
ProjectDodatek.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c450  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000400  0800c620  0800c620  0000d620  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca20  0800ca20  0000e37c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ca20  0800ca20  0000da20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca28  0800ca28  0000e37c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca28  0800ca28  0000da28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ca2c  0800ca2c  0000da2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000023c  20000000  0800ca30  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000023c  0800cc6c  0000e23c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002dc  0800cd0c  0000e2dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000960  20000380  0800cdac  0000e380  2**3
                  ALLOC
 12 ._user_heap_stack 00000600  20000ce0  0800cdac  0000ece0  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000e37c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001ee68  00000000  00000000  0000e3ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003ab1  00000000  00000000  0002d214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000019d8  00000000  00000000  00030cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000143f  00000000  00000000  000326a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002ab5a  00000000  00000000  00033adf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00020189  00000000  00000000  0005e639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010297d  00000000  00000000  0007e7c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0018113f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000817c  00000000  00000000  00181184  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000080  00000000  00000000  00189300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000380 	.word	0x20000380
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c608 	.word	0x0800c608

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000384 	.word	0x20000384
 800020c:	0800c608 	.word	0x0800c608

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b96a 	b.w	8000fb4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	460c      	mov	r4, r1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d14e      	bne.n	8000da2 <__udivmoddi4+0xaa>
 8000d04:	4694      	mov	ip, r2
 8000d06:	458c      	cmp	ip, r1
 8000d08:	4686      	mov	lr, r0
 8000d0a:	fab2 f282 	clz	r2, r2
 8000d0e:	d962      	bls.n	8000dd6 <__udivmoddi4+0xde>
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0320 	rsb	r3, r2, #32
 8000d16:	4091      	lsls	r1, r2
 8000d18:	fa20 f303 	lsr.w	r3, r0, r3
 8000d1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d20:	4319      	orrs	r1, r3
 8000d22:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d2a:	fa1f f68c 	uxth.w	r6, ip
 8000d2e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d36:	fb07 1114 	mls	r1, r7, r4, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb04 f106 	mul.w	r1, r4, r6
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x64>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d4e:	f080 8112 	bcs.w	8000f76 <__udivmoddi4+0x27e>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 810f 	bls.w	8000f76 <__udivmoddi4+0x27e>
 8000d58:	3c02      	subs	r4, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a59      	subs	r1, r3, r1
 8000d5e:	fa1f f38e 	uxth.w	r3, lr
 8000d62:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d66:	fb07 1110 	mls	r1, r7, r0, r1
 8000d6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6e:	fb00 f606 	mul.w	r6, r0, r6
 8000d72:	429e      	cmp	r6, r3
 8000d74:	d90a      	bls.n	8000d8c <__udivmoddi4+0x94>
 8000d76:	eb1c 0303 	adds.w	r3, ip, r3
 8000d7a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d7e:	f080 80fc 	bcs.w	8000f7a <__udivmoddi4+0x282>
 8000d82:	429e      	cmp	r6, r3
 8000d84:	f240 80f9 	bls.w	8000f7a <__udivmoddi4+0x282>
 8000d88:	4463      	add	r3, ip
 8000d8a:	3802      	subs	r0, #2
 8000d8c:	1b9b      	subs	r3, r3, r6
 8000d8e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d92:	2100      	movs	r1, #0
 8000d94:	b11d      	cbz	r5, 8000d9e <__udivmoddi4+0xa6>
 8000d96:	40d3      	lsrs	r3, r2
 8000d98:	2200      	movs	r2, #0
 8000d9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d905      	bls.n	8000db2 <__udivmoddi4+0xba>
 8000da6:	b10d      	cbz	r5, 8000dac <__udivmoddi4+0xb4>
 8000da8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dac:	2100      	movs	r1, #0
 8000dae:	4608      	mov	r0, r1
 8000db0:	e7f5      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000db2:	fab3 f183 	clz	r1, r3
 8000db6:	2900      	cmp	r1, #0
 8000db8:	d146      	bne.n	8000e48 <__udivmoddi4+0x150>
 8000dba:	42a3      	cmp	r3, r4
 8000dbc:	d302      	bcc.n	8000dc4 <__udivmoddi4+0xcc>
 8000dbe:	4290      	cmp	r0, r2
 8000dc0:	f0c0 80f0 	bcc.w	8000fa4 <__udivmoddi4+0x2ac>
 8000dc4:	1a86      	subs	r6, r0, r2
 8000dc6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dca:	2001      	movs	r0, #1
 8000dcc:	2d00      	cmp	r5, #0
 8000dce:	d0e6      	beq.n	8000d9e <__udivmoddi4+0xa6>
 8000dd0:	e9c5 6300 	strd	r6, r3, [r5]
 8000dd4:	e7e3      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000dd6:	2a00      	cmp	r2, #0
 8000dd8:	f040 8090 	bne.w	8000efc <__udivmoddi4+0x204>
 8000ddc:	eba1 040c 	sub.w	r4, r1, ip
 8000de0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000de4:	fa1f f78c 	uxth.w	r7, ip
 8000de8:	2101      	movs	r1, #1
 8000dea:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000df2:	fb08 4416 	mls	r4, r8, r6, r4
 8000df6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dfa:	fb07 f006 	mul.w	r0, r7, r6
 8000dfe:	4298      	cmp	r0, r3
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x11c>
 8000e02:	eb1c 0303 	adds.w	r3, ip, r3
 8000e06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x11a>
 8000e0c:	4298      	cmp	r0, r3
 8000e0e:	f200 80cd 	bhi.w	8000fac <__udivmoddi4+0x2b4>
 8000e12:	4626      	mov	r6, r4
 8000e14:	1a1c      	subs	r4, r3, r0
 8000e16:	fa1f f38e 	uxth.w	r3, lr
 8000e1a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e1e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb00 f707 	mul.w	r7, r0, r7
 8000e2a:	429f      	cmp	r7, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x148>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x146>
 8000e38:	429f      	cmp	r7, r3
 8000e3a:	f200 80b0 	bhi.w	8000f9e <__udivmoddi4+0x2a6>
 8000e3e:	4620      	mov	r0, r4
 8000e40:	1bdb      	subs	r3, r3, r7
 8000e42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e46:	e7a5      	b.n	8000d94 <__udivmoddi4+0x9c>
 8000e48:	f1c1 0620 	rsb	r6, r1, #32
 8000e4c:	408b      	lsls	r3, r1
 8000e4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e52:	431f      	orrs	r7, r3
 8000e54:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e58:	fa04 f301 	lsl.w	r3, r4, r1
 8000e5c:	ea43 030c 	orr.w	r3, r3, ip
 8000e60:	40f4      	lsrs	r4, r6
 8000e62:	fa00 f801 	lsl.w	r8, r0, r1
 8000e66:	0c38      	lsrs	r0, r7, #16
 8000e68:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e6c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e70:	fa1f fc87 	uxth.w	ip, r7
 8000e74:	fb00 441e 	mls	r4, r0, lr, r4
 8000e78:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e7c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e80:	45a1      	cmp	r9, r4
 8000e82:	fa02 f201 	lsl.w	r2, r2, r1
 8000e86:	d90a      	bls.n	8000e9e <__udivmoddi4+0x1a6>
 8000e88:	193c      	adds	r4, r7, r4
 8000e8a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e8e:	f080 8084 	bcs.w	8000f9a <__udivmoddi4+0x2a2>
 8000e92:	45a1      	cmp	r9, r4
 8000e94:	f240 8081 	bls.w	8000f9a <__udivmoddi4+0x2a2>
 8000e98:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	eba4 0409 	sub.w	r4, r4, r9
 8000ea2:	fa1f f983 	uxth.w	r9, r3
 8000ea6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eaa:	fb00 4413 	mls	r4, r0, r3, r4
 8000eae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb6:	45a4      	cmp	ip, r4
 8000eb8:	d907      	bls.n	8000eca <__udivmoddi4+0x1d2>
 8000eba:	193c      	adds	r4, r7, r4
 8000ebc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ec0:	d267      	bcs.n	8000f92 <__udivmoddi4+0x29a>
 8000ec2:	45a4      	cmp	ip, r4
 8000ec4:	d965      	bls.n	8000f92 <__udivmoddi4+0x29a>
 8000ec6:	3b02      	subs	r3, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ece:	fba0 9302 	umull	r9, r3, r0, r2
 8000ed2:	eba4 040c 	sub.w	r4, r4, ip
 8000ed6:	429c      	cmp	r4, r3
 8000ed8:	46ce      	mov	lr, r9
 8000eda:	469c      	mov	ip, r3
 8000edc:	d351      	bcc.n	8000f82 <__udivmoddi4+0x28a>
 8000ede:	d04e      	beq.n	8000f7e <__udivmoddi4+0x286>
 8000ee0:	b155      	cbz	r5, 8000ef8 <__udivmoddi4+0x200>
 8000ee2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ee6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eea:	fa04 f606 	lsl.w	r6, r4, r6
 8000eee:	40cb      	lsrs	r3, r1
 8000ef0:	431e      	orrs	r6, r3
 8000ef2:	40cc      	lsrs	r4, r1
 8000ef4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef8:	2100      	movs	r1, #0
 8000efa:	e750      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000efc:	f1c2 0320 	rsb	r3, r2, #32
 8000f00:	fa20 f103 	lsr.w	r1, r0, r3
 8000f04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f08:	fa24 f303 	lsr.w	r3, r4, r3
 8000f0c:	4094      	lsls	r4, r2
 8000f0e:	430c      	orrs	r4, r1
 8000f10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f18:	fa1f f78c 	uxth.w	r7, ip
 8000f1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f20:	fb08 3110 	mls	r1, r8, r0, r3
 8000f24:	0c23      	lsrs	r3, r4, #16
 8000f26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f2a:	fb00 f107 	mul.w	r1, r0, r7
 8000f2e:	4299      	cmp	r1, r3
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x24c>
 8000f32:	eb1c 0303 	adds.w	r3, ip, r3
 8000f36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f3a:	d22c      	bcs.n	8000f96 <__udivmoddi4+0x29e>
 8000f3c:	4299      	cmp	r1, r3
 8000f3e:	d92a      	bls.n	8000f96 <__udivmoddi4+0x29e>
 8000f40:	3802      	subs	r0, #2
 8000f42:	4463      	add	r3, ip
 8000f44:	1a5b      	subs	r3, r3, r1
 8000f46:	b2a4      	uxth	r4, r4
 8000f48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f54:	fb01 f307 	mul.w	r3, r1, r7
 8000f58:	42a3      	cmp	r3, r4
 8000f5a:	d908      	bls.n	8000f6e <__udivmoddi4+0x276>
 8000f5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f64:	d213      	bcs.n	8000f8e <__udivmoddi4+0x296>
 8000f66:	42a3      	cmp	r3, r4
 8000f68:	d911      	bls.n	8000f8e <__udivmoddi4+0x296>
 8000f6a:	3902      	subs	r1, #2
 8000f6c:	4464      	add	r4, ip
 8000f6e:	1ae4      	subs	r4, r4, r3
 8000f70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f74:	e739      	b.n	8000dea <__udivmoddi4+0xf2>
 8000f76:	4604      	mov	r4, r0
 8000f78:	e6f0      	b.n	8000d5c <__udivmoddi4+0x64>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e706      	b.n	8000d8c <__udivmoddi4+0x94>
 8000f7e:	45c8      	cmp	r8, r9
 8000f80:	d2ae      	bcs.n	8000ee0 <__udivmoddi4+0x1e8>
 8000f82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f8a:	3801      	subs	r0, #1
 8000f8c:	e7a8      	b.n	8000ee0 <__udivmoddi4+0x1e8>
 8000f8e:	4631      	mov	r1, r6
 8000f90:	e7ed      	b.n	8000f6e <__udivmoddi4+0x276>
 8000f92:	4603      	mov	r3, r0
 8000f94:	e799      	b.n	8000eca <__udivmoddi4+0x1d2>
 8000f96:	4630      	mov	r0, r6
 8000f98:	e7d4      	b.n	8000f44 <__udivmoddi4+0x24c>
 8000f9a:	46d6      	mov	lr, sl
 8000f9c:	e77f      	b.n	8000e9e <__udivmoddi4+0x1a6>
 8000f9e:	4463      	add	r3, ip
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	e74d      	b.n	8000e40 <__udivmoddi4+0x148>
 8000fa4:	4606      	mov	r6, r0
 8000fa6:	4623      	mov	r3, r4
 8000fa8:	4608      	mov	r0, r1
 8000faa:	e70f      	b.n	8000dcc <__udivmoddi4+0xd4>
 8000fac:	3e02      	subs	r6, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	e730      	b.n	8000e14 <__udivmoddi4+0x11c>
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fbc:	2003      	movs	r0, #3
 8000fbe:	f000 f94d 	bl	800125c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fc2:	2000      	movs	r0, #0
 8000fc4:	f000 f806 	bl	8000fd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fc8:	f008 f83a 	bl	8009040 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	bd80      	pop	{r7, pc}
	...

08000fd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fdc:	4b12      	ldr	r3, [pc, #72]	@ (8001028 <HAL_InitTick+0x54>)
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	4b12      	ldr	r3, [pc, #72]	@ (800102c <HAL_InitTick+0x58>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fea:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f967 	bl	80012c6 <HAL_SYSTICK_Config>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e00e      	b.n	8001020 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b0f      	cmp	r3, #15
 8001006:	d80a      	bhi.n	800101e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001008:	2200      	movs	r2, #0
 800100a:	6879      	ldr	r1, [r7, #4]
 800100c:	f04f 30ff 	mov.w	r0, #4294967295
 8001010:	f000 f92f 	bl	8001272 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001014:	4a06      	ldr	r2, [pc, #24]	@ (8001030 <HAL_InitTick+0x5c>)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800101a:	2300      	movs	r3, #0
 800101c:	e000      	b.n	8001020 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
}
 8001020:	4618      	mov	r0, r3
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000070 	.word	0x20000070
 800102c:	20000004 	.word	0x20000004
 8001030:	20000000 	.word	0x20000000

08001034 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001038:	4b06      	ldr	r3, [pc, #24]	@ (8001054 <HAL_IncTick+0x20>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	461a      	mov	r2, r3
 800103e:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <HAL_IncTick+0x24>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4413      	add	r3, r2
 8001044:	4a04      	ldr	r2, [pc, #16]	@ (8001058 <HAL_IncTick+0x24>)
 8001046:	6013      	str	r3, [r2, #0]
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	20000004 	.word	0x20000004
 8001058:	2000039c 	.word	0x2000039c

0800105c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  return uwTick;
 8001060:	4b03      	ldr	r3, [pc, #12]	@ (8001070 <HAL_GetTick+0x14>)
 8001062:	681b      	ldr	r3, [r3, #0]
}
 8001064:	4618      	mov	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	2000039c 	.word	0x2000039c

08001074 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800107c:	f7ff ffee 	bl	800105c <HAL_GetTick>
 8001080:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800108c:	d005      	beq.n	800109a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800108e:	4b0a      	ldr	r3, [pc, #40]	@ (80010b8 <HAL_Delay+0x44>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	461a      	mov	r2, r3
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	4413      	add	r3, r2
 8001098:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800109a:	bf00      	nop
 800109c:	f7ff ffde 	bl	800105c <HAL_GetTick>
 80010a0:	4602      	mov	r2, r0
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d8f7      	bhi.n	800109c <HAL_Delay+0x28>
  {
  }
}
 80010ac:	bf00      	nop
 80010ae:	bf00      	nop
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	20000004 	.word	0x20000004

080010bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010bc:	b480      	push	{r7}
 80010be:	b085      	sub	sp, #20
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f003 0307 	and.w	r3, r3, #7
 80010ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010cc:	4b0b      	ldr	r3, [pc, #44]	@ (80010fc <__NVIC_SetPriorityGrouping+0x40>)
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010d2:	68ba      	ldr	r2, [r7, #8]
 80010d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010d8:	4013      	ands	r3, r2
 80010da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80010e4:	4b06      	ldr	r3, [pc, #24]	@ (8001100 <__NVIC_SetPriorityGrouping+0x44>)
 80010e6:	4313      	orrs	r3, r2
 80010e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010ea:	4a04      	ldr	r2, [pc, #16]	@ (80010fc <__NVIC_SetPriorityGrouping+0x40>)
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	60d3      	str	r3, [r2, #12]
}
 80010f0:	bf00      	nop
 80010f2:	3714      	adds	r7, #20
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	e000ed00 	.word	0xe000ed00
 8001100:	05fa0000 	.word	0x05fa0000

08001104 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001108:	4b04      	ldr	r3, [pc, #16]	@ (800111c <__NVIC_GetPriorityGrouping+0x18>)
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	0a1b      	lsrs	r3, r3, #8
 800110e:	f003 0307 	and.w	r3, r3, #7
}
 8001112:	4618      	mov	r0, r3
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr
 800111c:	e000ed00 	.word	0xe000ed00

08001120 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800112a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112e:	2b00      	cmp	r3, #0
 8001130:	db0b      	blt.n	800114a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	f003 021f 	and.w	r2, r3, #31
 8001138:	4907      	ldr	r1, [pc, #28]	@ (8001158 <__NVIC_EnableIRQ+0x38>)
 800113a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113e:	095b      	lsrs	r3, r3, #5
 8001140:	2001      	movs	r0, #1
 8001142:	fa00 f202 	lsl.w	r2, r0, r2
 8001146:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800114a:	bf00      	nop
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	e000e100 	.word	0xe000e100

0800115c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	6039      	str	r1, [r7, #0]
 8001166:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116c:	2b00      	cmp	r3, #0
 800116e:	db0a      	blt.n	8001186 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	b2da      	uxtb	r2, r3
 8001174:	490c      	ldr	r1, [pc, #48]	@ (80011a8 <__NVIC_SetPriority+0x4c>)
 8001176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117a:	0112      	lsls	r2, r2, #4
 800117c:	b2d2      	uxtb	r2, r2
 800117e:	440b      	add	r3, r1
 8001180:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001184:	e00a      	b.n	800119c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	b2da      	uxtb	r2, r3
 800118a:	4908      	ldr	r1, [pc, #32]	@ (80011ac <__NVIC_SetPriority+0x50>)
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	f003 030f 	and.w	r3, r3, #15
 8001192:	3b04      	subs	r3, #4
 8001194:	0112      	lsls	r2, r2, #4
 8001196:	b2d2      	uxtb	r2, r2
 8001198:	440b      	add	r3, r1
 800119a:	761a      	strb	r2, [r3, #24]
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	e000e100 	.word	0xe000e100
 80011ac:	e000ed00 	.word	0xe000ed00

080011b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b089      	sub	sp, #36	@ 0x24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	f003 0307 	and.w	r3, r3, #7
 80011c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	f1c3 0307 	rsb	r3, r3, #7
 80011ca:	2b04      	cmp	r3, #4
 80011cc:	bf28      	it	cs
 80011ce:	2304      	movcs	r3, #4
 80011d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	3304      	adds	r3, #4
 80011d6:	2b06      	cmp	r3, #6
 80011d8:	d902      	bls.n	80011e0 <NVIC_EncodePriority+0x30>
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	3b03      	subs	r3, #3
 80011de:	e000      	b.n	80011e2 <NVIC_EncodePriority+0x32>
 80011e0:	2300      	movs	r3, #0
 80011e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e4:	f04f 32ff 	mov.w	r2, #4294967295
 80011e8:	69bb      	ldr	r3, [r7, #24]
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	43da      	mvns	r2, r3
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	401a      	ands	r2, r3
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011f8:	f04f 31ff 	mov.w	r1, #4294967295
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001202:	43d9      	mvns	r1, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001208:	4313      	orrs	r3, r2
         );
}
 800120a:	4618      	mov	r0, r3
 800120c:	3724      	adds	r7, #36	@ 0x24
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
	...

08001218 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	3b01      	subs	r3, #1
 8001224:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001228:	d301      	bcc.n	800122e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800122a:	2301      	movs	r3, #1
 800122c:	e00f      	b.n	800124e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800122e:	4a0a      	ldr	r2, [pc, #40]	@ (8001258 <SysTick_Config+0x40>)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	3b01      	subs	r3, #1
 8001234:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001236:	210f      	movs	r1, #15
 8001238:	f04f 30ff 	mov.w	r0, #4294967295
 800123c:	f7ff ff8e 	bl	800115c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001240:	4b05      	ldr	r3, [pc, #20]	@ (8001258 <SysTick_Config+0x40>)
 8001242:	2200      	movs	r2, #0
 8001244:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001246:	4b04      	ldr	r3, [pc, #16]	@ (8001258 <SysTick_Config+0x40>)
 8001248:	2207      	movs	r2, #7
 800124a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800124c:	2300      	movs	r3, #0
}
 800124e:	4618      	mov	r0, r3
 8001250:	3708      	adds	r7, #8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	e000e010 	.word	0xe000e010

0800125c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f7ff ff29 	bl	80010bc <__NVIC_SetPriorityGrouping>
}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001272:	b580      	push	{r7, lr}
 8001274:	b086      	sub	sp, #24
 8001276:	af00      	add	r7, sp, #0
 8001278:	4603      	mov	r3, r0
 800127a:	60b9      	str	r1, [r7, #8]
 800127c:	607a      	str	r2, [r7, #4]
 800127e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001280:	2300      	movs	r3, #0
 8001282:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001284:	f7ff ff3e 	bl	8001104 <__NVIC_GetPriorityGrouping>
 8001288:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	68b9      	ldr	r1, [r7, #8]
 800128e:	6978      	ldr	r0, [r7, #20]
 8001290:	f7ff ff8e 	bl	80011b0 <NVIC_EncodePriority>
 8001294:	4602      	mov	r2, r0
 8001296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800129a:	4611      	mov	r1, r2
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff ff5d 	bl	800115c <__NVIC_SetPriority>
}
 80012a2:	bf00      	nop
 80012a4:	3718      	adds	r7, #24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	4603      	mov	r3, r0
 80012b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff ff31 	bl	8001120 <__NVIC_EnableIRQ>
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b082      	sub	sp, #8
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7ff ffa2 	bl	8001218 <SysTick_Config>
 80012d4:	4603      	mov	r3, r0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b084      	sub	sp, #16
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ea:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80012ec:	f7ff feb6 	bl	800105c <HAL_GetTick>
 80012f0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	d008      	beq.n	8001310 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2280      	movs	r2, #128	@ 0x80
 8001302:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2200      	movs	r2, #0
 8001308:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e052      	b.n	80013b6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f022 0216 	bic.w	r2, r2, #22
 800131e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	695a      	ldr	r2, [r3, #20]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800132e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001334:	2b00      	cmp	r3, #0
 8001336:	d103      	bne.n	8001340 <HAL_DMA_Abort+0x62>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800133c:	2b00      	cmp	r3, #0
 800133e:	d007      	beq.n	8001350 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f022 0208 	bic.w	r2, r2, #8
 800134e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f022 0201 	bic.w	r2, r2, #1
 800135e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001360:	e013      	b.n	800138a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001362:	f7ff fe7b 	bl	800105c <HAL_GetTick>
 8001366:	4602      	mov	r2, r0
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	2b05      	cmp	r3, #5
 800136e:	d90c      	bls.n	800138a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2220      	movs	r2, #32
 8001374:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2203      	movs	r2, #3
 800137a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8001386:	2303      	movs	r3, #3
 8001388:	e015      	b.n	80013b6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 0301 	and.w	r3, r3, #1
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1e4      	bne.n	8001362 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800139c:	223f      	movs	r2, #63	@ 0x3f
 800139e:	409a      	lsls	r2, r3
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2201      	movs	r2, #1
 80013a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2200      	movs	r2, #0
 80013b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}

080013be <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013be:	b480      	push	{r7}
 80013c0:	b083      	sub	sp, #12
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b02      	cmp	r3, #2
 80013d0:	d004      	beq.n	80013dc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2280      	movs	r2, #128	@ 0x80
 80013d6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e00c      	b.n	80013f6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2205      	movs	r2, #5
 80013e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f022 0201 	bic.w	r2, r2, #1
 80013f2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
	...

08001404 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d101      	bne.n	8001416 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e086      	b.n	8001524 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800141c:	2b00      	cmp	r3, #0
 800141e:	d106      	bne.n	800142e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2223      	movs	r2, #35	@ 0x23
 8001424:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f007 fe2d 	bl	8009088 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800142e:	4b3f      	ldr	r3, [pc, #252]	@ (800152c <HAL_ETH_Init+0x128>)
 8001430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001432:	4a3e      	ldr	r2, [pc, #248]	@ (800152c <HAL_ETH_Init+0x128>)
 8001434:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001438:	6453      	str	r3, [r2, #68]	@ 0x44
 800143a:	4b3c      	ldr	r3, [pc, #240]	@ (800152c <HAL_ETH_Init+0x128>)
 800143c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800143e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001442:	60bb      	str	r3, [r7, #8]
 8001444:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001446:	4b3a      	ldr	r3, [pc, #232]	@ (8001530 <HAL_ETH_Init+0x12c>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	4a39      	ldr	r2, [pc, #228]	@ (8001530 <HAL_ETH_Init+0x12c>)
 800144c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001450:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001452:	4b37      	ldr	r3, [pc, #220]	@ (8001530 <HAL_ETH_Init+0x12c>)
 8001454:	685a      	ldr	r2, [r3, #4]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	4935      	ldr	r1, [pc, #212]	@ (8001530 <HAL_ETH_Init+0x12c>)
 800145c:	4313      	orrs	r3, r2
 800145e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001460:	4b33      	ldr	r3, [pc, #204]	@ (8001530 <HAL_ETH_Init+0x12c>)
 8001462:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	687a      	ldr	r2, [r7, #4]
 8001470:	6812      	ldr	r2, [r2, #0]
 8001472:	f043 0301 	orr.w	r3, r3, #1
 8001476:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800147a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800147c:	f7ff fdee 	bl	800105c <HAL_GetTick>
 8001480:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001482:	e011      	b.n	80014a8 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001484:	f7ff fdea 	bl	800105c <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001492:	d909      	bls.n	80014a8 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2204      	movs	r2, #4
 8001498:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	22e0      	movs	r2, #224	@ 0xe0
 80014a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e03d      	b.n	8001524 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1e4      	bne.n	8001484 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f000 f97a 	bl	80017b4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f000 fa25 	bl	8001910 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f000 fa7b 	bl	80019c2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	461a      	mov	r2, r3
 80014d2:	2100      	movs	r1, #0
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f000 f9e3 	bl	80018a0 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80014e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001534 <HAL_ETH_Init+0x130>)
 80014f8:	430b      	orrs	r3, r1
 80014fa:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800150e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2200      	movs	r2, #0
 8001516:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2210      	movs	r2, #16
 800151e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001522:	2300      	movs	r3, #0
}
 8001524:	4618      	mov	r0, r3
 8001526:	3710      	adds	r7, #16
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	40023800 	.word	0x40023800
 8001530:	40013800 	.word	0x40013800
 8001534:	00020060 	.word	0x00020060

08001538 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800154a:	68fa      	ldr	r2, [r7, #12]
 800154c:	4b53      	ldr	r3, [pc, #332]	@ (800169c <ETH_SetMACConfig+0x164>)
 800154e:	4013      	ands	r3, r2
 8001550:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	7b9b      	ldrb	r3, [r3, #14]
 8001556:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001558:	683a      	ldr	r2, [r7, #0]
 800155a:	7c12      	ldrb	r2, [r2, #16]
 800155c:	2a00      	cmp	r2, #0
 800155e:	d102      	bne.n	8001566 <ETH_SetMACConfig+0x2e>
 8001560:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001564:	e000      	b.n	8001568 <ETH_SetMACConfig+0x30>
 8001566:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001568:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800156a:	683a      	ldr	r2, [r7, #0]
 800156c:	7c52      	ldrb	r2, [r2, #17]
 800156e:	2a00      	cmp	r2, #0
 8001570:	d102      	bne.n	8001578 <ETH_SetMACConfig+0x40>
 8001572:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001576:	e000      	b.n	800157a <ETH_SetMACConfig+0x42>
 8001578:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800157a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001580:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	7fdb      	ldrb	r3, [r3, #31]
 8001586:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001588:	431a      	orrs	r2, r3
                        macconf->Speed |
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800158e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001590:	683a      	ldr	r2, [r7, #0]
 8001592:	7f92      	ldrb	r2, [r2, #30]
 8001594:	2a00      	cmp	r2, #0
 8001596:	d102      	bne.n	800159e <ETH_SetMACConfig+0x66>
 8001598:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800159c:	e000      	b.n	80015a0 <ETH_SetMACConfig+0x68>
 800159e:	2200      	movs	r2, #0
                        macconf->Speed |
 80015a0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	7f1b      	ldrb	r3, [r3, #28]
 80015a6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80015a8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80015ae:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	791b      	ldrb	r3, [r3, #4]
 80015b4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80015b6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80015b8:	683a      	ldr	r2, [r7, #0]
 80015ba:	f892 2020 	ldrb.w	r2, [r2, #32]
 80015be:	2a00      	cmp	r2, #0
 80015c0:	d102      	bne.n	80015c8 <ETH_SetMACConfig+0x90>
 80015c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015c6:	e000      	b.n	80015ca <ETH_SetMACConfig+0x92>
 80015c8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80015ca:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	7bdb      	ldrb	r3, [r3, #15]
 80015d0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80015d2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80015d8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80015e0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80015e2:	4313      	orrs	r3, r2
 80015e4:	68fa      	ldr	r2, [r7, #12]
 80015e6:	4313      	orrs	r3, r2
 80015e8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	68fa      	ldr	r2, [r7, #12]
 80015f0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80015fa:	2001      	movs	r0, #1
 80015fc:	f7ff fd3a 	bl	8001074 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	68fa      	ldr	r2, [r7, #12]
 8001606:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	699b      	ldr	r3, [r3, #24]
 800160e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001610:	68fa      	ldr	r2, [r7, #12]
 8001612:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001616:	4013      	ands	r3, r2
 8001618:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800161e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001620:	683a      	ldr	r2, [r7, #0]
 8001622:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001626:	2a00      	cmp	r2, #0
 8001628:	d101      	bne.n	800162e <ETH_SetMACConfig+0xf6>
 800162a:	2280      	movs	r2, #128	@ 0x80
 800162c:	e000      	b.n	8001630 <ETH_SetMACConfig+0xf8>
 800162e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001630:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001636:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001638:	683a      	ldr	r2, [r7, #0]
 800163a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800163e:	2a01      	cmp	r2, #1
 8001640:	d101      	bne.n	8001646 <ETH_SetMACConfig+0x10e>
 8001642:	2208      	movs	r2, #8
 8001644:	e000      	b.n	8001648 <ETH_SetMACConfig+0x110>
 8001646:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001648:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001650:	2a01      	cmp	r2, #1
 8001652:	d101      	bne.n	8001658 <ETH_SetMACConfig+0x120>
 8001654:	2204      	movs	r2, #4
 8001656:	e000      	b.n	800165a <ETH_SetMACConfig+0x122>
 8001658:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800165a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800165c:	683a      	ldr	r2, [r7, #0]
 800165e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8001662:	2a01      	cmp	r2, #1
 8001664:	d101      	bne.n	800166a <ETH_SetMACConfig+0x132>
 8001666:	2202      	movs	r2, #2
 8001668:	e000      	b.n	800166c <ETH_SetMACConfig+0x134>
 800166a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800166c:	4313      	orrs	r3, r2
 800166e:	68fa      	ldr	r2, [r7, #12]
 8001670:	4313      	orrs	r3, r2
 8001672:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	68fa      	ldr	r2, [r7, #12]
 800167a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001684:	2001      	movs	r0, #1
 8001686:	f7ff fcf5 	bl	8001074 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	619a      	str	r2, [r3, #24]
}
 8001692:	bf00      	nop
 8001694:	3710      	adds	r7, #16
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	fd20810f 	.word	0xfd20810f

080016a0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	4b3d      	ldr	r3, [pc, #244]	@ (80017b0 <ETH_SetDMAConfig+0x110>)
 80016ba:	4013      	ands	r3, r2
 80016bc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	7b1b      	ldrb	r3, [r3, #12]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d102      	bne.n	80016cc <ETH_SetDMAConfig+0x2c>
 80016c6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80016ca:	e000      	b.n	80016ce <ETH_SetDMAConfig+0x2e>
 80016cc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	7b5b      	ldrb	r3, [r3, #13]
 80016d2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80016d4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80016d6:	683a      	ldr	r2, [r7, #0]
 80016d8:	7f52      	ldrb	r2, [r2, #29]
 80016da:	2a00      	cmp	r2, #0
 80016dc:	d102      	bne.n	80016e4 <ETH_SetDMAConfig+0x44>
 80016de:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80016e2:	e000      	b.n	80016e6 <ETH_SetDMAConfig+0x46>
 80016e4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80016e6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	7b9b      	ldrb	r3, [r3, #14]
 80016ec:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80016ee:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80016f4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	7f1b      	ldrb	r3, [r3, #28]
 80016fa:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80016fc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	7f9b      	ldrb	r3, [r3, #30]
 8001702:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001704:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800170a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001712:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001714:	4313      	orrs	r3, r2
 8001716:	68fa      	ldr	r2, [r7, #12]
 8001718:	4313      	orrs	r3, r2
 800171a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001724:	461a      	mov	r2, r3
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001732:	699b      	ldr	r3, [r3, #24]
 8001734:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001736:	2001      	movs	r0, #1
 8001738:	f7ff fc9c 	bl	8001074 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001744:	461a      	mov	r2, r3
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	791b      	ldrb	r3, [r3, #4]
 800174e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001754:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800175a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001760:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001768:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800176a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001770:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001772:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001778:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	6812      	ldr	r2, [r2, #0]
 800177e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001782:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001786:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001794:	2001      	movs	r0, #1
 8001796:	f7ff fc6d 	bl	8001074 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017a2:	461a      	mov	r2, r3
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	6013      	str	r3, [r2, #0]
}
 80017a8:	bf00      	nop
 80017aa:	3710      	adds	r7, #16
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	f8de3f23 	.word	0xf8de3f23

080017b4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b0a6      	sub	sp, #152	@ 0x98
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80017bc:	2301      	movs	r3, #1
 80017be:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80017c2:	2301      	movs	r3, #1
 80017c4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80017c8:	2300      	movs	r3, #0
 80017ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80017cc:	2300      	movs	r3, #0
 80017ce:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80017d2:	2301      	movs	r3, #1
 80017d4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80017d8:	2300      	movs	r3, #0
 80017da:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80017de:	2301      	movs	r3, #1
 80017e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80017e4:	2301      	movs	r3, #1
 80017e6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80017ea:	2300      	movs	r3, #0
 80017ec:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80017f0:	2300      	movs	r3, #0
 80017f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80017f6:	2300      	movs	r3, #0
 80017f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80017fa:	2300      	movs	r3, #0
 80017fc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001800:	2300      	movs	r3, #0
 8001802:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001804:	2300      	movs	r3, #0
 8001806:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800180a:	2300      	movs	r3, #0
 800180c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001810:	2300      	movs	r3, #0
 8001812:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001816:	2300      	movs	r3, #0
 8001818:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800181c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001820:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001822:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001826:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001828:	2300      	movs	r3, #0
 800182a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800182e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001832:	4619      	mov	r1, r3
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f7ff fe7f 	bl	8001538 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800183a:	2301      	movs	r3, #1
 800183c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800183e:	2301      	movs	r3, #1
 8001840:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001842:	2301      	movs	r3, #1
 8001844:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001848:	2301      	movs	r3, #1
 800184a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800184c:	2300      	movs	r3, #0
 800184e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001850:	2300      	movs	r3, #0
 8001852:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001856:	2300      	movs	r3, #0
 8001858:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800185c:	2300      	movs	r3, #0
 800185e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001860:	2301      	movs	r3, #1
 8001862:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001866:	2301      	movs	r3, #1
 8001868:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800186a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800186e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001870:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001874:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001876:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800187a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800187c:	2301      	movs	r3, #1
 800187e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001882:	2300      	movs	r3, #0
 8001884:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001886:	2300      	movs	r3, #0
 8001888:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800188a:	f107 0308 	add.w	r3, r7, #8
 800188e:	4619      	mov	r1, r3
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff ff05 	bl	80016a0 <ETH_SetDMAConfig>
}
 8001896:	bf00      	nop
 8001898:	3798      	adds	r7, #152	@ 0x98
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b087      	sub	sp, #28
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	3305      	adds	r3, #5
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	021b      	lsls	r3, r3, #8
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	3204      	adds	r2, #4
 80018b8:	7812      	ldrb	r2, [r2, #0]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80018be:	68ba      	ldr	r2, [r7, #8]
 80018c0:	4b11      	ldr	r3, [pc, #68]	@ (8001908 <ETH_MACAddressConfig+0x68>)
 80018c2:	4413      	add	r3, r2
 80018c4:	461a      	mov	r2, r3
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	3303      	adds	r3, #3
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	061a      	lsls	r2, r3, #24
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	3302      	adds	r3, #2
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	041b      	lsls	r3, r3, #16
 80018da:	431a      	orrs	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	3301      	adds	r3, #1
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	021b      	lsls	r3, r3, #8
 80018e4:	4313      	orrs	r3, r2
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	7812      	ldrb	r2, [r2, #0]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80018ee:	68ba      	ldr	r2, [r7, #8]
 80018f0:	4b06      	ldr	r3, [pc, #24]	@ (800190c <ETH_MACAddressConfig+0x6c>)
 80018f2:	4413      	add	r3, r2
 80018f4:	461a      	mov	r2, r3
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	6013      	str	r3, [r2, #0]
}
 80018fa:	bf00      	nop
 80018fc:	371c      	adds	r7, #28
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	40028040 	.word	0x40028040
 800190c:	40028044 	.word	0x40028044

08001910 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001910:	b480      	push	{r7}
 8001912:	b085      	sub	sp, #20
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001918:	2300      	movs	r3, #0
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	e03e      	b.n	800199c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	68d9      	ldr	r1, [r3, #12]
 8001922:	68fa      	ldr	r2, [r7, #12]
 8001924:	4613      	mov	r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	4413      	add	r3, r2
 800192a:	00db      	lsls	r3, r3, #3
 800192c:	440b      	add	r3, r1
 800192e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	2200      	movs	r2, #0
 800193a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	2200      	movs	r2, #0
 8001940:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	2200      	movs	r2, #0
 8001946:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001948:	68b9      	ldr	r1, [r7, #8]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	68fa      	ldr	r2, [r7, #12]
 800194e:	3206      	adds	r2, #6
 8001950:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	2b02      	cmp	r3, #2
 8001964:	d80c      	bhi.n	8001980 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	68d9      	ldr	r1, [r3, #12]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	1c5a      	adds	r2, r3, #1
 800196e:	4613      	mov	r3, r2
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	4413      	add	r3, r2
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	440b      	add	r3, r1
 8001978:	461a      	mov	r2, r3
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	e004      	b.n	800198a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	461a      	mov	r2, r3
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	3301      	adds	r3, #1
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2b03      	cmp	r3, #3
 80019a0:	d9bd      	bls.n	800191e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2200      	movs	r2, #0
 80019a6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	68da      	ldr	r2, [r3, #12]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019b4:	611a      	str	r2, [r3, #16]
}
 80019b6:	bf00      	nop
 80019b8:	3714      	adds	r7, #20
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80019c2:	b480      	push	{r7}
 80019c4:	b085      	sub	sp, #20
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80019ca:	2300      	movs	r3, #0
 80019cc:	60fb      	str	r3, [r7, #12]
 80019ce:	e048      	b.n	8001a62 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6919      	ldr	r1, [r3, #16]
 80019d4:	68fa      	ldr	r2, [r7, #12]
 80019d6:	4613      	mov	r3, r2
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	4413      	add	r3, r2
 80019dc:	00db      	lsls	r3, r3, #3
 80019de:	440b      	add	r3, r1
 80019e0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	2200      	movs	r2, #0
 80019e6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	2200      	movs	r2, #0
 80019ec:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	2200      	movs	r2, #0
 80019f2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	2200      	movs	r2, #0
 80019f8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	2200      	movs	r2, #0
 80019fe:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	2200      	movs	r2, #0
 8001a04:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001a0c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	695b      	ldr	r3, [r3, #20]
 8001a12:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001a26:	68b9      	ldr	r1, [r7, #8]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	68fa      	ldr	r2, [r7, #12]
 8001a2c:	3212      	adds	r2, #18
 8001a2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d80c      	bhi.n	8001a52 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6919      	ldr	r1, [r3, #16]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	1c5a      	adds	r2, r3, #1
 8001a40:	4613      	mov	r3, r2
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	4413      	add	r3, r2
 8001a46:	00db      	lsls	r3, r3, #3
 8001a48:	440b      	add	r3, r1
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	60da      	str	r2, [r3, #12]
 8001a50:	e004      	b.n	8001a5c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	691b      	ldr	r3, [r3, #16]
 8001a56:	461a      	mov	r2, r3
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2b03      	cmp	r3, #3
 8001a66:	d9b3      	bls.n	80019d0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2200      	movs	r2, #0
 8001a72:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	691a      	ldr	r2, [r3, #16]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a92:	60da      	str	r2, [r3, #12]
}
 8001a94:	bf00      	nop
 8001a96:	3714      	adds	r7, #20
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr

08001aa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b089      	sub	sp, #36	@ 0x24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001aba:	2300      	movs	r3, #0
 8001abc:	61fb      	str	r3, [r7, #28]
 8001abe:	e175      	b.n	8001dac <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	697a      	ldr	r2, [r7, #20]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001ad4:	693a      	ldr	r2, [r7, #16]
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	f040 8164 	bne.w	8001da6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f003 0303 	and.w	r3, r3, #3
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d005      	beq.n	8001af6 <HAL_GPIO_Init+0x56>
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f003 0303 	and.w	r3, r3, #3
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d130      	bne.n	8001b58 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	005b      	lsls	r3, r3, #1
 8001b00:	2203      	movs	r2, #3
 8001b02:	fa02 f303 	lsl.w	r3, r2, r3
 8001b06:	43db      	mvns	r3, r3
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	68da      	ldr	r2, [r3, #12]
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	69ba      	ldr	r2, [r7, #24]
 8001b24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
 8001b34:	43db      	mvns	r3, r3
 8001b36:	69ba      	ldr	r2, [r7, #24]
 8001b38:	4013      	ands	r3, r2
 8001b3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	091b      	lsrs	r3, r3, #4
 8001b42:	f003 0201 	and.w	r2, r3, #1
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	69ba      	ldr	r2, [r7, #24]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f003 0303 	and.w	r3, r3, #3
 8001b60:	2b03      	cmp	r3, #3
 8001b62:	d017      	beq.n	8001b94 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	2203      	movs	r2, #3
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	43db      	mvns	r3, r3
 8001b76:	69ba      	ldr	r2, [r7, #24]
 8001b78:	4013      	ands	r3, r2
 8001b7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	689a      	ldr	r2, [r3, #8]
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f003 0303 	and.w	r3, r3, #3
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d123      	bne.n	8001be8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	08da      	lsrs	r2, r3, #3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	3208      	adds	r2, #8
 8001ba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	f003 0307 	and.w	r3, r3, #7
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	220f      	movs	r2, #15
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	43db      	mvns	r3, r3
 8001bbe:	69ba      	ldr	r2, [r7, #24]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	691a      	ldr	r2, [r3, #16]
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f003 0307 	and.w	r3, r3, #7
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	08da      	lsrs	r2, r3, #3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	3208      	adds	r2, #8
 8001be2:	69b9      	ldr	r1, [r7, #24]
 8001be4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	2203      	movs	r2, #3
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f003 0203 	and.w	r2, r3, #3
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f000 80be 	beq.w	8001da6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c2a:	4b66      	ldr	r3, [pc, #408]	@ (8001dc4 <HAL_GPIO_Init+0x324>)
 8001c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2e:	4a65      	ldr	r2, [pc, #404]	@ (8001dc4 <HAL_GPIO_Init+0x324>)
 8001c30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c36:	4b63      	ldr	r3, [pc, #396]	@ (8001dc4 <HAL_GPIO_Init+0x324>)
 8001c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001c42:	4a61      	ldr	r2, [pc, #388]	@ (8001dc8 <HAL_GPIO_Init+0x328>)
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	089b      	lsrs	r3, r3, #2
 8001c48:	3302      	adds	r3, #2
 8001c4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	f003 0303 	and.w	r3, r3, #3
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	220f      	movs	r2, #15
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	43db      	mvns	r3, r3
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	4013      	ands	r3, r2
 8001c64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a58      	ldr	r2, [pc, #352]	@ (8001dcc <HAL_GPIO_Init+0x32c>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d037      	beq.n	8001cde <HAL_GPIO_Init+0x23e>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a57      	ldr	r2, [pc, #348]	@ (8001dd0 <HAL_GPIO_Init+0x330>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d031      	beq.n	8001cda <HAL_GPIO_Init+0x23a>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a56      	ldr	r2, [pc, #344]	@ (8001dd4 <HAL_GPIO_Init+0x334>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d02b      	beq.n	8001cd6 <HAL_GPIO_Init+0x236>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a55      	ldr	r2, [pc, #340]	@ (8001dd8 <HAL_GPIO_Init+0x338>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d025      	beq.n	8001cd2 <HAL_GPIO_Init+0x232>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4a54      	ldr	r2, [pc, #336]	@ (8001ddc <HAL_GPIO_Init+0x33c>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d01f      	beq.n	8001cce <HAL_GPIO_Init+0x22e>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a53      	ldr	r2, [pc, #332]	@ (8001de0 <HAL_GPIO_Init+0x340>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d019      	beq.n	8001cca <HAL_GPIO_Init+0x22a>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a52      	ldr	r2, [pc, #328]	@ (8001de4 <HAL_GPIO_Init+0x344>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d013      	beq.n	8001cc6 <HAL_GPIO_Init+0x226>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a51      	ldr	r2, [pc, #324]	@ (8001de8 <HAL_GPIO_Init+0x348>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d00d      	beq.n	8001cc2 <HAL_GPIO_Init+0x222>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a50      	ldr	r2, [pc, #320]	@ (8001dec <HAL_GPIO_Init+0x34c>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d007      	beq.n	8001cbe <HAL_GPIO_Init+0x21e>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a4f      	ldr	r2, [pc, #316]	@ (8001df0 <HAL_GPIO_Init+0x350>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d101      	bne.n	8001cba <HAL_GPIO_Init+0x21a>
 8001cb6:	2309      	movs	r3, #9
 8001cb8:	e012      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cba:	230a      	movs	r3, #10
 8001cbc:	e010      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cbe:	2308      	movs	r3, #8
 8001cc0:	e00e      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cc2:	2307      	movs	r3, #7
 8001cc4:	e00c      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cc6:	2306      	movs	r3, #6
 8001cc8:	e00a      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cca:	2305      	movs	r3, #5
 8001ccc:	e008      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cce:	2304      	movs	r3, #4
 8001cd0:	e006      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e004      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	e002      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e000      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cde:	2300      	movs	r3, #0
 8001ce0:	69fa      	ldr	r2, [r7, #28]
 8001ce2:	f002 0203 	and.w	r2, r2, #3
 8001ce6:	0092      	lsls	r2, r2, #2
 8001ce8:	4093      	lsls	r3, r2
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001cf0:	4935      	ldr	r1, [pc, #212]	@ (8001dc8 <HAL_GPIO_Init+0x328>)
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	089b      	lsrs	r3, r3, #2
 8001cf6:	3302      	adds	r3, #2
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cfe:	4b3d      	ldr	r3, [pc, #244]	@ (8001df4 <HAL_GPIO_Init+0x354>)
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	43db      	mvns	r3, r3
 8001d08:	69ba      	ldr	r2, [r7, #24]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d003      	beq.n	8001d22 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001d1a:	69ba      	ldr	r2, [r7, #24]
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d22:	4a34      	ldr	r2, [pc, #208]	@ (8001df4 <HAL_GPIO_Init+0x354>)
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d28:	4b32      	ldr	r3, [pc, #200]	@ (8001df4 <HAL_GPIO_Init+0x354>)
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	43db      	mvns	r3, r3
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	4013      	ands	r3, r2
 8001d36:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d003      	beq.n	8001d4c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d4c:	4a29      	ldr	r2, [pc, #164]	@ (8001df4 <HAL_GPIO_Init+0x354>)
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d52:	4b28      	ldr	r3, [pc, #160]	@ (8001df4 <HAL_GPIO_Init+0x354>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	43db      	mvns	r3, r3
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d003      	beq.n	8001d76 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d76:	4a1f      	ldr	r2, [pc, #124]	@ (8001df4 <HAL_GPIO_Init+0x354>)
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001df4 <HAL_GPIO_Init+0x354>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	43db      	mvns	r3, r3
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d003      	beq.n	8001da0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001da0:	4a14      	ldr	r2, [pc, #80]	@ (8001df4 <HAL_GPIO_Init+0x354>)
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	3301      	adds	r3, #1
 8001daa:	61fb      	str	r3, [r7, #28]
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	2b0f      	cmp	r3, #15
 8001db0:	f67f ae86 	bls.w	8001ac0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001db4:	bf00      	nop
 8001db6:	bf00      	nop
 8001db8:	3724      	adds	r7, #36	@ 0x24
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40013800 	.word	0x40013800
 8001dcc:	40020000 	.word	0x40020000
 8001dd0:	40020400 	.word	0x40020400
 8001dd4:	40020800 	.word	0x40020800
 8001dd8:	40020c00 	.word	0x40020c00
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	40021400 	.word	0x40021400
 8001de4:	40021800 	.word	0x40021800
 8001de8:	40021c00 	.word	0x40021c00
 8001dec:	40022000 	.word	0x40022000
 8001df0:	40022400 	.word	0x40022400
 8001df4:	40013c00 	.word	0x40013c00

08001df8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	460b      	mov	r3, r1
 8001e02:	807b      	strh	r3, [r7, #2]
 8001e04:	4613      	mov	r3, r2
 8001e06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e08:	787b      	ldrb	r3, [r7, #1]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d003      	beq.n	8001e16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e0e:	887a      	ldrh	r2, [r7, #2]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001e14:	e003      	b.n	8001e1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001e16:	887b      	ldrh	r3, [r7, #2]
 8001e18:	041a      	lsls	r2, r3, #16
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	619a      	str	r2, [r3, #24]
}
 8001e1e:	bf00      	nop
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
	...

08001e2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e08b      	b.n	8001f56 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d106      	bne.n	8001e58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f007 f9d0 	bl	80091f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2224      	movs	r2, #36	@ 0x24
 8001e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f022 0201 	bic.w	r2, r2, #1
 8001e6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	685a      	ldr	r2, [r3, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e7c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	689a      	ldr	r2, [r3, #8]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e8c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d107      	bne.n	8001ea6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689a      	ldr	r2, [r3, #8]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001ea2:	609a      	str	r2, [r3, #8]
 8001ea4:	e006      	b.n	8001eb4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	689a      	ldr	r2, [r3, #8]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001eb2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d108      	bne.n	8001ece <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	685a      	ldr	r2, [r3, #4]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001eca:	605a      	str	r2, [r3, #4]
 8001ecc:	e007      	b.n	8001ede <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	685a      	ldr	r2, [r3, #4]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001edc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	6859      	ldr	r1, [r3, #4]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	4b1d      	ldr	r3, [pc, #116]	@ (8001f60 <HAL_I2C_Init+0x134>)
 8001eea:	430b      	orrs	r3, r1
 8001eec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	68da      	ldr	r2, [r3, #12]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001efc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	691a      	ldr	r2, [r3, #16]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	695b      	ldr	r3, [r3, #20]
 8001f06:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	699b      	ldr	r3, [r3, #24]
 8001f0e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	430a      	orrs	r2, r1
 8001f16:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	69d9      	ldr	r1, [r3, #28]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a1a      	ldr	r2, [r3, #32]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	430a      	orrs	r2, r1
 8001f26:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f042 0201 	orr.w	r2, r2, #1
 8001f36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2220      	movs	r2, #32
 8001f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	02008000 	.word	0x02008000

08001f64 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b20      	cmp	r3, #32
 8001f78:	d138      	bne.n	8001fec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d101      	bne.n	8001f88 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001f84:	2302      	movs	r3, #2
 8001f86:	e032      	b.n	8001fee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2224      	movs	r2, #36	@ 0x24
 8001f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f022 0201 	bic.w	r2, r2, #1
 8001fa6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001fb6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	6819      	ldr	r1, [r3, #0]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	683a      	ldr	r2, [r7, #0]
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f042 0201 	orr.w	r2, r2, #1
 8001fd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2220      	movs	r2, #32
 8001fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	e000      	b.n	8001fee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001fec:	2302      	movs	r3, #2
  }
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b085      	sub	sp, #20
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
 8002002:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800200a:	b2db      	uxtb	r3, r3
 800200c:	2b20      	cmp	r3, #32
 800200e:	d139      	bne.n	8002084 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002016:	2b01      	cmp	r3, #1
 8002018:	d101      	bne.n	800201e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800201a:	2302      	movs	r3, #2
 800201c:	e033      	b.n	8002086 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2201      	movs	r2, #1
 8002022:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2224      	movs	r2, #36	@ 0x24
 800202a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 0201 	bic.w	r2, r2, #1
 800203c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800204c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	021b      	lsls	r3, r3, #8
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	4313      	orrs	r3, r2
 8002056:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68fa      	ldr	r2, [r7, #12]
 800205e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f042 0201 	orr.w	r2, r2, #1
 800206e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2220      	movs	r2, #32
 8002074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002080:	2300      	movs	r3, #0
 8002082:	e000      	b.n	8002086 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002084:	2302      	movs	r3, #2
  }
}
 8002086:	4618      	mov	r0, r3
 8002088:	3714      	adds	r7, #20
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr

08002092 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002092:	b580      	push	{r7, lr}
 8002094:	b086      	sub	sp, #24
 8002096:	af02      	add	r7, sp, #8
 8002098:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d101      	bne.n	80020a4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	e108      	b.n	80022b6 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d106      	bne.n	80020c4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f007 fa16 	bl	80094f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2203      	movs	r2, #3
 80020c8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020d2:	d102      	bne.n	80020da <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4618      	mov	r0, r3
 80020e0:	f004 fe4e 	bl	8006d80 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6818      	ldr	r0, [r3, #0]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	7c1a      	ldrb	r2, [r3, #16]
 80020ec:	f88d 2000 	strb.w	r2, [sp]
 80020f0:	3304      	adds	r3, #4
 80020f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020f4:	f004 fdea 	bl	8006ccc <USB_CoreInit>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d005      	beq.n	800210a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2202      	movs	r2, #2
 8002102:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e0d5      	b.n	80022b6 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2100      	movs	r1, #0
 8002110:	4618      	mov	r0, r3
 8002112:	f004 fe46 	bl	8006da2 <USB_SetCurrentMode>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d005      	beq.n	8002128 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2202      	movs	r2, #2
 8002120:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e0c6      	b.n	80022b6 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002128:	2300      	movs	r3, #0
 800212a:	73fb      	strb	r3, [r7, #15]
 800212c:	e04a      	b.n	80021c4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800212e:	7bfa      	ldrb	r2, [r7, #15]
 8002130:	6879      	ldr	r1, [r7, #4]
 8002132:	4613      	mov	r3, r2
 8002134:	00db      	lsls	r3, r3, #3
 8002136:	4413      	add	r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	440b      	add	r3, r1
 800213c:	3315      	adds	r3, #21
 800213e:	2201      	movs	r2, #1
 8002140:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002142:	7bfa      	ldrb	r2, [r7, #15]
 8002144:	6879      	ldr	r1, [r7, #4]
 8002146:	4613      	mov	r3, r2
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	4413      	add	r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	440b      	add	r3, r1
 8002150:	3314      	adds	r3, #20
 8002152:	7bfa      	ldrb	r2, [r7, #15]
 8002154:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002156:	7bfa      	ldrb	r2, [r7, #15]
 8002158:	7bfb      	ldrb	r3, [r7, #15]
 800215a:	b298      	uxth	r0, r3
 800215c:	6879      	ldr	r1, [r7, #4]
 800215e:	4613      	mov	r3, r2
 8002160:	00db      	lsls	r3, r3, #3
 8002162:	4413      	add	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	440b      	add	r3, r1
 8002168:	332e      	adds	r3, #46	@ 0x2e
 800216a:	4602      	mov	r2, r0
 800216c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800216e:	7bfa      	ldrb	r2, [r7, #15]
 8002170:	6879      	ldr	r1, [r7, #4]
 8002172:	4613      	mov	r3, r2
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	4413      	add	r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	440b      	add	r3, r1
 800217c:	3318      	adds	r3, #24
 800217e:	2200      	movs	r2, #0
 8002180:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002182:	7bfa      	ldrb	r2, [r7, #15]
 8002184:	6879      	ldr	r1, [r7, #4]
 8002186:	4613      	mov	r3, r2
 8002188:	00db      	lsls	r3, r3, #3
 800218a:	4413      	add	r3, r2
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	440b      	add	r3, r1
 8002190:	331c      	adds	r3, #28
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002196:	7bfa      	ldrb	r2, [r7, #15]
 8002198:	6879      	ldr	r1, [r7, #4]
 800219a:	4613      	mov	r3, r2
 800219c:	00db      	lsls	r3, r3, #3
 800219e:	4413      	add	r3, r2
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	440b      	add	r3, r1
 80021a4:	3320      	adds	r3, #32
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80021aa:	7bfa      	ldrb	r2, [r7, #15]
 80021ac:	6879      	ldr	r1, [r7, #4]
 80021ae:	4613      	mov	r3, r2
 80021b0:	00db      	lsls	r3, r3, #3
 80021b2:	4413      	add	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	440b      	add	r3, r1
 80021b8:	3324      	adds	r3, #36	@ 0x24
 80021ba:	2200      	movs	r2, #0
 80021bc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021be:	7bfb      	ldrb	r3, [r7, #15]
 80021c0:	3301      	adds	r3, #1
 80021c2:	73fb      	strb	r3, [r7, #15]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	791b      	ldrb	r3, [r3, #4]
 80021c8:	7bfa      	ldrb	r2, [r7, #15]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d3af      	bcc.n	800212e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021ce:	2300      	movs	r3, #0
 80021d0:	73fb      	strb	r3, [r7, #15]
 80021d2:	e044      	b.n	800225e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80021d4:	7bfa      	ldrb	r2, [r7, #15]
 80021d6:	6879      	ldr	r1, [r7, #4]
 80021d8:	4613      	mov	r3, r2
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	4413      	add	r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	440b      	add	r3, r1
 80021e2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80021e6:	2200      	movs	r2, #0
 80021e8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80021ea:	7bfa      	ldrb	r2, [r7, #15]
 80021ec:	6879      	ldr	r1, [r7, #4]
 80021ee:	4613      	mov	r3, r2
 80021f0:	00db      	lsls	r3, r3, #3
 80021f2:	4413      	add	r3, r2
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	440b      	add	r3, r1
 80021f8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80021fc:	7bfa      	ldrb	r2, [r7, #15]
 80021fe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002200:	7bfa      	ldrb	r2, [r7, #15]
 8002202:	6879      	ldr	r1, [r7, #4]
 8002204:	4613      	mov	r3, r2
 8002206:	00db      	lsls	r3, r3, #3
 8002208:	4413      	add	r3, r2
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	440b      	add	r3, r1
 800220e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002212:	2200      	movs	r2, #0
 8002214:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002216:	7bfa      	ldrb	r2, [r7, #15]
 8002218:	6879      	ldr	r1, [r7, #4]
 800221a:	4613      	mov	r3, r2
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	4413      	add	r3, r2
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	440b      	add	r3, r1
 8002224:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800222c:	7bfa      	ldrb	r2, [r7, #15]
 800222e:	6879      	ldr	r1, [r7, #4]
 8002230:	4613      	mov	r3, r2
 8002232:	00db      	lsls	r3, r3, #3
 8002234:	4413      	add	r3, r2
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	440b      	add	r3, r1
 800223a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800223e:	2200      	movs	r2, #0
 8002240:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002242:	7bfa      	ldrb	r2, [r7, #15]
 8002244:	6879      	ldr	r1, [r7, #4]
 8002246:	4613      	mov	r3, r2
 8002248:	00db      	lsls	r3, r3, #3
 800224a:	4413      	add	r3, r2
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	440b      	add	r3, r1
 8002250:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002258:	7bfb      	ldrb	r3, [r7, #15]
 800225a:	3301      	adds	r3, #1
 800225c:	73fb      	strb	r3, [r7, #15]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	791b      	ldrb	r3, [r3, #4]
 8002262:	7bfa      	ldrb	r2, [r7, #15]
 8002264:	429a      	cmp	r2, r3
 8002266:	d3b5      	bcc.n	80021d4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6818      	ldr	r0, [r3, #0]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	7c1a      	ldrb	r2, [r3, #16]
 8002270:	f88d 2000 	strb.w	r2, [sp]
 8002274:	3304      	adds	r3, #4
 8002276:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002278:	f004 fde0 	bl	8006e3c <USB_DevInit>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d005      	beq.n	800228e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2202      	movs	r2, #2
 8002286:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e013      	b.n	80022b6 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	7b1b      	ldrb	r3, [r3, #12]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d102      	bne.n	80022aa <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f000 f80b 	bl	80022c0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f004 ff9b 	bl	80071ea <USB_DevDisconnect>

  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
	...

080022c0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2201      	movs	r2, #1
 80022d2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80022ee:	4b05      	ldr	r3, [pc, #20]	@ (8002304 <HAL_PCDEx_ActivateLPM+0x44>)
 80022f0:	4313      	orrs	r3, r2
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80022f6:	2300      	movs	r3, #0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	10000003 	.word	0x10000003

08002308 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800230c:	4b05      	ldr	r3, [pc, #20]	@ (8002324 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a04      	ldr	r2, [pc, #16]	@ (8002324 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002312:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002316:	6013      	str	r3, [r2, #0]
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	40007000 	.word	0x40007000

08002328 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002330:	2300      	movs	r3, #0
 8002332:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e291      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	2b00      	cmp	r3, #0
 8002348:	f000 8087 	beq.w	800245a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800234c:	4b96      	ldr	r3, [pc, #600]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f003 030c 	and.w	r3, r3, #12
 8002354:	2b04      	cmp	r3, #4
 8002356:	d00c      	beq.n	8002372 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002358:	4b93      	ldr	r3, [pc, #588]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f003 030c 	and.w	r3, r3, #12
 8002360:	2b08      	cmp	r3, #8
 8002362:	d112      	bne.n	800238a <HAL_RCC_OscConfig+0x62>
 8002364:	4b90      	ldr	r3, [pc, #576]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800236c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002370:	d10b      	bne.n	800238a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002372:	4b8d      	ldr	r3, [pc, #564]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d06c      	beq.n	8002458 <HAL_RCC_OscConfig+0x130>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d168      	bne.n	8002458 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e26b      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002392:	d106      	bne.n	80023a2 <HAL_RCC_OscConfig+0x7a>
 8002394:	4b84      	ldr	r3, [pc, #528]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a83      	ldr	r2, [pc, #524]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 800239a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800239e:	6013      	str	r3, [r2, #0]
 80023a0:	e02e      	b.n	8002400 <HAL_RCC_OscConfig+0xd8>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d10c      	bne.n	80023c4 <HAL_RCC_OscConfig+0x9c>
 80023aa:	4b7f      	ldr	r3, [pc, #508]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a7e      	ldr	r2, [pc, #504]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80023b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023b4:	6013      	str	r3, [r2, #0]
 80023b6:	4b7c      	ldr	r3, [pc, #496]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a7b      	ldr	r2, [pc, #492]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80023bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023c0:	6013      	str	r3, [r2, #0]
 80023c2:	e01d      	b.n	8002400 <HAL_RCC_OscConfig+0xd8>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023cc:	d10c      	bne.n	80023e8 <HAL_RCC_OscConfig+0xc0>
 80023ce:	4b76      	ldr	r3, [pc, #472]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a75      	ldr	r2, [pc, #468]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80023d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023d8:	6013      	str	r3, [r2, #0]
 80023da:	4b73      	ldr	r3, [pc, #460]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a72      	ldr	r2, [pc, #456]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80023e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023e4:	6013      	str	r3, [r2, #0]
 80023e6:	e00b      	b.n	8002400 <HAL_RCC_OscConfig+0xd8>
 80023e8:	4b6f      	ldr	r3, [pc, #444]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a6e      	ldr	r2, [pc, #440]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80023ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023f2:	6013      	str	r3, [r2, #0]
 80023f4:	4b6c      	ldr	r3, [pc, #432]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a6b      	ldr	r2, [pc, #428]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80023fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d013      	beq.n	8002430 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002408:	f7fe fe28 	bl	800105c <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002410:	f7fe fe24 	bl	800105c <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b64      	cmp	r3, #100	@ 0x64
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e21f      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002422:	4b61      	ldr	r3, [pc, #388]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d0f0      	beq.n	8002410 <HAL_RCC_OscConfig+0xe8>
 800242e:	e014      	b.n	800245a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002430:	f7fe fe14 	bl	800105c <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002438:	f7fe fe10 	bl	800105c <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b64      	cmp	r3, #100	@ 0x64
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e20b      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800244a:	4b57      	ldr	r3, [pc, #348]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d1f0      	bne.n	8002438 <HAL_RCC_OscConfig+0x110>
 8002456:	e000      	b.n	800245a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002458:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b00      	cmp	r3, #0
 8002464:	d069      	beq.n	800253a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002466:	4b50      	ldr	r3, [pc, #320]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f003 030c 	and.w	r3, r3, #12
 800246e:	2b00      	cmp	r3, #0
 8002470:	d00b      	beq.n	800248a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002472:	4b4d      	ldr	r3, [pc, #308]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 030c 	and.w	r3, r3, #12
 800247a:	2b08      	cmp	r3, #8
 800247c:	d11c      	bne.n	80024b8 <HAL_RCC_OscConfig+0x190>
 800247e:	4b4a      	ldr	r3, [pc, #296]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d116      	bne.n	80024b8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800248a:	4b47      	ldr	r3, [pc, #284]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0302 	and.w	r3, r3, #2
 8002492:	2b00      	cmp	r3, #0
 8002494:	d005      	beq.n	80024a2 <HAL_RCC_OscConfig+0x17a>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	2b01      	cmp	r3, #1
 800249c:	d001      	beq.n	80024a2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e1df      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024a2:	4b41      	ldr	r3, [pc, #260]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	691b      	ldr	r3, [r3, #16]
 80024ae:	00db      	lsls	r3, r3, #3
 80024b0:	493d      	ldr	r1, [pc, #244]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80024b2:	4313      	orrs	r3, r2
 80024b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024b6:	e040      	b.n	800253a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d023      	beq.n	8002508 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024c0:	4b39      	ldr	r3, [pc, #228]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a38      	ldr	r2, [pc, #224]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80024c6:	f043 0301 	orr.w	r3, r3, #1
 80024ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024cc:	f7fe fdc6 	bl	800105c <HAL_GetTick>
 80024d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024d2:	e008      	b.n	80024e6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024d4:	f7fe fdc2 	bl	800105c <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e1bd      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024e6:	4b30      	ldr	r3, [pc, #192]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d0f0      	beq.n	80024d4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f2:	4b2d      	ldr	r3, [pc, #180]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	691b      	ldr	r3, [r3, #16]
 80024fe:	00db      	lsls	r3, r3, #3
 8002500:	4929      	ldr	r1, [pc, #164]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 8002502:	4313      	orrs	r3, r2
 8002504:	600b      	str	r3, [r1, #0]
 8002506:	e018      	b.n	800253a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002508:	4b27      	ldr	r3, [pc, #156]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a26      	ldr	r2, [pc, #152]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 800250e:	f023 0301 	bic.w	r3, r3, #1
 8002512:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002514:	f7fe fda2 	bl	800105c <HAL_GetTick>
 8002518:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800251c:	f7fe fd9e 	bl	800105c <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b02      	cmp	r3, #2
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e199      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800252e:	4b1e      	ldr	r3, [pc, #120]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1f0      	bne.n	800251c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0308 	and.w	r3, r3, #8
 8002542:	2b00      	cmp	r3, #0
 8002544:	d038      	beq.n	80025b8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	695b      	ldr	r3, [r3, #20]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d019      	beq.n	8002582 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800254e:	4b16      	ldr	r3, [pc, #88]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 8002550:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002552:	4a15      	ldr	r2, [pc, #84]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 8002554:	f043 0301 	orr.w	r3, r3, #1
 8002558:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800255a:	f7fe fd7f 	bl	800105c <HAL_GetTick>
 800255e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002560:	e008      	b.n	8002574 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002562:	f7fe fd7b 	bl	800105c <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	2b02      	cmp	r3, #2
 800256e:	d901      	bls.n	8002574 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e176      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002574:	4b0c      	ldr	r3, [pc, #48]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 8002576:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002578:	f003 0302 	and.w	r3, r3, #2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d0f0      	beq.n	8002562 <HAL_RCC_OscConfig+0x23a>
 8002580:	e01a      	b.n	80025b8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002582:	4b09      	ldr	r3, [pc, #36]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 8002584:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002586:	4a08      	ldr	r2, [pc, #32]	@ (80025a8 <HAL_RCC_OscConfig+0x280>)
 8002588:	f023 0301 	bic.w	r3, r3, #1
 800258c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800258e:	f7fe fd65 	bl	800105c <HAL_GetTick>
 8002592:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002594:	e00a      	b.n	80025ac <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002596:	f7fe fd61 	bl	800105c <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d903      	bls.n	80025ac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e15c      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
 80025a8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025ac:	4b91      	ldr	r3, [pc, #580]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 80025ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1ee      	bne.n	8002596 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0304 	and.w	r3, r3, #4
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	f000 80a4 	beq.w	800270e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025c6:	4b8b      	ldr	r3, [pc, #556]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 80025c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d10d      	bne.n	80025ee <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80025d2:	4b88      	ldr	r3, [pc, #544]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 80025d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d6:	4a87      	ldr	r2, [pc, #540]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 80025d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80025de:	4b85      	ldr	r3, [pc, #532]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 80025e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025e6:	60bb      	str	r3, [r7, #8]
 80025e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025ea:	2301      	movs	r3, #1
 80025ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025ee:	4b82      	ldr	r3, [pc, #520]	@ (80027f8 <HAL_RCC_OscConfig+0x4d0>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d118      	bne.n	800262c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80025fa:	4b7f      	ldr	r3, [pc, #508]	@ (80027f8 <HAL_RCC_OscConfig+0x4d0>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a7e      	ldr	r2, [pc, #504]	@ (80027f8 <HAL_RCC_OscConfig+0x4d0>)
 8002600:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002604:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002606:	f7fe fd29 	bl	800105c <HAL_GetTick>
 800260a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800260c:	e008      	b.n	8002620 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800260e:	f7fe fd25 	bl	800105c <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	2b64      	cmp	r3, #100	@ 0x64
 800261a:	d901      	bls.n	8002620 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e120      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002620:	4b75      	ldr	r3, [pc, #468]	@ (80027f8 <HAL_RCC_OscConfig+0x4d0>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002628:	2b00      	cmp	r3, #0
 800262a:	d0f0      	beq.n	800260e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d106      	bne.n	8002642 <HAL_RCC_OscConfig+0x31a>
 8002634:	4b6f      	ldr	r3, [pc, #444]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002636:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002638:	4a6e      	ldr	r2, [pc, #440]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 800263a:	f043 0301 	orr.w	r3, r3, #1
 800263e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002640:	e02d      	b.n	800269e <HAL_RCC_OscConfig+0x376>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d10c      	bne.n	8002664 <HAL_RCC_OscConfig+0x33c>
 800264a:	4b6a      	ldr	r3, [pc, #424]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 800264c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800264e:	4a69      	ldr	r2, [pc, #420]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002650:	f023 0301 	bic.w	r3, r3, #1
 8002654:	6713      	str	r3, [r2, #112]	@ 0x70
 8002656:	4b67      	ldr	r3, [pc, #412]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800265a:	4a66      	ldr	r2, [pc, #408]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 800265c:	f023 0304 	bic.w	r3, r3, #4
 8002660:	6713      	str	r3, [r2, #112]	@ 0x70
 8002662:	e01c      	b.n	800269e <HAL_RCC_OscConfig+0x376>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	2b05      	cmp	r3, #5
 800266a:	d10c      	bne.n	8002686 <HAL_RCC_OscConfig+0x35e>
 800266c:	4b61      	ldr	r3, [pc, #388]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 800266e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002670:	4a60      	ldr	r2, [pc, #384]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002672:	f043 0304 	orr.w	r3, r3, #4
 8002676:	6713      	str	r3, [r2, #112]	@ 0x70
 8002678:	4b5e      	ldr	r3, [pc, #376]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 800267a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800267c:	4a5d      	ldr	r2, [pc, #372]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 800267e:	f043 0301 	orr.w	r3, r3, #1
 8002682:	6713      	str	r3, [r2, #112]	@ 0x70
 8002684:	e00b      	b.n	800269e <HAL_RCC_OscConfig+0x376>
 8002686:	4b5b      	ldr	r3, [pc, #364]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002688:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800268a:	4a5a      	ldr	r2, [pc, #360]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 800268c:	f023 0301 	bic.w	r3, r3, #1
 8002690:	6713      	str	r3, [r2, #112]	@ 0x70
 8002692:	4b58      	ldr	r3, [pc, #352]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002694:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002696:	4a57      	ldr	r2, [pc, #348]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002698:	f023 0304 	bic.w	r3, r3, #4
 800269c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d015      	beq.n	80026d2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026a6:	f7fe fcd9 	bl	800105c <HAL_GetTick>
 80026aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ac:	e00a      	b.n	80026c4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ae:	f7fe fcd5 	bl	800105c <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026bc:	4293      	cmp	r3, r2
 80026be:	d901      	bls.n	80026c4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e0ce      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026c4:	4b4b      	ldr	r3, [pc, #300]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 80026c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026c8:	f003 0302 	and.w	r3, r3, #2
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d0ee      	beq.n	80026ae <HAL_RCC_OscConfig+0x386>
 80026d0:	e014      	b.n	80026fc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d2:	f7fe fcc3 	bl	800105c <HAL_GetTick>
 80026d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026d8:	e00a      	b.n	80026f0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026da:	f7fe fcbf 	bl	800105c <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d901      	bls.n	80026f0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e0b8      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026f0:	4b40      	ldr	r3, [pc, #256]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 80026f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026f4:	f003 0302 	and.w	r3, r3, #2
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d1ee      	bne.n	80026da <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80026fc:	7dfb      	ldrb	r3, [r7, #23]
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d105      	bne.n	800270e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002702:	4b3c      	ldr	r3, [pc, #240]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002706:	4a3b      	ldr	r2, [pc, #236]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002708:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800270c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	699b      	ldr	r3, [r3, #24]
 8002712:	2b00      	cmp	r3, #0
 8002714:	f000 80a4 	beq.w	8002860 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002718:	4b36      	ldr	r3, [pc, #216]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f003 030c 	and.w	r3, r3, #12
 8002720:	2b08      	cmp	r3, #8
 8002722:	d06b      	beq.n	80027fc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	2b02      	cmp	r3, #2
 800272a:	d149      	bne.n	80027c0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800272c:	4b31      	ldr	r3, [pc, #196]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a30      	ldr	r2, [pc, #192]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002732:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002736:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002738:	f7fe fc90 	bl	800105c <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002740:	f7fe fc8c 	bl	800105c <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b02      	cmp	r3, #2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e087      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002752:	4b28      	ldr	r3, [pc, #160]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1f0      	bne.n	8002740 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	69da      	ldr	r2, [r3, #28]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a1b      	ldr	r3, [r3, #32]
 8002766:	431a      	orrs	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800276c:	019b      	lsls	r3, r3, #6
 800276e:	431a      	orrs	r2, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002774:	085b      	lsrs	r3, r3, #1
 8002776:	3b01      	subs	r3, #1
 8002778:	041b      	lsls	r3, r3, #16
 800277a:	431a      	orrs	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002780:	061b      	lsls	r3, r3, #24
 8002782:	4313      	orrs	r3, r2
 8002784:	4a1b      	ldr	r2, [pc, #108]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002786:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800278a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800278c:	4b19      	ldr	r3, [pc, #100]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a18      	ldr	r2, [pc, #96]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 8002792:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002796:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002798:	f7fe fc60 	bl	800105c <HAL_GetTick>
 800279c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800279e:	e008      	b.n	80027b2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027a0:	f7fe fc5c 	bl	800105c <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e057      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027b2:	4b10      	ldr	r3, [pc, #64]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d0f0      	beq.n	80027a0 <HAL_RCC_OscConfig+0x478>
 80027be:	e04f      	b.n	8002860 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027c0:	4b0c      	ldr	r3, [pc, #48]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a0b      	ldr	r2, [pc, #44]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 80027c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027cc:	f7fe fc46 	bl	800105c <HAL_GetTick>
 80027d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027d4:	f7fe fc42 	bl	800105c <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e03d      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027e6:	4b03      	ldr	r3, [pc, #12]	@ (80027f4 <HAL_RCC_OscConfig+0x4cc>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1f0      	bne.n	80027d4 <HAL_RCC_OscConfig+0x4ac>
 80027f2:	e035      	b.n	8002860 <HAL_RCC_OscConfig+0x538>
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80027fc:	4b1b      	ldr	r3, [pc, #108]	@ (800286c <HAL_RCC_OscConfig+0x544>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	699b      	ldr	r3, [r3, #24]
 8002806:	2b01      	cmp	r3, #1
 8002808:	d028      	beq.n	800285c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002814:	429a      	cmp	r2, r3
 8002816:	d121      	bne.n	800285c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002822:	429a      	cmp	r2, r3
 8002824:	d11a      	bne.n	800285c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800282c:	4013      	ands	r3, r2
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002832:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002834:	4293      	cmp	r3, r2
 8002836:	d111      	bne.n	800285c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002842:	085b      	lsrs	r3, r3, #1
 8002844:	3b01      	subs	r3, #1
 8002846:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002848:	429a      	cmp	r2, r3
 800284a:	d107      	bne.n	800285c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002856:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002858:	429a      	cmp	r2, r3
 800285a:	d001      	beq.n	8002860 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e000      	b.n	8002862 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3718      	adds	r7, #24
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40023800 	.word	0x40023800

08002870 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800287a:	2300      	movs	r3, #0
 800287c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d101      	bne.n	8002888 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e0d0      	b.n	8002a2a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002888:	4b6a      	ldr	r3, [pc, #424]	@ (8002a34 <HAL_RCC_ClockConfig+0x1c4>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 030f 	and.w	r3, r3, #15
 8002890:	683a      	ldr	r2, [r7, #0]
 8002892:	429a      	cmp	r2, r3
 8002894:	d910      	bls.n	80028b8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002896:	4b67      	ldr	r3, [pc, #412]	@ (8002a34 <HAL_RCC_ClockConfig+0x1c4>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f023 020f 	bic.w	r2, r3, #15
 800289e:	4965      	ldr	r1, [pc, #404]	@ (8002a34 <HAL_RCC_ClockConfig+0x1c4>)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028a6:	4b63      	ldr	r3, [pc, #396]	@ (8002a34 <HAL_RCC_ClockConfig+0x1c4>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 030f 	and.w	r3, r3, #15
 80028ae:	683a      	ldr	r2, [r7, #0]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d001      	beq.n	80028b8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e0b8      	b.n	8002a2a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d020      	beq.n	8002906 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0304 	and.w	r3, r3, #4
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d005      	beq.n	80028dc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028d0:	4b59      	ldr	r3, [pc, #356]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	4a58      	ldr	r2, [pc, #352]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 80028d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80028da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0308 	and.w	r3, r3, #8
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d005      	beq.n	80028f4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028e8:	4b53      	ldr	r3, [pc, #332]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	4a52      	ldr	r2, [pc, #328]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 80028ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80028f2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028f4:	4b50      	ldr	r3, [pc, #320]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	494d      	ldr	r1, [pc, #308]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 8002902:	4313      	orrs	r3, r2
 8002904:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	2b00      	cmp	r3, #0
 8002910:	d040      	beq.n	8002994 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d107      	bne.n	800292a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800291a:	4b47      	ldr	r3, [pc, #284]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d115      	bne.n	8002952 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e07f      	b.n	8002a2a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	2b02      	cmp	r3, #2
 8002930:	d107      	bne.n	8002942 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002932:	4b41      	ldr	r3, [pc, #260]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d109      	bne.n	8002952 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e073      	b.n	8002a2a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002942:	4b3d      	ldr	r3, [pc, #244]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d101      	bne.n	8002952 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e06b      	b.n	8002a2a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002952:	4b39      	ldr	r3, [pc, #228]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f023 0203 	bic.w	r2, r3, #3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	4936      	ldr	r1, [pc, #216]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 8002960:	4313      	orrs	r3, r2
 8002962:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002964:	f7fe fb7a 	bl	800105c <HAL_GetTick>
 8002968:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800296a:	e00a      	b.n	8002982 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800296c:	f7fe fb76 	bl	800105c <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	f241 3288 	movw	r2, #5000	@ 0x1388
 800297a:	4293      	cmp	r3, r2
 800297c:	d901      	bls.n	8002982 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e053      	b.n	8002a2a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002982:	4b2d      	ldr	r3, [pc, #180]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f003 020c 	and.w	r2, r3, #12
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	429a      	cmp	r2, r3
 8002992:	d1eb      	bne.n	800296c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002994:	4b27      	ldr	r3, [pc, #156]	@ (8002a34 <HAL_RCC_ClockConfig+0x1c4>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 030f 	and.w	r3, r3, #15
 800299c:	683a      	ldr	r2, [r7, #0]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d210      	bcs.n	80029c4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029a2:	4b24      	ldr	r3, [pc, #144]	@ (8002a34 <HAL_RCC_ClockConfig+0x1c4>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f023 020f 	bic.w	r2, r3, #15
 80029aa:	4922      	ldr	r1, [pc, #136]	@ (8002a34 <HAL_RCC_ClockConfig+0x1c4>)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029b2:	4b20      	ldr	r3, [pc, #128]	@ (8002a34 <HAL_RCC_ClockConfig+0x1c4>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 030f 	and.w	r3, r3, #15
 80029ba:	683a      	ldr	r2, [r7, #0]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d001      	beq.n	80029c4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e032      	b.n	8002a2a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0304 	and.w	r3, r3, #4
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d008      	beq.n	80029e2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029d0:	4b19      	ldr	r3, [pc, #100]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	4916      	ldr	r1, [pc, #88]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 80029de:	4313      	orrs	r3, r2
 80029e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0308 	and.w	r3, r3, #8
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d009      	beq.n	8002a02 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80029ee:	4b12      	ldr	r3, [pc, #72]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	00db      	lsls	r3, r3, #3
 80029fc:	490e      	ldr	r1, [pc, #56]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a02:	f000 f821 	bl	8002a48 <HAL_RCC_GetSysClockFreq>
 8002a06:	4602      	mov	r2, r0
 8002a08:	4b0b      	ldr	r3, [pc, #44]	@ (8002a38 <HAL_RCC_ClockConfig+0x1c8>)
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	091b      	lsrs	r3, r3, #4
 8002a0e:	f003 030f 	and.w	r3, r3, #15
 8002a12:	490a      	ldr	r1, [pc, #40]	@ (8002a3c <HAL_RCC_ClockConfig+0x1cc>)
 8002a14:	5ccb      	ldrb	r3, [r1, r3]
 8002a16:	fa22 f303 	lsr.w	r3, r2, r3
 8002a1a:	4a09      	ldr	r2, [pc, #36]	@ (8002a40 <HAL_RCC_ClockConfig+0x1d0>)
 8002a1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a1e:	4b09      	ldr	r3, [pc, #36]	@ (8002a44 <HAL_RCC_ClockConfig+0x1d4>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7fe fad6 	bl	8000fd4 <HAL_InitTick>

  return HAL_OK;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40023c00 	.word	0x40023c00
 8002a38:	40023800 	.word	0x40023800
 8002a3c:	0800c694 	.word	0x0800c694
 8002a40:	20000070 	.word	0x20000070
 8002a44:	20000000 	.word	0x20000000

08002a48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a4c:	b094      	sub	sp, #80	@ 0x50
 8002a4e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002a50:	2300      	movs	r3, #0
 8002a52:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a54:	2300      	movs	r3, #0
 8002a56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a58:	2300      	movs	r3, #0
 8002a5a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a60:	4b79      	ldr	r3, [pc, #484]	@ (8002c48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f003 030c 	and.w	r3, r3, #12
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d00d      	beq.n	8002a88 <HAL_RCC_GetSysClockFreq+0x40>
 8002a6c:	2b08      	cmp	r3, #8
 8002a6e:	f200 80e1 	bhi.w	8002c34 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d002      	beq.n	8002a7c <HAL_RCC_GetSysClockFreq+0x34>
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	d003      	beq.n	8002a82 <HAL_RCC_GetSysClockFreq+0x3a>
 8002a7a:	e0db      	b.n	8002c34 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a7c:	4b73      	ldr	r3, [pc, #460]	@ (8002c4c <HAL_RCC_GetSysClockFreq+0x204>)
 8002a7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a80:	e0db      	b.n	8002c3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a82:	4b73      	ldr	r3, [pc, #460]	@ (8002c50 <HAL_RCC_GetSysClockFreq+0x208>)
 8002a84:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a86:	e0d8      	b.n	8002c3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a88:	4b6f      	ldr	r3, [pc, #444]	@ (8002c48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a90:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002a92:	4b6d      	ldr	r3, [pc, #436]	@ (8002c48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d063      	beq.n	8002b66 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a9e:	4b6a      	ldr	r3, [pc, #424]	@ (8002c48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	099b      	lsrs	r3, r3, #6
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002aa8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002aac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ab0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ab6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002aba:	4622      	mov	r2, r4
 8002abc:	462b      	mov	r3, r5
 8002abe:	f04f 0000 	mov.w	r0, #0
 8002ac2:	f04f 0100 	mov.w	r1, #0
 8002ac6:	0159      	lsls	r1, r3, #5
 8002ac8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002acc:	0150      	lsls	r0, r2, #5
 8002ace:	4602      	mov	r2, r0
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	4621      	mov	r1, r4
 8002ad4:	1a51      	subs	r1, r2, r1
 8002ad6:	6139      	str	r1, [r7, #16]
 8002ad8:	4629      	mov	r1, r5
 8002ada:	eb63 0301 	sbc.w	r3, r3, r1
 8002ade:	617b      	str	r3, [r7, #20]
 8002ae0:	f04f 0200 	mov.w	r2, #0
 8002ae4:	f04f 0300 	mov.w	r3, #0
 8002ae8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002aec:	4659      	mov	r1, fp
 8002aee:	018b      	lsls	r3, r1, #6
 8002af0:	4651      	mov	r1, sl
 8002af2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002af6:	4651      	mov	r1, sl
 8002af8:	018a      	lsls	r2, r1, #6
 8002afa:	4651      	mov	r1, sl
 8002afc:	ebb2 0801 	subs.w	r8, r2, r1
 8002b00:	4659      	mov	r1, fp
 8002b02:	eb63 0901 	sbc.w	r9, r3, r1
 8002b06:	f04f 0200 	mov.w	r2, #0
 8002b0a:	f04f 0300 	mov.w	r3, #0
 8002b0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b1a:	4690      	mov	r8, r2
 8002b1c:	4699      	mov	r9, r3
 8002b1e:	4623      	mov	r3, r4
 8002b20:	eb18 0303 	adds.w	r3, r8, r3
 8002b24:	60bb      	str	r3, [r7, #8]
 8002b26:	462b      	mov	r3, r5
 8002b28:	eb49 0303 	adc.w	r3, r9, r3
 8002b2c:	60fb      	str	r3, [r7, #12]
 8002b2e:	f04f 0200 	mov.w	r2, #0
 8002b32:	f04f 0300 	mov.w	r3, #0
 8002b36:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002b3a:	4629      	mov	r1, r5
 8002b3c:	024b      	lsls	r3, r1, #9
 8002b3e:	4621      	mov	r1, r4
 8002b40:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b44:	4621      	mov	r1, r4
 8002b46:	024a      	lsls	r2, r1, #9
 8002b48:	4610      	mov	r0, r2
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b4e:	2200      	movs	r2, #0
 8002b50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b54:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002b58:	f7fe f8b6 	bl	8000cc8 <__aeabi_uldivmod>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	460b      	mov	r3, r1
 8002b60:	4613      	mov	r3, r2
 8002b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b64:	e058      	b.n	8002c18 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b66:	4b38      	ldr	r3, [pc, #224]	@ (8002c48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	099b      	lsrs	r3, r3, #6
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	4618      	mov	r0, r3
 8002b70:	4611      	mov	r1, r2
 8002b72:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b76:	623b      	str	r3, [r7, #32]
 8002b78:	2300      	movs	r3, #0
 8002b7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b7c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002b80:	4642      	mov	r2, r8
 8002b82:	464b      	mov	r3, r9
 8002b84:	f04f 0000 	mov.w	r0, #0
 8002b88:	f04f 0100 	mov.w	r1, #0
 8002b8c:	0159      	lsls	r1, r3, #5
 8002b8e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b92:	0150      	lsls	r0, r2, #5
 8002b94:	4602      	mov	r2, r0
 8002b96:	460b      	mov	r3, r1
 8002b98:	4641      	mov	r1, r8
 8002b9a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002b9e:	4649      	mov	r1, r9
 8002ba0:	eb63 0b01 	sbc.w	fp, r3, r1
 8002ba4:	f04f 0200 	mov.w	r2, #0
 8002ba8:	f04f 0300 	mov.w	r3, #0
 8002bac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002bb0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002bb4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002bb8:	ebb2 040a 	subs.w	r4, r2, sl
 8002bbc:	eb63 050b 	sbc.w	r5, r3, fp
 8002bc0:	f04f 0200 	mov.w	r2, #0
 8002bc4:	f04f 0300 	mov.w	r3, #0
 8002bc8:	00eb      	lsls	r3, r5, #3
 8002bca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bce:	00e2      	lsls	r2, r4, #3
 8002bd0:	4614      	mov	r4, r2
 8002bd2:	461d      	mov	r5, r3
 8002bd4:	4643      	mov	r3, r8
 8002bd6:	18e3      	adds	r3, r4, r3
 8002bd8:	603b      	str	r3, [r7, #0]
 8002bda:	464b      	mov	r3, r9
 8002bdc:	eb45 0303 	adc.w	r3, r5, r3
 8002be0:	607b      	str	r3, [r7, #4]
 8002be2:	f04f 0200 	mov.w	r2, #0
 8002be6:	f04f 0300 	mov.w	r3, #0
 8002bea:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002bee:	4629      	mov	r1, r5
 8002bf0:	028b      	lsls	r3, r1, #10
 8002bf2:	4621      	mov	r1, r4
 8002bf4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bf8:	4621      	mov	r1, r4
 8002bfa:	028a      	lsls	r2, r1, #10
 8002bfc:	4610      	mov	r0, r2
 8002bfe:	4619      	mov	r1, r3
 8002c00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c02:	2200      	movs	r2, #0
 8002c04:	61bb      	str	r3, [r7, #24]
 8002c06:	61fa      	str	r2, [r7, #28]
 8002c08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c0c:	f7fe f85c 	bl	8000cc8 <__aeabi_uldivmod>
 8002c10:	4602      	mov	r2, r0
 8002c12:	460b      	mov	r3, r1
 8002c14:	4613      	mov	r3, r2
 8002c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002c18:	4b0b      	ldr	r3, [pc, #44]	@ (8002c48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	0c1b      	lsrs	r3, r3, #16
 8002c1e:	f003 0303 	and.w	r3, r3, #3
 8002c22:	3301      	adds	r3, #1
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002c28:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002c2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c32:	e002      	b.n	8002c3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c34:	4b05      	ldr	r3, [pc, #20]	@ (8002c4c <HAL_RCC_GetSysClockFreq+0x204>)
 8002c36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3750      	adds	r7, #80	@ 0x50
 8002c40:	46bd      	mov	sp, r7
 8002c42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c46:	bf00      	nop
 8002c48:	40023800 	.word	0x40023800
 8002c4c:	00f42400 	.word	0x00f42400
 8002c50:	007a1200 	.word	0x007a1200

08002c54 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c58:	4b03      	ldr	r3, [pc, #12]	@ (8002c68 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	20000070 	.word	0x20000070

08002c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c70:	f7ff fff0 	bl	8002c54 <HAL_RCC_GetHCLKFreq>
 8002c74:	4602      	mov	r2, r0
 8002c76:	4b05      	ldr	r3, [pc, #20]	@ (8002c8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	0a9b      	lsrs	r3, r3, #10
 8002c7c:	f003 0307 	and.w	r3, r3, #7
 8002c80:	4903      	ldr	r1, [pc, #12]	@ (8002c90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c82:	5ccb      	ldrb	r3, [r1, r3]
 8002c84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40023800 	.word	0x40023800
 8002c90:	0800c6a4 	.word	0x0800c6a4

08002c94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c98:	f7ff ffdc 	bl	8002c54 <HAL_RCC_GetHCLKFreq>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	4b05      	ldr	r3, [pc, #20]	@ (8002cb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	0b5b      	lsrs	r3, r3, #13
 8002ca4:	f003 0307 	and.w	r3, r3, #7
 8002ca8:	4903      	ldr	r1, [pc, #12]	@ (8002cb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002caa:	5ccb      	ldrb	r3, [r1, r3]
 8002cac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	40023800 	.word	0x40023800
 8002cb8:	0800c6a4 	.word	0x0800c6a4

08002cbc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b088      	sub	sp, #32
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0301 	and.w	r3, r3, #1
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d012      	beq.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ce4:	4b69      	ldr	r3, [pc, #420]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	4a68      	ldr	r2, [pc, #416]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cea:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002cee:	6093      	str	r3, [r2, #8]
 8002cf0:	4b66      	ldr	r3, [pc, #408]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cf2:	689a      	ldr	r2, [r3, #8]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cf8:	4964      	ldr	r1, [pc, #400]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002d06:	2301      	movs	r3, #1
 8002d08:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d017      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d16:	4b5d      	ldr	r3, [pc, #372]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d1c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d24:	4959      	ldr	r1, [pc, #356]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d34:	d101      	bne.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002d36:	2301      	movs	r3, #1
 8002d38:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002d42:	2301      	movs	r3, #1
 8002d44:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d017      	beq.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002d52:	4b4e      	ldr	r3, [pc, #312]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d58:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d60:	494a      	ldr	r1, [pc, #296]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d70:	d101      	bne.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002d72:	2301      	movs	r3, #1
 8002d74:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d101      	bne.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0320 	and.w	r3, r3, #32
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	f000 808b 	beq.w	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002da0:	4b3a      	ldr	r3, [pc, #232]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da4:	4a39      	ldr	r2, [pc, #228]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002da6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002daa:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dac:	4b37      	ldr	r3, [pc, #220]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002db4:	60bb      	str	r3, [r7, #8]
 8002db6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002db8:	4b35      	ldr	r3, [pc, #212]	@ (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a34      	ldr	r2, [pc, #208]	@ (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002dbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dc2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002dc4:	f7fe f94a 	bl	800105c <HAL_GetTick>
 8002dc8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002dca:	e008      	b.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dcc:	f7fe f946 	bl	800105c <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b64      	cmp	r3, #100	@ 0x64
 8002dd8:	d901      	bls.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e357      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002dde:	4b2c      	ldr	r3, [pc, #176]	@ (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d0f0      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002dea:	4b28      	ldr	r3, [pc, #160]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002df2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d035      	beq.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e02:	693a      	ldr	r2, [r7, #16]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d02e      	beq.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e08:	4b20      	ldr	r3, [pc, #128]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e10:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e12:	4b1e      	ldr	r3, [pc, #120]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e16:	4a1d      	ldr	r2, [pc, #116]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e1c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e1e:	4b1b      	ldr	r3, [pc, #108]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e22:	4a1a      	ldr	r2, [pc, #104]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e28:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002e2a:	4a18      	ldr	r2, [pc, #96]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002e30:	4b16      	ldr	r3, [pc, #88]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e34:	f003 0301 	and.w	r3, r3, #1
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d114      	bne.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e3c:	f7fe f90e 	bl	800105c <HAL_GetTick>
 8002e40:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e42:	e00a      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e44:	f7fe f90a 	bl	800105c <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e319      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d0ee      	beq.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e72:	d111      	bne.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002e74:	4b05      	ldr	r3, [pc, #20]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e80:	4b04      	ldr	r3, [pc, #16]	@ (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002e82:	400b      	ands	r3, r1
 8002e84:	4901      	ldr	r1, [pc, #4]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	608b      	str	r3, [r1, #8]
 8002e8a:	e00b      	b.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002e8c:	40023800 	.word	0x40023800
 8002e90:	40007000 	.word	0x40007000
 8002e94:	0ffffcff 	.word	0x0ffffcff
 8002e98:	4baa      	ldr	r3, [pc, #680]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	4aa9      	ldr	r2, [pc, #676]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e9e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002ea2:	6093      	str	r3, [r2, #8]
 8002ea4:	4ba7      	ldr	r3, [pc, #668]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ea6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb0:	49a4      	ldr	r1, [pc, #656]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0310 	and.w	r3, r3, #16
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d010      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002ec2:	4ba0      	ldr	r3, [pc, #640]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ec4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ec8:	4a9e      	ldr	r2, [pc, #632]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ece:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002ed2:	4b9c      	ldr	r3, [pc, #624]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ed4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002edc:	4999      	ldr	r1, [pc, #612]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d00a      	beq.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ef0:	4b94      	ldr	r3, [pc, #592]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ef6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002efe:	4991      	ldr	r1, [pc, #580]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f00:	4313      	orrs	r3, r2
 8002f02:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00a      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002f12:	4b8c      	ldr	r3, [pc, #560]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f18:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f20:	4988      	ldr	r1, [pc, #544]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f22:	4313      	orrs	r3, r2
 8002f24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00a      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f34:	4b83      	ldr	r3, [pc, #524]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f42:	4980      	ldr	r1, [pc, #512]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00a      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002f56:	4b7b      	ldr	r3, [pc, #492]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f5c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f64:	4977      	ldr	r1, [pc, #476]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f66:	4313      	orrs	r3, r2
 8002f68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d00a      	beq.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f78:	4b72      	ldr	r3, [pc, #456]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f7e:	f023 0203 	bic.w	r2, r3, #3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f86:	496f      	ldr	r1, [pc, #444]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d00a      	beq.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f9a:	4b6a      	ldr	r3, [pc, #424]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fa0:	f023 020c 	bic.w	r2, r3, #12
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fa8:	4966      	ldr	r1, [pc, #408]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002faa:	4313      	orrs	r3, r2
 8002fac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d00a      	beq.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002fbc:	4b61      	ldr	r3, [pc, #388]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fc2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fca:	495e      	ldr	r1, [pc, #376]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00a      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002fde:	4b59      	ldr	r3, [pc, #356]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fec:	4955      	ldr	r1, [pc, #340]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d00a      	beq.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003000:	4b50      	ldr	r3, [pc, #320]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003006:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800300e:	494d      	ldr	r1, [pc, #308]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003010:	4313      	orrs	r3, r2
 8003012:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00a      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003022:	4b48      	ldr	r3, [pc, #288]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003028:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003030:	4944      	ldr	r1, [pc, #272]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003032:	4313      	orrs	r3, r2
 8003034:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d00a      	beq.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003044:	4b3f      	ldr	r3, [pc, #252]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800304a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003052:	493c      	ldr	r1, [pc, #240]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003054:	4313      	orrs	r3, r2
 8003056:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d00a      	beq.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003066:	4b37      	ldr	r3, [pc, #220]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003068:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800306c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003074:	4933      	ldr	r1, [pc, #204]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003076:	4313      	orrs	r3, r2
 8003078:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00a      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003088:	4b2e      	ldr	r3, [pc, #184]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800308a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800308e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003096:	492b      	ldr	r1, [pc, #172]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003098:	4313      	orrs	r3, r2
 800309a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d011      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80030aa:	4b26      	ldr	r3, [pc, #152]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030b0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030b8:	4922      	ldr	r1, [pc, #136]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80030c8:	d101      	bne.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80030ca:	2301      	movs	r3, #1
 80030cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0308 	and.w	r3, r3, #8
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80030da:	2301      	movs	r3, #1
 80030dc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00a      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80030ea:	4b16      	ldr	r3, [pc, #88]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030f0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030f8:	4912      	ldr	r1, [pc, #72]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030fa:	4313      	orrs	r3, r2
 80030fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00b      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800310c:	4b0d      	ldr	r3, [pc, #52]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800310e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003112:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800311c:	4909      	ldr	r1, [pc, #36]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800311e:	4313      	orrs	r3, r2
 8003120:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d006      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003132:	2b00      	cmp	r3, #0
 8003134:	f000 80d9 	beq.w	80032ea <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003138:	4b02      	ldr	r3, [pc, #8]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a01      	ldr	r2, [pc, #4]	@ (8003144 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800313e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003142:	e001      	b.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003144:	40023800 	.word	0x40023800
 8003148:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800314a:	f7fd ff87 	bl	800105c <HAL_GetTick>
 800314e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003150:	e008      	b.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003152:	f7fd ff83 	bl	800105c <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b64      	cmp	r3, #100	@ 0x64
 800315e:	d901      	bls.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e194      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003164:	4b6c      	ldr	r3, [pc, #432]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1f0      	bne.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0301 	and.w	r3, r3, #1
 8003178:	2b00      	cmp	r3, #0
 800317a:	d021      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003180:	2b00      	cmp	r3, #0
 8003182:	d11d      	bne.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003184:	4b64      	ldr	r3, [pc, #400]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003186:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800318a:	0c1b      	lsrs	r3, r3, #16
 800318c:	f003 0303 	and.w	r3, r3, #3
 8003190:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003192:	4b61      	ldr	r3, [pc, #388]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003194:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003198:	0e1b      	lsrs	r3, r3, #24
 800319a:	f003 030f 	and.w	r3, r3, #15
 800319e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	019a      	lsls	r2, r3, #6
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	041b      	lsls	r3, r3, #16
 80031aa:	431a      	orrs	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	061b      	lsls	r3, r3, #24
 80031b0:	431a      	orrs	r2, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	071b      	lsls	r3, r3, #28
 80031b8:	4957      	ldr	r1, [pc, #348]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d004      	beq.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031d4:	d00a      	beq.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d02e      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031ea:	d129      	bne.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80031ec:	4b4a      	ldr	r3, [pc, #296]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80031ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031f2:	0c1b      	lsrs	r3, r3, #16
 80031f4:	f003 0303 	and.w	r3, r3, #3
 80031f8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80031fa:	4b47      	ldr	r3, [pc, #284]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80031fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003200:	0f1b      	lsrs	r3, r3, #28
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	019a      	lsls	r2, r3, #6
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	041b      	lsls	r3, r3, #16
 8003212:	431a      	orrs	r2, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	061b      	lsls	r3, r3, #24
 800321a:	431a      	orrs	r2, r3
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	071b      	lsls	r3, r3, #28
 8003220:	493d      	ldr	r1, [pc, #244]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003222:	4313      	orrs	r3, r2
 8003224:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003228:	4b3b      	ldr	r3, [pc, #236]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800322a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800322e:	f023 021f 	bic.w	r2, r3, #31
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003236:	3b01      	subs	r3, #1
 8003238:	4937      	ldr	r1, [pc, #220]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800323a:	4313      	orrs	r3, r2
 800323c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d01d      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800324c:	4b32      	ldr	r3, [pc, #200]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800324e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003252:	0e1b      	lsrs	r3, r3, #24
 8003254:	f003 030f 	and.w	r3, r3, #15
 8003258:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800325a:	4b2f      	ldr	r3, [pc, #188]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800325c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003260:	0f1b      	lsrs	r3, r3, #28
 8003262:	f003 0307 	and.w	r3, r3, #7
 8003266:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	019a      	lsls	r2, r3, #6
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	041b      	lsls	r3, r3, #16
 8003274:	431a      	orrs	r2, r3
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	061b      	lsls	r3, r3, #24
 800327a:	431a      	orrs	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	071b      	lsls	r3, r3, #28
 8003280:	4925      	ldr	r1, [pc, #148]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003282:	4313      	orrs	r3, r2
 8003284:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d011      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	019a      	lsls	r2, r3, #6
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	691b      	ldr	r3, [r3, #16]
 800329e:	041b      	lsls	r3, r3, #16
 80032a0:	431a      	orrs	r2, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	061b      	lsls	r3, r3, #24
 80032a8:	431a      	orrs	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	071b      	lsls	r3, r3, #28
 80032b0:	4919      	ldr	r1, [pc, #100]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80032b8:	4b17      	ldr	r3, [pc, #92]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a16      	ldr	r2, [pc, #88]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032be:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80032c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032c4:	f7fd feca 	bl	800105c <HAL_GetTick>
 80032c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80032ca:	e008      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80032cc:	f7fd fec6 	bl	800105c <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	1ad3      	subs	r3, r2, r3
 80032d6:	2b64      	cmp	r3, #100	@ 0x64
 80032d8:	d901      	bls.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032da:	2303      	movs	r3, #3
 80032dc:	e0d7      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80032de:	4b0e      	ldr	r3, [pc, #56]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d0f0      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	f040 80cd 	bne.w	800348c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80032f2:	4b09      	ldr	r3, [pc, #36]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a08      	ldr	r2, [pc, #32]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032fe:	f7fd fead 	bl	800105c <HAL_GetTick>
 8003302:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003304:	e00a      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003306:	f7fd fea9 	bl	800105c <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	2b64      	cmp	r3, #100	@ 0x64
 8003312:	d903      	bls.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e0ba      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003318:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800331c:	4b5e      	ldr	r3, [pc, #376]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003324:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003328:	d0ed      	beq.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d003      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800333a:	2b00      	cmp	r3, #0
 800333c:	d009      	beq.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003346:	2b00      	cmp	r3, #0
 8003348:	d02e      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334e:	2b00      	cmp	r3, #0
 8003350:	d12a      	bne.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003352:	4b51      	ldr	r3, [pc, #324]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003358:	0c1b      	lsrs	r3, r3, #16
 800335a:	f003 0303 	and.w	r3, r3, #3
 800335e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003360:	4b4d      	ldr	r3, [pc, #308]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003366:	0f1b      	lsrs	r3, r3, #28
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	695b      	ldr	r3, [r3, #20]
 8003372:	019a      	lsls	r2, r3, #6
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	041b      	lsls	r3, r3, #16
 8003378:	431a      	orrs	r2, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	699b      	ldr	r3, [r3, #24]
 800337e:	061b      	lsls	r3, r3, #24
 8003380:	431a      	orrs	r2, r3
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	071b      	lsls	r3, r3, #28
 8003386:	4944      	ldr	r1, [pc, #272]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003388:	4313      	orrs	r3, r2
 800338a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800338e:	4b42      	ldr	r3, [pc, #264]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003390:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003394:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339c:	3b01      	subs	r3, #1
 800339e:	021b      	lsls	r3, r3, #8
 80033a0:	493d      	ldr	r1, [pc, #244]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80033a2:	4313      	orrs	r3, r2
 80033a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d022      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033bc:	d11d      	bne.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80033be:	4b36      	ldr	r3, [pc, #216]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80033c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033c4:	0e1b      	lsrs	r3, r3, #24
 80033c6:	f003 030f 	and.w	r3, r3, #15
 80033ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80033cc:	4b32      	ldr	r3, [pc, #200]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80033ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033d2:	0f1b      	lsrs	r3, r3, #28
 80033d4:	f003 0307 	and.w	r3, r3, #7
 80033d8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	019a      	lsls	r2, r3, #6
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a1b      	ldr	r3, [r3, #32]
 80033e4:	041b      	lsls	r3, r3, #16
 80033e6:	431a      	orrs	r2, r3
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	061b      	lsls	r3, r3, #24
 80033ec:	431a      	orrs	r2, r3
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	071b      	lsls	r3, r3, #28
 80033f2:	4929      	ldr	r1, [pc, #164]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0308 	and.w	r3, r3, #8
 8003402:	2b00      	cmp	r3, #0
 8003404:	d028      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003406:	4b24      	ldr	r3, [pc, #144]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003408:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800340c:	0e1b      	lsrs	r3, r3, #24
 800340e:	f003 030f 	and.w	r3, r3, #15
 8003412:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003414:	4b20      	ldr	r3, [pc, #128]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800341a:	0c1b      	lsrs	r3, r3, #16
 800341c:	f003 0303 	and.w	r3, r3, #3
 8003420:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	695b      	ldr	r3, [r3, #20]
 8003426:	019a      	lsls	r2, r3, #6
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	041b      	lsls	r3, r3, #16
 800342c:	431a      	orrs	r2, r3
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	061b      	lsls	r3, r3, #24
 8003432:	431a      	orrs	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	69db      	ldr	r3, [r3, #28]
 8003438:	071b      	lsls	r3, r3, #28
 800343a:	4917      	ldr	r1, [pc, #92]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800343c:	4313      	orrs	r3, r2
 800343e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003442:	4b15      	ldr	r3, [pc, #84]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003444:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003448:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003450:	4911      	ldr	r1, [pc, #68]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003452:	4313      	orrs	r3, r2
 8003454:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003458:	4b0f      	ldr	r3, [pc, #60]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a0e      	ldr	r2, [pc, #56]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800345e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003462:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003464:	f7fd fdfa 	bl	800105c <HAL_GetTick>
 8003468:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800346a:	e008      	b.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800346c:	f7fd fdf6 	bl	800105c <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b64      	cmp	r3, #100	@ 0x64
 8003478:	d901      	bls.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e007      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800347e:	4b06      	ldr	r3, [pc, #24]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003486:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800348a:	d1ef      	bne.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3720      	adds	r7, #32
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	40023800 	.word	0x40023800

0800349c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e09d      	b.n	80035ea <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d108      	bne.n	80034c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034be:	d009      	beq.n	80034d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	61da      	str	r2, [r3, #28]
 80034c6:	e005      	b.n	80034d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d106      	bne.n	80034f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f005 fee2 	bl	80092b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2202      	movs	r2, #2
 80034f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800350a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003514:	d902      	bls.n	800351c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003516:	2300      	movs	r3, #0
 8003518:	60fb      	str	r3, [r7, #12]
 800351a:	e002      	b.n	8003522 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800351c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003520:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800352a:	d007      	beq.n	800353c <HAL_SPI_Init+0xa0>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003534:	d002      	beq.n	800353c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800354c:	431a      	orrs	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	431a      	orrs	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	695b      	ldr	r3, [r3, #20]
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	431a      	orrs	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800356a:	431a      	orrs	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	69db      	ldr	r3, [r3, #28]
 8003570:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003574:	431a      	orrs	r2, r3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a1b      	ldr	r3, [r3, #32]
 800357a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800357e:	ea42 0103 	orr.w	r1, r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003586:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	0c1b      	lsrs	r3, r3, #16
 8003598:	f003 0204 	and.w	r2, r3, #4
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a0:	f003 0310 	and.w	r3, r3, #16
 80035a4:	431a      	orrs	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035aa:	f003 0308 	and.w	r3, r3, #8
 80035ae:	431a      	orrs	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80035b8:	ea42 0103 	orr.w	r1, r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	430a      	orrs	r2, r1
 80035c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	69da      	ldr	r2, [r3, #28]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3710      	adds	r7, #16
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}

080035f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035f2:	b580      	push	{r7, lr}
 80035f4:	b088      	sub	sp, #32
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	60f8      	str	r0, [r7, #12]
 80035fa:	60b9      	str	r1, [r7, #8]
 80035fc:	603b      	str	r3, [r7, #0]
 80035fe:	4613      	mov	r3, r2
 8003600:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003602:	2300      	movs	r3, #0
 8003604:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800360c:	2b01      	cmp	r3, #1
 800360e:	d101      	bne.n	8003614 <HAL_SPI_Transmit+0x22>
 8003610:	2302      	movs	r3, #2
 8003612:	e15f      	b.n	80038d4 <HAL_SPI_Transmit+0x2e2>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800361c:	f7fd fd1e 	bl	800105c <HAL_GetTick>
 8003620:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003622:	88fb      	ldrh	r3, [r7, #6]
 8003624:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b01      	cmp	r3, #1
 8003630:	d002      	beq.n	8003638 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003632:	2302      	movs	r3, #2
 8003634:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003636:	e148      	b.n	80038ca <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d002      	beq.n	8003644 <HAL_SPI_Transmit+0x52>
 800363e:	88fb      	ldrh	r3, [r7, #6]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d102      	bne.n	800364a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003648:	e13f      	b.n	80038ca <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2203      	movs	r2, #3
 800364e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	68ba      	ldr	r2, [r7, #8]
 800365c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	88fa      	ldrh	r2, [r7, #6]
 8003662:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	88fa      	ldrh	r2, [r7, #6]
 8003668:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2200      	movs	r2, #0
 800366e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2200      	movs	r2, #0
 8003674:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2200      	movs	r2, #0
 800367c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2200      	movs	r2, #0
 8003684:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2200      	movs	r2, #0
 800368a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003694:	d10f      	bne.n	80036b6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036c0:	2b40      	cmp	r3, #64	@ 0x40
 80036c2:	d007      	beq.n	80036d4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80036d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80036dc:	d94f      	bls.n	800377e <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d002      	beq.n	80036ec <HAL_SPI_Transmit+0xfa>
 80036e6:	8afb      	ldrh	r3, [r7, #22]
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d142      	bne.n	8003772 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f0:	881a      	ldrh	r2, [r3, #0]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036fc:	1c9a      	adds	r2, r3, #2
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003706:	b29b      	uxth	r3, r3
 8003708:	3b01      	subs	r3, #1
 800370a:	b29a      	uxth	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003710:	e02f      	b.n	8003772 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f003 0302 	and.w	r3, r3, #2
 800371c:	2b02      	cmp	r3, #2
 800371e:	d112      	bne.n	8003746 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003724:	881a      	ldrh	r2, [r3, #0]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003730:	1c9a      	adds	r2, r3, #2
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800373a:	b29b      	uxth	r3, r3
 800373c:	3b01      	subs	r3, #1
 800373e:	b29a      	uxth	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003744:	e015      	b.n	8003772 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003746:	f7fd fc89 	bl	800105c <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	429a      	cmp	r2, r3
 8003754:	d803      	bhi.n	800375e <HAL_SPI_Transmit+0x16c>
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800375c:	d102      	bne.n	8003764 <HAL_SPI_Transmit+0x172>
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d106      	bne.n	8003772 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003764:	2303      	movs	r3, #3
 8003766:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003770:	e0ab      	b.n	80038ca <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003776:	b29b      	uxth	r3, r3
 8003778:	2b00      	cmp	r3, #0
 800377a:	d1ca      	bne.n	8003712 <HAL_SPI_Transmit+0x120>
 800377c:	e080      	b.n	8003880 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d002      	beq.n	800378c <HAL_SPI_Transmit+0x19a>
 8003786:	8afb      	ldrh	r3, [r7, #22]
 8003788:	2b01      	cmp	r3, #1
 800378a:	d174      	bne.n	8003876 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003790:	b29b      	uxth	r3, r3
 8003792:	2b01      	cmp	r3, #1
 8003794:	d912      	bls.n	80037bc <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800379a:	881a      	ldrh	r2, [r3, #0]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a6:	1c9a      	adds	r2, r3, #2
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	3b02      	subs	r3, #2
 80037b4:	b29a      	uxth	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80037ba:	e05c      	b.n	8003876 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	330c      	adds	r3, #12
 80037c6:	7812      	ldrb	r2, [r2, #0]
 80037c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ce:	1c5a      	adds	r2, r3, #1
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037d8:	b29b      	uxth	r3, r3
 80037da:	3b01      	subs	r3, #1
 80037dc:	b29a      	uxth	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80037e2:	e048      	b.n	8003876 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d12b      	bne.n	800384a <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d912      	bls.n	8003822 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003800:	881a      	ldrh	r2, [r3, #0]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800380c:	1c9a      	adds	r2, r3, #2
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003816:	b29b      	uxth	r3, r3
 8003818:	3b02      	subs	r3, #2
 800381a:	b29a      	uxth	r2, r3
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003820:	e029      	b.n	8003876 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	330c      	adds	r3, #12
 800382c:	7812      	ldrb	r2, [r2, #0]
 800382e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003834:	1c5a      	adds	r2, r3, #1
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800383e:	b29b      	uxth	r3, r3
 8003840:	3b01      	subs	r3, #1
 8003842:	b29a      	uxth	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003848:	e015      	b.n	8003876 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800384a:	f7fd fc07 	bl	800105c <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	683a      	ldr	r2, [r7, #0]
 8003856:	429a      	cmp	r2, r3
 8003858:	d803      	bhi.n	8003862 <HAL_SPI_Transmit+0x270>
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003860:	d102      	bne.n	8003868 <HAL_SPI_Transmit+0x276>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d106      	bne.n	8003876 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003874:	e029      	b.n	80038ca <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800387a:	b29b      	uxth	r3, r3
 800387c:	2b00      	cmp	r3, #0
 800387e:	d1b1      	bne.n	80037e4 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	6839      	ldr	r1, [r7, #0]
 8003884:	68f8      	ldr	r0, [r7, #12]
 8003886:	f000 fd1d 	bl	80042c4 <SPI_EndRxTxTransaction>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d002      	beq.n	8003896 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2220      	movs	r2, #32
 8003894:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10a      	bne.n	80038b4 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800389e:	2300      	movs	r3, #0
 80038a0:	613b      	str	r3, [r7, #16]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	613b      	str	r3, [r7, #16]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	613b      	str	r3, [r7, #16]
 80038b2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d002      	beq.n	80038c2 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	77fb      	strb	r3, [r7, #31]
 80038c0:	e003      	b.n	80038ca <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80038d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3720      	adds	r7, #32
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b088      	sub	sp, #32
 80038e0:	af02      	add	r7, sp, #8
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	603b      	str	r3, [r7, #0]
 80038e8:	4613      	mov	r3, r2
 80038ea:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80038ec:	2300      	movs	r3, #0
 80038ee:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d002      	beq.n	8003902 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80038fc:	2302      	movs	r3, #2
 80038fe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003900:	e11a      	b.n	8003b38 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800390a:	d112      	bne.n	8003932 <HAL_SPI_Receive+0x56>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d10e      	bne.n	8003932 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2204      	movs	r2, #4
 8003918:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800391c:	88fa      	ldrh	r2, [r7, #6]
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	9300      	str	r3, [sp, #0]
 8003922:	4613      	mov	r3, r2
 8003924:	68ba      	ldr	r2, [r7, #8]
 8003926:	68b9      	ldr	r1, [r7, #8]
 8003928:	68f8      	ldr	r0, [r7, #12]
 800392a:	f000 f90e 	bl	8003b4a <HAL_SPI_TransmitReceive>
 800392e:	4603      	mov	r3, r0
 8003930:	e107      	b.n	8003b42 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003938:	2b01      	cmp	r3, #1
 800393a:	d101      	bne.n	8003940 <HAL_SPI_Receive+0x64>
 800393c:	2302      	movs	r3, #2
 800393e:	e100      	b.n	8003b42 <HAL_SPI_Receive+0x266>
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003948:	f7fd fb88 	bl	800105c <HAL_GetTick>
 800394c:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d002      	beq.n	800395a <HAL_SPI_Receive+0x7e>
 8003954:	88fb      	ldrh	r3, [r7, #6]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d102      	bne.n	8003960 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800395e:	e0eb      	b.n	8003b38 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2204      	movs	r2, #4
 8003964:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	68ba      	ldr	r2, [r7, #8]
 8003972:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	88fa      	ldrh	r2, [r7, #6]
 8003978:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	88fa      	ldrh	r2, [r7, #6]
 8003980:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2200      	movs	r2, #0
 8003988:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039aa:	d908      	bls.n	80039be <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	685a      	ldr	r2, [r3, #4]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80039ba:	605a      	str	r2, [r3, #4]
 80039bc:	e007      	b.n	80039ce <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	685a      	ldr	r2, [r3, #4]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80039cc:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039d6:	d10f      	bne.n	80039f8 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039e6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80039f6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a02:	2b40      	cmp	r3, #64	@ 0x40
 8003a04:	d007      	beq.n	8003a16 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a14:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a1e:	d86f      	bhi.n	8003b00 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003a20:	e034      	b.n	8003a8c <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d117      	bne.n	8003a60 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f103 020c 	add.w	r2, r3, #12
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3c:	7812      	ldrb	r2, [r2, #0]
 8003a3e:	b2d2      	uxtb	r2, r2
 8003a40:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a46:	1c5a      	adds	r2, r3, #1
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	3b01      	subs	r3, #1
 8003a56:	b29a      	uxth	r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003a5e:	e015      	b.n	8003a8c <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a60:	f7fd fafc 	bl	800105c <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	683a      	ldr	r2, [r7, #0]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d803      	bhi.n	8003a78 <HAL_SPI_Receive+0x19c>
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a76:	d102      	bne.n	8003a7e <HAL_SPI_Receive+0x1a2>
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d106      	bne.n	8003a8c <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2201      	movs	r2, #1
 8003a86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003a8a:	e055      	b.n	8003b38 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d1c4      	bne.n	8003a22 <HAL_SPI_Receive+0x146>
 8003a98:	e038      	b.n	8003b0c <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f003 0301 	and.w	r3, r3, #1
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d115      	bne.n	8003ad4 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68da      	ldr	r2, [r3, #12]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab2:	b292      	uxth	r2, r2
 8003ab4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aba:	1c9a      	adds	r2, r3, #2
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	b29a      	uxth	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003ad2:	e015      	b.n	8003b00 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ad4:	f7fd fac2 	bl	800105c <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	683a      	ldr	r2, [r7, #0]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d803      	bhi.n	8003aec <HAL_SPI_Receive+0x210>
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aea:	d102      	bne.n	8003af2 <HAL_SPI_Receive+0x216>
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d106      	bne.n	8003b00 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2201      	movs	r2, #1
 8003afa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003afe:	e01b      	b.n	8003b38 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1c6      	bne.n	8003a9a <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	6839      	ldr	r1, [r7, #0]
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f000 fb5b 	bl	80041cc <SPI_EndRxTransaction>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d002      	beq.n	8003b22 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2220      	movs	r2, #32
 8003b20:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d002      	beq.n	8003b30 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	75fb      	strb	r3, [r7, #23]
 8003b2e:	e003      	b.n	8003b38 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003b40:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3718      	adds	r7, #24
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	b08a      	sub	sp, #40	@ 0x28
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	60f8      	str	r0, [r7, #12]
 8003b52:	60b9      	str	r1, [r7, #8]
 8003b54:	607a      	str	r2, [r7, #4]
 8003b56:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d101      	bne.n	8003b70 <HAL_SPI_TransmitReceive+0x26>
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	e20a      	b.n	8003f86 <HAL_SPI_TransmitReceive+0x43c>
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b78:	f7fd fa70 	bl	800105c <HAL_GetTick>
 8003b7c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003b84:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003b8c:	887b      	ldrh	r3, [r7, #2]
 8003b8e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003b90:	887b      	ldrh	r3, [r7, #2]
 8003b92:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003b94:	7efb      	ldrb	r3, [r7, #27]
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d00e      	beq.n	8003bb8 <HAL_SPI_TransmitReceive+0x6e>
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ba0:	d106      	bne.n	8003bb0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d102      	bne.n	8003bb0 <HAL_SPI_TransmitReceive+0x66>
 8003baa:	7efb      	ldrb	r3, [r7, #27]
 8003bac:	2b04      	cmp	r3, #4
 8003bae:	d003      	beq.n	8003bb8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003bb6:	e1e0      	b.n	8003f7a <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d005      	beq.n	8003bca <HAL_SPI_TransmitReceive+0x80>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d002      	beq.n	8003bca <HAL_SPI_TransmitReceive+0x80>
 8003bc4:	887b      	ldrh	r3, [r7, #2]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d103      	bne.n	8003bd2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003bd0:	e1d3      	b.n	8003f7a <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	d003      	beq.n	8003be6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2205      	movs	r2, #5
 8003be2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	887a      	ldrh	r2, [r7, #2]
 8003bf6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	887a      	ldrh	r2, [r7, #2]
 8003bfe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	68ba      	ldr	r2, [r7, #8]
 8003c06:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	887a      	ldrh	r2, [r7, #2]
 8003c0c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	887a      	ldrh	r2, [r7, #2]
 8003c12:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2200      	movs	r2, #0
 8003c18:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c28:	d802      	bhi.n	8003c30 <HAL_SPI_TransmitReceive+0xe6>
 8003c2a:	8a3b      	ldrh	r3, [r7, #16]
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d908      	bls.n	8003c42 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	685a      	ldr	r2, [r3, #4]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c3e:	605a      	str	r2, [r3, #4]
 8003c40:	e007      	b.n	8003c52 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003c50:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c5c:	2b40      	cmp	r3, #64	@ 0x40
 8003c5e:	d007      	beq.n	8003c70 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c78:	f240 8081 	bls.w	8003d7e <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d002      	beq.n	8003c8a <HAL_SPI_TransmitReceive+0x140>
 8003c84:	8a7b      	ldrh	r3, [r7, #18]
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d16d      	bne.n	8003d66 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c8e:	881a      	ldrh	r2, [r3, #0]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c9a:	1c9a      	adds	r2, r3, #2
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cae:	e05a      	b.n	8003d66 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d11b      	bne.n	8003cf6 <HAL_SPI_TransmitReceive+0x1ac>
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d016      	beq.n	8003cf6 <HAL_SPI_TransmitReceive+0x1ac>
 8003cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d113      	bne.n	8003cf6 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd2:	881a      	ldrh	r2, [r3, #0]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cde:	1c9a      	adds	r2, r3, #2
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	3b01      	subs	r3, #1
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f003 0301 	and.w	r3, r3, #1
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d11c      	bne.n	8003d3e <HAL_SPI_TransmitReceive+0x1f4>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d016      	beq.n	8003d3e <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	68da      	ldr	r2, [r3, #12]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1a:	b292      	uxth	r2, r2
 8003d1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d22:	1c9a      	adds	r2, r3, #2
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	3b01      	subs	r3, #1
 8003d32:	b29a      	uxth	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003d3e:	f7fd f98d 	bl	800105c <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d80b      	bhi.n	8003d66 <HAL_SPI_TransmitReceive+0x21c>
 8003d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d54:	d007      	beq.n	8003d66 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003d64:	e109      	b.n	8003f7a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d19f      	bne.n	8003cb0 <HAL_SPI_TransmitReceive+0x166>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d199      	bne.n	8003cb0 <HAL_SPI_TransmitReceive+0x166>
 8003d7c:	e0e3      	b.n	8003f46 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d003      	beq.n	8003d8e <HAL_SPI_TransmitReceive+0x244>
 8003d86:	8a7b      	ldrh	r3, [r7, #18]
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	f040 80cf 	bne.w	8003f2c <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d912      	bls.n	8003dbe <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9c:	881a      	ldrh	r2, [r3, #0]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da8:	1c9a      	adds	r2, r3, #2
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	3b02      	subs	r3, #2
 8003db6:	b29a      	uxth	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003dbc:	e0b6      	b.n	8003f2c <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	330c      	adds	r3, #12
 8003dc8:	7812      	ldrb	r2, [r2, #0]
 8003dca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dd0:	1c5a      	adds	r2, r3, #1
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003de4:	e0a2      	b.n	8003f2c <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d134      	bne.n	8003e5e <HAL_SPI_TransmitReceive+0x314>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d02f      	beq.n	8003e5e <HAL_SPI_TransmitReceive+0x314>
 8003dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d12c      	bne.n	8003e5e <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d912      	bls.n	8003e34 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e12:	881a      	ldrh	r2, [r3, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e1e:	1c9a      	adds	r2, r3, #2
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	3b02      	subs	r3, #2
 8003e2c:	b29a      	uxth	r2, r3
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e32:	e012      	b.n	8003e5a <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	330c      	adds	r3, #12
 8003e3e:	7812      	ldrb	r2, [r2, #0]
 8003e40:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e46:	1c5a      	adds	r2, r3, #1
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	3b01      	subs	r3, #1
 8003e54:	b29a      	uxth	r2, r3
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	f003 0301 	and.w	r3, r3, #1
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d148      	bne.n	8003efe <HAL_SPI_TransmitReceive+0x3b4>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d042      	beq.n	8003efe <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d923      	bls.n	8003ecc <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68da      	ldr	r2, [r3, #12]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8e:	b292      	uxth	r2, r2
 8003e90:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e96:	1c9a      	adds	r2, r3, #2
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	3b02      	subs	r3, #2
 8003ea6:	b29a      	uxth	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d81f      	bhi.n	8003efa <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003ec8:	605a      	str	r2, [r3, #4]
 8003eca:	e016      	b.n	8003efa <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f103 020c 	add.w	r2, r3, #12
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed8:	7812      	ldrb	r2, [r2, #0]
 8003eda:	b2d2      	uxtb	r2, r2
 8003edc:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee2:	1c5a      	adds	r2, r3, #1
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	3b01      	subs	r3, #1
 8003ef2:	b29a      	uxth	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003efa:	2301      	movs	r3, #1
 8003efc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003efe:	f7fd f8ad 	bl	800105c <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d803      	bhi.n	8003f16 <HAL_SPI_TransmitReceive+0x3cc>
 8003f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f14:	d102      	bne.n	8003f1c <HAL_SPI_TransmitReceive+0x3d2>
 8003f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d107      	bne.n	8003f2c <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003f2a:	e026      	b.n	8003f7a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f47f af57 	bne.w	8003de6 <HAL_SPI_TransmitReceive+0x29c>
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f47f af50 	bne.w	8003de6 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f46:	69fa      	ldr	r2, [r7, #28]
 8003f48:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003f4a:	68f8      	ldr	r0, [r7, #12]
 8003f4c:	f000 f9ba 	bl	80042c4 <SPI_EndRxTxTransaction>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d005      	beq.n	8003f62 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2220      	movs	r2, #32
 8003f60:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d003      	beq.n	8003f72 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f70:	e003      	b.n	8003f7a <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003f82:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3728      	adds	r7, #40	@ 0x28
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
	...

08003f90 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b088      	sub	sp, #32
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	603b      	str	r3, [r7, #0]
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003fa0:	f7fd f85c 	bl	800105c <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa8:	1a9b      	subs	r3, r3, r2
 8003faa:	683a      	ldr	r2, [r7, #0]
 8003fac:	4413      	add	r3, r2
 8003fae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003fb0:	f7fd f854 	bl	800105c <HAL_GetTick>
 8003fb4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003fb6:	4b39      	ldr	r3, [pc, #228]	@ (800409c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	015b      	lsls	r3, r3, #5
 8003fbc:	0d1b      	lsrs	r3, r3, #20
 8003fbe:	69fa      	ldr	r2, [r7, #28]
 8003fc0:	fb02 f303 	mul.w	r3, r2, r3
 8003fc4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fc6:	e054      	b.n	8004072 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fce:	d050      	beq.n	8004072 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003fd0:	f7fd f844 	bl	800105c <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	69fa      	ldr	r2, [r7, #28]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d902      	bls.n	8003fe6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d13d      	bne.n	8004062 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	685a      	ldr	r2, [r3, #4]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003ff4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ffe:	d111      	bne.n	8004024 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004008:	d004      	beq.n	8004014 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004012:	d107      	bne.n	8004024 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004022:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004028:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800402c:	d10f      	bne.n	800404e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800403c:	601a      	str	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800404c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e017      	b.n	8004092 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d101      	bne.n	800406c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004068:	2300      	movs	r3, #0
 800406a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	3b01      	subs	r3, #1
 8004070:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	689a      	ldr	r2, [r3, #8]
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	4013      	ands	r3, r2
 800407c:	68ba      	ldr	r2, [r7, #8]
 800407e:	429a      	cmp	r2, r3
 8004080:	bf0c      	ite	eq
 8004082:	2301      	moveq	r3, #1
 8004084:	2300      	movne	r3, #0
 8004086:	b2db      	uxtb	r3, r3
 8004088:	461a      	mov	r2, r3
 800408a:	79fb      	ldrb	r3, [r7, #7]
 800408c:	429a      	cmp	r2, r3
 800408e:	d19b      	bne.n	8003fc8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3720      	adds	r7, #32
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	20000070 	.word	0x20000070

080040a0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b08a      	sub	sp, #40	@ 0x28
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	607a      	str	r2, [r7, #4]
 80040ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80040ae:	2300      	movs	r3, #0
 80040b0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80040b2:	f7fc ffd3 	bl	800105c <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ba:	1a9b      	subs	r3, r3, r2
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	4413      	add	r3, r2
 80040c0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80040c2:	f7fc ffcb 	bl	800105c <HAL_GetTick>
 80040c6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	330c      	adds	r3, #12
 80040ce:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80040d0:	4b3d      	ldr	r3, [pc, #244]	@ (80041c8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	4613      	mov	r3, r2
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	4413      	add	r3, r2
 80040da:	00da      	lsls	r2, r3, #3
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	0d1b      	lsrs	r3, r3, #20
 80040e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040e2:	fb02 f303 	mul.w	r3, r2, r3
 80040e6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80040e8:	e060      	b.n	80041ac <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80040f0:	d107      	bne.n	8004102 <SPI_WaitFifoStateUntilTimeout+0x62>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d104      	bne.n	8004102 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004100:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004108:	d050      	beq.n	80041ac <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800410a:	f7fc ffa7 	bl	800105c <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	6a3b      	ldr	r3, [r7, #32]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004116:	429a      	cmp	r2, r3
 8004118:	d902      	bls.n	8004120 <SPI_WaitFifoStateUntilTimeout+0x80>
 800411a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800411c:	2b00      	cmp	r3, #0
 800411e:	d13d      	bne.n	800419c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	685a      	ldr	r2, [r3, #4]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800412e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004138:	d111      	bne.n	800415e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004142:	d004      	beq.n	800414e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800414c:	d107      	bne.n	800415e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800415c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004162:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004166:	d10f      	bne.n	8004188 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004176:	601a      	str	r2, [r3, #0]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004186:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004198:	2303      	movs	r3, #3
 800419a:	e010      	b.n	80041be <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80041a2:	2300      	movs	r3, #0
 80041a4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	3b01      	subs	r3, #1
 80041aa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	689a      	ldr	r2, [r3, #8]
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	4013      	ands	r3, r2
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d196      	bne.n	80040ea <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3728      	adds	r7, #40	@ 0x28
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	20000070 	.word	0x20000070

080041cc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b088      	sub	sp, #32
 80041d0:	af02      	add	r7, sp, #8
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	60b9      	str	r1, [r7, #8]
 80041d6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041e0:	d111      	bne.n	8004206 <SPI_EndRxTransaction+0x3a>
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041ea:	d004      	beq.n	80041f6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041f4:	d107      	bne.n	8004206 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004204:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800420e:	d112      	bne.n	8004236 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	9300      	str	r3, [sp, #0]
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	2200      	movs	r2, #0
 8004218:	2180      	movs	r1, #128	@ 0x80
 800421a:	68f8      	ldr	r0, [r7, #12]
 800421c:	f7ff feb8 	bl	8003f90 <SPI_WaitFlagStateUntilTimeout>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d021      	beq.n	800426a <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800422a:	f043 0220 	orr.w	r2, r3, #32
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e03d      	b.n	80042b2 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in s */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004236:	4b21      	ldr	r3, [pc, #132]	@ (80042bc <SPI_EndRxTransaction+0xf0>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a21      	ldr	r2, [pc, #132]	@ (80042c0 <SPI_EndRxTransaction+0xf4>)
 800423c:	fba2 2303 	umull	r2, r3, r2, r3
 8004240:	0d5b      	lsrs	r3, r3, #21
 8004242:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004246:	fb02 f303 	mul.w	r3, r2, r3
 800424a:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00a      	beq.n	8004268 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	3b01      	subs	r3, #1
 8004256:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004262:	2b80      	cmp	r3, #128	@ 0x80
 8004264:	d0f2      	beq.n	800424c <SPI_EndRxTransaction+0x80>
 8004266:	e000      	b.n	800426a <SPI_EndRxTransaction+0x9e>
        break;
 8004268:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004272:	d11d      	bne.n	80042b0 <SPI_EndRxTransaction+0xe4>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800427c:	d004      	beq.n	8004288 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004286:	d113      	bne.n	80042b0 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	9300      	str	r3, [sp, #0]
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	2200      	movs	r2, #0
 8004290:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f7ff ff03 	bl	80040a0 <SPI_WaitFifoStateUntilTimeout>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d007      	beq.n	80042b0 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042a4:	f043 0220 	orr.w	r2, r3, #32
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e000      	b.n	80042b2 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3718      	adds	r7, #24
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	20000070 	.word	0x20000070
 80042c0:	165e9f81 	.word	0x165e9f81

080042c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b088      	sub	sp, #32
 80042c8:	af02      	add	r7, sp, #8
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	9300      	str	r3, [sp, #0]
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80042dc:	68f8      	ldr	r0, [r7, #12]
 80042de:	f7ff fedf 	bl	80040a0 <SPI_WaitFifoStateUntilTimeout>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d007      	beq.n	80042f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042ec:	f043 0220 	orr.w	r2, r3, #32
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e046      	b.n	8004386 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80042f8:	4b25      	ldr	r3, [pc, #148]	@ (8004390 <SPI_EndRxTxTransaction+0xcc>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a25      	ldr	r2, [pc, #148]	@ (8004394 <SPI_EndRxTxTransaction+0xd0>)
 80042fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004302:	0d5b      	lsrs	r3, r3, #21
 8004304:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004308:	fb02 f303 	mul.w	r3, r2, r3
 800430c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004316:	d112      	bne.n	800433e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	9300      	str	r3, [sp, #0]
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	2200      	movs	r2, #0
 8004320:	2180      	movs	r1, #128	@ 0x80
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f7ff fe34 	bl	8003f90 <SPI_WaitFlagStateUntilTimeout>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d016      	beq.n	800435c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004332:	f043 0220 	orr.w	r2, r3, #32
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e023      	b.n	8004386 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d00a      	beq.n	800435a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	3b01      	subs	r3, #1
 8004348:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004354:	2b80      	cmp	r3, #128	@ 0x80
 8004356:	d0f2      	beq.n	800433e <SPI_EndRxTxTransaction+0x7a>
 8004358:	e000      	b.n	800435c <SPI_EndRxTxTransaction+0x98>
        break;
 800435a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	9300      	str	r3, [sp, #0]
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	2200      	movs	r2, #0
 8004364:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f7ff fe99 	bl	80040a0 <SPI_WaitFifoStateUntilTimeout>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d007      	beq.n	8004384 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004378:	f043 0220 	orr.w	r2, r3, #32
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e000      	b.n	8004386 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	3718      	adds	r7, #24
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	20000070 	.word	0x20000070
 8004394:	165e9f81 	.word	0x165e9f81

08004398 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d101      	bne.n	80043aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e049      	b.n	800443e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d106      	bne.n	80043c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f004 ffbe 	bl	8009340 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2202      	movs	r2, #2
 80043c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	3304      	adds	r3, #4
 80043d4:	4619      	mov	r1, r3
 80043d6:	4610      	mov	r0, r2
 80043d8:	f000 fd18 	bl	8004e0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	3708      	adds	r7, #8
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
	...

08004448 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004448:	b480      	push	{r7}
 800444a:	b085      	sub	sp, #20
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004456:	b2db      	uxtb	r3, r3
 8004458:	2b01      	cmp	r3, #1
 800445a:	d001      	beq.n	8004460 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e054      	b.n	800450a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2202      	movs	r2, #2
 8004464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	68da      	ldr	r2, [r3, #12]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f042 0201 	orr.w	r2, r2, #1
 8004476:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a26      	ldr	r2, [pc, #152]	@ (8004518 <HAL_TIM_Base_Start_IT+0xd0>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d022      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x80>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800448a:	d01d      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x80>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a22      	ldr	r2, [pc, #136]	@ (800451c <HAL_TIM_Base_Start_IT+0xd4>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d018      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x80>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a21      	ldr	r2, [pc, #132]	@ (8004520 <HAL_TIM_Base_Start_IT+0xd8>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d013      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x80>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a1f      	ldr	r2, [pc, #124]	@ (8004524 <HAL_TIM_Base_Start_IT+0xdc>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d00e      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x80>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a1e      	ldr	r2, [pc, #120]	@ (8004528 <HAL_TIM_Base_Start_IT+0xe0>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d009      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x80>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a1c      	ldr	r2, [pc, #112]	@ (800452c <HAL_TIM_Base_Start_IT+0xe4>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d004      	beq.n	80044c8 <HAL_TIM_Base_Start_IT+0x80>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a1b      	ldr	r2, [pc, #108]	@ (8004530 <HAL_TIM_Base_Start_IT+0xe8>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d115      	bne.n	80044f4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	689a      	ldr	r2, [r3, #8]
 80044ce:	4b19      	ldr	r3, [pc, #100]	@ (8004534 <HAL_TIM_Base_Start_IT+0xec>)
 80044d0:	4013      	ands	r3, r2
 80044d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2b06      	cmp	r3, #6
 80044d8:	d015      	beq.n	8004506 <HAL_TIM_Base_Start_IT+0xbe>
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044e0:	d011      	beq.n	8004506 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f042 0201 	orr.w	r2, r2, #1
 80044f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044f2:	e008      	b.n	8004506 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f042 0201 	orr.w	r2, r2, #1
 8004502:	601a      	str	r2, [r3, #0]
 8004504:	e000      	b.n	8004508 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004506:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3714      	adds	r7, #20
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	40010000 	.word	0x40010000
 800451c:	40000400 	.word	0x40000400
 8004520:	40000800 	.word	0x40000800
 8004524:	40000c00 	.word	0x40000c00
 8004528:	40010400 	.word	0x40010400
 800452c:	40014000 	.word	0x40014000
 8004530:	40001800 	.word	0x40001800
 8004534:	00010007 	.word	0x00010007

08004538 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d101      	bne.n	800454a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e049      	b.n	80045de <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	d106      	bne.n	8004564 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 f841 	bl	80045e6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2202      	movs	r2, #2
 8004568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	3304      	adds	r3, #4
 8004574:	4619      	mov	r1, r3
 8004576:	4610      	mov	r0, r2
 8004578:	f000 fc48 	bl	8004e0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3708      	adds	r7, #8
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80045e6:	b480      	push	{r7}
 80045e8:	b083      	sub	sp, #12
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80045ee:	bf00      	nop
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
	...

080045fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d109      	bne.n	8004620 <HAL_TIM_PWM_Start+0x24>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b01      	cmp	r3, #1
 8004616:	bf14      	ite	ne
 8004618:	2301      	movne	r3, #1
 800461a:	2300      	moveq	r3, #0
 800461c:	b2db      	uxtb	r3, r3
 800461e:	e03c      	b.n	800469a <HAL_TIM_PWM_Start+0x9e>
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	2b04      	cmp	r3, #4
 8004624:	d109      	bne.n	800463a <HAL_TIM_PWM_Start+0x3e>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800462c:	b2db      	uxtb	r3, r3
 800462e:	2b01      	cmp	r3, #1
 8004630:	bf14      	ite	ne
 8004632:	2301      	movne	r3, #1
 8004634:	2300      	moveq	r3, #0
 8004636:	b2db      	uxtb	r3, r3
 8004638:	e02f      	b.n	800469a <HAL_TIM_PWM_Start+0x9e>
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b08      	cmp	r3, #8
 800463e:	d109      	bne.n	8004654 <HAL_TIM_PWM_Start+0x58>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004646:	b2db      	uxtb	r3, r3
 8004648:	2b01      	cmp	r3, #1
 800464a:	bf14      	ite	ne
 800464c:	2301      	movne	r3, #1
 800464e:	2300      	moveq	r3, #0
 8004650:	b2db      	uxtb	r3, r3
 8004652:	e022      	b.n	800469a <HAL_TIM_PWM_Start+0x9e>
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	2b0c      	cmp	r3, #12
 8004658:	d109      	bne.n	800466e <HAL_TIM_PWM_Start+0x72>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b01      	cmp	r3, #1
 8004664:	bf14      	ite	ne
 8004666:	2301      	movne	r3, #1
 8004668:	2300      	moveq	r3, #0
 800466a:	b2db      	uxtb	r3, r3
 800466c:	e015      	b.n	800469a <HAL_TIM_PWM_Start+0x9e>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	2b10      	cmp	r3, #16
 8004672:	d109      	bne.n	8004688 <HAL_TIM_PWM_Start+0x8c>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800467a:	b2db      	uxtb	r3, r3
 800467c:	2b01      	cmp	r3, #1
 800467e:	bf14      	ite	ne
 8004680:	2301      	movne	r3, #1
 8004682:	2300      	moveq	r3, #0
 8004684:	b2db      	uxtb	r3, r3
 8004686:	e008      	b.n	800469a <HAL_TIM_PWM_Start+0x9e>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800468e:	b2db      	uxtb	r3, r3
 8004690:	2b01      	cmp	r3, #1
 8004692:	bf14      	ite	ne
 8004694:	2301      	movne	r3, #1
 8004696:	2300      	moveq	r3, #0
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d001      	beq.n	80046a2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e092      	b.n	80047c8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d104      	bne.n	80046b2 <HAL_TIM_PWM_Start+0xb6>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2202      	movs	r2, #2
 80046ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046b0:	e023      	b.n	80046fa <HAL_TIM_PWM_Start+0xfe>
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	2b04      	cmp	r3, #4
 80046b6:	d104      	bne.n	80046c2 <HAL_TIM_PWM_Start+0xc6>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2202      	movs	r2, #2
 80046bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046c0:	e01b      	b.n	80046fa <HAL_TIM_PWM_Start+0xfe>
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	2b08      	cmp	r3, #8
 80046c6:	d104      	bne.n	80046d2 <HAL_TIM_PWM_Start+0xd6>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046d0:	e013      	b.n	80046fa <HAL_TIM_PWM_Start+0xfe>
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	2b0c      	cmp	r3, #12
 80046d6:	d104      	bne.n	80046e2 <HAL_TIM_PWM_Start+0xe6>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2202      	movs	r2, #2
 80046dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80046e0:	e00b      	b.n	80046fa <HAL_TIM_PWM_Start+0xfe>
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	2b10      	cmp	r3, #16
 80046e6:	d104      	bne.n	80046f2 <HAL_TIM_PWM_Start+0xf6>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046f0:	e003      	b.n	80046fa <HAL_TIM_PWM_Start+0xfe>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2202      	movs	r2, #2
 80046f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2201      	movs	r2, #1
 8004700:	6839      	ldr	r1, [r7, #0]
 8004702:	4618      	mov	r0, r3
 8004704:	f000 ff26 	bl	8005554 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a30      	ldr	r2, [pc, #192]	@ (80047d0 <HAL_TIM_PWM_Start+0x1d4>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d004      	beq.n	800471c <HAL_TIM_PWM_Start+0x120>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a2f      	ldr	r2, [pc, #188]	@ (80047d4 <HAL_TIM_PWM_Start+0x1d8>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d101      	bne.n	8004720 <HAL_TIM_PWM_Start+0x124>
 800471c:	2301      	movs	r3, #1
 800471e:	e000      	b.n	8004722 <HAL_TIM_PWM_Start+0x126>
 8004720:	2300      	movs	r3, #0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d007      	beq.n	8004736 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004734:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a25      	ldr	r2, [pc, #148]	@ (80047d0 <HAL_TIM_PWM_Start+0x1d4>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d022      	beq.n	8004786 <HAL_TIM_PWM_Start+0x18a>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004748:	d01d      	beq.n	8004786 <HAL_TIM_PWM_Start+0x18a>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a22      	ldr	r2, [pc, #136]	@ (80047d8 <HAL_TIM_PWM_Start+0x1dc>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d018      	beq.n	8004786 <HAL_TIM_PWM_Start+0x18a>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a20      	ldr	r2, [pc, #128]	@ (80047dc <HAL_TIM_PWM_Start+0x1e0>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d013      	beq.n	8004786 <HAL_TIM_PWM_Start+0x18a>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a1f      	ldr	r2, [pc, #124]	@ (80047e0 <HAL_TIM_PWM_Start+0x1e4>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d00e      	beq.n	8004786 <HAL_TIM_PWM_Start+0x18a>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a19      	ldr	r2, [pc, #100]	@ (80047d4 <HAL_TIM_PWM_Start+0x1d8>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d009      	beq.n	8004786 <HAL_TIM_PWM_Start+0x18a>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a1b      	ldr	r2, [pc, #108]	@ (80047e4 <HAL_TIM_PWM_Start+0x1e8>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d004      	beq.n	8004786 <HAL_TIM_PWM_Start+0x18a>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a19      	ldr	r2, [pc, #100]	@ (80047e8 <HAL_TIM_PWM_Start+0x1ec>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d115      	bne.n	80047b2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	689a      	ldr	r2, [r3, #8]
 800478c:	4b17      	ldr	r3, [pc, #92]	@ (80047ec <HAL_TIM_PWM_Start+0x1f0>)
 800478e:	4013      	ands	r3, r2
 8004790:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2b06      	cmp	r3, #6
 8004796:	d015      	beq.n	80047c4 <HAL_TIM_PWM_Start+0x1c8>
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800479e:	d011      	beq.n	80047c4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f042 0201 	orr.w	r2, r2, #1
 80047ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047b0:	e008      	b.n	80047c4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f042 0201 	orr.w	r2, r2, #1
 80047c0:	601a      	str	r2, [r3, #0]
 80047c2:	e000      	b.n	80047c6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3710      	adds	r7, #16
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	40010000 	.word	0x40010000
 80047d4:	40010400 	.word	0x40010400
 80047d8:	40000400 	.word	0x40000400
 80047dc:	40000800 	.word	0x40000800
 80047e0:	40000c00 	.word	0x40000c00
 80047e4:	40014000 	.word	0x40014000
 80047e8:	40001800 	.word	0x40001800
 80047ec:	00010007 	.word	0x00010007

080047f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	691b      	ldr	r3, [r3, #16]
 8004806:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d020      	beq.n	8004854 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f003 0302 	and.w	r3, r3, #2
 8004818:	2b00      	cmp	r3, #0
 800481a:	d01b      	beq.n	8004854 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f06f 0202 	mvn.w	r2, #2
 8004824:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2201      	movs	r2, #1
 800482a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	699b      	ldr	r3, [r3, #24]
 8004832:	f003 0303 	and.w	r3, r3, #3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d003      	beq.n	8004842 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 fac8 	bl	8004dd0 <HAL_TIM_IC_CaptureCallback>
 8004840:	e005      	b.n	800484e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 faba 	bl	8004dbc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 facb 	bl	8004de4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	f003 0304 	and.w	r3, r3, #4
 800485a:	2b00      	cmp	r3, #0
 800485c:	d020      	beq.n	80048a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f003 0304 	and.w	r3, r3, #4
 8004864:	2b00      	cmp	r3, #0
 8004866:	d01b      	beq.n	80048a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f06f 0204 	mvn.w	r2, #4
 8004870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2202      	movs	r2, #2
 8004876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004882:	2b00      	cmp	r3, #0
 8004884:	d003      	beq.n	800488e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 faa2 	bl	8004dd0 <HAL_TIM_IC_CaptureCallback>
 800488c:	e005      	b.n	800489a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 fa94 	bl	8004dbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f000 faa5 	bl	8004de4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	f003 0308 	and.w	r3, r3, #8
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d020      	beq.n	80048ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f003 0308 	and.w	r3, r3, #8
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d01b      	beq.n	80048ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f06f 0208 	mvn.w	r2, #8
 80048bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2204      	movs	r2, #4
 80048c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	69db      	ldr	r3, [r3, #28]
 80048ca:	f003 0303 	and.w	r3, r3, #3
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d003      	beq.n	80048da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 fa7c 	bl	8004dd0 <HAL_TIM_IC_CaptureCallback>
 80048d8:	e005      	b.n	80048e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 fa6e 	bl	8004dbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 fa7f 	bl	8004de4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	f003 0310 	and.w	r3, r3, #16
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d020      	beq.n	8004938 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f003 0310 	and.w	r3, r3, #16
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d01b      	beq.n	8004938 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f06f 0210 	mvn.w	r2, #16
 8004908:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2208      	movs	r2, #8
 800490e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	69db      	ldr	r3, [r3, #28]
 8004916:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800491a:	2b00      	cmp	r3, #0
 800491c:	d003      	beq.n	8004926 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 fa56 	bl	8004dd0 <HAL_TIM_IC_CaptureCallback>
 8004924:	e005      	b.n	8004932 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 fa48 	bl	8004dbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f000 fa59 	bl	8004de4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b00      	cmp	r3, #0
 8004940:	d00c      	beq.n	800495c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f003 0301 	and.w	r3, r3, #1
 8004948:	2b00      	cmp	r3, #0
 800494a:	d007      	beq.n	800495c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f06f 0201 	mvn.w	r2, #1
 8004954:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f003 ff1c 	bl	8008794 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004962:	2b00      	cmp	r3, #0
 8004964:	d104      	bne.n	8004970 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800496c:	2b00      	cmp	r3, #0
 800496e:	d00c      	beq.n	800498a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004976:	2b00      	cmp	r3, #0
 8004978:	d007      	beq.n	800498a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004982:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f000 fea3 	bl	80056d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00c      	beq.n	80049ae <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800499a:	2b00      	cmp	r3, #0
 800499c:	d007      	beq.n	80049ae <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80049a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 fe9b 	bl	80056e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00c      	beq.n	80049d2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d007      	beq.n	80049d2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80049ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 fa13 	bl	8004df8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	f003 0320 	and.w	r3, r3, #32
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00c      	beq.n	80049f6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f003 0320 	and.w	r3, r3, #32
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d007      	beq.n	80049f6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f06f 0220 	mvn.w	r2, #32
 80049ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 fe63 	bl	80056bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049f6:	bf00      	nop
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
	...

08004a00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b086      	sub	sp, #24
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d101      	bne.n	8004a1e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004a1a:	2302      	movs	r3, #2
 8004a1c:	e0ff      	b.n	8004c1e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2201      	movs	r2, #1
 8004a22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2b14      	cmp	r3, #20
 8004a2a:	f200 80f0 	bhi.w	8004c0e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004a2e:	a201      	add	r2, pc, #4	@ (adr r2, 8004a34 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a34:	08004a89 	.word	0x08004a89
 8004a38:	08004c0f 	.word	0x08004c0f
 8004a3c:	08004c0f 	.word	0x08004c0f
 8004a40:	08004c0f 	.word	0x08004c0f
 8004a44:	08004ac9 	.word	0x08004ac9
 8004a48:	08004c0f 	.word	0x08004c0f
 8004a4c:	08004c0f 	.word	0x08004c0f
 8004a50:	08004c0f 	.word	0x08004c0f
 8004a54:	08004b0b 	.word	0x08004b0b
 8004a58:	08004c0f 	.word	0x08004c0f
 8004a5c:	08004c0f 	.word	0x08004c0f
 8004a60:	08004c0f 	.word	0x08004c0f
 8004a64:	08004b4b 	.word	0x08004b4b
 8004a68:	08004c0f 	.word	0x08004c0f
 8004a6c:	08004c0f 	.word	0x08004c0f
 8004a70:	08004c0f 	.word	0x08004c0f
 8004a74:	08004b8d 	.word	0x08004b8d
 8004a78:	08004c0f 	.word	0x08004c0f
 8004a7c:	08004c0f 	.word	0x08004c0f
 8004a80:	08004c0f 	.word	0x08004c0f
 8004a84:	08004bcd 	.word	0x08004bcd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68b9      	ldr	r1, [r7, #8]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f000 fa68 	bl	8004f64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	699a      	ldr	r2, [r3, #24]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f042 0208 	orr.w	r2, r2, #8
 8004aa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	699a      	ldr	r2, [r3, #24]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f022 0204 	bic.w	r2, r2, #4
 8004ab2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	6999      	ldr	r1, [r3, #24]
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	691a      	ldr	r2, [r3, #16]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	430a      	orrs	r2, r1
 8004ac4:	619a      	str	r2, [r3, #24]
      break;
 8004ac6:	e0a5      	b.n	8004c14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	68b9      	ldr	r1, [r7, #8]
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f000 faba 	bl	8005048 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	699a      	ldr	r2, [r3, #24]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ae2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	699a      	ldr	r2, [r3, #24]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004af2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	6999      	ldr	r1, [r3, #24]
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	691b      	ldr	r3, [r3, #16]
 8004afe:	021a      	lsls	r2, r3, #8
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	430a      	orrs	r2, r1
 8004b06:	619a      	str	r2, [r3, #24]
      break;
 8004b08:	e084      	b.n	8004c14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	68b9      	ldr	r1, [r7, #8]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f000 fb11 	bl	8005138 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	69da      	ldr	r2, [r3, #28]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f042 0208 	orr.w	r2, r2, #8
 8004b24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	69da      	ldr	r2, [r3, #28]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f022 0204 	bic.w	r2, r2, #4
 8004b34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	69d9      	ldr	r1, [r3, #28]
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	691a      	ldr	r2, [r3, #16]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	430a      	orrs	r2, r1
 8004b46:	61da      	str	r2, [r3, #28]
      break;
 8004b48:	e064      	b.n	8004c14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68b9      	ldr	r1, [r7, #8]
 8004b50:	4618      	mov	r0, r3
 8004b52:	f000 fb67 	bl	8005224 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	69da      	ldr	r2, [r3, #28]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	69da      	ldr	r2, [r3, #28]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	69d9      	ldr	r1, [r3, #28]
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	691b      	ldr	r3, [r3, #16]
 8004b80:	021a      	lsls	r2, r3, #8
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	430a      	orrs	r2, r1
 8004b88:	61da      	str	r2, [r3, #28]
      break;
 8004b8a:	e043      	b.n	8004c14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68b9      	ldr	r1, [r7, #8]
 8004b92:	4618      	mov	r0, r3
 8004b94:	f000 fb9e 	bl	80052d4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f042 0208 	orr.w	r2, r2, #8
 8004ba6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f022 0204 	bic.w	r2, r2, #4
 8004bb6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	691a      	ldr	r2, [r3, #16]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	430a      	orrs	r2, r1
 8004bc8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004bca:	e023      	b.n	8004c14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68b9      	ldr	r1, [r7, #8]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f000 fbd0 	bl	8005378 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004be6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bf6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	021a      	lsls	r2, r3, #8
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	430a      	orrs	r2, r1
 8004c0a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004c0c:	e002      	b.n	8004c14 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	75fb      	strb	r3, [r7, #23]
      break;
 8004c12:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3718      	adds	r7, #24
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop

08004c28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b084      	sub	sp, #16
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c32:	2300      	movs	r3, #0
 8004c34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d101      	bne.n	8004c44 <HAL_TIM_ConfigClockSource+0x1c>
 8004c40:	2302      	movs	r3, #2
 8004c42:	e0b4      	b.n	8004dae <HAL_TIM_ConfigClockSource+0x186>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2202      	movs	r2, #2
 8004c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c5c:	68ba      	ldr	r2, [r7, #8]
 8004c5e:	4b56      	ldr	r3, [pc, #344]	@ (8004db8 <HAL_TIM_ConfigClockSource+0x190>)
 8004c60:	4013      	ands	r3, r2
 8004c62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c7c:	d03e      	beq.n	8004cfc <HAL_TIM_ConfigClockSource+0xd4>
 8004c7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c82:	f200 8087 	bhi.w	8004d94 <HAL_TIM_ConfigClockSource+0x16c>
 8004c86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c8a:	f000 8086 	beq.w	8004d9a <HAL_TIM_ConfigClockSource+0x172>
 8004c8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c92:	d87f      	bhi.n	8004d94 <HAL_TIM_ConfigClockSource+0x16c>
 8004c94:	2b70      	cmp	r3, #112	@ 0x70
 8004c96:	d01a      	beq.n	8004cce <HAL_TIM_ConfigClockSource+0xa6>
 8004c98:	2b70      	cmp	r3, #112	@ 0x70
 8004c9a:	d87b      	bhi.n	8004d94 <HAL_TIM_ConfigClockSource+0x16c>
 8004c9c:	2b60      	cmp	r3, #96	@ 0x60
 8004c9e:	d050      	beq.n	8004d42 <HAL_TIM_ConfigClockSource+0x11a>
 8004ca0:	2b60      	cmp	r3, #96	@ 0x60
 8004ca2:	d877      	bhi.n	8004d94 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca4:	2b50      	cmp	r3, #80	@ 0x50
 8004ca6:	d03c      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0xfa>
 8004ca8:	2b50      	cmp	r3, #80	@ 0x50
 8004caa:	d873      	bhi.n	8004d94 <HAL_TIM_ConfigClockSource+0x16c>
 8004cac:	2b40      	cmp	r3, #64	@ 0x40
 8004cae:	d058      	beq.n	8004d62 <HAL_TIM_ConfigClockSource+0x13a>
 8004cb0:	2b40      	cmp	r3, #64	@ 0x40
 8004cb2:	d86f      	bhi.n	8004d94 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb4:	2b30      	cmp	r3, #48	@ 0x30
 8004cb6:	d064      	beq.n	8004d82 <HAL_TIM_ConfigClockSource+0x15a>
 8004cb8:	2b30      	cmp	r3, #48	@ 0x30
 8004cba:	d86b      	bhi.n	8004d94 <HAL_TIM_ConfigClockSource+0x16c>
 8004cbc:	2b20      	cmp	r3, #32
 8004cbe:	d060      	beq.n	8004d82 <HAL_TIM_ConfigClockSource+0x15a>
 8004cc0:	2b20      	cmp	r3, #32
 8004cc2:	d867      	bhi.n	8004d94 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d05c      	beq.n	8004d82 <HAL_TIM_ConfigClockSource+0x15a>
 8004cc8:	2b10      	cmp	r3, #16
 8004cca:	d05a      	beq.n	8004d82 <HAL_TIM_ConfigClockSource+0x15a>
 8004ccc:	e062      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cde:	f000 fc19 	bl	8005514 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004cf0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	68ba      	ldr	r2, [r7, #8]
 8004cf8:	609a      	str	r2, [r3, #8]
      break;
 8004cfa:	e04f      	b.n	8004d9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d0c:	f000 fc02 	bl	8005514 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	689a      	ldr	r2, [r3, #8]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d1e:	609a      	str	r2, [r3, #8]
      break;
 8004d20:	e03c      	b.n	8004d9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d2e:	461a      	mov	r2, r3
 8004d30:	f000 fb76 	bl	8005420 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2150      	movs	r1, #80	@ 0x50
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f000 fbcf 	bl	80054de <TIM_ITRx_SetConfig>
      break;
 8004d40:	e02c      	b.n	8004d9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d4e:	461a      	mov	r2, r3
 8004d50:	f000 fb95 	bl	800547e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	2160      	movs	r1, #96	@ 0x60
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f000 fbbf 	bl	80054de <TIM_ITRx_SetConfig>
      break;
 8004d60:	e01c      	b.n	8004d9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d6e:	461a      	mov	r2, r3
 8004d70:	f000 fb56 	bl	8005420 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2140      	movs	r1, #64	@ 0x40
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f000 fbaf 	bl	80054de <TIM_ITRx_SetConfig>
      break;
 8004d80:	e00c      	b.n	8004d9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	4610      	mov	r0, r2
 8004d8e:	f000 fba6 	bl	80054de <TIM_ITRx_SetConfig>
      break;
 8004d92:	e003      	b.n	8004d9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	73fb      	strb	r3, [r7, #15]
      break;
 8004d98:	e000      	b.n	8004d9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3710      	adds	r7, #16
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop
 8004db8:	fffeff88 	.word	0xfffeff88

08004dbc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b083      	sub	sp, #12
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dc4:	bf00      	nop
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr

08004dd0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004dd8:	bf00      	nop
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004dec:	bf00      	nop
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b085      	sub	sp, #20
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4a46      	ldr	r2, [pc, #280]	@ (8004f38 <TIM_Base_SetConfig+0x12c>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d013      	beq.n	8004e4c <TIM_Base_SetConfig+0x40>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e2a:	d00f      	beq.n	8004e4c <TIM_Base_SetConfig+0x40>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	4a43      	ldr	r2, [pc, #268]	@ (8004f3c <TIM_Base_SetConfig+0x130>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d00b      	beq.n	8004e4c <TIM_Base_SetConfig+0x40>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	4a42      	ldr	r2, [pc, #264]	@ (8004f40 <TIM_Base_SetConfig+0x134>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d007      	beq.n	8004e4c <TIM_Base_SetConfig+0x40>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a41      	ldr	r2, [pc, #260]	@ (8004f44 <TIM_Base_SetConfig+0x138>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d003      	beq.n	8004e4c <TIM_Base_SetConfig+0x40>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a40      	ldr	r2, [pc, #256]	@ (8004f48 <TIM_Base_SetConfig+0x13c>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d108      	bne.n	8004e5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a35      	ldr	r2, [pc, #212]	@ (8004f38 <TIM_Base_SetConfig+0x12c>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d02b      	beq.n	8004ebe <TIM_Base_SetConfig+0xb2>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e6c:	d027      	beq.n	8004ebe <TIM_Base_SetConfig+0xb2>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a32      	ldr	r2, [pc, #200]	@ (8004f3c <TIM_Base_SetConfig+0x130>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d023      	beq.n	8004ebe <TIM_Base_SetConfig+0xb2>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a31      	ldr	r2, [pc, #196]	@ (8004f40 <TIM_Base_SetConfig+0x134>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d01f      	beq.n	8004ebe <TIM_Base_SetConfig+0xb2>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a30      	ldr	r2, [pc, #192]	@ (8004f44 <TIM_Base_SetConfig+0x138>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d01b      	beq.n	8004ebe <TIM_Base_SetConfig+0xb2>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a2f      	ldr	r2, [pc, #188]	@ (8004f48 <TIM_Base_SetConfig+0x13c>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d017      	beq.n	8004ebe <TIM_Base_SetConfig+0xb2>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a2e      	ldr	r2, [pc, #184]	@ (8004f4c <TIM_Base_SetConfig+0x140>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d013      	beq.n	8004ebe <TIM_Base_SetConfig+0xb2>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a2d      	ldr	r2, [pc, #180]	@ (8004f50 <TIM_Base_SetConfig+0x144>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d00f      	beq.n	8004ebe <TIM_Base_SetConfig+0xb2>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a2c      	ldr	r2, [pc, #176]	@ (8004f54 <TIM_Base_SetConfig+0x148>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d00b      	beq.n	8004ebe <TIM_Base_SetConfig+0xb2>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a2b      	ldr	r2, [pc, #172]	@ (8004f58 <TIM_Base_SetConfig+0x14c>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d007      	beq.n	8004ebe <TIM_Base_SetConfig+0xb2>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a2a      	ldr	r2, [pc, #168]	@ (8004f5c <TIM_Base_SetConfig+0x150>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d003      	beq.n	8004ebe <TIM_Base_SetConfig+0xb2>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4a29      	ldr	r2, [pc, #164]	@ (8004f60 <TIM_Base_SetConfig+0x154>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d108      	bne.n	8004ed0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ec4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	68fa      	ldr	r2, [r7, #12]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	695b      	ldr	r3, [r3, #20]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	68fa      	ldr	r2, [r7, #12]
 8004ee2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	689a      	ldr	r2, [r3, #8]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a10      	ldr	r2, [pc, #64]	@ (8004f38 <TIM_Base_SetConfig+0x12c>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d003      	beq.n	8004f04 <TIM_Base_SetConfig+0xf8>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a12      	ldr	r2, [pc, #72]	@ (8004f48 <TIM_Base_SetConfig+0x13c>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d103      	bne.n	8004f0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	691a      	ldr	r2, [r3, #16]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	f003 0301 	and.w	r3, r3, #1
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d105      	bne.n	8004f2a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	f023 0201 	bic.w	r2, r3, #1
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	611a      	str	r2, [r3, #16]
  }
}
 8004f2a:	bf00      	nop
 8004f2c:	3714      	adds	r7, #20
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	40010000 	.word	0x40010000
 8004f3c:	40000400 	.word	0x40000400
 8004f40:	40000800 	.word	0x40000800
 8004f44:	40000c00 	.word	0x40000c00
 8004f48:	40010400 	.word	0x40010400
 8004f4c:	40014000 	.word	0x40014000
 8004f50:	40014400 	.word	0x40014400
 8004f54:	40014800 	.word	0x40014800
 8004f58:	40001800 	.word	0x40001800
 8004f5c:	40001c00 	.word	0x40001c00
 8004f60:	40002000 	.word	0x40002000

08004f64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b087      	sub	sp, #28
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a1b      	ldr	r3, [r3, #32]
 8004f72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a1b      	ldr	r3, [r3, #32]
 8004f78:	f023 0201 	bic.w	r2, r3, #1
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	4b2b      	ldr	r3, [pc, #172]	@ (800503c <TIM_OC1_SetConfig+0xd8>)
 8004f90:	4013      	ands	r3, r2
 8004f92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f023 0303 	bic.w	r3, r3, #3
 8004f9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	68fa      	ldr	r2, [r7, #12]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	f023 0302 	bic.w	r3, r3, #2
 8004fac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	697a      	ldr	r2, [r7, #20]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a21      	ldr	r2, [pc, #132]	@ (8005040 <TIM_OC1_SetConfig+0xdc>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d003      	beq.n	8004fc8 <TIM_OC1_SetConfig+0x64>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	4a20      	ldr	r2, [pc, #128]	@ (8005044 <TIM_OC1_SetConfig+0xe0>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d10c      	bne.n	8004fe2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	f023 0308 	bic.w	r3, r3, #8
 8004fce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	f023 0304 	bic.w	r3, r3, #4
 8004fe0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a16      	ldr	r2, [pc, #88]	@ (8005040 <TIM_OC1_SetConfig+0xdc>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d003      	beq.n	8004ff2 <TIM_OC1_SetConfig+0x8e>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a15      	ldr	r2, [pc, #84]	@ (8005044 <TIM_OC1_SetConfig+0xe0>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d111      	bne.n	8005016 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ff8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005000:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	693a      	ldr	r2, [r7, #16]
 8005008:	4313      	orrs	r3, r2
 800500a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	699b      	ldr	r3, [r3, #24]
 8005010:	693a      	ldr	r2, [r7, #16]
 8005012:	4313      	orrs	r3, r2
 8005014:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	68fa      	ldr	r2, [r7, #12]
 8005020:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	685a      	ldr	r2, [r3, #4]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	697a      	ldr	r2, [r7, #20]
 800502e:	621a      	str	r2, [r3, #32]
}
 8005030:	bf00      	nop
 8005032:	371c      	adds	r7, #28
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr
 800503c:	fffeff8f 	.word	0xfffeff8f
 8005040:	40010000 	.word	0x40010000
 8005044:	40010400 	.word	0x40010400

08005048 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005048:	b480      	push	{r7}
 800504a:	b087      	sub	sp, #28
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6a1b      	ldr	r3, [r3, #32]
 800505c:	f023 0210 	bic.w	r2, r3, #16
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	699b      	ldr	r3, [r3, #24]
 800506e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005070:	68fa      	ldr	r2, [r7, #12]
 8005072:	4b2e      	ldr	r3, [pc, #184]	@ (800512c <TIM_OC2_SetConfig+0xe4>)
 8005074:	4013      	ands	r3, r2
 8005076:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800507e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	021b      	lsls	r3, r3, #8
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	4313      	orrs	r3, r2
 800508a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	f023 0320 	bic.w	r3, r3, #32
 8005092:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	011b      	lsls	r3, r3, #4
 800509a:	697a      	ldr	r2, [r7, #20]
 800509c:	4313      	orrs	r3, r2
 800509e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4a23      	ldr	r2, [pc, #140]	@ (8005130 <TIM_OC2_SetConfig+0xe8>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d003      	beq.n	80050b0 <TIM_OC2_SetConfig+0x68>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4a22      	ldr	r2, [pc, #136]	@ (8005134 <TIM_OC2_SetConfig+0xec>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d10d      	bne.n	80050cc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	011b      	lsls	r3, r3, #4
 80050be:	697a      	ldr	r2, [r7, #20]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4a18      	ldr	r2, [pc, #96]	@ (8005130 <TIM_OC2_SetConfig+0xe8>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d003      	beq.n	80050dc <TIM_OC2_SetConfig+0x94>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a17      	ldr	r2, [pc, #92]	@ (8005134 <TIM_OC2_SetConfig+0xec>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d113      	bne.n	8005104 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	695b      	ldr	r3, [r3, #20]
 80050f0:	009b      	lsls	r3, r3, #2
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	4313      	orrs	r3, r2
 8005102:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	693a      	ldr	r2, [r7, #16]
 8005108:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	68fa      	ldr	r2, [r7, #12]
 800510e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	685a      	ldr	r2, [r3, #4]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	697a      	ldr	r2, [r7, #20]
 800511c:	621a      	str	r2, [r3, #32]
}
 800511e:	bf00      	nop
 8005120:	371c      	adds	r7, #28
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	feff8fff 	.word	0xfeff8fff
 8005130:	40010000 	.word	0x40010000
 8005134:	40010400 	.word	0x40010400

08005138 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005138:	b480      	push	{r7}
 800513a:	b087      	sub	sp, #28
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a1b      	ldr	r3, [r3, #32]
 8005146:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a1b      	ldr	r3, [r3, #32]
 800514c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	69db      	ldr	r3, [r3, #28]
 800515e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	4b2d      	ldr	r3, [pc, #180]	@ (8005218 <TIM_OC3_SetConfig+0xe0>)
 8005164:	4013      	ands	r3, r2
 8005166:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f023 0303 	bic.w	r3, r3, #3
 800516e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	68fa      	ldr	r2, [r7, #12]
 8005176:	4313      	orrs	r3, r2
 8005178:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005180:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	021b      	lsls	r3, r3, #8
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	4313      	orrs	r3, r2
 800518c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a22      	ldr	r2, [pc, #136]	@ (800521c <TIM_OC3_SetConfig+0xe4>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d003      	beq.n	800519e <TIM_OC3_SetConfig+0x66>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a21      	ldr	r2, [pc, #132]	@ (8005220 <TIM_OC3_SetConfig+0xe8>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d10d      	bne.n	80051ba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80051a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	021b      	lsls	r3, r3, #8
 80051ac:	697a      	ldr	r2, [r7, #20]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80051b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a17      	ldr	r2, [pc, #92]	@ (800521c <TIM_OC3_SetConfig+0xe4>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d003      	beq.n	80051ca <TIM_OC3_SetConfig+0x92>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a16      	ldr	r2, [pc, #88]	@ (8005220 <TIM_OC3_SetConfig+0xe8>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d113      	bne.n	80051f2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	011b      	lsls	r3, r3, #4
 80051e0:	693a      	ldr	r2, [r7, #16]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	011b      	lsls	r3, r3, #4
 80051ec:	693a      	ldr	r2, [r7, #16]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	693a      	ldr	r2, [r7, #16]
 80051f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	685a      	ldr	r2, [r3, #4]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	697a      	ldr	r2, [r7, #20]
 800520a:	621a      	str	r2, [r3, #32]
}
 800520c:	bf00      	nop
 800520e:	371c      	adds	r7, #28
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr
 8005218:	fffeff8f 	.word	0xfffeff8f
 800521c:	40010000 	.word	0x40010000
 8005220:	40010400 	.word	0x40010400

08005224 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005224:	b480      	push	{r7}
 8005226:	b087      	sub	sp, #28
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6a1b      	ldr	r3, [r3, #32]
 8005238:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	69db      	ldr	r3, [r3, #28]
 800524a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800524c:	68fa      	ldr	r2, [r7, #12]
 800524e:	4b1e      	ldr	r3, [pc, #120]	@ (80052c8 <TIM_OC4_SetConfig+0xa4>)
 8005250:	4013      	ands	r3, r2
 8005252:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800525a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	021b      	lsls	r3, r3, #8
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	4313      	orrs	r3, r2
 8005266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800526e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	031b      	lsls	r3, r3, #12
 8005276:	693a      	ldr	r2, [r7, #16]
 8005278:	4313      	orrs	r3, r2
 800527a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a13      	ldr	r2, [pc, #76]	@ (80052cc <TIM_OC4_SetConfig+0xa8>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d003      	beq.n	800528c <TIM_OC4_SetConfig+0x68>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a12      	ldr	r2, [pc, #72]	@ (80052d0 <TIM_OC4_SetConfig+0xac>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d109      	bne.n	80052a0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005292:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	695b      	ldr	r3, [r3, #20]
 8005298:	019b      	lsls	r3, r3, #6
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	4313      	orrs	r3, r2
 800529e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	68fa      	ldr	r2, [r7, #12]
 80052aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	621a      	str	r2, [r3, #32]
}
 80052ba:	bf00      	nop
 80052bc:	371c      	adds	r7, #28
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop
 80052c8:	feff8fff 	.word	0xfeff8fff
 80052cc:	40010000 	.word	0x40010000
 80052d0:	40010400 	.word	0x40010400

080052d4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b087      	sub	sp, #28
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a1b      	ldr	r3, [r3, #32]
 80052e2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6a1b      	ldr	r3, [r3, #32]
 80052e8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80052fc:	68fa      	ldr	r2, [r7, #12]
 80052fe:	4b1b      	ldr	r3, [pc, #108]	@ (800536c <TIM_OC5_SetConfig+0x98>)
 8005300:	4013      	ands	r3, r2
 8005302:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	68fa      	ldr	r2, [r7, #12]
 800530a:	4313      	orrs	r3, r2
 800530c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005314:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	041b      	lsls	r3, r3, #16
 800531c:	693a      	ldr	r2, [r7, #16]
 800531e:	4313      	orrs	r3, r2
 8005320:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a12      	ldr	r2, [pc, #72]	@ (8005370 <TIM_OC5_SetConfig+0x9c>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d003      	beq.n	8005332 <TIM_OC5_SetConfig+0x5e>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a11      	ldr	r2, [pc, #68]	@ (8005374 <TIM_OC5_SetConfig+0xa0>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d109      	bne.n	8005346 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005338:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	021b      	lsls	r3, r3, #8
 8005340:	697a      	ldr	r2, [r7, #20]
 8005342:	4313      	orrs	r3, r2
 8005344:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	697a      	ldr	r2, [r7, #20]
 800534a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	685a      	ldr	r2, [r3, #4]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	621a      	str	r2, [r3, #32]
}
 8005360:	bf00      	nop
 8005362:	371c      	adds	r7, #28
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr
 800536c:	fffeff8f 	.word	0xfffeff8f
 8005370:	40010000 	.word	0x40010000
 8005374:	40010400 	.word	0x40010400

08005378 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005378:	b480      	push	{r7}
 800537a:	b087      	sub	sp, #28
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a1b      	ldr	r3, [r3, #32]
 8005386:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6a1b      	ldr	r3, [r3, #32]
 800538c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800539e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	4b1c      	ldr	r3, [pc, #112]	@ (8005414 <TIM_OC6_SetConfig+0x9c>)
 80053a4:	4013      	ands	r3, r2
 80053a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	021b      	lsls	r3, r3, #8
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80053ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	051b      	lsls	r3, r3, #20
 80053c2:	693a      	ldr	r2, [r7, #16]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a13      	ldr	r2, [pc, #76]	@ (8005418 <TIM_OC6_SetConfig+0xa0>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d003      	beq.n	80053d8 <TIM_OC6_SetConfig+0x60>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a12      	ldr	r2, [pc, #72]	@ (800541c <TIM_OC6_SetConfig+0xa4>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d109      	bne.n	80053ec <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	695b      	ldr	r3, [r3, #20]
 80053e4:	029b      	lsls	r3, r3, #10
 80053e6:	697a      	ldr	r2, [r7, #20]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	697a      	ldr	r2, [r7, #20]
 80053f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	693a      	ldr	r2, [r7, #16]
 8005404:	621a      	str	r2, [r3, #32]
}
 8005406:	bf00      	nop
 8005408:	371c      	adds	r7, #28
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	feff8fff 	.word	0xfeff8fff
 8005418:	40010000 	.word	0x40010000
 800541c:	40010400 	.word	0x40010400

08005420 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005420:	b480      	push	{r7}
 8005422:	b087      	sub	sp, #28
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6a1b      	ldr	r3, [r3, #32]
 8005430:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6a1b      	ldr	r3, [r3, #32]
 8005436:	f023 0201 	bic.w	r2, r3, #1
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800544a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	011b      	lsls	r3, r3, #4
 8005450:	693a      	ldr	r2, [r7, #16]
 8005452:	4313      	orrs	r3, r2
 8005454:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	f023 030a 	bic.w	r3, r3, #10
 800545c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800545e:	697a      	ldr	r2, [r7, #20]
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	4313      	orrs	r3, r2
 8005464:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	697a      	ldr	r2, [r7, #20]
 8005470:	621a      	str	r2, [r3, #32]
}
 8005472:	bf00      	nop
 8005474:	371c      	adds	r7, #28
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr

0800547e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800547e:	b480      	push	{r7}
 8005480:	b087      	sub	sp, #28
 8005482:	af00      	add	r7, sp, #0
 8005484:	60f8      	str	r0, [r7, #12]
 8005486:	60b9      	str	r1, [r7, #8]
 8005488:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6a1b      	ldr	r3, [r3, #32]
 800548e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6a1b      	ldr	r3, [r3, #32]
 8005494:	f023 0210 	bic.w	r2, r3, #16
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	699b      	ldr	r3, [r3, #24]
 80054a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80054a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	031b      	lsls	r3, r3, #12
 80054ae:	693a      	ldr	r2, [r7, #16]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80054ba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	011b      	lsls	r3, r3, #4
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	697a      	ldr	r2, [r7, #20]
 80054d0:	621a      	str	r2, [r3, #32]
}
 80054d2:	bf00      	nop
 80054d4:	371c      	adds	r7, #28
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr

080054de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054de:	b480      	push	{r7}
 80054e0:	b085      	sub	sp, #20
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
 80054e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	f043 0307 	orr.w	r3, r3, #7
 8005500:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68fa      	ldr	r2, [r7, #12]
 8005506:	609a      	str	r2, [r3, #8]
}
 8005508:	bf00      	nop
 800550a:	3714      	adds	r7, #20
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr

08005514 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005514:	b480      	push	{r7}
 8005516:	b087      	sub	sp, #28
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
 8005520:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800552e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	021a      	lsls	r2, r3, #8
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	431a      	orrs	r2, r3
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	4313      	orrs	r3, r2
 800553c:	697a      	ldr	r2, [r7, #20]
 800553e:	4313      	orrs	r3, r2
 8005540:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	697a      	ldr	r2, [r7, #20]
 8005546:	609a      	str	r2, [r3, #8]
}
 8005548:	bf00      	nop
 800554a:	371c      	adds	r7, #28
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005554:	b480      	push	{r7}
 8005556:	b087      	sub	sp, #28
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	f003 031f 	and.w	r3, r3, #31
 8005566:	2201      	movs	r2, #1
 8005568:	fa02 f303 	lsl.w	r3, r2, r3
 800556c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6a1a      	ldr	r2, [r3, #32]
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	43db      	mvns	r3, r3
 8005576:	401a      	ands	r2, r3
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6a1a      	ldr	r2, [r3, #32]
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	f003 031f 	and.w	r3, r3, #31
 8005586:	6879      	ldr	r1, [r7, #4]
 8005588:	fa01 f303 	lsl.w	r3, r1, r3
 800558c:	431a      	orrs	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	621a      	str	r2, [r3, #32]
}
 8005592:	bf00      	nop
 8005594:	371c      	adds	r7, #28
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr
	...

080055a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b085      	sub	sp, #20
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d101      	bne.n	80055b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055b4:	2302      	movs	r3, #2
 80055b6:	e06d      	b.n	8005694 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2202      	movs	r2, #2
 80055c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a30      	ldr	r2, [pc, #192]	@ (80056a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d004      	beq.n	80055ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a2f      	ldr	r2, [pc, #188]	@ (80056a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d108      	bne.n	80055fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80055f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005604:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	4313      	orrs	r3, r2
 800560e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	68fa      	ldr	r2, [r7, #12]
 8005616:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a20      	ldr	r2, [pc, #128]	@ (80056a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d022      	beq.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800562a:	d01d      	beq.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a1d      	ldr	r2, [pc, #116]	@ (80056a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d018      	beq.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a1c      	ldr	r2, [pc, #112]	@ (80056ac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d013      	beq.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a1a      	ldr	r2, [pc, #104]	@ (80056b0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d00e      	beq.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a15      	ldr	r2, [pc, #84]	@ (80056a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d009      	beq.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a16      	ldr	r2, [pc, #88]	@ (80056b4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d004      	beq.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a15      	ldr	r2, [pc, #84]	@ (80056b8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d10c      	bne.n	8005682 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800566e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	68ba      	ldr	r2, [r7, #8]
 8005676:	4313      	orrs	r3, r2
 8005678:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	68ba      	ldr	r2, [r7, #8]
 8005680:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2201      	movs	r2, #1
 8005686:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr
 80056a0:	40010000 	.word	0x40010000
 80056a4:	40010400 	.word	0x40010400
 80056a8:	40000400 	.word	0x40000400
 80056ac:	40000800 	.word	0x40000800
 80056b0:	40000c00 	.word	0x40000c00
 80056b4:	40014000 	.word	0x40014000
 80056b8:	40001800 	.word	0x40001800

080056bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80056c4:	bf00      	nop
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr

080056d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80056d8:	bf00      	nop
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80056ec:	bf00      	nop
 80056ee:	370c      	adds	r7, #12
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr

080056f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b082      	sub	sp, #8
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d101      	bne.n	800570a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e040      	b.n	800578c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800570e:	2b00      	cmp	r3, #0
 8005710:	d106      	bne.n	8005720 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f003 fe80 	bl	8009420 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2224      	movs	r2, #36	@ 0x24
 8005724:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f022 0201 	bic.w	r2, r2, #1
 8005734:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573a:	2b00      	cmp	r3, #0
 800573c:	d002      	beq.n	8005744 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 fe4c 	bl	80063dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 fbe5 	bl	8005f14 <UART_SetConfig>
 800574a:	4603      	mov	r3, r0
 800574c:	2b01      	cmp	r3, #1
 800574e:	d101      	bne.n	8005754 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	e01b      	b.n	800578c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	685a      	ldr	r2, [r3, #4]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005762:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	689a      	ldr	r2, [r3, #8]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005772:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f042 0201 	orr.w	r2, r2, #1
 8005782:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 fecb 	bl	8006520 <UART_CheckIdleState>
 800578a:	4603      	mov	r3, r0
}
 800578c:	4618      	mov	r0, r3
 800578e:	3708      	adds	r7, #8
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b08a      	sub	sp, #40	@ 0x28
 8005798:	af02      	add	r7, sp, #8
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	60b9      	str	r1, [r7, #8]
 800579e:	603b      	str	r3, [r7, #0]
 80057a0:	4613      	mov	r3, r2
 80057a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80057a8:	2b20      	cmp	r3, #32
 80057aa:	d177      	bne.n	800589c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d002      	beq.n	80057b8 <HAL_UART_Transmit+0x24>
 80057b2:	88fb      	ldrh	r3, [r7, #6]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d101      	bne.n	80057bc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e070      	b.n	800589e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2221      	movs	r2, #33	@ 0x21
 80057c8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057ca:	f7fb fc47 	bl	800105c <HAL_GetTick>
 80057ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	88fa      	ldrh	r2, [r7, #6]
 80057d4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	88fa      	ldrh	r2, [r7, #6]
 80057dc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057e8:	d108      	bne.n	80057fc <HAL_UART_Transmit+0x68>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d104      	bne.n	80057fc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80057f2:	2300      	movs	r3, #0
 80057f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	61bb      	str	r3, [r7, #24]
 80057fa:	e003      	b.n	8005804 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005800:	2300      	movs	r3, #0
 8005802:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005804:	e02f      	b.n	8005866 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	9300      	str	r3, [sp, #0]
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	2200      	movs	r2, #0
 800580e:	2180      	movs	r1, #128	@ 0x80
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f000 fedc 	bl	80065ce <UART_WaitOnFlagUntilTimeout>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d004      	beq.n	8005826 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2220      	movs	r2, #32
 8005820:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005822:	2303      	movs	r3, #3
 8005824:	e03b      	b.n	800589e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005826:	69fb      	ldr	r3, [r7, #28]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10b      	bne.n	8005844 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	881b      	ldrh	r3, [r3, #0]
 8005830:	461a      	mov	r2, r3
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800583a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800583c:	69bb      	ldr	r3, [r7, #24]
 800583e:	3302      	adds	r3, #2
 8005840:	61bb      	str	r3, [r7, #24]
 8005842:	e007      	b.n	8005854 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005844:	69fb      	ldr	r3, [r7, #28]
 8005846:	781a      	ldrb	r2, [r3, #0]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	3301      	adds	r3, #1
 8005852:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800585a:	b29b      	uxth	r3, r3
 800585c:	3b01      	subs	r3, #1
 800585e:	b29a      	uxth	r2, r3
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800586c:	b29b      	uxth	r3, r3
 800586e:	2b00      	cmp	r3, #0
 8005870:	d1c9      	bne.n	8005806 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	9300      	str	r3, [sp, #0]
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	2200      	movs	r2, #0
 800587a:	2140      	movs	r1, #64	@ 0x40
 800587c:	68f8      	ldr	r0, [r7, #12]
 800587e:	f000 fea6 	bl	80065ce <UART_WaitOnFlagUntilTimeout>
 8005882:	4603      	mov	r3, r0
 8005884:	2b00      	cmp	r3, #0
 8005886:	d004      	beq.n	8005892 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2220      	movs	r2, #32
 800588c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e005      	b.n	800589e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2220      	movs	r2, #32
 8005896:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005898:	2300      	movs	r3, #0
 800589a:	e000      	b.n	800589e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800589c:	2302      	movs	r3, #2
  }
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3720      	adds	r7, #32
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b08a      	sub	sp, #40	@ 0x28
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	60f8      	str	r0, [r7, #12]
 80058ae:	60b9      	str	r1, [r7, #8]
 80058b0:	4613      	mov	r3, r2
 80058b2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058ba:	2b20      	cmp	r3, #32
 80058bc:	d132      	bne.n	8005924 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d002      	beq.n	80058ca <HAL_UART_Receive_IT+0x24>
 80058c4:	88fb      	ldrh	r3, [r7, #6]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d101      	bne.n	80058ce <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e02b      	b.n	8005926 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d018      	beq.n	8005914 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	e853 3f00 	ldrex	r3, [r3]
 80058ee:	613b      	str	r3, [r7, #16]
   return(result);
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80058f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	461a      	mov	r2, r3
 80058fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005900:	623b      	str	r3, [r7, #32]
 8005902:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005904:	69f9      	ldr	r1, [r7, #28]
 8005906:	6a3a      	ldr	r2, [r7, #32]
 8005908:	e841 2300 	strex	r3, r2, [r1]
 800590c:	61bb      	str	r3, [r7, #24]
   return(result);
 800590e:	69bb      	ldr	r3, [r7, #24]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1e6      	bne.n	80058e2 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005914:	88fb      	ldrh	r3, [r7, #6]
 8005916:	461a      	mov	r2, r3
 8005918:	68b9      	ldr	r1, [r7, #8]
 800591a:	68f8      	ldr	r0, [r7, #12]
 800591c:	f000 fec4 	bl	80066a8 <UART_Start_Receive_IT>
 8005920:	4603      	mov	r3, r0
 8005922:	e000      	b.n	8005926 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8005924:	2302      	movs	r3, #2
  }
}
 8005926:	4618      	mov	r0, r3
 8005928:	3728      	adds	r7, #40	@ 0x28
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
	...

08005930 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b0ba      	sub	sp, #232	@ 0xe8
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	69db      	ldr	r3, [r3, #28]
 800593e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005956:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800595a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800595e:	4013      	ands	r3, r2
 8005960:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005964:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005968:	2b00      	cmp	r3, #0
 800596a:	d115      	bne.n	8005998 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800596c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005970:	f003 0320 	and.w	r3, r3, #32
 8005974:	2b00      	cmp	r3, #0
 8005976:	d00f      	beq.n	8005998 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800597c:	f003 0320 	and.w	r3, r3, #32
 8005980:	2b00      	cmp	r3, #0
 8005982:	d009      	beq.n	8005998 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005988:	2b00      	cmp	r3, #0
 800598a:	f000 8297 	beq.w	8005ebc <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	4798      	blx	r3
      }
      return;
 8005996:	e291      	b.n	8005ebc <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005998:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800599c:	2b00      	cmp	r3, #0
 800599e:	f000 8117 	beq.w	8005bd0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80059a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059a6:	f003 0301 	and.w	r3, r3, #1
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d106      	bne.n	80059bc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80059ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80059b2:	4b85      	ldr	r3, [pc, #532]	@ (8005bc8 <HAL_UART_IRQHandler+0x298>)
 80059b4:	4013      	ands	r3, r2
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	f000 810a 	beq.w	8005bd0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80059bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059c0:	f003 0301 	and.w	r3, r3, #1
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d011      	beq.n	80059ec <HAL_UART_IRQHandler+0xbc>
 80059c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d00b      	beq.n	80059ec <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	2201      	movs	r2, #1
 80059da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059e2:	f043 0201 	orr.w	r2, r3, #1
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80059ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059f0:	f003 0302 	and.w	r3, r3, #2
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d011      	beq.n	8005a1c <HAL_UART_IRQHandler+0xec>
 80059f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059fc:	f003 0301 	and.w	r3, r3, #1
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d00b      	beq.n	8005a1c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2202      	movs	r2, #2
 8005a0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a12:	f043 0204 	orr.w	r2, r3, #4
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a20:	f003 0304 	and.w	r3, r3, #4
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d011      	beq.n	8005a4c <HAL_UART_IRQHandler+0x11c>
 8005a28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a2c:	f003 0301 	and.w	r3, r3, #1
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d00b      	beq.n	8005a4c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2204      	movs	r2, #4
 8005a3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a42:	f043 0202 	orr.w	r2, r3, #2
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005a4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a50:	f003 0308 	and.w	r3, r3, #8
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d017      	beq.n	8005a88 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005a58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a5c:	f003 0320 	and.w	r3, r3, #32
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d105      	bne.n	8005a70 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005a64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a68:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d00b      	beq.n	8005a88 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2208      	movs	r2, #8
 8005a76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a7e:	f043 0208 	orr.w	r2, r3, #8
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005a88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d012      	beq.n	8005aba <HAL_UART_IRQHandler+0x18a>
 8005a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a98:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00c      	beq.n	8005aba <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005aa8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ab0:	f043 0220 	orr.w	r2, r3, #32
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f000 81fd 	beq.w	8005ec0 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005ac6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aca:	f003 0320 	and.w	r3, r3, #32
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d00d      	beq.n	8005aee <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005ad2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ad6:	f003 0320 	and.w	r3, r3, #32
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d007      	beq.n	8005aee <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d003      	beq.n	8005aee <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005af4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b02:	2b40      	cmp	r3, #64	@ 0x40
 8005b04:	d005      	beq.n	8005b12 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005b06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b0a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d04f      	beq.n	8005bb2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f000 fe8e 	bl	8006834 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b22:	2b40      	cmp	r3, #64	@ 0x40
 8005b24:	d141      	bne.n	8005baa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	3308      	adds	r3, #8
 8005b2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b30:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005b34:	e853 3f00 	ldrex	r3, [r3]
 8005b38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005b3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005b40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	3308      	adds	r3, #8
 8005b4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005b52:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005b56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005b5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005b62:	e841 2300 	strex	r3, r2, [r1]
 8005b66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005b6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1d9      	bne.n	8005b26 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d013      	beq.n	8005ba2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b7e:	4a13      	ldr	r2, [pc, #76]	@ (8005bcc <HAL_UART_IRQHandler+0x29c>)
 8005b80:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b86:	4618      	mov	r0, r3
 8005b88:	f7fb fc19 	bl	80013be <HAL_DMA_Abort_IT>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d017      	beq.n	8005bc2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b98:	687a      	ldr	r2, [r7, #4]
 8005b9a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005b9c:	4610      	mov	r0, r2
 8005b9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ba0:	e00f      	b.n	8005bc2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f000 f9a0 	bl	8005ee8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ba8:	e00b      	b.n	8005bc2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 f99c 	bl	8005ee8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bb0:	e007      	b.n	8005bc2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f000 f998 	bl	8005ee8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005bc0:	e17e      	b.n	8005ec0 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bc2:	bf00      	nop
    return;
 8005bc4:	e17c      	b.n	8005ec0 <HAL_UART_IRQHandler+0x590>
 8005bc6:	bf00      	nop
 8005bc8:	04000120 	.word	0x04000120
 8005bcc:	080068fd 	.word	0x080068fd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	f040 814c 	bne.w	8005e72 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bde:	f003 0310 	and.w	r3, r3, #16
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	f000 8145 	beq.w	8005e72 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005be8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bec:	f003 0310 	and.w	r3, r3, #16
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	f000 813e 	beq.w	8005e72 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2210      	movs	r2, #16
 8005bfc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c08:	2b40      	cmp	r3, #64	@ 0x40
 8005c0a:	f040 80b6 	bne.w	8005d7a <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c1a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	f000 8150 	beq.w	8005ec4 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005c2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	f080 8148 	bcs.w	8005ec4 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c3a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c42:	69db      	ldr	r3, [r3, #28]
 8005c44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c48:	f000 8086 	beq.w	8005d58 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005c58:	e853 3f00 	ldrex	r3, [r3]
 8005c5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005c60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	461a      	mov	r2, r3
 8005c72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005c76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005c7a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005c82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005c86:	e841 2300 	strex	r3, r2, [r1]
 8005c8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005c8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d1da      	bne.n	8005c4c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	3308      	adds	r3, #8
 8005c9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ca0:	e853 3f00 	ldrex	r3, [r3]
 8005ca4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005ca6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005ca8:	f023 0301 	bic.w	r3, r3, #1
 8005cac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	3308      	adds	r3, #8
 8005cb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005cba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005cbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005cc2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005cc6:	e841 2300 	strex	r3, r2, [r1]
 8005cca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005ccc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d1e1      	bne.n	8005c96 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	3308      	adds	r3, #8
 8005cd8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005cdc:	e853 3f00 	ldrex	r3, [r3]
 8005ce0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005ce2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ce4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ce8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	3308      	adds	r3, #8
 8005cf2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005cf6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005cf8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cfa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005cfc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005cfe:	e841 2300 	strex	r3, r2, [r1]
 8005d02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005d04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1e3      	bne.n	8005cd2 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2220      	movs	r2, #32
 8005d0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d20:	e853 3f00 	ldrex	r3, [r3]
 8005d24:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d28:	f023 0310 	bic.w	r3, r3, #16
 8005d2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	461a      	mov	r2, r3
 8005d36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d3c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d42:	e841 2300 	strex	r3, r2, [r1]
 8005d46:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1e4      	bne.n	8005d18 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7fb fac3 	bl	80012de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2202      	movs	r2, #2
 8005d5c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	4619      	mov	r1, r3
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 f8c2 	bl	8005efc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005d78:	e0a4      	b.n	8005ec4 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	1ad3      	subs	r3, r2, r3
 8005d8a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	f000 8096 	beq.w	8005ec8 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8005d9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	f000 8091 	beq.w	8005ec8 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dae:	e853 3f00 	ldrex	r3, [r3]
 8005db2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005db4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005db6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005dba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005dc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dcc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005dce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005dd0:	e841 2300 	strex	r3, r2, [r1]
 8005dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005dd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d1e4      	bne.n	8005da6 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	3308      	adds	r3, #8
 8005de2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de6:	e853 3f00 	ldrex	r3, [r3]
 8005dea:	623b      	str	r3, [r7, #32]
   return(result);
 8005dec:	6a3b      	ldr	r3, [r7, #32]
 8005dee:	f023 0301 	bic.w	r3, r3, #1
 8005df2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	3308      	adds	r3, #8
 8005dfc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005e00:	633a      	str	r2, [r7, #48]	@ 0x30
 8005e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e08:	e841 2300 	strex	r3, r2, [r1]
 8005e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d1e3      	bne.n	8005ddc <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2220      	movs	r2, #32
 8005e18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	e853 3f00 	ldrex	r3, [r3]
 8005e34:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f023 0310 	bic.w	r3, r3, #16
 8005e3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	461a      	mov	r2, r3
 8005e46:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005e4a:	61fb      	str	r3, [r7, #28]
 8005e4c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4e:	69b9      	ldr	r1, [r7, #24]
 8005e50:	69fa      	ldr	r2, [r7, #28]
 8005e52:	e841 2300 	strex	r3, r2, [r1]
 8005e56:	617b      	str	r3, [r7, #20]
   return(result);
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d1e4      	bne.n	8005e28 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2202      	movs	r2, #2
 8005e62:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e68:	4619      	mov	r1, r3
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 f846 	bl	8005efc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005e70:	e02a      	b.n	8005ec8 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d00e      	beq.n	8005e9c <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005e7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d008      	beq.n	8005e9c <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d01c      	beq.n	8005ecc <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	4798      	blx	r3
    }
    return;
 8005e9a:	e017      	b.n	8005ecc <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005e9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d012      	beq.n	8005ece <HAL_UART_IRQHandler+0x59e>
 8005ea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005eac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d00c      	beq.n	8005ece <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f000 fd37 	bl	8006928 <UART_EndTransmit_IT>
    return;
 8005eba:	e008      	b.n	8005ece <HAL_UART_IRQHandler+0x59e>
      return;
 8005ebc:	bf00      	nop
 8005ebe:	e006      	b.n	8005ece <HAL_UART_IRQHandler+0x59e>
    return;
 8005ec0:	bf00      	nop
 8005ec2:	e004      	b.n	8005ece <HAL_UART_IRQHandler+0x59e>
      return;
 8005ec4:	bf00      	nop
 8005ec6:	e002      	b.n	8005ece <HAL_UART_IRQHandler+0x59e>
      return;
 8005ec8:	bf00      	nop
 8005eca:	e000      	b.n	8005ece <HAL_UART_IRQHandler+0x59e>
    return;
 8005ecc:	bf00      	nop
  }

}
 8005ece:	37e8      	adds	r7, #232	@ 0xe8
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005edc:	bf00      	nop
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	460b      	mov	r3, r1
 8005f06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b088      	sub	sp, #32
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	689a      	ldr	r2, [r3, #8]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	691b      	ldr	r3, [r3, #16]
 8005f28:	431a      	orrs	r2, r3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	695b      	ldr	r3, [r3, #20]
 8005f2e:	431a      	orrs	r2, r3
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	69db      	ldr	r3, [r3, #28]
 8005f34:	4313      	orrs	r3, r2
 8005f36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	4ba6      	ldr	r3, [pc, #664]	@ (80061d8 <UART_SetConfig+0x2c4>)
 8005f40:	4013      	ands	r3, r2
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	6812      	ldr	r2, [r2, #0]
 8005f46:	6979      	ldr	r1, [r7, #20]
 8005f48:	430b      	orrs	r3, r1
 8005f4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	68da      	ldr	r2, [r3, #12]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	430a      	orrs	r2, r1
 8005f60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	699b      	ldr	r3, [r3, #24]
 8005f66:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6a1b      	ldr	r3, [r3, #32]
 8005f6c:	697a      	ldr	r2, [r7, #20]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	697a      	ldr	r2, [r7, #20]
 8005f82:	430a      	orrs	r2, r1
 8005f84:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a94      	ldr	r2, [pc, #592]	@ (80061dc <UART_SetConfig+0x2c8>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d120      	bne.n	8005fd2 <UART_SetConfig+0xbe>
 8005f90:	4b93      	ldr	r3, [pc, #588]	@ (80061e0 <UART_SetConfig+0x2cc>)
 8005f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f96:	f003 0303 	and.w	r3, r3, #3
 8005f9a:	2b03      	cmp	r3, #3
 8005f9c:	d816      	bhi.n	8005fcc <UART_SetConfig+0xb8>
 8005f9e:	a201      	add	r2, pc, #4	@ (adr r2, 8005fa4 <UART_SetConfig+0x90>)
 8005fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa4:	08005fb5 	.word	0x08005fb5
 8005fa8:	08005fc1 	.word	0x08005fc1
 8005fac:	08005fbb 	.word	0x08005fbb
 8005fb0:	08005fc7 	.word	0x08005fc7
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	77fb      	strb	r3, [r7, #31]
 8005fb8:	e150      	b.n	800625c <UART_SetConfig+0x348>
 8005fba:	2302      	movs	r3, #2
 8005fbc:	77fb      	strb	r3, [r7, #31]
 8005fbe:	e14d      	b.n	800625c <UART_SetConfig+0x348>
 8005fc0:	2304      	movs	r3, #4
 8005fc2:	77fb      	strb	r3, [r7, #31]
 8005fc4:	e14a      	b.n	800625c <UART_SetConfig+0x348>
 8005fc6:	2308      	movs	r3, #8
 8005fc8:	77fb      	strb	r3, [r7, #31]
 8005fca:	e147      	b.n	800625c <UART_SetConfig+0x348>
 8005fcc:	2310      	movs	r3, #16
 8005fce:	77fb      	strb	r3, [r7, #31]
 8005fd0:	e144      	b.n	800625c <UART_SetConfig+0x348>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a83      	ldr	r2, [pc, #524]	@ (80061e4 <UART_SetConfig+0x2d0>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d132      	bne.n	8006042 <UART_SetConfig+0x12e>
 8005fdc:	4b80      	ldr	r3, [pc, #512]	@ (80061e0 <UART_SetConfig+0x2cc>)
 8005fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fe2:	f003 030c 	and.w	r3, r3, #12
 8005fe6:	2b0c      	cmp	r3, #12
 8005fe8:	d828      	bhi.n	800603c <UART_SetConfig+0x128>
 8005fea:	a201      	add	r2, pc, #4	@ (adr r2, 8005ff0 <UART_SetConfig+0xdc>)
 8005fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ff0:	08006025 	.word	0x08006025
 8005ff4:	0800603d 	.word	0x0800603d
 8005ff8:	0800603d 	.word	0x0800603d
 8005ffc:	0800603d 	.word	0x0800603d
 8006000:	08006031 	.word	0x08006031
 8006004:	0800603d 	.word	0x0800603d
 8006008:	0800603d 	.word	0x0800603d
 800600c:	0800603d 	.word	0x0800603d
 8006010:	0800602b 	.word	0x0800602b
 8006014:	0800603d 	.word	0x0800603d
 8006018:	0800603d 	.word	0x0800603d
 800601c:	0800603d 	.word	0x0800603d
 8006020:	08006037 	.word	0x08006037
 8006024:	2300      	movs	r3, #0
 8006026:	77fb      	strb	r3, [r7, #31]
 8006028:	e118      	b.n	800625c <UART_SetConfig+0x348>
 800602a:	2302      	movs	r3, #2
 800602c:	77fb      	strb	r3, [r7, #31]
 800602e:	e115      	b.n	800625c <UART_SetConfig+0x348>
 8006030:	2304      	movs	r3, #4
 8006032:	77fb      	strb	r3, [r7, #31]
 8006034:	e112      	b.n	800625c <UART_SetConfig+0x348>
 8006036:	2308      	movs	r3, #8
 8006038:	77fb      	strb	r3, [r7, #31]
 800603a:	e10f      	b.n	800625c <UART_SetConfig+0x348>
 800603c:	2310      	movs	r3, #16
 800603e:	77fb      	strb	r3, [r7, #31]
 8006040:	e10c      	b.n	800625c <UART_SetConfig+0x348>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a68      	ldr	r2, [pc, #416]	@ (80061e8 <UART_SetConfig+0x2d4>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d120      	bne.n	800608e <UART_SetConfig+0x17a>
 800604c:	4b64      	ldr	r3, [pc, #400]	@ (80061e0 <UART_SetConfig+0x2cc>)
 800604e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006052:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006056:	2b30      	cmp	r3, #48	@ 0x30
 8006058:	d013      	beq.n	8006082 <UART_SetConfig+0x16e>
 800605a:	2b30      	cmp	r3, #48	@ 0x30
 800605c:	d814      	bhi.n	8006088 <UART_SetConfig+0x174>
 800605e:	2b20      	cmp	r3, #32
 8006060:	d009      	beq.n	8006076 <UART_SetConfig+0x162>
 8006062:	2b20      	cmp	r3, #32
 8006064:	d810      	bhi.n	8006088 <UART_SetConfig+0x174>
 8006066:	2b00      	cmp	r3, #0
 8006068:	d002      	beq.n	8006070 <UART_SetConfig+0x15c>
 800606a:	2b10      	cmp	r3, #16
 800606c:	d006      	beq.n	800607c <UART_SetConfig+0x168>
 800606e:	e00b      	b.n	8006088 <UART_SetConfig+0x174>
 8006070:	2300      	movs	r3, #0
 8006072:	77fb      	strb	r3, [r7, #31]
 8006074:	e0f2      	b.n	800625c <UART_SetConfig+0x348>
 8006076:	2302      	movs	r3, #2
 8006078:	77fb      	strb	r3, [r7, #31]
 800607a:	e0ef      	b.n	800625c <UART_SetConfig+0x348>
 800607c:	2304      	movs	r3, #4
 800607e:	77fb      	strb	r3, [r7, #31]
 8006080:	e0ec      	b.n	800625c <UART_SetConfig+0x348>
 8006082:	2308      	movs	r3, #8
 8006084:	77fb      	strb	r3, [r7, #31]
 8006086:	e0e9      	b.n	800625c <UART_SetConfig+0x348>
 8006088:	2310      	movs	r3, #16
 800608a:	77fb      	strb	r3, [r7, #31]
 800608c:	e0e6      	b.n	800625c <UART_SetConfig+0x348>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a56      	ldr	r2, [pc, #344]	@ (80061ec <UART_SetConfig+0x2d8>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d120      	bne.n	80060da <UART_SetConfig+0x1c6>
 8006098:	4b51      	ldr	r3, [pc, #324]	@ (80061e0 <UART_SetConfig+0x2cc>)
 800609a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800609e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80060a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80060a4:	d013      	beq.n	80060ce <UART_SetConfig+0x1ba>
 80060a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80060a8:	d814      	bhi.n	80060d4 <UART_SetConfig+0x1c0>
 80060aa:	2b80      	cmp	r3, #128	@ 0x80
 80060ac:	d009      	beq.n	80060c2 <UART_SetConfig+0x1ae>
 80060ae:	2b80      	cmp	r3, #128	@ 0x80
 80060b0:	d810      	bhi.n	80060d4 <UART_SetConfig+0x1c0>
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d002      	beq.n	80060bc <UART_SetConfig+0x1a8>
 80060b6:	2b40      	cmp	r3, #64	@ 0x40
 80060b8:	d006      	beq.n	80060c8 <UART_SetConfig+0x1b4>
 80060ba:	e00b      	b.n	80060d4 <UART_SetConfig+0x1c0>
 80060bc:	2300      	movs	r3, #0
 80060be:	77fb      	strb	r3, [r7, #31]
 80060c0:	e0cc      	b.n	800625c <UART_SetConfig+0x348>
 80060c2:	2302      	movs	r3, #2
 80060c4:	77fb      	strb	r3, [r7, #31]
 80060c6:	e0c9      	b.n	800625c <UART_SetConfig+0x348>
 80060c8:	2304      	movs	r3, #4
 80060ca:	77fb      	strb	r3, [r7, #31]
 80060cc:	e0c6      	b.n	800625c <UART_SetConfig+0x348>
 80060ce:	2308      	movs	r3, #8
 80060d0:	77fb      	strb	r3, [r7, #31]
 80060d2:	e0c3      	b.n	800625c <UART_SetConfig+0x348>
 80060d4:	2310      	movs	r3, #16
 80060d6:	77fb      	strb	r3, [r7, #31]
 80060d8:	e0c0      	b.n	800625c <UART_SetConfig+0x348>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a44      	ldr	r2, [pc, #272]	@ (80061f0 <UART_SetConfig+0x2dc>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d125      	bne.n	8006130 <UART_SetConfig+0x21c>
 80060e4:	4b3e      	ldr	r3, [pc, #248]	@ (80061e0 <UART_SetConfig+0x2cc>)
 80060e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060f2:	d017      	beq.n	8006124 <UART_SetConfig+0x210>
 80060f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060f8:	d817      	bhi.n	800612a <UART_SetConfig+0x216>
 80060fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060fe:	d00b      	beq.n	8006118 <UART_SetConfig+0x204>
 8006100:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006104:	d811      	bhi.n	800612a <UART_SetConfig+0x216>
 8006106:	2b00      	cmp	r3, #0
 8006108:	d003      	beq.n	8006112 <UART_SetConfig+0x1fe>
 800610a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800610e:	d006      	beq.n	800611e <UART_SetConfig+0x20a>
 8006110:	e00b      	b.n	800612a <UART_SetConfig+0x216>
 8006112:	2300      	movs	r3, #0
 8006114:	77fb      	strb	r3, [r7, #31]
 8006116:	e0a1      	b.n	800625c <UART_SetConfig+0x348>
 8006118:	2302      	movs	r3, #2
 800611a:	77fb      	strb	r3, [r7, #31]
 800611c:	e09e      	b.n	800625c <UART_SetConfig+0x348>
 800611e:	2304      	movs	r3, #4
 8006120:	77fb      	strb	r3, [r7, #31]
 8006122:	e09b      	b.n	800625c <UART_SetConfig+0x348>
 8006124:	2308      	movs	r3, #8
 8006126:	77fb      	strb	r3, [r7, #31]
 8006128:	e098      	b.n	800625c <UART_SetConfig+0x348>
 800612a:	2310      	movs	r3, #16
 800612c:	77fb      	strb	r3, [r7, #31]
 800612e:	e095      	b.n	800625c <UART_SetConfig+0x348>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a2f      	ldr	r2, [pc, #188]	@ (80061f4 <UART_SetConfig+0x2e0>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d125      	bne.n	8006186 <UART_SetConfig+0x272>
 800613a:	4b29      	ldr	r3, [pc, #164]	@ (80061e0 <UART_SetConfig+0x2cc>)
 800613c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006140:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006144:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006148:	d017      	beq.n	800617a <UART_SetConfig+0x266>
 800614a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800614e:	d817      	bhi.n	8006180 <UART_SetConfig+0x26c>
 8006150:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006154:	d00b      	beq.n	800616e <UART_SetConfig+0x25a>
 8006156:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800615a:	d811      	bhi.n	8006180 <UART_SetConfig+0x26c>
 800615c:	2b00      	cmp	r3, #0
 800615e:	d003      	beq.n	8006168 <UART_SetConfig+0x254>
 8006160:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006164:	d006      	beq.n	8006174 <UART_SetConfig+0x260>
 8006166:	e00b      	b.n	8006180 <UART_SetConfig+0x26c>
 8006168:	2301      	movs	r3, #1
 800616a:	77fb      	strb	r3, [r7, #31]
 800616c:	e076      	b.n	800625c <UART_SetConfig+0x348>
 800616e:	2302      	movs	r3, #2
 8006170:	77fb      	strb	r3, [r7, #31]
 8006172:	e073      	b.n	800625c <UART_SetConfig+0x348>
 8006174:	2304      	movs	r3, #4
 8006176:	77fb      	strb	r3, [r7, #31]
 8006178:	e070      	b.n	800625c <UART_SetConfig+0x348>
 800617a:	2308      	movs	r3, #8
 800617c:	77fb      	strb	r3, [r7, #31]
 800617e:	e06d      	b.n	800625c <UART_SetConfig+0x348>
 8006180:	2310      	movs	r3, #16
 8006182:	77fb      	strb	r3, [r7, #31]
 8006184:	e06a      	b.n	800625c <UART_SetConfig+0x348>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a1b      	ldr	r2, [pc, #108]	@ (80061f8 <UART_SetConfig+0x2e4>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d138      	bne.n	8006202 <UART_SetConfig+0x2ee>
 8006190:	4b13      	ldr	r3, [pc, #76]	@ (80061e0 <UART_SetConfig+0x2cc>)
 8006192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006196:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800619a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800619e:	d017      	beq.n	80061d0 <UART_SetConfig+0x2bc>
 80061a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80061a4:	d82a      	bhi.n	80061fc <UART_SetConfig+0x2e8>
 80061a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061aa:	d00b      	beq.n	80061c4 <UART_SetConfig+0x2b0>
 80061ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061b0:	d824      	bhi.n	80061fc <UART_SetConfig+0x2e8>
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d003      	beq.n	80061be <UART_SetConfig+0x2aa>
 80061b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061ba:	d006      	beq.n	80061ca <UART_SetConfig+0x2b6>
 80061bc:	e01e      	b.n	80061fc <UART_SetConfig+0x2e8>
 80061be:	2300      	movs	r3, #0
 80061c0:	77fb      	strb	r3, [r7, #31]
 80061c2:	e04b      	b.n	800625c <UART_SetConfig+0x348>
 80061c4:	2302      	movs	r3, #2
 80061c6:	77fb      	strb	r3, [r7, #31]
 80061c8:	e048      	b.n	800625c <UART_SetConfig+0x348>
 80061ca:	2304      	movs	r3, #4
 80061cc:	77fb      	strb	r3, [r7, #31]
 80061ce:	e045      	b.n	800625c <UART_SetConfig+0x348>
 80061d0:	2308      	movs	r3, #8
 80061d2:	77fb      	strb	r3, [r7, #31]
 80061d4:	e042      	b.n	800625c <UART_SetConfig+0x348>
 80061d6:	bf00      	nop
 80061d8:	efff69f3 	.word	0xefff69f3
 80061dc:	40011000 	.word	0x40011000
 80061e0:	40023800 	.word	0x40023800
 80061e4:	40004400 	.word	0x40004400
 80061e8:	40004800 	.word	0x40004800
 80061ec:	40004c00 	.word	0x40004c00
 80061f0:	40005000 	.word	0x40005000
 80061f4:	40011400 	.word	0x40011400
 80061f8:	40007800 	.word	0x40007800
 80061fc:	2310      	movs	r3, #16
 80061fe:	77fb      	strb	r3, [r7, #31]
 8006200:	e02c      	b.n	800625c <UART_SetConfig+0x348>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a72      	ldr	r2, [pc, #456]	@ (80063d0 <UART_SetConfig+0x4bc>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d125      	bne.n	8006258 <UART_SetConfig+0x344>
 800620c:	4b71      	ldr	r3, [pc, #452]	@ (80063d4 <UART_SetConfig+0x4c0>)
 800620e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006212:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006216:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800621a:	d017      	beq.n	800624c <UART_SetConfig+0x338>
 800621c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006220:	d817      	bhi.n	8006252 <UART_SetConfig+0x33e>
 8006222:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006226:	d00b      	beq.n	8006240 <UART_SetConfig+0x32c>
 8006228:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800622c:	d811      	bhi.n	8006252 <UART_SetConfig+0x33e>
 800622e:	2b00      	cmp	r3, #0
 8006230:	d003      	beq.n	800623a <UART_SetConfig+0x326>
 8006232:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006236:	d006      	beq.n	8006246 <UART_SetConfig+0x332>
 8006238:	e00b      	b.n	8006252 <UART_SetConfig+0x33e>
 800623a:	2300      	movs	r3, #0
 800623c:	77fb      	strb	r3, [r7, #31]
 800623e:	e00d      	b.n	800625c <UART_SetConfig+0x348>
 8006240:	2302      	movs	r3, #2
 8006242:	77fb      	strb	r3, [r7, #31]
 8006244:	e00a      	b.n	800625c <UART_SetConfig+0x348>
 8006246:	2304      	movs	r3, #4
 8006248:	77fb      	strb	r3, [r7, #31]
 800624a:	e007      	b.n	800625c <UART_SetConfig+0x348>
 800624c:	2308      	movs	r3, #8
 800624e:	77fb      	strb	r3, [r7, #31]
 8006250:	e004      	b.n	800625c <UART_SetConfig+0x348>
 8006252:	2310      	movs	r3, #16
 8006254:	77fb      	strb	r3, [r7, #31]
 8006256:	e001      	b.n	800625c <UART_SetConfig+0x348>
 8006258:	2310      	movs	r3, #16
 800625a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	69db      	ldr	r3, [r3, #28]
 8006260:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006264:	d15b      	bne.n	800631e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006266:	7ffb      	ldrb	r3, [r7, #31]
 8006268:	2b08      	cmp	r3, #8
 800626a:	d828      	bhi.n	80062be <UART_SetConfig+0x3aa>
 800626c:	a201      	add	r2, pc, #4	@ (adr r2, 8006274 <UART_SetConfig+0x360>)
 800626e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006272:	bf00      	nop
 8006274:	08006299 	.word	0x08006299
 8006278:	080062a1 	.word	0x080062a1
 800627c:	080062a9 	.word	0x080062a9
 8006280:	080062bf 	.word	0x080062bf
 8006284:	080062af 	.word	0x080062af
 8006288:	080062bf 	.word	0x080062bf
 800628c:	080062bf 	.word	0x080062bf
 8006290:	080062bf 	.word	0x080062bf
 8006294:	080062b7 	.word	0x080062b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006298:	f7fc fce8 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 800629c:	61b8      	str	r0, [r7, #24]
        break;
 800629e:	e013      	b.n	80062c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062a0:	f7fc fcf8 	bl	8002c94 <HAL_RCC_GetPCLK2Freq>
 80062a4:	61b8      	str	r0, [r7, #24]
        break;
 80062a6:	e00f      	b.n	80062c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062a8:	4b4b      	ldr	r3, [pc, #300]	@ (80063d8 <UART_SetConfig+0x4c4>)
 80062aa:	61bb      	str	r3, [r7, #24]
        break;
 80062ac:	e00c      	b.n	80062c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062ae:	f7fc fbcb 	bl	8002a48 <HAL_RCC_GetSysClockFreq>
 80062b2:	61b8      	str	r0, [r7, #24]
        break;
 80062b4:	e008      	b.n	80062c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062ba:	61bb      	str	r3, [r7, #24]
        break;
 80062bc:	e004      	b.n	80062c8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80062be:	2300      	movs	r3, #0
 80062c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	77bb      	strb	r3, [r7, #30]
        break;
 80062c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d074      	beq.n	80063b8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	005a      	lsls	r2, r3, #1
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	085b      	lsrs	r3, r3, #1
 80062d8:	441a      	add	r2, r3
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	fbb2 f3f3 	udiv	r3, r2, r3
 80062e2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	2b0f      	cmp	r3, #15
 80062e8:	d916      	bls.n	8006318 <UART_SetConfig+0x404>
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062f0:	d212      	bcs.n	8006318 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	b29b      	uxth	r3, r3
 80062f6:	f023 030f 	bic.w	r3, r3, #15
 80062fa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	085b      	lsrs	r3, r3, #1
 8006300:	b29b      	uxth	r3, r3
 8006302:	f003 0307 	and.w	r3, r3, #7
 8006306:	b29a      	uxth	r2, r3
 8006308:	89fb      	ldrh	r3, [r7, #14]
 800630a:	4313      	orrs	r3, r2
 800630c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	89fa      	ldrh	r2, [r7, #14]
 8006314:	60da      	str	r2, [r3, #12]
 8006316:	e04f      	b.n	80063b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	77bb      	strb	r3, [r7, #30]
 800631c:	e04c      	b.n	80063b8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800631e:	7ffb      	ldrb	r3, [r7, #31]
 8006320:	2b08      	cmp	r3, #8
 8006322:	d828      	bhi.n	8006376 <UART_SetConfig+0x462>
 8006324:	a201      	add	r2, pc, #4	@ (adr r2, 800632c <UART_SetConfig+0x418>)
 8006326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800632a:	bf00      	nop
 800632c:	08006351 	.word	0x08006351
 8006330:	08006359 	.word	0x08006359
 8006334:	08006361 	.word	0x08006361
 8006338:	08006377 	.word	0x08006377
 800633c:	08006367 	.word	0x08006367
 8006340:	08006377 	.word	0x08006377
 8006344:	08006377 	.word	0x08006377
 8006348:	08006377 	.word	0x08006377
 800634c:	0800636f 	.word	0x0800636f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006350:	f7fc fc8c 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 8006354:	61b8      	str	r0, [r7, #24]
        break;
 8006356:	e013      	b.n	8006380 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006358:	f7fc fc9c 	bl	8002c94 <HAL_RCC_GetPCLK2Freq>
 800635c:	61b8      	str	r0, [r7, #24]
        break;
 800635e:	e00f      	b.n	8006380 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006360:	4b1d      	ldr	r3, [pc, #116]	@ (80063d8 <UART_SetConfig+0x4c4>)
 8006362:	61bb      	str	r3, [r7, #24]
        break;
 8006364:	e00c      	b.n	8006380 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006366:	f7fc fb6f 	bl	8002a48 <HAL_RCC_GetSysClockFreq>
 800636a:	61b8      	str	r0, [r7, #24]
        break;
 800636c:	e008      	b.n	8006380 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800636e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006372:	61bb      	str	r3, [r7, #24]
        break;
 8006374:	e004      	b.n	8006380 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006376:	2300      	movs	r3, #0
 8006378:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	77bb      	strb	r3, [r7, #30]
        break;
 800637e:	bf00      	nop
    }

    if (pclk != 0U)
 8006380:	69bb      	ldr	r3, [r7, #24]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d018      	beq.n	80063b8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	085a      	lsrs	r2, r3, #1
 800638c:	69bb      	ldr	r3, [r7, #24]
 800638e:	441a      	add	r2, r3
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	fbb2 f3f3 	udiv	r3, r2, r3
 8006398:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	2b0f      	cmp	r3, #15
 800639e:	d909      	bls.n	80063b4 <UART_SetConfig+0x4a0>
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063a6:	d205      	bcs.n	80063b4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	b29a      	uxth	r2, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	60da      	str	r2, [r3, #12]
 80063b2:	e001      	b.n	80063b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80063c4:	7fbb      	ldrb	r3, [r7, #30]
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3720      	adds	r7, #32
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}
 80063ce:	bf00      	nop
 80063d0:	40007c00 	.word	0x40007c00
 80063d4:	40023800 	.word	0x40023800
 80063d8:	00f42400 	.word	0x00f42400

080063dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80063dc:	b480      	push	{r7}
 80063de:	b083      	sub	sp, #12
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e8:	f003 0308 	and.w	r3, r3, #8
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d00a      	beq.n	8006406 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	430a      	orrs	r2, r1
 8006404:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800640a:	f003 0301 	and.w	r3, r3, #1
 800640e:	2b00      	cmp	r3, #0
 8006410:	d00a      	beq.n	8006428 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	430a      	orrs	r2, r1
 8006426:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800642c:	f003 0302 	and.w	r3, r3, #2
 8006430:	2b00      	cmp	r3, #0
 8006432:	d00a      	beq.n	800644a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	430a      	orrs	r2, r1
 8006448:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800644e:	f003 0304 	and.w	r3, r3, #4
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00a      	beq.n	800646c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	430a      	orrs	r2, r1
 800646a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006470:	f003 0310 	and.w	r3, r3, #16
 8006474:	2b00      	cmp	r3, #0
 8006476:	d00a      	beq.n	800648e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	430a      	orrs	r2, r1
 800648c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006492:	f003 0320 	and.w	r3, r3, #32
 8006496:	2b00      	cmp	r3, #0
 8006498:	d00a      	beq.n	80064b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	430a      	orrs	r2, r1
 80064ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d01a      	beq.n	80064f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	430a      	orrs	r2, r1
 80064d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064da:	d10a      	bne.n	80064f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	430a      	orrs	r2, r1
 80064f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d00a      	beq.n	8006514 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	430a      	orrs	r2, r1
 8006512:	605a      	str	r2, [r3, #4]
  }
}
 8006514:	bf00      	nop
 8006516:	370c      	adds	r7, #12
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr

08006520 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b08c      	sub	sp, #48	@ 0x30
 8006524:	af02      	add	r7, sp, #8
 8006526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006530:	f7fa fd94 	bl	800105c <HAL_GetTick>
 8006534:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 0308 	and.w	r3, r3, #8
 8006540:	2b08      	cmp	r3, #8
 8006542:	d12e      	bne.n	80065a2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006544:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006548:	9300      	str	r3, [sp, #0]
 800654a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654c:	2200      	movs	r2, #0
 800654e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 f83b 	bl	80065ce <UART_WaitOnFlagUntilTimeout>
 8006558:	4603      	mov	r3, r0
 800655a:	2b00      	cmp	r3, #0
 800655c:	d021      	beq.n	80065a2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	e853 3f00 	ldrex	r3, [r3]
 800656a:	60fb      	str	r3, [r7, #12]
   return(result);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006572:	623b      	str	r3, [r7, #32]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	461a      	mov	r2, r3
 800657a:	6a3b      	ldr	r3, [r7, #32]
 800657c:	61fb      	str	r3, [r7, #28]
 800657e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006580:	69b9      	ldr	r1, [r7, #24]
 8006582:	69fa      	ldr	r2, [r7, #28]
 8006584:	e841 2300 	strex	r3, r2, [r1]
 8006588:	617b      	str	r3, [r7, #20]
   return(result);
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1e6      	bne.n	800655e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2220      	movs	r2, #32
 8006594:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	e011      	b.n	80065c6 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2220      	movs	r2, #32
 80065a6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2220      	movs	r2, #32
 80065ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80065c4:	2300      	movs	r3, #0
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3728      	adds	r7, #40	@ 0x28
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}

080065ce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80065ce:	b580      	push	{r7, lr}
 80065d0:	b084      	sub	sp, #16
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	60f8      	str	r0, [r7, #12]
 80065d6:	60b9      	str	r1, [r7, #8]
 80065d8:	603b      	str	r3, [r7, #0]
 80065da:	4613      	mov	r3, r2
 80065dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065de:	e04f      	b.n	8006680 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065e0:	69bb      	ldr	r3, [r7, #24]
 80065e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065e6:	d04b      	beq.n	8006680 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065e8:	f7fa fd38 	bl	800105c <HAL_GetTick>
 80065ec:	4602      	mov	r2, r0
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	69ba      	ldr	r2, [r7, #24]
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d302      	bcc.n	80065fe <UART_WaitOnFlagUntilTimeout+0x30>
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d101      	bne.n	8006602 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80065fe:	2303      	movs	r3, #3
 8006600:	e04e      	b.n	80066a0 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f003 0304 	and.w	r3, r3, #4
 800660c:	2b00      	cmp	r3, #0
 800660e:	d037      	beq.n	8006680 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	2b80      	cmp	r3, #128	@ 0x80
 8006614:	d034      	beq.n	8006680 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	2b40      	cmp	r3, #64	@ 0x40
 800661a:	d031      	beq.n	8006680 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	69db      	ldr	r3, [r3, #28]
 8006622:	f003 0308 	and.w	r3, r3, #8
 8006626:	2b08      	cmp	r3, #8
 8006628:	d110      	bne.n	800664c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	2208      	movs	r2, #8
 8006630:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006632:	68f8      	ldr	r0, [r7, #12]
 8006634:	f000 f8fe 	bl	8006834 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2208      	movs	r2, #8
 800663c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2200      	movs	r2, #0
 8006644:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	e029      	b.n	80066a0 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	69db      	ldr	r3, [r3, #28]
 8006652:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006656:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800665a:	d111      	bne.n	8006680 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006664:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006666:	68f8      	ldr	r0, [r7, #12]
 8006668:	f000 f8e4 	bl	8006834 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2220      	movs	r2, #32
 8006670:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2200      	movs	r2, #0
 8006678:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800667c:	2303      	movs	r3, #3
 800667e:	e00f      	b.n	80066a0 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	69da      	ldr	r2, [r3, #28]
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	4013      	ands	r3, r2
 800668a:	68ba      	ldr	r2, [r7, #8]
 800668c:	429a      	cmp	r2, r3
 800668e:	bf0c      	ite	eq
 8006690:	2301      	moveq	r3, #1
 8006692:	2300      	movne	r3, #0
 8006694:	b2db      	uxtb	r3, r3
 8006696:	461a      	mov	r2, r3
 8006698:	79fb      	ldrb	r3, [r7, #7]
 800669a:	429a      	cmp	r2, r3
 800669c:	d0a0      	beq.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3710      	adds	r7, #16
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b097      	sub	sp, #92	@ 0x5c
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	4613      	mov	r3, r2
 80066b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	68ba      	ldr	r2, [r7, #8]
 80066ba:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	88fa      	ldrh	r2, [r7, #6]
 80066c0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	88fa      	ldrh	r2, [r7, #6]
 80066c8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2200      	movs	r2, #0
 80066d0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066da:	d10e      	bne.n	80066fa <UART_Start_Receive_IT+0x52>
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	691b      	ldr	r3, [r3, #16]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d105      	bne.n	80066f0 <UART_Start_Receive_IT+0x48>
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80066ea:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80066ee:	e02d      	b.n	800674c <UART_Start_Receive_IT+0xa4>
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	22ff      	movs	r2, #255	@ 0xff
 80066f4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80066f8:	e028      	b.n	800674c <UART_Start_Receive_IT+0xa4>
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d10d      	bne.n	800671e <UART_Start_Receive_IT+0x76>
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	691b      	ldr	r3, [r3, #16]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d104      	bne.n	8006714 <UART_Start_Receive_IT+0x6c>
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	22ff      	movs	r2, #255	@ 0xff
 800670e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006712:	e01b      	b.n	800674c <UART_Start_Receive_IT+0xa4>
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	227f      	movs	r2, #127	@ 0x7f
 8006718:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800671c:	e016      	b.n	800674c <UART_Start_Receive_IT+0xa4>
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006726:	d10d      	bne.n	8006744 <UART_Start_Receive_IT+0x9c>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	691b      	ldr	r3, [r3, #16]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d104      	bne.n	800673a <UART_Start_Receive_IT+0x92>
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	227f      	movs	r2, #127	@ 0x7f
 8006734:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006738:	e008      	b.n	800674c <UART_Start_Receive_IT+0xa4>
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	223f      	movs	r2, #63	@ 0x3f
 800673e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006742:	e003      	b.n	800674c <UART_Start_Receive_IT+0xa4>
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2200      	movs	r2, #0
 8006748:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2200      	movs	r2, #0
 8006750:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2222      	movs	r2, #34	@ 0x22
 8006758:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	3308      	adds	r3, #8
 8006762:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006764:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006766:	e853 3f00 	ldrex	r3, [r3]
 800676a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800676c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800676e:	f043 0301 	orr.w	r3, r3, #1
 8006772:	657b      	str	r3, [r7, #84]	@ 0x54
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	3308      	adds	r3, #8
 800677a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800677c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800677e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006780:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006782:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006784:	e841 2300 	strex	r3, r2, [r1]
 8006788:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800678a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800678c:	2b00      	cmp	r3, #0
 800678e:	d1e5      	bne.n	800675c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006798:	d107      	bne.n	80067aa <UART_Start_Receive_IT+0x102>
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	691b      	ldr	r3, [r3, #16]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d103      	bne.n	80067aa <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	4a21      	ldr	r2, [pc, #132]	@ (800682c <UART_Start_Receive_IT+0x184>)
 80067a6:	669a      	str	r2, [r3, #104]	@ 0x68
 80067a8:	e002      	b.n	80067b0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	4a20      	ldr	r2, [pc, #128]	@ (8006830 <UART_Start_Receive_IT+0x188>)
 80067ae:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	691b      	ldr	r3, [r3, #16]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d019      	beq.n	80067ec <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067c0:	e853 3f00 	ldrex	r3, [r3]
 80067c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80067c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80067cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	461a      	mov	r2, r3
 80067d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80067d8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067da:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80067dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80067de:	e841 2300 	strex	r3, r2, [r1]
 80067e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80067e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d1e6      	bne.n	80067b8 <UART_Start_Receive_IT+0x110>
 80067ea:	e018      	b.n	800681e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	e853 3f00 	ldrex	r3, [r3]
 80067f8:	613b      	str	r3, [r7, #16]
   return(result);
 80067fa:	693b      	ldr	r3, [r7, #16]
 80067fc:	f043 0320 	orr.w	r3, r3, #32
 8006800:	653b      	str	r3, [r7, #80]	@ 0x50
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	461a      	mov	r2, r3
 8006808:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800680a:	623b      	str	r3, [r7, #32]
 800680c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800680e:	69f9      	ldr	r1, [r7, #28]
 8006810:	6a3a      	ldr	r2, [r7, #32]
 8006812:	e841 2300 	strex	r3, r2, [r1]
 8006816:	61bb      	str	r3, [r7, #24]
   return(result);
 8006818:	69bb      	ldr	r3, [r7, #24]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d1e6      	bne.n	80067ec <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800681e:	2300      	movs	r3, #0
}
 8006820:	4618      	mov	r0, r3
 8006822:	375c      	adds	r7, #92	@ 0x5c
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr
 800682c:	08006b25 	.word	0x08006b25
 8006830:	0800697d 	.word	0x0800697d

08006834 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006834:	b480      	push	{r7}
 8006836:	b095      	sub	sp, #84	@ 0x54
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006844:	e853 3f00 	ldrex	r3, [r3]
 8006848:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800684a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800684c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006850:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	461a      	mov	r2, r3
 8006858:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800685a:	643b      	str	r3, [r7, #64]	@ 0x40
 800685c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800685e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006860:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006862:	e841 2300 	strex	r3, r2, [r1]
 8006866:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800686a:	2b00      	cmp	r3, #0
 800686c:	d1e6      	bne.n	800683c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	3308      	adds	r3, #8
 8006874:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006876:	6a3b      	ldr	r3, [r7, #32]
 8006878:	e853 3f00 	ldrex	r3, [r3]
 800687c:	61fb      	str	r3, [r7, #28]
   return(result);
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	f023 0301 	bic.w	r3, r3, #1
 8006884:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	3308      	adds	r3, #8
 800688c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800688e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006890:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006892:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006894:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006896:	e841 2300 	strex	r3, r2, [r1]
 800689a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800689c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d1e5      	bne.n	800686e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068a6:	2b01      	cmp	r3, #1
 80068a8:	d118      	bne.n	80068dc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	e853 3f00 	ldrex	r3, [r3]
 80068b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	f023 0310 	bic.w	r3, r3, #16
 80068be:	647b      	str	r3, [r7, #68]	@ 0x44
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	461a      	mov	r2, r3
 80068c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068c8:	61bb      	str	r3, [r7, #24]
 80068ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068cc:	6979      	ldr	r1, [r7, #20]
 80068ce:	69ba      	ldr	r2, [r7, #24]
 80068d0:	e841 2300 	strex	r3, r2, [r1]
 80068d4:	613b      	str	r3, [r7, #16]
   return(result);
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d1e6      	bne.n	80068aa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2220      	movs	r2, #32
 80068e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80068f0:	bf00      	nop
 80068f2:	3754      	adds	r7, #84	@ 0x54
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr

080068fc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006908:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2200      	movs	r2, #0
 800690e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2200      	movs	r2, #0
 8006916:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800691a:	68f8      	ldr	r0, [r7, #12]
 800691c:	f7ff fae4 	bl	8005ee8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006920:	bf00      	nop
 8006922:	3710      	adds	r7, #16
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}

08006928 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b088      	sub	sp, #32
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	e853 3f00 	ldrex	r3, [r3]
 800693c:	60bb      	str	r3, [r7, #8]
   return(result);
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006944:	61fb      	str	r3, [r7, #28]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	461a      	mov	r2, r3
 800694c:	69fb      	ldr	r3, [r7, #28]
 800694e:	61bb      	str	r3, [r7, #24]
 8006950:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006952:	6979      	ldr	r1, [r7, #20]
 8006954:	69ba      	ldr	r2, [r7, #24]
 8006956:	e841 2300 	strex	r3, r2, [r1]
 800695a:	613b      	str	r3, [r7, #16]
   return(result);
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d1e6      	bne.n	8006930 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2220      	movs	r2, #32
 8006966:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f7ff fab0 	bl	8005ed4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006974:	bf00      	nop
 8006976:	3720      	adds	r7, #32
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}

0800697c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b09c      	sub	sp, #112	@ 0x70
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800698a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006994:	2b22      	cmp	r3, #34	@ 0x22
 8006996:	f040 80b9 	bne.w	8006b0c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069a0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80069a4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80069a8:	b2d9      	uxtb	r1, r3
 80069aa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80069ae:	b2da      	uxtb	r2, r3
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069b4:	400a      	ands	r2, r1
 80069b6:	b2d2      	uxtb	r2, r2
 80069b8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069be:	1c5a      	adds	r2, r3, #1
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	3b01      	subs	r3, #1
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80069dc:	b29b      	uxth	r3, r3
 80069de:	2b00      	cmp	r3, #0
 80069e0:	f040 809c 	bne.w	8006b1c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069ec:	e853 3f00 	ldrex	r3, [r3]
 80069f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80069f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	461a      	mov	r2, r3
 8006a00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006a02:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a04:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006a08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006a0a:	e841 2300 	strex	r3, r2, [r1]
 8006a0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006a10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d1e6      	bne.n	80069e4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	3308      	adds	r3, #8
 8006a1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a20:	e853 3f00 	ldrex	r3, [r3]
 8006a24:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a28:	f023 0301 	bic.w	r3, r3, #1
 8006a2c:	667b      	str	r3, [r7, #100]	@ 0x64
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	3308      	adds	r3, #8
 8006a34:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006a36:	647a      	str	r2, [r7, #68]	@ 0x44
 8006a38:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a3e:	e841 2300 	strex	r3, r2, [r1]
 8006a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d1e5      	bne.n	8006a16 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2220      	movs	r2, #32
 8006a4e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2200      	movs	r2, #0
 8006a56:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d018      	beq.n	8006a9e <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a74:	e853 3f00 	ldrex	r3, [r3]
 8006a78:	623b      	str	r3, [r7, #32]
   return(result);
 8006a7a:	6a3b      	ldr	r3, [r7, #32]
 8006a7c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006a80:	663b      	str	r3, [r7, #96]	@ 0x60
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	461a      	mov	r2, r3
 8006a88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a8c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a92:	e841 2300 	strex	r3, r2, [r1]
 8006a96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d1e6      	bne.n	8006a6c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d12e      	bne.n	8006b04 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	e853 3f00 	ldrex	r3, [r3]
 8006ab8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f023 0310 	bic.w	r3, r3, #16
 8006ac0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006aca:	61fb      	str	r3, [r7, #28]
 8006acc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ace:	69b9      	ldr	r1, [r7, #24]
 8006ad0:	69fa      	ldr	r2, [r7, #28]
 8006ad2:	e841 2300 	strex	r3, r2, [r1]
 8006ad6:	617b      	str	r3, [r7, #20]
   return(result);
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d1e6      	bne.n	8006aac <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	69db      	ldr	r3, [r3, #28]
 8006ae4:	f003 0310 	and.w	r3, r3, #16
 8006ae8:	2b10      	cmp	r3, #16
 8006aea:	d103      	bne.n	8006af4 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2210      	movs	r2, #16
 8006af2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006afa:	4619      	mov	r1, r3
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f7ff f9fd 	bl	8005efc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006b02:	e00b      	b.n	8006b1c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f001 ff07 	bl	8008918 <HAL_UART_RxCpltCallback>
}
 8006b0a:	e007      	b.n	8006b1c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	699a      	ldr	r2, [r3, #24]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f042 0208 	orr.w	r2, r2, #8
 8006b1a:	619a      	str	r2, [r3, #24]
}
 8006b1c:	bf00      	nop
 8006b1e:	3770      	adds	r7, #112	@ 0x70
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b09c      	sub	sp, #112	@ 0x70
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b32:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b3c:	2b22      	cmp	r3, #34	@ 0x22
 8006b3e:	f040 80b9 	bne.w	8006cb4 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b48:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b50:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006b52:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006b56:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006b5a:	4013      	ands	r3, r2
 8006b5c:	b29a      	uxth	r2, r3
 8006b5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006b60:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b66:	1c9a      	adds	r2, r3, #2
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	3b01      	subs	r3, #1
 8006b76:	b29a      	uxth	r2, r3
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006b84:	b29b      	uxth	r3, r3
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	f040 809c 	bne.w	8006cc4 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b94:	e853 3f00 	ldrex	r3, [r3]
 8006b98:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006b9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ba0:	667b      	str	r3, [r7, #100]	@ 0x64
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006baa:	657b      	str	r3, [r7, #84]	@ 0x54
 8006bac:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006bb0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006bb2:	e841 2300 	strex	r3, r2, [r1]
 8006bb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006bb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d1e6      	bne.n	8006b8c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	3308      	adds	r3, #8
 8006bc4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bc8:	e853 3f00 	ldrex	r3, [r3]
 8006bcc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd0:	f023 0301 	bic.w	r3, r3, #1
 8006bd4:	663b      	str	r3, [r7, #96]	@ 0x60
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	3308      	adds	r3, #8
 8006bdc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006bde:	643a      	str	r2, [r7, #64]	@ 0x40
 8006be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006be4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006be6:	e841 2300 	strex	r3, r2, [r1]
 8006bea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d1e5      	bne.n	8006bbe <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2220      	movs	r2, #32
 8006bf6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2200      	movs	r2, #0
 8006c04:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d018      	beq.n	8006c46 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1a:	6a3b      	ldr	r3, [r7, #32]
 8006c1c:	e853 3f00 	ldrex	r3, [r3]
 8006c20:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c22:	69fb      	ldr	r3, [r7, #28]
 8006c24:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006c28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	461a      	mov	r2, r3
 8006c30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c34:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c3a:	e841 2300 	strex	r3, r2, [r1]
 8006c3e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d1e6      	bne.n	8006c14 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d12e      	bne.n	8006cac <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	e853 3f00 	ldrex	r3, [r3]
 8006c60:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	f023 0310 	bic.w	r3, r3, #16
 8006c68:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	461a      	mov	r2, r3
 8006c70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c72:	61bb      	str	r3, [r7, #24]
 8006c74:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c76:	6979      	ldr	r1, [r7, #20]
 8006c78:	69ba      	ldr	r2, [r7, #24]
 8006c7a:	e841 2300 	strex	r3, r2, [r1]
 8006c7e:	613b      	str	r3, [r7, #16]
   return(result);
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d1e6      	bne.n	8006c54 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	69db      	ldr	r3, [r3, #28]
 8006c8c:	f003 0310 	and.w	r3, r3, #16
 8006c90:	2b10      	cmp	r3, #16
 8006c92:	d103      	bne.n	8006c9c <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	2210      	movs	r2, #16
 8006c9a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f7ff f929 	bl	8005efc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006caa:	e00b      	b.n	8006cc4 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f001 fe33 	bl	8008918 <HAL_UART_RxCpltCallback>
}
 8006cb2:	e007      	b.n	8006cc4 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	699a      	ldr	r2, [r3, #24]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f042 0208 	orr.w	r2, r2, #8
 8006cc2:	619a      	str	r2, [r3, #24]
}
 8006cc4:	bf00      	nop
 8006cc6:	3770      	adds	r7, #112	@ 0x70
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}

08006ccc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ccc:	b084      	sub	sp, #16
 8006cce:	b580      	push	{r7, lr}
 8006cd0:	b084      	sub	sp, #16
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
 8006cd6:	f107 001c 	add.w	r0, r7, #28
 8006cda:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006cde:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d121      	bne.n	8006d2a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	68da      	ldr	r2, [r3, #12]
 8006cf6:	4b21      	ldr	r3, [pc, #132]	@ (8006d7c <USB_CoreInit+0xb0>)
 8006cf8:	4013      	ands	r3, r2
 8006cfa:	687a      	ldr	r2, [r7, #4]
 8006cfc:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006d0a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d105      	bne.n	8006d1e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 fa92 	bl	8007248 <USB_CoreReset>
 8006d24:	4603      	mov	r3, r0
 8006d26:	73fb      	strb	r3, [r7, #15]
 8006d28:	e010      	b.n	8006d4c <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 fa86 	bl	8007248 <USB_CoreReset>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d44:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006d4c:	7fbb      	ldrb	r3, [r7, #30]
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	d10b      	bne.n	8006d6a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	f043 0206 	orr.w	r2, r3, #6
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	f043 0220 	orr.w	r2, r3, #32
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3710      	adds	r7, #16
 8006d70:	46bd      	mov	sp, r7
 8006d72:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006d76:	b004      	add	sp, #16
 8006d78:	4770      	bx	lr
 8006d7a:	bf00      	nop
 8006d7c:	ffbdffbf 	.word	0xffbdffbf

08006d80 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b083      	sub	sp, #12
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	f023 0201 	bic.w	r2, r3, #1
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d94:	2300      	movs	r3, #0
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	370c      	adds	r7, #12
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr

08006da2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006da2:	b580      	push	{r7, lr}
 8006da4:	b084      	sub	sp, #16
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	6078      	str	r0, [r7, #4]
 8006daa:	460b      	mov	r3, r1
 8006dac:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006dae:	2300      	movs	r3, #0
 8006db0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006dbe:	78fb      	ldrb	r3, [r7, #3]
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	d115      	bne.n	8006df0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006dd0:	200a      	movs	r0, #10
 8006dd2:	f7fa f94f 	bl	8001074 <HAL_Delay>
      ms += 10U;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	330a      	adds	r3, #10
 8006dda:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f000 fa25 	bl	800722c <USB_GetMode>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d01e      	beq.n	8006e26 <USB_SetCurrentMode+0x84>
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2bc7      	cmp	r3, #199	@ 0xc7
 8006dec:	d9f0      	bls.n	8006dd0 <USB_SetCurrentMode+0x2e>
 8006dee:	e01a      	b.n	8006e26 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006df0:	78fb      	ldrb	r3, [r7, #3]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d115      	bne.n	8006e22 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006e02:	200a      	movs	r0, #10
 8006e04:	f7fa f936 	bl	8001074 <HAL_Delay>
      ms += 10U;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	330a      	adds	r3, #10
 8006e0c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f000 fa0c 	bl	800722c <USB_GetMode>
 8006e14:	4603      	mov	r3, r0
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d005      	beq.n	8006e26 <USB_SetCurrentMode+0x84>
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2bc7      	cmp	r3, #199	@ 0xc7
 8006e1e:	d9f0      	bls.n	8006e02 <USB_SetCurrentMode+0x60>
 8006e20:	e001      	b.n	8006e26 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e005      	b.n	8006e32 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2bc8      	cmp	r3, #200	@ 0xc8
 8006e2a:	d101      	bne.n	8006e30 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e000      	b.n	8006e32 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006e30:	2300      	movs	r3, #0
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3710      	adds	r7, #16
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}
	...

08006e3c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e3c:	b084      	sub	sp, #16
 8006e3e:	b580      	push	{r7, lr}
 8006e40:	b086      	sub	sp, #24
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	6078      	str	r0, [r7, #4]
 8006e46:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006e4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006e56:	2300      	movs	r3, #0
 8006e58:	613b      	str	r3, [r7, #16]
 8006e5a:	e009      	b.n	8006e70 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006e5c:	687a      	ldr	r2, [r7, #4]
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	3340      	adds	r3, #64	@ 0x40
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	4413      	add	r3, r2
 8006e66:	2200      	movs	r2, #0
 8006e68:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	3301      	adds	r3, #1
 8006e6e:	613b      	str	r3, [r7, #16]
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	2b0e      	cmp	r3, #14
 8006e74:	d9f2      	bls.n	8006e5c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006e76:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d11c      	bne.n	8006eb8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	68fa      	ldr	r2, [r7, #12]
 8006e88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e8c:	f043 0302 	orr.w	r3, r3, #2
 8006e90:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e96:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	601a      	str	r2, [r3, #0]
 8006eb6:	e005      	b.n	8006ec4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ebc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006eca:	461a      	mov	r2, r3
 8006ecc:	2300      	movs	r3, #0
 8006ece:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006ed0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d10d      	bne.n	8006ef4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006ed8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d104      	bne.n	8006eea <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006ee0:	2100      	movs	r1, #0
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f000 f968 	bl	80071b8 <USB_SetDevSpeed>
 8006ee8:	e008      	b.n	8006efc <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006eea:	2101      	movs	r1, #1
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 f963 	bl	80071b8 <USB_SetDevSpeed>
 8006ef2:	e003      	b.n	8006efc <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006ef4:	2103      	movs	r1, #3
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 f95e 	bl	80071b8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006efc:	2110      	movs	r1, #16
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f000 f8fa 	bl	80070f8 <USB_FlushTxFifo>
 8006f04:	4603      	mov	r3, r0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d001      	beq.n	8006f0e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 f924 	bl	800715c <USB_FlushRxFifo>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d001      	beq.n	8006f1e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f24:	461a      	mov	r2, r3
 8006f26:	2300      	movs	r3, #0
 8006f28:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f30:	461a      	mov	r2, r3
 8006f32:	2300      	movs	r3, #0
 8006f34:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	2300      	movs	r3, #0
 8006f40:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f42:	2300      	movs	r3, #0
 8006f44:	613b      	str	r3, [r7, #16]
 8006f46:	e043      	b.n	8006fd0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	015a      	lsls	r2, r3, #5
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	4413      	add	r3, r2
 8006f50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f5a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f5e:	d118      	bne.n	8006f92 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d10a      	bne.n	8006f7c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	015a      	lsls	r2, r3, #5
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f72:	461a      	mov	r2, r3
 8006f74:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006f78:	6013      	str	r3, [r2, #0]
 8006f7a:	e013      	b.n	8006fa4 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	015a      	lsls	r2, r3, #5
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	4413      	add	r3, r2
 8006f84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f88:	461a      	mov	r2, r3
 8006f8a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006f8e:	6013      	str	r3, [r2, #0]
 8006f90:	e008      	b.n	8006fa4 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	015a      	lsls	r2, r3, #5
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	4413      	add	r3, r2
 8006f9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	015a      	lsls	r2, r3, #5
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	4413      	add	r3, r2
 8006fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	015a      	lsls	r2, r3, #5
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	4413      	add	r3, r2
 8006fbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006fc8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	3301      	adds	r3, #1
 8006fce:	613b      	str	r3, [r7, #16]
 8006fd0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d3b5      	bcc.n	8006f48 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006fdc:	2300      	movs	r3, #0
 8006fde:	613b      	str	r3, [r7, #16]
 8006fe0:	e043      	b.n	800706a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ff4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ff8:	d118      	bne.n	800702c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d10a      	bne.n	8007016 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	015a      	lsls	r2, r3, #5
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	4413      	add	r3, r2
 8007008:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800700c:	461a      	mov	r2, r3
 800700e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007012:	6013      	str	r3, [r2, #0]
 8007014:	e013      	b.n	800703e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	015a      	lsls	r2, r3, #5
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	4413      	add	r3, r2
 800701e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007022:	461a      	mov	r2, r3
 8007024:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007028:	6013      	str	r3, [r2, #0]
 800702a:	e008      	b.n	800703e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	015a      	lsls	r2, r3, #5
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	4413      	add	r3, r2
 8007034:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007038:	461a      	mov	r2, r3
 800703a:	2300      	movs	r3, #0
 800703c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	015a      	lsls	r2, r3, #5
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	4413      	add	r3, r2
 8007046:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800704a:	461a      	mov	r2, r3
 800704c:	2300      	movs	r3, #0
 800704e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	015a      	lsls	r2, r3, #5
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	4413      	add	r3, r2
 8007058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800705c:	461a      	mov	r2, r3
 800705e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007062:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	3301      	adds	r3, #1
 8007068:	613b      	str	r3, [r7, #16]
 800706a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800706e:	461a      	mov	r2, r3
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	4293      	cmp	r3, r2
 8007074:	d3b5      	bcc.n	8006fe2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	68fa      	ldr	r2, [r7, #12]
 8007080:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007084:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007088:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007096:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007098:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800709c:	2b00      	cmp	r3, #0
 800709e:	d105      	bne.n	80070ac <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	699b      	ldr	r3, [r3, #24]
 80070a4:	f043 0210 	orr.w	r2, r3, #16
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	699a      	ldr	r2, [r3, #24]
 80070b0:	4b0f      	ldr	r3, [pc, #60]	@ (80070f0 <USB_DevInit+0x2b4>)
 80070b2:	4313      	orrs	r3, r2
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80070b8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d005      	beq.n	80070cc <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	699b      	ldr	r3, [r3, #24]
 80070c4:	f043 0208 	orr.w	r2, r3, #8
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80070cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d105      	bne.n	80070e0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	699a      	ldr	r2, [r3, #24]
 80070d8:	4b06      	ldr	r3, [pc, #24]	@ (80070f4 <USB_DevInit+0x2b8>)
 80070da:	4313      	orrs	r3, r2
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80070e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	3718      	adds	r7, #24
 80070e6:	46bd      	mov	sp, r7
 80070e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80070ec:	b004      	add	sp, #16
 80070ee:	4770      	bx	lr
 80070f0:	803c3800 	.word	0x803c3800
 80070f4:	40000004 	.word	0x40000004

080070f8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b085      	sub	sp, #20
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007102:	2300      	movs	r3, #0
 8007104:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	3301      	adds	r3, #1
 800710a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007112:	d901      	bls.n	8007118 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007114:	2303      	movs	r3, #3
 8007116:	e01b      	b.n	8007150 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	691b      	ldr	r3, [r3, #16]
 800711c:	2b00      	cmp	r3, #0
 800711e:	daf2      	bge.n	8007106 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007120:	2300      	movs	r3, #0
 8007122:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	019b      	lsls	r3, r3, #6
 8007128:	f043 0220 	orr.w	r2, r3, #32
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	3301      	adds	r3, #1
 8007134:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800713c:	d901      	bls.n	8007142 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e006      	b.n	8007150 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	f003 0320 	and.w	r3, r3, #32
 800714a:	2b20      	cmp	r3, #32
 800714c:	d0f0      	beq.n	8007130 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800714e:	2300      	movs	r3, #0
}
 8007150:	4618      	mov	r0, r3
 8007152:	3714      	adds	r7, #20
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr

0800715c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800715c:	b480      	push	{r7}
 800715e:	b085      	sub	sp, #20
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007164:	2300      	movs	r3, #0
 8007166:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	3301      	adds	r3, #1
 800716c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007174:	d901      	bls.n	800717a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	e018      	b.n	80071ac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	691b      	ldr	r3, [r3, #16]
 800717e:	2b00      	cmp	r3, #0
 8007180:	daf2      	bge.n	8007168 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007182:	2300      	movs	r3, #0
 8007184:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2210      	movs	r2, #16
 800718a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	3301      	adds	r3, #1
 8007190:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007198:	d901      	bls.n	800719e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800719a:	2303      	movs	r3, #3
 800719c:	e006      	b.n	80071ac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	691b      	ldr	r3, [r3, #16]
 80071a2:	f003 0310 	and.w	r3, r3, #16
 80071a6:	2b10      	cmp	r3, #16
 80071a8:	d0f0      	beq.n	800718c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80071aa:	2300      	movs	r3, #0
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3714      	adds	r7, #20
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr

080071b8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b085      	sub	sp, #20
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	460b      	mov	r3, r1
 80071c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	78fb      	ldrb	r3, [r7, #3]
 80071d2:	68f9      	ldr	r1, [r7, #12]
 80071d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071d8:	4313      	orrs	r3, r2
 80071da:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80071dc:	2300      	movs	r3, #0
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3714      	adds	r7, #20
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr

080071ea <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80071ea:	b480      	push	{r7}
 80071ec:	b085      	sub	sp, #20
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	68fa      	ldr	r2, [r7, #12]
 8007200:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007204:	f023 0303 	bic.w	r3, r3, #3
 8007208:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007218:	f043 0302 	orr.w	r3, r3, #2
 800721c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800721e:	2300      	movs	r3, #0
}
 8007220:	4618      	mov	r0, r3
 8007222:	3714      	adds	r7, #20
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr

0800722c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	695b      	ldr	r3, [r3, #20]
 8007238:	f003 0301 	and.w	r3, r3, #1
}
 800723c:	4618      	mov	r0, r3
 800723e:	370c      	adds	r7, #12
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr

08007248 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007248:	b480      	push	{r7}
 800724a:	b085      	sub	sp, #20
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007250:	2300      	movs	r3, #0
 8007252:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	3301      	adds	r3, #1
 8007258:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007260:	d901      	bls.n	8007266 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007262:	2303      	movs	r3, #3
 8007264:	e01b      	b.n	800729e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	691b      	ldr	r3, [r3, #16]
 800726a:	2b00      	cmp	r3, #0
 800726c:	daf2      	bge.n	8007254 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800726e:	2300      	movs	r3, #0
 8007270:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	691b      	ldr	r3, [r3, #16]
 8007276:	f043 0201 	orr.w	r2, r3, #1
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	3301      	adds	r3, #1
 8007282:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800728a:	d901      	bls.n	8007290 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800728c:	2303      	movs	r3, #3
 800728e:	e006      	b.n	800729e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	691b      	ldr	r3, [r3, #16]
 8007294:	f003 0301 	and.w	r3, r3, #1
 8007298:	2b01      	cmp	r3, #1
 800729a:	d0f0      	beq.n	800727e <USB_CoreReset+0x36>

  return HAL_OK;
 800729c:	2300      	movs	r3, #0
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3714      	adds	r7, #20
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr

080072aa <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 80072aa:	b580      	push	{r7, lr}
 80072ac:	b084      	sub	sp, #16
 80072ae:	af00      	add	r7, sp, #0
 80072b0:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 fa48 	bl	8007748 <null_ptr_check>
 80072b8:	4603      	mov	r3, r0
 80072ba:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 80072bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d117      	bne.n	80072f4 <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 80072c4:	6879      	ldr	r1, [r7, #4]
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2201      	movs	r2, #1
 80072ca:	20d0      	movs	r0, #208	@ 0xd0
 80072cc:	f000 f818 	bl	8007300 <bmp2_get_regs>
 80072d0:	4603      	mov	r3, r0
 80072d2:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 80072d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d10b      	bne.n	80072f4 <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	781b      	ldrb	r3, [r3, #0]
 80072e0:	2b58      	cmp	r3, #88	@ 0x58
 80072e2:	d105      	bne.n	80072f0 <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	f000 fa7a 	bl	80077de <get_calib_param>
 80072ea:	4603      	mov	r3, r0
 80072ec:	73fb      	strb	r3, [r7, #15]
 80072ee:	e001      	b.n	80072f4 <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 80072f0:	23fc      	movs	r3, #252	@ 0xfc
 80072f2:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 80072f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3710      	adds	r7, #16
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}

08007300 <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8007300:	b590      	push	{r4, r7, lr}
 8007302:	b087      	sub	sp, #28
 8007304:	af00      	add	r7, sp, #0
 8007306:	60b9      	str	r1, [r7, #8]
 8007308:	607a      	str	r2, [r7, #4]
 800730a:	603b      	str	r3, [r7, #0]
 800730c:	4603      	mov	r3, r0
 800730e:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8007310:	6838      	ldr	r0, [r7, #0]
 8007312:	f000 fa19 	bl	8007748 <null_ptr_check>
 8007316:	4603      	mov	r3, r0
 8007318:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 800731a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d11e      	bne.n	8007360 <bmp2_get_regs+0x60>
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d01b      	beq.n	8007360 <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	785b      	ldrb	r3, [r3, #1]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d103      	bne.n	8007338 <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 8007330:	7bfb      	ldrb	r3, [r7, #15]
 8007332:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007336:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	68dc      	ldr	r4, [r3, #12]
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	7bf8      	ldrb	r0, [r7, #15]
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	68b9      	ldr	r1, [r7, #8]
 8007346:	47a0      	blx	r4
 8007348:	4603      	mov	r3, r0
 800734a:	461a      	mov	r2, r3
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d004      	beq.n	8007364 <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 800735a:	23fe      	movs	r3, #254	@ 0xfe
 800735c:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800735e:	e001      	b.n	8007364 <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8007360:	23ff      	movs	r3, #255	@ 0xff
 8007362:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8007364:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007368:	4618      	mov	r0, r3
 800736a:	371c      	adds	r7, #28
 800736c:	46bd      	mov	sp, r7
 800736e:	bd90      	pop	{r4, r7, pc}

08007370 <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8007370:	b590      	push	{r4, r7, lr}
 8007372:	b08b      	sub	sp, #44	@ 0x2c
 8007374:	af00      	add	r7, sp, #0
 8007376:	60f8      	str	r0, [r7, #12]
 8007378:	60b9      	str	r1, [r7, #8]
 800737a:	607a      	str	r2, [r7, #4]
 800737c:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2b04      	cmp	r3, #4
 8007382:	d901      	bls.n	8007388 <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 8007384:	2304      	movs	r3, #4
 8007386:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8007388:	6838      	ldr	r0, [r7, #0]
 800738a:	f000 f9dd 	bl	8007748 <null_ptr_check>
 800738e:	4603      	mov	r3, r0
 8007390:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8007394:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007398:	2b00      	cmp	r3, #0
 800739a:	d150      	bne.n	800743e <bmp2_set_regs+0xce>
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d04d      	beq.n	800743e <bmp2_set_regs+0xce>
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d04a      	beq.n	800743e <bmp2_set_regs+0xce>
    {
        if (len > 0)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d043      	beq.n	8007436 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	785b      	ldrb	r3, [r3, #1]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d114      	bne.n	80073e6 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80073bc:	2300      	movs	r3, #0
 80073be:	77fb      	strb	r3, [r7, #31]
 80073c0:	e00d      	b.n	80073de <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 80073c2:	7ffb      	ldrb	r3, [r7, #31]
 80073c4:	68fa      	ldr	r2, [r7, #12]
 80073c6:	4413      	add	r3, r2
 80073c8:	781a      	ldrb	r2, [r3, #0]
 80073ca:	7ffb      	ldrb	r3, [r7, #31]
 80073cc:	68f9      	ldr	r1, [r7, #12]
 80073ce:	440b      	add	r3, r1
 80073d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80073d4:	b2d2      	uxtb	r2, r2
 80073d6:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80073d8:	7ffb      	ldrb	r3, [r7, #31]
 80073da:	3301      	adds	r3, #1
 80073dc:	77fb      	strb	r3, [r7, #31]
 80073de:	7ffb      	ldrb	r3, [r7, #31]
 80073e0:	687a      	ldr	r2, [r7, #4]
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d8ed      	bhi.n	80073c2 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d90b      	bls.n	8007404 <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 80073ec:	f107 0114 	add.w	r1, r7, #20
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	68ba      	ldr	r2, [r7, #8]
 80073f4:	68f8      	ldr	r0, [r7, #12]
 80073f6:	f000 f9c7 	bl	8007788 <interleave_data>
                temp_len = ((len * 2) - 1);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	005b      	lsls	r3, r3, #1
 80073fe:	3b01      	subs	r3, #1
 8007400:	623b      	str	r3, [r7, #32]
 8007402:	e001      	b.n	8007408 <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	691c      	ldr	r4, [r3, #16]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	7818      	ldrb	r0, [r3, #0]
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	f107 0114 	add.w	r1, r7, #20
 8007418:	6a3a      	ldr	r2, [r7, #32]
 800741a:	47a0      	blx	r4
 800741c:	4603      	mov	r3, r0
 800741e:	461a      	mov	r2, r3
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d00b      	beq.n	8007446 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 800742e:	23fe      	movs	r3, #254	@ 0xfe
 8007430:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 8007434:	e007      	b.n	8007446 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 8007436:	23fd      	movs	r3, #253	@ 0xfd
 8007438:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 800743c:	e003      	b.n	8007446 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800743e:	23ff      	movs	r3, #255	@ 0xff
 8007440:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007444:	e000      	b.n	8007448 <bmp2_set_regs+0xd8>
        if (len > 0)
 8007446:	bf00      	nop
    }

    return rslt;
 8007448:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800744c:	4618      	mov	r0, r3
 800744e:	372c      	adds	r7, #44	@ 0x2c
 8007450:	46bd      	mov	sp, r7
 8007452:	bd90      	pop	{r4, r7, pc}

08007454 <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b084      	sub	sp, #16
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 800745c:	23e0      	movs	r3, #224	@ 0xe0
 800745e:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 8007460:	23b6      	movs	r3, #182	@ 0xb6
 8007462:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8007464:	f107 010d 	add.w	r1, r7, #13
 8007468:	f107 000e 	add.w	r0, r7, #14
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	f7ff ff7e 	bl	8007370 <bmp2_set_regs>
 8007474:	4603      	mov	r3, r0
 8007476:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8007478:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800747c:	4618      	mov	r0, r3
 800747e:	3710      	adds	r7, #16
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}

08007484 <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b084      	sub	sp, #16
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800748e:	2300      	movs	r3, #0
 8007490:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d02d      	beq.n	80074f4 <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8007498:	f107 010c 	add.w	r1, r7, #12
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	2202      	movs	r2, #2
 80074a0:	20f4      	movs	r0, #244	@ 0xf4
 80074a2:	f7ff ff2d 	bl	8007300 <bmp2_get_regs>
 80074a6:	4603      	mov	r3, r0
 80074a8:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 80074aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d122      	bne.n	80074f8 <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 80074b2:	7b3b      	ldrb	r3, [r7, #12]
 80074b4:	095b      	lsrs	r3, r3, #5
 80074b6:	b2da      	uxtb	r2, r3
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 80074bc:	7b3b      	ldrb	r3, [r7, #12]
 80074be:	109b      	asrs	r3, r3, #2
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	f003 0307 	and.w	r3, r3, #7
 80074c6:	b2da      	uxtb	r2, r3
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 80074cc:	7b7b      	ldrb	r3, [r7, #13]
 80074ce:	095b      	lsrs	r3, r3, #5
 80074d0:	b2da      	uxtb	r2, r3
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 80074d6:	7b7b      	ldrb	r3, [r7, #13]
 80074d8:	109b      	asrs	r3, r3, #2
 80074da:	b2db      	uxtb	r3, r3
 80074dc:	f003 0307 	and.w	r3, r3, #7
 80074e0:	b2da      	uxtb	r2, r3
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 80074e6:	7b7b      	ldrb	r3, [r7, #13]
 80074e8:	f003 0301 	and.w	r3, r3, #1
 80074ec:	b2da      	uxtb	r2, r3
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	715a      	strb	r2, [r3, #5]
 80074f2:	e001      	b.n	80074f8 <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80074f4:	23ff      	movs	r3, #255	@ 0xff
 80074f6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80074f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3710      	adds	r7, #16
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}

08007504 <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b082      	sub	sp, #8
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 800750e:	683a      	ldr	r2, [r7, #0]
 8007510:	6879      	ldr	r1, [r7, #4]
 8007512:	2000      	movs	r0, #0
 8007514:	f000 f9fe 	bl	8007914 <conf_sensor>
 8007518:	4603      	mov	r3, r0
}
 800751a:	4618      	mov	r0, r3
 800751c:	3708      	adds	r7, #8
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}

08007522 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 8007522:	b580      	push	{r7, lr}
 8007524:	b084      	sub	sp, #16
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
 800752a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d01b      	beq.n	800756a <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 8007532:	f107 010e 	add.w	r1, r7, #14
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	2201      	movs	r2, #1
 800753a:	20f3      	movs	r0, #243	@ 0xf3
 800753c:	f7ff fee0 	bl	8007300 <bmp2_get_regs>
 8007540:	4603      	mov	r3, r0
 8007542:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8007544:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d110      	bne.n	800756e <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 800754c:	7bbb      	ldrb	r3, [r7, #14]
 800754e:	10db      	asrs	r3, r3, #3
 8007550:	b2db      	uxtb	r3, r3
 8007552:	f003 0301 	and.w	r3, r3, #1
 8007556:	b2da      	uxtb	r2, r3
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 800755c:	7bbb      	ldrb	r3, [r7, #14]
 800755e:	f003 0301 	and.w	r3, r3, #1
 8007562:	b2da      	uxtb	r2, r3
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	705a      	strb	r2, [r3, #1]
 8007568:	e001      	b.n	800756e <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800756a:	23ff      	movs	r3, #255	@ 0xff
 800756c:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800756e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007572:	4618      	mov	r0, r3
 8007574:	3710      	adds	r7, #16
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}

0800757a <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800757a:	b580      	push	{r7, lr}
 800757c:	b086      	sub	sp, #24
 800757e:	af00      	add	r7, sp, #0
 8007580:	4603      	mov	r3, r0
 8007582:	60b9      	str	r1, [r7, #8]
 8007584:	607a      	str	r2, [r7, #4]
 8007586:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8007588:	7bfb      	ldrb	r3, [r7, #15]
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	68b9      	ldr	r1, [r7, #8]
 800758e:	4618      	mov	r0, r3
 8007590:	f000 f9c0 	bl	8007914 <conf_sensor>
 8007594:	4603      	mov	r3, r0
 8007596:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8007598:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800759c:	4618      	mov	r0, r3
 800759e:	3718      	adds	r7, #24
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b086      	sub	sp, #24
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 80075ae:	2300      	movs	r3, #0
 80075b0:	613b      	str	r3, [r7, #16]
 80075b2:	2300      	movs	r3, #0
 80075b4:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 80075b6:	f107 0308 	add.w	r3, r7, #8
 80075ba:	2200      	movs	r2, #0
 80075bc:	601a      	str	r2, [r3, #0]
 80075be:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d024      	beq.n	8007610 <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 80075c6:	f107 0110 	add.w	r1, r7, #16
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	2206      	movs	r2, #6
 80075ce:	20f7      	movs	r0, #247	@ 0xf7
 80075d0:	f7ff fe96 	bl	8007300 <bmp2_get_regs>
 80075d4:	4603      	mov	r3, r0
 80075d6:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80075d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d119      	bne.n	8007614 <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 80075e0:	f107 0208 	add.w	r2, r7, #8
 80075e4:	f107 0310 	add.w	r3, r7, #16
 80075e8:	4611      	mov	r1, r2
 80075ea:	4618      	mov	r0, r3
 80075ec:	f000 faba 	bl	8007b64 <parse_sensor_data>
 80075f0:	4603      	mov	r3, r0
 80075f2:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80075f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d10b      	bne.n	8007614 <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 80075fc:	f107 0308 	add.w	r3, r7, #8
 8007600:	683a      	ldr	r2, [r7, #0]
 8007602:	6879      	ldr	r1, [r7, #4]
 8007604:	4618      	mov	r0, r3
 8007606:	f000 f80b 	bl	8007620 <bmp2_compensate_data>
 800760a:	4603      	mov	r3, r0
 800760c:	75fb      	strb	r3, [r7, #23]
 800760e:	e001      	b.n	8007614 <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8007610:	23ff      	movs	r3, #255	@ 0xff
 8007612:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8007614:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007618:	4618      	mov	r0, r3
 800761a:	3718      	adds	r7, #24
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}

08007620 <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b086      	sub	sp, #24
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	f000 f88b 	bl	8007748 <null_ptr_check>
 8007632:	4603      	mov	r3, r0
 8007634:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 8007636:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d129      	bne.n	8007692 <bmp2_compensate_data+0x72>
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d026      	beq.n	8007692 <bmp2_compensate_data+0x72>
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d023      	beq.n	8007692 <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 800764a:	68b9      	ldr	r1, [r7, #8]
 800764c:	f04f 0200 	mov.w	r2, #0
 8007650:	f04f 0300 	mov.w	r3, #0
 8007654:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8007658:	68b9      	ldr	r1, [r7, #8]
 800765a:	f04f 0200 	mov.w	r2, #0
 800765e:	f04f 0300 	mov.w	r3, #0
 8007662:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	3308      	adds	r3, #8
 800766a:	687a      	ldr	r2, [r7, #4]
 800766c:	68f9      	ldr	r1, [r7, #12]
 800766e:	4618      	mov	r0, r3
 8007670:	f000 fabc 	bl	8007bec <compensate_temperature>
 8007674:	4603      	mov	r3, r0
 8007676:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8007678:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d10a      	bne.n	8007696 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	687a      	ldr	r2, [r7, #4]
 8007684:	68f9      	ldr	r1, [r7, #12]
 8007686:	4618      	mov	r0, r3
 8007688:	f000 fba6 	bl	8007dd8 <compensate_pressure>
 800768c:	4603      	mov	r3, r0
 800768e:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 8007690:	e001      	b.n	8007696 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8007692:	23ff      	movs	r3, #255	@ 0xff
 8007694:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8007696:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800769a:	4618      	mov	r0, r3
 800769c:	3718      	adds	r7, #24
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}
	...

080076a4 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 80076a4:	b5b0      	push	{r4, r5, r7, lr}
 80076a6:	b092      	sub	sp, #72	@ 0x48
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	60f8      	str	r0, [r7, #12]
 80076ac:	60b9      	str	r1, [r7, #8]
 80076ae:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 80076b0:	4b23      	ldr	r3, [pc, #140]	@ (8007740 <bmp2_compute_meas_time+0x9c>)
 80076b2:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80076b6:	461d      	mov	r5, r3
 80076b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80076ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80076bc:	682b      	ldr	r3, [r5, #0]
 80076be:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 80076c0:	4b20      	ldr	r3, [pc, #128]	@ (8007744 <bmp2_compute_meas_time+0xa0>)
 80076c2:	f107 0410 	add.w	r4, r7, #16
 80076c6:	461d      	mov	r5, r3
 80076c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80076ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80076cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80076d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 f837 	bl	8007748 <null_ptr_check>
 80076da:	4603      	mov	r3, r0
 80076dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 80076e0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d122      	bne.n	800772e <bmp2_compute_meas_time+0x8a>
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d01f      	beq.n	800772e <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	7e1b      	ldrb	r3, [r3, #24]
 80076f2:	2b03      	cmp	r3, #3
 80076f4:	d111      	bne.n	800771a <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	78db      	ldrb	r3, [r3, #3]
 80076fa:	009b      	lsls	r3, r3, #2
 80076fc:	3348      	adds	r3, #72	@ 0x48
 80076fe:	443b      	add	r3, r7
 8007700:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	789b      	ldrb	r3, [r3, #2]
 8007708:	009b      	lsls	r3, r3, #2
 800770a:	3348      	adds	r3, #72	@ 0x48
 800770c:	443b      	add	r3, r7
 800770e:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8007712:	441a      	add	r2, r3
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8007718:	e00c      	b.n	8007734 <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	78db      	ldrb	r3, [r3, #3]
 800771e:	009b      	lsls	r3, r3, #2
 8007720:	3348      	adds	r3, #72	@ 0x48
 8007722:	443b      	add	r3, r7
 8007724:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 800772c:	e002      	b.n	8007734 <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800772e:	23ff      	movs	r3, #255	@ 0xff
 8007730:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 8007734:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8007738:	4618      	mov	r0, r3
 800773a:	3748      	adds	r7, #72	@ 0x48
 800773c:	46bd      	mov	sp, r7
 800773e:	bdb0      	pop	{r4, r5, r7, pc}
 8007740:	0800c620 	.word	0x0800c620
 8007744:	0800c634 	.word	0x0800c634

08007748 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 8007748:	b480      	push	{r7}
 800774a:	b085      	sub	sp, #20
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d00b      	beq.n	800776e <null_ptr_check+0x26>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d007      	beq.n	800776e <null_ptr_check+0x26>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	691b      	ldr	r3, [r3, #16]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d003      	beq.n	800776e <null_ptr_check+0x26>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	695b      	ldr	r3, [r3, #20]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d102      	bne.n	8007774 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 800776e:	23ff      	movs	r3, #255	@ 0xff
 8007770:	73fb      	strb	r3, [r7, #15]
 8007772:	e001      	b.n	8007778 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 8007774:	2300      	movs	r3, #0
 8007776:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8007778:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800777c:	4618      	mov	r0, r3
 800777e:	3714      	adds	r7, #20
 8007780:	46bd      	mov	sp, r7
 8007782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007786:	4770      	bx	lr

08007788 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8007788:	b480      	push	{r7}
 800778a:	b087      	sub	sp, #28
 800778c:	af00      	add	r7, sp, #0
 800778e:	60f8      	str	r0, [r7, #12]
 8007790:	60b9      	str	r1, [r7, #8]
 8007792:	607a      	str	r2, [r7, #4]
 8007794:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8007796:	2301      	movs	r3, #1
 8007798:	617b      	str	r3, [r7, #20]
 800779a:	e015      	b.n	80077c8 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 800779c:	68fa      	ldr	r2, [r7, #12]
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	441a      	add	r2, r3
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	005b      	lsls	r3, r3, #1
 80077a6:	3b01      	subs	r3, #1
 80077a8:	68b9      	ldr	r1, [r7, #8]
 80077aa:	440b      	add	r3, r1
 80077ac:	7812      	ldrb	r2, [r2, #0]
 80077ae:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	441a      	add	r2, r3
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	005b      	lsls	r3, r3, #1
 80077ba:	68b9      	ldr	r1, [r7, #8]
 80077bc:	440b      	add	r3, r1
 80077be:	7812      	ldrb	r2, [r2, #0]
 80077c0:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	3301      	adds	r3, #1
 80077c6:	617b      	str	r3, [r7, #20]
 80077c8:	697a      	ldr	r2, [r7, #20]
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d3e5      	bcc.n	800779c <interleave_data+0x14>
    }
}
 80077d0:	bf00      	nop
 80077d2:	bf00      	nop
 80077d4:	371c      	adds	r7, #28
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr

080077de <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 80077de:	b580      	push	{r7, lr}
 80077e0:	b08a      	sub	sp, #40	@ 0x28
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 80077e6:	2300      	movs	r3, #0
 80077e8:	60fb      	str	r3, [r7, #12]
 80077ea:	f107 0310 	add.w	r3, r7, #16
 80077ee:	2200      	movs	r2, #0
 80077f0:	601a      	str	r2, [r3, #0]
 80077f2:	605a      	str	r2, [r3, #4]
 80077f4:	609a      	str	r2, [r3, #8]
 80077f6:	60da      	str	r2, [r3, #12]
 80077f8:	611a      	str	r2, [r3, #16]
 80077fa:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 80077fc:	f107 010c 	add.w	r1, r7, #12
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2219      	movs	r2, #25
 8007804:	2088      	movs	r0, #136	@ 0x88
 8007806:	f7ff fd7b 	bl	8007300 <bmp2_get_regs>
 800780a:	4603      	mov	r3, r0
 800780c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP2_OK)
 8007810:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007814:	2b00      	cmp	r3, #0
 8007816:	d177      	bne.n	8007908 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8007818:	7b7b      	ldrb	r3, [r7, #13]
 800781a:	021b      	lsls	r3, r3, #8
 800781c:	b21a      	sxth	r2, r3
 800781e:	7b3b      	ldrb	r3, [r7, #12]
 8007820:	b21b      	sxth	r3, r3
 8007822:	4313      	orrs	r3, r2
 8007824:	b21b      	sxth	r3, r3
 8007826:	b29a      	uxth	r2, r3
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 800782c:	7bfb      	ldrb	r3, [r7, #15]
 800782e:	021b      	lsls	r3, r3, #8
 8007830:	b21a      	sxth	r2, r3
 8007832:	7bbb      	ldrb	r3, [r7, #14]
 8007834:	b21b      	sxth	r3, r3
 8007836:	4313      	orrs	r3, r2
 8007838:	b21a      	sxth	r2, r3
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 800783e:	7c7b      	ldrb	r3, [r7, #17]
 8007840:	021b      	lsls	r3, r3, #8
 8007842:	b21a      	sxth	r2, r3
 8007844:	7c3b      	ldrb	r3, [r7, #16]
 8007846:	b21b      	sxth	r3, r3
 8007848:	4313      	orrs	r3, r2
 800784a:	b21a      	sxth	r2, r3
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 8007850:	7cfb      	ldrb	r3, [r7, #19]
 8007852:	021b      	lsls	r3, r3, #8
 8007854:	b21a      	sxth	r2, r3
 8007856:	7cbb      	ldrb	r3, [r7, #18]
 8007858:	b21b      	sxth	r3, r3
 800785a:	4313      	orrs	r3, r2
 800785c:	b21b      	sxth	r3, r3
 800785e:	b29a      	uxth	r2, r3
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	845a      	strh	r2, [r3, #34]	@ 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 8007864:	7d7b      	ldrb	r3, [r7, #21]
 8007866:	021b      	lsls	r3, r3, #8
 8007868:	b21a      	sxth	r2, r3
 800786a:	7d3b      	ldrb	r3, [r7, #20]
 800786c:	b21b      	sxth	r3, r3
 800786e:	4313      	orrs	r3, r2
 8007870:	b21a      	sxth	r2, r3
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 8007876:	7dfb      	ldrb	r3, [r7, #23]
 8007878:	021b      	lsls	r3, r3, #8
 800787a:	b21a      	sxth	r2, r3
 800787c:	7dbb      	ldrb	r3, [r7, #22]
 800787e:	b21b      	sxth	r3, r3
 8007880:	4313      	orrs	r3, r2
 8007882:	b21a      	sxth	r2, r3
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8007888:	7e7b      	ldrb	r3, [r7, #25]
 800788a:	021b      	lsls	r3, r3, #8
 800788c:	b21a      	sxth	r2, r3
 800788e:	7e3b      	ldrb	r3, [r7, #24]
 8007890:	b21b      	sxth	r3, r3
 8007892:	4313      	orrs	r3, r2
 8007894:	b21a      	sxth	r2, r3
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	851a      	strh	r2, [r3, #40]	@ 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 800789a:	7efb      	ldrb	r3, [r7, #27]
 800789c:	021b      	lsls	r3, r3, #8
 800789e:	b21a      	sxth	r2, r3
 80078a0:	7ebb      	ldrb	r3, [r7, #26]
 80078a2:	b21b      	sxth	r3, r3
 80078a4:	4313      	orrs	r3, r2
 80078a6:	b21a      	sxth	r2, r3
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 80078ac:	7f7b      	ldrb	r3, [r7, #29]
 80078ae:	021b      	lsls	r3, r3, #8
 80078b0:	b21a      	sxth	r2, r3
 80078b2:	7f3b      	ldrb	r3, [r7, #28]
 80078b4:	b21b      	sxth	r3, r3
 80078b6:	4313      	orrs	r3, r2
 80078b8:	b21a      	sxth	r2, r3
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 80078be:	7ffb      	ldrb	r3, [r7, #31]
 80078c0:	021b      	lsls	r3, r3, #8
 80078c2:	b21a      	sxth	r2, r3
 80078c4:	7fbb      	ldrb	r3, [r7, #30]
 80078c6:	b21b      	sxth	r3, r3
 80078c8:	4313      	orrs	r3, r2
 80078ca:	b21a      	sxth	r2, r3
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	85da      	strh	r2, [r3, #46]	@ 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 80078d0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80078d4:	021b      	lsls	r3, r3, #8
 80078d6:	b21a      	sxth	r2, r3
 80078d8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80078dc:	b21b      	sxth	r3, r3
 80078de:	4313      	orrs	r3, r2
 80078e0:	b21a      	sxth	r2, r3
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 80078e6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80078ea:	021b      	lsls	r3, r3, #8
 80078ec:	b21a      	sxth	r2, r3
 80078ee:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80078f2:	b21b      	sxth	r3, r3
 80078f4:	4313      	orrs	r3, r2
 80078f6:	b21a      	sxth	r2, r3
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 80078fc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007900:	b25a      	sxtb	r2, r3
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    return rslt;
 8007908:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800790c:	4618      	mov	r0, r3
 800790e:	3728      	adds	r7, #40	@ 0x28
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}

08007914 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b086      	sub	sp, #24
 8007918:	af00      	add	r7, sp, #0
 800791a:	4603      	mov	r3, r0
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	607a      	str	r2, [r7, #4]
 8007920:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8007922:	2300      	movs	r3, #0
 8007924:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 8007926:	f24f 53f4 	movw	r3, #62964	@ 0xf5f4
 800792a:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d074      	beq.n	8007a1c <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8007932:	f107 0114 	add.w	r1, r7, #20
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2202      	movs	r2, #2
 800793a:	20f4      	movs	r0, #244	@ 0xf4
 800793c:	f7ff fce0 	bl	8007300 <bmp2_get_regs>
 8007940:	4603      	mov	r3, r0
 8007942:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8007944:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d169      	bne.n	8007a20 <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f7ff fd81 	bl	8007454 <bmp2_soft_reset>
 8007952:	4603      	mov	r3, r0
 8007954:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8007956:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d160      	bne.n	8007a20 <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 800795e:	f107 0314 	add.w	r3, r7, #20
 8007962:	68b9      	ldr	r1, [r7, #8]
 8007964:	4618      	mov	r0, r3
 8007966:	f000 f861 	bl	8007a2c <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 800796a:	7d7b      	ldrb	r3, [r7, #21]
 800796c:	b25b      	sxtb	r3, r3
 800796e:	f003 031f 	and.w	r3, r3, #31
 8007972:	b25a      	sxtb	r2, r3
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	789b      	ldrb	r3, [r3, #2]
 8007978:	015b      	lsls	r3, r3, #5
 800797a:	b25b      	sxtb	r3, r3
 800797c:	4313      	orrs	r3, r2
 800797e:	b25b      	sxtb	r3, r3
 8007980:	b2db      	uxtb	r3, r3
 8007982:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 8007984:	7d7b      	ldrb	r3, [r7, #21]
 8007986:	b25b      	sxtb	r3, r3
 8007988:	f023 031c 	bic.w	r3, r3, #28
 800798c:	b25a      	sxtb	r2, r3
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	791b      	ldrb	r3, [r3, #4]
 8007992:	009b      	lsls	r3, r3, #2
 8007994:	b25b      	sxtb	r3, r3
 8007996:	f003 031c 	and.w	r3, r3, #28
 800799a:	b25b      	sxtb	r3, r3
 800799c:	4313      	orrs	r3, r2
 800799e:	b25b      	sxtb	r3, r3
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 80079a4:	7d7b      	ldrb	r3, [r7, #21]
 80079a6:	b25b      	sxtb	r3, r3
 80079a8:	f023 0301 	bic.w	r3, r3, #1
 80079ac:	b25a      	sxtb	r2, r3
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	795b      	ldrb	r3, [r3, #5]
 80079b2:	b25b      	sxtb	r3, r3
 80079b4:	f003 0301 	and.w	r3, r3, #1
 80079b8:	b25b      	sxtb	r3, r3
 80079ba:	4313      	orrs	r3, r2
 80079bc:	b25b      	sxtb	r3, r3
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 80079c2:	f107 0114 	add.w	r1, r7, #20
 80079c6:	f107 0010 	add.w	r0, r7, #16
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2202      	movs	r2, #2
 80079ce:	f7ff fccf 	bl	8007370 <bmp2_set_regs>
 80079d2:	4603      	mov	r3, r0
 80079d4:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 80079d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d120      	bne.n	8007a20 <conf_sensor+0x10c>
 80079de:	7bfb      	ldrb	r3, [r7, #15]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d01d      	beq.n	8007a20 <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	7bfa      	ldrb	r2, [r7, #15]
 80079e8:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 80079ea:	7d3b      	ldrb	r3, [r7, #20]
 80079ec:	b25b      	sxtb	r3, r3
 80079ee:	f023 0303 	bic.w	r3, r3, #3
 80079f2:	b25a      	sxtb	r2, r3
 80079f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079f8:	f003 0303 	and.w	r3, r3, #3
 80079fc:	b25b      	sxtb	r3, r3
 80079fe:	4313      	orrs	r3, r2
 8007a00:	b25b      	sxtb	r3, r3
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 8007a06:	f107 0114 	add.w	r1, r7, #20
 8007a0a:	f107 0010 	add.w	r0, r7, #16
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2201      	movs	r2, #1
 8007a12:	f7ff fcad 	bl	8007370 <bmp2_set_regs>
 8007a16:	4603      	mov	r3, r0
 8007a18:	75fb      	strb	r3, [r7, #23]
 8007a1a:	e001      	b.n	8007a20 <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8007a1c:	23ff      	movs	r3, #255	@ 0xff
 8007a1e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8007a20:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	3718      	adds	r7, #24
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b083      	sub	sp, #12
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	78db      	ldrb	r3, [r3, #3]
 8007a3a:	2b04      	cmp	r3, #4
 8007a3c:	f200 808b 	bhi.w	8007b56 <set_os_mode+0x12a>
 8007a40:	a201      	add	r2, pc, #4	@ (adr r2, 8007a48 <set_os_mode+0x1c>)
 8007a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a46:	bf00      	nop
 8007a48:	08007a5d 	.word	0x08007a5d
 8007a4c:	08007a8f 	.word	0x08007a8f
 8007a50:	08007ac1 	.word	0x08007ac1
 8007a54:	08007af3 	.word	0x08007af3
 8007a58:	08007b25 	.word	0x08007b25
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	781b      	ldrb	r3, [r3, #0]
 8007a60:	b25b      	sxtb	r3, r3
 8007a62:	f003 031f 	and.w	r3, r3, #31
 8007a66:	b25b      	sxtb	r3, r3
 8007a68:	f043 0320 	orr.w	r3, r3, #32
 8007a6c:	b25b      	sxtb	r3, r3
 8007a6e:	b2da      	uxtb	r2, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	781b      	ldrb	r3, [r3, #0]
 8007a78:	b25b      	sxtb	r3, r3
 8007a7a:	f023 031c 	bic.w	r3, r3, #28
 8007a7e:	b25b      	sxtb	r3, r3
 8007a80:	f043 0304 	orr.w	r3, r3, #4
 8007a84:	b25b      	sxtb	r3, r3
 8007a86:	b2da      	uxtb	r2, r3
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	701a      	strb	r2, [r3, #0]
            break;
 8007a8c:	e064      	b.n	8007b58 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	781b      	ldrb	r3, [r3, #0]
 8007a92:	b25b      	sxtb	r3, r3
 8007a94:	f003 031f 	and.w	r3, r3, #31
 8007a98:	b25b      	sxtb	r3, r3
 8007a9a:	f043 0320 	orr.w	r3, r3, #32
 8007a9e:	b25b      	sxtb	r3, r3
 8007aa0:	b2da      	uxtb	r2, r3
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	781b      	ldrb	r3, [r3, #0]
 8007aaa:	b25b      	sxtb	r3, r3
 8007aac:	f023 031c 	bic.w	r3, r3, #28
 8007ab0:	b25b      	sxtb	r3, r3
 8007ab2:	f043 0308 	orr.w	r3, r3, #8
 8007ab6:	b25b      	sxtb	r3, r3
 8007ab8:	b2da      	uxtb	r2, r3
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	701a      	strb	r2, [r3, #0]
            break;
 8007abe:	e04b      	b.n	8007b58 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	781b      	ldrb	r3, [r3, #0]
 8007ac4:	b25b      	sxtb	r3, r3
 8007ac6:	f003 031f 	and.w	r3, r3, #31
 8007aca:	b25b      	sxtb	r3, r3
 8007acc:	f043 0320 	orr.w	r3, r3, #32
 8007ad0:	b25b      	sxtb	r3, r3
 8007ad2:	b2da      	uxtb	r2, r3
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	781b      	ldrb	r3, [r3, #0]
 8007adc:	b25b      	sxtb	r3, r3
 8007ade:	f023 031c 	bic.w	r3, r3, #28
 8007ae2:	b25b      	sxtb	r3, r3
 8007ae4:	f043 030c 	orr.w	r3, r3, #12
 8007ae8:	b25b      	sxtb	r3, r3
 8007aea:	b2da      	uxtb	r2, r3
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	701a      	strb	r2, [r3, #0]
            break;
 8007af0:	e032      	b.n	8007b58 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	781b      	ldrb	r3, [r3, #0]
 8007af6:	b25b      	sxtb	r3, r3
 8007af8:	f003 031f 	and.w	r3, r3, #31
 8007afc:	b25b      	sxtb	r3, r3
 8007afe:	f043 0320 	orr.w	r3, r3, #32
 8007b02:	b25b      	sxtb	r3, r3
 8007b04:	b2da      	uxtb	r2, r3
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	781b      	ldrb	r3, [r3, #0]
 8007b0e:	b25b      	sxtb	r3, r3
 8007b10:	f023 031c 	bic.w	r3, r3, #28
 8007b14:	b25b      	sxtb	r3, r3
 8007b16:	f043 0310 	orr.w	r3, r3, #16
 8007b1a:	b25b      	sxtb	r3, r3
 8007b1c:	b2da      	uxtb	r2, r3
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	701a      	strb	r2, [r3, #0]
            break;
 8007b22:	e019      	b.n	8007b58 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	781b      	ldrb	r3, [r3, #0]
 8007b28:	b25b      	sxtb	r3, r3
 8007b2a:	f003 031f 	and.w	r3, r3, #31
 8007b2e:	b25b      	sxtb	r3, r3
 8007b30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b34:	b25b      	sxtb	r3, r3
 8007b36:	b2da      	uxtb	r2, r3
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	781b      	ldrb	r3, [r3, #0]
 8007b40:	b25b      	sxtb	r3, r3
 8007b42:	f023 031c 	bic.w	r3, r3, #28
 8007b46:	b25b      	sxtb	r3, r3
 8007b48:	f043 0314 	orr.w	r3, r3, #20
 8007b4c:	b25b      	sxtb	r3, r3
 8007b4e:	b2da      	uxtb	r2, r3
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	701a      	strb	r2, [r3, #0]
            break;
 8007b54:	e000      	b.n	8007b58 <set_os_mode+0x12c>
        default:
            break;
 8007b56:	bf00      	nop
    }
}
 8007b58:	bf00      	nop
 8007b5a:	370c      	adds	r7, #12
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr

08007b64 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b086      	sub	sp, #24
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
 8007b6c:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	781b      	ldrb	r3, [r3, #0]
 8007b72:	031b      	lsls	r3, r3, #12
 8007b74:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	3301      	adds	r3, #1
 8007b7a:	781b      	ldrb	r3, [r3, #0]
 8007b7c:	011b      	lsls	r3, r3, #4
 8007b7e:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	3302      	adds	r3, #2
 8007b84:	781b      	ldrb	r3, [r3, #0]
 8007b86:	091b      	lsrs	r3, r3, #4
 8007b88:	b2db      	uxtb	r3, r3
 8007b8a:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8007b8c:	697a      	ldr	r2, [r7, #20]
 8007b8e:	693b      	ldr	r3, [r7, #16]
 8007b90:	431a      	orrs	r2, r3
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	431a      	orrs	r2, r3
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	3303      	adds	r3, #3
 8007b9e:	781b      	ldrb	r3, [r3, #0]
 8007ba0:	031b      	lsls	r3, r3, #12
 8007ba2:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	3304      	adds	r3, #4
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	011b      	lsls	r3, r3, #4
 8007bac:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	3305      	adds	r3, #5
 8007bb2:	781b      	ldrb	r3, [r3, #0]
 8007bb4:	091b      	lsrs	r3, r3, #4
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8007bba:	697a      	ldr	r2, [r7, #20]
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	431a      	orrs	r2, r3
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	685b      	ldr	r3, [r3, #4]
 8007bd2:	4619      	mov	r1, r3
 8007bd4:	4610      	mov	r0, r2
 8007bd6:	f000 fae3 	bl	80081a0 <st_check_boundaries>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	72fb      	strb	r3, [r7, #11]

    return rslt;
 8007bde:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3718      	adds	r7, #24
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}
	...

08007bec <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8007bec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007bf0:	b08c      	sub	sp, #48	@ 0x30
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	60f8      	str	r0, [r7, #12]
 8007bf6:	60b9      	str	r1, [r7, #8]
 8007bf8:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4618      	mov	r0, r3
 8007c06:	f7f8 fcad 	bl	8000564 <__aeabi_i2d>
 8007c0a:	f04f 0200 	mov.w	r2, #0
 8007c0e:	4b6c      	ldr	r3, [pc, #432]	@ (8007dc0 <compensate_temperature+0x1d4>)
 8007c10:	f7f8 fe3c 	bl	800088c <__aeabi_ddiv>
 8007c14:	4602      	mov	r2, r0
 8007c16:	460b      	mov	r3, r1
 8007c18:	4614      	mov	r4, r2
 8007c1a:	461d      	mov	r5, r3
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	8b9b      	ldrh	r3, [r3, #28]
 8007c20:	4618      	mov	r0, r3
 8007c22:	f7f8 fc8f 	bl	8000544 <__aeabi_ui2d>
 8007c26:	f04f 0200 	mov.w	r2, #0
 8007c2a:	4b66      	ldr	r3, [pc, #408]	@ (8007dc4 <compensate_temperature+0x1d8>)
 8007c2c:	f7f8 fe2e 	bl	800088c <__aeabi_ddiv>
 8007c30:	4602      	mov	r2, r0
 8007c32:	460b      	mov	r3, r1
 8007c34:	4620      	mov	r0, r4
 8007c36:	4629      	mov	r1, r5
 8007c38:	f7f8 fb46 	bl	80002c8 <__aeabi_dsub>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	460b      	mov	r3, r1
 8007c40:	4614      	mov	r4, r2
 8007c42:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f7f8 fc8a 	bl	8000564 <__aeabi_i2d>
 8007c50:	4602      	mov	r2, r0
 8007c52:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8007c54:	4620      	mov	r0, r4
 8007c56:	4629      	mov	r1, r5
 8007c58:	f7f8 fcee 	bl	8000638 <__aeabi_dmul>
 8007c5c:	4602      	mov	r2, r0
 8007c5e:	460b      	mov	r3, r1
 8007c60:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f7f8 fc7b 	bl	8000564 <__aeabi_i2d>
 8007c6e:	f04f 0200 	mov.w	r2, #0
 8007c72:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8007c76:	f7f8 fe09 	bl	800088c <__aeabi_ddiv>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	460b      	mov	r3, r1
 8007c7e:	4614      	mov	r4, r2
 8007c80:	461d      	mov	r5, r3
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	8b9b      	ldrh	r3, [r3, #28]
 8007c86:	4618      	mov	r0, r3
 8007c88:	f7f8 fc5c 	bl	8000544 <__aeabi_ui2d>
 8007c8c:	f04f 0200 	mov.w	r2, #0
 8007c90:	4b4d      	ldr	r3, [pc, #308]	@ (8007dc8 <compensate_temperature+0x1dc>)
 8007c92:	f7f8 fdfb 	bl	800088c <__aeabi_ddiv>
 8007c96:	4602      	mov	r2, r0
 8007c98:	460b      	mov	r3, r1
 8007c9a:	4620      	mov	r0, r4
 8007c9c:	4629      	mov	r1, r5
 8007c9e:	f7f8 fb13 	bl	80002c8 <__aeabi_dsub>
 8007ca2:	4602      	mov	r2, r0
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	4614      	mov	r4, r2
 8007ca8:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f7f8 fc58 	bl	8000564 <__aeabi_i2d>
 8007cb4:	f04f 0200 	mov.w	r2, #0
 8007cb8:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8007cbc:	f7f8 fde6 	bl	800088c <__aeabi_ddiv>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	460b      	mov	r3, r1
 8007cc4:	4690      	mov	r8, r2
 8007cc6:	4699      	mov	r9, r3
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	8b9b      	ldrh	r3, [r3, #28]
 8007ccc:	4618      	mov	r0, r3
 8007cce:	f7f8 fc39 	bl	8000544 <__aeabi_ui2d>
 8007cd2:	f04f 0200 	mov.w	r2, #0
 8007cd6:	4b3c      	ldr	r3, [pc, #240]	@ (8007dc8 <compensate_temperature+0x1dc>)
 8007cd8:	f7f8 fdd8 	bl	800088c <__aeabi_ddiv>
 8007cdc:	4602      	mov	r2, r0
 8007cde:	460b      	mov	r3, r1
 8007ce0:	4640      	mov	r0, r8
 8007ce2:	4649      	mov	r1, r9
 8007ce4:	f7f8 faf0 	bl	80002c8 <__aeabi_dsub>
 8007ce8:	4602      	mov	r2, r0
 8007cea:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8007cec:	4620      	mov	r0, r4
 8007cee:	4629      	mov	r1, r5
 8007cf0:	f7f8 fca2 	bl	8000638 <__aeabi_dmul>
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	460b      	mov	r3, r1
 8007cf8:	4614      	mov	r4, r2
 8007cfa:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8007d02:	4618      	mov	r0, r3
 8007d04:	f7f8 fc2e 	bl	8000564 <__aeabi_i2d>
 8007d08:	4602      	mov	r2, r0
 8007d0a:	460b      	mov	r3, r1
    var2 =
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	4629      	mov	r1, r5
 8007d10:	f7f8 fc92 	bl	8000638 <__aeabi_dmul>
 8007d14:	4602      	mov	r2, r0
 8007d16:	460b      	mov	r3, r1
 8007d18:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8007d1c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007d20:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007d24:	f7f8 fad2 	bl	80002cc <__adddf3>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	460b      	mov	r3, r1
 8007d2c:	4610      	mov	r0, r2
 8007d2e:	4619      	mov	r1, r3
 8007d30:	f7f8 ff32 	bl	8000b98 <__aeabi_d2iz>
 8007d34:	4602      	mov	r2, r0
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	639a      	str	r2, [r3, #56]	@ 0x38
    temperature = (var1 + var2) / 5120.0;
 8007d3a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007d3e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007d42:	f7f8 fac3 	bl	80002cc <__adddf3>
 8007d46:	4602      	mov	r2, r0
 8007d48:	460b      	mov	r3, r1
 8007d4a:	4610      	mov	r0, r2
 8007d4c:	4619      	mov	r1, r3
 8007d4e:	f04f 0200 	mov.w	r2, #0
 8007d52:	4b1e      	ldr	r3, [pc, #120]	@ (8007dcc <compensate_temperature+0x1e0>)
 8007d54:	f7f8 fd9a 	bl	800088c <__aeabi_ddiv>
 8007d58:	4602      	mov	r2, r0
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8007d60:	f04f 0200 	mov.w	r2, #0
 8007d64:	4b1a      	ldr	r3, [pc, #104]	@ (8007dd0 <compensate_temperature+0x1e4>)
 8007d66:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007d6a:	f7f8 fed7 	bl	8000b1c <__aeabi_dcmplt>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d007      	beq.n	8007d84 <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8007d74:	f04f 0200 	mov.w	r2, #0
 8007d78:	4b15      	ldr	r3, [pc, #84]	@ (8007dd0 <compensate_temperature+0x1e4>)
 8007d7a:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8007d84:	f04f 0200 	mov.w	r2, #0
 8007d88:	4b12      	ldr	r3, [pc, #72]	@ (8007dd4 <compensate_temperature+0x1e8>)
 8007d8a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007d8e:	f7f8 fee3 	bl	8000b58 <__aeabi_dcmpgt>
 8007d92:	4603      	mov	r3, r0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d007      	beq.n	8007da8 <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8007d98:	f04f 0200 	mov.w	r2, #0
 8007d9c:	4b0d      	ldr	r3, [pc, #52]	@ (8007dd4 <compensate_temperature+0x1e8>)
 8007d9e:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8007da2:	2302      	movs	r3, #2
 8007da4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*comp_temperature) = temperature;
 8007da8:	68f9      	ldr	r1, [r7, #12]
 8007daa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007dae:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8007db2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3730      	adds	r7, #48	@ 0x30
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007dc0:	40d00000 	.word	0x40d00000
 8007dc4:	40900000 	.word	0x40900000
 8007dc8:	40c00000 	.word	0x40c00000
 8007dcc:	40b40000 	.word	0x40b40000
 8007dd0:	c0440000 	.word	0xc0440000
 8007dd4:	40554000 	.word	0x40554000

08007dd8 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8007dd8:	b5b0      	push	{r4, r5, r7, lr}
 8007dda:	b08c      	sub	sp, #48	@ 0x30
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	60f8      	str	r0, [r7, #12]
 8007de0:	60b9      	str	r1, [r7, #8]
 8007de2:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8007de4:	2300      	movs	r3, #0
 8007de6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double pressure = 0.0;
 8007dea:	f04f 0200 	mov.w	r2, #0
 8007dee:	f04f 0300 	mov.w	r3, #0
 8007df2:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f7f8 fbb2 	bl	8000564 <__aeabi_i2d>
 8007e00:	f04f 0200 	mov.w	r2, #0
 8007e04:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007e08:	f7f8 fd40 	bl	800088c <__aeabi_ddiv>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	460b      	mov	r3, r1
 8007e10:	4610      	mov	r0, r2
 8007e12:	4619      	mov	r1, r3
 8007e14:	f04f 0200 	mov.w	r2, #0
 8007e18:	4bcb      	ldr	r3, [pc, #812]	@ (8008148 <compensate_pressure+0x370>)
 8007e1a:	f7f8 fa55 	bl	80002c8 <__aeabi_dsub>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	460b      	mov	r3, r1
 8007e22:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8007e26:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007e2a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007e2e:	f7f8 fc03 	bl	8000638 <__aeabi_dmul>
 8007e32:	4602      	mov	r2, r0
 8007e34:	460b      	mov	r3, r1
 8007e36:	4614      	mov	r4, r2
 8007e38:	461d      	mov	r5, r3
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8007e40:	4618      	mov	r0, r3
 8007e42:	f7f8 fb8f 	bl	8000564 <__aeabi_i2d>
 8007e46:	4602      	mov	r2, r0
 8007e48:	460b      	mov	r3, r1
 8007e4a:	4620      	mov	r0, r4
 8007e4c:	4629      	mov	r1, r5
 8007e4e:	f7f8 fbf3 	bl	8000638 <__aeabi_dmul>
 8007e52:	4602      	mov	r2, r0
 8007e54:	460b      	mov	r3, r1
 8007e56:	4610      	mov	r0, r2
 8007e58:	4619      	mov	r1, r3
 8007e5a:	f04f 0200 	mov.w	r2, #0
 8007e5e:	4bbb      	ldr	r3, [pc, #748]	@ (800814c <compensate_pressure+0x374>)
 8007e60:	f7f8 fd14 	bl	800088c <__aeabi_ddiv>
 8007e64:	4602      	mov	r2, r0
 8007e66:	460b      	mov	r3, r1
 8007e68:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7f8 fb76 	bl	8000564 <__aeabi_i2d>
 8007e78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007e7c:	f7f8 fbdc 	bl	8000638 <__aeabi_dmul>
 8007e80:	4602      	mov	r2, r0
 8007e82:	460b      	mov	r3, r1
 8007e84:	4610      	mov	r0, r2
 8007e86:	4619      	mov	r1, r3
 8007e88:	4602      	mov	r2, r0
 8007e8a:	460b      	mov	r3, r1
 8007e8c:	f7f8 fa1e 	bl	80002cc <__adddf3>
 8007e90:	4602      	mov	r2, r0
 8007e92:	460b      	mov	r3, r1
 8007e94:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007e98:	f7f8 fa18 	bl	80002cc <__adddf3>
 8007e9c:	4602      	mov	r2, r0
 8007e9e:	460b      	mov	r3, r1
 8007ea0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8007ea4:	f04f 0200 	mov.w	r2, #0
 8007ea8:	4ba9      	ldr	r3, [pc, #676]	@ (8008150 <compensate_pressure+0x378>)
 8007eaa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007eae:	f7f8 fced 	bl	800088c <__aeabi_ddiv>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	460b      	mov	r3, r1
 8007eb6:	4614      	mov	r4, r2
 8007eb8:	461d      	mov	r5, r3
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f7f8 fb4f 	bl	8000564 <__aeabi_i2d>
 8007ec6:	f04f 0200 	mov.w	r2, #0
 8007eca:	4ba2      	ldr	r3, [pc, #648]	@ (8008154 <compensate_pressure+0x37c>)
 8007ecc:	f7f8 fbb4 	bl	8000638 <__aeabi_dmul>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	460b      	mov	r3, r1
 8007ed4:	4620      	mov	r0, r4
 8007ed6:	4629      	mov	r1, r5
 8007ed8:	f7f8 f9f8 	bl	80002cc <__adddf3>
 8007edc:	4602      	mov	r2, r0
 8007ede:	460b      	mov	r3, r1
 8007ee0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8007eea:	4618      	mov	r0, r3
 8007eec:	f7f8 fb3a 	bl	8000564 <__aeabi_i2d>
 8007ef0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ef4:	f7f8 fba0 	bl	8000638 <__aeabi_dmul>
 8007ef8:	4602      	mov	r2, r0
 8007efa:	460b      	mov	r3, r1
 8007efc:	4610      	mov	r0, r2
 8007efe:	4619      	mov	r1, r3
 8007f00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f04:	f7f8 fb98 	bl	8000638 <__aeabi_dmul>
 8007f08:	4602      	mov	r2, r0
 8007f0a:	460b      	mov	r3, r1
 8007f0c:	4610      	mov	r0, r2
 8007f0e:	4619      	mov	r1, r3
 8007f10:	f04f 0200 	mov.w	r2, #0
 8007f14:	4b90      	ldr	r3, [pc, #576]	@ (8008158 <compensate_pressure+0x380>)
 8007f16:	f7f8 fcb9 	bl	800088c <__aeabi_ddiv>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	4614      	mov	r4, r2
 8007f20:	461d      	mov	r5, r3
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f7f8 fb1b 	bl	8000564 <__aeabi_i2d>
 8007f2e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f32:	f7f8 fb81 	bl	8000638 <__aeabi_dmul>
 8007f36:	4602      	mov	r2, r0
 8007f38:	460b      	mov	r3, r1
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	4629      	mov	r1, r5
 8007f3e:	f7f8 f9c5 	bl	80002cc <__adddf3>
 8007f42:	4602      	mov	r2, r0
 8007f44:	460b      	mov	r3, r1
 8007f46:	4610      	mov	r0, r2
 8007f48:	4619      	mov	r1, r3
 8007f4a:	f04f 0200 	mov.w	r2, #0
 8007f4e:	4b82      	ldr	r3, [pc, #520]	@ (8008158 <compensate_pressure+0x380>)
 8007f50:	f7f8 fc9c 	bl	800088c <__aeabi_ddiv>
 8007f54:	4602      	mov	r2, r0
 8007f56:	460b      	mov	r3, r1
 8007f58:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8007f5c:	f04f 0200 	mov.w	r2, #0
 8007f60:	4b7a      	ldr	r3, [pc, #488]	@ (800814c <compensate_pressure+0x374>)
 8007f62:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007f66:	f7f8 fc91 	bl	800088c <__aeabi_ddiv>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	460b      	mov	r3, r1
 8007f6e:	4610      	mov	r0, r2
 8007f70:	4619      	mov	r1, r3
 8007f72:	f04f 0200 	mov.w	r2, #0
 8007f76:	4b79      	ldr	r3, [pc, #484]	@ (800815c <compensate_pressure+0x384>)
 8007f78:	f7f8 f9a8 	bl	80002cc <__adddf3>
 8007f7c:	4602      	mov	r2, r0
 8007f7e:	460b      	mov	r3, r1
 8007f80:	4614      	mov	r4, r2
 8007f82:	461d      	mov	r5, r3
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8007f88:	4618      	mov	r0, r3
 8007f8a:	f7f8 fadb 	bl	8000544 <__aeabi_ui2d>
 8007f8e:	4602      	mov	r2, r0
 8007f90:	460b      	mov	r3, r1
 8007f92:	4620      	mov	r0, r4
 8007f94:	4629      	mov	r1, r5
 8007f96:	f7f8 fb4f 	bl	8000638 <__aeabi_dmul>
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	460b      	mov	r3, r1
 8007f9e:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8007fa2:	f04f 0200 	mov.w	r2, #0
 8007fa6:	f04f 0300 	mov.w	r3, #0
 8007faa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007fae:	f7f8 fdb5 	bl	8000b1c <__aeabi_dcmplt>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d10b      	bne.n	8007fd0 <compensate_pressure+0x1f8>
 8007fb8:	f04f 0200 	mov.w	r2, #0
 8007fbc:	f04f 0300 	mov.w	r3, #0
 8007fc0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007fc4:	f7f8 fdc8 	bl	8000b58 <__aeabi_dcmpgt>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	f000 80de 	beq.w	800818c <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f7f8 fab5 	bl	8000544 <__aeabi_ui2d>
 8007fda:	4602      	mov	r2, r0
 8007fdc:	460b      	mov	r3, r1
 8007fde:	f04f 0000 	mov.w	r0, #0
 8007fe2:	495f      	ldr	r1, [pc, #380]	@ (8008160 <compensate_pressure+0x388>)
 8007fe4:	f7f8 f970 	bl	80002c8 <__aeabi_dsub>
 8007fe8:	4602      	mov	r2, r0
 8007fea:	460b      	mov	r3, r1
 8007fec:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8007ff0:	f04f 0200 	mov.w	r2, #0
 8007ff4:	4b5b      	ldr	r3, [pc, #364]	@ (8008164 <compensate_pressure+0x38c>)
 8007ff6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007ffa:	f7f8 fc47 	bl	800088c <__aeabi_ddiv>
 8007ffe:	4602      	mov	r2, r0
 8008000:	460b      	mov	r3, r1
 8008002:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008006:	f7f8 f95f 	bl	80002c8 <__aeabi_dsub>
 800800a:	4602      	mov	r2, r0
 800800c:	460b      	mov	r3, r1
 800800e:	4610      	mov	r0, r2
 8008010:	4619      	mov	r1, r3
 8008012:	a347      	add	r3, pc, #284	@ (adr r3, 8008130 <compensate_pressure+0x358>)
 8008014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008018:	f7f8 fb0e 	bl	8000638 <__aeabi_dmul>
 800801c:	4602      	mov	r2, r0
 800801e:	460b      	mov	r3, r1
 8008020:	4610      	mov	r0, r2
 8008022:	4619      	mov	r1, r3
 8008024:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008028:	f7f8 fc30 	bl	800088c <__aeabi_ddiv>
 800802c:	4602      	mov	r2, r0
 800802e:	460b      	mov	r3, r1
 8008030:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 800803a:	4618      	mov	r0, r3
 800803c:	f7f8 fa92 	bl	8000564 <__aeabi_i2d>
 8008040:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008044:	f7f8 faf8 	bl	8000638 <__aeabi_dmul>
 8008048:	4602      	mov	r2, r0
 800804a:	460b      	mov	r3, r1
 800804c:	4610      	mov	r0, r2
 800804e:	4619      	mov	r1, r3
 8008050:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008054:	f7f8 faf0 	bl	8000638 <__aeabi_dmul>
 8008058:	4602      	mov	r2, r0
 800805a:	460b      	mov	r3, r1
 800805c:	4610      	mov	r0, r2
 800805e:	4619      	mov	r1, r3
 8008060:	f04f 0200 	mov.w	r2, #0
 8008064:	4b40      	ldr	r3, [pc, #256]	@ (8008168 <compensate_pressure+0x390>)
 8008066:	f7f8 fc11 	bl	800088c <__aeabi_ddiv>
 800806a:	4602      	mov	r2, r0
 800806c:	460b      	mov	r3, r1
 800806e:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8008078:	4618      	mov	r0, r3
 800807a:	f7f8 fa73 	bl	8000564 <__aeabi_i2d>
 800807e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008082:	f7f8 fad9 	bl	8000638 <__aeabi_dmul>
 8008086:	4602      	mov	r2, r0
 8008088:	460b      	mov	r3, r1
 800808a:	4610      	mov	r0, r2
 800808c:	4619      	mov	r1, r3
 800808e:	f04f 0200 	mov.w	r2, #0
 8008092:	4b2e      	ldr	r3, [pc, #184]	@ (800814c <compensate_pressure+0x374>)
 8008094:	f7f8 fbfa 	bl	800088c <__aeabi_ddiv>
 8008098:	4602      	mov	r2, r0
 800809a:	460b      	mov	r3, r1
 800809c:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 80080a0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80080a4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80080a8:	f7f8 f910 	bl	80002cc <__adddf3>
 80080ac:	4602      	mov	r2, r0
 80080ae:	460b      	mov	r3, r1
 80080b0:	4614      	mov	r4, r2
 80080b2:	461d      	mov	r5, r3
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 80080ba:	4618      	mov	r0, r3
 80080bc:	f7f8 fa52 	bl	8000564 <__aeabi_i2d>
 80080c0:	4602      	mov	r2, r0
 80080c2:	460b      	mov	r3, r1
 80080c4:	4620      	mov	r0, r4
 80080c6:	4629      	mov	r1, r5
 80080c8:	f7f8 f900 	bl	80002cc <__adddf3>
 80080cc:	4602      	mov	r2, r0
 80080ce:	460b      	mov	r3, r1
 80080d0:	4610      	mov	r0, r2
 80080d2:	4619      	mov	r1, r3
 80080d4:	f04f 0200 	mov.w	r2, #0
 80080d8:	4b24      	ldr	r3, [pc, #144]	@ (800816c <compensate_pressure+0x394>)
 80080da:	f7f8 fbd7 	bl	800088c <__aeabi_ddiv>
 80080de:	4602      	mov	r2, r0
 80080e0:	460b      	mov	r3, r1
 80080e2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80080e6:	f7f8 f8f1 	bl	80002cc <__adddf3>
 80080ea:	4602      	mov	r2, r0
 80080ec:	460b      	mov	r3, r1
 80080ee:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 80080f2:	a311      	add	r3, pc, #68	@ (adr r3, 8008138 <compensate_pressure+0x360>)
 80080f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80080fc:	f7f8 fd0e 	bl	8000b1c <__aeabi_dcmplt>
 8008100:	4603      	mov	r3, r0
 8008102:	2b00      	cmp	r3, #0
 8008104:	d007      	beq.n	8008116 <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8008106:	a30c      	add	r3, pc, #48	@ (adr r3, 8008138 <compensate_pressure+0x360>)
 8008108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800810c:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8008110:	2303      	movs	r3, #3
 8008112:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8008116:	a30a      	add	r3, pc, #40	@ (adr r3, 8008140 <compensate_pressure+0x368>)
 8008118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800811c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008120:	f7f8 fd1a 	bl	8000b58 <__aeabi_dcmpgt>
 8008124:	4603      	mov	r3, r0
 8008126:	2b00      	cmp	r3, #0
 8008128:	e022      	b.n	8008170 <compensate_pressure+0x398>
 800812a:	bf00      	nop
 800812c:	f3af 8000 	nop.w
 8008130:	00000000 	.word	0x00000000
 8008134:	40b86a00 	.word	0x40b86a00
 8008138:	00000000 	.word	0x00000000
 800813c:	40dd4c00 	.word	0x40dd4c00
 8008140:	00000000 	.word	0x00000000
 8008144:	40fadb00 	.word	0x40fadb00
 8008148:	40ef4000 	.word	0x40ef4000
 800814c:	40e00000 	.word	0x40e00000
 8008150:	40100000 	.word	0x40100000
 8008154:	40f00000 	.word	0x40f00000
 8008158:	41200000 	.word	0x41200000
 800815c:	3ff00000 	.word	0x3ff00000
 8008160:	41300000 	.word	0x41300000
 8008164:	40b00000 	.word	0x40b00000
 8008168:	41e00000 	.word	0x41e00000
 800816c:	40300000 	.word	0x40300000
 8008170:	d007      	beq.n	8008182 <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8008172:	a309      	add	r3, pc, #36	@ (adr r3, 8008198 <compensate_pressure+0x3c0>)
 8008174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008178:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 800817c:	2304      	movs	r3, #4
 800817e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        (*comp_pressure) = pressure;
 8008182:	68f9      	ldr	r1, [r7, #12]
 8008184:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008188:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 800818c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8008190:	4618      	mov	r0, r3
 8008192:	3730      	adds	r7, #48	@ 0x30
 8008194:	46bd      	mov	sp, r7
 8008196:	bdb0      	pop	{r4, r5, r7, pc}
 8008198:	00000000 	.word	0x00000000
 800819c:	40fadb00 	.word	0x40fadb00

080081a0 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b085      	sub	sp, #20
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 80081aa:	2300      	movs	r3, #0
 80081ac:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	db03      	blt.n	80081bc <st_check_boundaries+0x1c>
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	4a1c      	ldr	r2, [pc, #112]	@ (8008228 <st_check_boundaries+0x88>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	dd09      	ble.n	80081d0 <st_check_boundaries+0x30>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	db06      	blt.n	80081d0 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	4a18      	ldr	r2, [pc, #96]	@ (8008228 <st_check_boundaries+0x88>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	dc02      	bgt.n	80081d0 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 80081ca:	23fa      	movs	r3, #250	@ 0xfa
 80081cc:	73fb      	strb	r3, [r7, #15]
 80081ce:	e023      	b.n	8008218 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	db03      	blt.n	80081de <st_check_boundaries+0x3e>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	4a13      	ldr	r2, [pc, #76]	@ (8008228 <st_check_boundaries+0x88>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	dd09      	ble.n	80081f2 <st_check_boundaries+0x52>
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	db06      	blt.n	80081f2 <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	4a10      	ldr	r2, [pc, #64]	@ (8008228 <st_check_boundaries+0x88>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	dc02      	bgt.n	80081f2 <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 80081ec:	23fb      	movs	r3, #251	@ 0xfb
 80081ee:	73fb      	strb	r3, [r7, #15]
 80081f0:	e012      	b.n	8008218 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	db03      	blt.n	8008200 <st_check_boundaries+0x60>
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	4a0b      	ldr	r2, [pc, #44]	@ (8008228 <st_check_boundaries+0x88>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	dd09      	ble.n	8008214 <st_check_boundaries+0x74>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2b00      	cmp	r3, #0
 8008204:	db03      	blt.n	800820e <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	4a07      	ldr	r2, [pc, #28]	@ (8008228 <st_check_boundaries+0x88>)
 800820a:	4293      	cmp	r3, r2
 800820c:	dd02      	ble.n	8008214 <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 800820e:	23f9      	movs	r3, #249	@ 0xf9
 8008210:	73fb      	strb	r3, [r7, #15]
 8008212:	e001      	b.n	8008218 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8008214:	2300      	movs	r3, #0
 8008216:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8008218:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800821c:	4618      	mov	r0, r3
 800821e:	3714      	adds	r7, #20
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr
 8008228:	000ffff0 	.word	0x000ffff0

0800822c <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b086      	sub	sp, #24
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8008234:	6878      	ldr	r0, [r7, #4]
 8008236:	f7ff f838 	bl	80072aa <bmp2_init>
 800823a:	4603      	mov	r3, r0
 800823c:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 800823e:	f107 0308 	add.w	r3, r7, #8
 8008242:	6879      	ldr	r1, [r7, #4]
 8008244:	4618      	mov	r0, r3
 8008246:	f7ff f91d 	bl	8007484 <bmp2_get_config>
 800824a:	4603      	mov	r3, r0
 800824c:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 800824e:	2303      	movs	r3, #3
 8008250:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8008252:	2300      	movs	r3, #0
 8008254:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8008256:	2303      	movs	r3, #3
 8008258:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 800825a:	f107 0308 	add.w	r3, r7, #8
 800825e:	6879      	ldr	r1, [r7, #4]
 8008260:	4618      	mov	r0, r3
 8008262:	f7ff f94f 	bl	8007504 <bmp2_set_config>
 8008266:	4603      	mov	r3, r0
 8008268:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 800826a:	f107 0308 	add.w	r3, r7, #8
 800826e:	687a      	ldr	r2, [r7, #4]
 8008270:	4619      	mov	r1, r3
 8008272:	2003      	movs	r0, #3
 8008274:	f7ff f981 	bl	800757a <bmp2_set_power_mode>
 8008278:	4603      	mov	r3, r0
 800827a:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 800827c:	f107 0108 	add.w	r1, r7, #8
 8008280:	f107 0310 	add.w	r3, r7, #16
 8008284:	687a      	ldr	r2, [r7, #4]
 8008286:	4618      	mov	r0, r3
 8008288:	f7ff fa0c 	bl	80076a4 <bmp2_compute_meas_time>
 800828c:	4603      	mov	r3, r0
 800828e:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8008290:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008294:	4618      	mov	r0, r3
 8008296:	3718      	adds	r7, #24
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}

0800829c <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b086      	sub	sp, #24
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	60b9      	str	r1, [r7, #8]
 80082a4:	607a      	str	r2, [r7, #4]
 80082a6:	603b      	str	r3, [r7, #0]
 80082a8:	4603      	mov	r3, r0
 80082aa:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 80082ac:	2300      	movs	r3, #0
 80082ae:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 80082b0:	2300      	movs	r3, #0
 80082b2:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	6858      	ldr	r0, [r3, #4]
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	891b      	ldrh	r3, [r3, #8]
 80082c0:	2200      	movs	r2, #0
 80082c2:	4619      	mov	r1, r3
 80082c4:	f7f9 fd98 	bl	8001df8 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	6818      	ldr	r0, [r3, #0]
 80082cc:	f107 010f 	add.w	r1, r7, #15
 80082d0:	2305      	movs	r3, #5
 80082d2:	2201      	movs	r2, #1
 80082d4:	f7fb f98d 	bl	80035f2 <HAL_SPI_Transmit>
 80082d8:	4603      	mov	r3, r0
 80082da:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	6818      	ldr	r0, [r3, #0]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	b29a      	uxth	r2, r3
 80082e4:	2305      	movs	r3, #5
 80082e6:	68b9      	ldr	r1, [r7, #8]
 80082e8:	f7fb faf8 	bl	80038dc <HAL_SPI_Receive>
 80082ec:	4603      	mov	r3, r0
 80082ee:	461a      	mov	r2, r3
 80082f0:	7dbb      	ldrb	r3, [r7, #22]
 80082f2:	4413      	add	r3, r2
 80082f4:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	6858      	ldr	r0, [r3, #4]
 80082fa:	693b      	ldr	r3, [r7, #16]
 80082fc:	891b      	ldrh	r3, [r3, #8]
 80082fe:	2201      	movs	r2, #1
 8008300:	4619      	mov	r1, r3
 8008302:	f7f9 fd79 	bl	8001df8 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8008306:	7dbb      	ldrb	r3, [r7, #22]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d001      	beq.n	8008310 <bmp2_spi_read+0x74>
    iError = -1;
 800830c:	23ff      	movs	r3, #255	@ 0xff
 800830e:	75fb      	strb	r3, [r7, #23]

  return iError;
 8008310:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008314:	4618      	mov	r0, r3
 8008316:	3718      	adds	r7, #24
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}

0800831c <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b086      	sub	sp, #24
 8008320:	af00      	add	r7, sp, #0
 8008322:	60b9      	str	r1, [r7, #8]
 8008324:	607a      	str	r2, [r7, #4]
 8008326:	603b      	str	r3, [r7, #0]
 8008328:	4603      	mov	r3, r0
 800832a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 800832c:	2300      	movs	r3, #0
 800832e:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8008330:	2300      	movs	r3, #0
 8008332:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	6858      	ldr	r0, [r3, #4]
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	891b      	ldrh	r3, [r3, #8]
 8008340:	2200      	movs	r2, #0
 8008342:	4619      	mov	r1, r3
 8008344:	f7f9 fd58 	bl	8001df8 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	6818      	ldr	r0, [r3, #0]
 800834c:	f107 010f 	add.w	r1, r7, #15
 8008350:	2305      	movs	r3, #5
 8008352:	2201      	movs	r2, #1
 8008354:	f7fb f94d 	bl	80035f2 <HAL_SPI_Transmit>
 8008358:	4603      	mov	r3, r0
 800835a:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	6818      	ldr	r0, [r3, #0]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	b29a      	uxth	r2, r3
 8008364:	2305      	movs	r3, #5
 8008366:	68b9      	ldr	r1, [r7, #8]
 8008368:	f7fb f943 	bl	80035f2 <HAL_SPI_Transmit>
 800836c:	4603      	mov	r3, r0
 800836e:	461a      	mov	r2, r3
 8008370:	7dbb      	ldrb	r3, [r7, #22]
 8008372:	4413      	add	r3, r2
 8008374:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	6858      	ldr	r0, [r3, #4]
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	891b      	ldrh	r3, [r3, #8]
 800837e:	2201      	movs	r2, #1
 8008380:	4619      	mov	r1, r3
 8008382:	f7f9 fd39 	bl	8001df8 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8008386:	7dbb      	ldrb	r3, [r7, #22]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d001      	beq.n	8008390 <bmp2_spi_write+0x74>
    iError = -1;
 800838c:	23ff      	movs	r3, #255	@ 0xff
 800838e:	75fb      	strb	r3, [r7, #23]

  return iError;
 8008390:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008394:	4618      	mov	r0, r3
 8008396:	3718      	adds	r7, #24
 8008398:	46bd      	mov	sp, r7
 800839a:	bd80      	pop	{r7, pc}

0800839c <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b082      	sub	sp, #8
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	4a05      	ldr	r2, [pc, #20]	@ (80083c0 <bmp2_delay_us+0x24>)
 80083aa:	fba2 2303 	umull	r2, r3, r2, r3
 80083ae:	099b      	lsrs	r3, r3, #6
 80083b0:	4618      	mov	r0, r3
 80083b2:	f7f8 fe5f 	bl	8001074 <HAL_Delay>
}
 80083b6:	bf00      	nop
 80083b8:	3708      	adds	r7, #8
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}
 80083be:	bf00      	nop
 80083c0:	10624dd3 	.word	0x10624dd3

080083c4 <BMP2_ReadData>:
 *  @retval 0 -> Success.
 *  @retval <0 -> Failure.
 *
 */
int8_t BMP2_ReadData(struct bmp2_dev *dev, double* press, double* temp)
{
 80083c4:	b590      	push	{r4, r7, lr}
 80083c6:	b08b      	sub	sp, #44	@ 0x2c
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	60f8      	str	r0, [r7, #12]
 80083cc:	60b9      	str	r1, [r7, #8]
 80083ce:	607a      	str	r2, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 80083d0:	23ff      	movs	r3, #255	@ 0xff
 80083d2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  struct bmp2_status status;
  struct bmp2_data comp_data;
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	899b      	ldrh	r3, [r3, #12]
 80083dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 80083e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80083e4:	68f9      	ldr	r1, [r7, #12]
 80083e6:	4618      	mov	r0, r3
 80083e8:	f7ff f89b 	bl	8007522 <bmp2_get_status>
 80083ec:	4603      	mov	r3, r0
 80083ee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 80083f2:	f107 0310 	add.w	r3, r7, #16
 80083f6:	68f9      	ldr	r1, [r7, #12]
 80083f8:	4618      	mov	r0, r3
 80083fa:	f7ff f8d3 	bl	80075a4 <bmp2_get_sensor_data>
 80083fe:	4603      	mov	r3, r0
 8008400:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    *temp = comp_data.temperature;
 8008404:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008408:	6879      	ldr	r1, [r7, #4]
 800840a:	e9c1 2300 	strd	r2, r3, [r1]
    *press = comp_data.pressure / 100.0;
 800840e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008412:	f04f 0200 	mov.w	r2, #0
 8008416:	4b1c      	ldr	r3, [pc, #112]	@ (8008488 <BMP2_ReadData+0xc4>)
 8008418:	f7f8 fa38 	bl	800088c <__aeabi_ddiv>
 800841c:	4602      	mov	r2, r0
 800841e:	460b      	mov	r3, r1
 8008420:	68b9      	ldr	r1, [r7, #8]
 8008422:	e9c1 2300 	strd	r2, r3, [r1]
    try--;
 8008426:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800842a:	b2db      	uxtb	r3, r3
 800842c:	3b01      	subs	r3, #1
 800842e:	b2db      	uxtb	r3, r3
 8008430:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8008434:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008438:	2b00      	cmp	r3, #0
 800843a:	d003      	beq.n	8008444 <BMP2_ReadData+0x80>
 800843c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008440:	2b00      	cmp	r3, #0
 8008442:	dccd      	bgt.n	80083e0 <BMP2_ReadData+0x1c>

  /* Save reading result in sensor handler */
  BMP2_GET_PRESS(dev) = *press;
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800844a:	68f9      	ldr	r1, [r7, #12]
 800844c:	684c      	ldr	r4, [r1, #4]
 800844e:	4610      	mov	r0, r2
 8008450:	4619      	mov	r1, r3
 8008452:	f7f8 fbe9 	bl	8000c28 <__aeabi_d2f>
 8008456:	4603      	mov	r3, r0
 8008458:	6163      	str	r3, [r4, #20]
  BMP2_GET_TEMP(dev) = *temp;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008460:	68f9      	ldr	r1, [r7, #12]
 8008462:	684c      	ldr	r4, [r1, #4]
 8008464:	4610      	mov	r0, r2
 8008466:	4619      	mov	r1, r3
 8008468:	f7f8 fbde 	bl	8000c28 <__aeabi_d2f>
 800846c:	4603      	mov	r3, r0
 800846e:	6123      	str	r3, [r4, #16]
  BMP2_GET_STATUS(dev) = rslt;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008478:	729a      	strb	r2, [r3, #10]

  return rslt;
 800847a:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
}
 800847e:	4618      	mov	r0, r3
 8008480:	372c      	adds	r7, #44	@ 0x2c
 8008482:	46bd      	mov	sp, r7
 8008484:	bd90      	pop	{r4, r7, pc}
 8008486:	bf00      	nop
 8008488:	40590000 	.word	0x40590000

0800848c <PWM_Init>:
  * @brief Initialize PWM heater control
  * @param[in] hhtr   : Heater PWM handler
  * @retval None
  */
void PWM_Init(PWM_Handle_TypeDef* hpwm)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b082      	sub	sp, #8
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  PWM_WriteDuty(hpwm, hpwm->Duty);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	4618      	mov	r0, r3
 800849a:	f7f8 f875 	bl	8000588 <__aeabi_f2d>
 800849e:	4602      	mov	r2, r0
 80084a0:	460b      	mov	r3, r1
 80084a2:	ec43 2b10 	vmov	d0, r2, r3
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f000 f82c 	bl	8008504 <PWM_WriteDuty>
  HAL_TIM_PWM_Start(hpwm->Timer, hpwm->Channel);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	685b      	ldr	r3, [r3, #4]
 80084b4:	4619      	mov	r1, r3
 80084b6:	4610      	mov	r0, r2
 80084b8:	f7fc f8a0 	bl	80045fc <HAL_TIM_PWM_Start>
}
 80084bc:	bf00      	nop
 80084be:	3708      	adds	r7, #8
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}

080084c4 <HEATER_PWM_Init>:

void HEATER_PWM_Init(HEATER_PWM_Handle_TypeDef* hhtr)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b082      	sub	sp, #8
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
  hhtr->Output.Duty = (hhtr->ActiveState == HEATER_ON_HIGH) ? (hhtr->Output.Duty) : (100.0f - hhtr->Output.Duty);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	7b1b      	ldrb	r3, [r3, #12]
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	d103      	bne.n	80084dc <HEATER_PWM_Init+0x18>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	edd3 7a02 	vldr	s15, [r3, #8]
 80084da:	e006      	b.n	80084ea <HEATER_PWM_Init+0x26>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	edd3 7a02 	vldr	s15, [r3, #8]
 80084e2:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8008500 <HEATER_PWM_Init+0x3c>
 80084e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_Init(&(hhtr->Output));
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	4618      	mov	r0, r3
 80084f4:	f7ff ffca 	bl	800848c <PWM_Init>
}
 80084f8:	bf00      	nop
 80084fa:	3708      	adds	r7, #8
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}
 8008500:	42c80000 	.word	0x42c80000

08008504 <PWM_WriteDuty>:
  * @param[in/out] hhtr   : Heater PWM handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void PWM_WriteDuty(PWM_Handle_TypeDef* hpwm, float duty)
{
 8008504:	b480      	push	{r7}
 8008506:	b085      	sub	sp, #20
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	ed87 0a00 	vstr	s0, [r7]
  // Saturate duty cycle value
  if(duty < 0.0f)
 8008510:	edd7 7a00 	vldr	s15, [r7]
 8008514:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800851c:	d503      	bpl.n	8008526 <PWM_WriteDuty+0x22>
    duty = 0.0;
 800851e:	f04f 0300 	mov.w	r3, #0
 8008522:	603b      	str	r3, [r7, #0]
 8008524:	e00a      	b.n	800853c <PWM_WriteDuty+0x38>
  else if(duty > 100.0f)
 8008526:	edd7 7a00 	vldr	s15, [r7]
 800852a:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80085e8 <PWM_WriteDuty+0xe4>
 800852e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008536:	dd01      	ble.n	800853c <PWM_WriteDuty+0x38>
    duty = 100.0f;
 8008538:	4b2c      	ldr	r3, [pc, #176]	@ (80085ec <PWM_WriteDuty+0xe8>)
 800853a:	603b      	str	r3, [r7, #0]
  // Write duty to handle field
  hpwm->Duty = duty;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	683a      	ldr	r2, [r7, #0]
 8008540:	609a      	str	r2, [r3, #8]
  // Compute Capture/Compare Register value
  int COMPARE = (duty * (__HAL_TIM_GET_AUTORELOAD(hpwm->Timer)+1)) / 100;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800854a:	3301      	adds	r3, #1
 800854c:	ee07 3a90 	vmov	s15, r3
 8008550:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008554:	edd7 7a00 	vldr	s15, [r7]
 8008558:	ee27 7a27 	vmul.f32	s14, s14, s15
 800855c:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80085e8 <PWM_WriteDuty+0xe4>
 8008560:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008564:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008568:	ee17 3a90 	vmov	r3, s15
 800856c:	60fb      	str	r3, [r7, #12]
  // Write value to register
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d105      	bne.n	8008582 <PWM_WriteDuty+0x7e>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	68fa      	ldr	r2, [r7, #12]
 800857e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8008580:	e02c      	b.n	80085dc <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	2b04      	cmp	r3, #4
 8008588:	d105      	bne.n	8008596 <PWM_WriteDuty+0x92>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	681a      	ldr	r2, [r3, #0]
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8008594:	e022      	b.n	80085dc <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	2b08      	cmp	r3, #8
 800859c:	d105      	bne.n	80085aa <PWM_WriteDuty+0xa6>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80085a8:	e018      	b.n	80085dc <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	2b0c      	cmp	r3, #12
 80085b0:	d105      	bne.n	80085be <PWM_WriteDuty+0xba>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	681a      	ldr	r2, [r3, #0]
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80085bc:	e00e      	b.n	80085dc <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	685b      	ldr	r3, [r3, #4]
 80085c2:	2b10      	cmp	r3, #16
 80085c4:	d105      	bne.n	80085d2 <PWM_WriteDuty+0xce>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	681a      	ldr	r2, [r3, #0]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80085d0:	e004      	b.n	80085dc <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	681a      	ldr	r2, [r3, #0]
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 80085dc:	bf00      	nop
 80085de:	3714      	adds	r7, #20
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr
 80085e8:	42c80000 	.word	0x42c80000
 80085ec:	42c80000 	.word	0x42c80000

080085f0 <HEATER_PWM_WriteDuty>:

void HEATER_PWM_WriteDuty(HEATER_PWM_Handle_TypeDef* hhtr, float duty)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b082      	sub	sp, #8
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
 80085f8:	ed87 0a00 	vstr	s0, [r7]
  hhtr->Output.Duty = (hhtr->ActiveState == HEATER_ON_HIGH) ? (duty) : (100.0f - duty);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	7b1b      	ldrb	r3, [r3, #12]
 8008600:	2b01      	cmp	r3, #1
 8008602:	d006      	beq.n	8008612 <HEATER_PWM_WriteDuty+0x22>
 8008604:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8008638 <HEATER_PWM_WriteDuty+0x48>
 8008608:	edd7 7a00 	vldr	s15, [r7]
 800860c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008610:	e001      	b.n	8008616 <HEATER_PWM_WriteDuty+0x26>
 8008612:	edd7 7a00 	vldr	s15, [r7]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_WriteDuty(&(hhtr->Output), hhtr->Output.Duty);
 800861c:	687a      	ldr	r2, [r7, #4]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	edd3 7a02 	vldr	s15, [r3, #8]
 8008624:	eeb0 0a67 	vmov.f32	s0, s15
 8008628:	4610      	mov	r0, r2
 800862a:	f7ff ff6b 	bl	8008504 <PWM_WriteDuty>
}
 800862e:	bf00      	nop
 8008630:	3708      	adds	r7, #8
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
 8008636:	bf00      	nop
 8008638:	42c80000 	.word	0x42c80000

0800863c <calculate_PID>:
	float e_prev;
};



float calculate_PID(struct Controller *PID, float set_temp, float meas_temp) {
 800863c:	b480      	push	{r7}
 800863e:	b089      	sub	sp, #36	@ 0x24
 8008640:	af00      	add	r7, sp, #0
 8008642:	60f8      	str	r0, [r7, #12]
 8008644:	ed87 0a02 	vstr	s0, [r7, #8]
 8008648:	edc7 0a01 	vstr	s1, [r7, #4]
	float u = 0;
 800864c:	f04f 0300 	mov.w	r3, #0
 8008650:	61bb      	str	r3, [r7, #24]
	float u_sat = 0;
 8008652:	f04f 0300 	mov.w	r3, #0
 8008656:	61fb      	str	r3, [r7, #28]
	float e = set_temp - meas_temp;
 8008658:	ed97 7a02 	vldr	s14, [r7, #8]
 800865c:	edd7 7a01 	vldr	s15, [r7, #4]
 8008660:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008664:	edc7 7a05 	vstr	s15, [r7, #20]

	/* Integral */
	  PID->e_int += PID->Ki * PID->Tp * e;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	ed93 7a05 	vldr	s14, [r3, #20]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	edd3 6a01 	vldr	s13, [r3, #4]
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	edd3 7a03 	vldr	s15, [r3, #12]
 800867a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800867e:	edd7 7a05 	vldr	s15, [r7, #20]
 8008682:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008686:	ee77 7a27 	vadd.f32	s15, s14, s15
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	edc3 7a05 	vstr	s15, [r3, #20]

	  /* Derivative */
	  PID->d_prev = (PID->Kd*PID->N)*(e - PID->e_prev) + (1.0f - PID->N*PID->Tp)*PID->d_prev;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	ed93 7a02 	vldr	s14, [r3, #8]
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	edd3 7a04 	vldr	s15, [r3, #16]
 800869c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	edd3 7a08 	vldr	s15, [r3, #32]
 80086a6:	edd7 6a05 	vldr	s13, [r7, #20]
 80086aa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80086ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	edd3 6a04 	vldr	s13, [r3, #16]
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	edd3 7a03 	vldr	s15, [r3, #12]
 80086be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80086c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086c6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	edd3 7a07 	vldr	s15, [r3, #28]
 80086d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80086d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	edc3 7a07 	vstr	s15, [r3, #28]
	  PID->e_prev = e;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	697a      	ldr	r2, [r7, #20]
 80086e2:	621a      	str	r2, [r3, #32]

	  /* Output */
	  u = (PID->Kp * e) + PID->e_int + PID->d_prev;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	ed93 7a00 	vldr	s14, [r3]
 80086ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80086ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	edd3 7a05 	vldr	s15, [r3, #20]
 80086f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	edd3 7a07 	vldr	s15, [r3, #28]
 8008702:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008706:	edc7 7a06 	vstr	s15, [r7, #24]

	  /* Saturation */
	  if( u > 100 )
 800870a:	edd7 7a06 	vldr	s15, [r7, #24]
 800870e:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800878c <calculate_PID+0x150>
 8008712:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800871a:	dd02      	ble.n	8008722 <calculate_PID+0xe6>
		  u_sat = 100;
 800871c:	4b1c      	ldr	r3, [pc, #112]	@ (8008790 <calculate_PID+0x154>)
 800871e:	61fb      	str	r3, [r7, #28]
 8008720:	e00c      	b.n	800873c <calculate_PID+0x100>
	  else if( u < 0 )
 8008722:	edd7 7a06 	vldr	s15, [r7, #24]
 8008726:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800872a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800872e:	d503      	bpl.n	8008738 <calculate_PID+0xfc>
		  u_sat = 0;
 8008730:	f04f 0300 	mov.w	r3, #0
 8008734:	61fb      	str	r3, [r7, #28]
 8008736:	e001      	b.n	800873c <calculate_PID+0x100>
	  else
		  u_sat = u;
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	61fb      	str	r3, [r7, #28]

	  /* Anti wind-up */
	  if( u != u_sat)
 800873c:	ed97 7a06 	vldr	s14, [r7, #24]
 8008740:	edd7 7a07 	vldr	s15, [r7, #28]
 8008744:	eeb4 7a67 	vcmp.f32	s14, s15
 8008748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800874c:	d013      	beq.n	8008776 <calculate_PID+0x13a>
		  PID->e_int -= PID->Ki * PID->Tp * e;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	ed93 7a05 	vldr	s14, [r3, #20]
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	edd3 6a01 	vldr	s13, [r3, #4]
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	edd3 7a03 	vldr	s15, [r3, #12]
 8008760:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008764:	edd7 7a05 	vldr	s15, [r7, #20]
 8008768:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800876c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	edc3 7a05 	vstr	s15, [r3, #20]

	  return u_sat;
 8008776:	69fb      	ldr	r3, [r7, #28]
 8008778:	ee07 3a90 	vmov	s15, r3
}
 800877c:	eeb0 0a67 	vmov.f32	s0, s15
 8008780:	3724      	adds	r7, #36	@ 0x24
 8008782:	46bd      	mov	sp, r7
 8008784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008788:	4770      	bx	lr
 800878a:	bf00      	nop
 800878c:	42c80000 	.word	0x42c80000
 8008790:	42c80000 	.word	0x42c80000

08008794 <HAL_TIM_PeriodElapsedCallback>:

float set_temp_f = 28.0;
float pwm_duty_f;
uint16_t pwm_duty_u = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8008794:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008796:	ed2d 8b02 	vpush	{d8}
 800879a:	b0a9      	sub	sp, #164	@ 0xa4
 800879c:	af04      	add	r7, sp, #16
 800879e:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	4a4e      	ldr	r2, [pc, #312]	@ (80088dc <HAL_TIM_PeriodElapsedCallback+0x148>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	f040 8092 	bne.w	80088ce <HAL_TIM_PeriodElapsedCallback+0x13a>
		static unsigned int cnt = 0;
		cnt++;
 80087aa:	4b4d      	ldr	r3, [pc, #308]	@ (80088e0 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	3301      	adds	r3, #1
 80087b0:	4a4b      	ldr	r2, [pc, #300]	@ (80088e0 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80087b2:	6013      	str	r3, [r2, #0]
		BMP2_ReadData(&bmp2dev, &press, &temp);
 80087b4:	4a4b      	ldr	r2, [pc, #300]	@ (80088e4 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80087b6:	494c      	ldr	r1, [pc, #304]	@ (80088e8 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80087b8:	484c      	ldr	r0, [pc, #304]	@ (80088ec <HAL_TIM_PeriodElapsedCallback+0x158>)
 80087ba:	f7ff fe03 	bl	80083c4 <BMP2_ReadData>

		temp_int = 1000 * temp;
 80087be:	4b49      	ldr	r3, [pc, #292]	@ (80088e4 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80087c0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80087c4:	f04f 0200 	mov.w	r2, #0
 80087c8:	4b49      	ldr	r3, [pc, #292]	@ (80088f0 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80087ca:	f7f7 ff35 	bl	8000638 <__aeabi_dmul>
 80087ce:	4602      	mov	r2, r0
 80087d0:	460b      	mov	r3, r1
 80087d2:	4610      	mov	r0, r2
 80087d4:	4619      	mov	r1, r3
 80087d6:	f7f8 fa07 	bl	8000be8 <__aeabi_d2uiz>
 80087da:	4603      	mov	r3, r0
 80087dc:	4a45      	ldr	r2, [pc, #276]	@ (80088f4 <HAL_TIM_PeriodElapsedCallback+0x160>)
 80087de:	6013      	str	r3, [r2, #0]

		int pwm_duty_f = (calculate_PID(&PID1, set_temp_f, temp));
 80087e0:	4b45      	ldr	r3, [pc, #276]	@ (80088f8 <HAL_TIM_PeriodElapsedCallback+0x164>)
 80087e2:	ed93 8a00 	vldr	s16, [r3]
 80087e6:	4b3f      	ldr	r3, [pc, #252]	@ (80088e4 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80087e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ec:	4610      	mov	r0, r2
 80087ee:	4619      	mov	r1, r3
 80087f0:	f7f8 fa1a 	bl	8000c28 <__aeabi_d2f>
 80087f4:	4603      	mov	r3, r0
 80087f6:	ee00 3a90 	vmov	s1, r3
 80087fa:	eeb0 0a48 	vmov.f32	s0, s16
 80087fe:	483f      	ldr	r0, [pc, #252]	@ (80088fc <HAL_TIM_PeriodElapsedCallback+0x168>)
 8008800:	f7ff ff1c 	bl	800863c <calculate_PID>
 8008804:	eef0 7a40 	vmov.f32	s15, s0
 8008808:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800880c:	ee17 3a90 	vmov	r3, s15
 8008810:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

		// Saturation
		if (pwm_duty_f < 0.0)
 8008814:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008818:	2b00      	cmp	r3, #0
 800881a:	da03      	bge.n	8008824 <HAL_TIM_PeriodElapsedCallback+0x90>
			pwm_duty_u = 0;
 800881c:	4b38      	ldr	r3, [pc, #224]	@ (8008900 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 800881e:	2200      	movs	r2, #0
 8008820:	801a      	strh	r2, [r3, #0]
 8008822:	e012      	b.n	800884a <HAL_TIM_PeriodElapsedCallback+0xb6>
		else if (pwm_duty_f > htim9.Init.Period)
 8008824:	4b37      	ldr	r3, [pc, #220]	@ (8008904 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8008826:	68da      	ldr	r2, [r3, #12]
 8008828:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800882c:	429a      	cmp	r2, r3
 800882e:	d207      	bcs.n	8008840 <HAL_TIM_PeriodElapsedCallback+0xac>
			pwm_duty_u = htim9.Init.Period + 1;
 8008830:	4b34      	ldr	r3, [pc, #208]	@ (8008904 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8008832:	68db      	ldr	r3, [r3, #12]
 8008834:	b29b      	uxth	r3, r3
 8008836:	3301      	adds	r3, #1
 8008838:	b29a      	uxth	r2, r3
 800883a:	4b31      	ldr	r3, [pc, #196]	@ (8008900 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 800883c:	801a      	strh	r2, [r3, #0]
 800883e:	e004      	b.n	800884a <HAL_TIM_PeriodElapsedCallback+0xb6>
		else
			pwm_duty_u = (uint16_t) pwm_duty_f;
 8008840:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008844:	b29a      	uxth	r2, r3
 8008846:	4b2e      	ldr	r3, [pc, #184]	@ (8008900 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8008848:	801a      	strh	r2, [r3, #0]

		HEATER_PWM_WriteDuty(&hheater, pwm_duty_u);
 800884a:	4b2d      	ldr	r3, [pc, #180]	@ (8008900 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 800884c:	881b      	ldrh	r3, [r3, #0]
 800884e:	ee07 3a90 	vmov	s15, r3
 8008852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008856:	eeb0 0a67 	vmov.f32	s0, s15
 800885a:	482b      	ldr	r0, [pc, #172]	@ (8008908 <HAL_TIM_PeriodElapsedCallback+0x174>)
 800885c:	f7ff fec8 	bl	80085f0 <HEATER_PWM_WriteDuty>

		if (cnt == 4) {
 8008860:	4b1f      	ldr	r3, [pc, #124]	@ (80088e0 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	2b04      	cmp	r3, #4
 8008866:	d132      	bne.n	80088ce <HAL_TIM_PeriodElapsedCallback+0x13a>
			uint8_t tx_buffer[128];
			int tx_msg_len =
					sprintf((char*) tx_buffer,
 8008868:	4b22      	ldr	r3, [pc, #136]	@ (80088f4 <HAL_TIM_PeriodElapsedCallback+0x160>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4a27      	ldr	r2, [pc, #156]	@ (800890c <HAL_TIM_PeriodElapsedCallback+0x178>)
 800886e:	fba2 2303 	umull	r2, r3, r2, r3
 8008872:	099d      	lsrs	r5, r3, #6
 8008874:	4b1f      	ldr	r3, [pc, #124]	@ (80088f4 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a24      	ldr	r2, [pc, #144]	@ (800890c <HAL_TIM_PeriodElapsedCallback+0x178>)
 800887a:	fba2 1203 	umull	r1, r2, r2, r3
 800887e:	0994      	lsrs	r4, r2, #6
 8008880:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008884:	fb04 f202 	mul.w	r2, r4, r2
 8008888:	1a9c      	subs	r4, r3, r2
 800888a:	4b1d      	ldr	r3, [pc, #116]	@ (8008900 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 800888c:	881b      	ldrh	r3, [r3, #0]
 800888e:	461e      	mov	r6, r3
 8008890:	4b19      	ldr	r3, [pc, #100]	@ (80088f8 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	4618      	mov	r0, r3
 8008896:	f7f7 fe77 	bl	8000588 <__aeabi_f2d>
 800889a:	4602      	mov	r2, r0
 800889c:	460b      	mov	r3, r1
 800889e:	f107 0008 	add.w	r0, r7, #8
 80088a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80088a6:	9600      	str	r6, [sp, #0]
 80088a8:	4623      	mov	r3, r4
 80088aa:	462a      	mov	r2, r5
 80088ac:	4918      	ldr	r1, [pc, #96]	@ (8008910 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80088ae:	f001 fd7d 	bl	800a3ac <siprintf>
 80088b2:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
							"{ \"temperature\" : %d.%03d, \"PID\" : %d  , \"Setpoint\" : %f  }\n",
							temp_int / 1000, temp_int % 1000, pwm_duty_u,
							set_temp_f);
			HAL_UART_Transmit(&huart3, tx_buffer, tx_msg_len, 100);
 80088b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80088ba:	b29a      	uxth	r2, r3
 80088bc:	f107 0108 	add.w	r1, r7, #8
 80088c0:	2364      	movs	r3, #100	@ 0x64
 80088c2:	4814      	ldr	r0, [pc, #80]	@ (8008914 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80088c4:	f7fc ff66 	bl	8005794 <HAL_UART_Transmit>
			cnt = 0;
 80088c8:	4b05      	ldr	r3, [pc, #20]	@ (80088e0 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80088ca:	2200      	movs	r2, #0
 80088cc:	601a      	str	r2, [r3, #0]
		}
	}
}
 80088ce:	bf00      	nop
 80088d0:	3794      	adds	r7, #148	@ 0x94
 80088d2:	46bd      	mov	sp, r7
 80088d4:	ecbd 8b02 	vpop	{d8}
 80088d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088da:	bf00      	nop
 80088dc:	20000540 	.word	0x20000540
 80088e0:	20000b84 	.word	0x20000b84
 80088e4:	20000b40 	.word	0x20000b40
 80088e8:	20000b50 	.word	0x20000b50
 80088ec:	20000020 	.word	0x20000020
 80088f0:	408f4000 	.word	0x408f4000
 80088f4:	20000b48 	.word	0x20000b48
 80088f8:	2000006c 	.word	0x2000006c
 80088fc:	20000b5c 	.word	0x20000b5c
 8008900:	20000b80 	.word	0x20000b80
 8008904:	2000058c 	.word	0x2000058c
 8008908:	2000005c 	.word	0x2000005c
 800890c:	10624dd3 	.word	0x10624dd3
 8008910:	0800c654 	.word	0x0800c654
 8008914:	200005d8 	.word	0x200005d8

08008918 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8008918:	b580      	push	{r7, lr}
 800891a:	b084      	sub	sp, #16
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
	if (huart == &huart3) {
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	4a13      	ldr	r2, [pc, #76]	@ (8008970 <HAL_UART_RxCpltCallback+0x58>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d11f      	bne.n	8008968 <HAL_UART_RxCpltCallback+0x50>
		int duty_cycle = strtol((char*) tx_buffer, 0, 10);
 8008928:	220a      	movs	r2, #10
 800892a:	2100      	movs	r1, #0
 800892c:	4811      	ldr	r0, [pc, #68]	@ (8008974 <HAL_UART_RxCpltCallback+0x5c>)
 800892e:	f001 f819 	bl	8009964 <strtol>
 8008932:	60f8      	str	r0, [r7, #12]

		if (duty_cycle < 25) {
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2b18      	cmp	r3, #24
 8008938:	dc02      	bgt.n	8008940 <HAL_UART_RxCpltCallback+0x28>
			duty_cycle = 25;
 800893a:	2319      	movs	r3, #25
 800893c:	60fb      	str	r3, [r7, #12]
 800893e:	e004      	b.n	800894a <HAL_UART_RxCpltCallback+0x32>
		} else if (duty_cycle > 45) {
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2b2d      	cmp	r3, #45	@ 0x2d
 8008944:	dd01      	ble.n	800894a <HAL_UART_RxCpltCallback+0x32>
			duty_cycle = 45;
 8008946:	232d      	movs	r3, #45	@ 0x2d
 8008948:	60fb      	str	r3, [r7, #12]
		}
		set_temp_f = duty_cycle;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	ee07 3a90 	vmov	s15, r3
 8008950:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008954:	4b08      	ldr	r3, [pc, #32]	@ (8008978 <HAL_UART_RxCpltCallback+0x60>)
 8008956:	edc3 7a00 	vstr	s15, [r3]
//		HEATER_PWM_WriteDuty(&hheater, duty_cycle);
		HAL_UART_Receive_IT(&huart3, tx_buffer, tx_msg_len);
 800895a:	2302      	movs	r3, #2
 800895c:	b29b      	uxth	r3, r3
 800895e:	461a      	mov	r2, r3
 8008960:	4904      	ldr	r1, [pc, #16]	@ (8008974 <HAL_UART_RxCpltCallback+0x5c>)
 8008962:	4803      	ldr	r0, [pc, #12]	@ (8008970 <HAL_UART_RxCpltCallback+0x58>)
 8008964:	f7fc ff9f 	bl	80058a6 <HAL_UART_Receive_IT>
	}
}
 8008968:	bf00      	nop
 800896a:	3710      	adds	r7, #16
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}
 8008970:	200005d8 	.word	0x200005d8
 8008974:	20000b58 	.word	0x20000b58
 8008978:	2000006c 	.word	0x2000006c

0800897c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800897c:	b580      	push	{r7, lr}
 800897e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 1 */
	// Initialize PID Controller parameters and init data
	PID1.Kp = 1000;
 8008980:	4b21      	ldr	r3, [pc, #132]	@ (8008a08 <main+0x8c>)
 8008982:	4a22      	ldr	r2, [pc, #136]	@ (8008a0c <main+0x90>)
 8008984:	601a      	str	r2, [r3, #0]
	PID1.Ki = 1;
 8008986:	4b20      	ldr	r3, [pc, #128]	@ (8008a08 <main+0x8c>)
 8008988:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800898c:	605a      	str	r2, [r3, #4]
	PID1.Kd = 0;
 800898e:	4b1e      	ldr	r3, [pc, #120]	@ (8008a08 <main+0x8c>)
 8008990:	f04f 0200 	mov.w	r2, #0
 8008994:	609a      	str	r2, [r3, #8]
	PID1.Tp = 1.0f / 9000.0f;
 8008996:	4b1c      	ldr	r3, [pc, #112]	@ (8008a08 <main+0x8c>)
 8008998:	4a1d      	ldr	r2, [pc, #116]	@ (8008a10 <main+0x94>)
 800899a:	60da      	str	r2, [r3, #12]
	PID1.N = 0.01f;
 800899c:	4b1a      	ldr	r3, [pc, #104]	@ (8008a08 <main+0x8c>)
 800899e:	4a1d      	ldr	r2, [pc, #116]	@ (8008a14 <main+0x98>)
 80089a0:	611a      	str	r2, [r3, #16]
	PID1.prev_error = 0;
 80089a2:	4b19      	ldr	r3, [pc, #100]	@ (8008a08 <main+0x8c>)
 80089a4:	f04f 0200 	mov.w	r2, #0
 80089a8:	619a      	str	r2, [r3, #24]
	PID1.d_prev = 0;
 80089aa:	4b17      	ldr	r3, [pc, #92]	@ (8008a08 <main+0x8c>)
 80089ac:	f04f 0200 	mov.w	r2, #0
 80089b0:	61da      	str	r2, [r3, #28]
	PID1.e_prev = 0;
 80089b2:	4b15      	ldr	r3, [pc, #84]	@ (8008a08 <main+0x8c>)
 80089b4:	f04f 0200 	mov.w	r2, #0
 80089b8:	621a      	str	r2, [r3, #32]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80089ba:	f7f8 fafd 	bl	8000fb8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80089be:	f000 f835 	bl	8008a2c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80089c2:	f000 fa75 	bl	8008eb0 <MX_GPIO_Init>
	MX_ETH_Init();
 80089c6:	f000 f899 	bl	8008afc <MX_ETH_Init>
	MX_USART3_UART_Init();
 80089ca:	f000 fa13 	bl	8008df4 <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 80089ce:	f000 fa41 	bl	8008e54 <MX_USB_OTG_FS_PCD_Init>
	MX_I2C1_Init();
 80089d2:	f000 f8e1 	bl	8008b98 <MX_I2C1_Init>
	MX_SPI4_Init();
 80089d6:	f000 f91f 	bl	8008c18 <MX_SPI4_Init>
	MX_TIM2_Init();
 80089da:	f000 f95b 	bl	8008c94 <MX_TIM2_Init>
	MX_TIM9_Init();
 80089de:	f000 f9a7 	bl	8008d30 <MX_TIM9_Init>
	/* USER CODE BEGIN 2 */
	/*BMP280 CONFIGURATION*/
	BMP2_Init(&bmp2dev);
 80089e2:	480d      	ldr	r0, [pc, #52]	@ (8008a18 <main+0x9c>)
 80089e4:	f7ff fc22 	bl	800822c <BMP2_Init>
	HEATER_PWM_Init(&hheater);
 80089e8:	480c      	ldr	r0, [pc, #48]	@ (8008a1c <main+0xa0>)
 80089ea:	f7ff fd6b 	bl	80084c4 <HEATER_PWM_Init>
	HAL_TIM_Base_Start_IT(&htim2);
 80089ee:	480c      	ldr	r0, [pc, #48]	@ (8008a20 <main+0xa4>)
 80089f0:	f7fb fd2a 	bl	8004448 <HAL_TIM_Base_Start_IT>
	HAL_UART_Receive_IT(&huart3, tx_buffer, tx_msg_len);
 80089f4:	2302      	movs	r3, #2
 80089f6:	b29b      	uxth	r3, r3
 80089f8:	461a      	mov	r2, r3
 80089fa:	490a      	ldr	r1, [pc, #40]	@ (8008a24 <main+0xa8>)
 80089fc:	480a      	ldr	r0, [pc, #40]	@ (8008a28 <main+0xac>)
 80089fe:	f7fc ff52 	bl	80058a6 <HAL_UART_Receive_IT>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8008a02:	bf00      	nop
 8008a04:	e7fd      	b.n	8008a02 <main+0x86>
 8008a06:	bf00      	nop
 8008a08:	20000b5c 	.word	0x20000b5c
 8008a0c:	447a0000 	.word	0x447a0000
 8008a10:	38e90453 	.word	0x38e90453
 8008a14:	3c23d70a 	.word	0x3c23d70a
 8008a18:	20000020 	.word	0x20000020
 8008a1c:	2000005c 	.word	0x2000005c
 8008a20:	20000540 	.word	0x20000540
 8008a24:	20000b58 	.word	0x20000b58
 8008a28:	200005d8 	.word	0x200005d8

08008a2c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b094      	sub	sp, #80	@ 0x50
 8008a30:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8008a32:	f107 0320 	add.w	r3, r7, #32
 8008a36:	2230      	movs	r2, #48	@ 0x30
 8008a38:	2100      	movs	r1, #0
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f001 fd19 	bl	800a472 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8008a40:	f107 030c 	add.w	r3, r7, #12
 8008a44:	2200      	movs	r2, #0
 8008a46:	601a      	str	r2, [r3, #0]
 8008a48:	605a      	str	r2, [r3, #4]
 8008a4a:	609a      	str	r2, [r3, #8]
 8008a4c:	60da      	str	r2, [r3, #12]
 8008a4e:	611a      	str	r2, [r3, #16]

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8008a50:	f7f9 fc5a 	bl	8002308 <HAL_PWR_EnableBkUpAccess>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8008a54:	4b27      	ldr	r3, [pc, #156]	@ (8008af4 <SystemClock_Config+0xc8>)
 8008a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a58:	4a26      	ldr	r2, [pc, #152]	@ (8008af4 <SystemClock_Config+0xc8>)
 8008a5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8008a60:	4b24      	ldr	r3, [pc, #144]	@ (8008af4 <SystemClock_Config+0xc8>)
 8008a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a68:	60bb      	str	r3, [r7, #8]
 8008a6a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8008a6c:	4b22      	ldr	r3, [pc, #136]	@ (8008af8 <SystemClock_Config+0xcc>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8008a74:	4a20      	ldr	r2, [pc, #128]	@ (8008af8 <SystemClock_Config+0xcc>)
 8008a76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008a7a:	6013      	str	r3, [r2, #0]
 8008a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8008af8 <SystemClock_Config+0xcc>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008a84:	607b      	str	r3, [r7, #4]
 8008a86:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8008a8c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8008a90:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008a92:	2302      	movs	r3, #2
 8008a94:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8008a96:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8008a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8008a9c:	2304      	movs	r3, #4
 8008a9e:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 72;
 8008aa0:	2348      	movs	r3, #72	@ 0x48
 8008aa2:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8008aa4:	2302      	movs	r3, #2
 8008aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 3;
 8008aa8:	2303      	movs	r3, #3
 8008aaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8008aac:	f107 0320 	add.w	r3, r7, #32
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	f7f9 fc39 	bl	8002328 <HAL_RCC_OscConfig>
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d001      	beq.n	8008ac0 <SystemClock_Config+0x94>
		Error_Handler();
 8008abc:	f000 faba 	bl	8009034 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8008ac0:	230f      	movs	r3, #15
 8008ac2:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008ac4:	2302      	movs	r3, #2
 8008ac6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8008acc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008ad0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8008ad6:	f107 030c 	add.w	r3, r7, #12
 8008ada:	2102      	movs	r1, #2
 8008adc:	4618      	mov	r0, r3
 8008ade:	f7f9 fec7 	bl	8002870 <HAL_RCC_ClockConfig>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d001      	beq.n	8008aec <SystemClock_Config+0xc0>
		Error_Handler();
 8008ae8:	f000 faa4 	bl	8009034 <Error_Handler>
	}
}
 8008aec:	bf00      	nop
 8008aee:	3750      	adds	r7, #80	@ 0x50
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}
 8008af4:	40023800 	.word	0x40023800
 8008af8:	40007000 	.word	0x40007000

08008afc <MX_ETH_Init>:
/**
 * @brief ETH Initialization Function
 * @param None
 * @retval None
 */
static void MX_ETH_Init(void) {
 8008afc:	b580      	push	{r7, lr}
 8008afe:	af00      	add	r7, sp, #0
	static uint8_t MACAddr[6];

	/* USER CODE BEGIN ETH_Init 1 */

	/* USER CODE END ETH_Init 1 */
	heth.Instance = ETH;
 8008b00:	4b1f      	ldr	r3, [pc, #124]	@ (8008b80 <MX_ETH_Init+0x84>)
 8008b02:	4a20      	ldr	r2, [pc, #128]	@ (8008b84 <MX_ETH_Init+0x88>)
 8008b04:	601a      	str	r2, [r3, #0]
	MACAddr[0] = 0x00;
 8008b06:	4b20      	ldr	r3, [pc, #128]	@ (8008b88 <MX_ETH_Init+0x8c>)
 8008b08:	2200      	movs	r2, #0
 8008b0a:	701a      	strb	r2, [r3, #0]
	MACAddr[1] = 0x80;
 8008b0c:	4b1e      	ldr	r3, [pc, #120]	@ (8008b88 <MX_ETH_Init+0x8c>)
 8008b0e:	2280      	movs	r2, #128	@ 0x80
 8008b10:	705a      	strb	r2, [r3, #1]
	MACAddr[2] = 0xE1;
 8008b12:	4b1d      	ldr	r3, [pc, #116]	@ (8008b88 <MX_ETH_Init+0x8c>)
 8008b14:	22e1      	movs	r2, #225	@ 0xe1
 8008b16:	709a      	strb	r2, [r3, #2]
	MACAddr[3] = 0x00;
 8008b18:	4b1b      	ldr	r3, [pc, #108]	@ (8008b88 <MX_ETH_Init+0x8c>)
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	70da      	strb	r2, [r3, #3]
	MACAddr[4] = 0x00;
 8008b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8008b88 <MX_ETH_Init+0x8c>)
 8008b20:	2200      	movs	r2, #0
 8008b22:	711a      	strb	r2, [r3, #4]
	MACAddr[5] = 0x00;
 8008b24:	4b18      	ldr	r3, [pc, #96]	@ (8008b88 <MX_ETH_Init+0x8c>)
 8008b26:	2200      	movs	r2, #0
 8008b28:	715a      	strb	r2, [r3, #5]
	heth.Init.MACAddr = &MACAddr[0];
 8008b2a:	4b15      	ldr	r3, [pc, #84]	@ (8008b80 <MX_ETH_Init+0x84>)
 8008b2c:	4a16      	ldr	r2, [pc, #88]	@ (8008b88 <MX_ETH_Init+0x8c>)
 8008b2e:	605a      	str	r2, [r3, #4]
	heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8008b30:	4b13      	ldr	r3, [pc, #76]	@ (8008b80 <MX_ETH_Init+0x84>)
 8008b32:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8008b36:	609a      	str	r2, [r3, #8]
	heth.Init.TxDesc = DMATxDscrTab;
 8008b38:	4b11      	ldr	r3, [pc, #68]	@ (8008b80 <MX_ETH_Init+0x84>)
 8008b3a:	4a14      	ldr	r2, [pc, #80]	@ (8008b8c <MX_ETH_Init+0x90>)
 8008b3c:	60da      	str	r2, [r3, #12]
	heth.Init.RxDesc = DMARxDscrTab;
 8008b3e:	4b10      	ldr	r3, [pc, #64]	@ (8008b80 <MX_ETH_Init+0x84>)
 8008b40:	4a13      	ldr	r2, [pc, #76]	@ (8008b90 <MX_ETH_Init+0x94>)
 8008b42:	611a      	str	r2, [r3, #16]
	heth.Init.RxBuffLen = 1524;
 8008b44:	4b0e      	ldr	r3, [pc, #56]	@ (8008b80 <MX_ETH_Init+0x84>)
 8008b46:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8008b4a:	615a      	str	r2, [r3, #20]

	/* USER CODE BEGIN MACADDRESS */

	/* USER CODE END MACADDRESS */

	if (HAL_ETH_Init(&heth) != HAL_OK) {
 8008b4c:	480c      	ldr	r0, [pc, #48]	@ (8008b80 <MX_ETH_Init+0x84>)
 8008b4e:	f7f8 fc59 	bl	8001404 <HAL_ETH_Init>
 8008b52:	4603      	mov	r3, r0
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d001      	beq.n	8008b5c <MX_ETH_Init+0x60>
		Error_Handler();
 8008b58:	f000 fa6c 	bl	8009034 <Error_Handler>
	}

	memset(&TxConfig, 0, sizeof(ETH_TxPacketConfig));
 8008b5c:	2238      	movs	r2, #56	@ 0x38
 8008b5e:	2100      	movs	r1, #0
 8008b60:	480c      	ldr	r0, [pc, #48]	@ (8008b94 <MX_ETH_Init+0x98>)
 8008b62:	f001 fc86 	bl	800a472 <memset>
	TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM
 8008b66:	4b0b      	ldr	r3, [pc, #44]	@ (8008b94 <MX_ETH_Init+0x98>)
 8008b68:	2221      	movs	r2, #33	@ 0x21
 8008b6a:	601a      	str	r2, [r3, #0]
			| ETH_TX_PACKETS_FEATURES_CRCPAD;
	TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8008b6c:	4b09      	ldr	r3, [pc, #36]	@ (8008b94 <MX_ETH_Init+0x98>)
 8008b6e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8008b72:	615a      	str	r2, [r3, #20]
	TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8008b74:	4b07      	ldr	r3, [pc, #28]	@ (8008b94 <MX_ETH_Init+0x98>)
 8008b76:	2200      	movs	r2, #0
 8008b78:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN ETH_Init 2 */

	/* USER CODE END ETH_Init 2 */

}
 8008b7a:	bf00      	nop
 8008b7c:	bd80      	pop	{r7, pc}
 8008b7e:	bf00      	nop
 8008b80:	200003d8 	.word	0x200003d8
 8008b84:	40028000 	.word	0x40028000
 8008b88:	20000b88 	.word	0x20000b88
 8008b8c:	200002dc 	.word	0x200002dc
 8008b90:	2000023c 	.word	0x2000023c
 8008b94:	200003a0 	.word	0x200003a0

08008b98 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8008b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8008c0c <MX_I2C1_Init+0x74>)
 8008b9e:	4a1c      	ldr	r2, [pc, #112]	@ (8008c10 <MX_I2C1_Init+0x78>)
 8008ba0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00808CD2;
 8008ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8008c0c <MX_I2C1_Init+0x74>)
 8008ba4:	4a1b      	ldr	r2, [pc, #108]	@ (8008c14 <MX_I2C1_Init+0x7c>)
 8008ba6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8008ba8:	4b18      	ldr	r3, [pc, #96]	@ (8008c0c <MX_I2C1_Init+0x74>)
 8008baa:	2200      	movs	r2, #0
 8008bac:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8008bae:	4b17      	ldr	r3, [pc, #92]	@ (8008c0c <MX_I2C1_Init+0x74>)
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8008bb4:	4b15      	ldr	r3, [pc, #84]	@ (8008c0c <MX_I2C1_Init+0x74>)
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8008bba:	4b14      	ldr	r3, [pc, #80]	@ (8008c0c <MX_I2C1_Init+0x74>)
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8008bc0:	4b12      	ldr	r3, [pc, #72]	@ (8008c0c <MX_I2C1_Init+0x74>)
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8008bc6:	4b11      	ldr	r3, [pc, #68]	@ (8008c0c <MX_I2C1_Init+0x74>)
 8008bc8:	2200      	movs	r2, #0
 8008bca:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8008bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8008c0c <MX_I2C1_Init+0x74>)
 8008bce:	2200      	movs	r2, #0
 8008bd0:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8008bd2:	480e      	ldr	r0, [pc, #56]	@ (8008c0c <MX_I2C1_Init+0x74>)
 8008bd4:	f7f9 f92a 	bl	8001e2c <HAL_I2C_Init>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d001      	beq.n	8008be2 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8008bde:	f000 fa29 	bl	8009034 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8008be2:	2100      	movs	r1, #0
 8008be4:	4809      	ldr	r0, [pc, #36]	@ (8008c0c <MX_I2C1_Init+0x74>)
 8008be6:	f7f9 f9bd 	bl	8001f64 <HAL_I2CEx_ConfigAnalogFilter>
 8008bea:	4603      	mov	r3, r0
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d001      	beq.n	8008bf4 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8008bf0:	f000 fa20 	bl	8009034 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8008bf4:	2100      	movs	r1, #0
 8008bf6:	4805      	ldr	r0, [pc, #20]	@ (8008c0c <MX_I2C1_Init+0x74>)
 8008bf8:	f7f9 f9ff 	bl	8001ffa <HAL_I2CEx_ConfigDigitalFilter>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d001      	beq.n	8008c06 <MX_I2C1_Init+0x6e>
		Error_Handler();
 8008c02:	f000 fa17 	bl	8009034 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8008c06:	bf00      	nop
 8008c08:	bd80      	pop	{r7, pc}
 8008c0a:	bf00      	nop
 8008c0c:	20000488 	.word	0x20000488
 8008c10:	40005400 	.word	0x40005400
 8008c14:	00808cd2 	.word	0x00808cd2

08008c18 <MX_SPI4_Init>:
/**
 * @brief SPI4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI4_Init(void) {
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI4_Init 1 */

	/* USER CODE END SPI4_Init 1 */
	/* SPI4 parameter configuration*/
	hspi4.Instance = SPI4;
 8008c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8008c90 <MX_SPI4_Init+0x78>)
 8008c20:	601a      	str	r2, [r3, #0]
	hspi4.Init.Mode = SPI_MODE_MASTER;
 8008c22:	4b1a      	ldr	r3, [pc, #104]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c24:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8008c28:	605a      	str	r2, [r3, #4]
	hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8008c2a:	4b18      	ldr	r3, [pc, #96]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	609a      	str	r2, [r3, #8]
	hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8008c30:	4b16      	ldr	r3, [pc, #88]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c32:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8008c36:	60da      	str	r2, [r3, #12]
	hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8008c38:	4b14      	ldr	r3, [pc, #80]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c3a:	2202      	movs	r2, #2
 8008c3c:	611a      	str	r2, [r3, #16]
	hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8008c3e:	4b13      	ldr	r3, [pc, #76]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c40:	2201      	movs	r2, #1
 8008c42:	615a      	str	r2, [r3, #20]
	hspi4.Init.NSS = SPI_NSS_SOFT;
 8008c44:	4b11      	ldr	r3, [pc, #68]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c4a:	619a      	str	r2, [r3, #24]
	hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8008c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c4e:	2210      	movs	r2, #16
 8008c50:	61da      	str	r2, [r3, #28]
	hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008c52:	4b0e      	ldr	r3, [pc, #56]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c54:	2200      	movs	r2, #0
 8008c56:	621a      	str	r2, [r3, #32]
	hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8008c58:	4b0c      	ldr	r3, [pc, #48]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008c5e:	4b0b      	ldr	r3, [pc, #44]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c60:	2200      	movs	r2, #0
 8008c62:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi4.Init.CRCPolynomial = 7;
 8008c64:	4b09      	ldr	r3, [pc, #36]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c66:	2207      	movs	r2, #7
 8008c68:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8008c6a:	4b08      	ldr	r3, [pc, #32]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8008c70:	4b06      	ldr	r3, [pc, #24]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c72:	2200      	movs	r2, #0
 8008c74:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi4) != HAL_OK) {
 8008c76:	4805      	ldr	r0, [pc, #20]	@ (8008c8c <MX_SPI4_Init+0x74>)
 8008c78:	f7fa fc10 	bl	800349c <HAL_SPI_Init>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d001      	beq.n	8008c86 <MX_SPI4_Init+0x6e>
		Error_Handler();
 8008c82:	f000 f9d7 	bl	8009034 <Error_Handler>
	}
	/* USER CODE BEGIN SPI4_Init 2 */

	/* USER CODE END SPI4_Init 2 */

}
 8008c86:	bf00      	nop
 8008c88:	bd80      	pop	{r7, pc}
 8008c8a:	bf00      	nop
 8008c8c:	200004dc 	.word	0x200004dc
 8008c90:	40013400 	.word	0x40013400

08008c94 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b088      	sub	sp, #32
 8008c98:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8008c9a:	f107 0310 	add.w	r3, r7, #16
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	601a      	str	r2, [r3, #0]
 8008ca2:	605a      	str	r2, [r3, #4]
 8008ca4:	609a      	str	r2, [r3, #8]
 8008ca6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8008ca8:	1d3b      	adds	r3, r7, #4
 8008caa:	2200      	movs	r2, #0
 8008cac:	601a      	str	r2, [r3, #0]
 8008cae:	605a      	str	r2, [r3, #4]
 8008cb0:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8008cb2:	4b1d      	ldr	r3, [pc, #116]	@ (8008d28 <MX_TIM2_Init+0x94>)
 8008cb4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8008cb8:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 108;
 8008cba:	4b1b      	ldr	r3, [pc, #108]	@ (8008d28 <MX_TIM2_Init+0x94>)
 8008cbc:	226c      	movs	r2, #108	@ 0x6c
 8008cbe:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008cc0:	4b19      	ldr	r3, [pc, #100]	@ (8008d28 <MX_TIM2_Init+0x94>)
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 249999;
 8008cc6:	4b18      	ldr	r3, [pc, #96]	@ (8008d28 <MX_TIM2_Init+0x94>)
 8008cc8:	4a18      	ldr	r2, [pc, #96]	@ (8008d2c <MX_TIM2_Init+0x98>)
 8008cca:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008ccc:	4b16      	ldr	r3, [pc, #88]	@ (8008d28 <MX_TIM2_Init+0x94>)
 8008cce:	2200      	movs	r2, #0
 8008cd0:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008cd2:	4b15      	ldr	r3, [pc, #84]	@ (8008d28 <MX_TIM2_Init+0x94>)
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8008cd8:	4813      	ldr	r0, [pc, #76]	@ (8008d28 <MX_TIM2_Init+0x94>)
 8008cda:	f7fb fb5d 	bl	8004398 <HAL_TIM_Base_Init>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d001      	beq.n	8008ce8 <MX_TIM2_Init+0x54>
		Error_Handler();
 8008ce4:	f000 f9a6 	bl	8009034 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008ce8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008cec:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8008cee:	f107 0310 	add.w	r3, r7, #16
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	480c      	ldr	r0, [pc, #48]	@ (8008d28 <MX_TIM2_Init+0x94>)
 8008cf6:	f7fb ff97 	bl	8004c28 <HAL_TIM_ConfigClockSource>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d001      	beq.n	8008d04 <MX_TIM2_Init+0x70>
		Error_Handler();
 8008d00:	f000 f998 	bl	8009034 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008d04:	2300      	movs	r3, #0
 8008d06:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8008d0c:	1d3b      	adds	r3, r7, #4
 8008d0e:	4619      	mov	r1, r3
 8008d10:	4805      	ldr	r0, [pc, #20]	@ (8008d28 <MX_TIM2_Init+0x94>)
 8008d12:	f7fc fc45 	bl	80055a0 <HAL_TIMEx_MasterConfigSynchronization>
 8008d16:	4603      	mov	r3, r0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d001      	beq.n	8008d20 <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8008d1c:	f000 f98a 	bl	8009034 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8008d20:	bf00      	nop
 8008d22:	3720      	adds	r7, #32
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}
 8008d28:	20000540 	.word	0x20000540
 8008d2c:	0003d08f 	.word	0x0003d08f

08008d30 <MX_TIM9_Init>:
/**
 * @brief TIM9 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM9_Init(void) {
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b08c      	sub	sp, #48	@ 0x30
 8008d34:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM9_Init 0 */

	/* USER CODE END TIM9_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8008d36:	f107 0320 	add.w	r3, r7, #32
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	601a      	str	r2, [r3, #0]
 8008d3e:	605a      	str	r2, [r3, #4]
 8008d40:	609a      	str	r2, [r3, #8]
 8008d42:	60da      	str	r2, [r3, #12]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8008d44:	1d3b      	adds	r3, r7, #4
 8008d46:	2200      	movs	r2, #0
 8008d48:	601a      	str	r2, [r3, #0]
 8008d4a:	605a      	str	r2, [r3, #4]
 8008d4c:	609a      	str	r2, [r3, #8]
 8008d4e:	60da      	str	r2, [r3, #12]
 8008d50:	611a      	str	r2, [r3, #16]
 8008d52:	615a      	str	r2, [r3, #20]
 8008d54:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM9_Init 1 */

	/* USER CODE END TIM9_Init 1 */
	htim9.Instance = TIM9;
 8008d56:	4b25      	ldr	r3, [pc, #148]	@ (8008dec <MX_TIM9_Init+0xbc>)
 8008d58:	4a25      	ldr	r2, [pc, #148]	@ (8008df0 <MX_TIM9_Init+0xc0>)
 8008d5a:	601a      	str	r2, [r3, #0]
	htim9.Init.Prescaler = 107;
 8008d5c:	4b23      	ldr	r3, [pc, #140]	@ (8008dec <MX_TIM9_Init+0xbc>)
 8008d5e:	226b      	movs	r2, #107	@ 0x6b
 8008d60:	605a      	str	r2, [r3, #4]
	htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008d62:	4b22      	ldr	r3, [pc, #136]	@ (8008dec <MX_TIM9_Init+0xbc>)
 8008d64:	2200      	movs	r2, #0
 8008d66:	609a      	str	r2, [r3, #8]
	htim9.Init.Period = 99;
 8008d68:	4b20      	ldr	r3, [pc, #128]	@ (8008dec <MX_TIM9_Init+0xbc>)
 8008d6a:	2263      	movs	r2, #99	@ 0x63
 8008d6c:	60da      	str	r2, [r3, #12]
	htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008d6e:	4b1f      	ldr	r3, [pc, #124]	@ (8008dec <MX_TIM9_Init+0xbc>)
 8008d70:	2200      	movs	r2, #0
 8008d72:	611a      	str	r2, [r3, #16]
	htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008d74:	4b1d      	ldr	r3, [pc, #116]	@ (8008dec <MX_TIM9_Init+0xbc>)
 8008d76:	2200      	movs	r2, #0
 8008d78:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim9) != HAL_OK) {
 8008d7a:	481c      	ldr	r0, [pc, #112]	@ (8008dec <MX_TIM9_Init+0xbc>)
 8008d7c:	f7fb fb0c 	bl	8004398 <HAL_TIM_Base_Init>
 8008d80:	4603      	mov	r3, r0
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d001      	beq.n	8008d8a <MX_TIM9_Init+0x5a>
		Error_Handler();
 8008d86:	f000 f955 	bl	8009034 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008d8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008d8e:	623b      	str	r3, [r7, #32]
	if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK) {
 8008d90:	f107 0320 	add.w	r3, r7, #32
 8008d94:	4619      	mov	r1, r3
 8008d96:	4815      	ldr	r0, [pc, #84]	@ (8008dec <MX_TIM9_Init+0xbc>)
 8008d98:	f7fb ff46 	bl	8004c28 <HAL_TIM_ConfigClockSource>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d001      	beq.n	8008da6 <MX_TIM9_Init+0x76>
		Error_Handler();
 8008da2:	f000 f947 	bl	8009034 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim9) != HAL_OK) {
 8008da6:	4811      	ldr	r0, [pc, #68]	@ (8008dec <MX_TIM9_Init+0xbc>)
 8008da8:	f7fb fbc6 	bl	8004538 <HAL_TIM_PWM_Init>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d001      	beq.n	8008db6 <MX_TIM9_Init+0x86>
		Error_Handler();
 8008db2:	f000 f93f 	bl	8009034 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008db6:	2360      	movs	r3, #96	@ 0x60
 8008db8:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 1;
 8008dba:	2301      	movs	r3, #1
 8008dbc:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2)
 8008dc6:	1d3b      	adds	r3, r7, #4
 8008dc8:	2204      	movs	r2, #4
 8008dca:	4619      	mov	r1, r3
 8008dcc:	4807      	ldr	r0, [pc, #28]	@ (8008dec <MX_TIM9_Init+0xbc>)
 8008dce:	f7fb fe17 	bl	8004a00 <HAL_TIM_PWM_ConfigChannel>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d001      	beq.n	8008ddc <MX_TIM9_Init+0xac>
			!= HAL_OK) {
		Error_Handler();
 8008dd8:	f000 f92c 	bl	8009034 <Error_Handler>
	}
	/* USER CODE BEGIN TIM9_Init 2 */

	/* USER CODE END TIM9_Init 2 */
	HAL_TIM_MspPostInit(&htim9);
 8008ddc:	4803      	ldr	r0, [pc, #12]	@ (8008dec <MX_TIM9_Init+0xbc>)
 8008dde:	f000 fae7 	bl	80093b0 <HAL_TIM_MspPostInit>

}
 8008de2:	bf00      	nop
 8008de4:	3730      	adds	r7, #48	@ 0x30
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}
 8008dea:	bf00      	nop
 8008dec:	2000058c 	.word	0x2000058c
 8008df0:	40014000 	.word	0x40014000

08008df4 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8008df4:	b580      	push	{r7, lr}
 8008df6:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8008df8:	4b14      	ldr	r3, [pc, #80]	@ (8008e4c <MX_USART3_UART_Init+0x58>)
 8008dfa:	4a15      	ldr	r2, [pc, #84]	@ (8008e50 <MX_USART3_UART_Init+0x5c>)
 8008dfc:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 9600;
 8008dfe:	4b13      	ldr	r3, [pc, #76]	@ (8008e4c <MX_USART3_UART_Init+0x58>)
 8008e00:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8008e04:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8008e06:	4b11      	ldr	r3, [pc, #68]	@ (8008e4c <MX_USART3_UART_Init+0x58>)
 8008e08:	2200      	movs	r2, #0
 8008e0a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8008e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8008e4c <MX_USART3_UART_Init+0x58>)
 8008e0e:	2200      	movs	r2, #0
 8008e10:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8008e12:	4b0e      	ldr	r3, [pc, #56]	@ (8008e4c <MX_USART3_UART_Init+0x58>)
 8008e14:	2200      	movs	r2, #0
 8008e16:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8008e18:	4b0c      	ldr	r3, [pc, #48]	@ (8008e4c <MX_USART3_UART_Init+0x58>)
 8008e1a:	220c      	movs	r2, #12
 8008e1c:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8008e4c <MX_USART3_UART_Init+0x58>)
 8008e20:	2200      	movs	r2, #0
 8008e22:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8008e24:	4b09      	ldr	r3, [pc, #36]	@ (8008e4c <MX_USART3_UART_Init+0x58>)
 8008e26:	2200      	movs	r2, #0
 8008e28:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008e2a:	4b08      	ldr	r3, [pc, #32]	@ (8008e4c <MX_USART3_UART_Init+0x58>)
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008e30:	4b06      	ldr	r3, [pc, #24]	@ (8008e4c <MX_USART3_UART_Init+0x58>)
 8008e32:	2200      	movs	r2, #0
 8008e34:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8008e36:	4805      	ldr	r0, [pc, #20]	@ (8008e4c <MX_USART3_UART_Init+0x58>)
 8008e38:	f7fc fc5e 	bl	80056f8 <HAL_UART_Init>
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d001      	beq.n	8008e46 <MX_USART3_UART_Init+0x52>
		Error_Handler();
 8008e42:	f000 f8f7 	bl	8009034 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8008e46:	bf00      	nop
 8008e48:	bd80      	pop	{r7, pc}
 8008e4a:	bf00      	nop
 8008e4c:	200005d8 	.word	0x200005d8
 8008e50:	40004800 	.word	0x40004800

08008e54 <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 8008e54:	b580      	push	{r7, lr}
 8008e56:	af00      	add	r7, sp, #0
	/* USER CODE END USB_OTG_FS_Init 0 */

	/* USER CODE BEGIN USB_OTG_FS_Init 1 */

	/* USER CODE END USB_OTG_FS_Init 1 */
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008e58:	4b14      	ldr	r3, [pc, #80]	@ (8008eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008e5a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008e5e:	601a      	str	r2, [r3, #0]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8008e60:	4b12      	ldr	r3, [pc, #72]	@ (8008eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008e62:	2206      	movs	r2, #6
 8008e64:	711a      	strb	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008e66:	4b11      	ldr	r3, [pc, #68]	@ (8008eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008e68:	2202      	movs	r2, #2
 8008e6a:	71da      	strb	r2, [r3, #7]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8008eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008e6e:	2200      	movs	r2, #0
 8008e70:	719a      	strb	r2, [r3, #6]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008e72:	4b0e      	ldr	r3, [pc, #56]	@ (8008eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008e74:	2202      	movs	r2, #2
 8008e76:	725a      	strb	r2, [r3, #9]
	hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8008e78:	4b0c      	ldr	r3, [pc, #48]	@ (8008eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	729a      	strb	r2, [r3, #10]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8008eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008e80:	2200      	movs	r2, #0
 8008e82:	72da      	strb	r2, [r3, #11]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008e84:	4b09      	ldr	r3, [pc, #36]	@ (8008eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008e86:	2200      	movs	r2, #0
 8008e88:	731a      	strb	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8008e8a:	4b08      	ldr	r3, [pc, #32]	@ (8008eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	739a      	strb	r2, [r3, #14]
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008e90:	4b06      	ldr	r3, [pc, #24]	@ (8008eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008e92:	2200      	movs	r2, #0
 8008e94:	73da      	strb	r2, [r3, #15]
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 8008e96:	4805      	ldr	r0, [pc, #20]	@ (8008eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008e98:	f7f9 f8fb 	bl	8002092 <HAL_PCD_Init>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d001      	beq.n	8008ea6 <MX_USB_OTG_FS_PCD_Init+0x52>
		Error_Handler();
 8008ea2:	f000 f8c7 	bl	8009034 <Error_Handler>
	}
	/* USER CODE BEGIN USB_OTG_FS_Init 2 */

	/* USER CODE END USB_OTG_FS_Init 2 */

}
 8008ea6:	bf00      	nop
 8008ea8:	bd80      	pop	{r7, pc}
 8008eaa:	bf00      	nop
 8008eac:	20000660 	.word	0x20000660

08008eb0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b08c      	sub	sp, #48	@ 0x30
 8008eb4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8008eb6:	f107 031c 	add.w	r3, r7, #28
 8008eba:	2200      	movs	r2, #0
 8008ebc:	601a      	str	r2, [r3, #0]
 8008ebe:	605a      	str	r2, [r3, #4]
 8008ec0:	609a      	str	r2, [r3, #8]
 8008ec2:	60da      	str	r2, [r3, #12]
 8008ec4:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8008ec6:	4b56      	ldr	r3, [pc, #344]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eca:	4a55      	ldr	r2, [pc, #340]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008ecc:	f043 0310 	orr.w	r3, r3, #16
 8008ed0:	6313      	str	r3, [r2, #48]	@ 0x30
 8008ed2:	4b53      	ldr	r3, [pc, #332]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ed6:	f003 0310 	and.w	r3, r3, #16
 8008eda:	61bb      	str	r3, [r7, #24]
 8008edc:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8008ede:	4b50      	ldr	r3, [pc, #320]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ee2:	4a4f      	ldr	r2, [pc, #316]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008ee4:	f043 0304 	orr.w	r3, r3, #4
 8008ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8008eea:	4b4d      	ldr	r3, [pc, #308]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eee:	f003 0304 	and.w	r3, r3, #4
 8008ef2:	617b      	str	r3, [r7, #20]
 8008ef4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8008ef6:	4b4a      	ldr	r3, [pc, #296]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008efa:	4a49      	ldr	r2, [pc, #292]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008efc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f00:	6313      	str	r3, [r2, #48]	@ 0x30
 8008f02:	4b47      	ldr	r3, [pc, #284]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f0a:	613b      	str	r3, [r7, #16]
 8008f0c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8008f0e:	4b44      	ldr	r3, [pc, #272]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f12:	4a43      	ldr	r2, [pc, #268]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008f14:	f043 0301 	orr.w	r3, r3, #1
 8008f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8008f1a:	4b41      	ldr	r3, [pc, #260]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f1e:	f003 0301 	and.w	r3, r3, #1
 8008f22:	60fb      	str	r3, [r7, #12]
 8008f24:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8008f26:	4b3e      	ldr	r3, [pc, #248]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f2a:	4a3d      	ldr	r2, [pc, #244]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008f2c:	f043 0302 	orr.w	r3, r3, #2
 8008f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8008f32:	4b3b      	ldr	r3, [pc, #236]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f36:	f003 0302 	and.w	r3, r3, #2
 8008f3a:	60bb      	str	r3, [r7, #8]
 8008f3c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8008f3e:	4b38      	ldr	r3, [pc, #224]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f42:	4a37      	ldr	r2, [pc, #220]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008f44:	f043 0308 	orr.w	r3, r3, #8
 8008f48:	6313      	str	r3, [r2, #48]	@ 0x30
 8008f4a:	4b35      	ldr	r3, [pc, #212]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f4e:	f003 0308 	and.w	r3, r3, #8
 8008f52:	607b      	str	r3, [r7, #4]
 8008f54:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8008f56:	4b32      	ldr	r3, [pc, #200]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f5a:	4a31      	ldr	r2, [pc, #196]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008f5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8008f62:	4b2f      	ldr	r3, [pc, #188]	@ (8009020 <MX_GPIO_Init+0x170>)
 8008f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f6a:	603b      	str	r3, [r7, #0]
 8008f6c:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(BMP2_CSB_GPIO_Port, BMP2_CSB_Pin, GPIO_PIN_RESET);
 8008f6e:	2200      	movs	r2, #0
 8008f70:	2110      	movs	r1, #16
 8008f72:	482c      	ldr	r0, [pc, #176]	@ (8009024 <MX_GPIO_Init+0x174>)
 8008f74:	f7f8 ff40 	bl	8001df8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8008f78:	2200      	movs	r2, #0
 8008f7a:	f244 0181 	movw	r1, #16513	@ 0x4081
 8008f7e:	482a      	ldr	r0, [pc, #168]	@ (8009028 <MX_GPIO_Init+0x178>)
 8008f80:	f7f8 ff3a 	bl	8001df8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin,
 8008f84:	2200      	movs	r2, #0
 8008f86:	2140      	movs	r1, #64	@ 0x40
 8008f88:	4828      	ldr	r0, [pc, #160]	@ (800902c <MX_GPIO_Init+0x17c>)
 8008f8a:	f7f8 ff35 	bl	8001df8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : BMP2_CSB_Pin */
	GPIO_InitStruct.Pin = BMP2_CSB_Pin;
 8008f8e:	2310      	movs	r3, #16
 8008f90:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008f92:	2301      	movs	r3, #1
 8008f94:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f96:	2300      	movs	r3, #0
 8008f98:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(BMP2_CSB_GPIO_Port, &GPIO_InitStruct);
 8008f9e:	f107 031c 	add.w	r3, r7, #28
 8008fa2:	4619      	mov	r1, r3
 8008fa4:	481f      	ldr	r0, [pc, #124]	@ (8009024 <MX_GPIO_Init+0x174>)
 8008fa6:	f7f8 fd7b 	bl	8001aa0 <HAL_GPIO_Init>

	/*Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8008faa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008fae:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008fb0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8008fb4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8008fba:	f107 031c 	add.w	r3, r7, #28
 8008fbe:	4619      	mov	r1, r3
 8008fc0:	481b      	ldr	r0, [pc, #108]	@ (8009030 <MX_GPIO_Init+0x180>)
 8008fc2:	f7f8 fd6d 	bl	8001aa0 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8008fc6:	f244 0381 	movw	r3, #16513	@ 0x4081
 8008fca:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008fcc:	2301      	movs	r3, #1
 8008fce:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008fd8:	f107 031c 	add.w	r3, r7, #28
 8008fdc:	4619      	mov	r1, r3
 8008fde:	4812      	ldr	r0, [pc, #72]	@ (8009028 <MX_GPIO_Init+0x178>)
 8008fe0:	f7f8 fd5e 	bl	8001aa0 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8008fe4:	2340      	movs	r3, #64	@ 0x40
 8008fe6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008fe8:	2301      	movs	r3, #1
 8008fea:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fec:	2300      	movs	r3, #0
 8008fee:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8008ff4:	f107 031c 	add.w	r3, r7, #28
 8008ff8:	4619      	mov	r1, r3
 8008ffa:	480c      	ldr	r0, [pc, #48]	@ (800902c <MX_GPIO_Init+0x17c>)
 8008ffc:	f7f8 fd50 	bl	8001aa0 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8009000:	2380      	movs	r3, #128	@ 0x80
 8009002:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009004:	2300      	movs	r3, #0
 8009006:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009008:	2300      	movs	r3, #0
 800900a:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800900c:	f107 031c 	add.w	r3, r7, #28
 8009010:	4619      	mov	r1, r3
 8009012:	4806      	ldr	r0, [pc, #24]	@ (800902c <MX_GPIO_Init+0x17c>)
 8009014:	f7f8 fd44 	bl	8001aa0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8009018:	bf00      	nop
 800901a:	3730      	adds	r7, #48	@ 0x30
 800901c:	46bd      	mov	sp, r7
 800901e:	bd80      	pop	{r7, pc}
 8009020:	40023800 	.word	0x40023800
 8009024:	40021000 	.word	0x40021000
 8009028:	40020400 	.word	0x40020400
 800902c:	40021800 	.word	0x40021800
 8009030:	40020800 	.word	0x40020800

08009034 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8009034:	b480      	push	{r7}
 8009036:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8009038:	b672      	cpsid	i
}
 800903a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800903c:	bf00      	nop
 800903e:	e7fd      	b.n	800903c <Error_Handler+0x8>

08009040 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009040:	b480      	push	{r7}
 8009042:	b083      	sub	sp, #12
 8009044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8009046:	4b0f      	ldr	r3, [pc, #60]	@ (8009084 <HAL_MspInit+0x44>)
 8009048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800904a:	4a0e      	ldr	r2, [pc, #56]	@ (8009084 <HAL_MspInit+0x44>)
 800904c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009050:	6413      	str	r3, [r2, #64]	@ 0x40
 8009052:	4b0c      	ldr	r3, [pc, #48]	@ (8009084 <HAL_MspInit+0x44>)
 8009054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009056:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800905a:	607b      	str	r3, [r7, #4]
 800905c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800905e:	4b09      	ldr	r3, [pc, #36]	@ (8009084 <HAL_MspInit+0x44>)
 8009060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009062:	4a08      	ldr	r2, [pc, #32]	@ (8009084 <HAL_MspInit+0x44>)
 8009064:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009068:	6453      	str	r3, [r2, #68]	@ 0x44
 800906a:	4b06      	ldr	r3, [pc, #24]	@ (8009084 <HAL_MspInit+0x44>)
 800906c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800906e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009072:	603b      	str	r3, [r7, #0]
 8009074:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009076:	bf00      	nop
 8009078:	370c      	adds	r7, #12
 800907a:	46bd      	mov	sp, r7
 800907c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009080:	4770      	bx	lr
 8009082:	bf00      	nop
 8009084:	40023800 	.word	0x40023800

08009088 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b08e      	sub	sp, #56	@ 0x38
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009090:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009094:	2200      	movs	r2, #0
 8009096:	601a      	str	r2, [r3, #0]
 8009098:	605a      	str	r2, [r3, #4]
 800909a:	609a      	str	r2, [r3, #8]
 800909c:	60da      	str	r2, [r3, #12]
 800909e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a4e      	ldr	r2, [pc, #312]	@ (80091e0 <HAL_ETH_MspInit+0x158>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	f040 8096 	bne.w	80091d8 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80090ac:	4b4d      	ldr	r3, [pc, #308]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 80090ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090b0:	4a4c      	ldr	r2, [pc, #304]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 80090b2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80090b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80090b8:	4b4a      	ldr	r3, [pc, #296]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 80090ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090c0:	623b      	str	r3, [r7, #32]
 80090c2:	6a3b      	ldr	r3, [r7, #32]
 80090c4:	4b47      	ldr	r3, [pc, #284]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 80090c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090c8:	4a46      	ldr	r2, [pc, #280]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 80090ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80090ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80090d0:	4b44      	ldr	r3, [pc, #272]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 80090d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80090d8:	61fb      	str	r3, [r7, #28]
 80090da:	69fb      	ldr	r3, [r7, #28]
 80090dc:	4b41      	ldr	r3, [pc, #260]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 80090de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090e0:	4a40      	ldr	r2, [pc, #256]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 80090e2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80090e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80090e8:	4b3e      	ldr	r3, [pc, #248]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 80090ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80090f0:	61bb      	str	r3, [r7, #24]
 80090f2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80090f4:	4b3b      	ldr	r3, [pc, #236]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 80090f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090f8:	4a3a      	ldr	r2, [pc, #232]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 80090fa:	f043 0304 	orr.w	r3, r3, #4
 80090fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8009100:	4b38      	ldr	r3, [pc, #224]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 8009102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009104:	f003 0304 	and.w	r3, r3, #4
 8009108:	617b      	str	r3, [r7, #20]
 800910a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800910c:	4b35      	ldr	r3, [pc, #212]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 800910e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009110:	4a34      	ldr	r2, [pc, #208]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 8009112:	f043 0301 	orr.w	r3, r3, #1
 8009116:	6313      	str	r3, [r2, #48]	@ 0x30
 8009118:	4b32      	ldr	r3, [pc, #200]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 800911a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800911c:	f003 0301 	and.w	r3, r3, #1
 8009120:	613b      	str	r3, [r7, #16]
 8009122:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009124:	4b2f      	ldr	r3, [pc, #188]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 8009126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009128:	4a2e      	ldr	r2, [pc, #184]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 800912a:	f043 0302 	orr.w	r3, r3, #2
 800912e:	6313      	str	r3, [r2, #48]	@ 0x30
 8009130:	4b2c      	ldr	r3, [pc, #176]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 8009132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009134:	f003 0302 	and.w	r3, r3, #2
 8009138:	60fb      	str	r3, [r7, #12]
 800913a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800913c:	4b29      	ldr	r3, [pc, #164]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 800913e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009140:	4a28      	ldr	r2, [pc, #160]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 8009142:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009146:	6313      	str	r3, [r2, #48]	@ 0x30
 8009148:	4b26      	ldr	r3, [pc, #152]	@ (80091e4 <HAL_ETH_MspInit+0x15c>)
 800914a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800914c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009150:	60bb      	str	r3, [r7, #8]
 8009152:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8009154:	2332      	movs	r3, #50	@ 0x32
 8009156:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009158:	2302      	movs	r3, #2
 800915a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800915c:	2300      	movs	r3, #0
 800915e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009160:	2303      	movs	r3, #3
 8009162:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009164:	230b      	movs	r3, #11
 8009166:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009168:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800916c:	4619      	mov	r1, r3
 800916e:	481e      	ldr	r0, [pc, #120]	@ (80091e8 <HAL_ETH_MspInit+0x160>)
 8009170:	f7f8 fc96 	bl	8001aa0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8009174:	2386      	movs	r3, #134	@ 0x86
 8009176:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009178:	2302      	movs	r3, #2
 800917a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800917c:	2300      	movs	r3, #0
 800917e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009180:	2303      	movs	r3, #3
 8009182:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009184:	230b      	movs	r3, #11
 8009186:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009188:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800918c:	4619      	mov	r1, r3
 800918e:	4817      	ldr	r0, [pc, #92]	@ (80091ec <HAL_ETH_MspInit+0x164>)
 8009190:	f7f8 fc86 	bl	8001aa0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8009194:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009198:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800919a:	2302      	movs	r3, #2
 800919c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800919e:	2300      	movs	r3, #0
 80091a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80091a2:	2303      	movs	r3, #3
 80091a4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80091a6:	230b      	movs	r3, #11
 80091a8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80091aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80091ae:	4619      	mov	r1, r3
 80091b0:	480f      	ldr	r0, [pc, #60]	@ (80091f0 <HAL_ETH_MspInit+0x168>)
 80091b2:	f7f8 fc75 	bl	8001aa0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80091b6:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80091ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80091bc:	2302      	movs	r3, #2
 80091be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091c0:	2300      	movs	r3, #0
 80091c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80091c4:	2303      	movs	r3, #3
 80091c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80091c8:	230b      	movs	r3, #11
 80091ca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80091cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80091d0:	4619      	mov	r1, r3
 80091d2:	4808      	ldr	r0, [pc, #32]	@ (80091f4 <HAL_ETH_MspInit+0x16c>)
 80091d4:	f7f8 fc64 	bl	8001aa0 <HAL_GPIO_Init>

  /* USER CODE END ETH_MspInit 1 */

  }

}
 80091d8:	bf00      	nop
 80091da:	3738      	adds	r7, #56	@ 0x38
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}
 80091e0:	40028000 	.word	0x40028000
 80091e4:	40023800 	.word	0x40023800
 80091e8:	40020800 	.word	0x40020800
 80091ec:	40020000 	.word	0x40020000
 80091f0:	40020400 	.word	0x40020400
 80091f4:	40021800 	.word	0x40021800

080091f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b0aa      	sub	sp, #168	@ 0xa8
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009200:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8009204:	2200      	movs	r2, #0
 8009206:	601a      	str	r2, [r3, #0]
 8009208:	605a      	str	r2, [r3, #4]
 800920a:	609a      	str	r2, [r3, #8]
 800920c:	60da      	str	r2, [r3, #12]
 800920e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009210:	f107 0310 	add.w	r3, r7, #16
 8009214:	2284      	movs	r2, #132	@ 0x84
 8009216:	2100      	movs	r1, #0
 8009218:	4618      	mov	r0, r3
 800921a:	f001 f92a 	bl	800a472 <memset>
  if(hi2c->Instance==I2C1)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	4a22      	ldr	r2, [pc, #136]	@ (80092ac <HAL_I2C_MspInit+0xb4>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d13c      	bne.n	80092a2 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8009228:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800922c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800922e:	2300      	movs	r3, #0
 8009230:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009232:	f107 0310 	add.w	r3, r7, #16
 8009236:	4618      	mov	r0, r3
 8009238:	f7f9 fd40 	bl	8002cbc <HAL_RCCEx_PeriphCLKConfig>
 800923c:	4603      	mov	r3, r0
 800923e:	2b00      	cmp	r3, #0
 8009240:	d001      	beq.n	8009246 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8009242:	f7ff fef7 	bl	8009034 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009246:	4b1a      	ldr	r3, [pc, #104]	@ (80092b0 <HAL_I2C_MspInit+0xb8>)
 8009248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800924a:	4a19      	ldr	r2, [pc, #100]	@ (80092b0 <HAL_I2C_MspInit+0xb8>)
 800924c:	f043 0302 	orr.w	r3, r3, #2
 8009250:	6313      	str	r3, [r2, #48]	@ 0x30
 8009252:	4b17      	ldr	r3, [pc, #92]	@ (80092b0 <HAL_I2C_MspInit+0xb8>)
 8009254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009256:	f003 0302 	and.w	r3, r3, #2
 800925a:	60fb      	str	r3, [r7, #12]
 800925c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800925e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8009262:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009266:	2312      	movs	r3, #18
 8009268:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800926c:	2300      	movs	r3, #0
 800926e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009272:	2303      	movs	r3, #3
 8009274:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8009278:	2304      	movs	r3, #4
 800927a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800927e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8009282:	4619      	mov	r1, r3
 8009284:	480b      	ldr	r0, [pc, #44]	@ (80092b4 <HAL_I2C_MspInit+0xbc>)
 8009286:	f7f8 fc0b 	bl	8001aa0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800928a:	4b09      	ldr	r3, [pc, #36]	@ (80092b0 <HAL_I2C_MspInit+0xb8>)
 800928c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800928e:	4a08      	ldr	r2, [pc, #32]	@ (80092b0 <HAL_I2C_MspInit+0xb8>)
 8009290:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009294:	6413      	str	r3, [r2, #64]	@ 0x40
 8009296:	4b06      	ldr	r3, [pc, #24]	@ (80092b0 <HAL_I2C_MspInit+0xb8>)
 8009298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800929a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800929e:	60bb      	str	r3, [r7, #8]
 80092a0:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80092a2:	bf00      	nop
 80092a4:	37a8      	adds	r7, #168	@ 0xa8
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}
 80092aa:	bf00      	nop
 80092ac:	40005400 	.word	0x40005400
 80092b0:	40023800 	.word	0x40023800
 80092b4:	40020400 	.word	0x40020400

080092b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b08a      	sub	sp, #40	@ 0x28
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80092c0:	f107 0314 	add.w	r3, r7, #20
 80092c4:	2200      	movs	r2, #0
 80092c6:	601a      	str	r2, [r3, #0]
 80092c8:	605a      	str	r2, [r3, #4]
 80092ca:	609a      	str	r2, [r3, #8]
 80092cc:	60da      	str	r2, [r3, #12]
 80092ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	4a17      	ldr	r2, [pc, #92]	@ (8009334 <HAL_SPI_MspInit+0x7c>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d127      	bne.n	800932a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80092da:	4b17      	ldr	r3, [pc, #92]	@ (8009338 <HAL_SPI_MspInit+0x80>)
 80092dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092de:	4a16      	ldr	r2, [pc, #88]	@ (8009338 <HAL_SPI_MspInit+0x80>)
 80092e0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80092e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80092e6:	4b14      	ldr	r3, [pc, #80]	@ (8009338 <HAL_SPI_MspInit+0x80>)
 80092e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80092ee:	613b      	str	r3, [r7, #16]
 80092f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80092f2:	4b11      	ldr	r3, [pc, #68]	@ (8009338 <HAL_SPI_MspInit+0x80>)
 80092f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092f6:	4a10      	ldr	r2, [pc, #64]	@ (8009338 <HAL_SPI_MspInit+0x80>)
 80092f8:	f043 0310 	orr.w	r3, r3, #16
 80092fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80092fe:	4b0e      	ldr	r3, [pc, #56]	@ (8009338 <HAL_SPI_MspInit+0x80>)
 8009300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009302:	f003 0310 	and.w	r3, r3, #16
 8009306:	60fb      	str	r3, [r7, #12]
 8009308:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 800930a:	2364      	movs	r3, #100	@ 0x64
 800930c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800930e:	2302      	movs	r3, #2
 8009310:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009312:	2300      	movs	r3, #0
 8009314:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009316:	2303      	movs	r3, #3
 8009318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800931a:	2305      	movs	r3, #5
 800931c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800931e:	f107 0314 	add.w	r3, r7, #20
 8009322:	4619      	mov	r1, r3
 8009324:	4805      	ldr	r0, [pc, #20]	@ (800933c <HAL_SPI_MspInit+0x84>)
 8009326:	f7f8 fbbb 	bl	8001aa0 <HAL_GPIO_Init>

  /* USER CODE END SPI4_MspInit 1 */

  }

}
 800932a:	bf00      	nop
 800932c:	3728      	adds	r7, #40	@ 0x28
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}
 8009332:	bf00      	nop
 8009334:	40013400 	.word	0x40013400
 8009338:	40023800 	.word	0x40023800
 800933c:	40021000 	.word	0x40021000

08009340 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b084      	sub	sp, #16
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009350:	d114      	bne.n	800937c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8009352:	4b15      	ldr	r3, [pc, #84]	@ (80093a8 <HAL_TIM_Base_MspInit+0x68>)
 8009354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009356:	4a14      	ldr	r2, [pc, #80]	@ (80093a8 <HAL_TIM_Base_MspInit+0x68>)
 8009358:	f043 0301 	orr.w	r3, r3, #1
 800935c:	6413      	str	r3, [r2, #64]	@ 0x40
 800935e:	4b12      	ldr	r3, [pc, #72]	@ (80093a8 <HAL_TIM_Base_MspInit+0x68>)
 8009360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009362:	f003 0301 	and.w	r3, r3, #1
 8009366:	60fb      	str	r3, [r7, #12]
 8009368:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800936a:	2200      	movs	r2, #0
 800936c:	2100      	movs	r1, #0
 800936e:	201c      	movs	r0, #28
 8009370:	f7f7 ff7f 	bl	8001272 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8009374:	201c      	movs	r0, #28
 8009376:	f7f7 ff98 	bl	80012aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 800937a:	e010      	b.n	800939e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM9)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	4a0a      	ldr	r2, [pc, #40]	@ (80093ac <HAL_TIM_Base_MspInit+0x6c>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d10b      	bne.n	800939e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8009386:	4b08      	ldr	r3, [pc, #32]	@ (80093a8 <HAL_TIM_Base_MspInit+0x68>)
 8009388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800938a:	4a07      	ldr	r2, [pc, #28]	@ (80093a8 <HAL_TIM_Base_MspInit+0x68>)
 800938c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009390:	6453      	str	r3, [r2, #68]	@ 0x44
 8009392:	4b05      	ldr	r3, [pc, #20]	@ (80093a8 <HAL_TIM_Base_MspInit+0x68>)
 8009394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009396:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800939a:	60bb      	str	r3, [r7, #8]
 800939c:	68bb      	ldr	r3, [r7, #8]
}
 800939e:	bf00      	nop
 80093a0:	3710      	adds	r7, #16
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bd80      	pop	{r7, pc}
 80093a6:	bf00      	nop
 80093a8:	40023800 	.word	0x40023800
 80093ac:	40014000 	.word	0x40014000

080093b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b088      	sub	sp, #32
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093b8:	f107 030c 	add.w	r3, r7, #12
 80093bc:	2200      	movs	r2, #0
 80093be:	601a      	str	r2, [r3, #0]
 80093c0:	605a      	str	r2, [r3, #4]
 80093c2:	609a      	str	r2, [r3, #8]
 80093c4:	60da      	str	r2, [r3, #12]
 80093c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM9)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	4a11      	ldr	r2, [pc, #68]	@ (8009414 <HAL_TIM_MspPostInit+0x64>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	d11b      	bne.n	800940a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80093d2:	4b11      	ldr	r3, [pc, #68]	@ (8009418 <HAL_TIM_MspPostInit+0x68>)
 80093d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093d6:	4a10      	ldr	r2, [pc, #64]	@ (8009418 <HAL_TIM_MspPostInit+0x68>)
 80093d8:	f043 0301 	orr.w	r3, r3, #1
 80093dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80093de:	4b0e      	ldr	r3, [pc, #56]	@ (8009418 <HAL_TIM_MspPostInit+0x68>)
 80093e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093e2:	f003 0301 	and.w	r3, r3, #1
 80093e6:	60bb      	str	r3, [r7, #8]
 80093e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM9 GPIO Configuration
    PA3     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80093ea:	2308      	movs	r3, #8
 80093ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093ee:	2302      	movs	r3, #2
 80093f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093f2:	2300      	movs	r3, #0
 80093f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80093f6:	2300      	movs	r3, #0
 80093f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80093fa:	2303      	movs	r3, #3
 80093fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80093fe:	f107 030c 	add.w	r3, r7, #12
 8009402:	4619      	mov	r1, r3
 8009404:	4805      	ldr	r0, [pc, #20]	@ (800941c <HAL_TIM_MspPostInit+0x6c>)
 8009406:	f7f8 fb4b 	bl	8001aa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 800940a:	bf00      	nop
 800940c:	3720      	adds	r7, #32
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}
 8009412:	bf00      	nop
 8009414:	40014000 	.word	0x40014000
 8009418:	40023800 	.word	0x40023800
 800941c:	40020000 	.word	0x40020000

08009420 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b0aa      	sub	sp, #168	@ 0xa8
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009428:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800942c:	2200      	movs	r2, #0
 800942e:	601a      	str	r2, [r3, #0]
 8009430:	605a      	str	r2, [r3, #4]
 8009432:	609a      	str	r2, [r3, #8]
 8009434:	60da      	str	r2, [r3, #12]
 8009436:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009438:	f107 0310 	add.w	r3, r7, #16
 800943c:	2284      	movs	r2, #132	@ 0x84
 800943e:	2100      	movs	r1, #0
 8009440:	4618      	mov	r0, r3
 8009442:	f001 f816 	bl	800a472 <memset>
  if(huart->Instance==USART3)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4a26      	ldr	r2, [pc, #152]	@ (80094e4 <HAL_UART_MspInit+0xc4>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d144      	bne.n	80094da <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8009450:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009454:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8009456:	2300      	movs	r3, #0
 8009458:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800945a:	f107 0310 	add.w	r3, r7, #16
 800945e:	4618      	mov	r0, r3
 8009460:	f7f9 fc2c 	bl	8002cbc <HAL_RCCEx_PeriphCLKConfig>
 8009464:	4603      	mov	r3, r0
 8009466:	2b00      	cmp	r3, #0
 8009468:	d001      	beq.n	800946e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800946a:	f7ff fde3 	bl	8009034 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800946e:	4b1e      	ldr	r3, [pc, #120]	@ (80094e8 <HAL_UART_MspInit+0xc8>)
 8009470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009472:	4a1d      	ldr	r2, [pc, #116]	@ (80094e8 <HAL_UART_MspInit+0xc8>)
 8009474:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009478:	6413      	str	r3, [r2, #64]	@ 0x40
 800947a:	4b1b      	ldr	r3, [pc, #108]	@ (80094e8 <HAL_UART_MspInit+0xc8>)
 800947c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800947e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009482:	60fb      	str	r3, [r7, #12]
 8009484:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009486:	4b18      	ldr	r3, [pc, #96]	@ (80094e8 <HAL_UART_MspInit+0xc8>)
 8009488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800948a:	4a17      	ldr	r2, [pc, #92]	@ (80094e8 <HAL_UART_MspInit+0xc8>)
 800948c:	f043 0308 	orr.w	r3, r3, #8
 8009490:	6313      	str	r3, [r2, #48]	@ 0x30
 8009492:	4b15      	ldr	r3, [pc, #84]	@ (80094e8 <HAL_UART_MspInit+0xc8>)
 8009494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009496:	f003 0308 	and.w	r3, r3, #8
 800949a:	60bb      	str	r3, [r7, #8]
 800949c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800949e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80094a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094a6:	2302      	movs	r3, #2
 80094a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094ac:	2300      	movs	r3, #0
 80094ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094b2:	2303      	movs	r3, #3
 80094b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80094b8:	2307      	movs	r3, #7
 80094ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80094be:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80094c2:	4619      	mov	r1, r3
 80094c4:	4809      	ldr	r0, [pc, #36]	@ (80094ec <HAL_UART_MspInit+0xcc>)
 80094c6:	f7f8 faeb 	bl	8001aa0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80094ca:	2200      	movs	r2, #0
 80094cc:	2100      	movs	r1, #0
 80094ce:	2027      	movs	r0, #39	@ 0x27
 80094d0:	f7f7 fecf 	bl	8001272 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80094d4:	2027      	movs	r0, #39	@ 0x27
 80094d6:	f7f7 fee8 	bl	80012aa <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 80094da:	bf00      	nop
 80094dc:	37a8      	adds	r7, #168	@ 0xa8
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}
 80094e2:	bf00      	nop
 80094e4:	40004800 	.word	0x40004800
 80094e8:	40023800 	.word	0x40023800
 80094ec:	40020c00 	.word	0x40020c00

080094f0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b0ac      	sub	sp, #176	@ 0xb0
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80094f8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80094fc:	2200      	movs	r2, #0
 80094fe:	601a      	str	r2, [r3, #0]
 8009500:	605a      	str	r2, [r3, #4]
 8009502:	609a      	str	r2, [r3, #8]
 8009504:	60da      	str	r2, [r3, #12]
 8009506:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009508:	f107 0318 	add.w	r3, r7, #24
 800950c:	2284      	movs	r2, #132	@ 0x84
 800950e:	2100      	movs	r1, #0
 8009510:	4618      	mov	r0, r3
 8009512:	f000 ffae 	bl	800a472 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800951e:	d159      	bne.n	80095d4 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8009520:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8009524:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8009526:	2300      	movs	r3, #0
 8009528:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800952c:	f107 0318 	add.w	r3, r7, #24
 8009530:	4618      	mov	r0, r3
 8009532:	f7f9 fbc3 	bl	8002cbc <HAL_RCCEx_PeriphCLKConfig>
 8009536:	4603      	mov	r3, r0
 8009538:	2b00      	cmp	r3, #0
 800953a:	d001      	beq.n	8009540 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800953c:	f7ff fd7a 	bl	8009034 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009540:	4b26      	ldr	r3, [pc, #152]	@ (80095dc <HAL_PCD_MspInit+0xec>)
 8009542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009544:	4a25      	ldr	r2, [pc, #148]	@ (80095dc <HAL_PCD_MspInit+0xec>)
 8009546:	f043 0301 	orr.w	r3, r3, #1
 800954a:	6313      	str	r3, [r2, #48]	@ 0x30
 800954c:	4b23      	ldr	r3, [pc, #140]	@ (80095dc <HAL_PCD_MspInit+0xec>)
 800954e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009550:	f003 0301 	and.w	r3, r3, #1
 8009554:	617b      	str	r3, [r7, #20]
 8009556:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8009558:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800955c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009560:	2302      	movs	r3, #2
 8009562:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009566:	2300      	movs	r3, #0
 8009568:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800956c:	2303      	movs	r3, #3
 800956e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009572:	230a      	movs	r3, #10
 8009574:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009578:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800957c:	4619      	mov	r1, r3
 800957e:	4818      	ldr	r0, [pc, #96]	@ (80095e0 <HAL_PCD_MspInit+0xf0>)
 8009580:	f7f8 fa8e 	bl	8001aa0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8009584:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009588:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800958c:	2300      	movs	r3, #0
 800958e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009592:	2300      	movs	r3, #0
 8009594:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8009598:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800959c:	4619      	mov	r1, r3
 800959e:	4810      	ldr	r0, [pc, #64]	@ (80095e0 <HAL_PCD_MspInit+0xf0>)
 80095a0:	f7f8 fa7e 	bl	8001aa0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80095a4:	4b0d      	ldr	r3, [pc, #52]	@ (80095dc <HAL_PCD_MspInit+0xec>)
 80095a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095a8:	4a0c      	ldr	r2, [pc, #48]	@ (80095dc <HAL_PCD_MspInit+0xec>)
 80095aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095ae:	6353      	str	r3, [r2, #52]	@ 0x34
 80095b0:	4b0a      	ldr	r3, [pc, #40]	@ (80095dc <HAL_PCD_MspInit+0xec>)
 80095b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095b8:	613b      	str	r3, [r7, #16]
 80095ba:	693b      	ldr	r3, [r7, #16]
 80095bc:	4b07      	ldr	r3, [pc, #28]	@ (80095dc <HAL_PCD_MspInit+0xec>)
 80095be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095c0:	4a06      	ldr	r2, [pc, #24]	@ (80095dc <HAL_PCD_MspInit+0xec>)
 80095c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80095c6:	6453      	str	r3, [r2, #68]	@ 0x44
 80095c8:	4b04      	ldr	r3, [pc, #16]	@ (80095dc <HAL_PCD_MspInit+0xec>)
 80095ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80095d0:	60fb      	str	r3, [r7, #12]
 80095d2:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80095d4:	bf00      	nop
 80095d6:	37b0      	adds	r7, #176	@ 0xb0
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}
 80095dc:	40023800 	.word	0x40023800
 80095e0:	40020000 	.word	0x40020000

080095e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80095e4:	b480      	push	{r7}
 80095e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80095e8:	bf00      	nop
 80095ea:	e7fd      	b.n	80095e8 <NMI_Handler+0x4>

080095ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80095ec:	b480      	push	{r7}
 80095ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80095f0:	bf00      	nop
 80095f2:	e7fd      	b.n	80095f0 <HardFault_Handler+0x4>

080095f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80095f4:	b480      	push	{r7}
 80095f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80095f8:	bf00      	nop
 80095fa:	e7fd      	b.n	80095f8 <MemManage_Handler+0x4>

080095fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80095fc:	b480      	push	{r7}
 80095fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009600:	bf00      	nop
 8009602:	e7fd      	b.n	8009600 <BusFault_Handler+0x4>

08009604 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009604:	b480      	push	{r7}
 8009606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009608:	bf00      	nop
 800960a:	e7fd      	b.n	8009608 <UsageFault_Handler+0x4>

0800960c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800960c:	b480      	push	{r7}
 800960e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009610:	bf00      	nop
 8009612:	46bd      	mov	sp, r7
 8009614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009618:	4770      	bx	lr

0800961a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800961a:	b480      	push	{r7}
 800961c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800961e:	bf00      	nop
 8009620:	46bd      	mov	sp, r7
 8009622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009626:	4770      	bx	lr

08009628 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8009628:	b480      	push	{r7}
 800962a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800962c:	bf00      	nop
 800962e:	46bd      	mov	sp, r7
 8009630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009634:	4770      	bx	lr

08009636 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009636:	b580      	push	{r7, lr}
 8009638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800963a:	f7f7 fcfb 	bl	8001034 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800963e:	bf00      	nop
 8009640:	bd80      	pop	{r7, pc}
	...

08009644 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8009644:	b580      	push	{r7, lr}
 8009646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8009648:	4802      	ldr	r0, [pc, #8]	@ (8009654 <TIM2_IRQHandler+0x10>)
 800964a:	f7fb f8d1 	bl	80047f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800964e:	bf00      	nop
 8009650:	bd80      	pop	{r7, pc}
 8009652:	bf00      	nop
 8009654:	20000540 	.word	0x20000540

08009658 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800965c:	4802      	ldr	r0, [pc, #8]	@ (8009668 <USART3_IRQHandler+0x10>)
 800965e:	f7fc f967 	bl	8005930 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8009662:	bf00      	nop
 8009664:	bd80      	pop	{r7, pc}
 8009666:	bf00      	nop
 8009668:	200005d8 	.word	0x200005d8

0800966c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800966c:	b480      	push	{r7}
 800966e:	af00      	add	r7, sp, #0
  return 1;
 8009670:	2301      	movs	r3, #1
}
 8009672:	4618      	mov	r0, r3
 8009674:	46bd      	mov	sp, r7
 8009676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967a:	4770      	bx	lr

0800967c <_kill>:

int _kill(int pid, int sig)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b082      	sub	sp, #8
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
 8009684:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8009686:	f000 ff47 	bl	800a518 <__errno>
 800968a:	4603      	mov	r3, r0
 800968c:	2216      	movs	r2, #22
 800968e:	601a      	str	r2, [r3, #0]
  return -1;
 8009690:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009694:	4618      	mov	r0, r3
 8009696:	3708      	adds	r7, #8
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}

0800969c <_exit>:

void _exit (int status)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b082      	sub	sp, #8
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80096a4:	f04f 31ff 	mov.w	r1, #4294967295
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f7ff ffe7 	bl	800967c <_kill>
  while (1) {}    /* Make sure we hang here */
 80096ae:	bf00      	nop
 80096b0:	e7fd      	b.n	80096ae <_exit+0x12>

080096b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80096b2:	b580      	push	{r7, lr}
 80096b4:	b086      	sub	sp, #24
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	60f8      	str	r0, [r7, #12]
 80096ba:	60b9      	str	r1, [r7, #8]
 80096bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80096be:	2300      	movs	r3, #0
 80096c0:	617b      	str	r3, [r7, #20]
 80096c2:	e00a      	b.n	80096da <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80096c4:	f3af 8000 	nop.w
 80096c8:	4601      	mov	r1, r0
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	1c5a      	adds	r2, r3, #1
 80096ce:	60ba      	str	r2, [r7, #8]
 80096d0:	b2ca      	uxtb	r2, r1
 80096d2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	3301      	adds	r3, #1
 80096d8:	617b      	str	r3, [r7, #20]
 80096da:	697a      	ldr	r2, [r7, #20]
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	429a      	cmp	r2, r3
 80096e0:	dbf0      	blt.n	80096c4 <_read+0x12>
  }

  return len;
 80096e2:	687b      	ldr	r3, [r7, #4]
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3718      	adds	r7, #24
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}

080096ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b086      	sub	sp, #24
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	60f8      	str	r0, [r7, #12]
 80096f4:	60b9      	str	r1, [r7, #8]
 80096f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80096f8:	2300      	movs	r3, #0
 80096fa:	617b      	str	r3, [r7, #20]
 80096fc:	e009      	b.n	8009712 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	1c5a      	adds	r2, r3, #1
 8009702:	60ba      	str	r2, [r7, #8]
 8009704:	781b      	ldrb	r3, [r3, #0]
 8009706:	4618      	mov	r0, r3
 8009708:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	3301      	adds	r3, #1
 8009710:	617b      	str	r3, [r7, #20]
 8009712:	697a      	ldr	r2, [r7, #20]
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	429a      	cmp	r2, r3
 8009718:	dbf1      	blt.n	80096fe <_write+0x12>
  }
  return len;
 800971a:	687b      	ldr	r3, [r7, #4]
}
 800971c:	4618      	mov	r0, r3
 800971e:	3718      	adds	r7, #24
 8009720:	46bd      	mov	sp, r7
 8009722:	bd80      	pop	{r7, pc}

08009724 <_close>:

int _close(int file)
{
 8009724:	b480      	push	{r7}
 8009726:	b083      	sub	sp, #12
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800972c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009730:	4618      	mov	r0, r3
 8009732:	370c      	adds	r7, #12
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr

0800973c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800974c:	605a      	str	r2, [r3, #4]
  return 0;
 800974e:	2300      	movs	r3, #0
}
 8009750:	4618      	mov	r0, r3
 8009752:	370c      	adds	r7, #12
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr

0800975c <_isatty>:

int _isatty(int file)
{
 800975c:	b480      	push	{r7}
 800975e:	b083      	sub	sp, #12
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8009764:	2301      	movs	r3, #1
}
 8009766:	4618      	mov	r0, r3
 8009768:	370c      	adds	r7, #12
 800976a:	46bd      	mov	sp, r7
 800976c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009770:	4770      	bx	lr

08009772 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009772:	b480      	push	{r7}
 8009774:	b085      	sub	sp, #20
 8009776:	af00      	add	r7, sp, #0
 8009778:	60f8      	str	r0, [r7, #12]
 800977a:	60b9      	str	r1, [r7, #8]
 800977c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800977e:	2300      	movs	r3, #0
}
 8009780:	4618      	mov	r0, r3
 8009782:	3714      	adds	r7, #20
 8009784:	46bd      	mov	sp, r7
 8009786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978a:	4770      	bx	lr

0800978c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b086      	sub	sp, #24
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009794:	4a14      	ldr	r2, [pc, #80]	@ (80097e8 <_sbrk+0x5c>)
 8009796:	4b15      	ldr	r3, [pc, #84]	@ (80097ec <_sbrk+0x60>)
 8009798:	1ad3      	subs	r3, r2, r3
 800979a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80097a0:	4b13      	ldr	r3, [pc, #76]	@ (80097f0 <_sbrk+0x64>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d102      	bne.n	80097ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80097a8:	4b11      	ldr	r3, [pc, #68]	@ (80097f0 <_sbrk+0x64>)
 80097aa:	4a12      	ldr	r2, [pc, #72]	@ (80097f4 <_sbrk+0x68>)
 80097ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80097ae:	4b10      	ldr	r3, [pc, #64]	@ (80097f0 <_sbrk+0x64>)
 80097b0:	681a      	ldr	r2, [r3, #0]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	4413      	add	r3, r2
 80097b6:	693a      	ldr	r2, [r7, #16]
 80097b8:	429a      	cmp	r2, r3
 80097ba:	d207      	bcs.n	80097cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80097bc:	f000 feac 	bl	800a518 <__errno>
 80097c0:	4603      	mov	r3, r0
 80097c2:	220c      	movs	r2, #12
 80097c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80097c6:	f04f 33ff 	mov.w	r3, #4294967295
 80097ca:	e009      	b.n	80097e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80097cc:	4b08      	ldr	r3, [pc, #32]	@ (80097f0 <_sbrk+0x64>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80097d2:	4b07      	ldr	r3, [pc, #28]	@ (80097f0 <_sbrk+0x64>)
 80097d4:	681a      	ldr	r2, [r3, #0]
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	4413      	add	r3, r2
 80097da:	4a05      	ldr	r2, [pc, #20]	@ (80097f0 <_sbrk+0x64>)
 80097dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80097de:	68fb      	ldr	r3, [r7, #12]
}
 80097e0:	4618      	mov	r0, r3
 80097e2:	3718      	adds	r7, #24
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bd80      	pop	{r7, pc}
 80097e8:	20050000 	.word	0x20050000
 80097ec:	00000400 	.word	0x00000400
 80097f0:	20000b90 	.word	0x20000b90
 80097f4:	20000ce0 	.word	0x20000ce0

080097f8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80097f8:	b480      	push	{r7}
 80097fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80097fc:	4b06      	ldr	r3, [pc, #24]	@ (8009818 <SystemInit+0x20>)
 80097fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009802:	4a05      	ldr	r2, [pc, #20]	@ (8009818 <SystemInit+0x20>)
 8009804:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009808:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800980c:	bf00      	nop
 800980e:	46bd      	mov	sp, r7
 8009810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009814:	4770      	bx	lr
 8009816:	bf00      	nop
 8009818:	e000ed00 	.word	0xe000ed00

0800981c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800981c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8009854 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8009820:	f7ff ffea 	bl	80097f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8009824:	480c      	ldr	r0, [pc, #48]	@ (8009858 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8009826:	490d      	ldr	r1, [pc, #52]	@ (800985c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8009828:	4a0d      	ldr	r2, [pc, #52]	@ (8009860 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800982a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800982c:	e002      	b.n	8009834 <LoopCopyDataInit>

0800982e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800982e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009830:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009832:	3304      	adds	r3, #4

08009834 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009834:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009836:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009838:	d3f9      	bcc.n	800982e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800983a:	4a0a      	ldr	r2, [pc, #40]	@ (8009864 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800983c:	4c0a      	ldr	r4, [pc, #40]	@ (8009868 <LoopFillZerobss+0x22>)
  movs r3, #0
 800983e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009840:	e001      	b.n	8009846 <LoopFillZerobss>

08009842 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009842:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009844:	3204      	adds	r2, #4

08009846 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009846:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009848:	d3fb      	bcc.n	8009842 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800984a:	f000 fe6b 	bl	800a524 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800984e:	f7ff f895 	bl	800897c <main>
  bx  lr    
 8009852:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8009854:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8009858:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800985c:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 8009860:	0800ca30 	.word	0x0800ca30
  ldr r2, =_sbss
 8009864:	20000380 	.word	0x20000380
  ldr r4, =_ebss
 8009868:	20000ce0 	.word	0x20000ce0

0800986c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800986c:	e7fe      	b.n	800986c <ADC_IRQHandler>
	...

08009870 <_strtol_l.constprop.0>:
 8009870:	2b24      	cmp	r3, #36	@ 0x24
 8009872:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009876:	4686      	mov	lr, r0
 8009878:	4690      	mov	r8, r2
 800987a:	d801      	bhi.n	8009880 <_strtol_l.constprop.0+0x10>
 800987c:	2b01      	cmp	r3, #1
 800987e:	d106      	bne.n	800988e <_strtol_l.constprop.0+0x1e>
 8009880:	f000 fe4a 	bl	800a518 <__errno>
 8009884:	2316      	movs	r3, #22
 8009886:	6003      	str	r3, [r0, #0]
 8009888:	2000      	movs	r0, #0
 800988a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800988e:	4834      	ldr	r0, [pc, #208]	@ (8009960 <_strtol_l.constprop.0+0xf0>)
 8009890:	460d      	mov	r5, r1
 8009892:	462a      	mov	r2, r5
 8009894:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009898:	5d06      	ldrb	r6, [r0, r4]
 800989a:	f016 0608 	ands.w	r6, r6, #8
 800989e:	d1f8      	bne.n	8009892 <_strtol_l.constprop.0+0x22>
 80098a0:	2c2d      	cmp	r4, #45	@ 0x2d
 80098a2:	d12d      	bne.n	8009900 <_strtol_l.constprop.0+0x90>
 80098a4:	782c      	ldrb	r4, [r5, #0]
 80098a6:	2601      	movs	r6, #1
 80098a8:	1c95      	adds	r5, r2, #2
 80098aa:	f033 0210 	bics.w	r2, r3, #16
 80098ae:	d109      	bne.n	80098c4 <_strtol_l.constprop.0+0x54>
 80098b0:	2c30      	cmp	r4, #48	@ 0x30
 80098b2:	d12a      	bne.n	800990a <_strtol_l.constprop.0+0x9a>
 80098b4:	782a      	ldrb	r2, [r5, #0]
 80098b6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80098ba:	2a58      	cmp	r2, #88	@ 0x58
 80098bc:	d125      	bne.n	800990a <_strtol_l.constprop.0+0x9a>
 80098be:	786c      	ldrb	r4, [r5, #1]
 80098c0:	2310      	movs	r3, #16
 80098c2:	3502      	adds	r5, #2
 80098c4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80098c8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80098cc:	2200      	movs	r2, #0
 80098ce:	fbbc f9f3 	udiv	r9, ip, r3
 80098d2:	4610      	mov	r0, r2
 80098d4:	fb03 ca19 	mls	sl, r3, r9, ip
 80098d8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80098dc:	2f09      	cmp	r7, #9
 80098de:	d81b      	bhi.n	8009918 <_strtol_l.constprop.0+0xa8>
 80098e0:	463c      	mov	r4, r7
 80098e2:	42a3      	cmp	r3, r4
 80098e4:	dd27      	ble.n	8009936 <_strtol_l.constprop.0+0xc6>
 80098e6:	1c57      	adds	r7, r2, #1
 80098e8:	d007      	beq.n	80098fa <_strtol_l.constprop.0+0x8a>
 80098ea:	4581      	cmp	r9, r0
 80098ec:	d320      	bcc.n	8009930 <_strtol_l.constprop.0+0xc0>
 80098ee:	d101      	bne.n	80098f4 <_strtol_l.constprop.0+0x84>
 80098f0:	45a2      	cmp	sl, r4
 80098f2:	db1d      	blt.n	8009930 <_strtol_l.constprop.0+0xc0>
 80098f4:	fb00 4003 	mla	r0, r0, r3, r4
 80098f8:	2201      	movs	r2, #1
 80098fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80098fe:	e7eb      	b.n	80098d8 <_strtol_l.constprop.0+0x68>
 8009900:	2c2b      	cmp	r4, #43	@ 0x2b
 8009902:	bf04      	itt	eq
 8009904:	782c      	ldrbeq	r4, [r5, #0]
 8009906:	1c95      	addeq	r5, r2, #2
 8009908:	e7cf      	b.n	80098aa <_strtol_l.constprop.0+0x3a>
 800990a:	2b00      	cmp	r3, #0
 800990c:	d1da      	bne.n	80098c4 <_strtol_l.constprop.0+0x54>
 800990e:	2c30      	cmp	r4, #48	@ 0x30
 8009910:	bf0c      	ite	eq
 8009912:	2308      	moveq	r3, #8
 8009914:	230a      	movne	r3, #10
 8009916:	e7d5      	b.n	80098c4 <_strtol_l.constprop.0+0x54>
 8009918:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800991c:	2f19      	cmp	r7, #25
 800991e:	d801      	bhi.n	8009924 <_strtol_l.constprop.0+0xb4>
 8009920:	3c37      	subs	r4, #55	@ 0x37
 8009922:	e7de      	b.n	80098e2 <_strtol_l.constprop.0+0x72>
 8009924:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009928:	2f19      	cmp	r7, #25
 800992a:	d804      	bhi.n	8009936 <_strtol_l.constprop.0+0xc6>
 800992c:	3c57      	subs	r4, #87	@ 0x57
 800992e:	e7d8      	b.n	80098e2 <_strtol_l.constprop.0+0x72>
 8009930:	f04f 32ff 	mov.w	r2, #4294967295
 8009934:	e7e1      	b.n	80098fa <_strtol_l.constprop.0+0x8a>
 8009936:	1c53      	adds	r3, r2, #1
 8009938:	d108      	bne.n	800994c <_strtol_l.constprop.0+0xdc>
 800993a:	2322      	movs	r3, #34	@ 0x22
 800993c:	f8ce 3000 	str.w	r3, [lr]
 8009940:	4660      	mov	r0, ip
 8009942:	f1b8 0f00 	cmp.w	r8, #0
 8009946:	d0a0      	beq.n	800988a <_strtol_l.constprop.0+0x1a>
 8009948:	1e69      	subs	r1, r5, #1
 800994a:	e006      	b.n	800995a <_strtol_l.constprop.0+0xea>
 800994c:	b106      	cbz	r6, 8009950 <_strtol_l.constprop.0+0xe0>
 800994e:	4240      	negs	r0, r0
 8009950:	f1b8 0f00 	cmp.w	r8, #0
 8009954:	d099      	beq.n	800988a <_strtol_l.constprop.0+0x1a>
 8009956:	2a00      	cmp	r2, #0
 8009958:	d1f6      	bne.n	8009948 <_strtol_l.constprop.0+0xd8>
 800995a:	f8c8 1000 	str.w	r1, [r8]
 800995e:	e794      	b.n	800988a <_strtol_l.constprop.0+0x1a>
 8009960:	0800c6ad 	.word	0x0800c6ad

08009964 <strtol>:
 8009964:	4613      	mov	r3, r2
 8009966:	460a      	mov	r2, r1
 8009968:	4601      	mov	r1, r0
 800996a:	4802      	ldr	r0, [pc, #8]	@ (8009974 <strtol+0x10>)
 800996c:	6800      	ldr	r0, [r0, #0]
 800996e:	f7ff bf7f 	b.w	8009870 <_strtol_l.constprop.0>
 8009972:	bf00      	nop
 8009974:	20000080 	.word	0x20000080

08009978 <__cvt>:
 8009978:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800997c:	ec57 6b10 	vmov	r6, r7, d0
 8009980:	2f00      	cmp	r7, #0
 8009982:	460c      	mov	r4, r1
 8009984:	4619      	mov	r1, r3
 8009986:	463b      	mov	r3, r7
 8009988:	bfbb      	ittet	lt
 800998a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800998e:	461f      	movlt	r7, r3
 8009990:	2300      	movge	r3, #0
 8009992:	232d      	movlt	r3, #45	@ 0x2d
 8009994:	700b      	strb	r3, [r1, #0]
 8009996:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009998:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800999c:	4691      	mov	r9, r2
 800999e:	f023 0820 	bic.w	r8, r3, #32
 80099a2:	bfbc      	itt	lt
 80099a4:	4632      	movlt	r2, r6
 80099a6:	4616      	movlt	r6, r2
 80099a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80099ac:	d005      	beq.n	80099ba <__cvt+0x42>
 80099ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80099b2:	d100      	bne.n	80099b6 <__cvt+0x3e>
 80099b4:	3401      	adds	r4, #1
 80099b6:	2102      	movs	r1, #2
 80099b8:	e000      	b.n	80099bc <__cvt+0x44>
 80099ba:	2103      	movs	r1, #3
 80099bc:	ab03      	add	r3, sp, #12
 80099be:	9301      	str	r3, [sp, #4]
 80099c0:	ab02      	add	r3, sp, #8
 80099c2:	9300      	str	r3, [sp, #0]
 80099c4:	ec47 6b10 	vmov	d0, r6, r7
 80099c8:	4653      	mov	r3, sl
 80099ca:	4622      	mov	r2, r4
 80099cc:	f000 fe5c 	bl	800a688 <_dtoa_r>
 80099d0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80099d4:	4605      	mov	r5, r0
 80099d6:	d119      	bne.n	8009a0c <__cvt+0x94>
 80099d8:	f019 0f01 	tst.w	r9, #1
 80099dc:	d00e      	beq.n	80099fc <__cvt+0x84>
 80099de:	eb00 0904 	add.w	r9, r0, r4
 80099e2:	2200      	movs	r2, #0
 80099e4:	2300      	movs	r3, #0
 80099e6:	4630      	mov	r0, r6
 80099e8:	4639      	mov	r1, r7
 80099ea:	f7f7 f88d 	bl	8000b08 <__aeabi_dcmpeq>
 80099ee:	b108      	cbz	r0, 80099f4 <__cvt+0x7c>
 80099f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80099f4:	2230      	movs	r2, #48	@ 0x30
 80099f6:	9b03      	ldr	r3, [sp, #12]
 80099f8:	454b      	cmp	r3, r9
 80099fa:	d31e      	bcc.n	8009a3a <__cvt+0xc2>
 80099fc:	9b03      	ldr	r3, [sp, #12]
 80099fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a00:	1b5b      	subs	r3, r3, r5
 8009a02:	4628      	mov	r0, r5
 8009a04:	6013      	str	r3, [r2, #0]
 8009a06:	b004      	add	sp, #16
 8009a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a0c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009a10:	eb00 0904 	add.w	r9, r0, r4
 8009a14:	d1e5      	bne.n	80099e2 <__cvt+0x6a>
 8009a16:	7803      	ldrb	r3, [r0, #0]
 8009a18:	2b30      	cmp	r3, #48	@ 0x30
 8009a1a:	d10a      	bne.n	8009a32 <__cvt+0xba>
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	2300      	movs	r3, #0
 8009a20:	4630      	mov	r0, r6
 8009a22:	4639      	mov	r1, r7
 8009a24:	f7f7 f870 	bl	8000b08 <__aeabi_dcmpeq>
 8009a28:	b918      	cbnz	r0, 8009a32 <__cvt+0xba>
 8009a2a:	f1c4 0401 	rsb	r4, r4, #1
 8009a2e:	f8ca 4000 	str.w	r4, [sl]
 8009a32:	f8da 3000 	ldr.w	r3, [sl]
 8009a36:	4499      	add	r9, r3
 8009a38:	e7d3      	b.n	80099e2 <__cvt+0x6a>
 8009a3a:	1c59      	adds	r1, r3, #1
 8009a3c:	9103      	str	r1, [sp, #12]
 8009a3e:	701a      	strb	r2, [r3, #0]
 8009a40:	e7d9      	b.n	80099f6 <__cvt+0x7e>

08009a42 <__exponent>:
 8009a42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a44:	2900      	cmp	r1, #0
 8009a46:	bfba      	itte	lt
 8009a48:	4249      	neglt	r1, r1
 8009a4a:	232d      	movlt	r3, #45	@ 0x2d
 8009a4c:	232b      	movge	r3, #43	@ 0x2b
 8009a4e:	2909      	cmp	r1, #9
 8009a50:	7002      	strb	r2, [r0, #0]
 8009a52:	7043      	strb	r3, [r0, #1]
 8009a54:	dd29      	ble.n	8009aaa <__exponent+0x68>
 8009a56:	f10d 0307 	add.w	r3, sp, #7
 8009a5a:	461d      	mov	r5, r3
 8009a5c:	270a      	movs	r7, #10
 8009a5e:	461a      	mov	r2, r3
 8009a60:	fbb1 f6f7 	udiv	r6, r1, r7
 8009a64:	fb07 1416 	mls	r4, r7, r6, r1
 8009a68:	3430      	adds	r4, #48	@ 0x30
 8009a6a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009a6e:	460c      	mov	r4, r1
 8009a70:	2c63      	cmp	r4, #99	@ 0x63
 8009a72:	f103 33ff 	add.w	r3, r3, #4294967295
 8009a76:	4631      	mov	r1, r6
 8009a78:	dcf1      	bgt.n	8009a5e <__exponent+0x1c>
 8009a7a:	3130      	adds	r1, #48	@ 0x30
 8009a7c:	1e94      	subs	r4, r2, #2
 8009a7e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009a82:	1c41      	adds	r1, r0, #1
 8009a84:	4623      	mov	r3, r4
 8009a86:	42ab      	cmp	r3, r5
 8009a88:	d30a      	bcc.n	8009aa0 <__exponent+0x5e>
 8009a8a:	f10d 0309 	add.w	r3, sp, #9
 8009a8e:	1a9b      	subs	r3, r3, r2
 8009a90:	42ac      	cmp	r4, r5
 8009a92:	bf88      	it	hi
 8009a94:	2300      	movhi	r3, #0
 8009a96:	3302      	adds	r3, #2
 8009a98:	4403      	add	r3, r0
 8009a9a:	1a18      	subs	r0, r3, r0
 8009a9c:	b003      	add	sp, #12
 8009a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009aa0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009aa4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009aa8:	e7ed      	b.n	8009a86 <__exponent+0x44>
 8009aaa:	2330      	movs	r3, #48	@ 0x30
 8009aac:	3130      	adds	r1, #48	@ 0x30
 8009aae:	7083      	strb	r3, [r0, #2]
 8009ab0:	70c1      	strb	r1, [r0, #3]
 8009ab2:	1d03      	adds	r3, r0, #4
 8009ab4:	e7f1      	b.n	8009a9a <__exponent+0x58>
	...

08009ab8 <_printf_float>:
 8009ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009abc:	b08d      	sub	sp, #52	@ 0x34
 8009abe:	460c      	mov	r4, r1
 8009ac0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009ac4:	4616      	mov	r6, r2
 8009ac6:	461f      	mov	r7, r3
 8009ac8:	4605      	mov	r5, r0
 8009aca:	f000 fcdb 	bl	800a484 <_localeconv_r>
 8009ace:	6803      	ldr	r3, [r0, #0]
 8009ad0:	9304      	str	r3, [sp, #16]
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f7f6 fbec 	bl	80002b0 <strlen>
 8009ad8:	2300      	movs	r3, #0
 8009ada:	930a      	str	r3, [sp, #40]	@ 0x28
 8009adc:	f8d8 3000 	ldr.w	r3, [r8]
 8009ae0:	9005      	str	r0, [sp, #20]
 8009ae2:	3307      	adds	r3, #7
 8009ae4:	f023 0307 	bic.w	r3, r3, #7
 8009ae8:	f103 0208 	add.w	r2, r3, #8
 8009aec:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009af0:	f8d4 b000 	ldr.w	fp, [r4]
 8009af4:	f8c8 2000 	str.w	r2, [r8]
 8009af8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009afc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009b00:	9307      	str	r3, [sp, #28]
 8009b02:	f8cd 8018 	str.w	r8, [sp, #24]
 8009b06:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009b0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b0e:	4b9c      	ldr	r3, [pc, #624]	@ (8009d80 <_printf_float+0x2c8>)
 8009b10:	f04f 32ff 	mov.w	r2, #4294967295
 8009b14:	f7f7 f82a 	bl	8000b6c <__aeabi_dcmpun>
 8009b18:	bb70      	cbnz	r0, 8009b78 <_printf_float+0xc0>
 8009b1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b1e:	4b98      	ldr	r3, [pc, #608]	@ (8009d80 <_printf_float+0x2c8>)
 8009b20:	f04f 32ff 	mov.w	r2, #4294967295
 8009b24:	f7f7 f804 	bl	8000b30 <__aeabi_dcmple>
 8009b28:	bb30      	cbnz	r0, 8009b78 <_printf_float+0xc0>
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	4640      	mov	r0, r8
 8009b30:	4649      	mov	r1, r9
 8009b32:	f7f6 fff3 	bl	8000b1c <__aeabi_dcmplt>
 8009b36:	b110      	cbz	r0, 8009b3e <_printf_float+0x86>
 8009b38:	232d      	movs	r3, #45	@ 0x2d
 8009b3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b3e:	4a91      	ldr	r2, [pc, #580]	@ (8009d84 <_printf_float+0x2cc>)
 8009b40:	4b91      	ldr	r3, [pc, #580]	@ (8009d88 <_printf_float+0x2d0>)
 8009b42:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009b46:	bf94      	ite	ls
 8009b48:	4690      	movls	r8, r2
 8009b4a:	4698      	movhi	r8, r3
 8009b4c:	2303      	movs	r3, #3
 8009b4e:	6123      	str	r3, [r4, #16]
 8009b50:	f02b 0304 	bic.w	r3, fp, #4
 8009b54:	6023      	str	r3, [r4, #0]
 8009b56:	f04f 0900 	mov.w	r9, #0
 8009b5a:	9700      	str	r7, [sp, #0]
 8009b5c:	4633      	mov	r3, r6
 8009b5e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009b60:	4621      	mov	r1, r4
 8009b62:	4628      	mov	r0, r5
 8009b64:	f000 f9d2 	bl	8009f0c <_printf_common>
 8009b68:	3001      	adds	r0, #1
 8009b6a:	f040 808d 	bne.w	8009c88 <_printf_float+0x1d0>
 8009b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8009b72:	b00d      	add	sp, #52	@ 0x34
 8009b74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b78:	4642      	mov	r2, r8
 8009b7a:	464b      	mov	r3, r9
 8009b7c:	4640      	mov	r0, r8
 8009b7e:	4649      	mov	r1, r9
 8009b80:	f7f6 fff4 	bl	8000b6c <__aeabi_dcmpun>
 8009b84:	b140      	cbz	r0, 8009b98 <_printf_float+0xe0>
 8009b86:	464b      	mov	r3, r9
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	bfbc      	itt	lt
 8009b8c:	232d      	movlt	r3, #45	@ 0x2d
 8009b8e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009b92:	4a7e      	ldr	r2, [pc, #504]	@ (8009d8c <_printf_float+0x2d4>)
 8009b94:	4b7e      	ldr	r3, [pc, #504]	@ (8009d90 <_printf_float+0x2d8>)
 8009b96:	e7d4      	b.n	8009b42 <_printf_float+0x8a>
 8009b98:	6863      	ldr	r3, [r4, #4]
 8009b9a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009b9e:	9206      	str	r2, [sp, #24]
 8009ba0:	1c5a      	adds	r2, r3, #1
 8009ba2:	d13b      	bne.n	8009c1c <_printf_float+0x164>
 8009ba4:	2306      	movs	r3, #6
 8009ba6:	6063      	str	r3, [r4, #4]
 8009ba8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009bac:	2300      	movs	r3, #0
 8009bae:	6022      	str	r2, [r4, #0]
 8009bb0:	9303      	str	r3, [sp, #12]
 8009bb2:	ab0a      	add	r3, sp, #40	@ 0x28
 8009bb4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009bb8:	ab09      	add	r3, sp, #36	@ 0x24
 8009bba:	9300      	str	r3, [sp, #0]
 8009bbc:	6861      	ldr	r1, [r4, #4]
 8009bbe:	ec49 8b10 	vmov	d0, r8, r9
 8009bc2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009bc6:	4628      	mov	r0, r5
 8009bc8:	f7ff fed6 	bl	8009978 <__cvt>
 8009bcc:	9b06      	ldr	r3, [sp, #24]
 8009bce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009bd0:	2b47      	cmp	r3, #71	@ 0x47
 8009bd2:	4680      	mov	r8, r0
 8009bd4:	d129      	bne.n	8009c2a <_printf_float+0x172>
 8009bd6:	1cc8      	adds	r0, r1, #3
 8009bd8:	db02      	blt.n	8009be0 <_printf_float+0x128>
 8009bda:	6863      	ldr	r3, [r4, #4]
 8009bdc:	4299      	cmp	r1, r3
 8009bde:	dd41      	ble.n	8009c64 <_printf_float+0x1ac>
 8009be0:	f1aa 0a02 	sub.w	sl, sl, #2
 8009be4:	fa5f fa8a 	uxtb.w	sl, sl
 8009be8:	3901      	subs	r1, #1
 8009bea:	4652      	mov	r2, sl
 8009bec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009bf0:	9109      	str	r1, [sp, #36]	@ 0x24
 8009bf2:	f7ff ff26 	bl	8009a42 <__exponent>
 8009bf6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009bf8:	1813      	adds	r3, r2, r0
 8009bfa:	2a01      	cmp	r2, #1
 8009bfc:	4681      	mov	r9, r0
 8009bfe:	6123      	str	r3, [r4, #16]
 8009c00:	dc02      	bgt.n	8009c08 <_printf_float+0x150>
 8009c02:	6822      	ldr	r2, [r4, #0]
 8009c04:	07d2      	lsls	r2, r2, #31
 8009c06:	d501      	bpl.n	8009c0c <_printf_float+0x154>
 8009c08:	3301      	adds	r3, #1
 8009c0a:	6123      	str	r3, [r4, #16]
 8009c0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d0a2      	beq.n	8009b5a <_printf_float+0xa2>
 8009c14:	232d      	movs	r3, #45	@ 0x2d
 8009c16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c1a:	e79e      	b.n	8009b5a <_printf_float+0xa2>
 8009c1c:	9a06      	ldr	r2, [sp, #24]
 8009c1e:	2a47      	cmp	r2, #71	@ 0x47
 8009c20:	d1c2      	bne.n	8009ba8 <_printf_float+0xf0>
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d1c0      	bne.n	8009ba8 <_printf_float+0xf0>
 8009c26:	2301      	movs	r3, #1
 8009c28:	e7bd      	b.n	8009ba6 <_printf_float+0xee>
 8009c2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009c2e:	d9db      	bls.n	8009be8 <_printf_float+0x130>
 8009c30:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009c34:	d118      	bne.n	8009c68 <_printf_float+0x1b0>
 8009c36:	2900      	cmp	r1, #0
 8009c38:	6863      	ldr	r3, [r4, #4]
 8009c3a:	dd0b      	ble.n	8009c54 <_printf_float+0x19c>
 8009c3c:	6121      	str	r1, [r4, #16]
 8009c3e:	b913      	cbnz	r3, 8009c46 <_printf_float+0x18e>
 8009c40:	6822      	ldr	r2, [r4, #0]
 8009c42:	07d0      	lsls	r0, r2, #31
 8009c44:	d502      	bpl.n	8009c4c <_printf_float+0x194>
 8009c46:	3301      	adds	r3, #1
 8009c48:	440b      	add	r3, r1
 8009c4a:	6123      	str	r3, [r4, #16]
 8009c4c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009c4e:	f04f 0900 	mov.w	r9, #0
 8009c52:	e7db      	b.n	8009c0c <_printf_float+0x154>
 8009c54:	b913      	cbnz	r3, 8009c5c <_printf_float+0x1a4>
 8009c56:	6822      	ldr	r2, [r4, #0]
 8009c58:	07d2      	lsls	r2, r2, #31
 8009c5a:	d501      	bpl.n	8009c60 <_printf_float+0x1a8>
 8009c5c:	3302      	adds	r3, #2
 8009c5e:	e7f4      	b.n	8009c4a <_printf_float+0x192>
 8009c60:	2301      	movs	r3, #1
 8009c62:	e7f2      	b.n	8009c4a <_printf_float+0x192>
 8009c64:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009c68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c6a:	4299      	cmp	r1, r3
 8009c6c:	db05      	blt.n	8009c7a <_printf_float+0x1c2>
 8009c6e:	6823      	ldr	r3, [r4, #0]
 8009c70:	6121      	str	r1, [r4, #16]
 8009c72:	07d8      	lsls	r0, r3, #31
 8009c74:	d5ea      	bpl.n	8009c4c <_printf_float+0x194>
 8009c76:	1c4b      	adds	r3, r1, #1
 8009c78:	e7e7      	b.n	8009c4a <_printf_float+0x192>
 8009c7a:	2900      	cmp	r1, #0
 8009c7c:	bfd4      	ite	le
 8009c7e:	f1c1 0202 	rsble	r2, r1, #2
 8009c82:	2201      	movgt	r2, #1
 8009c84:	4413      	add	r3, r2
 8009c86:	e7e0      	b.n	8009c4a <_printf_float+0x192>
 8009c88:	6823      	ldr	r3, [r4, #0]
 8009c8a:	055a      	lsls	r2, r3, #21
 8009c8c:	d407      	bmi.n	8009c9e <_printf_float+0x1e6>
 8009c8e:	6923      	ldr	r3, [r4, #16]
 8009c90:	4642      	mov	r2, r8
 8009c92:	4631      	mov	r1, r6
 8009c94:	4628      	mov	r0, r5
 8009c96:	47b8      	blx	r7
 8009c98:	3001      	adds	r0, #1
 8009c9a:	d12b      	bne.n	8009cf4 <_printf_float+0x23c>
 8009c9c:	e767      	b.n	8009b6e <_printf_float+0xb6>
 8009c9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009ca2:	f240 80dd 	bls.w	8009e60 <_printf_float+0x3a8>
 8009ca6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009caa:	2200      	movs	r2, #0
 8009cac:	2300      	movs	r3, #0
 8009cae:	f7f6 ff2b 	bl	8000b08 <__aeabi_dcmpeq>
 8009cb2:	2800      	cmp	r0, #0
 8009cb4:	d033      	beq.n	8009d1e <_printf_float+0x266>
 8009cb6:	4a37      	ldr	r2, [pc, #220]	@ (8009d94 <_printf_float+0x2dc>)
 8009cb8:	2301      	movs	r3, #1
 8009cba:	4631      	mov	r1, r6
 8009cbc:	4628      	mov	r0, r5
 8009cbe:	47b8      	blx	r7
 8009cc0:	3001      	adds	r0, #1
 8009cc2:	f43f af54 	beq.w	8009b6e <_printf_float+0xb6>
 8009cc6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009cca:	4543      	cmp	r3, r8
 8009ccc:	db02      	blt.n	8009cd4 <_printf_float+0x21c>
 8009cce:	6823      	ldr	r3, [r4, #0]
 8009cd0:	07d8      	lsls	r0, r3, #31
 8009cd2:	d50f      	bpl.n	8009cf4 <_printf_float+0x23c>
 8009cd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cd8:	4631      	mov	r1, r6
 8009cda:	4628      	mov	r0, r5
 8009cdc:	47b8      	blx	r7
 8009cde:	3001      	adds	r0, #1
 8009ce0:	f43f af45 	beq.w	8009b6e <_printf_float+0xb6>
 8009ce4:	f04f 0900 	mov.w	r9, #0
 8009ce8:	f108 38ff 	add.w	r8, r8, #4294967295
 8009cec:	f104 0a1a 	add.w	sl, r4, #26
 8009cf0:	45c8      	cmp	r8, r9
 8009cf2:	dc09      	bgt.n	8009d08 <_printf_float+0x250>
 8009cf4:	6823      	ldr	r3, [r4, #0]
 8009cf6:	079b      	lsls	r3, r3, #30
 8009cf8:	f100 8103 	bmi.w	8009f02 <_printf_float+0x44a>
 8009cfc:	68e0      	ldr	r0, [r4, #12]
 8009cfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d00:	4298      	cmp	r0, r3
 8009d02:	bfb8      	it	lt
 8009d04:	4618      	movlt	r0, r3
 8009d06:	e734      	b.n	8009b72 <_printf_float+0xba>
 8009d08:	2301      	movs	r3, #1
 8009d0a:	4652      	mov	r2, sl
 8009d0c:	4631      	mov	r1, r6
 8009d0e:	4628      	mov	r0, r5
 8009d10:	47b8      	blx	r7
 8009d12:	3001      	adds	r0, #1
 8009d14:	f43f af2b 	beq.w	8009b6e <_printf_float+0xb6>
 8009d18:	f109 0901 	add.w	r9, r9, #1
 8009d1c:	e7e8      	b.n	8009cf0 <_printf_float+0x238>
 8009d1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	dc39      	bgt.n	8009d98 <_printf_float+0x2e0>
 8009d24:	4a1b      	ldr	r2, [pc, #108]	@ (8009d94 <_printf_float+0x2dc>)
 8009d26:	2301      	movs	r3, #1
 8009d28:	4631      	mov	r1, r6
 8009d2a:	4628      	mov	r0, r5
 8009d2c:	47b8      	blx	r7
 8009d2e:	3001      	adds	r0, #1
 8009d30:	f43f af1d 	beq.w	8009b6e <_printf_float+0xb6>
 8009d34:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009d38:	ea59 0303 	orrs.w	r3, r9, r3
 8009d3c:	d102      	bne.n	8009d44 <_printf_float+0x28c>
 8009d3e:	6823      	ldr	r3, [r4, #0]
 8009d40:	07d9      	lsls	r1, r3, #31
 8009d42:	d5d7      	bpl.n	8009cf4 <_printf_float+0x23c>
 8009d44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d48:	4631      	mov	r1, r6
 8009d4a:	4628      	mov	r0, r5
 8009d4c:	47b8      	blx	r7
 8009d4e:	3001      	adds	r0, #1
 8009d50:	f43f af0d 	beq.w	8009b6e <_printf_float+0xb6>
 8009d54:	f04f 0a00 	mov.w	sl, #0
 8009d58:	f104 0b1a 	add.w	fp, r4, #26
 8009d5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d5e:	425b      	negs	r3, r3
 8009d60:	4553      	cmp	r3, sl
 8009d62:	dc01      	bgt.n	8009d68 <_printf_float+0x2b0>
 8009d64:	464b      	mov	r3, r9
 8009d66:	e793      	b.n	8009c90 <_printf_float+0x1d8>
 8009d68:	2301      	movs	r3, #1
 8009d6a:	465a      	mov	r2, fp
 8009d6c:	4631      	mov	r1, r6
 8009d6e:	4628      	mov	r0, r5
 8009d70:	47b8      	blx	r7
 8009d72:	3001      	adds	r0, #1
 8009d74:	f43f aefb 	beq.w	8009b6e <_printf_float+0xb6>
 8009d78:	f10a 0a01 	add.w	sl, sl, #1
 8009d7c:	e7ee      	b.n	8009d5c <_printf_float+0x2a4>
 8009d7e:	bf00      	nop
 8009d80:	7fefffff 	.word	0x7fefffff
 8009d84:	0800c7ad 	.word	0x0800c7ad
 8009d88:	0800c7b1 	.word	0x0800c7b1
 8009d8c:	0800c7b5 	.word	0x0800c7b5
 8009d90:	0800c7b9 	.word	0x0800c7b9
 8009d94:	0800c7bd 	.word	0x0800c7bd
 8009d98:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009d9a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009d9e:	4553      	cmp	r3, sl
 8009da0:	bfa8      	it	ge
 8009da2:	4653      	movge	r3, sl
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	4699      	mov	r9, r3
 8009da8:	dc36      	bgt.n	8009e18 <_printf_float+0x360>
 8009daa:	f04f 0b00 	mov.w	fp, #0
 8009dae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009db2:	f104 021a 	add.w	r2, r4, #26
 8009db6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009db8:	9306      	str	r3, [sp, #24]
 8009dba:	eba3 0309 	sub.w	r3, r3, r9
 8009dbe:	455b      	cmp	r3, fp
 8009dc0:	dc31      	bgt.n	8009e26 <_printf_float+0x36e>
 8009dc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dc4:	459a      	cmp	sl, r3
 8009dc6:	dc3a      	bgt.n	8009e3e <_printf_float+0x386>
 8009dc8:	6823      	ldr	r3, [r4, #0]
 8009dca:	07da      	lsls	r2, r3, #31
 8009dcc:	d437      	bmi.n	8009e3e <_printf_float+0x386>
 8009dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dd0:	ebaa 0903 	sub.w	r9, sl, r3
 8009dd4:	9b06      	ldr	r3, [sp, #24]
 8009dd6:	ebaa 0303 	sub.w	r3, sl, r3
 8009dda:	4599      	cmp	r9, r3
 8009ddc:	bfa8      	it	ge
 8009dde:	4699      	movge	r9, r3
 8009de0:	f1b9 0f00 	cmp.w	r9, #0
 8009de4:	dc33      	bgt.n	8009e4e <_printf_float+0x396>
 8009de6:	f04f 0800 	mov.w	r8, #0
 8009dea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009dee:	f104 0b1a 	add.w	fp, r4, #26
 8009df2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009df4:	ebaa 0303 	sub.w	r3, sl, r3
 8009df8:	eba3 0309 	sub.w	r3, r3, r9
 8009dfc:	4543      	cmp	r3, r8
 8009dfe:	f77f af79 	ble.w	8009cf4 <_printf_float+0x23c>
 8009e02:	2301      	movs	r3, #1
 8009e04:	465a      	mov	r2, fp
 8009e06:	4631      	mov	r1, r6
 8009e08:	4628      	mov	r0, r5
 8009e0a:	47b8      	blx	r7
 8009e0c:	3001      	adds	r0, #1
 8009e0e:	f43f aeae 	beq.w	8009b6e <_printf_float+0xb6>
 8009e12:	f108 0801 	add.w	r8, r8, #1
 8009e16:	e7ec      	b.n	8009df2 <_printf_float+0x33a>
 8009e18:	4642      	mov	r2, r8
 8009e1a:	4631      	mov	r1, r6
 8009e1c:	4628      	mov	r0, r5
 8009e1e:	47b8      	blx	r7
 8009e20:	3001      	adds	r0, #1
 8009e22:	d1c2      	bne.n	8009daa <_printf_float+0x2f2>
 8009e24:	e6a3      	b.n	8009b6e <_printf_float+0xb6>
 8009e26:	2301      	movs	r3, #1
 8009e28:	4631      	mov	r1, r6
 8009e2a:	4628      	mov	r0, r5
 8009e2c:	9206      	str	r2, [sp, #24]
 8009e2e:	47b8      	blx	r7
 8009e30:	3001      	adds	r0, #1
 8009e32:	f43f ae9c 	beq.w	8009b6e <_printf_float+0xb6>
 8009e36:	9a06      	ldr	r2, [sp, #24]
 8009e38:	f10b 0b01 	add.w	fp, fp, #1
 8009e3c:	e7bb      	b.n	8009db6 <_printf_float+0x2fe>
 8009e3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e42:	4631      	mov	r1, r6
 8009e44:	4628      	mov	r0, r5
 8009e46:	47b8      	blx	r7
 8009e48:	3001      	adds	r0, #1
 8009e4a:	d1c0      	bne.n	8009dce <_printf_float+0x316>
 8009e4c:	e68f      	b.n	8009b6e <_printf_float+0xb6>
 8009e4e:	9a06      	ldr	r2, [sp, #24]
 8009e50:	464b      	mov	r3, r9
 8009e52:	4442      	add	r2, r8
 8009e54:	4631      	mov	r1, r6
 8009e56:	4628      	mov	r0, r5
 8009e58:	47b8      	blx	r7
 8009e5a:	3001      	adds	r0, #1
 8009e5c:	d1c3      	bne.n	8009de6 <_printf_float+0x32e>
 8009e5e:	e686      	b.n	8009b6e <_printf_float+0xb6>
 8009e60:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009e64:	f1ba 0f01 	cmp.w	sl, #1
 8009e68:	dc01      	bgt.n	8009e6e <_printf_float+0x3b6>
 8009e6a:	07db      	lsls	r3, r3, #31
 8009e6c:	d536      	bpl.n	8009edc <_printf_float+0x424>
 8009e6e:	2301      	movs	r3, #1
 8009e70:	4642      	mov	r2, r8
 8009e72:	4631      	mov	r1, r6
 8009e74:	4628      	mov	r0, r5
 8009e76:	47b8      	blx	r7
 8009e78:	3001      	adds	r0, #1
 8009e7a:	f43f ae78 	beq.w	8009b6e <_printf_float+0xb6>
 8009e7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e82:	4631      	mov	r1, r6
 8009e84:	4628      	mov	r0, r5
 8009e86:	47b8      	blx	r7
 8009e88:	3001      	adds	r0, #1
 8009e8a:	f43f ae70 	beq.w	8009b6e <_printf_float+0xb6>
 8009e8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009e92:	2200      	movs	r2, #0
 8009e94:	2300      	movs	r3, #0
 8009e96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009e9a:	f7f6 fe35 	bl	8000b08 <__aeabi_dcmpeq>
 8009e9e:	b9c0      	cbnz	r0, 8009ed2 <_printf_float+0x41a>
 8009ea0:	4653      	mov	r3, sl
 8009ea2:	f108 0201 	add.w	r2, r8, #1
 8009ea6:	4631      	mov	r1, r6
 8009ea8:	4628      	mov	r0, r5
 8009eaa:	47b8      	blx	r7
 8009eac:	3001      	adds	r0, #1
 8009eae:	d10c      	bne.n	8009eca <_printf_float+0x412>
 8009eb0:	e65d      	b.n	8009b6e <_printf_float+0xb6>
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	465a      	mov	r2, fp
 8009eb6:	4631      	mov	r1, r6
 8009eb8:	4628      	mov	r0, r5
 8009eba:	47b8      	blx	r7
 8009ebc:	3001      	adds	r0, #1
 8009ebe:	f43f ae56 	beq.w	8009b6e <_printf_float+0xb6>
 8009ec2:	f108 0801 	add.w	r8, r8, #1
 8009ec6:	45d0      	cmp	r8, sl
 8009ec8:	dbf3      	blt.n	8009eb2 <_printf_float+0x3fa>
 8009eca:	464b      	mov	r3, r9
 8009ecc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009ed0:	e6df      	b.n	8009c92 <_printf_float+0x1da>
 8009ed2:	f04f 0800 	mov.w	r8, #0
 8009ed6:	f104 0b1a 	add.w	fp, r4, #26
 8009eda:	e7f4      	b.n	8009ec6 <_printf_float+0x40e>
 8009edc:	2301      	movs	r3, #1
 8009ede:	4642      	mov	r2, r8
 8009ee0:	e7e1      	b.n	8009ea6 <_printf_float+0x3ee>
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	464a      	mov	r2, r9
 8009ee6:	4631      	mov	r1, r6
 8009ee8:	4628      	mov	r0, r5
 8009eea:	47b8      	blx	r7
 8009eec:	3001      	adds	r0, #1
 8009eee:	f43f ae3e 	beq.w	8009b6e <_printf_float+0xb6>
 8009ef2:	f108 0801 	add.w	r8, r8, #1
 8009ef6:	68e3      	ldr	r3, [r4, #12]
 8009ef8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009efa:	1a5b      	subs	r3, r3, r1
 8009efc:	4543      	cmp	r3, r8
 8009efe:	dcf0      	bgt.n	8009ee2 <_printf_float+0x42a>
 8009f00:	e6fc      	b.n	8009cfc <_printf_float+0x244>
 8009f02:	f04f 0800 	mov.w	r8, #0
 8009f06:	f104 0919 	add.w	r9, r4, #25
 8009f0a:	e7f4      	b.n	8009ef6 <_printf_float+0x43e>

08009f0c <_printf_common>:
 8009f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f10:	4616      	mov	r6, r2
 8009f12:	4698      	mov	r8, r3
 8009f14:	688a      	ldr	r2, [r1, #8]
 8009f16:	690b      	ldr	r3, [r1, #16]
 8009f18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	bfb8      	it	lt
 8009f20:	4613      	movlt	r3, r2
 8009f22:	6033      	str	r3, [r6, #0]
 8009f24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009f28:	4607      	mov	r7, r0
 8009f2a:	460c      	mov	r4, r1
 8009f2c:	b10a      	cbz	r2, 8009f32 <_printf_common+0x26>
 8009f2e:	3301      	adds	r3, #1
 8009f30:	6033      	str	r3, [r6, #0]
 8009f32:	6823      	ldr	r3, [r4, #0]
 8009f34:	0699      	lsls	r1, r3, #26
 8009f36:	bf42      	ittt	mi
 8009f38:	6833      	ldrmi	r3, [r6, #0]
 8009f3a:	3302      	addmi	r3, #2
 8009f3c:	6033      	strmi	r3, [r6, #0]
 8009f3e:	6825      	ldr	r5, [r4, #0]
 8009f40:	f015 0506 	ands.w	r5, r5, #6
 8009f44:	d106      	bne.n	8009f54 <_printf_common+0x48>
 8009f46:	f104 0a19 	add.w	sl, r4, #25
 8009f4a:	68e3      	ldr	r3, [r4, #12]
 8009f4c:	6832      	ldr	r2, [r6, #0]
 8009f4e:	1a9b      	subs	r3, r3, r2
 8009f50:	42ab      	cmp	r3, r5
 8009f52:	dc26      	bgt.n	8009fa2 <_printf_common+0x96>
 8009f54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009f58:	6822      	ldr	r2, [r4, #0]
 8009f5a:	3b00      	subs	r3, #0
 8009f5c:	bf18      	it	ne
 8009f5e:	2301      	movne	r3, #1
 8009f60:	0692      	lsls	r2, r2, #26
 8009f62:	d42b      	bmi.n	8009fbc <_printf_common+0xb0>
 8009f64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009f68:	4641      	mov	r1, r8
 8009f6a:	4638      	mov	r0, r7
 8009f6c:	47c8      	blx	r9
 8009f6e:	3001      	adds	r0, #1
 8009f70:	d01e      	beq.n	8009fb0 <_printf_common+0xa4>
 8009f72:	6823      	ldr	r3, [r4, #0]
 8009f74:	6922      	ldr	r2, [r4, #16]
 8009f76:	f003 0306 	and.w	r3, r3, #6
 8009f7a:	2b04      	cmp	r3, #4
 8009f7c:	bf02      	ittt	eq
 8009f7e:	68e5      	ldreq	r5, [r4, #12]
 8009f80:	6833      	ldreq	r3, [r6, #0]
 8009f82:	1aed      	subeq	r5, r5, r3
 8009f84:	68a3      	ldr	r3, [r4, #8]
 8009f86:	bf0c      	ite	eq
 8009f88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f8c:	2500      	movne	r5, #0
 8009f8e:	4293      	cmp	r3, r2
 8009f90:	bfc4      	itt	gt
 8009f92:	1a9b      	subgt	r3, r3, r2
 8009f94:	18ed      	addgt	r5, r5, r3
 8009f96:	2600      	movs	r6, #0
 8009f98:	341a      	adds	r4, #26
 8009f9a:	42b5      	cmp	r5, r6
 8009f9c:	d11a      	bne.n	8009fd4 <_printf_common+0xc8>
 8009f9e:	2000      	movs	r0, #0
 8009fa0:	e008      	b.n	8009fb4 <_printf_common+0xa8>
 8009fa2:	2301      	movs	r3, #1
 8009fa4:	4652      	mov	r2, sl
 8009fa6:	4641      	mov	r1, r8
 8009fa8:	4638      	mov	r0, r7
 8009faa:	47c8      	blx	r9
 8009fac:	3001      	adds	r0, #1
 8009fae:	d103      	bne.n	8009fb8 <_printf_common+0xac>
 8009fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fb8:	3501      	adds	r5, #1
 8009fba:	e7c6      	b.n	8009f4a <_printf_common+0x3e>
 8009fbc:	18e1      	adds	r1, r4, r3
 8009fbe:	1c5a      	adds	r2, r3, #1
 8009fc0:	2030      	movs	r0, #48	@ 0x30
 8009fc2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009fc6:	4422      	add	r2, r4
 8009fc8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009fcc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009fd0:	3302      	adds	r3, #2
 8009fd2:	e7c7      	b.n	8009f64 <_printf_common+0x58>
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	4622      	mov	r2, r4
 8009fd8:	4641      	mov	r1, r8
 8009fda:	4638      	mov	r0, r7
 8009fdc:	47c8      	blx	r9
 8009fde:	3001      	adds	r0, #1
 8009fe0:	d0e6      	beq.n	8009fb0 <_printf_common+0xa4>
 8009fe2:	3601      	adds	r6, #1
 8009fe4:	e7d9      	b.n	8009f9a <_printf_common+0x8e>
	...

08009fe8 <_printf_i>:
 8009fe8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009fec:	7e0f      	ldrb	r7, [r1, #24]
 8009fee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009ff0:	2f78      	cmp	r7, #120	@ 0x78
 8009ff2:	4691      	mov	r9, r2
 8009ff4:	4680      	mov	r8, r0
 8009ff6:	460c      	mov	r4, r1
 8009ff8:	469a      	mov	sl, r3
 8009ffa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009ffe:	d807      	bhi.n	800a010 <_printf_i+0x28>
 800a000:	2f62      	cmp	r7, #98	@ 0x62
 800a002:	d80a      	bhi.n	800a01a <_printf_i+0x32>
 800a004:	2f00      	cmp	r7, #0
 800a006:	f000 80d2 	beq.w	800a1ae <_printf_i+0x1c6>
 800a00a:	2f58      	cmp	r7, #88	@ 0x58
 800a00c:	f000 80b9 	beq.w	800a182 <_printf_i+0x19a>
 800a010:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a014:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a018:	e03a      	b.n	800a090 <_printf_i+0xa8>
 800a01a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a01e:	2b15      	cmp	r3, #21
 800a020:	d8f6      	bhi.n	800a010 <_printf_i+0x28>
 800a022:	a101      	add	r1, pc, #4	@ (adr r1, 800a028 <_printf_i+0x40>)
 800a024:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a028:	0800a081 	.word	0x0800a081
 800a02c:	0800a095 	.word	0x0800a095
 800a030:	0800a011 	.word	0x0800a011
 800a034:	0800a011 	.word	0x0800a011
 800a038:	0800a011 	.word	0x0800a011
 800a03c:	0800a011 	.word	0x0800a011
 800a040:	0800a095 	.word	0x0800a095
 800a044:	0800a011 	.word	0x0800a011
 800a048:	0800a011 	.word	0x0800a011
 800a04c:	0800a011 	.word	0x0800a011
 800a050:	0800a011 	.word	0x0800a011
 800a054:	0800a195 	.word	0x0800a195
 800a058:	0800a0bf 	.word	0x0800a0bf
 800a05c:	0800a14f 	.word	0x0800a14f
 800a060:	0800a011 	.word	0x0800a011
 800a064:	0800a011 	.word	0x0800a011
 800a068:	0800a1b7 	.word	0x0800a1b7
 800a06c:	0800a011 	.word	0x0800a011
 800a070:	0800a0bf 	.word	0x0800a0bf
 800a074:	0800a011 	.word	0x0800a011
 800a078:	0800a011 	.word	0x0800a011
 800a07c:	0800a157 	.word	0x0800a157
 800a080:	6833      	ldr	r3, [r6, #0]
 800a082:	1d1a      	adds	r2, r3, #4
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	6032      	str	r2, [r6, #0]
 800a088:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a08c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a090:	2301      	movs	r3, #1
 800a092:	e09d      	b.n	800a1d0 <_printf_i+0x1e8>
 800a094:	6833      	ldr	r3, [r6, #0]
 800a096:	6820      	ldr	r0, [r4, #0]
 800a098:	1d19      	adds	r1, r3, #4
 800a09a:	6031      	str	r1, [r6, #0]
 800a09c:	0606      	lsls	r6, r0, #24
 800a09e:	d501      	bpl.n	800a0a4 <_printf_i+0xbc>
 800a0a0:	681d      	ldr	r5, [r3, #0]
 800a0a2:	e003      	b.n	800a0ac <_printf_i+0xc4>
 800a0a4:	0645      	lsls	r5, r0, #25
 800a0a6:	d5fb      	bpl.n	800a0a0 <_printf_i+0xb8>
 800a0a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a0ac:	2d00      	cmp	r5, #0
 800a0ae:	da03      	bge.n	800a0b8 <_printf_i+0xd0>
 800a0b0:	232d      	movs	r3, #45	@ 0x2d
 800a0b2:	426d      	negs	r5, r5
 800a0b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0b8:	4859      	ldr	r0, [pc, #356]	@ (800a220 <_printf_i+0x238>)
 800a0ba:	230a      	movs	r3, #10
 800a0bc:	e011      	b.n	800a0e2 <_printf_i+0xfa>
 800a0be:	6821      	ldr	r1, [r4, #0]
 800a0c0:	6833      	ldr	r3, [r6, #0]
 800a0c2:	0608      	lsls	r0, r1, #24
 800a0c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a0c8:	d402      	bmi.n	800a0d0 <_printf_i+0xe8>
 800a0ca:	0649      	lsls	r1, r1, #25
 800a0cc:	bf48      	it	mi
 800a0ce:	b2ad      	uxthmi	r5, r5
 800a0d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a0d2:	4853      	ldr	r0, [pc, #332]	@ (800a220 <_printf_i+0x238>)
 800a0d4:	6033      	str	r3, [r6, #0]
 800a0d6:	bf14      	ite	ne
 800a0d8:	230a      	movne	r3, #10
 800a0da:	2308      	moveq	r3, #8
 800a0dc:	2100      	movs	r1, #0
 800a0de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a0e2:	6866      	ldr	r6, [r4, #4]
 800a0e4:	60a6      	str	r6, [r4, #8]
 800a0e6:	2e00      	cmp	r6, #0
 800a0e8:	bfa2      	ittt	ge
 800a0ea:	6821      	ldrge	r1, [r4, #0]
 800a0ec:	f021 0104 	bicge.w	r1, r1, #4
 800a0f0:	6021      	strge	r1, [r4, #0]
 800a0f2:	b90d      	cbnz	r5, 800a0f8 <_printf_i+0x110>
 800a0f4:	2e00      	cmp	r6, #0
 800a0f6:	d04b      	beq.n	800a190 <_printf_i+0x1a8>
 800a0f8:	4616      	mov	r6, r2
 800a0fa:	fbb5 f1f3 	udiv	r1, r5, r3
 800a0fe:	fb03 5711 	mls	r7, r3, r1, r5
 800a102:	5dc7      	ldrb	r7, [r0, r7]
 800a104:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a108:	462f      	mov	r7, r5
 800a10a:	42bb      	cmp	r3, r7
 800a10c:	460d      	mov	r5, r1
 800a10e:	d9f4      	bls.n	800a0fa <_printf_i+0x112>
 800a110:	2b08      	cmp	r3, #8
 800a112:	d10b      	bne.n	800a12c <_printf_i+0x144>
 800a114:	6823      	ldr	r3, [r4, #0]
 800a116:	07df      	lsls	r7, r3, #31
 800a118:	d508      	bpl.n	800a12c <_printf_i+0x144>
 800a11a:	6923      	ldr	r3, [r4, #16]
 800a11c:	6861      	ldr	r1, [r4, #4]
 800a11e:	4299      	cmp	r1, r3
 800a120:	bfde      	ittt	le
 800a122:	2330      	movle	r3, #48	@ 0x30
 800a124:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a128:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a12c:	1b92      	subs	r2, r2, r6
 800a12e:	6122      	str	r2, [r4, #16]
 800a130:	f8cd a000 	str.w	sl, [sp]
 800a134:	464b      	mov	r3, r9
 800a136:	aa03      	add	r2, sp, #12
 800a138:	4621      	mov	r1, r4
 800a13a:	4640      	mov	r0, r8
 800a13c:	f7ff fee6 	bl	8009f0c <_printf_common>
 800a140:	3001      	adds	r0, #1
 800a142:	d14a      	bne.n	800a1da <_printf_i+0x1f2>
 800a144:	f04f 30ff 	mov.w	r0, #4294967295
 800a148:	b004      	add	sp, #16
 800a14a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a14e:	6823      	ldr	r3, [r4, #0]
 800a150:	f043 0320 	orr.w	r3, r3, #32
 800a154:	6023      	str	r3, [r4, #0]
 800a156:	4833      	ldr	r0, [pc, #204]	@ (800a224 <_printf_i+0x23c>)
 800a158:	2778      	movs	r7, #120	@ 0x78
 800a15a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a15e:	6823      	ldr	r3, [r4, #0]
 800a160:	6831      	ldr	r1, [r6, #0]
 800a162:	061f      	lsls	r7, r3, #24
 800a164:	f851 5b04 	ldr.w	r5, [r1], #4
 800a168:	d402      	bmi.n	800a170 <_printf_i+0x188>
 800a16a:	065f      	lsls	r7, r3, #25
 800a16c:	bf48      	it	mi
 800a16e:	b2ad      	uxthmi	r5, r5
 800a170:	6031      	str	r1, [r6, #0]
 800a172:	07d9      	lsls	r1, r3, #31
 800a174:	bf44      	itt	mi
 800a176:	f043 0320 	orrmi.w	r3, r3, #32
 800a17a:	6023      	strmi	r3, [r4, #0]
 800a17c:	b11d      	cbz	r5, 800a186 <_printf_i+0x19e>
 800a17e:	2310      	movs	r3, #16
 800a180:	e7ac      	b.n	800a0dc <_printf_i+0xf4>
 800a182:	4827      	ldr	r0, [pc, #156]	@ (800a220 <_printf_i+0x238>)
 800a184:	e7e9      	b.n	800a15a <_printf_i+0x172>
 800a186:	6823      	ldr	r3, [r4, #0]
 800a188:	f023 0320 	bic.w	r3, r3, #32
 800a18c:	6023      	str	r3, [r4, #0]
 800a18e:	e7f6      	b.n	800a17e <_printf_i+0x196>
 800a190:	4616      	mov	r6, r2
 800a192:	e7bd      	b.n	800a110 <_printf_i+0x128>
 800a194:	6833      	ldr	r3, [r6, #0]
 800a196:	6825      	ldr	r5, [r4, #0]
 800a198:	6961      	ldr	r1, [r4, #20]
 800a19a:	1d18      	adds	r0, r3, #4
 800a19c:	6030      	str	r0, [r6, #0]
 800a19e:	062e      	lsls	r6, r5, #24
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	d501      	bpl.n	800a1a8 <_printf_i+0x1c0>
 800a1a4:	6019      	str	r1, [r3, #0]
 800a1a6:	e002      	b.n	800a1ae <_printf_i+0x1c6>
 800a1a8:	0668      	lsls	r0, r5, #25
 800a1aa:	d5fb      	bpl.n	800a1a4 <_printf_i+0x1bc>
 800a1ac:	8019      	strh	r1, [r3, #0]
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	6123      	str	r3, [r4, #16]
 800a1b2:	4616      	mov	r6, r2
 800a1b4:	e7bc      	b.n	800a130 <_printf_i+0x148>
 800a1b6:	6833      	ldr	r3, [r6, #0]
 800a1b8:	1d1a      	adds	r2, r3, #4
 800a1ba:	6032      	str	r2, [r6, #0]
 800a1bc:	681e      	ldr	r6, [r3, #0]
 800a1be:	6862      	ldr	r2, [r4, #4]
 800a1c0:	2100      	movs	r1, #0
 800a1c2:	4630      	mov	r0, r6
 800a1c4:	f7f6 f824 	bl	8000210 <memchr>
 800a1c8:	b108      	cbz	r0, 800a1ce <_printf_i+0x1e6>
 800a1ca:	1b80      	subs	r0, r0, r6
 800a1cc:	6060      	str	r0, [r4, #4]
 800a1ce:	6863      	ldr	r3, [r4, #4]
 800a1d0:	6123      	str	r3, [r4, #16]
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1d8:	e7aa      	b.n	800a130 <_printf_i+0x148>
 800a1da:	6923      	ldr	r3, [r4, #16]
 800a1dc:	4632      	mov	r2, r6
 800a1de:	4649      	mov	r1, r9
 800a1e0:	4640      	mov	r0, r8
 800a1e2:	47d0      	blx	sl
 800a1e4:	3001      	adds	r0, #1
 800a1e6:	d0ad      	beq.n	800a144 <_printf_i+0x15c>
 800a1e8:	6823      	ldr	r3, [r4, #0]
 800a1ea:	079b      	lsls	r3, r3, #30
 800a1ec:	d413      	bmi.n	800a216 <_printf_i+0x22e>
 800a1ee:	68e0      	ldr	r0, [r4, #12]
 800a1f0:	9b03      	ldr	r3, [sp, #12]
 800a1f2:	4298      	cmp	r0, r3
 800a1f4:	bfb8      	it	lt
 800a1f6:	4618      	movlt	r0, r3
 800a1f8:	e7a6      	b.n	800a148 <_printf_i+0x160>
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	4632      	mov	r2, r6
 800a1fe:	4649      	mov	r1, r9
 800a200:	4640      	mov	r0, r8
 800a202:	47d0      	blx	sl
 800a204:	3001      	adds	r0, #1
 800a206:	d09d      	beq.n	800a144 <_printf_i+0x15c>
 800a208:	3501      	adds	r5, #1
 800a20a:	68e3      	ldr	r3, [r4, #12]
 800a20c:	9903      	ldr	r1, [sp, #12]
 800a20e:	1a5b      	subs	r3, r3, r1
 800a210:	42ab      	cmp	r3, r5
 800a212:	dcf2      	bgt.n	800a1fa <_printf_i+0x212>
 800a214:	e7eb      	b.n	800a1ee <_printf_i+0x206>
 800a216:	2500      	movs	r5, #0
 800a218:	f104 0619 	add.w	r6, r4, #25
 800a21c:	e7f5      	b.n	800a20a <_printf_i+0x222>
 800a21e:	bf00      	nop
 800a220:	0800c7bf 	.word	0x0800c7bf
 800a224:	0800c7d0 	.word	0x0800c7d0

0800a228 <std>:
 800a228:	2300      	movs	r3, #0
 800a22a:	b510      	push	{r4, lr}
 800a22c:	4604      	mov	r4, r0
 800a22e:	e9c0 3300 	strd	r3, r3, [r0]
 800a232:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a236:	6083      	str	r3, [r0, #8]
 800a238:	8181      	strh	r1, [r0, #12]
 800a23a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a23c:	81c2      	strh	r2, [r0, #14]
 800a23e:	6183      	str	r3, [r0, #24]
 800a240:	4619      	mov	r1, r3
 800a242:	2208      	movs	r2, #8
 800a244:	305c      	adds	r0, #92	@ 0x5c
 800a246:	f000 f914 	bl	800a472 <memset>
 800a24a:	4b0d      	ldr	r3, [pc, #52]	@ (800a280 <std+0x58>)
 800a24c:	6263      	str	r3, [r4, #36]	@ 0x24
 800a24e:	4b0d      	ldr	r3, [pc, #52]	@ (800a284 <std+0x5c>)
 800a250:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a252:	4b0d      	ldr	r3, [pc, #52]	@ (800a288 <std+0x60>)
 800a254:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a256:	4b0d      	ldr	r3, [pc, #52]	@ (800a28c <std+0x64>)
 800a258:	6323      	str	r3, [r4, #48]	@ 0x30
 800a25a:	4b0d      	ldr	r3, [pc, #52]	@ (800a290 <std+0x68>)
 800a25c:	6224      	str	r4, [r4, #32]
 800a25e:	429c      	cmp	r4, r3
 800a260:	d006      	beq.n	800a270 <std+0x48>
 800a262:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a266:	4294      	cmp	r4, r2
 800a268:	d002      	beq.n	800a270 <std+0x48>
 800a26a:	33d0      	adds	r3, #208	@ 0xd0
 800a26c:	429c      	cmp	r4, r3
 800a26e:	d105      	bne.n	800a27c <std+0x54>
 800a270:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a278:	f000 b978 	b.w	800a56c <__retarget_lock_init_recursive>
 800a27c:	bd10      	pop	{r4, pc}
 800a27e:	bf00      	nop
 800a280:	0800a3ed 	.word	0x0800a3ed
 800a284:	0800a40f 	.word	0x0800a40f
 800a288:	0800a447 	.word	0x0800a447
 800a28c:	0800a46b 	.word	0x0800a46b
 800a290:	20000b94 	.word	0x20000b94

0800a294 <stdio_exit_handler>:
 800a294:	4a02      	ldr	r2, [pc, #8]	@ (800a2a0 <stdio_exit_handler+0xc>)
 800a296:	4903      	ldr	r1, [pc, #12]	@ (800a2a4 <stdio_exit_handler+0x10>)
 800a298:	4803      	ldr	r0, [pc, #12]	@ (800a2a8 <stdio_exit_handler+0x14>)
 800a29a:	f000 b869 	b.w	800a370 <_fwalk_sglue>
 800a29e:	bf00      	nop
 800a2a0:	20000074 	.word	0x20000074
 800a2a4:	0800becd 	.word	0x0800becd
 800a2a8:	20000084 	.word	0x20000084

0800a2ac <cleanup_stdio>:
 800a2ac:	6841      	ldr	r1, [r0, #4]
 800a2ae:	4b0c      	ldr	r3, [pc, #48]	@ (800a2e0 <cleanup_stdio+0x34>)
 800a2b0:	4299      	cmp	r1, r3
 800a2b2:	b510      	push	{r4, lr}
 800a2b4:	4604      	mov	r4, r0
 800a2b6:	d001      	beq.n	800a2bc <cleanup_stdio+0x10>
 800a2b8:	f001 fe08 	bl	800becc <_fflush_r>
 800a2bc:	68a1      	ldr	r1, [r4, #8]
 800a2be:	4b09      	ldr	r3, [pc, #36]	@ (800a2e4 <cleanup_stdio+0x38>)
 800a2c0:	4299      	cmp	r1, r3
 800a2c2:	d002      	beq.n	800a2ca <cleanup_stdio+0x1e>
 800a2c4:	4620      	mov	r0, r4
 800a2c6:	f001 fe01 	bl	800becc <_fflush_r>
 800a2ca:	68e1      	ldr	r1, [r4, #12]
 800a2cc:	4b06      	ldr	r3, [pc, #24]	@ (800a2e8 <cleanup_stdio+0x3c>)
 800a2ce:	4299      	cmp	r1, r3
 800a2d0:	d004      	beq.n	800a2dc <cleanup_stdio+0x30>
 800a2d2:	4620      	mov	r0, r4
 800a2d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2d8:	f001 bdf8 	b.w	800becc <_fflush_r>
 800a2dc:	bd10      	pop	{r4, pc}
 800a2de:	bf00      	nop
 800a2e0:	20000b94 	.word	0x20000b94
 800a2e4:	20000bfc 	.word	0x20000bfc
 800a2e8:	20000c64 	.word	0x20000c64

0800a2ec <global_stdio_init.part.0>:
 800a2ec:	b510      	push	{r4, lr}
 800a2ee:	4b0b      	ldr	r3, [pc, #44]	@ (800a31c <global_stdio_init.part.0+0x30>)
 800a2f0:	4c0b      	ldr	r4, [pc, #44]	@ (800a320 <global_stdio_init.part.0+0x34>)
 800a2f2:	4a0c      	ldr	r2, [pc, #48]	@ (800a324 <global_stdio_init.part.0+0x38>)
 800a2f4:	601a      	str	r2, [r3, #0]
 800a2f6:	4620      	mov	r0, r4
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	2104      	movs	r1, #4
 800a2fc:	f7ff ff94 	bl	800a228 <std>
 800a300:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a304:	2201      	movs	r2, #1
 800a306:	2109      	movs	r1, #9
 800a308:	f7ff ff8e 	bl	800a228 <std>
 800a30c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a310:	2202      	movs	r2, #2
 800a312:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a316:	2112      	movs	r1, #18
 800a318:	f7ff bf86 	b.w	800a228 <std>
 800a31c:	20000ccc 	.word	0x20000ccc
 800a320:	20000b94 	.word	0x20000b94
 800a324:	0800a295 	.word	0x0800a295

0800a328 <__sfp_lock_acquire>:
 800a328:	4801      	ldr	r0, [pc, #4]	@ (800a330 <__sfp_lock_acquire+0x8>)
 800a32a:	f000 b920 	b.w	800a56e <__retarget_lock_acquire_recursive>
 800a32e:	bf00      	nop
 800a330:	20000cd5 	.word	0x20000cd5

0800a334 <__sfp_lock_release>:
 800a334:	4801      	ldr	r0, [pc, #4]	@ (800a33c <__sfp_lock_release+0x8>)
 800a336:	f000 b91b 	b.w	800a570 <__retarget_lock_release_recursive>
 800a33a:	bf00      	nop
 800a33c:	20000cd5 	.word	0x20000cd5

0800a340 <__sinit>:
 800a340:	b510      	push	{r4, lr}
 800a342:	4604      	mov	r4, r0
 800a344:	f7ff fff0 	bl	800a328 <__sfp_lock_acquire>
 800a348:	6a23      	ldr	r3, [r4, #32]
 800a34a:	b11b      	cbz	r3, 800a354 <__sinit+0x14>
 800a34c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a350:	f7ff bff0 	b.w	800a334 <__sfp_lock_release>
 800a354:	4b04      	ldr	r3, [pc, #16]	@ (800a368 <__sinit+0x28>)
 800a356:	6223      	str	r3, [r4, #32]
 800a358:	4b04      	ldr	r3, [pc, #16]	@ (800a36c <__sinit+0x2c>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d1f5      	bne.n	800a34c <__sinit+0xc>
 800a360:	f7ff ffc4 	bl	800a2ec <global_stdio_init.part.0>
 800a364:	e7f2      	b.n	800a34c <__sinit+0xc>
 800a366:	bf00      	nop
 800a368:	0800a2ad 	.word	0x0800a2ad
 800a36c:	20000ccc 	.word	0x20000ccc

0800a370 <_fwalk_sglue>:
 800a370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a374:	4607      	mov	r7, r0
 800a376:	4688      	mov	r8, r1
 800a378:	4614      	mov	r4, r2
 800a37a:	2600      	movs	r6, #0
 800a37c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a380:	f1b9 0901 	subs.w	r9, r9, #1
 800a384:	d505      	bpl.n	800a392 <_fwalk_sglue+0x22>
 800a386:	6824      	ldr	r4, [r4, #0]
 800a388:	2c00      	cmp	r4, #0
 800a38a:	d1f7      	bne.n	800a37c <_fwalk_sglue+0xc>
 800a38c:	4630      	mov	r0, r6
 800a38e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a392:	89ab      	ldrh	r3, [r5, #12]
 800a394:	2b01      	cmp	r3, #1
 800a396:	d907      	bls.n	800a3a8 <_fwalk_sglue+0x38>
 800a398:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a39c:	3301      	adds	r3, #1
 800a39e:	d003      	beq.n	800a3a8 <_fwalk_sglue+0x38>
 800a3a0:	4629      	mov	r1, r5
 800a3a2:	4638      	mov	r0, r7
 800a3a4:	47c0      	blx	r8
 800a3a6:	4306      	orrs	r6, r0
 800a3a8:	3568      	adds	r5, #104	@ 0x68
 800a3aa:	e7e9      	b.n	800a380 <_fwalk_sglue+0x10>

0800a3ac <siprintf>:
 800a3ac:	b40e      	push	{r1, r2, r3}
 800a3ae:	b500      	push	{lr}
 800a3b0:	b09c      	sub	sp, #112	@ 0x70
 800a3b2:	ab1d      	add	r3, sp, #116	@ 0x74
 800a3b4:	9002      	str	r0, [sp, #8]
 800a3b6:	9006      	str	r0, [sp, #24]
 800a3b8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a3bc:	4809      	ldr	r0, [pc, #36]	@ (800a3e4 <siprintf+0x38>)
 800a3be:	9107      	str	r1, [sp, #28]
 800a3c0:	9104      	str	r1, [sp, #16]
 800a3c2:	4909      	ldr	r1, [pc, #36]	@ (800a3e8 <siprintf+0x3c>)
 800a3c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3c8:	9105      	str	r1, [sp, #20]
 800a3ca:	6800      	ldr	r0, [r0, #0]
 800a3cc:	9301      	str	r3, [sp, #4]
 800a3ce:	a902      	add	r1, sp, #8
 800a3d0:	f001 fbfc 	bl	800bbcc <_svfiprintf_r>
 800a3d4:	9b02      	ldr	r3, [sp, #8]
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	701a      	strb	r2, [r3, #0]
 800a3da:	b01c      	add	sp, #112	@ 0x70
 800a3dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3e0:	b003      	add	sp, #12
 800a3e2:	4770      	bx	lr
 800a3e4:	20000080 	.word	0x20000080
 800a3e8:	ffff0208 	.word	0xffff0208

0800a3ec <__sread>:
 800a3ec:	b510      	push	{r4, lr}
 800a3ee:	460c      	mov	r4, r1
 800a3f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3f4:	f000 f86c 	bl	800a4d0 <_read_r>
 800a3f8:	2800      	cmp	r0, #0
 800a3fa:	bfab      	itete	ge
 800a3fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a3fe:	89a3      	ldrhlt	r3, [r4, #12]
 800a400:	181b      	addge	r3, r3, r0
 800a402:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a406:	bfac      	ite	ge
 800a408:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a40a:	81a3      	strhlt	r3, [r4, #12]
 800a40c:	bd10      	pop	{r4, pc}

0800a40e <__swrite>:
 800a40e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a412:	461f      	mov	r7, r3
 800a414:	898b      	ldrh	r3, [r1, #12]
 800a416:	05db      	lsls	r3, r3, #23
 800a418:	4605      	mov	r5, r0
 800a41a:	460c      	mov	r4, r1
 800a41c:	4616      	mov	r6, r2
 800a41e:	d505      	bpl.n	800a42c <__swrite+0x1e>
 800a420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a424:	2302      	movs	r3, #2
 800a426:	2200      	movs	r2, #0
 800a428:	f000 f840 	bl	800a4ac <_lseek_r>
 800a42c:	89a3      	ldrh	r3, [r4, #12]
 800a42e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a432:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a436:	81a3      	strh	r3, [r4, #12]
 800a438:	4632      	mov	r2, r6
 800a43a:	463b      	mov	r3, r7
 800a43c:	4628      	mov	r0, r5
 800a43e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a442:	f000 b857 	b.w	800a4f4 <_write_r>

0800a446 <__sseek>:
 800a446:	b510      	push	{r4, lr}
 800a448:	460c      	mov	r4, r1
 800a44a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a44e:	f000 f82d 	bl	800a4ac <_lseek_r>
 800a452:	1c43      	adds	r3, r0, #1
 800a454:	89a3      	ldrh	r3, [r4, #12]
 800a456:	bf15      	itete	ne
 800a458:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a45a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a45e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a462:	81a3      	strheq	r3, [r4, #12]
 800a464:	bf18      	it	ne
 800a466:	81a3      	strhne	r3, [r4, #12]
 800a468:	bd10      	pop	{r4, pc}

0800a46a <__sclose>:
 800a46a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a46e:	f000 b80d 	b.w	800a48c <_close_r>

0800a472 <memset>:
 800a472:	4402      	add	r2, r0
 800a474:	4603      	mov	r3, r0
 800a476:	4293      	cmp	r3, r2
 800a478:	d100      	bne.n	800a47c <memset+0xa>
 800a47a:	4770      	bx	lr
 800a47c:	f803 1b01 	strb.w	r1, [r3], #1
 800a480:	e7f9      	b.n	800a476 <memset+0x4>
	...

0800a484 <_localeconv_r>:
 800a484:	4800      	ldr	r0, [pc, #0]	@ (800a488 <_localeconv_r+0x4>)
 800a486:	4770      	bx	lr
 800a488:	200001c0 	.word	0x200001c0

0800a48c <_close_r>:
 800a48c:	b538      	push	{r3, r4, r5, lr}
 800a48e:	4d06      	ldr	r5, [pc, #24]	@ (800a4a8 <_close_r+0x1c>)
 800a490:	2300      	movs	r3, #0
 800a492:	4604      	mov	r4, r0
 800a494:	4608      	mov	r0, r1
 800a496:	602b      	str	r3, [r5, #0]
 800a498:	f7ff f944 	bl	8009724 <_close>
 800a49c:	1c43      	adds	r3, r0, #1
 800a49e:	d102      	bne.n	800a4a6 <_close_r+0x1a>
 800a4a0:	682b      	ldr	r3, [r5, #0]
 800a4a2:	b103      	cbz	r3, 800a4a6 <_close_r+0x1a>
 800a4a4:	6023      	str	r3, [r4, #0]
 800a4a6:	bd38      	pop	{r3, r4, r5, pc}
 800a4a8:	20000cd0 	.word	0x20000cd0

0800a4ac <_lseek_r>:
 800a4ac:	b538      	push	{r3, r4, r5, lr}
 800a4ae:	4d07      	ldr	r5, [pc, #28]	@ (800a4cc <_lseek_r+0x20>)
 800a4b0:	4604      	mov	r4, r0
 800a4b2:	4608      	mov	r0, r1
 800a4b4:	4611      	mov	r1, r2
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	602a      	str	r2, [r5, #0]
 800a4ba:	461a      	mov	r2, r3
 800a4bc:	f7ff f959 	bl	8009772 <_lseek>
 800a4c0:	1c43      	adds	r3, r0, #1
 800a4c2:	d102      	bne.n	800a4ca <_lseek_r+0x1e>
 800a4c4:	682b      	ldr	r3, [r5, #0]
 800a4c6:	b103      	cbz	r3, 800a4ca <_lseek_r+0x1e>
 800a4c8:	6023      	str	r3, [r4, #0]
 800a4ca:	bd38      	pop	{r3, r4, r5, pc}
 800a4cc:	20000cd0 	.word	0x20000cd0

0800a4d0 <_read_r>:
 800a4d0:	b538      	push	{r3, r4, r5, lr}
 800a4d2:	4d07      	ldr	r5, [pc, #28]	@ (800a4f0 <_read_r+0x20>)
 800a4d4:	4604      	mov	r4, r0
 800a4d6:	4608      	mov	r0, r1
 800a4d8:	4611      	mov	r1, r2
 800a4da:	2200      	movs	r2, #0
 800a4dc:	602a      	str	r2, [r5, #0]
 800a4de:	461a      	mov	r2, r3
 800a4e0:	f7ff f8e7 	bl	80096b2 <_read>
 800a4e4:	1c43      	adds	r3, r0, #1
 800a4e6:	d102      	bne.n	800a4ee <_read_r+0x1e>
 800a4e8:	682b      	ldr	r3, [r5, #0]
 800a4ea:	b103      	cbz	r3, 800a4ee <_read_r+0x1e>
 800a4ec:	6023      	str	r3, [r4, #0]
 800a4ee:	bd38      	pop	{r3, r4, r5, pc}
 800a4f0:	20000cd0 	.word	0x20000cd0

0800a4f4 <_write_r>:
 800a4f4:	b538      	push	{r3, r4, r5, lr}
 800a4f6:	4d07      	ldr	r5, [pc, #28]	@ (800a514 <_write_r+0x20>)
 800a4f8:	4604      	mov	r4, r0
 800a4fa:	4608      	mov	r0, r1
 800a4fc:	4611      	mov	r1, r2
 800a4fe:	2200      	movs	r2, #0
 800a500:	602a      	str	r2, [r5, #0]
 800a502:	461a      	mov	r2, r3
 800a504:	f7ff f8f2 	bl	80096ec <_write>
 800a508:	1c43      	adds	r3, r0, #1
 800a50a:	d102      	bne.n	800a512 <_write_r+0x1e>
 800a50c:	682b      	ldr	r3, [r5, #0]
 800a50e:	b103      	cbz	r3, 800a512 <_write_r+0x1e>
 800a510:	6023      	str	r3, [r4, #0]
 800a512:	bd38      	pop	{r3, r4, r5, pc}
 800a514:	20000cd0 	.word	0x20000cd0

0800a518 <__errno>:
 800a518:	4b01      	ldr	r3, [pc, #4]	@ (800a520 <__errno+0x8>)
 800a51a:	6818      	ldr	r0, [r3, #0]
 800a51c:	4770      	bx	lr
 800a51e:	bf00      	nop
 800a520:	20000080 	.word	0x20000080

0800a524 <__libc_init_array>:
 800a524:	b570      	push	{r4, r5, r6, lr}
 800a526:	4d0d      	ldr	r5, [pc, #52]	@ (800a55c <__libc_init_array+0x38>)
 800a528:	4c0d      	ldr	r4, [pc, #52]	@ (800a560 <__libc_init_array+0x3c>)
 800a52a:	1b64      	subs	r4, r4, r5
 800a52c:	10a4      	asrs	r4, r4, #2
 800a52e:	2600      	movs	r6, #0
 800a530:	42a6      	cmp	r6, r4
 800a532:	d109      	bne.n	800a548 <__libc_init_array+0x24>
 800a534:	4d0b      	ldr	r5, [pc, #44]	@ (800a564 <__libc_init_array+0x40>)
 800a536:	4c0c      	ldr	r4, [pc, #48]	@ (800a568 <__libc_init_array+0x44>)
 800a538:	f002 f866 	bl	800c608 <_init>
 800a53c:	1b64      	subs	r4, r4, r5
 800a53e:	10a4      	asrs	r4, r4, #2
 800a540:	2600      	movs	r6, #0
 800a542:	42a6      	cmp	r6, r4
 800a544:	d105      	bne.n	800a552 <__libc_init_array+0x2e>
 800a546:	bd70      	pop	{r4, r5, r6, pc}
 800a548:	f855 3b04 	ldr.w	r3, [r5], #4
 800a54c:	4798      	blx	r3
 800a54e:	3601      	adds	r6, #1
 800a550:	e7ee      	b.n	800a530 <__libc_init_array+0xc>
 800a552:	f855 3b04 	ldr.w	r3, [r5], #4
 800a556:	4798      	blx	r3
 800a558:	3601      	adds	r6, #1
 800a55a:	e7f2      	b.n	800a542 <__libc_init_array+0x1e>
 800a55c:	0800ca28 	.word	0x0800ca28
 800a560:	0800ca28 	.word	0x0800ca28
 800a564:	0800ca28 	.word	0x0800ca28
 800a568:	0800ca2c 	.word	0x0800ca2c

0800a56c <__retarget_lock_init_recursive>:
 800a56c:	4770      	bx	lr

0800a56e <__retarget_lock_acquire_recursive>:
 800a56e:	4770      	bx	lr

0800a570 <__retarget_lock_release_recursive>:
 800a570:	4770      	bx	lr

0800a572 <quorem>:
 800a572:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a576:	6903      	ldr	r3, [r0, #16]
 800a578:	690c      	ldr	r4, [r1, #16]
 800a57a:	42a3      	cmp	r3, r4
 800a57c:	4607      	mov	r7, r0
 800a57e:	db7e      	blt.n	800a67e <quorem+0x10c>
 800a580:	3c01      	subs	r4, #1
 800a582:	f101 0814 	add.w	r8, r1, #20
 800a586:	00a3      	lsls	r3, r4, #2
 800a588:	f100 0514 	add.w	r5, r0, #20
 800a58c:	9300      	str	r3, [sp, #0]
 800a58e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a592:	9301      	str	r3, [sp, #4]
 800a594:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a598:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a59c:	3301      	adds	r3, #1
 800a59e:	429a      	cmp	r2, r3
 800a5a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a5a4:	fbb2 f6f3 	udiv	r6, r2, r3
 800a5a8:	d32e      	bcc.n	800a608 <quorem+0x96>
 800a5aa:	f04f 0a00 	mov.w	sl, #0
 800a5ae:	46c4      	mov	ip, r8
 800a5b0:	46ae      	mov	lr, r5
 800a5b2:	46d3      	mov	fp, sl
 800a5b4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a5b8:	b298      	uxth	r0, r3
 800a5ba:	fb06 a000 	mla	r0, r6, r0, sl
 800a5be:	0c02      	lsrs	r2, r0, #16
 800a5c0:	0c1b      	lsrs	r3, r3, #16
 800a5c2:	fb06 2303 	mla	r3, r6, r3, r2
 800a5c6:	f8de 2000 	ldr.w	r2, [lr]
 800a5ca:	b280      	uxth	r0, r0
 800a5cc:	b292      	uxth	r2, r2
 800a5ce:	1a12      	subs	r2, r2, r0
 800a5d0:	445a      	add	r2, fp
 800a5d2:	f8de 0000 	ldr.w	r0, [lr]
 800a5d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a5da:	b29b      	uxth	r3, r3
 800a5dc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a5e0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a5e4:	b292      	uxth	r2, r2
 800a5e6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a5ea:	45e1      	cmp	r9, ip
 800a5ec:	f84e 2b04 	str.w	r2, [lr], #4
 800a5f0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a5f4:	d2de      	bcs.n	800a5b4 <quorem+0x42>
 800a5f6:	9b00      	ldr	r3, [sp, #0]
 800a5f8:	58eb      	ldr	r3, [r5, r3]
 800a5fa:	b92b      	cbnz	r3, 800a608 <quorem+0x96>
 800a5fc:	9b01      	ldr	r3, [sp, #4]
 800a5fe:	3b04      	subs	r3, #4
 800a600:	429d      	cmp	r5, r3
 800a602:	461a      	mov	r2, r3
 800a604:	d32f      	bcc.n	800a666 <quorem+0xf4>
 800a606:	613c      	str	r4, [r7, #16]
 800a608:	4638      	mov	r0, r7
 800a60a:	f001 f97b 	bl	800b904 <__mcmp>
 800a60e:	2800      	cmp	r0, #0
 800a610:	db25      	blt.n	800a65e <quorem+0xec>
 800a612:	4629      	mov	r1, r5
 800a614:	2000      	movs	r0, #0
 800a616:	f858 2b04 	ldr.w	r2, [r8], #4
 800a61a:	f8d1 c000 	ldr.w	ip, [r1]
 800a61e:	fa1f fe82 	uxth.w	lr, r2
 800a622:	fa1f f38c 	uxth.w	r3, ip
 800a626:	eba3 030e 	sub.w	r3, r3, lr
 800a62a:	4403      	add	r3, r0
 800a62c:	0c12      	lsrs	r2, r2, #16
 800a62e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a632:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a636:	b29b      	uxth	r3, r3
 800a638:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a63c:	45c1      	cmp	r9, r8
 800a63e:	f841 3b04 	str.w	r3, [r1], #4
 800a642:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a646:	d2e6      	bcs.n	800a616 <quorem+0xa4>
 800a648:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a64c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a650:	b922      	cbnz	r2, 800a65c <quorem+0xea>
 800a652:	3b04      	subs	r3, #4
 800a654:	429d      	cmp	r5, r3
 800a656:	461a      	mov	r2, r3
 800a658:	d30b      	bcc.n	800a672 <quorem+0x100>
 800a65a:	613c      	str	r4, [r7, #16]
 800a65c:	3601      	adds	r6, #1
 800a65e:	4630      	mov	r0, r6
 800a660:	b003      	add	sp, #12
 800a662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a666:	6812      	ldr	r2, [r2, #0]
 800a668:	3b04      	subs	r3, #4
 800a66a:	2a00      	cmp	r2, #0
 800a66c:	d1cb      	bne.n	800a606 <quorem+0x94>
 800a66e:	3c01      	subs	r4, #1
 800a670:	e7c6      	b.n	800a600 <quorem+0x8e>
 800a672:	6812      	ldr	r2, [r2, #0]
 800a674:	3b04      	subs	r3, #4
 800a676:	2a00      	cmp	r2, #0
 800a678:	d1ef      	bne.n	800a65a <quorem+0xe8>
 800a67a:	3c01      	subs	r4, #1
 800a67c:	e7ea      	b.n	800a654 <quorem+0xe2>
 800a67e:	2000      	movs	r0, #0
 800a680:	e7ee      	b.n	800a660 <quorem+0xee>
 800a682:	0000      	movs	r0, r0
 800a684:	0000      	movs	r0, r0
	...

0800a688 <_dtoa_r>:
 800a688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a68c:	69c7      	ldr	r7, [r0, #28]
 800a68e:	b099      	sub	sp, #100	@ 0x64
 800a690:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a694:	ec55 4b10 	vmov	r4, r5, d0
 800a698:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a69a:	9109      	str	r1, [sp, #36]	@ 0x24
 800a69c:	4683      	mov	fp, r0
 800a69e:	920e      	str	r2, [sp, #56]	@ 0x38
 800a6a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a6a2:	b97f      	cbnz	r7, 800a6c4 <_dtoa_r+0x3c>
 800a6a4:	2010      	movs	r0, #16
 800a6a6:	f000 fdfd 	bl	800b2a4 <malloc>
 800a6aa:	4602      	mov	r2, r0
 800a6ac:	f8cb 001c 	str.w	r0, [fp, #28]
 800a6b0:	b920      	cbnz	r0, 800a6bc <_dtoa_r+0x34>
 800a6b2:	4ba7      	ldr	r3, [pc, #668]	@ (800a950 <_dtoa_r+0x2c8>)
 800a6b4:	21ef      	movs	r1, #239	@ 0xef
 800a6b6:	48a7      	ldr	r0, [pc, #668]	@ (800a954 <_dtoa_r+0x2cc>)
 800a6b8:	f001 fc68 	bl	800bf8c <__assert_func>
 800a6bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a6c0:	6007      	str	r7, [r0, #0]
 800a6c2:	60c7      	str	r7, [r0, #12]
 800a6c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a6c8:	6819      	ldr	r1, [r3, #0]
 800a6ca:	b159      	cbz	r1, 800a6e4 <_dtoa_r+0x5c>
 800a6cc:	685a      	ldr	r2, [r3, #4]
 800a6ce:	604a      	str	r2, [r1, #4]
 800a6d0:	2301      	movs	r3, #1
 800a6d2:	4093      	lsls	r3, r2
 800a6d4:	608b      	str	r3, [r1, #8]
 800a6d6:	4658      	mov	r0, fp
 800a6d8:	f000 feda 	bl	800b490 <_Bfree>
 800a6dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	601a      	str	r2, [r3, #0]
 800a6e4:	1e2b      	subs	r3, r5, #0
 800a6e6:	bfb9      	ittee	lt
 800a6e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a6ec:	9303      	strlt	r3, [sp, #12]
 800a6ee:	2300      	movge	r3, #0
 800a6f0:	6033      	strge	r3, [r6, #0]
 800a6f2:	9f03      	ldr	r7, [sp, #12]
 800a6f4:	4b98      	ldr	r3, [pc, #608]	@ (800a958 <_dtoa_r+0x2d0>)
 800a6f6:	bfbc      	itt	lt
 800a6f8:	2201      	movlt	r2, #1
 800a6fa:	6032      	strlt	r2, [r6, #0]
 800a6fc:	43bb      	bics	r3, r7
 800a6fe:	d112      	bne.n	800a726 <_dtoa_r+0x9e>
 800a700:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a702:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a706:	6013      	str	r3, [r2, #0]
 800a708:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a70c:	4323      	orrs	r3, r4
 800a70e:	f000 854d 	beq.w	800b1ac <_dtoa_r+0xb24>
 800a712:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a714:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a96c <_dtoa_r+0x2e4>
 800a718:	2b00      	cmp	r3, #0
 800a71a:	f000 854f 	beq.w	800b1bc <_dtoa_r+0xb34>
 800a71e:	f10a 0303 	add.w	r3, sl, #3
 800a722:	f000 bd49 	b.w	800b1b8 <_dtoa_r+0xb30>
 800a726:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a72a:	2200      	movs	r2, #0
 800a72c:	ec51 0b17 	vmov	r0, r1, d7
 800a730:	2300      	movs	r3, #0
 800a732:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a736:	f7f6 f9e7 	bl	8000b08 <__aeabi_dcmpeq>
 800a73a:	4680      	mov	r8, r0
 800a73c:	b158      	cbz	r0, 800a756 <_dtoa_r+0xce>
 800a73e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a740:	2301      	movs	r3, #1
 800a742:	6013      	str	r3, [r2, #0]
 800a744:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a746:	b113      	cbz	r3, 800a74e <_dtoa_r+0xc6>
 800a748:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a74a:	4b84      	ldr	r3, [pc, #528]	@ (800a95c <_dtoa_r+0x2d4>)
 800a74c:	6013      	str	r3, [r2, #0]
 800a74e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a970 <_dtoa_r+0x2e8>
 800a752:	f000 bd33 	b.w	800b1bc <_dtoa_r+0xb34>
 800a756:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a75a:	aa16      	add	r2, sp, #88	@ 0x58
 800a75c:	a917      	add	r1, sp, #92	@ 0x5c
 800a75e:	4658      	mov	r0, fp
 800a760:	f001 f980 	bl	800ba64 <__d2b>
 800a764:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a768:	4681      	mov	r9, r0
 800a76a:	2e00      	cmp	r6, #0
 800a76c:	d077      	beq.n	800a85e <_dtoa_r+0x1d6>
 800a76e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a770:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a774:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a778:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a77c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a780:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a784:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a788:	4619      	mov	r1, r3
 800a78a:	2200      	movs	r2, #0
 800a78c:	4b74      	ldr	r3, [pc, #464]	@ (800a960 <_dtoa_r+0x2d8>)
 800a78e:	f7f5 fd9b 	bl	80002c8 <__aeabi_dsub>
 800a792:	a369      	add	r3, pc, #420	@ (adr r3, 800a938 <_dtoa_r+0x2b0>)
 800a794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a798:	f7f5 ff4e 	bl	8000638 <__aeabi_dmul>
 800a79c:	a368      	add	r3, pc, #416	@ (adr r3, 800a940 <_dtoa_r+0x2b8>)
 800a79e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a2:	f7f5 fd93 	bl	80002cc <__adddf3>
 800a7a6:	4604      	mov	r4, r0
 800a7a8:	4630      	mov	r0, r6
 800a7aa:	460d      	mov	r5, r1
 800a7ac:	f7f5 feda 	bl	8000564 <__aeabi_i2d>
 800a7b0:	a365      	add	r3, pc, #404	@ (adr r3, 800a948 <_dtoa_r+0x2c0>)
 800a7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b6:	f7f5 ff3f 	bl	8000638 <__aeabi_dmul>
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	460b      	mov	r3, r1
 800a7be:	4620      	mov	r0, r4
 800a7c0:	4629      	mov	r1, r5
 800a7c2:	f7f5 fd83 	bl	80002cc <__adddf3>
 800a7c6:	4604      	mov	r4, r0
 800a7c8:	460d      	mov	r5, r1
 800a7ca:	f7f6 f9e5 	bl	8000b98 <__aeabi_d2iz>
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	4607      	mov	r7, r0
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	4620      	mov	r0, r4
 800a7d6:	4629      	mov	r1, r5
 800a7d8:	f7f6 f9a0 	bl	8000b1c <__aeabi_dcmplt>
 800a7dc:	b140      	cbz	r0, 800a7f0 <_dtoa_r+0x168>
 800a7de:	4638      	mov	r0, r7
 800a7e0:	f7f5 fec0 	bl	8000564 <__aeabi_i2d>
 800a7e4:	4622      	mov	r2, r4
 800a7e6:	462b      	mov	r3, r5
 800a7e8:	f7f6 f98e 	bl	8000b08 <__aeabi_dcmpeq>
 800a7ec:	b900      	cbnz	r0, 800a7f0 <_dtoa_r+0x168>
 800a7ee:	3f01      	subs	r7, #1
 800a7f0:	2f16      	cmp	r7, #22
 800a7f2:	d851      	bhi.n	800a898 <_dtoa_r+0x210>
 800a7f4:	4b5b      	ldr	r3, [pc, #364]	@ (800a964 <_dtoa_r+0x2dc>)
 800a7f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a802:	f7f6 f98b 	bl	8000b1c <__aeabi_dcmplt>
 800a806:	2800      	cmp	r0, #0
 800a808:	d048      	beq.n	800a89c <_dtoa_r+0x214>
 800a80a:	3f01      	subs	r7, #1
 800a80c:	2300      	movs	r3, #0
 800a80e:	9312      	str	r3, [sp, #72]	@ 0x48
 800a810:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a812:	1b9b      	subs	r3, r3, r6
 800a814:	1e5a      	subs	r2, r3, #1
 800a816:	bf44      	itt	mi
 800a818:	f1c3 0801 	rsbmi	r8, r3, #1
 800a81c:	2300      	movmi	r3, #0
 800a81e:	9208      	str	r2, [sp, #32]
 800a820:	bf54      	ite	pl
 800a822:	f04f 0800 	movpl.w	r8, #0
 800a826:	9308      	strmi	r3, [sp, #32]
 800a828:	2f00      	cmp	r7, #0
 800a82a:	db39      	blt.n	800a8a0 <_dtoa_r+0x218>
 800a82c:	9b08      	ldr	r3, [sp, #32]
 800a82e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a830:	443b      	add	r3, r7
 800a832:	9308      	str	r3, [sp, #32]
 800a834:	2300      	movs	r3, #0
 800a836:	930a      	str	r3, [sp, #40]	@ 0x28
 800a838:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a83a:	2b09      	cmp	r3, #9
 800a83c:	d864      	bhi.n	800a908 <_dtoa_r+0x280>
 800a83e:	2b05      	cmp	r3, #5
 800a840:	bfc4      	itt	gt
 800a842:	3b04      	subgt	r3, #4
 800a844:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a846:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a848:	f1a3 0302 	sub.w	r3, r3, #2
 800a84c:	bfcc      	ite	gt
 800a84e:	2400      	movgt	r4, #0
 800a850:	2401      	movle	r4, #1
 800a852:	2b03      	cmp	r3, #3
 800a854:	d863      	bhi.n	800a91e <_dtoa_r+0x296>
 800a856:	e8df f003 	tbb	[pc, r3]
 800a85a:	372a      	.short	0x372a
 800a85c:	5535      	.short	0x5535
 800a85e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a862:	441e      	add	r6, r3
 800a864:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a868:	2b20      	cmp	r3, #32
 800a86a:	bfc1      	itttt	gt
 800a86c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a870:	409f      	lslgt	r7, r3
 800a872:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a876:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a87a:	bfd6      	itet	le
 800a87c:	f1c3 0320 	rsble	r3, r3, #32
 800a880:	ea47 0003 	orrgt.w	r0, r7, r3
 800a884:	fa04 f003 	lslle.w	r0, r4, r3
 800a888:	f7f5 fe5c 	bl	8000544 <__aeabi_ui2d>
 800a88c:	2201      	movs	r2, #1
 800a88e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a892:	3e01      	subs	r6, #1
 800a894:	9214      	str	r2, [sp, #80]	@ 0x50
 800a896:	e777      	b.n	800a788 <_dtoa_r+0x100>
 800a898:	2301      	movs	r3, #1
 800a89a:	e7b8      	b.n	800a80e <_dtoa_r+0x186>
 800a89c:	9012      	str	r0, [sp, #72]	@ 0x48
 800a89e:	e7b7      	b.n	800a810 <_dtoa_r+0x188>
 800a8a0:	427b      	negs	r3, r7
 800a8a2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	eba8 0807 	sub.w	r8, r8, r7
 800a8aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a8ac:	e7c4      	b.n	800a838 <_dtoa_r+0x1b0>
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a8b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	dc35      	bgt.n	800a924 <_dtoa_r+0x29c>
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	9300      	str	r3, [sp, #0]
 800a8bc:	9307      	str	r3, [sp, #28]
 800a8be:	461a      	mov	r2, r3
 800a8c0:	920e      	str	r2, [sp, #56]	@ 0x38
 800a8c2:	e00b      	b.n	800a8dc <_dtoa_r+0x254>
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	e7f3      	b.n	800a8b0 <_dtoa_r+0x228>
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a8cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a8ce:	18fb      	adds	r3, r7, r3
 800a8d0:	9300      	str	r3, [sp, #0]
 800a8d2:	3301      	adds	r3, #1
 800a8d4:	2b01      	cmp	r3, #1
 800a8d6:	9307      	str	r3, [sp, #28]
 800a8d8:	bfb8      	it	lt
 800a8da:	2301      	movlt	r3, #1
 800a8dc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a8e0:	2100      	movs	r1, #0
 800a8e2:	2204      	movs	r2, #4
 800a8e4:	f102 0514 	add.w	r5, r2, #20
 800a8e8:	429d      	cmp	r5, r3
 800a8ea:	d91f      	bls.n	800a92c <_dtoa_r+0x2a4>
 800a8ec:	6041      	str	r1, [r0, #4]
 800a8ee:	4658      	mov	r0, fp
 800a8f0:	f000 fd8e 	bl	800b410 <_Balloc>
 800a8f4:	4682      	mov	sl, r0
 800a8f6:	2800      	cmp	r0, #0
 800a8f8:	d13c      	bne.n	800a974 <_dtoa_r+0x2ec>
 800a8fa:	4b1b      	ldr	r3, [pc, #108]	@ (800a968 <_dtoa_r+0x2e0>)
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	f240 11af 	movw	r1, #431	@ 0x1af
 800a902:	e6d8      	b.n	800a6b6 <_dtoa_r+0x2e>
 800a904:	2301      	movs	r3, #1
 800a906:	e7e0      	b.n	800a8ca <_dtoa_r+0x242>
 800a908:	2401      	movs	r4, #1
 800a90a:	2300      	movs	r3, #0
 800a90c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a90e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a910:	f04f 33ff 	mov.w	r3, #4294967295
 800a914:	9300      	str	r3, [sp, #0]
 800a916:	9307      	str	r3, [sp, #28]
 800a918:	2200      	movs	r2, #0
 800a91a:	2312      	movs	r3, #18
 800a91c:	e7d0      	b.n	800a8c0 <_dtoa_r+0x238>
 800a91e:	2301      	movs	r3, #1
 800a920:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a922:	e7f5      	b.n	800a910 <_dtoa_r+0x288>
 800a924:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a926:	9300      	str	r3, [sp, #0]
 800a928:	9307      	str	r3, [sp, #28]
 800a92a:	e7d7      	b.n	800a8dc <_dtoa_r+0x254>
 800a92c:	3101      	adds	r1, #1
 800a92e:	0052      	lsls	r2, r2, #1
 800a930:	e7d8      	b.n	800a8e4 <_dtoa_r+0x25c>
 800a932:	bf00      	nop
 800a934:	f3af 8000 	nop.w
 800a938:	636f4361 	.word	0x636f4361
 800a93c:	3fd287a7 	.word	0x3fd287a7
 800a940:	8b60c8b3 	.word	0x8b60c8b3
 800a944:	3fc68a28 	.word	0x3fc68a28
 800a948:	509f79fb 	.word	0x509f79fb
 800a94c:	3fd34413 	.word	0x3fd34413
 800a950:	0800c7ee 	.word	0x0800c7ee
 800a954:	0800c805 	.word	0x0800c805
 800a958:	7ff00000 	.word	0x7ff00000
 800a95c:	0800c7be 	.word	0x0800c7be
 800a960:	3ff80000 	.word	0x3ff80000
 800a964:	0800c900 	.word	0x0800c900
 800a968:	0800c85d 	.word	0x0800c85d
 800a96c:	0800c7ea 	.word	0x0800c7ea
 800a970:	0800c7bd 	.word	0x0800c7bd
 800a974:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a978:	6018      	str	r0, [r3, #0]
 800a97a:	9b07      	ldr	r3, [sp, #28]
 800a97c:	2b0e      	cmp	r3, #14
 800a97e:	f200 80a4 	bhi.w	800aaca <_dtoa_r+0x442>
 800a982:	2c00      	cmp	r4, #0
 800a984:	f000 80a1 	beq.w	800aaca <_dtoa_r+0x442>
 800a988:	2f00      	cmp	r7, #0
 800a98a:	dd33      	ble.n	800a9f4 <_dtoa_r+0x36c>
 800a98c:	4bad      	ldr	r3, [pc, #692]	@ (800ac44 <_dtoa_r+0x5bc>)
 800a98e:	f007 020f 	and.w	r2, r7, #15
 800a992:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a996:	ed93 7b00 	vldr	d7, [r3]
 800a99a:	05f8      	lsls	r0, r7, #23
 800a99c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a9a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a9a4:	d516      	bpl.n	800a9d4 <_dtoa_r+0x34c>
 800a9a6:	4ba8      	ldr	r3, [pc, #672]	@ (800ac48 <_dtoa_r+0x5c0>)
 800a9a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a9ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a9b0:	f7f5 ff6c 	bl	800088c <__aeabi_ddiv>
 800a9b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9b8:	f004 040f 	and.w	r4, r4, #15
 800a9bc:	2603      	movs	r6, #3
 800a9be:	4da2      	ldr	r5, [pc, #648]	@ (800ac48 <_dtoa_r+0x5c0>)
 800a9c0:	b954      	cbnz	r4, 800a9d8 <_dtoa_r+0x350>
 800a9c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9ca:	f7f5 ff5f 	bl	800088c <__aeabi_ddiv>
 800a9ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9d2:	e028      	b.n	800aa26 <_dtoa_r+0x39e>
 800a9d4:	2602      	movs	r6, #2
 800a9d6:	e7f2      	b.n	800a9be <_dtoa_r+0x336>
 800a9d8:	07e1      	lsls	r1, r4, #31
 800a9da:	d508      	bpl.n	800a9ee <_dtoa_r+0x366>
 800a9dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a9e4:	f7f5 fe28 	bl	8000638 <__aeabi_dmul>
 800a9e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a9ec:	3601      	adds	r6, #1
 800a9ee:	1064      	asrs	r4, r4, #1
 800a9f0:	3508      	adds	r5, #8
 800a9f2:	e7e5      	b.n	800a9c0 <_dtoa_r+0x338>
 800a9f4:	f000 80d2 	beq.w	800ab9c <_dtoa_r+0x514>
 800a9f8:	427c      	negs	r4, r7
 800a9fa:	4b92      	ldr	r3, [pc, #584]	@ (800ac44 <_dtoa_r+0x5bc>)
 800a9fc:	4d92      	ldr	r5, [pc, #584]	@ (800ac48 <_dtoa_r+0x5c0>)
 800a9fe:	f004 020f 	and.w	r2, r4, #15
 800aa02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa0e:	f7f5 fe13 	bl	8000638 <__aeabi_dmul>
 800aa12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa16:	1124      	asrs	r4, r4, #4
 800aa18:	2300      	movs	r3, #0
 800aa1a:	2602      	movs	r6, #2
 800aa1c:	2c00      	cmp	r4, #0
 800aa1e:	f040 80b2 	bne.w	800ab86 <_dtoa_r+0x4fe>
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d1d3      	bne.n	800a9ce <_dtoa_r+0x346>
 800aa26:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800aa28:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	f000 80b7 	beq.w	800aba0 <_dtoa_r+0x518>
 800aa32:	4b86      	ldr	r3, [pc, #536]	@ (800ac4c <_dtoa_r+0x5c4>)
 800aa34:	2200      	movs	r2, #0
 800aa36:	4620      	mov	r0, r4
 800aa38:	4629      	mov	r1, r5
 800aa3a:	f7f6 f86f 	bl	8000b1c <__aeabi_dcmplt>
 800aa3e:	2800      	cmp	r0, #0
 800aa40:	f000 80ae 	beq.w	800aba0 <_dtoa_r+0x518>
 800aa44:	9b07      	ldr	r3, [sp, #28]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	f000 80aa 	beq.w	800aba0 <_dtoa_r+0x518>
 800aa4c:	9b00      	ldr	r3, [sp, #0]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	dd37      	ble.n	800aac2 <_dtoa_r+0x43a>
 800aa52:	1e7b      	subs	r3, r7, #1
 800aa54:	9304      	str	r3, [sp, #16]
 800aa56:	4620      	mov	r0, r4
 800aa58:	4b7d      	ldr	r3, [pc, #500]	@ (800ac50 <_dtoa_r+0x5c8>)
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	4629      	mov	r1, r5
 800aa5e:	f7f5 fdeb 	bl	8000638 <__aeabi_dmul>
 800aa62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa66:	9c00      	ldr	r4, [sp, #0]
 800aa68:	3601      	adds	r6, #1
 800aa6a:	4630      	mov	r0, r6
 800aa6c:	f7f5 fd7a 	bl	8000564 <__aeabi_i2d>
 800aa70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aa74:	f7f5 fde0 	bl	8000638 <__aeabi_dmul>
 800aa78:	4b76      	ldr	r3, [pc, #472]	@ (800ac54 <_dtoa_r+0x5cc>)
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	f7f5 fc26 	bl	80002cc <__adddf3>
 800aa80:	4605      	mov	r5, r0
 800aa82:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800aa86:	2c00      	cmp	r4, #0
 800aa88:	f040 808d 	bne.w	800aba6 <_dtoa_r+0x51e>
 800aa8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa90:	4b71      	ldr	r3, [pc, #452]	@ (800ac58 <_dtoa_r+0x5d0>)
 800aa92:	2200      	movs	r2, #0
 800aa94:	f7f5 fc18 	bl	80002c8 <__aeabi_dsub>
 800aa98:	4602      	mov	r2, r0
 800aa9a:	460b      	mov	r3, r1
 800aa9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aaa0:	462a      	mov	r2, r5
 800aaa2:	4633      	mov	r3, r6
 800aaa4:	f7f6 f858 	bl	8000b58 <__aeabi_dcmpgt>
 800aaa8:	2800      	cmp	r0, #0
 800aaaa:	f040 828b 	bne.w	800afc4 <_dtoa_r+0x93c>
 800aaae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aab2:	462a      	mov	r2, r5
 800aab4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800aab8:	f7f6 f830 	bl	8000b1c <__aeabi_dcmplt>
 800aabc:	2800      	cmp	r0, #0
 800aabe:	f040 8128 	bne.w	800ad12 <_dtoa_r+0x68a>
 800aac2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800aac6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800aaca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800aacc:	2b00      	cmp	r3, #0
 800aace:	f2c0 815a 	blt.w	800ad86 <_dtoa_r+0x6fe>
 800aad2:	2f0e      	cmp	r7, #14
 800aad4:	f300 8157 	bgt.w	800ad86 <_dtoa_r+0x6fe>
 800aad8:	4b5a      	ldr	r3, [pc, #360]	@ (800ac44 <_dtoa_r+0x5bc>)
 800aada:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aade:	ed93 7b00 	vldr	d7, [r3]
 800aae2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	ed8d 7b00 	vstr	d7, [sp]
 800aaea:	da03      	bge.n	800aaf4 <_dtoa_r+0x46c>
 800aaec:	9b07      	ldr	r3, [sp, #28]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	f340 8101 	ble.w	800acf6 <_dtoa_r+0x66e>
 800aaf4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800aaf8:	4656      	mov	r6, sl
 800aafa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aafe:	4620      	mov	r0, r4
 800ab00:	4629      	mov	r1, r5
 800ab02:	f7f5 fec3 	bl	800088c <__aeabi_ddiv>
 800ab06:	f7f6 f847 	bl	8000b98 <__aeabi_d2iz>
 800ab0a:	4680      	mov	r8, r0
 800ab0c:	f7f5 fd2a 	bl	8000564 <__aeabi_i2d>
 800ab10:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab14:	f7f5 fd90 	bl	8000638 <__aeabi_dmul>
 800ab18:	4602      	mov	r2, r0
 800ab1a:	460b      	mov	r3, r1
 800ab1c:	4620      	mov	r0, r4
 800ab1e:	4629      	mov	r1, r5
 800ab20:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ab24:	f7f5 fbd0 	bl	80002c8 <__aeabi_dsub>
 800ab28:	f806 4b01 	strb.w	r4, [r6], #1
 800ab2c:	9d07      	ldr	r5, [sp, #28]
 800ab2e:	eba6 040a 	sub.w	r4, r6, sl
 800ab32:	42a5      	cmp	r5, r4
 800ab34:	4602      	mov	r2, r0
 800ab36:	460b      	mov	r3, r1
 800ab38:	f040 8117 	bne.w	800ad6a <_dtoa_r+0x6e2>
 800ab3c:	f7f5 fbc6 	bl	80002cc <__adddf3>
 800ab40:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab44:	4604      	mov	r4, r0
 800ab46:	460d      	mov	r5, r1
 800ab48:	f7f6 f806 	bl	8000b58 <__aeabi_dcmpgt>
 800ab4c:	2800      	cmp	r0, #0
 800ab4e:	f040 80f9 	bne.w	800ad44 <_dtoa_r+0x6bc>
 800ab52:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab56:	4620      	mov	r0, r4
 800ab58:	4629      	mov	r1, r5
 800ab5a:	f7f5 ffd5 	bl	8000b08 <__aeabi_dcmpeq>
 800ab5e:	b118      	cbz	r0, 800ab68 <_dtoa_r+0x4e0>
 800ab60:	f018 0f01 	tst.w	r8, #1
 800ab64:	f040 80ee 	bne.w	800ad44 <_dtoa_r+0x6bc>
 800ab68:	4649      	mov	r1, r9
 800ab6a:	4658      	mov	r0, fp
 800ab6c:	f000 fc90 	bl	800b490 <_Bfree>
 800ab70:	2300      	movs	r3, #0
 800ab72:	7033      	strb	r3, [r6, #0]
 800ab74:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ab76:	3701      	adds	r7, #1
 800ab78:	601f      	str	r7, [r3, #0]
 800ab7a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	f000 831d 	beq.w	800b1bc <_dtoa_r+0xb34>
 800ab82:	601e      	str	r6, [r3, #0]
 800ab84:	e31a      	b.n	800b1bc <_dtoa_r+0xb34>
 800ab86:	07e2      	lsls	r2, r4, #31
 800ab88:	d505      	bpl.n	800ab96 <_dtoa_r+0x50e>
 800ab8a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ab8e:	f7f5 fd53 	bl	8000638 <__aeabi_dmul>
 800ab92:	3601      	adds	r6, #1
 800ab94:	2301      	movs	r3, #1
 800ab96:	1064      	asrs	r4, r4, #1
 800ab98:	3508      	adds	r5, #8
 800ab9a:	e73f      	b.n	800aa1c <_dtoa_r+0x394>
 800ab9c:	2602      	movs	r6, #2
 800ab9e:	e742      	b.n	800aa26 <_dtoa_r+0x39e>
 800aba0:	9c07      	ldr	r4, [sp, #28]
 800aba2:	9704      	str	r7, [sp, #16]
 800aba4:	e761      	b.n	800aa6a <_dtoa_r+0x3e2>
 800aba6:	4b27      	ldr	r3, [pc, #156]	@ (800ac44 <_dtoa_r+0x5bc>)
 800aba8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800abaa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800abae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800abb2:	4454      	add	r4, sl
 800abb4:	2900      	cmp	r1, #0
 800abb6:	d053      	beq.n	800ac60 <_dtoa_r+0x5d8>
 800abb8:	4928      	ldr	r1, [pc, #160]	@ (800ac5c <_dtoa_r+0x5d4>)
 800abba:	2000      	movs	r0, #0
 800abbc:	f7f5 fe66 	bl	800088c <__aeabi_ddiv>
 800abc0:	4633      	mov	r3, r6
 800abc2:	462a      	mov	r2, r5
 800abc4:	f7f5 fb80 	bl	80002c8 <__aeabi_dsub>
 800abc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800abcc:	4656      	mov	r6, sl
 800abce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abd2:	f7f5 ffe1 	bl	8000b98 <__aeabi_d2iz>
 800abd6:	4605      	mov	r5, r0
 800abd8:	f7f5 fcc4 	bl	8000564 <__aeabi_i2d>
 800abdc:	4602      	mov	r2, r0
 800abde:	460b      	mov	r3, r1
 800abe0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abe4:	f7f5 fb70 	bl	80002c8 <__aeabi_dsub>
 800abe8:	3530      	adds	r5, #48	@ 0x30
 800abea:	4602      	mov	r2, r0
 800abec:	460b      	mov	r3, r1
 800abee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800abf2:	f806 5b01 	strb.w	r5, [r6], #1
 800abf6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800abfa:	f7f5 ff8f 	bl	8000b1c <__aeabi_dcmplt>
 800abfe:	2800      	cmp	r0, #0
 800ac00:	d171      	bne.n	800ace6 <_dtoa_r+0x65e>
 800ac02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ac06:	4911      	ldr	r1, [pc, #68]	@ (800ac4c <_dtoa_r+0x5c4>)
 800ac08:	2000      	movs	r0, #0
 800ac0a:	f7f5 fb5d 	bl	80002c8 <__aeabi_dsub>
 800ac0e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ac12:	f7f5 ff83 	bl	8000b1c <__aeabi_dcmplt>
 800ac16:	2800      	cmp	r0, #0
 800ac18:	f040 8095 	bne.w	800ad46 <_dtoa_r+0x6be>
 800ac1c:	42a6      	cmp	r6, r4
 800ac1e:	f43f af50 	beq.w	800aac2 <_dtoa_r+0x43a>
 800ac22:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ac26:	4b0a      	ldr	r3, [pc, #40]	@ (800ac50 <_dtoa_r+0x5c8>)
 800ac28:	2200      	movs	r2, #0
 800ac2a:	f7f5 fd05 	bl	8000638 <__aeabi_dmul>
 800ac2e:	4b08      	ldr	r3, [pc, #32]	@ (800ac50 <_dtoa_r+0x5c8>)
 800ac30:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ac34:	2200      	movs	r2, #0
 800ac36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac3a:	f7f5 fcfd 	bl	8000638 <__aeabi_dmul>
 800ac3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac42:	e7c4      	b.n	800abce <_dtoa_r+0x546>
 800ac44:	0800c900 	.word	0x0800c900
 800ac48:	0800c8d8 	.word	0x0800c8d8
 800ac4c:	3ff00000 	.word	0x3ff00000
 800ac50:	40240000 	.word	0x40240000
 800ac54:	401c0000 	.word	0x401c0000
 800ac58:	40140000 	.word	0x40140000
 800ac5c:	3fe00000 	.word	0x3fe00000
 800ac60:	4631      	mov	r1, r6
 800ac62:	4628      	mov	r0, r5
 800ac64:	f7f5 fce8 	bl	8000638 <__aeabi_dmul>
 800ac68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ac6c:	9415      	str	r4, [sp, #84]	@ 0x54
 800ac6e:	4656      	mov	r6, sl
 800ac70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac74:	f7f5 ff90 	bl	8000b98 <__aeabi_d2iz>
 800ac78:	4605      	mov	r5, r0
 800ac7a:	f7f5 fc73 	bl	8000564 <__aeabi_i2d>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	460b      	mov	r3, r1
 800ac82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac86:	f7f5 fb1f 	bl	80002c8 <__aeabi_dsub>
 800ac8a:	3530      	adds	r5, #48	@ 0x30
 800ac8c:	f806 5b01 	strb.w	r5, [r6], #1
 800ac90:	4602      	mov	r2, r0
 800ac92:	460b      	mov	r3, r1
 800ac94:	42a6      	cmp	r6, r4
 800ac96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ac9a:	f04f 0200 	mov.w	r2, #0
 800ac9e:	d124      	bne.n	800acea <_dtoa_r+0x662>
 800aca0:	4bac      	ldr	r3, [pc, #688]	@ (800af54 <_dtoa_r+0x8cc>)
 800aca2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800aca6:	f7f5 fb11 	bl	80002cc <__adddf3>
 800acaa:	4602      	mov	r2, r0
 800acac:	460b      	mov	r3, r1
 800acae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acb2:	f7f5 ff51 	bl	8000b58 <__aeabi_dcmpgt>
 800acb6:	2800      	cmp	r0, #0
 800acb8:	d145      	bne.n	800ad46 <_dtoa_r+0x6be>
 800acba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800acbe:	49a5      	ldr	r1, [pc, #660]	@ (800af54 <_dtoa_r+0x8cc>)
 800acc0:	2000      	movs	r0, #0
 800acc2:	f7f5 fb01 	bl	80002c8 <__aeabi_dsub>
 800acc6:	4602      	mov	r2, r0
 800acc8:	460b      	mov	r3, r1
 800acca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acce:	f7f5 ff25 	bl	8000b1c <__aeabi_dcmplt>
 800acd2:	2800      	cmp	r0, #0
 800acd4:	f43f aef5 	beq.w	800aac2 <_dtoa_r+0x43a>
 800acd8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800acda:	1e73      	subs	r3, r6, #1
 800acdc:	9315      	str	r3, [sp, #84]	@ 0x54
 800acde:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ace2:	2b30      	cmp	r3, #48	@ 0x30
 800ace4:	d0f8      	beq.n	800acd8 <_dtoa_r+0x650>
 800ace6:	9f04      	ldr	r7, [sp, #16]
 800ace8:	e73e      	b.n	800ab68 <_dtoa_r+0x4e0>
 800acea:	4b9b      	ldr	r3, [pc, #620]	@ (800af58 <_dtoa_r+0x8d0>)
 800acec:	f7f5 fca4 	bl	8000638 <__aeabi_dmul>
 800acf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acf4:	e7bc      	b.n	800ac70 <_dtoa_r+0x5e8>
 800acf6:	d10c      	bne.n	800ad12 <_dtoa_r+0x68a>
 800acf8:	4b98      	ldr	r3, [pc, #608]	@ (800af5c <_dtoa_r+0x8d4>)
 800acfa:	2200      	movs	r2, #0
 800acfc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ad00:	f7f5 fc9a 	bl	8000638 <__aeabi_dmul>
 800ad04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad08:	f7f5 ff1c 	bl	8000b44 <__aeabi_dcmpge>
 800ad0c:	2800      	cmp	r0, #0
 800ad0e:	f000 8157 	beq.w	800afc0 <_dtoa_r+0x938>
 800ad12:	2400      	movs	r4, #0
 800ad14:	4625      	mov	r5, r4
 800ad16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ad18:	43db      	mvns	r3, r3
 800ad1a:	9304      	str	r3, [sp, #16]
 800ad1c:	4656      	mov	r6, sl
 800ad1e:	2700      	movs	r7, #0
 800ad20:	4621      	mov	r1, r4
 800ad22:	4658      	mov	r0, fp
 800ad24:	f000 fbb4 	bl	800b490 <_Bfree>
 800ad28:	2d00      	cmp	r5, #0
 800ad2a:	d0dc      	beq.n	800ace6 <_dtoa_r+0x65e>
 800ad2c:	b12f      	cbz	r7, 800ad3a <_dtoa_r+0x6b2>
 800ad2e:	42af      	cmp	r7, r5
 800ad30:	d003      	beq.n	800ad3a <_dtoa_r+0x6b2>
 800ad32:	4639      	mov	r1, r7
 800ad34:	4658      	mov	r0, fp
 800ad36:	f000 fbab 	bl	800b490 <_Bfree>
 800ad3a:	4629      	mov	r1, r5
 800ad3c:	4658      	mov	r0, fp
 800ad3e:	f000 fba7 	bl	800b490 <_Bfree>
 800ad42:	e7d0      	b.n	800ace6 <_dtoa_r+0x65e>
 800ad44:	9704      	str	r7, [sp, #16]
 800ad46:	4633      	mov	r3, r6
 800ad48:	461e      	mov	r6, r3
 800ad4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad4e:	2a39      	cmp	r2, #57	@ 0x39
 800ad50:	d107      	bne.n	800ad62 <_dtoa_r+0x6da>
 800ad52:	459a      	cmp	sl, r3
 800ad54:	d1f8      	bne.n	800ad48 <_dtoa_r+0x6c0>
 800ad56:	9a04      	ldr	r2, [sp, #16]
 800ad58:	3201      	adds	r2, #1
 800ad5a:	9204      	str	r2, [sp, #16]
 800ad5c:	2230      	movs	r2, #48	@ 0x30
 800ad5e:	f88a 2000 	strb.w	r2, [sl]
 800ad62:	781a      	ldrb	r2, [r3, #0]
 800ad64:	3201      	adds	r2, #1
 800ad66:	701a      	strb	r2, [r3, #0]
 800ad68:	e7bd      	b.n	800ace6 <_dtoa_r+0x65e>
 800ad6a:	4b7b      	ldr	r3, [pc, #492]	@ (800af58 <_dtoa_r+0x8d0>)
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	f7f5 fc63 	bl	8000638 <__aeabi_dmul>
 800ad72:	2200      	movs	r2, #0
 800ad74:	2300      	movs	r3, #0
 800ad76:	4604      	mov	r4, r0
 800ad78:	460d      	mov	r5, r1
 800ad7a:	f7f5 fec5 	bl	8000b08 <__aeabi_dcmpeq>
 800ad7e:	2800      	cmp	r0, #0
 800ad80:	f43f aebb 	beq.w	800aafa <_dtoa_r+0x472>
 800ad84:	e6f0      	b.n	800ab68 <_dtoa_r+0x4e0>
 800ad86:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ad88:	2a00      	cmp	r2, #0
 800ad8a:	f000 80db 	beq.w	800af44 <_dtoa_r+0x8bc>
 800ad8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad90:	2a01      	cmp	r2, #1
 800ad92:	f300 80bf 	bgt.w	800af14 <_dtoa_r+0x88c>
 800ad96:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ad98:	2a00      	cmp	r2, #0
 800ad9a:	f000 80b7 	beq.w	800af0c <_dtoa_r+0x884>
 800ad9e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ada2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ada4:	4646      	mov	r6, r8
 800ada6:	9a08      	ldr	r2, [sp, #32]
 800ada8:	2101      	movs	r1, #1
 800adaa:	441a      	add	r2, r3
 800adac:	4658      	mov	r0, fp
 800adae:	4498      	add	r8, r3
 800adb0:	9208      	str	r2, [sp, #32]
 800adb2:	f000 fc21 	bl	800b5f8 <__i2b>
 800adb6:	4605      	mov	r5, r0
 800adb8:	b15e      	cbz	r6, 800add2 <_dtoa_r+0x74a>
 800adba:	9b08      	ldr	r3, [sp, #32]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	dd08      	ble.n	800add2 <_dtoa_r+0x74a>
 800adc0:	42b3      	cmp	r3, r6
 800adc2:	9a08      	ldr	r2, [sp, #32]
 800adc4:	bfa8      	it	ge
 800adc6:	4633      	movge	r3, r6
 800adc8:	eba8 0803 	sub.w	r8, r8, r3
 800adcc:	1af6      	subs	r6, r6, r3
 800adce:	1ad3      	subs	r3, r2, r3
 800add0:	9308      	str	r3, [sp, #32]
 800add2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800add4:	b1f3      	cbz	r3, 800ae14 <_dtoa_r+0x78c>
 800add6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800add8:	2b00      	cmp	r3, #0
 800adda:	f000 80b7 	beq.w	800af4c <_dtoa_r+0x8c4>
 800adde:	b18c      	cbz	r4, 800ae04 <_dtoa_r+0x77c>
 800ade0:	4629      	mov	r1, r5
 800ade2:	4622      	mov	r2, r4
 800ade4:	4658      	mov	r0, fp
 800ade6:	f000 fcc7 	bl	800b778 <__pow5mult>
 800adea:	464a      	mov	r2, r9
 800adec:	4601      	mov	r1, r0
 800adee:	4605      	mov	r5, r0
 800adf0:	4658      	mov	r0, fp
 800adf2:	f000 fc17 	bl	800b624 <__multiply>
 800adf6:	4649      	mov	r1, r9
 800adf8:	9004      	str	r0, [sp, #16]
 800adfa:	4658      	mov	r0, fp
 800adfc:	f000 fb48 	bl	800b490 <_Bfree>
 800ae00:	9b04      	ldr	r3, [sp, #16]
 800ae02:	4699      	mov	r9, r3
 800ae04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae06:	1b1a      	subs	r2, r3, r4
 800ae08:	d004      	beq.n	800ae14 <_dtoa_r+0x78c>
 800ae0a:	4649      	mov	r1, r9
 800ae0c:	4658      	mov	r0, fp
 800ae0e:	f000 fcb3 	bl	800b778 <__pow5mult>
 800ae12:	4681      	mov	r9, r0
 800ae14:	2101      	movs	r1, #1
 800ae16:	4658      	mov	r0, fp
 800ae18:	f000 fbee 	bl	800b5f8 <__i2b>
 800ae1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae1e:	4604      	mov	r4, r0
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	f000 81cf 	beq.w	800b1c4 <_dtoa_r+0xb3c>
 800ae26:	461a      	mov	r2, r3
 800ae28:	4601      	mov	r1, r0
 800ae2a:	4658      	mov	r0, fp
 800ae2c:	f000 fca4 	bl	800b778 <__pow5mult>
 800ae30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae32:	2b01      	cmp	r3, #1
 800ae34:	4604      	mov	r4, r0
 800ae36:	f300 8095 	bgt.w	800af64 <_dtoa_r+0x8dc>
 800ae3a:	9b02      	ldr	r3, [sp, #8]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	f040 8087 	bne.w	800af50 <_dtoa_r+0x8c8>
 800ae42:	9b03      	ldr	r3, [sp, #12]
 800ae44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	f040 8089 	bne.w	800af60 <_dtoa_r+0x8d8>
 800ae4e:	9b03      	ldr	r3, [sp, #12]
 800ae50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ae54:	0d1b      	lsrs	r3, r3, #20
 800ae56:	051b      	lsls	r3, r3, #20
 800ae58:	b12b      	cbz	r3, 800ae66 <_dtoa_r+0x7de>
 800ae5a:	9b08      	ldr	r3, [sp, #32]
 800ae5c:	3301      	adds	r3, #1
 800ae5e:	9308      	str	r3, [sp, #32]
 800ae60:	f108 0801 	add.w	r8, r8, #1
 800ae64:	2301      	movs	r3, #1
 800ae66:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	f000 81b0 	beq.w	800b1d0 <_dtoa_r+0xb48>
 800ae70:	6923      	ldr	r3, [r4, #16]
 800ae72:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ae76:	6918      	ldr	r0, [r3, #16]
 800ae78:	f000 fb72 	bl	800b560 <__hi0bits>
 800ae7c:	f1c0 0020 	rsb	r0, r0, #32
 800ae80:	9b08      	ldr	r3, [sp, #32]
 800ae82:	4418      	add	r0, r3
 800ae84:	f010 001f 	ands.w	r0, r0, #31
 800ae88:	d077      	beq.n	800af7a <_dtoa_r+0x8f2>
 800ae8a:	f1c0 0320 	rsb	r3, r0, #32
 800ae8e:	2b04      	cmp	r3, #4
 800ae90:	dd6b      	ble.n	800af6a <_dtoa_r+0x8e2>
 800ae92:	9b08      	ldr	r3, [sp, #32]
 800ae94:	f1c0 001c 	rsb	r0, r0, #28
 800ae98:	4403      	add	r3, r0
 800ae9a:	4480      	add	r8, r0
 800ae9c:	4406      	add	r6, r0
 800ae9e:	9308      	str	r3, [sp, #32]
 800aea0:	f1b8 0f00 	cmp.w	r8, #0
 800aea4:	dd05      	ble.n	800aeb2 <_dtoa_r+0x82a>
 800aea6:	4649      	mov	r1, r9
 800aea8:	4642      	mov	r2, r8
 800aeaa:	4658      	mov	r0, fp
 800aeac:	f000 fcbe 	bl	800b82c <__lshift>
 800aeb0:	4681      	mov	r9, r0
 800aeb2:	9b08      	ldr	r3, [sp, #32]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	dd05      	ble.n	800aec4 <_dtoa_r+0x83c>
 800aeb8:	4621      	mov	r1, r4
 800aeba:	461a      	mov	r2, r3
 800aebc:	4658      	mov	r0, fp
 800aebe:	f000 fcb5 	bl	800b82c <__lshift>
 800aec2:	4604      	mov	r4, r0
 800aec4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d059      	beq.n	800af7e <_dtoa_r+0x8f6>
 800aeca:	4621      	mov	r1, r4
 800aecc:	4648      	mov	r0, r9
 800aece:	f000 fd19 	bl	800b904 <__mcmp>
 800aed2:	2800      	cmp	r0, #0
 800aed4:	da53      	bge.n	800af7e <_dtoa_r+0x8f6>
 800aed6:	1e7b      	subs	r3, r7, #1
 800aed8:	9304      	str	r3, [sp, #16]
 800aeda:	4649      	mov	r1, r9
 800aedc:	2300      	movs	r3, #0
 800aede:	220a      	movs	r2, #10
 800aee0:	4658      	mov	r0, fp
 800aee2:	f000 faf7 	bl	800b4d4 <__multadd>
 800aee6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aee8:	4681      	mov	r9, r0
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	f000 8172 	beq.w	800b1d4 <_dtoa_r+0xb4c>
 800aef0:	2300      	movs	r3, #0
 800aef2:	4629      	mov	r1, r5
 800aef4:	220a      	movs	r2, #10
 800aef6:	4658      	mov	r0, fp
 800aef8:	f000 faec 	bl	800b4d4 <__multadd>
 800aefc:	9b00      	ldr	r3, [sp, #0]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	4605      	mov	r5, r0
 800af02:	dc67      	bgt.n	800afd4 <_dtoa_r+0x94c>
 800af04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af06:	2b02      	cmp	r3, #2
 800af08:	dc41      	bgt.n	800af8e <_dtoa_r+0x906>
 800af0a:	e063      	b.n	800afd4 <_dtoa_r+0x94c>
 800af0c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800af0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800af12:	e746      	b.n	800ada2 <_dtoa_r+0x71a>
 800af14:	9b07      	ldr	r3, [sp, #28]
 800af16:	1e5c      	subs	r4, r3, #1
 800af18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af1a:	42a3      	cmp	r3, r4
 800af1c:	bfbf      	itttt	lt
 800af1e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800af20:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800af22:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800af24:	1ae3      	sublt	r3, r4, r3
 800af26:	bfb4      	ite	lt
 800af28:	18d2      	addlt	r2, r2, r3
 800af2a:	1b1c      	subge	r4, r3, r4
 800af2c:	9b07      	ldr	r3, [sp, #28]
 800af2e:	bfbc      	itt	lt
 800af30:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800af32:	2400      	movlt	r4, #0
 800af34:	2b00      	cmp	r3, #0
 800af36:	bfb5      	itete	lt
 800af38:	eba8 0603 	sublt.w	r6, r8, r3
 800af3c:	9b07      	ldrge	r3, [sp, #28]
 800af3e:	2300      	movlt	r3, #0
 800af40:	4646      	movge	r6, r8
 800af42:	e730      	b.n	800ada6 <_dtoa_r+0x71e>
 800af44:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800af46:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800af48:	4646      	mov	r6, r8
 800af4a:	e735      	b.n	800adb8 <_dtoa_r+0x730>
 800af4c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800af4e:	e75c      	b.n	800ae0a <_dtoa_r+0x782>
 800af50:	2300      	movs	r3, #0
 800af52:	e788      	b.n	800ae66 <_dtoa_r+0x7de>
 800af54:	3fe00000 	.word	0x3fe00000
 800af58:	40240000 	.word	0x40240000
 800af5c:	40140000 	.word	0x40140000
 800af60:	9b02      	ldr	r3, [sp, #8]
 800af62:	e780      	b.n	800ae66 <_dtoa_r+0x7de>
 800af64:	2300      	movs	r3, #0
 800af66:	930a      	str	r3, [sp, #40]	@ 0x28
 800af68:	e782      	b.n	800ae70 <_dtoa_r+0x7e8>
 800af6a:	d099      	beq.n	800aea0 <_dtoa_r+0x818>
 800af6c:	9a08      	ldr	r2, [sp, #32]
 800af6e:	331c      	adds	r3, #28
 800af70:	441a      	add	r2, r3
 800af72:	4498      	add	r8, r3
 800af74:	441e      	add	r6, r3
 800af76:	9208      	str	r2, [sp, #32]
 800af78:	e792      	b.n	800aea0 <_dtoa_r+0x818>
 800af7a:	4603      	mov	r3, r0
 800af7c:	e7f6      	b.n	800af6c <_dtoa_r+0x8e4>
 800af7e:	9b07      	ldr	r3, [sp, #28]
 800af80:	9704      	str	r7, [sp, #16]
 800af82:	2b00      	cmp	r3, #0
 800af84:	dc20      	bgt.n	800afc8 <_dtoa_r+0x940>
 800af86:	9300      	str	r3, [sp, #0]
 800af88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af8a:	2b02      	cmp	r3, #2
 800af8c:	dd1e      	ble.n	800afcc <_dtoa_r+0x944>
 800af8e:	9b00      	ldr	r3, [sp, #0]
 800af90:	2b00      	cmp	r3, #0
 800af92:	f47f aec0 	bne.w	800ad16 <_dtoa_r+0x68e>
 800af96:	4621      	mov	r1, r4
 800af98:	2205      	movs	r2, #5
 800af9a:	4658      	mov	r0, fp
 800af9c:	f000 fa9a 	bl	800b4d4 <__multadd>
 800afa0:	4601      	mov	r1, r0
 800afa2:	4604      	mov	r4, r0
 800afa4:	4648      	mov	r0, r9
 800afa6:	f000 fcad 	bl	800b904 <__mcmp>
 800afaa:	2800      	cmp	r0, #0
 800afac:	f77f aeb3 	ble.w	800ad16 <_dtoa_r+0x68e>
 800afb0:	4656      	mov	r6, sl
 800afb2:	2331      	movs	r3, #49	@ 0x31
 800afb4:	f806 3b01 	strb.w	r3, [r6], #1
 800afb8:	9b04      	ldr	r3, [sp, #16]
 800afba:	3301      	adds	r3, #1
 800afbc:	9304      	str	r3, [sp, #16]
 800afbe:	e6ae      	b.n	800ad1e <_dtoa_r+0x696>
 800afc0:	9c07      	ldr	r4, [sp, #28]
 800afc2:	9704      	str	r7, [sp, #16]
 800afc4:	4625      	mov	r5, r4
 800afc6:	e7f3      	b.n	800afb0 <_dtoa_r+0x928>
 800afc8:	9b07      	ldr	r3, [sp, #28]
 800afca:	9300      	str	r3, [sp, #0]
 800afcc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800afce:	2b00      	cmp	r3, #0
 800afd0:	f000 8104 	beq.w	800b1dc <_dtoa_r+0xb54>
 800afd4:	2e00      	cmp	r6, #0
 800afd6:	dd05      	ble.n	800afe4 <_dtoa_r+0x95c>
 800afd8:	4629      	mov	r1, r5
 800afda:	4632      	mov	r2, r6
 800afdc:	4658      	mov	r0, fp
 800afde:	f000 fc25 	bl	800b82c <__lshift>
 800afe2:	4605      	mov	r5, r0
 800afe4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d05a      	beq.n	800b0a0 <_dtoa_r+0xa18>
 800afea:	6869      	ldr	r1, [r5, #4]
 800afec:	4658      	mov	r0, fp
 800afee:	f000 fa0f 	bl	800b410 <_Balloc>
 800aff2:	4606      	mov	r6, r0
 800aff4:	b928      	cbnz	r0, 800b002 <_dtoa_r+0x97a>
 800aff6:	4b84      	ldr	r3, [pc, #528]	@ (800b208 <_dtoa_r+0xb80>)
 800aff8:	4602      	mov	r2, r0
 800affa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800affe:	f7ff bb5a 	b.w	800a6b6 <_dtoa_r+0x2e>
 800b002:	692a      	ldr	r2, [r5, #16]
 800b004:	3202      	adds	r2, #2
 800b006:	0092      	lsls	r2, r2, #2
 800b008:	f105 010c 	add.w	r1, r5, #12
 800b00c:	300c      	adds	r0, #12
 800b00e:	f000 ffaf 	bl	800bf70 <memcpy>
 800b012:	2201      	movs	r2, #1
 800b014:	4631      	mov	r1, r6
 800b016:	4658      	mov	r0, fp
 800b018:	f000 fc08 	bl	800b82c <__lshift>
 800b01c:	f10a 0301 	add.w	r3, sl, #1
 800b020:	9307      	str	r3, [sp, #28]
 800b022:	9b00      	ldr	r3, [sp, #0]
 800b024:	4453      	add	r3, sl
 800b026:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b028:	9b02      	ldr	r3, [sp, #8]
 800b02a:	f003 0301 	and.w	r3, r3, #1
 800b02e:	462f      	mov	r7, r5
 800b030:	930a      	str	r3, [sp, #40]	@ 0x28
 800b032:	4605      	mov	r5, r0
 800b034:	9b07      	ldr	r3, [sp, #28]
 800b036:	4621      	mov	r1, r4
 800b038:	3b01      	subs	r3, #1
 800b03a:	4648      	mov	r0, r9
 800b03c:	9300      	str	r3, [sp, #0]
 800b03e:	f7ff fa98 	bl	800a572 <quorem>
 800b042:	4639      	mov	r1, r7
 800b044:	9002      	str	r0, [sp, #8]
 800b046:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b04a:	4648      	mov	r0, r9
 800b04c:	f000 fc5a 	bl	800b904 <__mcmp>
 800b050:	462a      	mov	r2, r5
 800b052:	9008      	str	r0, [sp, #32]
 800b054:	4621      	mov	r1, r4
 800b056:	4658      	mov	r0, fp
 800b058:	f000 fc70 	bl	800b93c <__mdiff>
 800b05c:	68c2      	ldr	r2, [r0, #12]
 800b05e:	4606      	mov	r6, r0
 800b060:	bb02      	cbnz	r2, 800b0a4 <_dtoa_r+0xa1c>
 800b062:	4601      	mov	r1, r0
 800b064:	4648      	mov	r0, r9
 800b066:	f000 fc4d 	bl	800b904 <__mcmp>
 800b06a:	4602      	mov	r2, r0
 800b06c:	4631      	mov	r1, r6
 800b06e:	4658      	mov	r0, fp
 800b070:	920e      	str	r2, [sp, #56]	@ 0x38
 800b072:	f000 fa0d 	bl	800b490 <_Bfree>
 800b076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b078:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b07a:	9e07      	ldr	r6, [sp, #28]
 800b07c:	ea43 0102 	orr.w	r1, r3, r2
 800b080:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b082:	4319      	orrs	r1, r3
 800b084:	d110      	bne.n	800b0a8 <_dtoa_r+0xa20>
 800b086:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b08a:	d029      	beq.n	800b0e0 <_dtoa_r+0xa58>
 800b08c:	9b08      	ldr	r3, [sp, #32]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	dd02      	ble.n	800b098 <_dtoa_r+0xa10>
 800b092:	9b02      	ldr	r3, [sp, #8]
 800b094:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b098:	9b00      	ldr	r3, [sp, #0]
 800b09a:	f883 8000 	strb.w	r8, [r3]
 800b09e:	e63f      	b.n	800ad20 <_dtoa_r+0x698>
 800b0a0:	4628      	mov	r0, r5
 800b0a2:	e7bb      	b.n	800b01c <_dtoa_r+0x994>
 800b0a4:	2201      	movs	r2, #1
 800b0a6:	e7e1      	b.n	800b06c <_dtoa_r+0x9e4>
 800b0a8:	9b08      	ldr	r3, [sp, #32]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	db04      	blt.n	800b0b8 <_dtoa_r+0xa30>
 800b0ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b0b0:	430b      	orrs	r3, r1
 800b0b2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b0b4:	430b      	orrs	r3, r1
 800b0b6:	d120      	bne.n	800b0fa <_dtoa_r+0xa72>
 800b0b8:	2a00      	cmp	r2, #0
 800b0ba:	dded      	ble.n	800b098 <_dtoa_r+0xa10>
 800b0bc:	4649      	mov	r1, r9
 800b0be:	2201      	movs	r2, #1
 800b0c0:	4658      	mov	r0, fp
 800b0c2:	f000 fbb3 	bl	800b82c <__lshift>
 800b0c6:	4621      	mov	r1, r4
 800b0c8:	4681      	mov	r9, r0
 800b0ca:	f000 fc1b 	bl	800b904 <__mcmp>
 800b0ce:	2800      	cmp	r0, #0
 800b0d0:	dc03      	bgt.n	800b0da <_dtoa_r+0xa52>
 800b0d2:	d1e1      	bne.n	800b098 <_dtoa_r+0xa10>
 800b0d4:	f018 0f01 	tst.w	r8, #1
 800b0d8:	d0de      	beq.n	800b098 <_dtoa_r+0xa10>
 800b0da:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b0de:	d1d8      	bne.n	800b092 <_dtoa_r+0xa0a>
 800b0e0:	9a00      	ldr	r2, [sp, #0]
 800b0e2:	2339      	movs	r3, #57	@ 0x39
 800b0e4:	7013      	strb	r3, [r2, #0]
 800b0e6:	4633      	mov	r3, r6
 800b0e8:	461e      	mov	r6, r3
 800b0ea:	3b01      	subs	r3, #1
 800b0ec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b0f0:	2a39      	cmp	r2, #57	@ 0x39
 800b0f2:	d052      	beq.n	800b19a <_dtoa_r+0xb12>
 800b0f4:	3201      	adds	r2, #1
 800b0f6:	701a      	strb	r2, [r3, #0]
 800b0f8:	e612      	b.n	800ad20 <_dtoa_r+0x698>
 800b0fa:	2a00      	cmp	r2, #0
 800b0fc:	dd07      	ble.n	800b10e <_dtoa_r+0xa86>
 800b0fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b102:	d0ed      	beq.n	800b0e0 <_dtoa_r+0xa58>
 800b104:	9a00      	ldr	r2, [sp, #0]
 800b106:	f108 0301 	add.w	r3, r8, #1
 800b10a:	7013      	strb	r3, [r2, #0]
 800b10c:	e608      	b.n	800ad20 <_dtoa_r+0x698>
 800b10e:	9b07      	ldr	r3, [sp, #28]
 800b110:	9a07      	ldr	r2, [sp, #28]
 800b112:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b116:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b118:	4293      	cmp	r3, r2
 800b11a:	d028      	beq.n	800b16e <_dtoa_r+0xae6>
 800b11c:	4649      	mov	r1, r9
 800b11e:	2300      	movs	r3, #0
 800b120:	220a      	movs	r2, #10
 800b122:	4658      	mov	r0, fp
 800b124:	f000 f9d6 	bl	800b4d4 <__multadd>
 800b128:	42af      	cmp	r7, r5
 800b12a:	4681      	mov	r9, r0
 800b12c:	f04f 0300 	mov.w	r3, #0
 800b130:	f04f 020a 	mov.w	r2, #10
 800b134:	4639      	mov	r1, r7
 800b136:	4658      	mov	r0, fp
 800b138:	d107      	bne.n	800b14a <_dtoa_r+0xac2>
 800b13a:	f000 f9cb 	bl	800b4d4 <__multadd>
 800b13e:	4607      	mov	r7, r0
 800b140:	4605      	mov	r5, r0
 800b142:	9b07      	ldr	r3, [sp, #28]
 800b144:	3301      	adds	r3, #1
 800b146:	9307      	str	r3, [sp, #28]
 800b148:	e774      	b.n	800b034 <_dtoa_r+0x9ac>
 800b14a:	f000 f9c3 	bl	800b4d4 <__multadd>
 800b14e:	4629      	mov	r1, r5
 800b150:	4607      	mov	r7, r0
 800b152:	2300      	movs	r3, #0
 800b154:	220a      	movs	r2, #10
 800b156:	4658      	mov	r0, fp
 800b158:	f000 f9bc 	bl	800b4d4 <__multadd>
 800b15c:	4605      	mov	r5, r0
 800b15e:	e7f0      	b.n	800b142 <_dtoa_r+0xaba>
 800b160:	9b00      	ldr	r3, [sp, #0]
 800b162:	2b00      	cmp	r3, #0
 800b164:	bfcc      	ite	gt
 800b166:	461e      	movgt	r6, r3
 800b168:	2601      	movle	r6, #1
 800b16a:	4456      	add	r6, sl
 800b16c:	2700      	movs	r7, #0
 800b16e:	4649      	mov	r1, r9
 800b170:	2201      	movs	r2, #1
 800b172:	4658      	mov	r0, fp
 800b174:	f000 fb5a 	bl	800b82c <__lshift>
 800b178:	4621      	mov	r1, r4
 800b17a:	4681      	mov	r9, r0
 800b17c:	f000 fbc2 	bl	800b904 <__mcmp>
 800b180:	2800      	cmp	r0, #0
 800b182:	dcb0      	bgt.n	800b0e6 <_dtoa_r+0xa5e>
 800b184:	d102      	bne.n	800b18c <_dtoa_r+0xb04>
 800b186:	f018 0f01 	tst.w	r8, #1
 800b18a:	d1ac      	bne.n	800b0e6 <_dtoa_r+0xa5e>
 800b18c:	4633      	mov	r3, r6
 800b18e:	461e      	mov	r6, r3
 800b190:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b194:	2a30      	cmp	r2, #48	@ 0x30
 800b196:	d0fa      	beq.n	800b18e <_dtoa_r+0xb06>
 800b198:	e5c2      	b.n	800ad20 <_dtoa_r+0x698>
 800b19a:	459a      	cmp	sl, r3
 800b19c:	d1a4      	bne.n	800b0e8 <_dtoa_r+0xa60>
 800b19e:	9b04      	ldr	r3, [sp, #16]
 800b1a0:	3301      	adds	r3, #1
 800b1a2:	9304      	str	r3, [sp, #16]
 800b1a4:	2331      	movs	r3, #49	@ 0x31
 800b1a6:	f88a 3000 	strb.w	r3, [sl]
 800b1aa:	e5b9      	b.n	800ad20 <_dtoa_r+0x698>
 800b1ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b1ae:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b20c <_dtoa_r+0xb84>
 800b1b2:	b11b      	cbz	r3, 800b1bc <_dtoa_r+0xb34>
 800b1b4:	f10a 0308 	add.w	r3, sl, #8
 800b1b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b1ba:	6013      	str	r3, [r2, #0]
 800b1bc:	4650      	mov	r0, sl
 800b1be:	b019      	add	sp, #100	@ 0x64
 800b1c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1c6:	2b01      	cmp	r3, #1
 800b1c8:	f77f ae37 	ble.w	800ae3a <_dtoa_r+0x7b2>
 800b1cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1ce:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1d0:	2001      	movs	r0, #1
 800b1d2:	e655      	b.n	800ae80 <_dtoa_r+0x7f8>
 800b1d4:	9b00      	ldr	r3, [sp, #0]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	f77f aed6 	ble.w	800af88 <_dtoa_r+0x900>
 800b1dc:	4656      	mov	r6, sl
 800b1de:	4621      	mov	r1, r4
 800b1e0:	4648      	mov	r0, r9
 800b1e2:	f7ff f9c6 	bl	800a572 <quorem>
 800b1e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b1ea:	f806 8b01 	strb.w	r8, [r6], #1
 800b1ee:	9b00      	ldr	r3, [sp, #0]
 800b1f0:	eba6 020a 	sub.w	r2, r6, sl
 800b1f4:	4293      	cmp	r3, r2
 800b1f6:	ddb3      	ble.n	800b160 <_dtoa_r+0xad8>
 800b1f8:	4649      	mov	r1, r9
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	220a      	movs	r2, #10
 800b1fe:	4658      	mov	r0, fp
 800b200:	f000 f968 	bl	800b4d4 <__multadd>
 800b204:	4681      	mov	r9, r0
 800b206:	e7ea      	b.n	800b1de <_dtoa_r+0xb56>
 800b208:	0800c85d 	.word	0x0800c85d
 800b20c:	0800c7e1 	.word	0x0800c7e1

0800b210 <_free_r>:
 800b210:	b538      	push	{r3, r4, r5, lr}
 800b212:	4605      	mov	r5, r0
 800b214:	2900      	cmp	r1, #0
 800b216:	d041      	beq.n	800b29c <_free_r+0x8c>
 800b218:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b21c:	1f0c      	subs	r4, r1, #4
 800b21e:	2b00      	cmp	r3, #0
 800b220:	bfb8      	it	lt
 800b222:	18e4      	addlt	r4, r4, r3
 800b224:	f000 f8e8 	bl	800b3f8 <__malloc_lock>
 800b228:	4a1d      	ldr	r2, [pc, #116]	@ (800b2a0 <_free_r+0x90>)
 800b22a:	6813      	ldr	r3, [r2, #0]
 800b22c:	b933      	cbnz	r3, 800b23c <_free_r+0x2c>
 800b22e:	6063      	str	r3, [r4, #4]
 800b230:	6014      	str	r4, [r2, #0]
 800b232:	4628      	mov	r0, r5
 800b234:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b238:	f000 b8e4 	b.w	800b404 <__malloc_unlock>
 800b23c:	42a3      	cmp	r3, r4
 800b23e:	d908      	bls.n	800b252 <_free_r+0x42>
 800b240:	6820      	ldr	r0, [r4, #0]
 800b242:	1821      	adds	r1, r4, r0
 800b244:	428b      	cmp	r3, r1
 800b246:	bf01      	itttt	eq
 800b248:	6819      	ldreq	r1, [r3, #0]
 800b24a:	685b      	ldreq	r3, [r3, #4]
 800b24c:	1809      	addeq	r1, r1, r0
 800b24e:	6021      	streq	r1, [r4, #0]
 800b250:	e7ed      	b.n	800b22e <_free_r+0x1e>
 800b252:	461a      	mov	r2, r3
 800b254:	685b      	ldr	r3, [r3, #4]
 800b256:	b10b      	cbz	r3, 800b25c <_free_r+0x4c>
 800b258:	42a3      	cmp	r3, r4
 800b25a:	d9fa      	bls.n	800b252 <_free_r+0x42>
 800b25c:	6811      	ldr	r1, [r2, #0]
 800b25e:	1850      	adds	r0, r2, r1
 800b260:	42a0      	cmp	r0, r4
 800b262:	d10b      	bne.n	800b27c <_free_r+0x6c>
 800b264:	6820      	ldr	r0, [r4, #0]
 800b266:	4401      	add	r1, r0
 800b268:	1850      	adds	r0, r2, r1
 800b26a:	4283      	cmp	r3, r0
 800b26c:	6011      	str	r1, [r2, #0]
 800b26e:	d1e0      	bne.n	800b232 <_free_r+0x22>
 800b270:	6818      	ldr	r0, [r3, #0]
 800b272:	685b      	ldr	r3, [r3, #4]
 800b274:	6053      	str	r3, [r2, #4]
 800b276:	4408      	add	r0, r1
 800b278:	6010      	str	r0, [r2, #0]
 800b27a:	e7da      	b.n	800b232 <_free_r+0x22>
 800b27c:	d902      	bls.n	800b284 <_free_r+0x74>
 800b27e:	230c      	movs	r3, #12
 800b280:	602b      	str	r3, [r5, #0]
 800b282:	e7d6      	b.n	800b232 <_free_r+0x22>
 800b284:	6820      	ldr	r0, [r4, #0]
 800b286:	1821      	adds	r1, r4, r0
 800b288:	428b      	cmp	r3, r1
 800b28a:	bf04      	itt	eq
 800b28c:	6819      	ldreq	r1, [r3, #0]
 800b28e:	685b      	ldreq	r3, [r3, #4]
 800b290:	6063      	str	r3, [r4, #4]
 800b292:	bf04      	itt	eq
 800b294:	1809      	addeq	r1, r1, r0
 800b296:	6021      	streq	r1, [r4, #0]
 800b298:	6054      	str	r4, [r2, #4]
 800b29a:	e7ca      	b.n	800b232 <_free_r+0x22>
 800b29c:	bd38      	pop	{r3, r4, r5, pc}
 800b29e:	bf00      	nop
 800b2a0:	20000cdc 	.word	0x20000cdc

0800b2a4 <malloc>:
 800b2a4:	4b02      	ldr	r3, [pc, #8]	@ (800b2b0 <malloc+0xc>)
 800b2a6:	4601      	mov	r1, r0
 800b2a8:	6818      	ldr	r0, [r3, #0]
 800b2aa:	f000 b825 	b.w	800b2f8 <_malloc_r>
 800b2ae:	bf00      	nop
 800b2b0:	20000080 	.word	0x20000080

0800b2b4 <sbrk_aligned>:
 800b2b4:	b570      	push	{r4, r5, r6, lr}
 800b2b6:	4e0f      	ldr	r6, [pc, #60]	@ (800b2f4 <sbrk_aligned+0x40>)
 800b2b8:	460c      	mov	r4, r1
 800b2ba:	6831      	ldr	r1, [r6, #0]
 800b2bc:	4605      	mov	r5, r0
 800b2be:	b911      	cbnz	r1, 800b2c6 <sbrk_aligned+0x12>
 800b2c0:	f000 fe46 	bl	800bf50 <_sbrk_r>
 800b2c4:	6030      	str	r0, [r6, #0]
 800b2c6:	4621      	mov	r1, r4
 800b2c8:	4628      	mov	r0, r5
 800b2ca:	f000 fe41 	bl	800bf50 <_sbrk_r>
 800b2ce:	1c43      	adds	r3, r0, #1
 800b2d0:	d103      	bne.n	800b2da <sbrk_aligned+0x26>
 800b2d2:	f04f 34ff 	mov.w	r4, #4294967295
 800b2d6:	4620      	mov	r0, r4
 800b2d8:	bd70      	pop	{r4, r5, r6, pc}
 800b2da:	1cc4      	adds	r4, r0, #3
 800b2dc:	f024 0403 	bic.w	r4, r4, #3
 800b2e0:	42a0      	cmp	r0, r4
 800b2e2:	d0f8      	beq.n	800b2d6 <sbrk_aligned+0x22>
 800b2e4:	1a21      	subs	r1, r4, r0
 800b2e6:	4628      	mov	r0, r5
 800b2e8:	f000 fe32 	bl	800bf50 <_sbrk_r>
 800b2ec:	3001      	adds	r0, #1
 800b2ee:	d1f2      	bne.n	800b2d6 <sbrk_aligned+0x22>
 800b2f0:	e7ef      	b.n	800b2d2 <sbrk_aligned+0x1e>
 800b2f2:	bf00      	nop
 800b2f4:	20000cd8 	.word	0x20000cd8

0800b2f8 <_malloc_r>:
 800b2f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2fc:	1ccd      	adds	r5, r1, #3
 800b2fe:	f025 0503 	bic.w	r5, r5, #3
 800b302:	3508      	adds	r5, #8
 800b304:	2d0c      	cmp	r5, #12
 800b306:	bf38      	it	cc
 800b308:	250c      	movcc	r5, #12
 800b30a:	2d00      	cmp	r5, #0
 800b30c:	4606      	mov	r6, r0
 800b30e:	db01      	blt.n	800b314 <_malloc_r+0x1c>
 800b310:	42a9      	cmp	r1, r5
 800b312:	d904      	bls.n	800b31e <_malloc_r+0x26>
 800b314:	230c      	movs	r3, #12
 800b316:	6033      	str	r3, [r6, #0]
 800b318:	2000      	movs	r0, #0
 800b31a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b31e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b3f4 <_malloc_r+0xfc>
 800b322:	f000 f869 	bl	800b3f8 <__malloc_lock>
 800b326:	f8d8 3000 	ldr.w	r3, [r8]
 800b32a:	461c      	mov	r4, r3
 800b32c:	bb44      	cbnz	r4, 800b380 <_malloc_r+0x88>
 800b32e:	4629      	mov	r1, r5
 800b330:	4630      	mov	r0, r6
 800b332:	f7ff ffbf 	bl	800b2b4 <sbrk_aligned>
 800b336:	1c43      	adds	r3, r0, #1
 800b338:	4604      	mov	r4, r0
 800b33a:	d158      	bne.n	800b3ee <_malloc_r+0xf6>
 800b33c:	f8d8 4000 	ldr.w	r4, [r8]
 800b340:	4627      	mov	r7, r4
 800b342:	2f00      	cmp	r7, #0
 800b344:	d143      	bne.n	800b3ce <_malloc_r+0xd6>
 800b346:	2c00      	cmp	r4, #0
 800b348:	d04b      	beq.n	800b3e2 <_malloc_r+0xea>
 800b34a:	6823      	ldr	r3, [r4, #0]
 800b34c:	4639      	mov	r1, r7
 800b34e:	4630      	mov	r0, r6
 800b350:	eb04 0903 	add.w	r9, r4, r3
 800b354:	f000 fdfc 	bl	800bf50 <_sbrk_r>
 800b358:	4581      	cmp	r9, r0
 800b35a:	d142      	bne.n	800b3e2 <_malloc_r+0xea>
 800b35c:	6821      	ldr	r1, [r4, #0]
 800b35e:	1a6d      	subs	r5, r5, r1
 800b360:	4629      	mov	r1, r5
 800b362:	4630      	mov	r0, r6
 800b364:	f7ff ffa6 	bl	800b2b4 <sbrk_aligned>
 800b368:	3001      	adds	r0, #1
 800b36a:	d03a      	beq.n	800b3e2 <_malloc_r+0xea>
 800b36c:	6823      	ldr	r3, [r4, #0]
 800b36e:	442b      	add	r3, r5
 800b370:	6023      	str	r3, [r4, #0]
 800b372:	f8d8 3000 	ldr.w	r3, [r8]
 800b376:	685a      	ldr	r2, [r3, #4]
 800b378:	bb62      	cbnz	r2, 800b3d4 <_malloc_r+0xdc>
 800b37a:	f8c8 7000 	str.w	r7, [r8]
 800b37e:	e00f      	b.n	800b3a0 <_malloc_r+0xa8>
 800b380:	6822      	ldr	r2, [r4, #0]
 800b382:	1b52      	subs	r2, r2, r5
 800b384:	d420      	bmi.n	800b3c8 <_malloc_r+0xd0>
 800b386:	2a0b      	cmp	r2, #11
 800b388:	d917      	bls.n	800b3ba <_malloc_r+0xc2>
 800b38a:	1961      	adds	r1, r4, r5
 800b38c:	42a3      	cmp	r3, r4
 800b38e:	6025      	str	r5, [r4, #0]
 800b390:	bf18      	it	ne
 800b392:	6059      	strne	r1, [r3, #4]
 800b394:	6863      	ldr	r3, [r4, #4]
 800b396:	bf08      	it	eq
 800b398:	f8c8 1000 	streq.w	r1, [r8]
 800b39c:	5162      	str	r2, [r4, r5]
 800b39e:	604b      	str	r3, [r1, #4]
 800b3a0:	4630      	mov	r0, r6
 800b3a2:	f000 f82f 	bl	800b404 <__malloc_unlock>
 800b3a6:	f104 000b 	add.w	r0, r4, #11
 800b3aa:	1d23      	adds	r3, r4, #4
 800b3ac:	f020 0007 	bic.w	r0, r0, #7
 800b3b0:	1ac2      	subs	r2, r0, r3
 800b3b2:	bf1c      	itt	ne
 800b3b4:	1a1b      	subne	r3, r3, r0
 800b3b6:	50a3      	strne	r3, [r4, r2]
 800b3b8:	e7af      	b.n	800b31a <_malloc_r+0x22>
 800b3ba:	6862      	ldr	r2, [r4, #4]
 800b3bc:	42a3      	cmp	r3, r4
 800b3be:	bf0c      	ite	eq
 800b3c0:	f8c8 2000 	streq.w	r2, [r8]
 800b3c4:	605a      	strne	r2, [r3, #4]
 800b3c6:	e7eb      	b.n	800b3a0 <_malloc_r+0xa8>
 800b3c8:	4623      	mov	r3, r4
 800b3ca:	6864      	ldr	r4, [r4, #4]
 800b3cc:	e7ae      	b.n	800b32c <_malloc_r+0x34>
 800b3ce:	463c      	mov	r4, r7
 800b3d0:	687f      	ldr	r7, [r7, #4]
 800b3d2:	e7b6      	b.n	800b342 <_malloc_r+0x4a>
 800b3d4:	461a      	mov	r2, r3
 800b3d6:	685b      	ldr	r3, [r3, #4]
 800b3d8:	42a3      	cmp	r3, r4
 800b3da:	d1fb      	bne.n	800b3d4 <_malloc_r+0xdc>
 800b3dc:	2300      	movs	r3, #0
 800b3de:	6053      	str	r3, [r2, #4]
 800b3e0:	e7de      	b.n	800b3a0 <_malloc_r+0xa8>
 800b3e2:	230c      	movs	r3, #12
 800b3e4:	6033      	str	r3, [r6, #0]
 800b3e6:	4630      	mov	r0, r6
 800b3e8:	f000 f80c 	bl	800b404 <__malloc_unlock>
 800b3ec:	e794      	b.n	800b318 <_malloc_r+0x20>
 800b3ee:	6005      	str	r5, [r0, #0]
 800b3f0:	e7d6      	b.n	800b3a0 <_malloc_r+0xa8>
 800b3f2:	bf00      	nop
 800b3f4:	20000cdc 	.word	0x20000cdc

0800b3f8 <__malloc_lock>:
 800b3f8:	4801      	ldr	r0, [pc, #4]	@ (800b400 <__malloc_lock+0x8>)
 800b3fa:	f7ff b8b8 	b.w	800a56e <__retarget_lock_acquire_recursive>
 800b3fe:	bf00      	nop
 800b400:	20000cd4 	.word	0x20000cd4

0800b404 <__malloc_unlock>:
 800b404:	4801      	ldr	r0, [pc, #4]	@ (800b40c <__malloc_unlock+0x8>)
 800b406:	f7ff b8b3 	b.w	800a570 <__retarget_lock_release_recursive>
 800b40a:	bf00      	nop
 800b40c:	20000cd4 	.word	0x20000cd4

0800b410 <_Balloc>:
 800b410:	b570      	push	{r4, r5, r6, lr}
 800b412:	69c6      	ldr	r6, [r0, #28]
 800b414:	4604      	mov	r4, r0
 800b416:	460d      	mov	r5, r1
 800b418:	b976      	cbnz	r6, 800b438 <_Balloc+0x28>
 800b41a:	2010      	movs	r0, #16
 800b41c:	f7ff ff42 	bl	800b2a4 <malloc>
 800b420:	4602      	mov	r2, r0
 800b422:	61e0      	str	r0, [r4, #28]
 800b424:	b920      	cbnz	r0, 800b430 <_Balloc+0x20>
 800b426:	4b18      	ldr	r3, [pc, #96]	@ (800b488 <_Balloc+0x78>)
 800b428:	4818      	ldr	r0, [pc, #96]	@ (800b48c <_Balloc+0x7c>)
 800b42a:	216b      	movs	r1, #107	@ 0x6b
 800b42c:	f000 fdae 	bl	800bf8c <__assert_func>
 800b430:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b434:	6006      	str	r6, [r0, #0]
 800b436:	60c6      	str	r6, [r0, #12]
 800b438:	69e6      	ldr	r6, [r4, #28]
 800b43a:	68f3      	ldr	r3, [r6, #12]
 800b43c:	b183      	cbz	r3, 800b460 <_Balloc+0x50>
 800b43e:	69e3      	ldr	r3, [r4, #28]
 800b440:	68db      	ldr	r3, [r3, #12]
 800b442:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b446:	b9b8      	cbnz	r0, 800b478 <_Balloc+0x68>
 800b448:	2101      	movs	r1, #1
 800b44a:	fa01 f605 	lsl.w	r6, r1, r5
 800b44e:	1d72      	adds	r2, r6, #5
 800b450:	0092      	lsls	r2, r2, #2
 800b452:	4620      	mov	r0, r4
 800b454:	f000 fdb8 	bl	800bfc8 <_calloc_r>
 800b458:	b160      	cbz	r0, 800b474 <_Balloc+0x64>
 800b45a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b45e:	e00e      	b.n	800b47e <_Balloc+0x6e>
 800b460:	2221      	movs	r2, #33	@ 0x21
 800b462:	2104      	movs	r1, #4
 800b464:	4620      	mov	r0, r4
 800b466:	f000 fdaf 	bl	800bfc8 <_calloc_r>
 800b46a:	69e3      	ldr	r3, [r4, #28]
 800b46c:	60f0      	str	r0, [r6, #12]
 800b46e:	68db      	ldr	r3, [r3, #12]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d1e4      	bne.n	800b43e <_Balloc+0x2e>
 800b474:	2000      	movs	r0, #0
 800b476:	bd70      	pop	{r4, r5, r6, pc}
 800b478:	6802      	ldr	r2, [r0, #0]
 800b47a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b47e:	2300      	movs	r3, #0
 800b480:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b484:	e7f7      	b.n	800b476 <_Balloc+0x66>
 800b486:	bf00      	nop
 800b488:	0800c7ee 	.word	0x0800c7ee
 800b48c:	0800c86e 	.word	0x0800c86e

0800b490 <_Bfree>:
 800b490:	b570      	push	{r4, r5, r6, lr}
 800b492:	69c6      	ldr	r6, [r0, #28]
 800b494:	4605      	mov	r5, r0
 800b496:	460c      	mov	r4, r1
 800b498:	b976      	cbnz	r6, 800b4b8 <_Bfree+0x28>
 800b49a:	2010      	movs	r0, #16
 800b49c:	f7ff ff02 	bl	800b2a4 <malloc>
 800b4a0:	4602      	mov	r2, r0
 800b4a2:	61e8      	str	r0, [r5, #28]
 800b4a4:	b920      	cbnz	r0, 800b4b0 <_Bfree+0x20>
 800b4a6:	4b09      	ldr	r3, [pc, #36]	@ (800b4cc <_Bfree+0x3c>)
 800b4a8:	4809      	ldr	r0, [pc, #36]	@ (800b4d0 <_Bfree+0x40>)
 800b4aa:	218f      	movs	r1, #143	@ 0x8f
 800b4ac:	f000 fd6e 	bl	800bf8c <__assert_func>
 800b4b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b4b4:	6006      	str	r6, [r0, #0]
 800b4b6:	60c6      	str	r6, [r0, #12]
 800b4b8:	b13c      	cbz	r4, 800b4ca <_Bfree+0x3a>
 800b4ba:	69eb      	ldr	r3, [r5, #28]
 800b4bc:	6862      	ldr	r2, [r4, #4]
 800b4be:	68db      	ldr	r3, [r3, #12]
 800b4c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b4c4:	6021      	str	r1, [r4, #0]
 800b4c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b4ca:	bd70      	pop	{r4, r5, r6, pc}
 800b4cc:	0800c7ee 	.word	0x0800c7ee
 800b4d0:	0800c86e 	.word	0x0800c86e

0800b4d4 <__multadd>:
 800b4d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4d8:	690d      	ldr	r5, [r1, #16]
 800b4da:	4607      	mov	r7, r0
 800b4dc:	460c      	mov	r4, r1
 800b4de:	461e      	mov	r6, r3
 800b4e0:	f101 0c14 	add.w	ip, r1, #20
 800b4e4:	2000      	movs	r0, #0
 800b4e6:	f8dc 3000 	ldr.w	r3, [ip]
 800b4ea:	b299      	uxth	r1, r3
 800b4ec:	fb02 6101 	mla	r1, r2, r1, r6
 800b4f0:	0c1e      	lsrs	r6, r3, #16
 800b4f2:	0c0b      	lsrs	r3, r1, #16
 800b4f4:	fb02 3306 	mla	r3, r2, r6, r3
 800b4f8:	b289      	uxth	r1, r1
 800b4fa:	3001      	adds	r0, #1
 800b4fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b500:	4285      	cmp	r5, r0
 800b502:	f84c 1b04 	str.w	r1, [ip], #4
 800b506:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b50a:	dcec      	bgt.n	800b4e6 <__multadd+0x12>
 800b50c:	b30e      	cbz	r6, 800b552 <__multadd+0x7e>
 800b50e:	68a3      	ldr	r3, [r4, #8]
 800b510:	42ab      	cmp	r3, r5
 800b512:	dc19      	bgt.n	800b548 <__multadd+0x74>
 800b514:	6861      	ldr	r1, [r4, #4]
 800b516:	4638      	mov	r0, r7
 800b518:	3101      	adds	r1, #1
 800b51a:	f7ff ff79 	bl	800b410 <_Balloc>
 800b51e:	4680      	mov	r8, r0
 800b520:	b928      	cbnz	r0, 800b52e <__multadd+0x5a>
 800b522:	4602      	mov	r2, r0
 800b524:	4b0c      	ldr	r3, [pc, #48]	@ (800b558 <__multadd+0x84>)
 800b526:	480d      	ldr	r0, [pc, #52]	@ (800b55c <__multadd+0x88>)
 800b528:	21ba      	movs	r1, #186	@ 0xba
 800b52a:	f000 fd2f 	bl	800bf8c <__assert_func>
 800b52e:	6922      	ldr	r2, [r4, #16]
 800b530:	3202      	adds	r2, #2
 800b532:	f104 010c 	add.w	r1, r4, #12
 800b536:	0092      	lsls	r2, r2, #2
 800b538:	300c      	adds	r0, #12
 800b53a:	f000 fd19 	bl	800bf70 <memcpy>
 800b53e:	4621      	mov	r1, r4
 800b540:	4638      	mov	r0, r7
 800b542:	f7ff ffa5 	bl	800b490 <_Bfree>
 800b546:	4644      	mov	r4, r8
 800b548:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b54c:	3501      	adds	r5, #1
 800b54e:	615e      	str	r6, [r3, #20]
 800b550:	6125      	str	r5, [r4, #16]
 800b552:	4620      	mov	r0, r4
 800b554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b558:	0800c85d 	.word	0x0800c85d
 800b55c:	0800c86e 	.word	0x0800c86e

0800b560 <__hi0bits>:
 800b560:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b564:	4603      	mov	r3, r0
 800b566:	bf36      	itet	cc
 800b568:	0403      	lslcc	r3, r0, #16
 800b56a:	2000      	movcs	r0, #0
 800b56c:	2010      	movcc	r0, #16
 800b56e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b572:	bf3c      	itt	cc
 800b574:	021b      	lslcc	r3, r3, #8
 800b576:	3008      	addcc	r0, #8
 800b578:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b57c:	bf3c      	itt	cc
 800b57e:	011b      	lslcc	r3, r3, #4
 800b580:	3004      	addcc	r0, #4
 800b582:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b586:	bf3c      	itt	cc
 800b588:	009b      	lslcc	r3, r3, #2
 800b58a:	3002      	addcc	r0, #2
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	db05      	blt.n	800b59c <__hi0bits+0x3c>
 800b590:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b594:	f100 0001 	add.w	r0, r0, #1
 800b598:	bf08      	it	eq
 800b59a:	2020      	moveq	r0, #32
 800b59c:	4770      	bx	lr

0800b59e <__lo0bits>:
 800b59e:	6803      	ldr	r3, [r0, #0]
 800b5a0:	4602      	mov	r2, r0
 800b5a2:	f013 0007 	ands.w	r0, r3, #7
 800b5a6:	d00b      	beq.n	800b5c0 <__lo0bits+0x22>
 800b5a8:	07d9      	lsls	r1, r3, #31
 800b5aa:	d421      	bmi.n	800b5f0 <__lo0bits+0x52>
 800b5ac:	0798      	lsls	r0, r3, #30
 800b5ae:	bf49      	itett	mi
 800b5b0:	085b      	lsrmi	r3, r3, #1
 800b5b2:	089b      	lsrpl	r3, r3, #2
 800b5b4:	2001      	movmi	r0, #1
 800b5b6:	6013      	strmi	r3, [r2, #0]
 800b5b8:	bf5c      	itt	pl
 800b5ba:	6013      	strpl	r3, [r2, #0]
 800b5bc:	2002      	movpl	r0, #2
 800b5be:	4770      	bx	lr
 800b5c0:	b299      	uxth	r1, r3
 800b5c2:	b909      	cbnz	r1, 800b5c8 <__lo0bits+0x2a>
 800b5c4:	0c1b      	lsrs	r3, r3, #16
 800b5c6:	2010      	movs	r0, #16
 800b5c8:	b2d9      	uxtb	r1, r3
 800b5ca:	b909      	cbnz	r1, 800b5d0 <__lo0bits+0x32>
 800b5cc:	3008      	adds	r0, #8
 800b5ce:	0a1b      	lsrs	r3, r3, #8
 800b5d0:	0719      	lsls	r1, r3, #28
 800b5d2:	bf04      	itt	eq
 800b5d4:	091b      	lsreq	r3, r3, #4
 800b5d6:	3004      	addeq	r0, #4
 800b5d8:	0799      	lsls	r1, r3, #30
 800b5da:	bf04      	itt	eq
 800b5dc:	089b      	lsreq	r3, r3, #2
 800b5de:	3002      	addeq	r0, #2
 800b5e0:	07d9      	lsls	r1, r3, #31
 800b5e2:	d403      	bmi.n	800b5ec <__lo0bits+0x4e>
 800b5e4:	085b      	lsrs	r3, r3, #1
 800b5e6:	f100 0001 	add.w	r0, r0, #1
 800b5ea:	d003      	beq.n	800b5f4 <__lo0bits+0x56>
 800b5ec:	6013      	str	r3, [r2, #0]
 800b5ee:	4770      	bx	lr
 800b5f0:	2000      	movs	r0, #0
 800b5f2:	4770      	bx	lr
 800b5f4:	2020      	movs	r0, #32
 800b5f6:	4770      	bx	lr

0800b5f8 <__i2b>:
 800b5f8:	b510      	push	{r4, lr}
 800b5fa:	460c      	mov	r4, r1
 800b5fc:	2101      	movs	r1, #1
 800b5fe:	f7ff ff07 	bl	800b410 <_Balloc>
 800b602:	4602      	mov	r2, r0
 800b604:	b928      	cbnz	r0, 800b612 <__i2b+0x1a>
 800b606:	4b05      	ldr	r3, [pc, #20]	@ (800b61c <__i2b+0x24>)
 800b608:	4805      	ldr	r0, [pc, #20]	@ (800b620 <__i2b+0x28>)
 800b60a:	f240 1145 	movw	r1, #325	@ 0x145
 800b60e:	f000 fcbd 	bl	800bf8c <__assert_func>
 800b612:	2301      	movs	r3, #1
 800b614:	6144      	str	r4, [r0, #20]
 800b616:	6103      	str	r3, [r0, #16]
 800b618:	bd10      	pop	{r4, pc}
 800b61a:	bf00      	nop
 800b61c:	0800c85d 	.word	0x0800c85d
 800b620:	0800c86e 	.word	0x0800c86e

0800b624 <__multiply>:
 800b624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b628:	4614      	mov	r4, r2
 800b62a:	690a      	ldr	r2, [r1, #16]
 800b62c:	6923      	ldr	r3, [r4, #16]
 800b62e:	429a      	cmp	r2, r3
 800b630:	bfa8      	it	ge
 800b632:	4623      	movge	r3, r4
 800b634:	460f      	mov	r7, r1
 800b636:	bfa4      	itt	ge
 800b638:	460c      	movge	r4, r1
 800b63a:	461f      	movge	r7, r3
 800b63c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b640:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b644:	68a3      	ldr	r3, [r4, #8]
 800b646:	6861      	ldr	r1, [r4, #4]
 800b648:	eb0a 0609 	add.w	r6, sl, r9
 800b64c:	42b3      	cmp	r3, r6
 800b64e:	b085      	sub	sp, #20
 800b650:	bfb8      	it	lt
 800b652:	3101      	addlt	r1, #1
 800b654:	f7ff fedc 	bl	800b410 <_Balloc>
 800b658:	b930      	cbnz	r0, 800b668 <__multiply+0x44>
 800b65a:	4602      	mov	r2, r0
 800b65c:	4b44      	ldr	r3, [pc, #272]	@ (800b770 <__multiply+0x14c>)
 800b65e:	4845      	ldr	r0, [pc, #276]	@ (800b774 <__multiply+0x150>)
 800b660:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b664:	f000 fc92 	bl	800bf8c <__assert_func>
 800b668:	f100 0514 	add.w	r5, r0, #20
 800b66c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b670:	462b      	mov	r3, r5
 800b672:	2200      	movs	r2, #0
 800b674:	4543      	cmp	r3, r8
 800b676:	d321      	bcc.n	800b6bc <__multiply+0x98>
 800b678:	f107 0114 	add.w	r1, r7, #20
 800b67c:	f104 0214 	add.w	r2, r4, #20
 800b680:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b684:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b688:	9302      	str	r3, [sp, #8]
 800b68a:	1b13      	subs	r3, r2, r4
 800b68c:	3b15      	subs	r3, #21
 800b68e:	f023 0303 	bic.w	r3, r3, #3
 800b692:	3304      	adds	r3, #4
 800b694:	f104 0715 	add.w	r7, r4, #21
 800b698:	42ba      	cmp	r2, r7
 800b69a:	bf38      	it	cc
 800b69c:	2304      	movcc	r3, #4
 800b69e:	9301      	str	r3, [sp, #4]
 800b6a0:	9b02      	ldr	r3, [sp, #8]
 800b6a2:	9103      	str	r1, [sp, #12]
 800b6a4:	428b      	cmp	r3, r1
 800b6a6:	d80c      	bhi.n	800b6c2 <__multiply+0x9e>
 800b6a8:	2e00      	cmp	r6, #0
 800b6aa:	dd03      	ble.n	800b6b4 <__multiply+0x90>
 800b6ac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d05b      	beq.n	800b76c <__multiply+0x148>
 800b6b4:	6106      	str	r6, [r0, #16]
 800b6b6:	b005      	add	sp, #20
 800b6b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6bc:	f843 2b04 	str.w	r2, [r3], #4
 800b6c0:	e7d8      	b.n	800b674 <__multiply+0x50>
 800b6c2:	f8b1 a000 	ldrh.w	sl, [r1]
 800b6c6:	f1ba 0f00 	cmp.w	sl, #0
 800b6ca:	d024      	beq.n	800b716 <__multiply+0xf2>
 800b6cc:	f104 0e14 	add.w	lr, r4, #20
 800b6d0:	46a9      	mov	r9, r5
 800b6d2:	f04f 0c00 	mov.w	ip, #0
 800b6d6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b6da:	f8d9 3000 	ldr.w	r3, [r9]
 800b6de:	fa1f fb87 	uxth.w	fp, r7
 800b6e2:	b29b      	uxth	r3, r3
 800b6e4:	fb0a 330b 	mla	r3, sl, fp, r3
 800b6e8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b6ec:	f8d9 7000 	ldr.w	r7, [r9]
 800b6f0:	4463      	add	r3, ip
 800b6f2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b6f6:	fb0a c70b 	mla	r7, sl, fp, ip
 800b6fa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b6fe:	b29b      	uxth	r3, r3
 800b700:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b704:	4572      	cmp	r2, lr
 800b706:	f849 3b04 	str.w	r3, [r9], #4
 800b70a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b70e:	d8e2      	bhi.n	800b6d6 <__multiply+0xb2>
 800b710:	9b01      	ldr	r3, [sp, #4]
 800b712:	f845 c003 	str.w	ip, [r5, r3]
 800b716:	9b03      	ldr	r3, [sp, #12]
 800b718:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b71c:	3104      	adds	r1, #4
 800b71e:	f1b9 0f00 	cmp.w	r9, #0
 800b722:	d021      	beq.n	800b768 <__multiply+0x144>
 800b724:	682b      	ldr	r3, [r5, #0]
 800b726:	f104 0c14 	add.w	ip, r4, #20
 800b72a:	46ae      	mov	lr, r5
 800b72c:	f04f 0a00 	mov.w	sl, #0
 800b730:	f8bc b000 	ldrh.w	fp, [ip]
 800b734:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b738:	fb09 770b 	mla	r7, r9, fp, r7
 800b73c:	4457      	add	r7, sl
 800b73e:	b29b      	uxth	r3, r3
 800b740:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b744:	f84e 3b04 	str.w	r3, [lr], #4
 800b748:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b74c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b750:	f8be 3000 	ldrh.w	r3, [lr]
 800b754:	fb09 330a 	mla	r3, r9, sl, r3
 800b758:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b75c:	4562      	cmp	r2, ip
 800b75e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b762:	d8e5      	bhi.n	800b730 <__multiply+0x10c>
 800b764:	9f01      	ldr	r7, [sp, #4]
 800b766:	51eb      	str	r3, [r5, r7]
 800b768:	3504      	adds	r5, #4
 800b76a:	e799      	b.n	800b6a0 <__multiply+0x7c>
 800b76c:	3e01      	subs	r6, #1
 800b76e:	e79b      	b.n	800b6a8 <__multiply+0x84>
 800b770:	0800c85d 	.word	0x0800c85d
 800b774:	0800c86e 	.word	0x0800c86e

0800b778 <__pow5mult>:
 800b778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b77c:	4615      	mov	r5, r2
 800b77e:	f012 0203 	ands.w	r2, r2, #3
 800b782:	4607      	mov	r7, r0
 800b784:	460e      	mov	r6, r1
 800b786:	d007      	beq.n	800b798 <__pow5mult+0x20>
 800b788:	4c25      	ldr	r4, [pc, #148]	@ (800b820 <__pow5mult+0xa8>)
 800b78a:	3a01      	subs	r2, #1
 800b78c:	2300      	movs	r3, #0
 800b78e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b792:	f7ff fe9f 	bl	800b4d4 <__multadd>
 800b796:	4606      	mov	r6, r0
 800b798:	10ad      	asrs	r5, r5, #2
 800b79a:	d03d      	beq.n	800b818 <__pow5mult+0xa0>
 800b79c:	69fc      	ldr	r4, [r7, #28]
 800b79e:	b97c      	cbnz	r4, 800b7c0 <__pow5mult+0x48>
 800b7a0:	2010      	movs	r0, #16
 800b7a2:	f7ff fd7f 	bl	800b2a4 <malloc>
 800b7a6:	4602      	mov	r2, r0
 800b7a8:	61f8      	str	r0, [r7, #28]
 800b7aa:	b928      	cbnz	r0, 800b7b8 <__pow5mult+0x40>
 800b7ac:	4b1d      	ldr	r3, [pc, #116]	@ (800b824 <__pow5mult+0xac>)
 800b7ae:	481e      	ldr	r0, [pc, #120]	@ (800b828 <__pow5mult+0xb0>)
 800b7b0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b7b4:	f000 fbea 	bl	800bf8c <__assert_func>
 800b7b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b7bc:	6004      	str	r4, [r0, #0]
 800b7be:	60c4      	str	r4, [r0, #12]
 800b7c0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b7c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b7c8:	b94c      	cbnz	r4, 800b7de <__pow5mult+0x66>
 800b7ca:	f240 2171 	movw	r1, #625	@ 0x271
 800b7ce:	4638      	mov	r0, r7
 800b7d0:	f7ff ff12 	bl	800b5f8 <__i2b>
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b7da:	4604      	mov	r4, r0
 800b7dc:	6003      	str	r3, [r0, #0]
 800b7de:	f04f 0900 	mov.w	r9, #0
 800b7e2:	07eb      	lsls	r3, r5, #31
 800b7e4:	d50a      	bpl.n	800b7fc <__pow5mult+0x84>
 800b7e6:	4631      	mov	r1, r6
 800b7e8:	4622      	mov	r2, r4
 800b7ea:	4638      	mov	r0, r7
 800b7ec:	f7ff ff1a 	bl	800b624 <__multiply>
 800b7f0:	4631      	mov	r1, r6
 800b7f2:	4680      	mov	r8, r0
 800b7f4:	4638      	mov	r0, r7
 800b7f6:	f7ff fe4b 	bl	800b490 <_Bfree>
 800b7fa:	4646      	mov	r6, r8
 800b7fc:	106d      	asrs	r5, r5, #1
 800b7fe:	d00b      	beq.n	800b818 <__pow5mult+0xa0>
 800b800:	6820      	ldr	r0, [r4, #0]
 800b802:	b938      	cbnz	r0, 800b814 <__pow5mult+0x9c>
 800b804:	4622      	mov	r2, r4
 800b806:	4621      	mov	r1, r4
 800b808:	4638      	mov	r0, r7
 800b80a:	f7ff ff0b 	bl	800b624 <__multiply>
 800b80e:	6020      	str	r0, [r4, #0]
 800b810:	f8c0 9000 	str.w	r9, [r0]
 800b814:	4604      	mov	r4, r0
 800b816:	e7e4      	b.n	800b7e2 <__pow5mult+0x6a>
 800b818:	4630      	mov	r0, r6
 800b81a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b81e:	bf00      	nop
 800b820:	0800c8c8 	.word	0x0800c8c8
 800b824:	0800c7ee 	.word	0x0800c7ee
 800b828:	0800c86e 	.word	0x0800c86e

0800b82c <__lshift>:
 800b82c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b830:	460c      	mov	r4, r1
 800b832:	6849      	ldr	r1, [r1, #4]
 800b834:	6923      	ldr	r3, [r4, #16]
 800b836:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b83a:	68a3      	ldr	r3, [r4, #8]
 800b83c:	4607      	mov	r7, r0
 800b83e:	4691      	mov	r9, r2
 800b840:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b844:	f108 0601 	add.w	r6, r8, #1
 800b848:	42b3      	cmp	r3, r6
 800b84a:	db0b      	blt.n	800b864 <__lshift+0x38>
 800b84c:	4638      	mov	r0, r7
 800b84e:	f7ff fddf 	bl	800b410 <_Balloc>
 800b852:	4605      	mov	r5, r0
 800b854:	b948      	cbnz	r0, 800b86a <__lshift+0x3e>
 800b856:	4602      	mov	r2, r0
 800b858:	4b28      	ldr	r3, [pc, #160]	@ (800b8fc <__lshift+0xd0>)
 800b85a:	4829      	ldr	r0, [pc, #164]	@ (800b900 <__lshift+0xd4>)
 800b85c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b860:	f000 fb94 	bl	800bf8c <__assert_func>
 800b864:	3101      	adds	r1, #1
 800b866:	005b      	lsls	r3, r3, #1
 800b868:	e7ee      	b.n	800b848 <__lshift+0x1c>
 800b86a:	2300      	movs	r3, #0
 800b86c:	f100 0114 	add.w	r1, r0, #20
 800b870:	f100 0210 	add.w	r2, r0, #16
 800b874:	4618      	mov	r0, r3
 800b876:	4553      	cmp	r3, sl
 800b878:	db33      	blt.n	800b8e2 <__lshift+0xb6>
 800b87a:	6920      	ldr	r0, [r4, #16]
 800b87c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b880:	f104 0314 	add.w	r3, r4, #20
 800b884:	f019 091f 	ands.w	r9, r9, #31
 800b888:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b88c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b890:	d02b      	beq.n	800b8ea <__lshift+0xbe>
 800b892:	f1c9 0e20 	rsb	lr, r9, #32
 800b896:	468a      	mov	sl, r1
 800b898:	2200      	movs	r2, #0
 800b89a:	6818      	ldr	r0, [r3, #0]
 800b89c:	fa00 f009 	lsl.w	r0, r0, r9
 800b8a0:	4310      	orrs	r0, r2
 800b8a2:	f84a 0b04 	str.w	r0, [sl], #4
 800b8a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8aa:	459c      	cmp	ip, r3
 800b8ac:	fa22 f20e 	lsr.w	r2, r2, lr
 800b8b0:	d8f3      	bhi.n	800b89a <__lshift+0x6e>
 800b8b2:	ebac 0304 	sub.w	r3, ip, r4
 800b8b6:	3b15      	subs	r3, #21
 800b8b8:	f023 0303 	bic.w	r3, r3, #3
 800b8bc:	3304      	adds	r3, #4
 800b8be:	f104 0015 	add.w	r0, r4, #21
 800b8c2:	4584      	cmp	ip, r0
 800b8c4:	bf38      	it	cc
 800b8c6:	2304      	movcc	r3, #4
 800b8c8:	50ca      	str	r2, [r1, r3]
 800b8ca:	b10a      	cbz	r2, 800b8d0 <__lshift+0xa4>
 800b8cc:	f108 0602 	add.w	r6, r8, #2
 800b8d0:	3e01      	subs	r6, #1
 800b8d2:	4638      	mov	r0, r7
 800b8d4:	612e      	str	r6, [r5, #16]
 800b8d6:	4621      	mov	r1, r4
 800b8d8:	f7ff fdda 	bl	800b490 <_Bfree>
 800b8dc:	4628      	mov	r0, r5
 800b8de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8e2:	f842 0f04 	str.w	r0, [r2, #4]!
 800b8e6:	3301      	adds	r3, #1
 800b8e8:	e7c5      	b.n	800b876 <__lshift+0x4a>
 800b8ea:	3904      	subs	r1, #4
 800b8ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8f0:	f841 2f04 	str.w	r2, [r1, #4]!
 800b8f4:	459c      	cmp	ip, r3
 800b8f6:	d8f9      	bhi.n	800b8ec <__lshift+0xc0>
 800b8f8:	e7ea      	b.n	800b8d0 <__lshift+0xa4>
 800b8fa:	bf00      	nop
 800b8fc:	0800c85d 	.word	0x0800c85d
 800b900:	0800c86e 	.word	0x0800c86e

0800b904 <__mcmp>:
 800b904:	690a      	ldr	r2, [r1, #16]
 800b906:	4603      	mov	r3, r0
 800b908:	6900      	ldr	r0, [r0, #16]
 800b90a:	1a80      	subs	r0, r0, r2
 800b90c:	b530      	push	{r4, r5, lr}
 800b90e:	d10e      	bne.n	800b92e <__mcmp+0x2a>
 800b910:	3314      	adds	r3, #20
 800b912:	3114      	adds	r1, #20
 800b914:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b918:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b91c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b920:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b924:	4295      	cmp	r5, r2
 800b926:	d003      	beq.n	800b930 <__mcmp+0x2c>
 800b928:	d205      	bcs.n	800b936 <__mcmp+0x32>
 800b92a:	f04f 30ff 	mov.w	r0, #4294967295
 800b92e:	bd30      	pop	{r4, r5, pc}
 800b930:	42a3      	cmp	r3, r4
 800b932:	d3f3      	bcc.n	800b91c <__mcmp+0x18>
 800b934:	e7fb      	b.n	800b92e <__mcmp+0x2a>
 800b936:	2001      	movs	r0, #1
 800b938:	e7f9      	b.n	800b92e <__mcmp+0x2a>
	...

0800b93c <__mdiff>:
 800b93c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b940:	4689      	mov	r9, r1
 800b942:	4606      	mov	r6, r0
 800b944:	4611      	mov	r1, r2
 800b946:	4648      	mov	r0, r9
 800b948:	4614      	mov	r4, r2
 800b94a:	f7ff ffdb 	bl	800b904 <__mcmp>
 800b94e:	1e05      	subs	r5, r0, #0
 800b950:	d112      	bne.n	800b978 <__mdiff+0x3c>
 800b952:	4629      	mov	r1, r5
 800b954:	4630      	mov	r0, r6
 800b956:	f7ff fd5b 	bl	800b410 <_Balloc>
 800b95a:	4602      	mov	r2, r0
 800b95c:	b928      	cbnz	r0, 800b96a <__mdiff+0x2e>
 800b95e:	4b3f      	ldr	r3, [pc, #252]	@ (800ba5c <__mdiff+0x120>)
 800b960:	f240 2137 	movw	r1, #567	@ 0x237
 800b964:	483e      	ldr	r0, [pc, #248]	@ (800ba60 <__mdiff+0x124>)
 800b966:	f000 fb11 	bl	800bf8c <__assert_func>
 800b96a:	2301      	movs	r3, #1
 800b96c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b970:	4610      	mov	r0, r2
 800b972:	b003      	add	sp, #12
 800b974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b978:	bfbc      	itt	lt
 800b97a:	464b      	movlt	r3, r9
 800b97c:	46a1      	movlt	r9, r4
 800b97e:	4630      	mov	r0, r6
 800b980:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b984:	bfba      	itte	lt
 800b986:	461c      	movlt	r4, r3
 800b988:	2501      	movlt	r5, #1
 800b98a:	2500      	movge	r5, #0
 800b98c:	f7ff fd40 	bl	800b410 <_Balloc>
 800b990:	4602      	mov	r2, r0
 800b992:	b918      	cbnz	r0, 800b99c <__mdiff+0x60>
 800b994:	4b31      	ldr	r3, [pc, #196]	@ (800ba5c <__mdiff+0x120>)
 800b996:	f240 2145 	movw	r1, #581	@ 0x245
 800b99a:	e7e3      	b.n	800b964 <__mdiff+0x28>
 800b99c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b9a0:	6926      	ldr	r6, [r4, #16]
 800b9a2:	60c5      	str	r5, [r0, #12]
 800b9a4:	f109 0310 	add.w	r3, r9, #16
 800b9a8:	f109 0514 	add.w	r5, r9, #20
 800b9ac:	f104 0e14 	add.w	lr, r4, #20
 800b9b0:	f100 0b14 	add.w	fp, r0, #20
 800b9b4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b9b8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b9bc:	9301      	str	r3, [sp, #4]
 800b9be:	46d9      	mov	r9, fp
 800b9c0:	f04f 0c00 	mov.w	ip, #0
 800b9c4:	9b01      	ldr	r3, [sp, #4]
 800b9c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b9ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b9ce:	9301      	str	r3, [sp, #4]
 800b9d0:	fa1f f38a 	uxth.w	r3, sl
 800b9d4:	4619      	mov	r1, r3
 800b9d6:	b283      	uxth	r3, r0
 800b9d8:	1acb      	subs	r3, r1, r3
 800b9da:	0c00      	lsrs	r0, r0, #16
 800b9dc:	4463      	add	r3, ip
 800b9de:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b9e2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b9e6:	b29b      	uxth	r3, r3
 800b9e8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b9ec:	4576      	cmp	r6, lr
 800b9ee:	f849 3b04 	str.w	r3, [r9], #4
 800b9f2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b9f6:	d8e5      	bhi.n	800b9c4 <__mdiff+0x88>
 800b9f8:	1b33      	subs	r3, r6, r4
 800b9fa:	3b15      	subs	r3, #21
 800b9fc:	f023 0303 	bic.w	r3, r3, #3
 800ba00:	3415      	adds	r4, #21
 800ba02:	3304      	adds	r3, #4
 800ba04:	42a6      	cmp	r6, r4
 800ba06:	bf38      	it	cc
 800ba08:	2304      	movcc	r3, #4
 800ba0a:	441d      	add	r5, r3
 800ba0c:	445b      	add	r3, fp
 800ba0e:	461e      	mov	r6, r3
 800ba10:	462c      	mov	r4, r5
 800ba12:	4544      	cmp	r4, r8
 800ba14:	d30e      	bcc.n	800ba34 <__mdiff+0xf8>
 800ba16:	f108 0103 	add.w	r1, r8, #3
 800ba1a:	1b49      	subs	r1, r1, r5
 800ba1c:	f021 0103 	bic.w	r1, r1, #3
 800ba20:	3d03      	subs	r5, #3
 800ba22:	45a8      	cmp	r8, r5
 800ba24:	bf38      	it	cc
 800ba26:	2100      	movcc	r1, #0
 800ba28:	440b      	add	r3, r1
 800ba2a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ba2e:	b191      	cbz	r1, 800ba56 <__mdiff+0x11a>
 800ba30:	6117      	str	r7, [r2, #16]
 800ba32:	e79d      	b.n	800b970 <__mdiff+0x34>
 800ba34:	f854 1b04 	ldr.w	r1, [r4], #4
 800ba38:	46e6      	mov	lr, ip
 800ba3a:	0c08      	lsrs	r0, r1, #16
 800ba3c:	fa1c fc81 	uxtah	ip, ip, r1
 800ba40:	4471      	add	r1, lr
 800ba42:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ba46:	b289      	uxth	r1, r1
 800ba48:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ba4c:	f846 1b04 	str.w	r1, [r6], #4
 800ba50:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ba54:	e7dd      	b.n	800ba12 <__mdiff+0xd6>
 800ba56:	3f01      	subs	r7, #1
 800ba58:	e7e7      	b.n	800ba2a <__mdiff+0xee>
 800ba5a:	bf00      	nop
 800ba5c:	0800c85d 	.word	0x0800c85d
 800ba60:	0800c86e 	.word	0x0800c86e

0800ba64 <__d2b>:
 800ba64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ba68:	460f      	mov	r7, r1
 800ba6a:	2101      	movs	r1, #1
 800ba6c:	ec59 8b10 	vmov	r8, r9, d0
 800ba70:	4616      	mov	r6, r2
 800ba72:	f7ff fccd 	bl	800b410 <_Balloc>
 800ba76:	4604      	mov	r4, r0
 800ba78:	b930      	cbnz	r0, 800ba88 <__d2b+0x24>
 800ba7a:	4602      	mov	r2, r0
 800ba7c:	4b23      	ldr	r3, [pc, #140]	@ (800bb0c <__d2b+0xa8>)
 800ba7e:	4824      	ldr	r0, [pc, #144]	@ (800bb10 <__d2b+0xac>)
 800ba80:	f240 310f 	movw	r1, #783	@ 0x30f
 800ba84:	f000 fa82 	bl	800bf8c <__assert_func>
 800ba88:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ba8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ba90:	b10d      	cbz	r5, 800ba96 <__d2b+0x32>
 800ba92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ba96:	9301      	str	r3, [sp, #4]
 800ba98:	f1b8 0300 	subs.w	r3, r8, #0
 800ba9c:	d023      	beq.n	800bae6 <__d2b+0x82>
 800ba9e:	4668      	mov	r0, sp
 800baa0:	9300      	str	r3, [sp, #0]
 800baa2:	f7ff fd7c 	bl	800b59e <__lo0bits>
 800baa6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800baaa:	b1d0      	cbz	r0, 800bae2 <__d2b+0x7e>
 800baac:	f1c0 0320 	rsb	r3, r0, #32
 800bab0:	fa02 f303 	lsl.w	r3, r2, r3
 800bab4:	430b      	orrs	r3, r1
 800bab6:	40c2      	lsrs	r2, r0
 800bab8:	6163      	str	r3, [r4, #20]
 800baba:	9201      	str	r2, [sp, #4]
 800babc:	9b01      	ldr	r3, [sp, #4]
 800babe:	61a3      	str	r3, [r4, #24]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	bf0c      	ite	eq
 800bac4:	2201      	moveq	r2, #1
 800bac6:	2202      	movne	r2, #2
 800bac8:	6122      	str	r2, [r4, #16]
 800baca:	b1a5      	cbz	r5, 800baf6 <__d2b+0x92>
 800bacc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bad0:	4405      	add	r5, r0
 800bad2:	603d      	str	r5, [r7, #0]
 800bad4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bad8:	6030      	str	r0, [r6, #0]
 800bada:	4620      	mov	r0, r4
 800badc:	b003      	add	sp, #12
 800bade:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bae2:	6161      	str	r1, [r4, #20]
 800bae4:	e7ea      	b.n	800babc <__d2b+0x58>
 800bae6:	a801      	add	r0, sp, #4
 800bae8:	f7ff fd59 	bl	800b59e <__lo0bits>
 800baec:	9b01      	ldr	r3, [sp, #4]
 800baee:	6163      	str	r3, [r4, #20]
 800baf0:	3020      	adds	r0, #32
 800baf2:	2201      	movs	r2, #1
 800baf4:	e7e8      	b.n	800bac8 <__d2b+0x64>
 800baf6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bafa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bafe:	6038      	str	r0, [r7, #0]
 800bb00:	6918      	ldr	r0, [r3, #16]
 800bb02:	f7ff fd2d 	bl	800b560 <__hi0bits>
 800bb06:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bb0a:	e7e5      	b.n	800bad8 <__d2b+0x74>
 800bb0c:	0800c85d 	.word	0x0800c85d
 800bb10:	0800c86e 	.word	0x0800c86e

0800bb14 <__ssputs_r>:
 800bb14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb18:	688e      	ldr	r6, [r1, #8]
 800bb1a:	461f      	mov	r7, r3
 800bb1c:	42be      	cmp	r6, r7
 800bb1e:	680b      	ldr	r3, [r1, #0]
 800bb20:	4682      	mov	sl, r0
 800bb22:	460c      	mov	r4, r1
 800bb24:	4690      	mov	r8, r2
 800bb26:	d82d      	bhi.n	800bb84 <__ssputs_r+0x70>
 800bb28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bb30:	d026      	beq.n	800bb80 <__ssputs_r+0x6c>
 800bb32:	6965      	ldr	r5, [r4, #20]
 800bb34:	6909      	ldr	r1, [r1, #16]
 800bb36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bb3a:	eba3 0901 	sub.w	r9, r3, r1
 800bb3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bb42:	1c7b      	adds	r3, r7, #1
 800bb44:	444b      	add	r3, r9
 800bb46:	106d      	asrs	r5, r5, #1
 800bb48:	429d      	cmp	r5, r3
 800bb4a:	bf38      	it	cc
 800bb4c:	461d      	movcc	r5, r3
 800bb4e:	0553      	lsls	r3, r2, #21
 800bb50:	d527      	bpl.n	800bba2 <__ssputs_r+0x8e>
 800bb52:	4629      	mov	r1, r5
 800bb54:	f7ff fbd0 	bl	800b2f8 <_malloc_r>
 800bb58:	4606      	mov	r6, r0
 800bb5a:	b360      	cbz	r0, 800bbb6 <__ssputs_r+0xa2>
 800bb5c:	6921      	ldr	r1, [r4, #16]
 800bb5e:	464a      	mov	r2, r9
 800bb60:	f000 fa06 	bl	800bf70 <memcpy>
 800bb64:	89a3      	ldrh	r3, [r4, #12]
 800bb66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bb6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb6e:	81a3      	strh	r3, [r4, #12]
 800bb70:	6126      	str	r6, [r4, #16]
 800bb72:	6165      	str	r5, [r4, #20]
 800bb74:	444e      	add	r6, r9
 800bb76:	eba5 0509 	sub.w	r5, r5, r9
 800bb7a:	6026      	str	r6, [r4, #0]
 800bb7c:	60a5      	str	r5, [r4, #8]
 800bb7e:	463e      	mov	r6, r7
 800bb80:	42be      	cmp	r6, r7
 800bb82:	d900      	bls.n	800bb86 <__ssputs_r+0x72>
 800bb84:	463e      	mov	r6, r7
 800bb86:	6820      	ldr	r0, [r4, #0]
 800bb88:	4632      	mov	r2, r6
 800bb8a:	4641      	mov	r1, r8
 800bb8c:	f000 f9c6 	bl	800bf1c <memmove>
 800bb90:	68a3      	ldr	r3, [r4, #8]
 800bb92:	1b9b      	subs	r3, r3, r6
 800bb94:	60a3      	str	r3, [r4, #8]
 800bb96:	6823      	ldr	r3, [r4, #0]
 800bb98:	4433      	add	r3, r6
 800bb9a:	6023      	str	r3, [r4, #0]
 800bb9c:	2000      	movs	r0, #0
 800bb9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bba2:	462a      	mov	r2, r5
 800bba4:	f000 fa36 	bl	800c014 <_realloc_r>
 800bba8:	4606      	mov	r6, r0
 800bbaa:	2800      	cmp	r0, #0
 800bbac:	d1e0      	bne.n	800bb70 <__ssputs_r+0x5c>
 800bbae:	6921      	ldr	r1, [r4, #16]
 800bbb0:	4650      	mov	r0, sl
 800bbb2:	f7ff fb2d 	bl	800b210 <_free_r>
 800bbb6:	230c      	movs	r3, #12
 800bbb8:	f8ca 3000 	str.w	r3, [sl]
 800bbbc:	89a3      	ldrh	r3, [r4, #12]
 800bbbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bbc2:	81a3      	strh	r3, [r4, #12]
 800bbc4:	f04f 30ff 	mov.w	r0, #4294967295
 800bbc8:	e7e9      	b.n	800bb9e <__ssputs_r+0x8a>
	...

0800bbcc <_svfiprintf_r>:
 800bbcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbd0:	4698      	mov	r8, r3
 800bbd2:	898b      	ldrh	r3, [r1, #12]
 800bbd4:	061b      	lsls	r3, r3, #24
 800bbd6:	b09d      	sub	sp, #116	@ 0x74
 800bbd8:	4607      	mov	r7, r0
 800bbda:	460d      	mov	r5, r1
 800bbdc:	4614      	mov	r4, r2
 800bbde:	d510      	bpl.n	800bc02 <_svfiprintf_r+0x36>
 800bbe0:	690b      	ldr	r3, [r1, #16]
 800bbe2:	b973      	cbnz	r3, 800bc02 <_svfiprintf_r+0x36>
 800bbe4:	2140      	movs	r1, #64	@ 0x40
 800bbe6:	f7ff fb87 	bl	800b2f8 <_malloc_r>
 800bbea:	6028      	str	r0, [r5, #0]
 800bbec:	6128      	str	r0, [r5, #16]
 800bbee:	b930      	cbnz	r0, 800bbfe <_svfiprintf_r+0x32>
 800bbf0:	230c      	movs	r3, #12
 800bbf2:	603b      	str	r3, [r7, #0]
 800bbf4:	f04f 30ff 	mov.w	r0, #4294967295
 800bbf8:	b01d      	add	sp, #116	@ 0x74
 800bbfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbfe:	2340      	movs	r3, #64	@ 0x40
 800bc00:	616b      	str	r3, [r5, #20]
 800bc02:	2300      	movs	r3, #0
 800bc04:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc06:	2320      	movs	r3, #32
 800bc08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bc0c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc10:	2330      	movs	r3, #48	@ 0x30
 800bc12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bdb0 <_svfiprintf_r+0x1e4>
 800bc16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bc1a:	f04f 0901 	mov.w	r9, #1
 800bc1e:	4623      	mov	r3, r4
 800bc20:	469a      	mov	sl, r3
 800bc22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc26:	b10a      	cbz	r2, 800bc2c <_svfiprintf_r+0x60>
 800bc28:	2a25      	cmp	r2, #37	@ 0x25
 800bc2a:	d1f9      	bne.n	800bc20 <_svfiprintf_r+0x54>
 800bc2c:	ebba 0b04 	subs.w	fp, sl, r4
 800bc30:	d00b      	beq.n	800bc4a <_svfiprintf_r+0x7e>
 800bc32:	465b      	mov	r3, fp
 800bc34:	4622      	mov	r2, r4
 800bc36:	4629      	mov	r1, r5
 800bc38:	4638      	mov	r0, r7
 800bc3a:	f7ff ff6b 	bl	800bb14 <__ssputs_r>
 800bc3e:	3001      	adds	r0, #1
 800bc40:	f000 80a7 	beq.w	800bd92 <_svfiprintf_r+0x1c6>
 800bc44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc46:	445a      	add	r2, fp
 800bc48:	9209      	str	r2, [sp, #36]	@ 0x24
 800bc4a:	f89a 3000 	ldrb.w	r3, [sl]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	f000 809f 	beq.w	800bd92 <_svfiprintf_r+0x1c6>
 800bc54:	2300      	movs	r3, #0
 800bc56:	f04f 32ff 	mov.w	r2, #4294967295
 800bc5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc5e:	f10a 0a01 	add.w	sl, sl, #1
 800bc62:	9304      	str	r3, [sp, #16]
 800bc64:	9307      	str	r3, [sp, #28]
 800bc66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bc6a:	931a      	str	r3, [sp, #104]	@ 0x68
 800bc6c:	4654      	mov	r4, sl
 800bc6e:	2205      	movs	r2, #5
 800bc70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc74:	484e      	ldr	r0, [pc, #312]	@ (800bdb0 <_svfiprintf_r+0x1e4>)
 800bc76:	f7f4 facb 	bl	8000210 <memchr>
 800bc7a:	9a04      	ldr	r2, [sp, #16]
 800bc7c:	b9d8      	cbnz	r0, 800bcb6 <_svfiprintf_r+0xea>
 800bc7e:	06d0      	lsls	r0, r2, #27
 800bc80:	bf44      	itt	mi
 800bc82:	2320      	movmi	r3, #32
 800bc84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc88:	0711      	lsls	r1, r2, #28
 800bc8a:	bf44      	itt	mi
 800bc8c:	232b      	movmi	r3, #43	@ 0x2b
 800bc8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc92:	f89a 3000 	ldrb.w	r3, [sl]
 800bc96:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc98:	d015      	beq.n	800bcc6 <_svfiprintf_r+0xfa>
 800bc9a:	9a07      	ldr	r2, [sp, #28]
 800bc9c:	4654      	mov	r4, sl
 800bc9e:	2000      	movs	r0, #0
 800bca0:	f04f 0c0a 	mov.w	ip, #10
 800bca4:	4621      	mov	r1, r4
 800bca6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcaa:	3b30      	subs	r3, #48	@ 0x30
 800bcac:	2b09      	cmp	r3, #9
 800bcae:	d94b      	bls.n	800bd48 <_svfiprintf_r+0x17c>
 800bcb0:	b1b0      	cbz	r0, 800bce0 <_svfiprintf_r+0x114>
 800bcb2:	9207      	str	r2, [sp, #28]
 800bcb4:	e014      	b.n	800bce0 <_svfiprintf_r+0x114>
 800bcb6:	eba0 0308 	sub.w	r3, r0, r8
 800bcba:	fa09 f303 	lsl.w	r3, r9, r3
 800bcbe:	4313      	orrs	r3, r2
 800bcc0:	9304      	str	r3, [sp, #16]
 800bcc2:	46a2      	mov	sl, r4
 800bcc4:	e7d2      	b.n	800bc6c <_svfiprintf_r+0xa0>
 800bcc6:	9b03      	ldr	r3, [sp, #12]
 800bcc8:	1d19      	adds	r1, r3, #4
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	9103      	str	r1, [sp, #12]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	bfbb      	ittet	lt
 800bcd2:	425b      	neglt	r3, r3
 800bcd4:	f042 0202 	orrlt.w	r2, r2, #2
 800bcd8:	9307      	strge	r3, [sp, #28]
 800bcda:	9307      	strlt	r3, [sp, #28]
 800bcdc:	bfb8      	it	lt
 800bcde:	9204      	strlt	r2, [sp, #16]
 800bce0:	7823      	ldrb	r3, [r4, #0]
 800bce2:	2b2e      	cmp	r3, #46	@ 0x2e
 800bce4:	d10a      	bne.n	800bcfc <_svfiprintf_r+0x130>
 800bce6:	7863      	ldrb	r3, [r4, #1]
 800bce8:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcea:	d132      	bne.n	800bd52 <_svfiprintf_r+0x186>
 800bcec:	9b03      	ldr	r3, [sp, #12]
 800bcee:	1d1a      	adds	r2, r3, #4
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	9203      	str	r2, [sp, #12]
 800bcf4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bcf8:	3402      	adds	r4, #2
 800bcfa:	9305      	str	r3, [sp, #20]
 800bcfc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bdc0 <_svfiprintf_r+0x1f4>
 800bd00:	7821      	ldrb	r1, [r4, #0]
 800bd02:	2203      	movs	r2, #3
 800bd04:	4650      	mov	r0, sl
 800bd06:	f7f4 fa83 	bl	8000210 <memchr>
 800bd0a:	b138      	cbz	r0, 800bd1c <_svfiprintf_r+0x150>
 800bd0c:	9b04      	ldr	r3, [sp, #16]
 800bd0e:	eba0 000a 	sub.w	r0, r0, sl
 800bd12:	2240      	movs	r2, #64	@ 0x40
 800bd14:	4082      	lsls	r2, r0
 800bd16:	4313      	orrs	r3, r2
 800bd18:	3401      	adds	r4, #1
 800bd1a:	9304      	str	r3, [sp, #16]
 800bd1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd20:	4824      	ldr	r0, [pc, #144]	@ (800bdb4 <_svfiprintf_r+0x1e8>)
 800bd22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bd26:	2206      	movs	r2, #6
 800bd28:	f7f4 fa72 	bl	8000210 <memchr>
 800bd2c:	2800      	cmp	r0, #0
 800bd2e:	d036      	beq.n	800bd9e <_svfiprintf_r+0x1d2>
 800bd30:	4b21      	ldr	r3, [pc, #132]	@ (800bdb8 <_svfiprintf_r+0x1ec>)
 800bd32:	bb1b      	cbnz	r3, 800bd7c <_svfiprintf_r+0x1b0>
 800bd34:	9b03      	ldr	r3, [sp, #12]
 800bd36:	3307      	adds	r3, #7
 800bd38:	f023 0307 	bic.w	r3, r3, #7
 800bd3c:	3308      	adds	r3, #8
 800bd3e:	9303      	str	r3, [sp, #12]
 800bd40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd42:	4433      	add	r3, r6
 800bd44:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd46:	e76a      	b.n	800bc1e <_svfiprintf_r+0x52>
 800bd48:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd4c:	460c      	mov	r4, r1
 800bd4e:	2001      	movs	r0, #1
 800bd50:	e7a8      	b.n	800bca4 <_svfiprintf_r+0xd8>
 800bd52:	2300      	movs	r3, #0
 800bd54:	3401      	adds	r4, #1
 800bd56:	9305      	str	r3, [sp, #20]
 800bd58:	4619      	mov	r1, r3
 800bd5a:	f04f 0c0a 	mov.w	ip, #10
 800bd5e:	4620      	mov	r0, r4
 800bd60:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd64:	3a30      	subs	r2, #48	@ 0x30
 800bd66:	2a09      	cmp	r2, #9
 800bd68:	d903      	bls.n	800bd72 <_svfiprintf_r+0x1a6>
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d0c6      	beq.n	800bcfc <_svfiprintf_r+0x130>
 800bd6e:	9105      	str	r1, [sp, #20]
 800bd70:	e7c4      	b.n	800bcfc <_svfiprintf_r+0x130>
 800bd72:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd76:	4604      	mov	r4, r0
 800bd78:	2301      	movs	r3, #1
 800bd7a:	e7f0      	b.n	800bd5e <_svfiprintf_r+0x192>
 800bd7c:	ab03      	add	r3, sp, #12
 800bd7e:	9300      	str	r3, [sp, #0]
 800bd80:	462a      	mov	r2, r5
 800bd82:	4b0e      	ldr	r3, [pc, #56]	@ (800bdbc <_svfiprintf_r+0x1f0>)
 800bd84:	a904      	add	r1, sp, #16
 800bd86:	4638      	mov	r0, r7
 800bd88:	f7fd fe96 	bl	8009ab8 <_printf_float>
 800bd8c:	1c42      	adds	r2, r0, #1
 800bd8e:	4606      	mov	r6, r0
 800bd90:	d1d6      	bne.n	800bd40 <_svfiprintf_r+0x174>
 800bd92:	89ab      	ldrh	r3, [r5, #12]
 800bd94:	065b      	lsls	r3, r3, #25
 800bd96:	f53f af2d 	bmi.w	800bbf4 <_svfiprintf_r+0x28>
 800bd9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd9c:	e72c      	b.n	800bbf8 <_svfiprintf_r+0x2c>
 800bd9e:	ab03      	add	r3, sp, #12
 800bda0:	9300      	str	r3, [sp, #0]
 800bda2:	462a      	mov	r2, r5
 800bda4:	4b05      	ldr	r3, [pc, #20]	@ (800bdbc <_svfiprintf_r+0x1f0>)
 800bda6:	a904      	add	r1, sp, #16
 800bda8:	4638      	mov	r0, r7
 800bdaa:	f7fe f91d 	bl	8009fe8 <_printf_i>
 800bdae:	e7ed      	b.n	800bd8c <_svfiprintf_r+0x1c0>
 800bdb0:	0800c9c8 	.word	0x0800c9c8
 800bdb4:	0800c9d2 	.word	0x0800c9d2
 800bdb8:	08009ab9 	.word	0x08009ab9
 800bdbc:	0800bb15 	.word	0x0800bb15
 800bdc0:	0800c9ce 	.word	0x0800c9ce

0800bdc4 <__sflush_r>:
 800bdc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bdc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdcc:	0716      	lsls	r6, r2, #28
 800bdce:	4605      	mov	r5, r0
 800bdd0:	460c      	mov	r4, r1
 800bdd2:	d454      	bmi.n	800be7e <__sflush_r+0xba>
 800bdd4:	684b      	ldr	r3, [r1, #4]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	dc02      	bgt.n	800bde0 <__sflush_r+0x1c>
 800bdda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	dd48      	ble.n	800be72 <__sflush_r+0xae>
 800bde0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bde2:	2e00      	cmp	r6, #0
 800bde4:	d045      	beq.n	800be72 <__sflush_r+0xae>
 800bde6:	2300      	movs	r3, #0
 800bde8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bdec:	682f      	ldr	r7, [r5, #0]
 800bdee:	6a21      	ldr	r1, [r4, #32]
 800bdf0:	602b      	str	r3, [r5, #0]
 800bdf2:	d030      	beq.n	800be56 <__sflush_r+0x92>
 800bdf4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bdf6:	89a3      	ldrh	r3, [r4, #12]
 800bdf8:	0759      	lsls	r1, r3, #29
 800bdfa:	d505      	bpl.n	800be08 <__sflush_r+0x44>
 800bdfc:	6863      	ldr	r3, [r4, #4]
 800bdfe:	1ad2      	subs	r2, r2, r3
 800be00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800be02:	b10b      	cbz	r3, 800be08 <__sflush_r+0x44>
 800be04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800be06:	1ad2      	subs	r2, r2, r3
 800be08:	2300      	movs	r3, #0
 800be0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be0c:	6a21      	ldr	r1, [r4, #32]
 800be0e:	4628      	mov	r0, r5
 800be10:	47b0      	blx	r6
 800be12:	1c43      	adds	r3, r0, #1
 800be14:	89a3      	ldrh	r3, [r4, #12]
 800be16:	d106      	bne.n	800be26 <__sflush_r+0x62>
 800be18:	6829      	ldr	r1, [r5, #0]
 800be1a:	291d      	cmp	r1, #29
 800be1c:	d82b      	bhi.n	800be76 <__sflush_r+0xb2>
 800be1e:	4a2a      	ldr	r2, [pc, #168]	@ (800bec8 <__sflush_r+0x104>)
 800be20:	410a      	asrs	r2, r1
 800be22:	07d6      	lsls	r6, r2, #31
 800be24:	d427      	bmi.n	800be76 <__sflush_r+0xb2>
 800be26:	2200      	movs	r2, #0
 800be28:	6062      	str	r2, [r4, #4]
 800be2a:	04d9      	lsls	r1, r3, #19
 800be2c:	6922      	ldr	r2, [r4, #16]
 800be2e:	6022      	str	r2, [r4, #0]
 800be30:	d504      	bpl.n	800be3c <__sflush_r+0x78>
 800be32:	1c42      	adds	r2, r0, #1
 800be34:	d101      	bne.n	800be3a <__sflush_r+0x76>
 800be36:	682b      	ldr	r3, [r5, #0]
 800be38:	b903      	cbnz	r3, 800be3c <__sflush_r+0x78>
 800be3a:	6560      	str	r0, [r4, #84]	@ 0x54
 800be3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be3e:	602f      	str	r7, [r5, #0]
 800be40:	b1b9      	cbz	r1, 800be72 <__sflush_r+0xae>
 800be42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be46:	4299      	cmp	r1, r3
 800be48:	d002      	beq.n	800be50 <__sflush_r+0x8c>
 800be4a:	4628      	mov	r0, r5
 800be4c:	f7ff f9e0 	bl	800b210 <_free_r>
 800be50:	2300      	movs	r3, #0
 800be52:	6363      	str	r3, [r4, #52]	@ 0x34
 800be54:	e00d      	b.n	800be72 <__sflush_r+0xae>
 800be56:	2301      	movs	r3, #1
 800be58:	4628      	mov	r0, r5
 800be5a:	47b0      	blx	r6
 800be5c:	4602      	mov	r2, r0
 800be5e:	1c50      	adds	r0, r2, #1
 800be60:	d1c9      	bne.n	800bdf6 <__sflush_r+0x32>
 800be62:	682b      	ldr	r3, [r5, #0]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d0c6      	beq.n	800bdf6 <__sflush_r+0x32>
 800be68:	2b1d      	cmp	r3, #29
 800be6a:	d001      	beq.n	800be70 <__sflush_r+0xac>
 800be6c:	2b16      	cmp	r3, #22
 800be6e:	d11e      	bne.n	800beae <__sflush_r+0xea>
 800be70:	602f      	str	r7, [r5, #0]
 800be72:	2000      	movs	r0, #0
 800be74:	e022      	b.n	800bebc <__sflush_r+0xf8>
 800be76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be7a:	b21b      	sxth	r3, r3
 800be7c:	e01b      	b.n	800beb6 <__sflush_r+0xf2>
 800be7e:	690f      	ldr	r7, [r1, #16]
 800be80:	2f00      	cmp	r7, #0
 800be82:	d0f6      	beq.n	800be72 <__sflush_r+0xae>
 800be84:	0793      	lsls	r3, r2, #30
 800be86:	680e      	ldr	r6, [r1, #0]
 800be88:	bf08      	it	eq
 800be8a:	694b      	ldreq	r3, [r1, #20]
 800be8c:	600f      	str	r7, [r1, #0]
 800be8e:	bf18      	it	ne
 800be90:	2300      	movne	r3, #0
 800be92:	eba6 0807 	sub.w	r8, r6, r7
 800be96:	608b      	str	r3, [r1, #8]
 800be98:	f1b8 0f00 	cmp.w	r8, #0
 800be9c:	dde9      	ble.n	800be72 <__sflush_r+0xae>
 800be9e:	6a21      	ldr	r1, [r4, #32]
 800bea0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bea2:	4643      	mov	r3, r8
 800bea4:	463a      	mov	r2, r7
 800bea6:	4628      	mov	r0, r5
 800bea8:	47b0      	blx	r6
 800beaa:	2800      	cmp	r0, #0
 800beac:	dc08      	bgt.n	800bec0 <__sflush_r+0xfc>
 800beae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800beb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800beb6:	81a3      	strh	r3, [r4, #12]
 800beb8:	f04f 30ff 	mov.w	r0, #4294967295
 800bebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bec0:	4407      	add	r7, r0
 800bec2:	eba8 0800 	sub.w	r8, r8, r0
 800bec6:	e7e7      	b.n	800be98 <__sflush_r+0xd4>
 800bec8:	dfbffffe 	.word	0xdfbffffe

0800becc <_fflush_r>:
 800becc:	b538      	push	{r3, r4, r5, lr}
 800bece:	690b      	ldr	r3, [r1, #16]
 800bed0:	4605      	mov	r5, r0
 800bed2:	460c      	mov	r4, r1
 800bed4:	b913      	cbnz	r3, 800bedc <_fflush_r+0x10>
 800bed6:	2500      	movs	r5, #0
 800bed8:	4628      	mov	r0, r5
 800beda:	bd38      	pop	{r3, r4, r5, pc}
 800bedc:	b118      	cbz	r0, 800bee6 <_fflush_r+0x1a>
 800bede:	6a03      	ldr	r3, [r0, #32]
 800bee0:	b90b      	cbnz	r3, 800bee6 <_fflush_r+0x1a>
 800bee2:	f7fe fa2d 	bl	800a340 <__sinit>
 800bee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d0f3      	beq.n	800bed6 <_fflush_r+0xa>
 800beee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bef0:	07d0      	lsls	r0, r2, #31
 800bef2:	d404      	bmi.n	800befe <_fflush_r+0x32>
 800bef4:	0599      	lsls	r1, r3, #22
 800bef6:	d402      	bmi.n	800befe <_fflush_r+0x32>
 800bef8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800befa:	f7fe fb38 	bl	800a56e <__retarget_lock_acquire_recursive>
 800befe:	4628      	mov	r0, r5
 800bf00:	4621      	mov	r1, r4
 800bf02:	f7ff ff5f 	bl	800bdc4 <__sflush_r>
 800bf06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bf08:	07da      	lsls	r2, r3, #31
 800bf0a:	4605      	mov	r5, r0
 800bf0c:	d4e4      	bmi.n	800bed8 <_fflush_r+0xc>
 800bf0e:	89a3      	ldrh	r3, [r4, #12]
 800bf10:	059b      	lsls	r3, r3, #22
 800bf12:	d4e1      	bmi.n	800bed8 <_fflush_r+0xc>
 800bf14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf16:	f7fe fb2b 	bl	800a570 <__retarget_lock_release_recursive>
 800bf1a:	e7dd      	b.n	800bed8 <_fflush_r+0xc>

0800bf1c <memmove>:
 800bf1c:	4288      	cmp	r0, r1
 800bf1e:	b510      	push	{r4, lr}
 800bf20:	eb01 0402 	add.w	r4, r1, r2
 800bf24:	d902      	bls.n	800bf2c <memmove+0x10>
 800bf26:	4284      	cmp	r4, r0
 800bf28:	4623      	mov	r3, r4
 800bf2a:	d807      	bhi.n	800bf3c <memmove+0x20>
 800bf2c:	1e43      	subs	r3, r0, #1
 800bf2e:	42a1      	cmp	r1, r4
 800bf30:	d008      	beq.n	800bf44 <memmove+0x28>
 800bf32:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bf36:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bf3a:	e7f8      	b.n	800bf2e <memmove+0x12>
 800bf3c:	4402      	add	r2, r0
 800bf3e:	4601      	mov	r1, r0
 800bf40:	428a      	cmp	r2, r1
 800bf42:	d100      	bne.n	800bf46 <memmove+0x2a>
 800bf44:	bd10      	pop	{r4, pc}
 800bf46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bf4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bf4e:	e7f7      	b.n	800bf40 <memmove+0x24>

0800bf50 <_sbrk_r>:
 800bf50:	b538      	push	{r3, r4, r5, lr}
 800bf52:	4d06      	ldr	r5, [pc, #24]	@ (800bf6c <_sbrk_r+0x1c>)
 800bf54:	2300      	movs	r3, #0
 800bf56:	4604      	mov	r4, r0
 800bf58:	4608      	mov	r0, r1
 800bf5a:	602b      	str	r3, [r5, #0]
 800bf5c:	f7fd fc16 	bl	800978c <_sbrk>
 800bf60:	1c43      	adds	r3, r0, #1
 800bf62:	d102      	bne.n	800bf6a <_sbrk_r+0x1a>
 800bf64:	682b      	ldr	r3, [r5, #0]
 800bf66:	b103      	cbz	r3, 800bf6a <_sbrk_r+0x1a>
 800bf68:	6023      	str	r3, [r4, #0]
 800bf6a:	bd38      	pop	{r3, r4, r5, pc}
 800bf6c:	20000cd0 	.word	0x20000cd0

0800bf70 <memcpy>:
 800bf70:	440a      	add	r2, r1
 800bf72:	4291      	cmp	r1, r2
 800bf74:	f100 33ff 	add.w	r3, r0, #4294967295
 800bf78:	d100      	bne.n	800bf7c <memcpy+0xc>
 800bf7a:	4770      	bx	lr
 800bf7c:	b510      	push	{r4, lr}
 800bf7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf82:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf86:	4291      	cmp	r1, r2
 800bf88:	d1f9      	bne.n	800bf7e <memcpy+0xe>
 800bf8a:	bd10      	pop	{r4, pc}

0800bf8c <__assert_func>:
 800bf8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bf8e:	4614      	mov	r4, r2
 800bf90:	461a      	mov	r2, r3
 800bf92:	4b09      	ldr	r3, [pc, #36]	@ (800bfb8 <__assert_func+0x2c>)
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	4605      	mov	r5, r0
 800bf98:	68d8      	ldr	r0, [r3, #12]
 800bf9a:	b954      	cbnz	r4, 800bfb2 <__assert_func+0x26>
 800bf9c:	4b07      	ldr	r3, [pc, #28]	@ (800bfbc <__assert_func+0x30>)
 800bf9e:	461c      	mov	r4, r3
 800bfa0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bfa4:	9100      	str	r1, [sp, #0]
 800bfa6:	462b      	mov	r3, r5
 800bfa8:	4905      	ldr	r1, [pc, #20]	@ (800bfc0 <__assert_func+0x34>)
 800bfaa:	f000 f86f 	bl	800c08c <fiprintf>
 800bfae:	f000 f87f 	bl	800c0b0 <abort>
 800bfb2:	4b04      	ldr	r3, [pc, #16]	@ (800bfc4 <__assert_func+0x38>)
 800bfb4:	e7f4      	b.n	800bfa0 <__assert_func+0x14>
 800bfb6:	bf00      	nop
 800bfb8:	20000080 	.word	0x20000080
 800bfbc:	0800ca1e 	.word	0x0800ca1e
 800bfc0:	0800c9f0 	.word	0x0800c9f0
 800bfc4:	0800c9e3 	.word	0x0800c9e3

0800bfc8 <_calloc_r>:
 800bfc8:	b570      	push	{r4, r5, r6, lr}
 800bfca:	fba1 5402 	umull	r5, r4, r1, r2
 800bfce:	b93c      	cbnz	r4, 800bfe0 <_calloc_r+0x18>
 800bfd0:	4629      	mov	r1, r5
 800bfd2:	f7ff f991 	bl	800b2f8 <_malloc_r>
 800bfd6:	4606      	mov	r6, r0
 800bfd8:	b928      	cbnz	r0, 800bfe6 <_calloc_r+0x1e>
 800bfda:	2600      	movs	r6, #0
 800bfdc:	4630      	mov	r0, r6
 800bfde:	bd70      	pop	{r4, r5, r6, pc}
 800bfe0:	220c      	movs	r2, #12
 800bfe2:	6002      	str	r2, [r0, #0]
 800bfe4:	e7f9      	b.n	800bfda <_calloc_r+0x12>
 800bfe6:	462a      	mov	r2, r5
 800bfe8:	4621      	mov	r1, r4
 800bfea:	f7fe fa42 	bl	800a472 <memset>
 800bfee:	e7f5      	b.n	800bfdc <_calloc_r+0x14>

0800bff0 <__ascii_mbtowc>:
 800bff0:	b082      	sub	sp, #8
 800bff2:	b901      	cbnz	r1, 800bff6 <__ascii_mbtowc+0x6>
 800bff4:	a901      	add	r1, sp, #4
 800bff6:	b142      	cbz	r2, 800c00a <__ascii_mbtowc+0x1a>
 800bff8:	b14b      	cbz	r3, 800c00e <__ascii_mbtowc+0x1e>
 800bffa:	7813      	ldrb	r3, [r2, #0]
 800bffc:	600b      	str	r3, [r1, #0]
 800bffe:	7812      	ldrb	r2, [r2, #0]
 800c000:	1e10      	subs	r0, r2, #0
 800c002:	bf18      	it	ne
 800c004:	2001      	movne	r0, #1
 800c006:	b002      	add	sp, #8
 800c008:	4770      	bx	lr
 800c00a:	4610      	mov	r0, r2
 800c00c:	e7fb      	b.n	800c006 <__ascii_mbtowc+0x16>
 800c00e:	f06f 0001 	mvn.w	r0, #1
 800c012:	e7f8      	b.n	800c006 <__ascii_mbtowc+0x16>

0800c014 <_realloc_r>:
 800c014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c018:	4680      	mov	r8, r0
 800c01a:	4615      	mov	r5, r2
 800c01c:	460c      	mov	r4, r1
 800c01e:	b921      	cbnz	r1, 800c02a <_realloc_r+0x16>
 800c020:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c024:	4611      	mov	r1, r2
 800c026:	f7ff b967 	b.w	800b2f8 <_malloc_r>
 800c02a:	b92a      	cbnz	r2, 800c038 <_realloc_r+0x24>
 800c02c:	f7ff f8f0 	bl	800b210 <_free_r>
 800c030:	2400      	movs	r4, #0
 800c032:	4620      	mov	r0, r4
 800c034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c038:	f000 f841 	bl	800c0be <_malloc_usable_size_r>
 800c03c:	4285      	cmp	r5, r0
 800c03e:	4606      	mov	r6, r0
 800c040:	d802      	bhi.n	800c048 <_realloc_r+0x34>
 800c042:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c046:	d8f4      	bhi.n	800c032 <_realloc_r+0x1e>
 800c048:	4629      	mov	r1, r5
 800c04a:	4640      	mov	r0, r8
 800c04c:	f7ff f954 	bl	800b2f8 <_malloc_r>
 800c050:	4607      	mov	r7, r0
 800c052:	2800      	cmp	r0, #0
 800c054:	d0ec      	beq.n	800c030 <_realloc_r+0x1c>
 800c056:	42b5      	cmp	r5, r6
 800c058:	462a      	mov	r2, r5
 800c05a:	4621      	mov	r1, r4
 800c05c:	bf28      	it	cs
 800c05e:	4632      	movcs	r2, r6
 800c060:	f7ff ff86 	bl	800bf70 <memcpy>
 800c064:	4621      	mov	r1, r4
 800c066:	4640      	mov	r0, r8
 800c068:	f7ff f8d2 	bl	800b210 <_free_r>
 800c06c:	463c      	mov	r4, r7
 800c06e:	e7e0      	b.n	800c032 <_realloc_r+0x1e>

0800c070 <__ascii_wctomb>:
 800c070:	4603      	mov	r3, r0
 800c072:	4608      	mov	r0, r1
 800c074:	b141      	cbz	r1, 800c088 <__ascii_wctomb+0x18>
 800c076:	2aff      	cmp	r2, #255	@ 0xff
 800c078:	d904      	bls.n	800c084 <__ascii_wctomb+0x14>
 800c07a:	228a      	movs	r2, #138	@ 0x8a
 800c07c:	601a      	str	r2, [r3, #0]
 800c07e:	f04f 30ff 	mov.w	r0, #4294967295
 800c082:	4770      	bx	lr
 800c084:	700a      	strb	r2, [r1, #0]
 800c086:	2001      	movs	r0, #1
 800c088:	4770      	bx	lr
	...

0800c08c <fiprintf>:
 800c08c:	b40e      	push	{r1, r2, r3}
 800c08e:	b503      	push	{r0, r1, lr}
 800c090:	4601      	mov	r1, r0
 800c092:	ab03      	add	r3, sp, #12
 800c094:	4805      	ldr	r0, [pc, #20]	@ (800c0ac <fiprintf+0x20>)
 800c096:	f853 2b04 	ldr.w	r2, [r3], #4
 800c09a:	6800      	ldr	r0, [r0, #0]
 800c09c:	9301      	str	r3, [sp, #4]
 800c09e:	f000 f83f 	bl	800c120 <_vfiprintf_r>
 800c0a2:	b002      	add	sp, #8
 800c0a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c0a8:	b003      	add	sp, #12
 800c0aa:	4770      	bx	lr
 800c0ac:	20000080 	.word	0x20000080

0800c0b0 <abort>:
 800c0b0:	b508      	push	{r3, lr}
 800c0b2:	2006      	movs	r0, #6
 800c0b4:	f000 fa08 	bl	800c4c8 <raise>
 800c0b8:	2001      	movs	r0, #1
 800c0ba:	f7fd faef 	bl	800969c <_exit>

0800c0be <_malloc_usable_size_r>:
 800c0be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c0c2:	1f18      	subs	r0, r3, #4
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	bfbc      	itt	lt
 800c0c8:	580b      	ldrlt	r3, [r1, r0]
 800c0ca:	18c0      	addlt	r0, r0, r3
 800c0cc:	4770      	bx	lr

0800c0ce <__sfputc_r>:
 800c0ce:	6893      	ldr	r3, [r2, #8]
 800c0d0:	3b01      	subs	r3, #1
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	b410      	push	{r4}
 800c0d6:	6093      	str	r3, [r2, #8]
 800c0d8:	da08      	bge.n	800c0ec <__sfputc_r+0x1e>
 800c0da:	6994      	ldr	r4, [r2, #24]
 800c0dc:	42a3      	cmp	r3, r4
 800c0de:	db01      	blt.n	800c0e4 <__sfputc_r+0x16>
 800c0e0:	290a      	cmp	r1, #10
 800c0e2:	d103      	bne.n	800c0ec <__sfputc_r+0x1e>
 800c0e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0e8:	f000 b932 	b.w	800c350 <__swbuf_r>
 800c0ec:	6813      	ldr	r3, [r2, #0]
 800c0ee:	1c58      	adds	r0, r3, #1
 800c0f0:	6010      	str	r0, [r2, #0]
 800c0f2:	7019      	strb	r1, [r3, #0]
 800c0f4:	4608      	mov	r0, r1
 800c0f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0fa:	4770      	bx	lr

0800c0fc <__sfputs_r>:
 800c0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0fe:	4606      	mov	r6, r0
 800c100:	460f      	mov	r7, r1
 800c102:	4614      	mov	r4, r2
 800c104:	18d5      	adds	r5, r2, r3
 800c106:	42ac      	cmp	r4, r5
 800c108:	d101      	bne.n	800c10e <__sfputs_r+0x12>
 800c10a:	2000      	movs	r0, #0
 800c10c:	e007      	b.n	800c11e <__sfputs_r+0x22>
 800c10e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c112:	463a      	mov	r2, r7
 800c114:	4630      	mov	r0, r6
 800c116:	f7ff ffda 	bl	800c0ce <__sfputc_r>
 800c11a:	1c43      	adds	r3, r0, #1
 800c11c:	d1f3      	bne.n	800c106 <__sfputs_r+0xa>
 800c11e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c120 <_vfiprintf_r>:
 800c120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c124:	460d      	mov	r5, r1
 800c126:	b09d      	sub	sp, #116	@ 0x74
 800c128:	4614      	mov	r4, r2
 800c12a:	4698      	mov	r8, r3
 800c12c:	4606      	mov	r6, r0
 800c12e:	b118      	cbz	r0, 800c138 <_vfiprintf_r+0x18>
 800c130:	6a03      	ldr	r3, [r0, #32]
 800c132:	b90b      	cbnz	r3, 800c138 <_vfiprintf_r+0x18>
 800c134:	f7fe f904 	bl	800a340 <__sinit>
 800c138:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c13a:	07d9      	lsls	r1, r3, #31
 800c13c:	d405      	bmi.n	800c14a <_vfiprintf_r+0x2a>
 800c13e:	89ab      	ldrh	r3, [r5, #12]
 800c140:	059a      	lsls	r2, r3, #22
 800c142:	d402      	bmi.n	800c14a <_vfiprintf_r+0x2a>
 800c144:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c146:	f7fe fa12 	bl	800a56e <__retarget_lock_acquire_recursive>
 800c14a:	89ab      	ldrh	r3, [r5, #12]
 800c14c:	071b      	lsls	r3, r3, #28
 800c14e:	d501      	bpl.n	800c154 <_vfiprintf_r+0x34>
 800c150:	692b      	ldr	r3, [r5, #16]
 800c152:	b99b      	cbnz	r3, 800c17c <_vfiprintf_r+0x5c>
 800c154:	4629      	mov	r1, r5
 800c156:	4630      	mov	r0, r6
 800c158:	f000 f938 	bl	800c3cc <__swsetup_r>
 800c15c:	b170      	cbz	r0, 800c17c <_vfiprintf_r+0x5c>
 800c15e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c160:	07dc      	lsls	r4, r3, #31
 800c162:	d504      	bpl.n	800c16e <_vfiprintf_r+0x4e>
 800c164:	f04f 30ff 	mov.w	r0, #4294967295
 800c168:	b01d      	add	sp, #116	@ 0x74
 800c16a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c16e:	89ab      	ldrh	r3, [r5, #12]
 800c170:	0598      	lsls	r0, r3, #22
 800c172:	d4f7      	bmi.n	800c164 <_vfiprintf_r+0x44>
 800c174:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c176:	f7fe f9fb 	bl	800a570 <__retarget_lock_release_recursive>
 800c17a:	e7f3      	b.n	800c164 <_vfiprintf_r+0x44>
 800c17c:	2300      	movs	r3, #0
 800c17e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c180:	2320      	movs	r3, #32
 800c182:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c186:	f8cd 800c 	str.w	r8, [sp, #12]
 800c18a:	2330      	movs	r3, #48	@ 0x30
 800c18c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c33c <_vfiprintf_r+0x21c>
 800c190:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c194:	f04f 0901 	mov.w	r9, #1
 800c198:	4623      	mov	r3, r4
 800c19a:	469a      	mov	sl, r3
 800c19c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1a0:	b10a      	cbz	r2, 800c1a6 <_vfiprintf_r+0x86>
 800c1a2:	2a25      	cmp	r2, #37	@ 0x25
 800c1a4:	d1f9      	bne.n	800c19a <_vfiprintf_r+0x7a>
 800c1a6:	ebba 0b04 	subs.w	fp, sl, r4
 800c1aa:	d00b      	beq.n	800c1c4 <_vfiprintf_r+0xa4>
 800c1ac:	465b      	mov	r3, fp
 800c1ae:	4622      	mov	r2, r4
 800c1b0:	4629      	mov	r1, r5
 800c1b2:	4630      	mov	r0, r6
 800c1b4:	f7ff ffa2 	bl	800c0fc <__sfputs_r>
 800c1b8:	3001      	adds	r0, #1
 800c1ba:	f000 80a7 	beq.w	800c30c <_vfiprintf_r+0x1ec>
 800c1be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1c0:	445a      	add	r2, fp
 800c1c2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c1c4:	f89a 3000 	ldrb.w	r3, [sl]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	f000 809f 	beq.w	800c30c <_vfiprintf_r+0x1ec>
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	f04f 32ff 	mov.w	r2, #4294967295
 800c1d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c1d8:	f10a 0a01 	add.w	sl, sl, #1
 800c1dc:	9304      	str	r3, [sp, #16]
 800c1de:	9307      	str	r3, [sp, #28]
 800c1e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c1e4:	931a      	str	r3, [sp, #104]	@ 0x68
 800c1e6:	4654      	mov	r4, sl
 800c1e8:	2205      	movs	r2, #5
 800c1ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1ee:	4853      	ldr	r0, [pc, #332]	@ (800c33c <_vfiprintf_r+0x21c>)
 800c1f0:	f7f4 f80e 	bl	8000210 <memchr>
 800c1f4:	9a04      	ldr	r2, [sp, #16]
 800c1f6:	b9d8      	cbnz	r0, 800c230 <_vfiprintf_r+0x110>
 800c1f8:	06d1      	lsls	r1, r2, #27
 800c1fa:	bf44      	itt	mi
 800c1fc:	2320      	movmi	r3, #32
 800c1fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c202:	0713      	lsls	r3, r2, #28
 800c204:	bf44      	itt	mi
 800c206:	232b      	movmi	r3, #43	@ 0x2b
 800c208:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c20c:	f89a 3000 	ldrb.w	r3, [sl]
 800c210:	2b2a      	cmp	r3, #42	@ 0x2a
 800c212:	d015      	beq.n	800c240 <_vfiprintf_r+0x120>
 800c214:	9a07      	ldr	r2, [sp, #28]
 800c216:	4654      	mov	r4, sl
 800c218:	2000      	movs	r0, #0
 800c21a:	f04f 0c0a 	mov.w	ip, #10
 800c21e:	4621      	mov	r1, r4
 800c220:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c224:	3b30      	subs	r3, #48	@ 0x30
 800c226:	2b09      	cmp	r3, #9
 800c228:	d94b      	bls.n	800c2c2 <_vfiprintf_r+0x1a2>
 800c22a:	b1b0      	cbz	r0, 800c25a <_vfiprintf_r+0x13a>
 800c22c:	9207      	str	r2, [sp, #28]
 800c22e:	e014      	b.n	800c25a <_vfiprintf_r+0x13a>
 800c230:	eba0 0308 	sub.w	r3, r0, r8
 800c234:	fa09 f303 	lsl.w	r3, r9, r3
 800c238:	4313      	orrs	r3, r2
 800c23a:	9304      	str	r3, [sp, #16]
 800c23c:	46a2      	mov	sl, r4
 800c23e:	e7d2      	b.n	800c1e6 <_vfiprintf_r+0xc6>
 800c240:	9b03      	ldr	r3, [sp, #12]
 800c242:	1d19      	adds	r1, r3, #4
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	9103      	str	r1, [sp, #12]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	bfbb      	ittet	lt
 800c24c:	425b      	neglt	r3, r3
 800c24e:	f042 0202 	orrlt.w	r2, r2, #2
 800c252:	9307      	strge	r3, [sp, #28]
 800c254:	9307      	strlt	r3, [sp, #28]
 800c256:	bfb8      	it	lt
 800c258:	9204      	strlt	r2, [sp, #16]
 800c25a:	7823      	ldrb	r3, [r4, #0]
 800c25c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c25e:	d10a      	bne.n	800c276 <_vfiprintf_r+0x156>
 800c260:	7863      	ldrb	r3, [r4, #1]
 800c262:	2b2a      	cmp	r3, #42	@ 0x2a
 800c264:	d132      	bne.n	800c2cc <_vfiprintf_r+0x1ac>
 800c266:	9b03      	ldr	r3, [sp, #12]
 800c268:	1d1a      	adds	r2, r3, #4
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	9203      	str	r2, [sp, #12]
 800c26e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c272:	3402      	adds	r4, #2
 800c274:	9305      	str	r3, [sp, #20]
 800c276:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c34c <_vfiprintf_r+0x22c>
 800c27a:	7821      	ldrb	r1, [r4, #0]
 800c27c:	2203      	movs	r2, #3
 800c27e:	4650      	mov	r0, sl
 800c280:	f7f3 ffc6 	bl	8000210 <memchr>
 800c284:	b138      	cbz	r0, 800c296 <_vfiprintf_r+0x176>
 800c286:	9b04      	ldr	r3, [sp, #16]
 800c288:	eba0 000a 	sub.w	r0, r0, sl
 800c28c:	2240      	movs	r2, #64	@ 0x40
 800c28e:	4082      	lsls	r2, r0
 800c290:	4313      	orrs	r3, r2
 800c292:	3401      	adds	r4, #1
 800c294:	9304      	str	r3, [sp, #16]
 800c296:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c29a:	4829      	ldr	r0, [pc, #164]	@ (800c340 <_vfiprintf_r+0x220>)
 800c29c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c2a0:	2206      	movs	r2, #6
 800c2a2:	f7f3 ffb5 	bl	8000210 <memchr>
 800c2a6:	2800      	cmp	r0, #0
 800c2a8:	d03f      	beq.n	800c32a <_vfiprintf_r+0x20a>
 800c2aa:	4b26      	ldr	r3, [pc, #152]	@ (800c344 <_vfiprintf_r+0x224>)
 800c2ac:	bb1b      	cbnz	r3, 800c2f6 <_vfiprintf_r+0x1d6>
 800c2ae:	9b03      	ldr	r3, [sp, #12]
 800c2b0:	3307      	adds	r3, #7
 800c2b2:	f023 0307 	bic.w	r3, r3, #7
 800c2b6:	3308      	adds	r3, #8
 800c2b8:	9303      	str	r3, [sp, #12]
 800c2ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2bc:	443b      	add	r3, r7
 800c2be:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2c0:	e76a      	b.n	800c198 <_vfiprintf_r+0x78>
 800c2c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c2c6:	460c      	mov	r4, r1
 800c2c8:	2001      	movs	r0, #1
 800c2ca:	e7a8      	b.n	800c21e <_vfiprintf_r+0xfe>
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	3401      	adds	r4, #1
 800c2d0:	9305      	str	r3, [sp, #20]
 800c2d2:	4619      	mov	r1, r3
 800c2d4:	f04f 0c0a 	mov.w	ip, #10
 800c2d8:	4620      	mov	r0, r4
 800c2da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c2de:	3a30      	subs	r2, #48	@ 0x30
 800c2e0:	2a09      	cmp	r2, #9
 800c2e2:	d903      	bls.n	800c2ec <_vfiprintf_r+0x1cc>
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d0c6      	beq.n	800c276 <_vfiprintf_r+0x156>
 800c2e8:	9105      	str	r1, [sp, #20]
 800c2ea:	e7c4      	b.n	800c276 <_vfiprintf_r+0x156>
 800c2ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800c2f0:	4604      	mov	r4, r0
 800c2f2:	2301      	movs	r3, #1
 800c2f4:	e7f0      	b.n	800c2d8 <_vfiprintf_r+0x1b8>
 800c2f6:	ab03      	add	r3, sp, #12
 800c2f8:	9300      	str	r3, [sp, #0]
 800c2fa:	462a      	mov	r2, r5
 800c2fc:	4b12      	ldr	r3, [pc, #72]	@ (800c348 <_vfiprintf_r+0x228>)
 800c2fe:	a904      	add	r1, sp, #16
 800c300:	4630      	mov	r0, r6
 800c302:	f7fd fbd9 	bl	8009ab8 <_printf_float>
 800c306:	4607      	mov	r7, r0
 800c308:	1c78      	adds	r0, r7, #1
 800c30a:	d1d6      	bne.n	800c2ba <_vfiprintf_r+0x19a>
 800c30c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c30e:	07d9      	lsls	r1, r3, #31
 800c310:	d405      	bmi.n	800c31e <_vfiprintf_r+0x1fe>
 800c312:	89ab      	ldrh	r3, [r5, #12]
 800c314:	059a      	lsls	r2, r3, #22
 800c316:	d402      	bmi.n	800c31e <_vfiprintf_r+0x1fe>
 800c318:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c31a:	f7fe f929 	bl	800a570 <__retarget_lock_release_recursive>
 800c31e:	89ab      	ldrh	r3, [r5, #12]
 800c320:	065b      	lsls	r3, r3, #25
 800c322:	f53f af1f 	bmi.w	800c164 <_vfiprintf_r+0x44>
 800c326:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c328:	e71e      	b.n	800c168 <_vfiprintf_r+0x48>
 800c32a:	ab03      	add	r3, sp, #12
 800c32c:	9300      	str	r3, [sp, #0]
 800c32e:	462a      	mov	r2, r5
 800c330:	4b05      	ldr	r3, [pc, #20]	@ (800c348 <_vfiprintf_r+0x228>)
 800c332:	a904      	add	r1, sp, #16
 800c334:	4630      	mov	r0, r6
 800c336:	f7fd fe57 	bl	8009fe8 <_printf_i>
 800c33a:	e7e4      	b.n	800c306 <_vfiprintf_r+0x1e6>
 800c33c:	0800c9c8 	.word	0x0800c9c8
 800c340:	0800c9d2 	.word	0x0800c9d2
 800c344:	08009ab9 	.word	0x08009ab9
 800c348:	0800c0fd 	.word	0x0800c0fd
 800c34c:	0800c9ce 	.word	0x0800c9ce

0800c350 <__swbuf_r>:
 800c350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c352:	460e      	mov	r6, r1
 800c354:	4614      	mov	r4, r2
 800c356:	4605      	mov	r5, r0
 800c358:	b118      	cbz	r0, 800c362 <__swbuf_r+0x12>
 800c35a:	6a03      	ldr	r3, [r0, #32]
 800c35c:	b90b      	cbnz	r3, 800c362 <__swbuf_r+0x12>
 800c35e:	f7fd ffef 	bl	800a340 <__sinit>
 800c362:	69a3      	ldr	r3, [r4, #24]
 800c364:	60a3      	str	r3, [r4, #8]
 800c366:	89a3      	ldrh	r3, [r4, #12]
 800c368:	071a      	lsls	r2, r3, #28
 800c36a:	d501      	bpl.n	800c370 <__swbuf_r+0x20>
 800c36c:	6923      	ldr	r3, [r4, #16]
 800c36e:	b943      	cbnz	r3, 800c382 <__swbuf_r+0x32>
 800c370:	4621      	mov	r1, r4
 800c372:	4628      	mov	r0, r5
 800c374:	f000 f82a 	bl	800c3cc <__swsetup_r>
 800c378:	b118      	cbz	r0, 800c382 <__swbuf_r+0x32>
 800c37a:	f04f 37ff 	mov.w	r7, #4294967295
 800c37e:	4638      	mov	r0, r7
 800c380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c382:	6823      	ldr	r3, [r4, #0]
 800c384:	6922      	ldr	r2, [r4, #16]
 800c386:	1a98      	subs	r0, r3, r2
 800c388:	6963      	ldr	r3, [r4, #20]
 800c38a:	b2f6      	uxtb	r6, r6
 800c38c:	4283      	cmp	r3, r0
 800c38e:	4637      	mov	r7, r6
 800c390:	dc05      	bgt.n	800c39e <__swbuf_r+0x4e>
 800c392:	4621      	mov	r1, r4
 800c394:	4628      	mov	r0, r5
 800c396:	f7ff fd99 	bl	800becc <_fflush_r>
 800c39a:	2800      	cmp	r0, #0
 800c39c:	d1ed      	bne.n	800c37a <__swbuf_r+0x2a>
 800c39e:	68a3      	ldr	r3, [r4, #8]
 800c3a0:	3b01      	subs	r3, #1
 800c3a2:	60a3      	str	r3, [r4, #8]
 800c3a4:	6823      	ldr	r3, [r4, #0]
 800c3a6:	1c5a      	adds	r2, r3, #1
 800c3a8:	6022      	str	r2, [r4, #0]
 800c3aa:	701e      	strb	r6, [r3, #0]
 800c3ac:	6962      	ldr	r2, [r4, #20]
 800c3ae:	1c43      	adds	r3, r0, #1
 800c3b0:	429a      	cmp	r2, r3
 800c3b2:	d004      	beq.n	800c3be <__swbuf_r+0x6e>
 800c3b4:	89a3      	ldrh	r3, [r4, #12]
 800c3b6:	07db      	lsls	r3, r3, #31
 800c3b8:	d5e1      	bpl.n	800c37e <__swbuf_r+0x2e>
 800c3ba:	2e0a      	cmp	r6, #10
 800c3bc:	d1df      	bne.n	800c37e <__swbuf_r+0x2e>
 800c3be:	4621      	mov	r1, r4
 800c3c0:	4628      	mov	r0, r5
 800c3c2:	f7ff fd83 	bl	800becc <_fflush_r>
 800c3c6:	2800      	cmp	r0, #0
 800c3c8:	d0d9      	beq.n	800c37e <__swbuf_r+0x2e>
 800c3ca:	e7d6      	b.n	800c37a <__swbuf_r+0x2a>

0800c3cc <__swsetup_r>:
 800c3cc:	b538      	push	{r3, r4, r5, lr}
 800c3ce:	4b29      	ldr	r3, [pc, #164]	@ (800c474 <__swsetup_r+0xa8>)
 800c3d0:	4605      	mov	r5, r0
 800c3d2:	6818      	ldr	r0, [r3, #0]
 800c3d4:	460c      	mov	r4, r1
 800c3d6:	b118      	cbz	r0, 800c3e0 <__swsetup_r+0x14>
 800c3d8:	6a03      	ldr	r3, [r0, #32]
 800c3da:	b90b      	cbnz	r3, 800c3e0 <__swsetup_r+0x14>
 800c3dc:	f7fd ffb0 	bl	800a340 <__sinit>
 800c3e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3e4:	0719      	lsls	r1, r3, #28
 800c3e6:	d422      	bmi.n	800c42e <__swsetup_r+0x62>
 800c3e8:	06da      	lsls	r2, r3, #27
 800c3ea:	d407      	bmi.n	800c3fc <__swsetup_r+0x30>
 800c3ec:	2209      	movs	r2, #9
 800c3ee:	602a      	str	r2, [r5, #0]
 800c3f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3f4:	81a3      	strh	r3, [r4, #12]
 800c3f6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3fa:	e033      	b.n	800c464 <__swsetup_r+0x98>
 800c3fc:	0758      	lsls	r0, r3, #29
 800c3fe:	d512      	bpl.n	800c426 <__swsetup_r+0x5a>
 800c400:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c402:	b141      	cbz	r1, 800c416 <__swsetup_r+0x4a>
 800c404:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c408:	4299      	cmp	r1, r3
 800c40a:	d002      	beq.n	800c412 <__swsetup_r+0x46>
 800c40c:	4628      	mov	r0, r5
 800c40e:	f7fe feff 	bl	800b210 <_free_r>
 800c412:	2300      	movs	r3, #0
 800c414:	6363      	str	r3, [r4, #52]	@ 0x34
 800c416:	89a3      	ldrh	r3, [r4, #12]
 800c418:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c41c:	81a3      	strh	r3, [r4, #12]
 800c41e:	2300      	movs	r3, #0
 800c420:	6063      	str	r3, [r4, #4]
 800c422:	6923      	ldr	r3, [r4, #16]
 800c424:	6023      	str	r3, [r4, #0]
 800c426:	89a3      	ldrh	r3, [r4, #12]
 800c428:	f043 0308 	orr.w	r3, r3, #8
 800c42c:	81a3      	strh	r3, [r4, #12]
 800c42e:	6923      	ldr	r3, [r4, #16]
 800c430:	b94b      	cbnz	r3, 800c446 <__swsetup_r+0x7a>
 800c432:	89a3      	ldrh	r3, [r4, #12]
 800c434:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c438:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c43c:	d003      	beq.n	800c446 <__swsetup_r+0x7a>
 800c43e:	4621      	mov	r1, r4
 800c440:	4628      	mov	r0, r5
 800c442:	f000 f883 	bl	800c54c <__smakebuf_r>
 800c446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c44a:	f013 0201 	ands.w	r2, r3, #1
 800c44e:	d00a      	beq.n	800c466 <__swsetup_r+0x9a>
 800c450:	2200      	movs	r2, #0
 800c452:	60a2      	str	r2, [r4, #8]
 800c454:	6962      	ldr	r2, [r4, #20]
 800c456:	4252      	negs	r2, r2
 800c458:	61a2      	str	r2, [r4, #24]
 800c45a:	6922      	ldr	r2, [r4, #16]
 800c45c:	b942      	cbnz	r2, 800c470 <__swsetup_r+0xa4>
 800c45e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c462:	d1c5      	bne.n	800c3f0 <__swsetup_r+0x24>
 800c464:	bd38      	pop	{r3, r4, r5, pc}
 800c466:	0799      	lsls	r1, r3, #30
 800c468:	bf58      	it	pl
 800c46a:	6962      	ldrpl	r2, [r4, #20]
 800c46c:	60a2      	str	r2, [r4, #8]
 800c46e:	e7f4      	b.n	800c45a <__swsetup_r+0x8e>
 800c470:	2000      	movs	r0, #0
 800c472:	e7f7      	b.n	800c464 <__swsetup_r+0x98>
 800c474:	20000080 	.word	0x20000080

0800c478 <_raise_r>:
 800c478:	291f      	cmp	r1, #31
 800c47a:	b538      	push	{r3, r4, r5, lr}
 800c47c:	4605      	mov	r5, r0
 800c47e:	460c      	mov	r4, r1
 800c480:	d904      	bls.n	800c48c <_raise_r+0x14>
 800c482:	2316      	movs	r3, #22
 800c484:	6003      	str	r3, [r0, #0]
 800c486:	f04f 30ff 	mov.w	r0, #4294967295
 800c48a:	bd38      	pop	{r3, r4, r5, pc}
 800c48c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c48e:	b112      	cbz	r2, 800c496 <_raise_r+0x1e>
 800c490:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c494:	b94b      	cbnz	r3, 800c4aa <_raise_r+0x32>
 800c496:	4628      	mov	r0, r5
 800c498:	f000 f830 	bl	800c4fc <_getpid_r>
 800c49c:	4622      	mov	r2, r4
 800c49e:	4601      	mov	r1, r0
 800c4a0:	4628      	mov	r0, r5
 800c4a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4a6:	f000 b817 	b.w	800c4d8 <_kill_r>
 800c4aa:	2b01      	cmp	r3, #1
 800c4ac:	d00a      	beq.n	800c4c4 <_raise_r+0x4c>
 800c4ae:	1c59      	adds	r1, r3, #1
 800c4b0:	d103      	bne.n	800c4ba <_raise_r+0x42>
 800c4b2:	2316      	movs	r3, #22
 800c4b4:	6003      	str	r3, [r0, #0]
 800c4b6:	2001      	movs	r0, #1
 800c4b8:	e7e7      	b.n	800c48a <_raise_r+0x12>
 800c4ba:	2100      	movs	r1, #0
 800c4bc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c4c0:	4620      	mov	r0, r4
 800c4c2:	4798      	blx	r3
 800c4c4:	2000      	movs	r0, #0
 800c4c6:	e7e0      	b.n	800c48a <_raise_r+0x12>

0800c4c8 <raise>:
 800c4c8:	4b02      	ldr	r3, [pc, #8]	@ (800c4d4 <raise+0xc>)
 800c4ca:	4601      	mov	r1, r0
 800c4cc:	6818      	ldr	r0, [r3, #0]
 800c4ce:	f7ff bfd3 	b.w	800c478 <_raise_r>
 800c4d2:	bf00      	nop
 800c4d4:	20000080 	.word	0x20000080

0800c4d8 <_kill_r>:
 800c4d8:	b538      	push	{r3, r4, r5, lr}
 800c4da:	4d07      	ldr	r5, [pc, #28]	@ (800c4f8 <_kill_r+0x20>)
 800c4dc:	2300      	movs	r3, #0
 800c4de:	4604      	mov	r4, r0
 800c4e0:	4608      	mov	r0, r1
 800c4e2:	4611      	mov	r1, r2
 800c4e4:	602b      	str	r3, [r5, #0]
 800c4e6:	f7fd f8c9 	bl	800967c <_kill>
 800c4ea:	1c43      	adds	r3, r0, #1
 800c4ec:	d102      	bne.n	800c4f4 <_kill_r+0x1c>
 800c4ee:	682b      	ldr	r3, [r5, #0]
 800c4f0:	b103      	cbz	r3, 800c4f4 <_kill_r+0x1c>
 800c4f2:	6023      	str	r3, [r4, #0]
 800c4f4:	bd38      	pop	{r3, r4, r5, pc}
 800c4f6:	bf00      	nop
 800c4f8:	20000cd0 	.word	0x20000cd0

0800c4fc <_getpid_r>:
 800c4fc:	f7fd b8b6 	b.w	800966c <_getpid>

0800c500 <__swhatbuf_r>:
 800c500:	b570      	push	{r4, r5, r6, lr}
 800c502:	460c      	mov	r4, r1
 800c504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c508:	2900      	cmp	r1, #0
 800c50a:	b096      	sub	sp, #88	@ 0x58
 800c50c:	4615      	mov	r5, r2
 800c50e:	461e      	mov	r6, r3
 800c510:	da0d      	bge.n	800c52e <__swhatbuf_r+0x2e>
 800c512:	89a3      	ldrh	r3, [r4, #12]
 800c514:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c518:	f04f 0100 	mov.w	r1, #0
 800c51c:	bf14      	ite	ne
 800c51e:	2340      	movne	r3, #64	@ 0x40
 800c520:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c524:	2000      	movs	r0, #0
 800c526:	6031      	str	r1, [r6, #0]
 800c528:	602b      	str	r3, [r5, #0]
 800c52a:	b016      	add	sp, #88	@ 0x58
 800c52c:	bd70      	pop	{r4, r5, r6, pc}
 800c52e:	466a      	mov	r2, sp
 800c530:	f000 f848 	bl	800c5c4 <_fstat_r>
 800c534:	2800      	cmp	r0, #0
 800c536:	dbec      	blt.n	800c512 <__swhatbuf_r+0x12>
 800c538:	9901      	ldr	r1, [sp, #4]
 800c53a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c53e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c542:	4259      	negs	r1, r3
 800c544:	4159      	adcs	r1, r3
 800c546:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c54a:	e7eb      	b.n	800c524 <__swhatbuf_r+0x24>

0800c54c <__smakebuf_r>:
 800c54c:	898b      	ldrh	r3, [r1, #12]
 800c54e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c550:	079d      	lsls	r5, r3, #30
 800c552:	4606      	mov	r6, r0
 800c554:	460c      	mov	r4, r1
 800c556:	d507      	bpl.n	800c568 <__smakebuf_r+0x1c>
 800c558:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c55c:	6023      	str	r3, [r4, #0]
 800c55e:	6123      	str	r3, [r4, #16]
 800c560:	2301      	movs	r3, #1
 800c562:	6163      	str	r3, [r4, #20]
 800c564:	b003      	add	sp, #12
 800c566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c568:	ab01      	add	r3, sp, #4
 800c56a:	466a      	mov	r2, sp
 800c56c:	f7ff ffc8 	bl	800c500 <__swhatbuf_r>
 800c570:	9f00      	ldr	r7, [sp, #0]
 800c572:	4605      	mov	r5, r0
 800c574:	4639      	mov	r1, r7
 800c576:	4630      	mov	r0, r6
 800c578:	f7fe febe 	bl	800b2f8 <_malloc_r>
 800c57c:	b948      	cbnz	r0, 800c592 <__smakebuf_r+0x46>
 800c57e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c582:	059a      	lsls	r2, r3, #22
 800c584:	d4ee      	bmi.n	800c564 <__smakebuf_r+0x18>
 800c586:	f023 0303 	bic.w	r3, r3, #3
 800c58a:	f043 0302 	orr.w	r3, r3, #2
 800c58e:	81a3      	strh	r3, [r4, #12]
 800c590:	e7e2      	b.n	800c558 <__smakebuf_r+0xc>
 800c592:	89a3      	ldrh	r3, [r4, #12]
 800c594:	6020      	str	r0, [r4, #0]
 800c596:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c59a:	81a3      	strh	r3, [r4, #12]
 800c59c:	9b01      	ldr	r3, [sp, #4]
 800c59e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c5a2:	b15b      	cbz	r3, 800c5bc <__smakebuf_r+0x70>
 800c5a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c5a8:	4630      	mov	r0, r6
 800c5aa:	f000 f81d 	bl	800c5e8 <_isatty_r>
 800c5ae:	b128      	cbz	r0, 800c5bc <__smakebuf_r+0x70>
 800c5b0:	89a3      	ldrh	r3, [r4, #12]
 800c5b2:	f023 0303 	bic.w	r3, r3, #3
 800c5b6:	f043 0301 	orr.w	r3, r3, #1
 800c5ba:	81a3      	strh	r3, [r4, #12]
 800c5bc:	89a3      	ldrh	r3, [r4, #12]
 800c5be:	431d      	orrs	r5, r3
 800c5c0:	81a5      	strh	r5, [r4, #12]
 800c5c2:	e7cf      	b.n	800c564 <__smakebuf_r+0x18>

0800c5c4 <_fstat_r>:
 800c5c4:	b538      	push	{r3, r4, r5, lr}
 800c5c6:	4d07      	ldr	r5, [pc, #28]	@ (800c5e4 <_fstat_r+0x20>)
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	4604      	mov	r4, r0
 800c5cc:	4608      	mov	r0, r1
 800c5ce:	4611      	mov	r1, r2
 800c5d0:	602b      	str	r3, [r5, #0]
 800c5d2:	f7fd f8b3 	bl	800973c <_fstat>
 800c5d6:	1c43      	adds	r3, r0, #1
 800c5d8:	d102      	bne.n	800c5e0 <_fstat_r+0x1c>
 800c5da:	682b      	ldr	r3, [r5, #0]
 800c5dc:	b103      	cbz	r3, 800c5e0 <_fstat_r+0x1c>
 800c5de:	6023      	str	r3, [r4, #0]
 800c5e0:	bd38      	pop	{r3, r4, r5, pc}
 800c5e2:	bf00      	nop
 800c5e4:	20000cd0 	.word	0x20000cd0

0800c5e8 <_isatty_r>:
 800c5e8:	b538      	push	{r3, r4, r5, lr}
 800c5ea:	4d06      	ldr	r5, [pc, #24]	@ (800c604 <_isatty_r+0x1c>)
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	4604      	mov	r4, r0
 800c5f0:	4608      	mov	r0, r1
 800c5f2:	602b      	str	r3, [r5, #0]
 800c5f4:	f7fd f8b2 	bl	800975c <_isatty>
 800c5f8:	1c43      	adds	r3, r0, #1
 800c5fa:	d102      	bne.n	800c602 <_isatty_r+0x1a>
 800c5fc:	682b      	ldr	r3, [r5, #0]
 800c5fe:	b103      	cbz	r3, 800c602 <_isatty_r+0x1a>
 800c600:	6023      	str	r3, [r4, #0]
 800c602:	bd38      	pop	{r3, r4, r5, pc}
 800c604:	20000cd0 	.word	0x20000cd0

0800c608 <_init>:
 800c608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c60a:	bf00      	nop
 800c60c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c60e:	bc08      	pop	{r3}
 800c610:	469e      	mov	lr, r3
 800c612:	4770      	bx	lr

0800c614 <_fini>:
 800c614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c616:	bf00      	nop
 800c618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c61a:	bc08      	pop	{r3}
 800c61c:	469e      	mov	lr, r3
 800c61e:	4770      	bx	lr
