library ieee;
	use std_logic_1164.all;
	
entity test_control_img is
	port(
		clk : in std_logic;
		fila,columna : out integer range 0 to 1023
	);
end entity;

architecture arch of test_control_img is

begin
	process (clk)
		fila_int,columna_int:integer range 0 to 1023;
	begin
		if rising_edge(clk) then
			columna_int:=columna_int+1;
			if columna_int=800 then
				fila_int:=fila_int+1;
				columna_int:=0;
				if fila_int=525 then
					fila_int:=0;
				end if;
			end if;
		end if;
		fila<=fila_int;
		columna<=columna_int;
	end process;
end;