# Day 26 â€“ Parallel-In Parallel-Out (PIPO) Register

ğŸ“… 50-Day Verilog HDL Challenge  
ğŸ“ Folder: Day-26_PIPO_Register  
ğŸ› ï¸ Tool: Xilinx Vivado  
âœï¸ Modeling Style: Behavioral

---

## âœ… Description

This Verilog module implements a **Parallel-In Parallel-Out (PIPO) Register**, which stores 4-bit data in parallel and outputs it in parallel. The value is loaded on each rising clock edge.

ğŸŸ¢ Used in:
- Data buffers
- CPU register files
- Temporary storage units

---

## ğŸ§ª Simulation

Simulation with a testbench verifies correct parallel data capture and output behavior under a clock and reset signal.

---

## ğŸ“‚ Files Included

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
