Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Mon Sep 15 10:41:44 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_sj_impl_1.twr lab3_sj_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 91.2176%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i0/Q                           |          No required time
iActive__i1/Q                           |          No required time
iActive__i3/Q                           |          No required time
iActive__i2/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{clocker/counter_90__i15/SR   clocker/counter_90__i16/SR}                           
                                        |           No arrival time
{clocker/counter_90__i13/SR   clocker/counter_90__i14/SR}                           
                                        |           No arrival time
{clocker/counter_90__i29/SR   clocker/counter_90__i30/SR}                           
                                        |           No arrival time
{clocker/counter_90__i11/SR   clocker/counter_90__i12/SR}                           
                                        |           No arrival time
{clocker/counter_90__i27/SR   clocker/counter_90__i28/SR}                           
                                        |           No arrival time
{clocker/counter_90__i9/SR   clocker/counter_90__i10/SR}                           
                                        |           No arrival time
{clocker/counter_90__i7/SR   clocker/counter_90__i8/SR}                           
                                        |           No arrival time
{clocker/counter_90__i5/SR   clocker/counter_90__i6/SR}                           
                                        |           No arrival time
{clocker/counter_90__i3/SR   clocker/counter_90__i4/SR}                           
                                        |           No arrival time
{clocker/counter_90__i25/SR   clocker/counter_90__i26/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        27
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
colunstable[0]                          |                     input
colunstable[1]                          |                     input
colunstable[2]                          |                     input
colunstable[3]                          |                     input
reset                                   |                     input
debugger                                |                    output
segout[0]                               |                    output
segout[1]                               |                    output
segout[2]                               |                    output
segout[3]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
keypad/i453_3_lut_4_lut/A	->	keypad/i453_3_lut_4_lut/Z

++++ Loop2
keypad/i449_3_lut_4_lut/A	->	keypad/i449_3_lut_4_lut/Z

++++ Loop3
keypad/i451_3_lut_4_lut/A	->	keypad/i451_3_lut_4_lut/Z

++++ Loop4
keypad/i447_3_lut_4_lut/A	->	keypad/i447_3_lut_4_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          38.672 ns |         25.859 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}              
                                         |    2.995 ns 
{pressedcountstart_i0_i20/SP   pressedcountstart_i0_i21/SP}              
                                         |    2.995 ns 
{pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}              
                                         |    3.074 ns 
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}              
                                         |    3.074 ns 
{pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}              
                                         |    3.589 ns 
{pressedcountstart_i0_i1/SP   pressedcountstart_i0_i0/SP}              
                                         |    3.589 ns 
{pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}              
                                         |    3.589 ns 
{pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}              
                                         |    3.589 ns 
{pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}              
                                         |    3.589 ns 
{pressedcountstart_i0_i15/SP   pressedcountstart_i0_i14/SP}              
                                         |    3.589 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_90__i16/Q  (SLICE_R9C9A)
Path End         : {pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}  (SLICE_R11C10C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 83.4% (route), 16.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 2.994 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i16/CK->clocker/counter_90__i16/Q
                                          SLICE_R9C9A        CLK_TO_Q1_DELAY     1.388                  6.887  28      
keypad/counter[16]                                           NET DELAY           4.005                 10.892  28      
keypad/i863_2_lut/B->keypad/i863_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 11.341  5       
keypad/row_c_3                                               NET DELAY           3.278                 14.619  5       
keypad/i1685_4_lut/B->keypad/i1685_4_lut/Z
                                          SLICE_R14C5C       D0_TO_F0_DELAY      0.449                 15.068  1       
keypad/n2415                                                 NET DELAY           3.027                 18.095  1       
keypad/i1_4_lut_adj_3/A->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R16C5B       C1_TO_F1_DELAY      0.449                 18.544  3       
colsyncer/n4_adj_1                                           NET DELAY           2.432                 20.976  3       
keypad/i1670_4_lut/D->keypad/i1670_4_lut/Z
                                          SLICE_R16C5B       C0_TO_F0_DELAY      0.449                 21.425  1       
keypad/n2448                                                 NET DELAY           2.168                 23.593  1       
keypad/i539_4_lut/A->keypad/i539_4_lut/Z  SLICE_R16C5C       D0_TO_F0_DELAY      0.476                 24.069  1       
keypad/n1327                                                 NET DELAY           0.304                 24.373  1       
keypad/i545_4_lut/A->keypad/i545_4_lut/Z  SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 24.849  1       
keypad/n1333                                                 NET DELAY           0.304                 25.153  1       
keypad/i4_4_lut/B->keypad/i4_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 25.602  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 28.034  4       
keypad/i449_3_lut_4_lut/B->keypad/i449_3_lut_4_lut/Z
                                          SLICE_R15C5B       C1_TO_F1_DELAY      0.449                 28.483  2       
keypad/pressedarr[1]                                         NET DELAY           2.485                 30.968  2       
keypad/i3_4_lut_adj_9/C->keypad/i3_4_lut_adj_9/Z
                                          SLICE_R16C6A       B0_TO_F0_DELAY      0.449                 31.417  5       
keypad/pressed                                               NET DELAY           3.873                 35.290  5       
i2_3_lut_adj_23/C->i2_3_lut_adj_23/Z      SLICE_R11C9B       D0_TO_F0_DELAY      0.449                 35.739  3       
n143                                                         NET DELAY           3.278                 39.017  3       
i2_3_lut/B->i2_3_lut/Z                    SLICE_R17C9C       D1_TO_F1_DELAY      0.449                 39.466  16      
n531                                                         NET DELAY           4.507                 43.973  16      
{pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}
                                                             ENDPOINT            0.000                 43.973  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i31/CK   pressedcountstart_i0_i30/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(43.972)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.994  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i16/Q  (SLICE_R9C9A)
Path End         : {pressedcountstart_i0_i20/SP   pressedcountstart_i0_i21/SP}  (SLICE_R11C10B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 83.4% (route), 16.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 2.994 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i16/CK->clocker/counter_90__i16/Q
                                          SLICE_R9C9A        CLK_TO_Q1_DELAY     1.388                  6.887  28      
keypad/counter[16]                                           NET DELAY           4.005                 10.892  28      
keypad/i863_2_lut/B->keypad/i863_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 11.341  5       
keypad/row_c_3                                               NET DELAY           3.278                 14.619  5       
keypad/i1685_4_lut/B->keypad/i1685_4_lut/Z
                                          SLICE_R14C5C       D0_TO_F0_DELAY      0.449                 15.068  1       
keypad/n2415                                                 NET DELAY           3.027                 18.095  1       
keypad/i1_4_lut_adj_3/A->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R16C5B       C1_TO_F1_DELAY      0.449                 18.544  3       
colsyncer/n4_adj_1                                           NET DELAY           2.432                 20.976  3       
keypad/i1670_4_lut/D->keypad/i1670_4_lut/Z
                                          SLICE_R16C5B       C0_TO_F0_DELAY      0.449                 21.425  1       
keypad/n2448                                                 NET DELAY           2.168                 23.593  1       
keypad/i539_4_lut/A->keypad/i539_4_lut/Z  SLICE_R16C5C       D0_TO_F0_DELAY      0.476                 24.069  1       
keypad/n1327                                                 NET DELAY           0.304                 24.373  1       
keypad/i545_4_lut/A->keypad/i545_4_lut/Z  SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 24.849  1       
keypad/n1333                                                 NET DELAY           0.304                 25.153  1       
keypad/i4_4_lut/B->keypad/i4_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 25.602  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 28.034  4       
keypad/i449_3_lut_4_lut/B->keypad/i449_3_lut_4_lut/Z
                                          SLICE_R15C5B       C1_TO_F1_DELAY      0.449                 28.483  2       
keypad/pressedarr[1]                                         NET DELAY           2.485                 30.968  2       
keypad/i3_4_lut_adj_9/C->keypad/i3_4_lut_adj_9/Z
                                          SLICE_R16C6A       B0_TO_F0_DELAY      0.449                 31.417  5       
keypad/pressed                                               NET DELAY           3.873                 35.290  5       
i2_3_lut_adj_23/C->i2_3_lut_adj_23/Z      SLICE_R11C9B       D0_TO_F0_DELAY      0.449                 35.739  3       
n143                                                         NET DELAY           3.278                 39.017  3       
i2_3_lut/B->i2_3_lut/Z                    SLICE_R17C9C       D1_TO_F1_DELAY      0.449                 39.466  16      
n531                                                         NET DELAY           4.507                 43.973  16      
{pressedcountstart_i0_i20/SP   pressedcountstart_i0_i21/SP}
                                                             ENDPOINT            0.000                 43.973  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i20/CK   pressedcountstart_i0_i21/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(43.972)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.994  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i16/Q  (SLICE_R9C9A)
Path End         : {pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}  (SLICE_R12C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 83.4% (route), 16.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.073 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i16/CK->clocker/counter_90__i16/Q
                                          SLICE_R9C9A        CLK_TO_Q1_DELAY     1.388                  6.887  28      
keypad/counter[16]                                           NET DELAY           4.005                 10.892  28      
keypad/i863_2_lut/B->keypad/i863_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 11.341  5       
keypad/row_c_3                                               NET DELAY           3.278                 14.619  5       
keypad/i1685_4_lut/B->keypad/i1685_4_lut/Z
                                          SLICE_R14C5C       D0_TO_F0_DELAY      0.449                 15.068  1       
keypad/n2415                                                 NET DELAY           3.027                 18.095  1       
keypad/i1_4_lut_adj_3/A->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R16C5B       C1_TO_F1_DELAY      0.449                 18.544  3       
colsyncer/n4_adj_1                                           NET DELAY           2.432                 20.976  3       
keypad/i1670_4_lut/D->keypad/i1670_4_lut/Z
                                          SLICE_R16C5B       C0_TO_F0_DELAY      0.449                 21.425  1       
keypad/n2448                                                 NET DELAY           2.168                 23.593  1       
keypad/i539_4_lut/A->keypad/i539_4_lut/Z  SLICE_R16C5C       D0_TO_F0_DELAY      0.476                 24.069  1       
keypad/n1327                                                 NET DELAY           0.304                 24.373  1       
keypad/i545_4_lut/A->keypad/i545_4_lut/Z  SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 24.849  1       
keypad/n1333                                                 NET DELAY           0.304                 25.153  1       
keypad/i4_4_lut/B->keypad/i4_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 25.602  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 28.034  4       
keypad/i449_3_lut_4_lut/B->keypad/i449_3_lut_4_lut/Z
                                          SLICE_R15C5B       C1_TO_F1_DELAY      0.449                 28.483  2       
keypad/pressedarr[1]                                         NET DELAY           2.485                 30.968  2       
keypad/i3_4_lut_adj_9/C->keypad/i3_4_lut_adj_9/Z
                                          SLICE_R16C6A       B0_TO_F0_DELAY      0.449                 31.417  5       
keypad/pressed                                               NET DELAY           3.873                 35.290  5       
i2_3_lut_adj_23/C->i2_3_lut_adj_23/Z      SLICE_R11C9B       D0_TO_F0_DELAY      0.449                 35.739  3       
n143                                                         NET DELAY           3.278                 39.017  3       
i2_3_lut/B->i2_3_lut/Z                    SLICE_R17C9C       D1_TO_F1_DELAY      0.449                 39.466  16      
n531                                                         NET DELAY           4.428                 43.894  16      
{pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}
                                                             ENDPOINT            0.000                 43.894  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i25/CK   pressedcountstart_i0_i24/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(43.893)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.073  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i16/Q  (SLICE_R9C9A)
Path End         : {pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}  (SLICE_R12C10B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 83.4% (route), 16.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.073 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i16/CK->clocker/counter_90__i16/Q
                                          SLICE_R9C9A        CLK_TO_Q1_DELAY     1.388                  6.887  28      
keypad/counter[16]                                           NET DELAY           4.005                 10.892  28      
keypad/i863_2_lut/B->keypad/i863_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 11.341  5       
keypad/row_c_3                                               NET DELAY           3.278                 14.619  5       
keypad/i1685_4_lut/B->keypad/i1685_4_lut/Z
                                          SLICE_R14C5C       D0_TO_F0_DELAY      0.449                 15.068  1       
keypad/n2415                                                 NET DELAY           3.027                 18.095  1       
keypad/i1_4_lut_adj_3/A->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R16C5B       C1_TO_F1_DELAY      0.449                 18.544  3       
colsyncer/n4_adj_1                                           NET DELAY           2.432                 20.976  3       
keypad/i1670_4_lut/D->keypad/i1670_4_lut/Z
                                          SLICE_R16C5B       C0_TO_F0_DELAY      0.449                 21.425  1       
keypad/n2448                                                 NET DELAY           2.168                 23.593  1       
keypad/i539_4_lut/A->keypad/i539_4_lut/Z  SLICE_R16C5C       D0_TO_F0_DELAY      0.476                 24.069  1       
keypad/n1327                                                 NET DELAY           0.304                 24.373  1       
keypad/i545_4_lut/A->keypad/i545_4_lut/Z  SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 24.849  1       
keypad/n1333                                                 NET DELAY           0.304                 25.153  1       
keypad/i4_4_lut/B->keypad/i4_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 25.602  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 28.034  4       
keypad/i449_3_lut_4_lut/B->keypad/i449_3_lut_4_lut/Z
                                          SLICE_R15C5B       C1_TO_F1_DELAY      0.449                 28.483  2       
keypad/pressedarr[1]                                         NET DELAY           2.485                 30.968  2       
keypad/i3_4_lut_adj_9/C->keypad/i3_4_lut_adj_9/Z
                                          SLICE_R16C6A       B0_TO_F0_DELAY      0.449                 31.417  5       
keypad/pressed                                               NET DELAY           3.873                 35.290  5       
i2_3_lut_adj_23/C->i2_3_lut_adj_23/Z      SLICE_R11C9B       D0_TO_F0_DELAY      0.449                 35.739  3       
n143                                                         NET DELAY           3.278                 39.017  3       
i2_3_lut/B->i2_3_lut/Z                    SLICE_R17C9C       D1_TO_F1_DELAY      0.449                 39.466  16      
n531                                                         NET DELAY           4.428                 43.894  16      
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}
                                                             ENDPOINT            0.000                 43.894  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i29/CK   pressedcountstart_i0_i28/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(43.893)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.073  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i16/Q  (SLICE_R9C9A)
Path End         : {pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}  (SLICE_R13C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 83.2% (route), 16.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.588 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i16/CK->clocker/counter_90__i16/Q
                                          SLICE_R9C9A        CLK_TO_Q1_DELAY     1.388                  6.887  28      
keypad/counter[16]                                           NET DELAY           4.005                 10.892  28      
keypad/i863_2_lut/B->keypad/i863_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 11.341  5       
keypad/row_c_3                                               NET DELAY           3.278                 14.619  5       
keypad/i1685_4_lut/B->keypad/i1685_4_lut/Z
                                          SLICE_R14C5C       D0_TO_F0_DELAY      0.449                 15.068  1       
keypad/n2415                                                 NET DELAY           3.027                 18.095  1       
keypad/i1_4_lut_adj_3/A->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R16C5B       C1_TO_F1_DELAY      0.449                 18.544  3       
colsyncer/n4_adj_1                                           NET DELAY           2.432                 20.976  3       
keypad/i1670_4_lut/D->keypad/i1670_4_lut/Z
                                          SLICE_R16C5B       C0_TO_F0_DELAY      0.449                 21.425  1       
keypad/n2448                                                 NET DELAY           2.168                 23.593  1       
keypad/i539_4_lut/A->keypad/i539_4_lut/Z  SLICE_R16C5C       D0_TO_F0_DELAY      0.476                 24.069  1       
keypad/n1327                                                 NET DELAY           0.304                 24.373  1       
keypad/i545_4_lut/A->keypad/i545_4_lut/Z  SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 24.849  1       
keypad/n1333                                                 NET DELAY           0.304                 25.153  1       
keypad/i4_4_lut/B->keypad/i4_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 25.602  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 28.034  4       
keypad/i449_3_lut_4_lut/B->keypad/i449_3_lut_4_lut/Z
                                          SLICE_R15C5B       C1_TO_F1_DELAY      0.449                 28.483  2       
keypad/pressedarr[1]                                         NET DELAY           2.485                 30.968  2       
keypad/i3_4_lut_adj_9/C->keypad/i3_4_lut_adj_9/Z
                                          SLICE_R16C6A       B0_TO_F0_DELAY      0.449                 31.417  5       
keypad/pressed                                               NET DELAY           3.873                 35.290  5       
i2_3_lut_adj_23/C->i2_3_lut_adj_23/Z      SLICE_R11C9B       D0_TO_F0_DELAY      0.449                 35.739  3       
n143                                                         NET DELAY           3.278                 39.017  3       
i2_3_lut/B->i2_3_lut/Z                    SLICE_R17C9C       D1_TO_F1_DELAY      0.449                 39.466  16      
n531                                                         NET DELAY           3.913                 43.379  16      
{pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}
                                                             ENDPOINT            0.000                 43.379  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i27/CK   pressedcountstart_i0_i26/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(43.378)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.588  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i16/Q  (SLICE_R9C9A)
Path End         : {pressedcountstart_i0_i1/SP   pressedcountstart_i0_i0/SP}  (SLICE_R11C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 83.2% (route), 16.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.588 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i16/CK->clocker/counter_90__i16/Q
                                          SLICE_R9C9A        CLK_TO_Q1_DELAY     1.388                  6.887  28      
keypad/counter[16]                                           NET DELAY           4.005                 10.892  28      
keypad/i863_2_lut/B->keypad/i863_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 11.341  5       
keypad/row_c_3                                               NET DELAY           3.278                 14.619  5       
keypad/i1685_4_lut/B->keypad/i1685_4_lut/Z
                                          SLICE_R14C5C       D0_TO_F0_DELAY      0.449                 15.068  1       
keypad/n2415                                                 NET DELAY           3.027                 18.095  1       
keypad/i1_4_lut_adj_3/A->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R16C5B       C1_TO_F1_DELAY      0.449                 18.544  3       
colsyncer/n4_adj_1                                           NET DELAY           2.432                 20.976  3       
keypad/i1670_4_lut/D->keypad/i1670_4_lut/Z
                                          SLICE_R16C5B       C0_TO_F0_DELAY      0.449                 21.425  1       
keypad/n2448                                                 NET DELAY           2.168                 23.593  1       
keypad/i539_4_lut/A->keypad/i539_4_lut/Z  SLICE_R16C5C       D0_TO_F0_DELAY      0.476                 24.069  1       
keypad/n1327                                                 NET DELAY           0.304                 24.373  1       
keypad/i545_4_lut/A->keypad/i545_4_lut/Z  SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 24.849  1       
keypad/n1333                                                 NET DELAY           0.304                 25.153  1       
keypad/i4_4_lut/B->keypad/i4_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 25.602  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 28.034  4       
keypad/i449_3_lut_4_lut/B->keypad/i449_3_lut_4_lut/Z
                                          SLICE_R15C5B       C1_TO_F1_DELAY      0.449                 28.483  2       
keypad/pressedarr[1]                                         NET DELAY           2.485                 30.968  2       
keypad/i3_4_lut_adj_9/C->keypad/i3_4_lut_adj_9/Z
                                          SLICE_R16C6A       B0_TO_F0_DELAY      0.449                 31.417  5       
keypad/pressed                                               NET DELAY           3.873                 35.290  5       
i2_3_lut_adj_23/C->i2_3_lut_adj_23/Z      SLICE_R11C9B       D0_TO_F0_DELAY      0.449                 35.739  3       
n143                                                         NET DELAY           3.278                 39.017  3       
i2_3_lut/B->i2_3_lut/Z                    SLICE_R17C9C       D1_TO_F1_DELAY      0.449                 39.466  16      
n531                                                         NET DELAY           3.913                 43.379  16      
{pressedcountstart_i0_i1/SP   pressedcountstart_i0_i0/SP}
                                                             ENDPOINT            0.000                 43.379  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i1/CK   pressedcountstart_i0_i0/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(43.378)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.588  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i16/Q  (SLICE_R9C9A)
Path End         : {pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}  (SLICE_R11C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 83.2% (route), 16.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.588 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i16/CK->clocker/counter_90__i16/Q
                                          SLICE_R9C9A        CLK_TO_Q1_DELAY     1.388                  6.887  28      
keypad/counter[16]                                           NET DELAY           4.005                 10.892  28      
keypad/i863_2_lut/B->keypad/i863_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 11.341  5       
keypad/row_c_3                                               NET DELAY           3.278                 14.619  5       
keypad/i1685_4_lut/B->keypad/i1685_4_lut/Z
                                          SLICE_R14C5C       D0_TO_F0_DELAY      0.449                 15.068  1       
keypad/n2415                                                 NET DELAY           3.027                 18.095  1       
keypad/i1_4_lut_adj_3/A->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R16C5B       C1_TO_F1_DELAY      0.449                 18.544  3       
colsyncer/n4_adj_1                                           NET DELAY           2.432                 20.976  3       
keypad/i1670_4_lut/D->keypad/i1670_4_lut/Z
                                          SLICE_R16C5B       C0_TO_F0_DELAY      0.449                 21.425  1       
keypad/n2448                                                 NET DELAY           2.168                 23.593  1       
keypad/i539_4_lut/A->keypad/i539_4_lut/Z  SLICE_R16C5C       D0_TO_F0_DELAY      0.476                 24.069  1       
keypad/n1327                                                 NET DELAY           0.304                 24.373  1       
keypad/i545_4_lut/A->keypad/i545_4_lut/Z  SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 24.849  1       
keypad/n1333                                                 NET DELAY           0.304                 25.153  1       
keypad/i4_4_lut/B->keypad/i4_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 25.602  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 28.034  4       
keypad/i449_3_lut_4_lut/B->keypad/i449_3_lut_4_lut/Z
                                          SLICE_R15C5B       C1_TO_F1_DELAY      0.449                 28.483  2       
keypad/pressedarr[1]                                         NET DELAY           2.485                 30.968  2       
keypad/i3_4_lut_adj_9/C->keypad/i3_4_lut_adj_9/Z
                                          SLICE_R16C6A       B0_TO_F0_DELAY      0.449                 31.417  5       
keypad/pressed                                               NET DELAY           3.873                 35.290  5       
i2_3_lut_adj_23/C->i2_3_lut_adj_23/Z      SLICE_R11C9B       D0_TO_F0_DELAY      0.449                 35.739  3       
n143                                                         NET DELAY           3.278                 39.017  3       
i2_3_lut/B->i2_3_lut/Z                    SLICE_R17C9C       D1_TO_F1_DELAY      0.449                 39.466  16      
n531                                                         NET DELAY           3.913                 43.379  16      
{pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}
                                                             ENDPOINT            0.000                 43.379  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i3/CK   pressedcountstart_i0_i2/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(43.378)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.588  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i16/Q  (SLICE_R9C9A)
Path End         : {pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}  (SLICE_R10C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 83.2% (route), 16.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.588 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i16/CK->clocker/counter_90__i16/Q
                                          SLICE_R9C9A        CLK_TO_Q1_DELAY     1.388                  6.887  28      
keypad/counter[16]                                           NET DELAY           4.005                 10.892  28      
keypad/i863_2_lut/B->keypad/i863_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 11.341  5       
keypad/row_c_3                                               NET DELAY           3.278                 14.619  5       
keypad/i1685_4_lut/B->keypad/i1685_4_lut/Z
                                          SLICE_R14C5C       D0_TO_F0_DELAY      0.449                 15.068  1       
keypad/n2415                                                 NET DELAY           3.027                 18.095  1       
keypad/i1_4_lut_adj_3/A->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R16C5B       C1_TO_F1_DELAY      0.449                 18.544  3       
colsyncer/n4_adj_1                                           NET DELAY           2.432                 20.976  3       
keypad/i1670_4_lut/D->keypad/i1670_4_lut/Z
                                          SLICE_R16C5B       C0_TO_F0_DELAY      0.449                 21.425  1       
keypad/n2448                                                 NET DELAY           2.168                 23.593  1       
keypad/i539_4_lut/A->keypad/i539_4_lut/Z  SLICE_R16C5C       D0_TO_F0_DELAY      0.476                 24.069  1       
keypad/n1327                                                 NET DELAY           0.304                 24.373  1       
keypad/i545_4_lut/A->keypad/i545_4_lut/Z  SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 24.849  1       
keypad/n1333                                                 NET DELAY           0.304                 25.153  1       
keypad/i4_4_lut/B->keypad/i4_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 25.602  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 28.034  4       
keypad/i449_3_lut_4_lut/B->keypad/i449_3_lut_4_lut/Z
                                          SLICE_R15C5B       C1_TO_F1_DELAY      0.449                 28.483  2       
keypad/pressedarr[1]                                         NET DELAY           2.485                 30.968  2       
keypad/i3_4_lut_adj_9/C->keypad/i3_4_lut_adj_9/Z
                                          SLICE_R16C6A       B0_TO_F0_DELAY      0.449                 31.417  5       
keypad/pressed                                               NET DELAY           3.873                 35.290  5       
i2_3_lut_adj_23/C->i2_3_lut_adj_23/Z      SLICE_R11C9B       D0_TO_F0_DELAY      0.449                 35.739  3       
n143                                                         NET DELAY           3.278                 39.017  3       
i2_3_lut/B->i2_3_lut/Z                    SLICE_R17C9C       D1_TO_F1_DELAY      0.449                 39.466  16      
n531                                                         NET DELAY           3.913                 43.379  16      
{pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}
                                                             ENDPOINT            0.000                 43.379  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i5/CK   pressedcountstart_i0_i4/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(43.378)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.588  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i16/Q  (SLICE_R9C9A)
Path End         : {pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}  (SLICE_R12C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 83.2% (route), 16.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.588 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i16/CK->clocker/counter_90__i16/Q
                                          SLICE_R9C9A        CLK_TO_Q1_DELAY     1.388                  6.887  28      
keypad/counter[16]                                           NET DELAY           4.005                 10.892  28      
keypad/i863_2_lut/B->keypad/i863_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 11.341  5       
keypad/row_c_3                                               NET DELAY           3.278                 14.619  5       
keypad/i1685_4_lut/B->keypad/i1685_4_lut/Z
                                          SLICE_R14C5C       D0_TO_F0_DELAY      0.449                 15.068  1       
keypad/n2415                                                 NET DELAY           3.027                 18.095  1       
keypad/i1_4_lut_adj_3/A->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R16C5B       C1_TO_F1_DELAY      0.449                 18.544  3       
colsyncer/n4_adj_1                                           NET DELAY           2.432                 20.976  3       
keypad/i1670_4_lut/D->keypad/i1670_4_lut/Z
                                          SLICE_R16C5B       C0_TO_F0_DELAY      0.449                 21.425  1       
keypad/n2448                                                 NET DELAY           2.168                 23.593  1       
keypad/i539_4_lut/A->keypad/i539_4_lut/Z  SLICE_R16C5C       D0_TO_F0_DELAY      0.476                 24.069  1       
keypad/n1327                                                 NET DELAY           0.304                 24.373  1       
keypad/i545_4_lut/A->keypad/i545_4_lut/Z  SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 24.849  1       
keypad/n1333                                                 NET DELAY           0.304                 25.153  1       
keypad/i4_4_lut/B->keypad/i4_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 25.602  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 28.034  4       
keypad/i449_3_lut_4_lut/B->keypad/i449_3_lut_4_lut/Z
                                          SLICE_R15C5B       C1_TO_F1_DELAY      0.449                 28.483  2       
keypad/pressedarr[1]                                         NET DELAY           2.485                 30.968  2       
keypad/i3_4_lut_adj_9/C->keypad/i3_4_lut_adj_9/Z
                                          SLICE_R16C6A       B0_TO_F0_DELAY      0.449                 31.417  5       
keypad/pressed                                               NET DELAY           3.873                 35.290  5       
i2_3_lut_adj_23/C->i2_3_lut_adj_23/Z      SLICE_R11C9B       D0_TO_F0_DELAY      0.449                 35.739  3       
n143                                                         NET DELAY           3.278                 39.017  3       
i2_3_lut/B->i2_3_lut/Z                    SLICE_R17C9C       D1_TO_F1_DELAY      0.449                 39.466  16      
n531                                                         NET DELAY           3.913                 43.379  16      
{pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}
                                                             ENDPOINT            0.000                 43.379  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i7/CK   pressedcountstart_i0_i6/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(43.378)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.588  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i16/Q  (SLICE_R9C9A)
Path End         : {pressedcountstart_i0_i15/SP   pressedcountstart_i0_i14/SP}  (SLICE_R12C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 83.2% (route), 16.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.588 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  61      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_90__i16/CK->clocker/counter_90__i16/Q
                                          SLICE_R9C9A        CLK_TO_Q1_DELAY     1.388                  6.887  28      
keypad/counter[16]                                           NET DELAY           4.005                 10.892  28      
keypad/i863_2_lut/B->keypad/i863_2_lut/Z  SLICE_R16C5A       D0_TO_F0_DELAY      0.449                 11.341  5       
keypad/row_c_3                                               NET DELAY           3.278                 14.619  5       
keypad/i1685_4_lut/B->keypad/i1685_4_lut/Z
                                          SLICE_R14C5C       D0_TO_F0_DELAY      0.449                 15.068  1       
keypad/n2415                                                 NET DELAY           3.027                 18.095  1       
keypad/i1_4_lut_adj_3/A->keypad/i1_4_lut_adj_3/Z
                                          SLICE_R16C5B       C1_TO_F1_DELAY      0.449                 18.544  3       
colsyncer/n4_adj_1                                           NET DELAY           2.432                 20.976  3       
keypad/i1670_4_lut/D->keypad/i1670_4_lut/Z
                                          SLICE_R16C5B       C0_TO_F0_DELAY      0.449                 21.425  1       
keypad/n2448                                                 NET DELAY           2.168                 23.593  1       
keypad/i539_4_lut/A->keypad/i539_4_lut/Z  SLICE_R16C5C       D0_TO_F0_DELAY      0.476                 24.069  1       
keypad/n1327                                                 NET DELAY           0.304                 24.373  1       
keypad/i545_4_lut/A->keypad/i545_4_lut/Z  SLICE_R16C5C       C1_TO_F1_DELAY      0.476                 24.849  1       
keypad/n1333                                                 NET DELAY           0.304                 25.153  1       
keypad/i4_4_lut/B->keypad/i4_4_lut/Z      SLICE_R16C5D       C0_TO_F0_DELAY      0.449                 25.602  4       
keypad/pressedarr_0__N_131                                   NET DELAY           2.432                 28.034  4       
keypad/i449_3_lut_4_lut/B->keypad/i449_3_lut_4_lut/Z
                                          SLICE_R15C5B       C1_TO_F1_DELAY      0.449                 28.483  2       
keypad/pressedarr[1]                                         NET DELAY           2.485                 30.968  2       
keypad/i3_4_lut_adj_9/C->keypad/i3_4_lut_adj_9/Z
                                          SLICE_R16C6A       B0_TO_F0_DELAY      0.449                 31.417  5       
keypad/pressed                                               NET DELAY           3.873                 35.290  5       
i2_3_lut_adj_23/C->i2_3_lut_adj_23/Z      SLICE_R11C9B       D0_TO_F0_DELAY      0.449                 35.739  3       
n143                                                         NET DELAY           3.278                 39.017  3       
i2_3_lut/B->i2_3_lut/Z                    SLICE_R17C9C       D1_TO_F1_DELAY      0.449                 39.466  16      
n531                                                         NET DELAY           3.913                 43.379  16      
{pressedcountstart_i0_i15/SP   pressedcountstart_i0_i14/SP}
                                                             ENDPOINT            0.000                 43.379  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  61      
{pressedcountstart_i0_i15/CK   pressedcountstart_i0_i14/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(43.378)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.588  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
i1__i3/D                                 |    1.743 ns 
i1__i2/D                                 |    1.743 ns 
iActive__i3/D                            |    1.743 ns 
pressedcountstart_i0_i4/D                |    1.743 ns 
iActive__i0/D                            |    1.743 ns 
iActive__i1/D                            |    1.743 ns 
clocker/counter_90__i13/D                |    1.913 ns 
clocker/counter_90__i14/D                |    1.913 ns 
clocker/counter_90__i15/D                |    1.913 ns 
clocker/counter_90__i16/D                |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : i0__i3/Q  (SLICE_R15C4D)
Path End         : i1__i3/D  (SLICE_R15C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i3/CK->i0__i3/Q                       SLICE_R15C4D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[3]                                                        NET DELAY        0.712                  4.575  2       
SLICE_114/D0->SLICE_114/F0                SLICE_R15C4B       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[3].sig_055.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i3/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i2/Q  (SLICE_R15C4D)
Path End         : i1__i2/D  (SLICE_R15C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i2/CK->i0__i2/Q                       SLICE_R15C4D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[2]                                                        NET DELAY        0.712                  4.575  2       
SLICE_114/D1->SLICE_114/F1                SLICE_R15C4B       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[2].sig_056.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i2/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i3/Q  (SLICE_R15C4B)
Path End         : iActive__i3/D  (SLICE_R15C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i3/CK->i1__i3/Q                       SLICE_R15C4B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
i1[3]                                                        NET DELAY        0.712                  4.575  1       
mux_9_i4_3_lut/A->mux_9_i4_3_lut/Z        SLICE_R15C3B       D0_TO_F0_DELAY   0.252                  4.827  1       
n125[3]                                                      NET DELAY        0.000                  4.827  1       
iActive__i3/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i3/CK   iActive__i2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i4/Q  (SLICE_R9C7C)
Path End         : pressedcountstart_i0_i4/D  (SLICE_R10C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_90__i3/CK   clocker/counter_90__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_90__i4/CK->clocker/counter_90__i4/Q
                                          SLICE_R9C7C        CLK_TO_Q1_DELAY  0.779                  3.863  5       
clocker/counter[4]                                           NET DELAY        0.712                  4.575  5       
SLICE_67/D1->SLICE_67/F1                  SLICE_R10C6D       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[4].sig_017.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i4/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i5/CK   pressedcountstart_i0_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i0/Q  (SLICE_R16C3A)
Path End         : iActive__i0/D  (SLICE_R15C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i0/CK->i0__i0/Q                       SLICE_R16C3A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[0]                                                        NET DELAY        0.712                  4.575  2       
mux_9_i1_3_lut/B->mux_9_i1_3_lut/Z        SLICE_R15C3C       D0_TO_F0_DELAY   0.252                  4.827  1       
n125[0]                                                      NET DELAY        0.000                  4.827  1       
iActive__i0/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i0/CK   iActive__i1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i1/Q  (SLICE_R16C3A)
Path End         : iActive__i1/D  (SLICE_R15C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i1/CK->i0__i1/Q                       SLICE_R16C3A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[1]                                                        NET DELAY        0.712                  4.575  2       
mux_9_i2_3_lut/B->mux_9_i2_3_lut/Z        SLICE_R15C3C       D1_TO_F1_DELAY   0.252                  4.827  1       
n125[1]                                                      NET DELAY        0.000                  4.827  1       
iActive__i1/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i0/CK   iActive__i1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i13/Q  (SLICE_R9C8D)
Path End         : clocker/counter_90__i13/D  (SLICE_R9C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_90__i13/CK   clocker/counter_90__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_90__i13/CK->clocker/counter_90__i13/Q
                                          SLICE_R9C8D        CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[13]                                          NET DELAY        0.882                  4.745  5       
clocker/counter_90_add_4_15/C0->clocker/counter_90_add_4_15/S0
                                          SLICE_R9C8D        C0_TO_F0_DELAY   0.252                  4.997  1       
clocker/n133[13]                                             NET DELAY        0.000                  4.997  1       
clocker/counter_90__i13/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_90__i13/CK   clocker/counter_90__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i14/Q  (SLICE_R9C8D)
Path End         : clocker/counter_90__i14/D  (SLICE_R9C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_90__i13/CK   clocker/counter_90__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_90__i14/CK->clocker/counter_90__i14/Q
                                          SLICE_R9C8D        CLK_TO_Q1_DELAY  0.779                  3.863  5       
clocker/counter[14]                                          NET DELAY        0.882                  4.745  5       
clocker/counter_90_add_4_15/C1->clocker/counter_90_add_4_15/S1
                                          SLICE_R9C8D        C1_TO_F1_DELAY   0.252                  4.997  1       
clocker/n133[14]                                             NET DELAY        0.000                  4.997  1       
clocker/counter_90__i14/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_90__i13/CK   clocker/counter_90__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i15/Q  (SLICE_R9C9A)
Path End         : clocker/counter_90__i15/D  (SLICE_R9C9A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_90__i15/CK->clocker/counter_90__i15/Q
                                          SLICE_R9C9A        CLK_TO_Q0_DELAY  0.779                  3.863  25      
keypad/counter[15]                                           NET DELAY        0.882                  4.745  25      
clocker/counter_90_add_4_17/C0->clocker/counter_90_add_4_17/S0
                                          SLICE_R9C9A        C0_TO_F0_DELAY   0.252                  4.997  1       
clocker/n133[15]                                             NET DELAY        0.000                  4.997  1       
clocker/counter_90__i15/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_90__i16/Q  (SLICE_R9C9A)
Path End         : clocker/counter_90__i16/D  (SLICE_R9C9A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_90__i16/CK->clocker/counter_90__i16/Q
                                          SLICE_R9C9A        CLK_TO_Q1_DELAY  0.779                  3.863  28      
keypad/counter[16]                                           NET DELAY        0.882                  4.745  28      
clocker/counter_90_add_4_17/C1->clocker/counter_90_add_4_17/S1
                                          SLICE_R9C9A        C1_TO_F1_DELAY   0.252                  4.997  1       
clocker/n133[16]                                             NET DELAY        0.000                  4.997  1       
clocker/counter_90__i16/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_90__i15/CK   clocker/counter_90__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



