.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* JL_X */
.set JL_X__0__DM__MASK, 0xE00
.set JL_X__0__DM__SHIFT, 9
.set JL_X__0__DR, CYREG_PRT2_DR
.set JL_X__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set JL_X__0__HSIOM_MASK, 0x0000F000
.set JL_X__0__HSIOM_SHIFT, 12
.set JL_X__0__INTCFG, CYREG_PRT2_INTCFG
.set JL_X__0__INTSTAT, CYREG_PRT2_INTSTAT
.set JL_X__0__MASK, 0x08
.set JL_X__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set JL_X__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set JL_X__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set JL_X__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set JL_X__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set JL_X__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set JL_X__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set JL_X__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set JL_X__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set JL_X__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set JL_X__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set JL_X__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set JL_X__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set JL_X__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set JL_X__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set JL_X__0__PC, CYREG_PRT2_PC
.set JL_X__0__PC2, CYREG_PRT2_PC2
.set JL_X__0__PORT, 2
.set JL_X__0__PS, CYREG_PRT2_PS
.set JL_X__0__SHIFT, 3
.set JL_X__DR, CYREG_PRT2_DR
.set JL_X__INTCFG, CYREG_PRT2_INTCFG
.set JL_X__INTSTAT, CYREG_PRT2_INTSTAT
.set JL_X__MASK, 0x08
.set JL_X__PA__CFG0, CYREG_UDB_PA2_CFG0
.set JL_X__PA__CFG1, CYREG_UDB_PA2_CFG1
.set JL_X__PA__CFG10, CYREG_UDB_PA2_CFG10
.set JL_X__PA__CFG11, CYREG_UDB_PA2_CFG11
.set JL_X__PA__CFG12, CYREG_UDB_PA2_CFG12
.set JL_X__PA__CFG13, CYREG_UDB_PA2_CFG13
.set JL_X__PA__CFG14, CYREG_UDB_PA2_CFG14
.set JL_X__PA__CFG2, CYREG_UDB_PA2_CFG2
.set JL_X__PA__CFG3, CYREG_UDB_PA2_CFG3
.set JL_X__PA__CFG4, CYREG_UDB_PA2_CFG4
.set JL_X__PA__CFG5, CYREG_UDB_PA2_CFG5
.set JL_X__PA__CFG6, CYREG_UDB_PA2_CFG6
.set JL_X__PA__CFG7, CYREG_UDB_PA2_CFG7
.set JL_X__PA__CFG8, CYREG_UDB_PA2_CFG8
.set JL_X__PA__CFG9, CYREG_UDB_PA2_CFG9
.set JL_X__PC, CYREG_PRT2_PC
.set JL_X__PC2, CYREG_PRT2_PC2
.set JL_X__PORT, 2
.set JL_X__PS, CYREG_PRT2_PS
.set JL_X__SHIFT, 3

/* JL_Y */
.set JL_Y__0__DM__MASK, 0x7000
.set JL_Y__0__DM__SHIFT, 12
.set JL_Y__0__DR, CYREG_PRT2_DR
.set JL_Y__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set JL_Y__0__HSIOM_MASK, 0x000F0000
.set JL_Y__0__HSIOM_SHIFT, 16
.set JL_Y__0__INTCFG, CYREG_PRT2_INTCFG
.set JL_Y__0__INTSTAT, CYREG_PRT2_INTSTAT
.set JL_Y__0__MASK, 0x10
.set JL_Y__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set JL_Y__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set JL_Y__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set JL_Y__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set JL_Y__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set JL_Y__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set JL_Y__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set JL_Y__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set JL_Y__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set JL_Y__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set JL_Y__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set JL_Y__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set JL_Y__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set JL_Y__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set JL_Y__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set JL_Y__0__PC, CYREG_PRT2_PC
.set JL_Y__0__PC2, CYREG_PRT2_PC2
.set JL_Y__0__PORT, 2
.set JL_Y__0__PS, CYREG_PRT2_PS
.set JL_Y__0__SHIFT, 4
.set JL_Y__DR, CYREG_PRT2_DR
.set JL_Y__INTCFG, CYREG_PRT2_INTCFG
.set JL_Y__INTSTAT, CYREG_PRT2_INTSTAT
.set JL_Y__MASK, 0x10
.set JL_Y__PA__CFG0, CYREG_UDB_PA2_CFG0
.set JL_Y__PA__CFG1, CYREG_UDB_PA2_CFG1
.set JL_Y__PA__CFG10, CYREG_UDB_PA2_CFG10
.set JL_Y__PA__CFG11, CYREG_UDB_PA2_CFG11
.set JL_Y__PA__CFG12, CYREG_UDB_PA2_CFG12
.set JL_Y__PA__CFG13, CYREG_UDB_PA2_CFG13
.set JL_Y__PA__CFG14, CYREG_UDB_PA2_CFG14
.set JL_Y__PA__CFG2, CYREG_UDB_PA2_CFG2
.set JL_Y__PA__CFG3, CYREG_UDB_PA2_CFG3
.set JL_Y__PA__CFG4, CYREG_UDB_PA2_CFG4
.set JL_Y__PA__CFG5, CYREG_UDB_PA2_CFG5
.set JL_Y__PA__CFG6, CYREG_UDB_PA2_CFG6
.set JL_Y__PA__CFG7, CYREG_UDB_PA2_CFG7
.set JL_Y__PA__CFG8, CYREG_UDB_PA2_CFG8
.set JL_Y__PA__CFG9, CYREG_UDB_PA2_CFG9
.set JL_Y__PC, CYREG_PRT2_PC
.set JL_Y__PC2, CYREG_PRT2_PC2
.set JL_Y__PORT, 2
.set JL_Y__PS, CYREG_PRT2_PS
.set JL_Y__SHIFT, 4

/* JR_X */
.set JR_X__0__DM__MASK, 0x07
.set JR_X__0__DM__SHIFT, 0
.set JR_X__0__DR, CYREG_PRT3_DR
.set JR_X__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set JR_X__0__HSIOM_MASK, 0x0000000F
.set JR_X__0__HSIOM_SHIFT, 0
.set JR_X__0__INTCFG, CYREG_PRT3_INTCFG
.set JR_X__0__INTSTAT, CYREG_PRT3_INTSTAT
.set JR_X__0__MASK, 0x01
.set JR_X__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set JR_X__0__OUT_SEL_SHIFT, 0
.set JR_X__0__OUT_SEL_VAL, 3
.set JR_X__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set JR_X__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set JR_X__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set JR_X__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set JR_X__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set JR_X__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set JR_X__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set JR_X__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set JR_X__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set JR_X__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set JR_X__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set JR_X__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set JR_X__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set JR_X__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set JR_X__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set JR_X__0__PC, CYREG_PRT3_PC
.set JR_X__0__PC2, CYREG_PRT3_PC2
.set JR_X__0__PORT, 3
.set JR_X__0__PS, CYREG_PRT3_PS
.set JR_X__0__SHIFT, 0
.set JR_X__DR, CYREG_PRT3_DR
.set JR_X__INTCFG, CYREG_PRT3_INTCFG
.set JR_X__INTSTAT, CYREG_PRT3_INTSTAT
.set JR_X__MASK, 0x01
.set JR_X__PA__CFG0, CYREG_UDB_PA3_CFG0
.set JR_X__PA__CFG1, CYREG_UDB_PA3_CFG1
.set JR_X__PA__CFG10, CYREG_UDB_PA3_CFG10
.set JR_X__PA__CFG11, CYREG_UDB_PA3_CFG11
.set JR_X__PA__CFG12, CYREG_UDB_PA3_CFG12
.set JR_X__PA__CFG13, CYREG_UDB_PA3_CFG13
.set JR_X__PA__CFG14, CYREG_UDB_PA3_CFG14
.set JR_X__PA__CFG2, CYREG_UDB_PA3_CFG2
.set JR_X__PA__CFG3, CYREG_UDB_PA3_CFG3
.set JR_X__PA__CFG4, CYREG_UDB_PA3_CFG4
.set JR_X__PA__CFG5, CYREG_UDB_PA3_CFG5
.set JR_X__PA__CFG6, CYREG_UDB_PA3_CFG6
.set JR_X__PA__CFG7, CYREG_UDB_PA3_CFG7
.set JR_X__PA__CFG8, CYREG_UDB_PA3_CFG8
.set JR_X__PA__CFG9, CYREG_UDB_PA3_CFG9
.set JR_X__PC, CYREG_PRT3_PC
.set JR_X__PC2, CYREG_PRT3_PC2
.set JR_X__PORT, 3
.set JR_X__PS, CYREG_PRT3_PS
.set JR_X__SHIFT, 0

/* JR_Y */
.set JR_Y__0__DM__MASK, 0xE00000
.set JR_Y__0__DM__SHIFT, 21
.set JR_Y__0__DR, CYREG_PRT2_DR
.set JR_Y__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set JR_Y__0__HSIOM_MASK, 0xF0000000
.set JR_Y__0__HSIOM_SHIFT, 28
.set JR_Y__0__INTCFG, CYREG_PRT2_INTCFG
.set JR_Y__0__INTSTAT, CYREG_PRT2_INTSTAT
.set JR_Y__0__MASK, 0x80
.set JR_Y__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set JR_Y__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set JR_Y__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set JR_Y__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set JR_Y__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set JR_Y__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set JR_Y__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set JR_Y__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set JR_Y__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set JR_Y__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set JR_Y__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set JR_Y__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set JR_Y__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set JR_Y__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set JR_Y__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set JR_Y__0__PC, CYREG_PRT2_PC
.set JR_Y__0__PC2, CYREG_PRT2_PC2
.set JR_Y__0__PORT, 2
.set JR_Y__0__PS, CYREG_PRT2_PS
.set JR_Y__0__SHIFT, 7
.set JR_Y__DR, CYREG_PRT2_DR
.set JR_Y__INTCFG, CYREG_PRT2_INTCFG
.set JR_Y__INTSTAT, CYREG_PRT2_INTSTAT
.set JR_Y__MASK, 0x80
.set JR_Y__PA__CFG0, CYREG_UDB_PA2_CFG0
.set JR_Y__PA__CFG1, CYREG_UDB_PA2_CFG1
.set JR_Y__PA__CFG10, CYREG_UDB_PA2_CFG10
.set JR_Y__PA__CFG11, CYREG_UDB_PA2_CFG11
.set JR_Y__PA__CFG12, CYREG_UDB_PA2_CFG12
.set JR_Y__PA__CFG13, CYREG_UDB_PA2_CFG13
.set JR_Y__PA__CFG14, CYREG_UDB_PA2_CFG14
.set JR_Y__PA__CFG2, CYREG_UDB_PA2_CFG2
.set JR_Y__PA__CFG3, CYREG_UDB_PA2_CFG3
.set JR_Y__PA__CFG4, CYREG_UDB_PA2_CFG4
.set JR_Y__PA__CFG5, CYREG_UDB_PA2_CFG5
.set JR_Y__PA__CFG6, CYREG_UDB_PA2_CFG6
.set JR_Y__PA__CFG7, CYREG_UDB_PA2_CFG7
.set JR_Y__PA__CFG8, CYREG_UDB_PA2_CFG8
.set JR_Y__PA__CFG9, CYREG_UDB_PA2_CFG9
.set JR_Y__PC, CYREG_PRT2_PC
.set JR_Y__PC2, CYREG_PRT2_PC2
.set JR_Y__PORT, 2
.set JR_Y__PS, CYREG_PRT2_PS
.set JR_Y__SHIFT, 7

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_UDB_W8_CTL_02
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK_02
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_02
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_02
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST_02
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_UDB_W8_A0_02
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_UDB_W8_A1_02
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_UDB_W8_D0_02
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_UDB_W8_D1_02
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_UDB_W8_F0_02
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_UDB_W8_F1_02
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_UDB_W8_MSK_03
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_UDB_W8_ST_03
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_UDB_W8_A0_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_UDB_W8_A1_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_UDB_W8_D0_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_UDB_W8_D1_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_UDB_W8_F0_00
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_UDB_W8_F1_00
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_UDB_W8_A0_01
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_UDB_W8_A1_01
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_UDB_W8_D0_01
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_UDB_W8_D1_01
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_UDB_W8_F0_01
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_UDB_W8_F1_01
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_UDB_W8_MSK_01
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_UDB_W8_ST_01

/* UART_IntClock */
.set UART_IntClock__DIVIDER_MASK, 0x0000FFFF
.set UART_IntClock__ENABLE, CYREG_CLK_DIVIDER_C01
.set UART_IntClock__ENABLE_MASK, 0x80000000
.set UART_IntClock__MASK, 0x80000000
.set UART_IntClock__REGISTER, CYREG_CLK_DIVIDER_C01

/* UART_RXInternalInterrupt */
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_RXInternalInterrupt__INTC_MASK, 0x01
.set UART_RXInternalInterrupt__INTC_NUMBER, 0
.set UART_RXInternalInterrupt__INTC_PRIOR_MASK, 0xC0
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 3
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_TXInternalInterrupt */
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_TXInternalInterrupt__INTC_MASK, 0x04
.set UART_TXInternalInterrupt__INTC_NUMBER, 2
.set UART_TXInternalInterrupt__INTC_PRIOR_MASK, 0xC00000
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 3
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* LED_1 */
.set LED_1__0__DM__MASK, 0x38000
.set LED_1__0__DM__SHIFT, 15
.set LED_1__0__DR, CYREG_PRT1_DR
.set LED_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED_1__0__HSIOM_MASK, 0x00F00000
.set LED_1__0__HSIOM_SHIFT, 20
.set LED_1__0__INTCFG, CYREG_PRT1_INTCFG
.set LED_1__0__INTSTAT, CYREG_PRT1_INTSTAT
.set LED_1__0__MASK, 0x20
.set LED_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_1__0__PC, CYREG_PRT1_PC
.set LED_1__0__PC2, CYREG_PRT1_PC2
.set LED_1__0__PORT, 1
.set LED_1__0__PS, CYREG_PRT1_PS
.set LED_1__0__SHIFT, 5
.set LED_1__DR, CYREG_PRT1_DR
.set LED_1__INTCFG, CYREG_PRT1_INTCFG
.set LED_1__INTSTAT, CYREG_PRT1_INTSTAT
.set LED_1__MASK, 0x20
.set LED_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_1__PC, CYREG_PRT1_PC
.set LED_1__PC2, CYREG_PRT1_PC2
.set LED_1__PORT, 1
.set LED_1__PS, CYREG_PRT1_PS
.set LED_1__SHIFT, 5

/* LED_2 */
.set LED_2__0__DM__MASK, 0x7000
.set LED_2__0__DM__SHIFT, 12
.set LED_2__0__DR, CYREG_PRT1_DR
.set LED_2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED_2__0__HSIOM_MASK, 0x000F0000
.set LED_2__0__HSIOM_SHIFT, 16
.set LED_2__0__INTCFG, CYREG_PRT1_INTCFG
.set LED_2__0__INTSTAT, CYREG_PRT1_INTSTAT
.set LED_2__0__MASK, 0x10
.set LED_2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_2__0__PC, CYREG_PRT1_PC
.set LED_2__0__PC2, CYREG_PRT1_PC2
.set LED_2__0__PORT, 1
.set LED_2__0__PS, CYREG_PRT1_PS
.set LED_2__0__SHIFT, 4
.set LED_2__DR, CYREG_PRT1_DR
.set LED_2__INTCFG, CYREG_PRT1_INTCFG
.set LED_2__INTSTAT, CYREG_PRT1_INTSTAT
.set LED_2__MASK, 0x10
.set LED_2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_2__PC, CYREG_PRT1_PC
.set LED_2__PC2, CYREG_PRT1_PC2
.set LED_2__PORT, 1
.set LED_2__PS, CYREG_PRT1_PS
.set LED_2__SHIFT, 4

/* SW1_L */
.set SW1_L__0__DM__MASK, 0x1C0
.set SW1_L__0__DM__SHIFT, 6
.set SW1_L__0__DR, CYREG_PRT1_DR
.set SW1_L__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SW1_L__0__HSIOM_MASK, 0x00000F00
.set SW1_L__0__HSIOM_SHIFT, 8
.set SW1_L__0__INTCFG, CYREG_PRT1_INTCFG
.set SW1_L__0__INTSTAT, CYREG_PRT1_INTSTAT
.set SW1_L__0__MASK, 0x04
.set SW1_L__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW1_L__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW1_L__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW1_L__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW1_L__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW1_L__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW1_L__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW1_L__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW1_L__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW1_L__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW1_L__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW1_L__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW1_L__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW1_L__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW1_L__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW1_L__0__PC, CYREG_PRT1_PC
.set SW1_L__0__PC2, CYREG_PRT1_PC2
.set SW1_L__0__PORT, 1
.set SW1_L__0__PS, CYREG_PRT1_PS
.set SW1_L__0__SHIFT, 2
.set SW1_L__DR, CYREG_PRT1_DR
.set SW1_L__INTCFG, CYREG_PRT1_INTCFG
.set SW1_L__INTSTAT, CYREG_PRT1_INTSTAT
.set SW1_L__MASK, 0x04
.set SW1_L__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW1_L__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW1_L__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW1_L__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW1_L__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW1_L__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW1_L__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW1_L__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW1_L__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW1_L__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW1_L__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW1_L__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW1_L__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW1_L__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW1_L__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW1_L__PC, CYREG_PRT1_PC
.set SW1_L__PC2, CYREG_PRT1_PC2
.set SW1_L__PORT, 1
.set SW1_L__PS, CYREG_PRT1_PS
.set SW1_L__SHIFT, 2

/* SW1_R */
.set SW1_R__0__DM__MASK, 0x1C0000
.set SW1_R__0__DM__SHIFT, 18
.set SW1_R__0__DR, CYREG_PRT3_DR
.set SW1_R__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SW1_R__0__HSIOM_MASK, 0x0F000000
.set SW1_R__0__HSIOM_SHIFT, 24
.set SW1_R__0__INTCFG, CYREG_PRT3_INTCFG
.set SW1_R__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SW1_R__0__MASK, 0x40
.set SW1_R__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SW1_R__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SW1_R__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SW1_R__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SW1_R__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SW1_R__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SW1_R__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SW1_R__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SW1_R__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SW1_R__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SW1_R__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SW1_R__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SW1_R__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SW1_R__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SW1_R__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SW1_R__0__PC, CYREG_PRT3_PC
.set SW1_R__0__PC2, CYREG_PRT3_PC2
.set SW1_R__0__PORT, 3
.set SW1_R__0__PS, CYREG_PRT3_PS
.set SW1_R__0__SHIFT, 6
.set SW1_R__DR, CYREG_PRT3_DR
.set SW1_R__INTCFG, CYREG_PRT3_INTCFG
.set SW1_R__INTSTAT, CYREG_PRT3_INTSTAT
.set SW1_R__MASK, 0x40
.set SW1_R__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SW1_R__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SW1_R__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SW1_R__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SW1_R__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SW1_R__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SW1_R__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SW1_R__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SW1_R__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SW1_R__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SW1_R__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SW1_R__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SW1_R__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SW1_R__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SW1_R__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SW1_R__PC, CYREG_PRT3_PC
.set SW1_R__PC2, CYREG_PRT3_PC2
.set SW1_R__PORT, 3
.set SW1_R__PS, CYREG_PRT3_PS
.set SW1_R__SHIFT, 6

/* SW2_L */
.set SW2_L__0__DM__MASK, 0xE00
.set SW2_L__0__DM__SHIFT, 9
.set SW2_L__0__DR, CYREG_PRT1_DR
.set SW2_L__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SW2_L__0__HSIOM_MASK, 0x0000F000
.set SW2_L__0__HSIOM_SHIFT, 12
.set SW2_L__0__INTCFG, CYREG_PRT1_INTCFG
.set SW2_L__0__INTSTAT, CYREG_PRT1_INTSTAT
.set SW2_L__0__MASK, 0x08
.set SW2_L__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW2_L__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW2_L__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW2_L__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW2_L__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW2_L__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW2_L__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW2_L__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW2_L__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW2_L__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW2_L__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW2_L__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW2_L__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW2_L__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW2_L__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW2_L__0__PC, CYREG_PRT1_PC
.set SW2_L__0__PC2, CYREG_PRT1_PC2
.set SW2_L__0__PORT, 1
.set SW2_L__0__PS, CYREG_PRT1_PS
.set SW2_L__0__SHIFT, 3
.set SW2_L__DR, CYREG_PRT1_DR
.set SW2_L__INTCFG, CYREG_PRT1_INTCFG
.set SW2_L__INTSTAT, CYREG_PRT1_INTSTAT
.set SW2_L__MASK, 0x08
.set SW2_L__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW2_L__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW2_L__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW2_L__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW2_L__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW2_L__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW2_L__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW2_L__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW2_L__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW2_L__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW2_L__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW2_L__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW2_L__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW2_L__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW2_L__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW2_L__PC, CYREG_PRT1_PC
.set SW2_L__PC2, CYREG_PRT1_PC2
.set SW2_L__PORT, 1
.set SW2_L__PS, CYREG_PRT1_PS
.set SW2_L__SHIFT, 3

/* SW2_R */
.set SW2_R__0__DM__MASK, 0xE00000
.set SW2_R__0__DM__SHIFT, 21
.set SW2_R__0__DR, CYREG_PRT3_DR
.set SW2_R__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SW2_R__0__HSIOM_MASK, 0xF0000000
.set SW2_R__0__HSIOM_SHIFT, 28
.set SW2_R__0__INTCFG, CYREG_PRT3_INTCFG
.set SW2_R__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SW2_R__0__MASK, 0x80
.set SW2_R__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SW2_R__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SW2_R__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SW2_R__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SW2_R__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SW2_R__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SW2_R__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SW2_R__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SW2_R__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SW2_R__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SW2_R__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SW2_R__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SW2_R__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SW2_R__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SW2_R__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SW2_R__0__PC, CYREG_PRT3_PC
.set SW2_R__0__PC2, CYREG_PRT3_PC2
.set SW2_R__0__PORT, 3
.set SW2_R__0__PS, CYREG_PRT3_PS
.set SW2_R__0__SHIFT, 7
.set SW2_R__DR, CYREG_PRT3_DR
.set SW2_R__INTCFG, CYREG_PRT3_INTCFG
.set SW2_R__INTSTAT, CYREG_PRT3_INTSTAT
.set SW2_R__MASK, 0x80
.set SW2_R__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SW2_R__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SW2_R__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SW2_R__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SW2_R__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SW2_R__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SW2_R__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SW2_R__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SW2_R__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SW2_R__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SW2_R__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SW2_R__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SW2_R__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SW2_R__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SW2_R__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SW2_R__PC, CYREG_PRT3_PC
.set SW2_R__PC2, CYREG_PRT3_PC2
.set SW2_R__PORT, 3
.set SW2_R__PS, CYREG_PRT3_PS
.set SW2_R__SHIFT, 7

/* ZB_RX */
.set ZB_RX__0__DM__MASK, 0x1C0
.set ZB_RX__0__DM__SHIFT, 6
.set ZB_RX__0__DR, CYREG_PRT2_DR
.set ZB_RX__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ZB_RX__0__HSIOM_MASK, 0x00000F00
.set ZB_RX__0__HSIOM_SHIFT, 8
.set ZB_RX__0__INTCFG, CYREG_PRT2_INTCFG
.set ZB_RX__0__INTSTAT, CYREG_PRT2_INTSTAT
.set ZB_RX__0__MASK, 0x04
.set ZB_RX__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ZB_RX__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ZB_RX__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ZB_RX__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ZB_RX__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ZB_RX__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ZB_RX__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ZB_RX__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ZB_RX__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ZB_RX__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ZB_RX__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ZB_RX__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ZB_RX__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ZB_RX__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ZB_RX__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ZB_RX__0__PC, CYREG_PRT2_PC
.set ZB_RX__0__PC2, CYREG_PRT2_PC2
.set ZB_RX__0__PORT, 2
.set ZB_RX__0__PS, CYREG_PRT2_PS
.set ZB_RX__0__SHIFT, 2
.set ZB_RX__DR, CYREG_PRT2_DR
.set ZB_RX__INTCFG, CYREG_PRT2_INTCFG
.set ZB_RX__INTSTAT, CYREG_PRT2_INTSTAT
.set ZB_RX__MASK, 0x04
.set ZB_RX__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ZB_RX__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ZB_RX__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ZB_RX__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ZB_RX__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ZB_RX__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ZB_RX__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ZB_RX__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ZB_RX__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ZB_RX__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ZB_RX__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ZB_RX__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ZB_RX__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ZB_RX__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ZB_RX__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ZB_RX__PC, CYREG_PRT2_PC
.set ZB_RX__PC2, CYREG_PRT2_PC2
.set ZB_RX__PORT, 2
.set ZB_RX__PS, CYREG_PRT2_PS
.set ZB_RX__SHIFT, 2

/* ZB_TX */
.set ZB_TX__0__DM__MASK, 0x38
.set ZB_TX__0__DM__SHIFT, 3
.set ZB_TX__0__DR, CYREG_PRT2_DR
.set ZB_TX__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ZB_TX__0__HSIOM_MASK, 0x000000F0
.set ZB_TX__0__HSIOM_SHIFT, 4
.set ZB_TX__0__INTCFG, CYREG_PRT2_INTCFG
.set ZB_TX__0__INTSTAT, CYREG_PRT2_INTSTAT
.set ZB_TX__0__MASK, 0x02
.set ZB_TX__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set ZB_TX__0__OUT_SEL_SHIFT, 2
.set ZB_TX__0__OUT_SEL_VAL, 2
.set ZB_TX__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ZB_TX__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ZB_TX__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ZB_TX__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ZB_TX__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ZB_TX__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ZB_TX__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ZB_TX__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ZB_TX__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ZB_TX__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ZB_TX__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ZB_TX__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ZB_TX__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ZB_TX__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ZB_TX__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ZB_TX__0__PC, CYREG_PRT2_PC
.set ZB_TX__0__PC2, CYREG_PRT2_PC2
.set ZB_TX__0__PORT, 2
.set ZB_TX__0__PS, CYREG_PRT2_PS
.set ZB_TX__0__SHIFT, 1
.set ZB_TX__DR, CYREG_PRT2_DR
.set ZB_TX__INTCFG, CYREG_PRT2_INTCFG
.set ZB_TX__INTSTAT, CYREG_PRT2_INTSTAT
.set ZB_TX__MASK, 0x02
.set ZB_TX__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ZB_TX__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ZB_TX__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ZB_TX__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ZB_TX__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ZB_TX__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ZB_TX__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ZB_TX__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ZB_TX__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ZB_TX__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ZB_TX__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ZB_TX__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ZB_TX__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ZB_TX__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ZB_TX__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ZB_TX__PC, CYREG_PRT2_PC
.set ZB_TX__PC2, CYREG_PRT2_PC2
.set ZB_TX__PORT, 2
.set ZB_TX__PS, CYREG_PRT2_PS
.set ZB_TX__SHIFT, 1

/* JL_SEL */
.set JL_SEL__0__DM__MASK, 0x38000
.set JL_SEL__0__DM__SHIFT, 15
.set JL_SEL__0__DR, CYREG_PRT2_DR
.set JL_SEL__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set JL_SEL__0__HSIOM_MASK, 0x00F00000
.set JL_SEL__0__HSIOM_SHIFT, 20
.set JL_SEL__0__INTCFG, CYREG_PRT2_INTCFG
.set JL_SEL__0__INTSTAT, CYREG_PRT2_INTSTAT
.set JL_SEL__0__MASK, 0x20
.set JL_SEL__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set JL_SEL__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set JL_SEL__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set JL_SEL__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set JL_SEL__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set JL_SEL__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set JL_SEL__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set JL_SEL__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set JL_SEL__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set JL_SEL__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set JL_SEL__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set JL_SEL__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set JL_SEL__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set JL_SEL__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set JL_SEL__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set JL_SEL__0__PC, CYREG_PRT2_PC
.set JL_SEL__0__PC2, CYREG_PRT2_PC2
.set JL_SEL__0__PORT, 2
.set JL_SEL__0__PS, CYREG_PRT2_PS
.set JL_SEL__0__SHIFT, 5
.set JL_SEL__DR, CYREG_PRT2_DR
.set JL_SEL__INTCFG, CYREG_PRT2_INTCFG
.set JL_SEL__INTSTAT, CYREG_PRT2_INTSTAT
.set JL_SEL__MASK, 0x20
.set JL_SEL__PA__CFG0, CYREG_UDB_PA2_CFG0
.set JL_SEL__PA__CFG1, CYREG_UDB_PA2_CFG1
.set JL_SEL__PA__CFG10, CYREG_UDB_PA2_CFG10
.set JL_SEL__PA__CFG11, CYREG_UDB_PA2_CFG11
.set JL_SEL__PA__CFG12, CYREG_UDB_PA2_CFG12
.set JL_SEL__PA__CFG13, CYREG_UDB_PA2_CFG13
.set JL_SEL__PA__CFG14, CYREG_UDB_PA2_CFG14
.set JL_SEL__PA__CFG2, CYREG_UDB_PA2_CFG2
.set JL_SEL__PA__CFG3, CYREG_UDB_PA2_CFG3
.set JL_SEL__PA__CFG4, CYREG_UDB_PA2_CFG4
.set JL_SEL__PA__CFG5, CYREG_UDB_PA2_CFG5
.set JL_SEL__PA__CFG6, CYREG_UDB_PA2_CFG6
.set JL_SEL__PA__CFG7, CYREG_UDB_PA2_CFG7
.set JL_SEL__PA__CFG8, CYREG_UDB_PA2_CFG8
.set JL_SEL__PA__CFG9, CYREG_UDB_PA2_CFG9
.set JL_SEL__PC, CYREG_PRT2_PC
.set JL_SEL__PC2, CYREG_PRT2_PC2
.set JL_SEL__PORT, 2
.set JL_SEL__PS, CYREG_PRT2_PS
.set JL_SEL__SHIFT, 5

/* JR_SEL */
.set JR_SEL__0__DM__MASK, 0x1C0000
.set JR_SEL__0__DM__SHIFT, 18
.set JR_SEL__0__DR, CYREG_PRT2_DR
.set JR_SEL__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set JR_SEL__0__HSIOM_MASK, 0x0F000000
.set JR_SEL__0__HSIOM_SHIFT, 24
.set JR_SEL__0__INTCFG, CYREG_PRT2_INTCFG
.set JR_SEL__0__INTSTAT, CYREG_PRT2_INTSTAT
.set JR_SEL__0__MASK, 0x40
.set JR_SEL__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set JR_SEL__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set JR_SEL__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set JR_SEL__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set JR_SEL__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set JR_SEL__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set JR_SEL__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set JR_SEL__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set JR_SEL__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set JR_SEL__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set JR_SEL__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set JR_SEL__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set JR_SEL__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set JR_SEL__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set JR_SEL__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set JR_SEL__0__PC, CYREG_PRT2_PC
.set JR_SEL__0__PC2, CYREG_PRT2_PC2
.set JR_SEL__0__PORT, 2
.set JR_SEL__0__PS, CYREG_PRT2_PS
.set JR_SEL__0__SHIFT, 6
.set JR_SEL__DR, CYREG_PRT2_DR
.set JR_SEL__INTCFG, CYREG_PRT2_INTCFG
.set JR_SEL__INTSTAT, CYREG_PRT2_INTSTAT
.set JR_SEL__MASK, 0x40
.set JR_SEL__PA__CFG0, CYREG_UDB_PA2_CFG0
.set JR_SEL__PA__CFG1, CYREG_UDB_PA2_CFG1
.set JR_SEL__PA__CFG10, CYREG_UDB_PA2_CFG10
.set JR_SEL__PA__CFG11, CYREG_UDB_PA2_CFG11
.set JR_SEL__PA__CFG12, CYREG_UDB_PA2_CFG12
.set JR_SEL__PA__CFG13, CYREG_UDB_PA2_CFG13
.set JR_SEL__PA__CFG14, CYREG_UDB_PA2_CFG14
.set JR_SEL__PA__CFG2, CYREG_UDB_PA2_CFG2
.set JR_SEL__PA__CFG3, CYREG_UDB_PA2_CFG3
.set JR_SEL__PA__CFG4, CYREG_UDB_PA2_CFG4
.set JR_SEL__PA__CFG5, CYREG_UDB_PA2_CFG5
.set JR_SEL__PA__CFG6, CYREG_UDB_PA2_CFG6
.set JR_SEL__PA__CFG7, CYREG_UDB_PA2_CFG7
.set JR_SEL__PA__CFG8, CYREG_UDB_PA2_CFG8
.set JR_SEL__PA__CFG9, CYREG_UDB_PA2_CFG9
.set JR_SEL__PC, CYREG_PRT2_PC
.set JR_SEL__PC2, CYREG_PRT2_PC2
.set JR_SEL__PORT, 2
.set JR_SEL__PS, CYREG_PRT2_PS
.set JR_SEL__SHIFT, 6

/* MoM_Hi */
.set MoM_Hi__0__DM__MASK, 0x38
.set MoM_Hi__0__DM__SHIFT, 3
.set MoM_Hi__0__DR, CYREG_PRT1_DR
.set MoM_Hi__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set MoM_Hi__0__HSIOM_MASK, 0x000000F0
.set MoM_Hi__0__HSIOM_SHIFT, 4
.set MoM_Hi__0__INTCFG, CYREG_PRT1_INTCFG
.set MoM_Hi__0__INTSTAT, CYREG_PRT1_INTSTAT
.set MoM_Hi__0__MASK, 0x02
.set MoM_Hi__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set MoM_Hi__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set MoM_Hi__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set MoM_Hi__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set MoM_Hi__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set MoM_Hi__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set MoM_Hi__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set MoM_Hi__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set MoM_Hi__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set MoM_Hi__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set MoM_Hi__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set MoM_Hi__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set MoM_Hi__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set MoM_Hi__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set MoM_Hi__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set MoM_Hi__0__PC, CYREG_PRT1_PC
.set MoM_Hi__0__PC2, CYREG_PRT1_PC2
.set MoM_Hi__0__PORT, 1
.set MoM_Hi__0__PS, CYREG_PRT1_PS
.set MoM_Hi__0__SHIFT, 1
.set MoM_Hi__DR, CYREG_PRT1_DR
.set MoM_Hi__INTCFG, CYREG_PRT1_INTCFG
.set MoM_Hi__INTSTAT, CYREG_PRT1_INTSTAT
.set MoM_Hi__MASK, 0x02
.set MoM_Hi__PA__CFG0, CYREG_UDB_PA1_CFG0
.set MoM_Hi__PA__CFG1, CYREG_UDB_PA1_CFG1
.set MoM_Hi__PA__CFG10, CYREG_UDB_PA1_CFG10
.set MoM_Hi__PA__CFG11, CYREG_UDB_PA1_CFG11
.set MoM_Hi__PA__CFG12, CYREG_UDB_PA1_CFG12
.set MoM_Hi__PA__CFG13, CYREG_UDB_PA1_CFG13
.set MoM_Hi__PA__CFG14, CYREG_UDB_PA1_CFG14
.set MoM_Hi__PA__CFG2, CYREG_UDB_PA1_CFG2
.set MoM_Hi__PA__CFG3, CYREG_UDB_PA1_CFG3
.set MoM_Hi__PA__CFG4, CYREG_UDB_PA1_CFG4
.set MoM_Hi__PA__CFG5, CYREG_UDB_PA1_CFG5
.set MoM_Hi__PA__CFG6, CYREG_UDB_PA1_CFG6
.set MoM_Hi__PA__CFG7, CYREG_UDB_PA1_CFG7
.set MoM_Hi__PA__CFG8, CYREG_UDB_PA1_CFG8
.set MoM_Hi__PA__CFG9, CYREG_UDB_PA1_CFG9
.set MoM_Hi__PC, CYREG_PRT1_PC
.set MoM_Hi__PC2, CYREG_PRT1_PC2
.set MoM_Hi__PORT, 1
.set MoM_Hi__PS, CYREG_PRT1_PS
.set MoM_Hi__SHIFT, 1

/* MoM_Lo */
.set MoM_Lo__0__DM__MASK, 0x07
.set MoM_Lo__0__DM__SHIFT, 0
.set MoM_Lo__0__DR, CYREG_PRT1_DR
.set MoM_Lo__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set MoM_Lo__0__HSIOM_MASK, 0x0000000F
.set MoM_Lo__0__HSIOM_SHIFT, 0
.set MoM_Lo__0__INTCFG, CYREG_PRT1_INTCFG
.set MoM_Lo__0__INTSTAT, CYREG_PRT1_INTSTAT
.set MoM_Lo__0__MASK, 0x01
.set MoM_Lo__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set MoM_Lo__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set MoM_Lo__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set MoM_Lo__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set MoM_Lo__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set MoM_Lo__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set MoM_Lo__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set MoM_Lo__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set MoM_Lo__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set MoM_Lo__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set MoM_Lo__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set MoM_Lo__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set MoM_Lo__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set MoM_Lo__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set MoM_Lo__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set MoM_Lo__0__PC, CYREG_PRT1_PC
.set MoM_Lo__0__PC2, CYREG_PRT1_PC2
.set MoM_Lo__0__PORT, 1
.set MoM_Lo__0__PS, CYREG_PRT1_PS
.set MoM_Lo__0__SHIFT, 0
.set MoM_Lo__DR, CYREG_PRT1_DR
.set MoM_Lo__INTCFG, CYREG_PRT1_INTCFG
.set MoM_Lo__INTSTAT, CYREG_PRT1_INTSTAT
.set MoM_Lo__MASK, 0x01
.set MoM_Lo__PA__CFG0, CYREG_UDB_PA1_CFG0
.set MoM_Lo__PA__CFG1, CYREG_UDB_PA1_CFG1
.set MoM_Lo__PA__CFG10, CYREG_UDB_PA1_CFG10
.set MoM_Lo__PA__CFG11, CYREG_UDB_PA1_CFG11
.set MoM_Lo__PA__CFG12, CYREG_UDB_PA1_CFG12
.set MoM_Lo__PA__CFG13, CYREG_UDB_PA1_CFG13
.set MoM_Lo__PA__CFG14, CYREG_UDB_PA1_CFG14
.set MoM_Lo__PA__CFG2, CYREG_UDB_PA1_CFG2
.set MoM_Lo__PA__CFG3, CYREG_UDB_PA1_CFG3
.set MoM_Lo__PA__CFG4, CYREG_UDB_PA1_CFG4
.set MoM_Lo__PA__CFG5, CYREG_UDB_PA1_CFG5
.set MoM_Lo__PA__CFG6, CYREG_UDB_PA1_CFG6
.set MoM_Lo__PA__CFG7, CYREG_UDB_PA1_CFG7
.set MoM_Lo__PA__CFG8, CYREG_UDB_PA1_CFG8
.set MoM_Lo__PA__CFG9, CYREG_UDB_PA1_CFG9
.set MoM_Lo__PC, CYREG_PRT1_PC
.set MoM_Lo__PC2, CYREG_PRT1_PC2
.set MoM_Lo__PORT, 1
.set MoM_Lo__PS, CYREG_PRT1_PS
.set MoM_Lo__SHIFT, 0

/* Rot_Hi */
.set Rot_Hi__0__DM__MASK, 0x38
.set Rot_Hi__0__DM__SHIFT, 3
.set Rot_Hi__0__DR, CYREG_PRT3_DR
.set Rot_Hi__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Rot_Hi__0__HSIOM_MASK, 0x000000F0
.set Rot_Hi__0__HSIOM_SHIFT, 4
.set Rot_Hi__0__INTCFG, CYREG_PRT3_INTCFG
.set Rot_Hi__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Rot_Hi__0__MASK, 0x02
.set Rot_Hi__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Rot_Hi__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Rot_Hi__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Rot_Hi__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Rot_Hi__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Rot_Hi__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Rot_Hi__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Rot_Hi__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Rot_Hi__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Rot_Hi__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Rot_Hi__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Rot_Hi__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Rot_Hi__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Rot_Hi__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Rot_Hi__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Rot_Hi__0__PC, CYREG_PRT3_PC
.set Rot_Hi__0__PC2, CYREG_PRT3_PC2
.set Rot_Hi__0__PORT, 3
.set Rot_Hi__0__PS, CYREG_PRT3_PS
.set Rot_Hi__0__SHIFT, 1
.set Rot_Hi__DR, CYREG_PRT3_DR
.set Rot_Hi__INTCFG, CYREG_PRT3_INTCFG
.set Rot_Hi__INTSTAT, CYREG_PRT3_INTSTAT
.set Rot_Hi__MASK, 0x02
.set Rot_Hi__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Rot_Hi__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Rot_Hi__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Rot_Hi__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Rot_Hi__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Rot_Hi__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Rot_Hi__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Rot_Hi__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Rot_Hi__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Rot_Hi__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Rot_Hi__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Rot_Hi__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Rot_Hi__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Rot_Hi__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Rot_Hi__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Rot_Hi__PC, CYREG_PRT3_PC
.set Rot_Hi__PC2, CYREG_PRT3_PC2
.set Rot_Hi__PORT, 3
.set Rot_Hi__PS, CYREG_PRT3_PS
.set Rot_Hi__SHIFT, 1

/* Rot_Lo */
.set Rot_Lo__0__DM__MASK, 0x7000
.set Rot_Lo__0__DM__SHIFT, 12
.set Rot_Lo__0__DR, CYREG_PRT3_DR
.set Rot_Lo__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Rot_Lo__0__HSIOM_MASK, 0x000F0000
.set Rot_Lo__0__HSIOM_SHIFT, 16
.set Rot_Lo__0__INTCFG, CYREG_PRT3_INTCFG
.set Rot_Lo__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Rot_Lo__0__MASK, 0x10
.set Rot_Lo__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Rot_Lo__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Rot_Lo__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Rot_Lo__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Rot_Lo__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Rot_Lo__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Rot_Lo__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Rot_Lo__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Rot_Lo__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Rot_Lo__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Rot_Lo__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Rot_Lo__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Rot_Lo__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Rot_Lo__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Rot_Lo__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Rot_Lo__0__PC, CYREG_PRT3_PC
.set Rot_Lo__0__PC2, CYREG_PRT3_PC2
.set Rot_Lo__0__PORT, 3
.set Rot_Lo__0__PS, CYREG_PRT3_PS
.set Rot_Lo__0__SHIFT, 4
.set Rot_Lo__DR, CYREG_PRT3_DR
.set Rot_Lo__INTCFG, CYREG_PRT3_INTCFG
.set Rot_Lo__INTSTAT, CYREG_PRT3_INTSTAT
.set Rot_Lo__MASK, 0x10
.set Rot_Lo__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Rot_Lo__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Rot_Lo__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Rot_Lo__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Rot_Lo__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Rot_Lo__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Rot_Lo__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Rot_Lo__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Rot_Lo__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Rot_Lo__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Rot_Lo__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Rot_Lo__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Rot_Lo__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Rot_Lo__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Rot_Lo__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Rot_Lo__PC, CYREG_PRT3_PC
.set Rot_Lo__PC2, CYREG_PRT3_PC2
.set Rot_Lo__PORT, 3
.set Rot_Lo__PS, CYREG_PRT3_PS
.set Rot_Lo__SHIFT, 4

/* Rot_SW */
.set Rot_SW__0__DM__MASK, 0x38000
.set Rot_SW__0__DM__SHIFT, 15
.set Rot_SW__0__DR, CYREG_PRT3_DR
.set Rot_SW__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Rot_SW__0__HSIOM_MASK, 0x00F00000
.set Rot_SW__0__HSIOM_SHIFT, 20
.set Rot_SW__0__INTCFG, CYREG_PRT3_INTCFG
.set Rot_SW__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Rot_SW__0__MASK, 0x20
.set Rot_SW__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Rot_SW__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Rot_SW__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Rot_SW__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Rot_SW__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Rot_SW__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Rot_SW__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Rot_SW__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Rot_SW__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Rot_SW__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Rot_SW__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Rot_SW__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Rot_SW__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Rot_SW__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Rot_SW__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Rot_SW__0__PC, CYREG_PRT3_PC
.set Rot_SW__0__PC2, CYREG_PRT3_PC2
.set Rot_SW__0__PORT, 3
.set Rot_SW__0__PS, CYREG_PRT3_PS
.set Rot_SW__0__SHIFT, 5
.set Rot_SW__DR, CYREG_PRT3_DR
.set Rot_SW__INTCFG, CYREG_PRT3_INTCFG
.set Rot_SW__INTSTAT, CYREG_PRT3_INTSTAT
.set Rot_SW__MASK, 0x20
.set Rot_SW__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Rot_SW__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Rot_SW__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Rot_SW__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Rot_SW__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Rot_SW__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Rot_SW__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Rot_SW__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Rot_SW__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Rot_SW__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Rot_SW__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Rot_SW__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Rot_SW__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Rot_SW__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Rot_SW__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Rot_SW__PC, CYREG_PRT3_PC
.set Rot_SW__PC2, CYREG_PRT3_PC2
.set Rot_SW__PORT, 3
.set Rot_SW__PS, CYREG_PRT3_PS
.set Rot_SW__SHIFT, 5

/* TS_DnC */
.set TS_DnC__0__DM__MASK, 0xE00
.set TS_DnC__0__DM__SHIFT, 9
.set TS_DnC__0__DR, CYREG_PRT0_DR
.set TS_DnC__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TS_DnC__0__HSIOM_MASK, 0x0000F000
.set TS_DnC__0__HSIOM_SHIFT, 12
.set TS_DnC__0__INTCFG, CYREG_PRT0_INTCFG
.set TS_DnC__0__INTSTAT, CYREG_PRT0_INTSTAT
.set TS_DnC__0__MASK, 0x08
.set TS_DnC__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TS_DnC__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TS_DnC__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TS_DnC__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TS_DnC__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TS_DnC__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TS_DnC__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TS_DnC__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TS_DnC__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TS_DnC__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TS_DnC__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TS_DnC__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TS_DnC__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TS_DnC__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TS_DnC__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TS_DnC__0__PC, CYREG_PRT0_PC
.set TS_DnC__0__PC2, CYREG_PRT0_PC2
.set TS_DnC__0__PORT, 0
.set TS_DnC__0__PS, CYREG_PRT0_PS
.set TS_DnC__0__SHIFT, 3
.set TS_DnC__DR, CYREG_PRT0_DR
.set TS_DnC__INTCFG, CYREG_PRT0_INTCFG
.set TS_DnC__INTSTAT, CYREG_PRT0_INTSTAT
.set TS_DnC__MASK, 0x08
.set TS_DnC__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TS_DnC__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TS_DnC__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TS_DnC__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TS_DnC__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TS_DnC__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TS_DnC__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TS_DnC__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TS_DnC__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TS_DnC__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TS_DnC__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TS_DnC__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TS_DnC__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TS_DnC__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TS_DnC__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TS_DnC__PC, CYREG_PRT0_PC
.set TS_DnC__PC2, CYREG_PRT0_PC2
.set TS_DnC__PORT, 0
.set TS_DnC__PS, CYREG_PRT0_PS
.set TS_DnC__SHIFT, 3

/* TS_I2C_SCB */
.set TS_I2C_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set TS_I2C_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set TS_I2C_SCB__CTRL, CYREG_SCB0_CTRL
.set TS_I2C_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set TS_I2C_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set TS_I2C_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set TS_I2C_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set TS_I2C_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set TS_I2C_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set TS_I2C_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set TS_I2C_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set TS_I2C_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set TS_I2C_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set TS_I2C_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set TS_I2C_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set TS_I2C_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set TS_I2C_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set TS_I2C_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set TS_I2C_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set TS_I2C_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set TS_I2C_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set TS_I2C_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set TS_I2C_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set TS_I2C_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set TS_I2C_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set TS_I2C_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set TS_I2C_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set TS_I2C_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set TS_I2C_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set TS_I2C_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set TS_I2C_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set TS_I2C_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set TS_I2C_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set TS_I2C_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set TS_I2C_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set TS_I2C_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set TS_I2C_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set TS_I2C_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set TS_I2C_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set TS_I2C_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set TS_I2C_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set TS_I2C_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set TS_I2C_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set TS_I2C_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set TS_I2C_SCB__INTR_M, CYREG_SCB0_INTR_M
.set TS_I2C_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set TS_I2C_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set TS_I2C_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set TS_I2C_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set TS_I2C_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set TS_I2C_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set TS_I2C_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set TS_I2C_SCB__INTR_S, CYREG_SCB0_INTR_S
.set TS_I2C_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set TS_I2C_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set TS_I2C_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set TS_I2C_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set TS_I2C_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set TS_I2C_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set TS_I2C_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set TS_I2C_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set TS_I2C_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set TS_I2C_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set TS_I2C_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set TS_I2C_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set TS_I2C_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set TS_I2C_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set TS_I2C_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set TS_I2C_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set TS_I2C_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set TS_I2C_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set TS_I2C_SCB__SS0_POSISTION, 0
.set TS_I2C_SCB__SS1_POSISTION, 1
.set TS_I2C_SCB__SS2_POSISTION, 2
.set TS_I2C_SCB__SS3_POSISTION, 3
.set TS_I2C_SCB__STATUS, CYREG_SCB0_STATUS
.set TS_I2C_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set TS_I2C_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set TS_I2C_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set TS_I2C_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set TS_I2C_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set TS_I2C_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set TS_I2C_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set TS_I2C_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* TS_I2C_SCB_IRQ */
.set TS_I2C_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set TS_I2C_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set TS_I2C_SCB_IRQ__INTC_MASK, 0x400
.set TS_I2C_SCB_IRQ__INTC_NUMBER, 10
.set TS_I2C_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set TS_I2C_SCB_IRQ__INTC_PRIOR_NUM, 3
.set TS_I2C_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set TS_I2C_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set TS_I2C_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* TS_I2C_SCBCLK */
.set TS_I2C_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set TS_I2C_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B01
.set TS_I2C_SCBCLK__ENABLE_MASK, 0x80000000
.set TS_I2C_SCBCLK__MASK, 0x80000000
.set TS_I2C_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B01

/* TS_I2C_scl */
.set TS_I2C_scl__0__DM__MASK, 0x07
.set TS_I2C_scl__0__DM__SHIFT, 0
.set TS_I2C_scl__0__DR, CYREG_PRT4_DR
.set TS_I2C_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set TS_I2C_scl__0__HSIOM_MASK, 0x0000000F
.set TS_I2C_scl__0__HSIOM_SHIFT, 0
.set TS_I2C_scl__0__INTCFG, CYREG_PRT4_INTCFG
.set TS_I2C_scl__0__INTSTAT, CYREG_PRT4_INTSTAT
.set TS_I2C_scl__0__MASK, 0x01
.set TS_I2C_scl__0__PC, CYREG_PRT4_PC
.set TS_I2C_scl__0__PC2, CYREG_PRT4_PC2
.set TS_I2C_scl__0__PORT, 4
.set TS_I2C_scl__0__PS, CYREG_PRT4_PS
.set TS_I2C_scl__0__SHIFT, 0
.set TS_I2C_scl__DR, CYREG_PRT4_DR
.set TS_I2C_scl__INTCFG, CYREG_PRT4_INTCFG
.set TS_I2C_scl__INTSTAT, CYREG_PRT4_INTSTAT
.set TS_I2C_scl__MASK, 0x01
.set TS_I2C_scl__PC, CYREG_PRT4_PC
.set TS_I2C_scl__PC2, CYREG_PRT4_PC2
.set TS_I2C_scl__PORT, 4
.set TS_I2C_scl__PS, CYREG_PRT4_PS
.set TS_I2C_scl__SHIFT, 0

/* TS_I2C_sda */
.set TS_I2C_sda__0__DM__MASK, 0x38
.set TS_I2C_sda__0__DM__SHIFT, 3
.set TS_I2C_sda__0__DR, CYREG_PRT4_DR
.set TS_I2C_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set TS_I2C_sda__0__HSIOM_MASK, 0x000000F0
.set TS_I2C_sda__0__HSIOM_SHIFT, 4
.set TS_I2C_sda__0__INTCFG, CYREG_PRT4_INTCFG
.set TS_I2C_sda__0__INTSTAT, CYREG_PRT4_INTSTAT
.set TS_I2C_sda__0__MASK, 0x02
.set TS_I2C_sda__0__PC, CYREG_PRT4_PC
.set TS_I2C_sda__0__PC2, CYREG_PRT4_PC2
.set TS_I2C_sda__0__PORT, 4
.set TS_I2C_sda__0__PS, CYREG_PRT4_PS
.set TS_I2C_sda__0__SHIFT, 1
.set TS_I2C_sda__DR, CYREG_PRT4_DR
.set TS_I2C_sda__INTCFG, CYREG_PRT4_INTCFG
.set TS_I2C_sda__INTSTAT, CYREG_PRT4_INTSTAT
.set TS_I2C_sda__MASK, 0x02
.set TS_I2C_sda__PC, CYREG_PRT4_PC
.set TS_I2C_sda__PC2, CYREG_PRT4_PC2
.set TS_I2C_sda__PORT, 4
.set TS_I2C_sda__PS, CYREG_PRT4_PS
.set TS_I2C_sda__SHIFT, 1

/* TS_IRQ */
.set TS_IRQ__0__DM__MASK, 0x07
.set TS_IRQ__0__DM__SHIFT, 0
.set TS_IRQ__0__DR, CYREG_PRT0_DR
.set TS_IRQ__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TS_IRQ__0__HSIOM_MASK, 0x0000000F
.set TS_IRQ__0__HSIOM_SHIFT, 0
.set TS_IRQ__0__INTCFG, CYREG_PRT0_INTCFG
.set TS_IRQ__0__INTSTAT, CYREG_PRT0_INTSTAT
.set TS_IRQ__0__MASK, 0x01
.set TS_IRQ__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TS_IRQ__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TS_IRQ__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TS_IRQ__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TS_IRQ__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TS_IRQ__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TS_IRQ__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TS_IRQ__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TS_IRQ__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TS_IRQ__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TS_IRQ__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TS_IRQ__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TS_IRQ__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TS_IRQ__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TS_IRQ__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TS_IRQ__0__PC, CYREG_PRT0_PC
.set TS_IRQ__0__PC2, CYREG_PRT0_PC2
.set TS_IRQ__0__PORT, 0
.set TS_IRQ__0__PS, CYREG_PRT0_PS
.set TS_IRQ__0__SHIFT, 0
.set TS_IRQ__DR, CYREG_PRT0_DR
.set TS_IRQ__INTCFG, CYREG_PRT0_INTCFG
.set TS_IRQ__INTSTAT, CYREG_PRT0_INTSTAT
.set TS_IRQ__MASK, 0x01
.set TS_IRQ__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TS_IRQ__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TS_IRQ__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TS_IRQ__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TS_IRQ__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TS_IRQ__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TS_IRQ__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TS_IRQ__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TS_IRQ__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TS_IRQ__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TS_IRQ__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TS_IRQ__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TS_IRQ__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TS_IRQ__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TS_IRQ__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TS_IRQ__PC, CYREG_PRT0_PC
.set TS_IRQ__PC2, CYREG_PRT0_PC2
.set TS_IRQ__PORT, 0
.set TS_IRQ__PS, CYREG_PRT0_PS
.set TS_IRQ__SHIFT, 0

/* TS_SPI_miso_m */
.set TS_SPI_miso_m__0__DM__MASK, 0x38000
.set TS_SPI_miso_m__0__DM__SHIFT, 15
.set TS_SPI_miso_m__0__DR, CYREG_PRT0_DR
.set TS_SPI_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TS_SPI_miso_m__0__HSIOM_MASK, 0x00F00000
.set TS_SPI_miso_m__0__HSIOM_SHIFT, 20
.set TS_SPI_miso_m__0__INTCFG, CYREG_PRT0_INTCFG
.set TS_SPI_miso_m__0__INTSTAT, CYREG_PRT0_INTSTAT
.set TS_SPI_miso_m__0__MASK, 0x20
.set TS_SPI_miso_m__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TS_SPI_miso_m__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TS_SPI_miso_m__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TS_SPI_miso_m__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TS_SPI_miso_m__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TS_SPI_miso_m__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TS_SPI_miso_m__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TS_SPI_miso_m__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TS_SPI_miso_m__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TS_SPI_miso_m__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TS_SPI_miso_m__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TS_SPI_miso_m__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TS_SPI_miso_m__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TS_SPI_miso_m__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TS_SPI_miso_m__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TS_SPI_miso_m__0__PC, CYREG_PRT0_PC
.set TS_SPI_miso_m__0__PC2, CYREG_PRT0_PC2
.set TS_SPI_miso_m__0__PORT, 0
.set TS_SPI_miso_m__0__PS, CYREG_PRT0_PS
.set TS_SPI_miso_m__0__SHIFT, 5
.set TS_SPI_miso_m__DR, CYREG_PRT0_DR
.set TS_SPI_miso_m__INTCFG, CYREG_PRT0_INTCFG
.set TS_SPI_miso_m__INTSTAT, CYREG_PRT0_INTSTAT
.set TS_SPI_miso_m__MASK, 0x20
.set TS_SPI_miso_m__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TS_SPI_miso_m__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TS_SPI_miso_m__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TS_SPI_miso_m__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TS_SPI_miso_m__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TS_SPI_miso_m__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TS_SPI_miso_m__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TS_SPI_miso_m__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TS_SPI_miso_m__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TS_SPI_miso_m__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TS_SPI_miso_m__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TS_SPI_miso_m__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TS_SPI_miso_m__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TS_SPI_miso_m__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TS_SPI_miso_m__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TS_SPI_miso_m__PC, CYREG_PRT0_PC
.set TS_SPI_miso_m__PC2, CYREG_PRT0_PC2
.set TS_SPI_miso_m__PORT, 0
.set TS_SPI_miso_m__PS, CYREG_PRT0_PS
.set TS_SPI_miso_m__SHIFT, 5

/* TS_SPI_mosi_m */
.set TS_SPI_mosi_m__0__DM__MASK, 0x7000
.set TS_SPI_mosi_m__0__DM__SHIFT, 12
.set TS_SPI_mosi_m__0__DR, CYREG_PRT0_DR
.set TS_SPI_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TS_SPI_mosi_m__0__HSIOM_MASK, 0x000F0000
.set TS_SPI_mosi_m__0__HSIOM_SHIFT, 16
.set TS_SPI_mosi_m__0__INTCFG, CYREG_PRT0_INTCFG
.set TS_SPI_mosi_m__0__INTSTAT, CYREG_PRT0_INTSTAT
.set TS_SPI_mosi_m__0__MASK, 0x10
.set TS_SPI_mosi_m__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set TS_SPI_mosi_m__0__OUT_SEL_SHIFT, 8
.set TS_SPI_mosi_m__0__OUT_SEL_VAL, -1
.set TS_SPI_mosi_m__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TS_SPI_mosi_m__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TS_SPI_mosi_m__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TS_SPI_mosi_m__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TS_SPI_mosi_m__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TS_SPI_mosi_m__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TS_SPI_mosi_m__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TS_SPI_mosi_m__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TS_SPI_mosi_m__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TS_SPI_mosi_m__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TS_SPI_mosi_m__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TS_SPI_mosi_m__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TS_SPI_mosi_m__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TS_SPI_mosi_m__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TS_SPI_mosi_m__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TS_SPI_mosi_m__0__PC, CYREG_PRT0_PC
.set TS_SPI_mosi_m__0__PC2, CYREG_PRT0_PC2
.set TS_SPI_mosi_m__0__PORT, 0
.set TS_SPI_mosi_m__0__PS, CYREG_PRT0_PS
.set TS_SPI_mosi_m__0__SHIFT, 4
.set TS_SPI_mosi_m__DR, CYREG_PRT0_DR
.set TS_SPI_mosi_m__INTCFG, CYREG_PRT0_INTCFG
.set TS_SPI_mosi_m__INTSTAT, CYREG_PRT0_INTSTAT
.set TS_SPI_mosi_m__MASK, 0x10
.set TS_SPI_mosi_m__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TS_SPI_mosi_m__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TS_SPI_mosi_m__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TS_SPI_mosi_m__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TS_SPI_mosi_m__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TS_SPI_mosi_m__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TS_SPI_mosi_m__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TS_SPI_mosi_m__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TS_SPI_mosi_m__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TS_SPI_mosi_m__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TS_SPI_mosi_m__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TS_SPI_mosi_m__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TS_SPI_mosi_m__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TS_SPI_mosi_m__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TS_SPI_mosi_m__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TS_SPI_mosi_m__PC, CYREG_PRT0_PC
.set TS_SPI_mosi_m__PC2, CYREG_PRT0_PC2
.set TS_SPI_mosi_m__PORT, 0
.set TS_SPI_mosi_m__PS, CYREG_PRT0_PS
.set TS_SPI_mosi_m__SHIFT, 4

/* TS_SPI_SCB */
.set TS_SPI_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set TS_SPI_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set TS_SPI_SCB__CTRL, CYREG_SCB1_CTRL
.set TS_SPI_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set TS_SPI_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set TS_SPI_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set TS_SPI_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set TS_SPI_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set TS_SPI_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set TS_SPI_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set TS_SPI_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set TS_SPI_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set TS_SPI_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set TS_SPI_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set TS_SPI_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set TS_SPI_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set TS_SPI_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set TS_SPI_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set TS_SPI_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set TS_SPI_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set TS_SPI_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set TS_SPI_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set TS_SPI_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set TS_SPI_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set TS_SPI_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set TS_SPI_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set TS_SPI_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set TS_SPI_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set TS_SPI_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set TS_SPI_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set TS_SPI_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set TS_SPI_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set TS_SPI_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set TS_SPI_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set TS_SPI_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set TS_SPI_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set TS_SPI_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set TS_SPI_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set TS_SPI_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set TS_SPI_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set TS_SPI_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set TS_SPI_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set TS_SPI_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set TS_SPI_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set TS_SPI_SCB__INTR_M, CYREG_SCB1_INTR_M
.set TS_SPI_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set TS_SPI_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set TS_SPI_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set TS_SPI_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set TS_SPI_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set TS_SPI_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set TS_SPI_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set TS_SPI_SCB__INTR_S, CYREG_SCB1_INTR_S
.set TS_SPI_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set TS_SPI_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set TS_SPI_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set TS_SPI_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set TS_SPI_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set TS_SPI_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set TS_SPI_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set TS_SPI_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set TS_SPI_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set TS_SPI_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set TS_SPI_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set TS_SPI_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set TS_SPI_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set TS_SPI_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set TS_SPI_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set TS_SPI_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set TS_SPI_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set TS_SPI_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set TS_SPI_SCB__SS0_POSISTION, 0
.set TS_SPI_SCB__SS1_POSISTION, 1
.set TS_SPI_SCB__SS2_POSISTION, 2
.set TS_SPI_SCB__SS3_POSISTION, 3
.set TS_SPI_SCB__STATUS, CYREG_SCB1_STATUS
.set TS_SPI_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set TS_SPI_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set TS_SPI_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set TS_SPI_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set TS_SPI_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set TS_SPI_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set TS_SPI_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set TS_SPI_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* TS_SPI_SCBCLK */
.set TS_SPI_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set TS_SPI_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_C00
.set TS_SPI_SCBCLK__ENABLE_MASK, 0x80000000
.set TS_SPI_SCBCLK__MASK, 0x80000000
.set TS_SPI_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_C00

/* TS_SPI_sclk_m */
.set TS_SPI_sclk_m__0__DM__MASK, 0x1C0000
.set TS_SPI_sclk_m__0__DM__SHIFT, 18
.set TS_SPI_sclk_m__0__DR, CYREG_PRT0_DR
.set TS_SPI_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TS_SPI_sclk_m__0__HSIOM_MASK, 0x0F000000
.set TS_SPI_sclk_m__0__HSIOM_SHIFT, 24
.set TS_SPI_sclk_m__0__INTCFG, CYREG_PRT0_INTCFG
.set TS_SPI_sclk_m__0__INTSTAT, CYREG_PRT0_INTSTAT
.set TS_SPI_sclk_m__0__MASK, 0x40
.set TS_SPI_sclk_m__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set TS_SPI_sclk_m__0__OUT_SEL_SHIFT, 12
.set TS_SPI_sclk_m__0__OUT_SEL_VAL, -1
.set TS_SPI_sclk_m__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TS_SPI_sclk_m__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TS_SPI_sclk_m__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TS_SPI_sclk_m__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TS_SPI_sclk_m__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TS_SPI_sclk_m__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TS_SPI_sclk_m__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TS_SPI_sclk_m__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TS_SPI_sclk_m__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TS_SPI_sclk_m__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TS_SPI_sclk_m__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TS_SPI_sclk_m__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TS_SPI_sclk_m__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TS_SPI_sclk_m__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TS_SPI_sclk_m__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TS_SPI_sclk_m__0__PC, CYREG_PRT0_PC
.set TS_SPI_sclk_m__0__PC2, CYREG_PRT0_PC2
.set TS_SPI_sclk_m__0__PORT, 0
.set TS_SPI_sclk_m__0__PS, CYREG_PRT0_PS
.set TS_SPI_sclk_m__0__SHIFT, 6
.set TS_SPI_sclk_m__DR, CYREG_PRT0_DR
.set TS_SPI_sclk_m__INTCFG, CYREG_PRT0_INTCFG
.set TS_SPI_sclk_m__INTSTAT, CYREG_PRT0_INTSTAT
.set TS_SPI_sclk_m__MASK, 0x40
.set TS_SPI_sclk_m__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TS_SPI_sclk_m__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TS_SPI_sclk_m__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TS_SPI_sclk_m__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TS_SPI_sclk_m__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TS_SPI_sclk_m__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TS_SPI_sclk_m__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TS_SPI_sclk_m__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TS_SPI_sclk_m__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TS_SPI_sclk_m__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TS_SPI_sclk_m__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TS_SPI_sclk_m__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TS_SPI_sclk_m__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TS_SPI_sclk_m__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TS_SPI_sclk_m__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TS_SPI_sclk_m__PC, CYREG_PRT0_PC
.set TS_SPI_sclk_m__PC2, CYREG_PRT0_PC2
.set TS_SPI_sclk_m__PORT, 0
.set TS_SPI_sclk_m__PS, CYREG_PRT0_PS
.set TS_SPI_sclk_m__SHIFT, 6

/* TS_SPI_ss0_m */
.set TS_SPI_ss0_m__0__DM__MASK, 0xE00000
.set TS_SPI_ss0_m__0__DM__SHIFT, 21
.set TS_SPI_ss0_m__0__DR, CYREG_PRT0_DR
.set TS_SPI_ss0_m__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TS_SPI_ss0_m__0__HSIOM_MASK, 0xF0000000
.set TS_SPI_ss0_m__0__HSIOM_SHIFT, 28
.set TS_SPI_ss0_m__0__INTCFG, CYREG_PRT0_INTCFG
.set TS_SPI_ss0_m__0__INTSTAT, CYREG_PRT0_INTSTAT
.set TS_SPI_ss0_m__0__MASK, 0x80
.set TS_SPI_ss0_m__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set TS_SPI_ss0_m__0__OUT_SEL_SHIFT, 14
.set TS_SPI_ss0_m__0__OUT_SEL_VAL, -1
.set TS_SPI_ss0_m__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TS_SPI_ss0_m__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TS_SPI_ss0_m__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TS_SPI_ss0_m__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TS_SPI_ss0_m__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TS_SPI_ss0_m__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TS_SPI_ss0_m__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TS_SPI_ss0_m__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TS_SPI_ss0_m__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TS_SPI_ss0_m__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TS_SPI_ss0_m__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TS_SPI_ss0_m__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TS_SPI_ss0_m__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TS_SPI_ss0_m__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TS_SPI_ss0_m__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TS_SPI_ss0_m__0__PC, CYREG_PRT0_PC
.set TS_SPI_ss0_m__0__PC2, CYREG_PRT0_PC2
.set TS_SPI_ss0_m__0__PORT, 0
.set TS_SPI_ss0_m__0__PS, CYREG_PRT0_PS
.set TS_SPI_ss0_m__0__SHIFT, 7
.set TS_SPI_ss0_m__DR, CYREG_PRT0_DR
.set TS_SPI_ss0_m__INTCFG, CYREG_PRT0_INTCFG
.set TS_SPI_ss0_m__INTSTAT, CYREG_PRT0_INTSTAT
.set TS_SPI_ss0_m__MASK, 0x80
.set TS_SPI_ss0_m__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TS_SPI_ss0_m__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TS_SPI_ss0_m__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TS_SPI_ss0_m__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TS_SPI_ss0_m__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TS_SPI_ss0_m__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TS_SPI_ss0_m__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TS_SPI_ss0_m__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TS_SPI_ss0_m__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TS_SPI_ss0_m__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TS_SPI_ss0_m__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TS_SPI_ss0_m__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TS_SPI_ss0_m__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TS_SPI_ss0_m__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TS_SPI_ss0_m__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TS_SPI_ss0_m__PC, CYREG_PRT0_PC
.set TS_SPI_ss0_m__PC2, CYREG_PRT0_PC2
.set TS_SPI_ss0_m__PORT, 0
.set TS_SPI_ss0_m__PS, CYREG_PRT0_PS
.set TS_SPI_ss0_m__SHIFT, 7

/* ZB_RSSI */
.set ZB_RSSI__0__DM__MASK, 0x07
.set ZB_RSSI__0__DM__SHIFT, 0
.set ZB_RSSI__0__DR, CYREG_PRT2_DR
.set ZB_RSSI__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ZB_RSSI__0__HSIOM_MASK, 0x0000000F
.set ZB_RSSI__0__HSIOM_SHIFT, 0
.set ZB_RSSI__0__INTCFG, CYREG_PRT2_INTCFG
.set ZB_RSSI__0__INTSTAT, CYREG_PRT2_INTSTAT
.set ZB_RSSI__0__MASK, 0x01
.set ZB_RSSI__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ZB_RSSI__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ZB_RSSI__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ZB_RSSI__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ZB_RSSI__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ZB_RSSI__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ZB_RSSI__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ZB_RSSI__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ZB_RSSI__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ZB_RSSI__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ZB_RSSI__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ZB_RSSI__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ZB_RSSI__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ZB_RSSI__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ZB_RSSI__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ZB_RSSI__0__PC, CYREG_PRT2_PC
.set ZB_RSSI__0__PC2, CYREG_PRT2_PC2
.set ZB_RSSI__0__PORT, 2
.set ZB_RSSI__0__PS, CYREG_PRT2_PS
.set ZB_RSSI__0__SHIFT, 0
.set ZB_RSSI__DR, CYREG_PRT2_DR
.set ZB_RSSI__INTCFG, CYREG_PRT2_INTCFG
.set ZB_RSSI__INTSTAT, CYREG_PRT2_INTSTAT
.set ZB_RSSI__MASK, 0x01
.set ZB_RSSI__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ZB_RSSI__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ZB_RSSI__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ZB_RSSI__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ZB_RSSI__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ZB_RSSI__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ZB_RSSI__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ZB_RSSI__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ZB_RSSI__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ZB_RSSI__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ZB_RSSI__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ZB_RSSI__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ZB_RSSI__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ZB_RSSI__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ZB_RSSI__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ZB_RSSI__PC, CYREG_PRT2_PC
.set ZB_RSSI__PC2, CYREG_PRT2_PC2
.set ZB_RSSI__PORT, 2
.set ZB_RSSI__PS, CYREG_PRT2_PS
.set ZB_RSSI__SHIFT, 0

/* isr_ADC */
.set isr_ADC__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_ADC__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_ADC__INTC_MASK, 0x08
.set isr_ADC__INTC_NUMBER, 3
.set isr_ADC__INTC_PRIOR_MASK, 0xC0000000
.set isr_ADC__INTC_PRIOR_NUM, 3
.set isr_ADC__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_ADC__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_ADC__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* LED_Blue */
.set LED_Blue__0__DM__MASK, 0x1C0000
.set LED_Blue__0__DM__SHIFT, 18
.set LED_Blue__0__DR, CYREG_PRT1_DR
.set LED_Blue__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED_Blue__0__HSIOM_MASK, 0x0F000000
.set LED_Blue__0__HSIOM_SHIFT, 24
.set LED_Blue__0__INTCFG, CYREG_PRT1_INTCFG
.set LED_Blue__0__INTSTAT, CYREG_PRT1_INTSTAT
.set LED_Blue__0__MASK, 0x40
.set LED_Blue__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_Blue__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_Blue__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_Blue__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_Blue__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_Blue__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_Blue__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_Blue__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_Blue__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_Blue__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_Blue__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_Blue__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_Blue__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_Blue__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_Blue__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_Blue__0__PC, CYREG_PRT1_PC
.set LED_Blue__0__PC2, CYREG_PRT1_PC2
.set LED_Blue__0__PORT, 1
.set LED_Blue__0__PS, CYREG_PRT1_PS
.set LED_Blue__0__SHIFT, 6
.set LED_Blue__DR, CYREG_PRT1_DR
.set LED_Blue__INTCFG, CYREG_PRT1_INTCFG
.set LED_Blue__INTSTAT, CYREG_PRT1_INTSTAT
.set LED_Blue__MASK, 0x40
.set LED_Blue__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_Blue__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_Blue__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_Blue__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_Blue__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_Blue__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_Blue__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_Blue__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_Blue__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_Blue__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_Blue__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_Blue__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_Blue__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_Blue__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_Blue__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_Blue__PC, CYREG_PRT1_PC
.set LED_Blue__PC2, CYREG_PRT1_PC2
.set LED_Blue__PORT, 1
.set LED_Blue__PS, CYREG_PRT1_PS
.set LED_Blue__SHIFT, 6

/* Clock_ADC */
.set Clock_ADC__DIVIDER_MASK, 0x0000FFFF
.set Clock_ADC__ENABLE, CYREG_CLK_DIVIDER_B00
.set Clock_ADC__ENABLE_MASK, 0x80000000
.set Clock_ADC__MASK, 0x80000000
.set Clock_ADC__REGISTER, CYREG_CLK_DIVIDER_B00

/* isr_JL_SEL */
.set isr_JL_SEL__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_JL_SEL__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_JL_SEL__INTC_MASK, 0x10
.set isr_JL_SEL__INTC_NUMBER, 4
.set isr_JL_SEL__INTC_PRIOR_MASK, 0xC0
.set isr_JL_SEL__INTC_PRIOR_NUM, 3
.set isr_JL_SEL__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set isr_JL_SEL__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_JL_SEL__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_JR_SEL */
.set isr_JR_SEL__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_JR_SEL__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_JR_SEL__INTC_MASK, 0x20
.set isr_JR_SEL__INTC_NUMBER, 5
.set isr_JR_SEL__INTC_PRIOR_MASK, 0xC000
.set isr_JR_SEL__INTC_PRIOR_NUM, 3
.set isr_JR_SEL__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set isr_JR_SEL__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_JR_SEL__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* ADC_SAR_Seq_Bypass */
.set ADC_SAR_Seq_Bypass__0__DM__MASK, 0xE00000
.set ADC_SAR_Seq_Bypass__0__DM__SHIFT, 21
.set ADC_SAR_Seq_Bypass__0__DR, CYREG_PRT1_DR
.set ADC_SAR_Seq_Bypass__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ADC_SAR_Seq_Bypass__0__HSIOM_MASK, 0xF0000000
.set ADC_SAR_Seq_Bypass__0__HSIOM_SHIFT, 28
.set ADC_SAR_Seq_Bypass__0__INTCFG, CYREG_PRT1_INTCFG
.set ADC_SAR_Seq_Bypass__0__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_SAR_Seq_Bypass__0__MASK, 0x80
.set ADC_SAR_Seq_Bypass__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_SAR_Seq_Bypass__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_SAR_Seq_Bypass__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_SAR_Seq_Bypass__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_SAR_Seq_Bypass__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_SAR_Seq_Bypass__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_SAR_Seq_Bypass__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_SAR_Seq_Bypass__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_SAR_Seq_Bypass__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_SAR_Seq_Bypass__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_SAR_Seq_Bypass__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_SAR_Seq_Bypass__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_SAR_Seq_Bypass__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_SAR_Seq_Bypass__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_SAR_Seq_Bypass__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_SAR_Seq_Bypass__0__PC, CYREG_PRT1_PC
.set ADC_SAR_Seq_Bypass__0__PC2, CYREG_PRT1_PC2
.set ADC_SAR_Seq_Bypass__0__PORT, 1
.set ADC_SAR_Seq_Bypass__0__PS, CYREG_PRT1_PS
.set ADC_SAR_Seq_Bypass__0__SHIFT, 7
.set ADC_SAR_Seq_Bypass__DR, CYREG_PRT1_DR
.set ADC_SAR_Seq_Bypass__INTCFG, CYREG_PRT1_INTCFG
.set ADC_SAR_Seq_Bypass__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_SAR_Seq_Bypass__MASK, 0x80
.set ADC_SAR_Seq_Bypass__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_SAR_Seq_Bypass__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_SAR_Seq_Bypass__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_SAR_Seq_Bypass__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_SAR_Seq_Bypass__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_SAR_Seq_Bypass__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_SAR_Seq_Bypass__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_SAR_Seq_Bypass__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_SAR_Seq_Bypass__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_SAR_Seq_Bypass__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_SAR_Seq_Bypass__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_SAR_Seq_Bypass__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_SAR_Seq_Bypass__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_SAR_Seq_Bypass__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_SAR_Seq_Bypass__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_SAR_Seq_Bypass__PC, CYREG_PRT1_PC
.set ADC_SAR_Seq_Bypass__PC2, CYREG_PRT1_PC2
.set ADC_SAR_Seq_Bypass__PORT, 1
.set ADC_SAR_Seq_Bypass__PS, CYREG_PRT1_PS
.set ADC_SAR_Seq_Bypass__SHIFT, 7

/* ADC_SAR_Seq_cy_psoc4_sar */
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_SAR_Seq_cy_psoc4_sarmux_8 */
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PIN, 3
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PIN, 4
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PIN, 3
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PORT, 7
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PIN, 7
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PORT, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_4_PIN, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_4_PORT, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL

/* ADC_SAR_Seq_intClock */
.set ADC_SAR_Seq_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_SAR_Seq_intClock__ENABLE, CYREG_CLK_DIVIDER_A01
.set ADC_SAR_Seq_intClock__ENABLE_MASK, 0x80000000
.set ADC_SAR_Seq_intClock__MASK, 0x80000000
.set ADC_SAR_Seq_intClock__REGISTER, CYREG_CLK_DIVIDER_A01

/* ADC_SAR_Seq_IRQ */
.set ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_IRQ__INTC_MASK, 0x4000
.set ADC_SAR_Seq_IRQ__INTC_NUMBER, 14
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_Seq_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 44000000
.set CYDEV_BCLK__HFCLK__KHZ, 44000
.set CYDEV_BCLK__HFCLK__MHZ, 44
.set CYDEV_BCLK__SYSCLK__HZ, 44000000
.set CYDEV_BCLK__SYSCLK__KHZ, 44000
.set CYDEV_BCLK__SYSCLK__MHZ, 44
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CyULFCLK__DIVIDER_MASK, 0x0000FFFF
.set CyULFCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set CyULFCLK__ENABLE_MASK, 0x80000000
.set CyULFCLK__MASK, 0x80000000
.set CyULFCLK__REGISTER, CYREG_CLK_DIVIDER_A00
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
