/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.35
Hash     : d4a5e5a
Date     : Feb  9 2024
Type     : Engineering
Log Time   : Fri Feb  9 07:12:59 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 73
# Timing Graph Levels: 134

#Path 1
Startpoint: soc.simpleuart.send_divcnt[22].Q[0] (dffre at (29,25) clocked by clk)
Endpoint  : soc.simpleuart.send_divcnt[22].D[0] (dffre at (29,25) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.simpleuart.send_divcnt[22].C[0] (dffre at (29,25))                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.simpleuart.send_divcnt[22].Q[0] (dffre at (29,25)) [clock-to-output]             0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li417_li417.in[0] (.names at (29,25))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li417_li417.out[0] (.names at (29,25))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
soc.simpleuart.send_divcnt[22].D[0] (dffre at (29,25))                               0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.simpleuart.send_divcnt[22].C[0] (dffre at (29,25))                               0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 2
Startpoint: reset_cnt[1].Q[0] (dffre at (36,28) clocked by clk)
Endpoint  : reset_cnt[2].D[0] (dffre at (36,28) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
reset_cnt[1].C[0] (dffre at (36,28))                                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
reset_cnt[1].Q[0] (dffre at (36,28)) [clock-to-output]                               0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li012_li012.in[1] (.names at (36,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li012_li012.out[0] (.names at (36,28))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
reset_cnt[2].D[0] (dffre at (36,28))                                                 0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
reset_cnt[2].C[0] (dffre at (36,28))                                                 0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 3
Startpoint: reset_cnt[1].Q[0] (dffre at (36,28) clocked by clk)
Endpoint  : reset_cnt[3].D[0] (dffre at (36,28) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
reset_cnt[1].C[0] (dffre at (36,28))                                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
reset_cnt[1].Q[0] (dffre at (36,28)) [clock-to-output]                               0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li013_li013.in[2] (.names at (36,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li013_li013.out[0] (.names at (36,28))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
reset_cnt[3].D[0] (dffre at (36,28))                                                 0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
reset_cnt[3].C[0] (dffre at (36,28))                                                 0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 4
Startpoint: reset_cnt[1].Q[0] (dffre at (36,28) clocked by clk)
Endpoint  : reset_cnt[4].D[0] (dffre at (36,28) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
reset_cnt[1].C[0] (dffre at (36,28))                                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
reset_cnt[1].Q[0] (dffre at (36,28)) [clock-to-output]                               0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li014_li014.in[2] (.names at (36,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li014_li014.out[0] (.names at (36,28))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
reset_cnt[4].D[0] (dffre at (36,28))                                                 0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
reset_cnt[4].C[0] (dffre at (36,28))                                                 0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 5
Startpoint: reset_cnt[1].Q[0] (dffre at (36,28) clocked by clk)
Endpoint  : reset_cnt[5].D[0] (dffre at (36,28) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
reset_cnt[1].C[0] (dffre at (36,28))                                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
reset_cnt[1].Q[0] (dffre at (36,28)) [clock-to-output]                               0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li015_li015.in[2] (.names at (36,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li015_li015.out[0] (.names at (36,28))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
reset_cnt[5].D[0] (dffre at (36,28))                                                 0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
reset_cnt[5].C[0] (dffre at (36,28))                                                 0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 6
Startpoint: reset_cnt[1].Q[0] (dffre at (36,28) clocked by clk)
Endpoint  : reset_cnt[1].D[0] (dffre at (36,28) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
reset_cnt[1].C[0] (dffre at (36,28))                                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
reset_cnt[1].Q[0] (dffre at (36,28)) [clock-to-output]                               0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li011_li011.in[0] (.names at (36,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li011_li011.out[0] (.names at (36,28))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
reset_cnt[1].D[0] (dffre at (36,28))                                                 0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
reset_cnt[1].C[0] (dffre at (36,28))                                                 0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 7
Startpoint: soc.cpu.count_cycle[17].Q[0] (dffre at (55,18) clocked by clk)
Endpoint  : soc.cpu.count_cycle[19].D[0] (dffre at (55,18) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[17].C[0] (dffre at (55,18))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[17].Q[0] (dffre at (55,18)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li068_li068.in[4] (.names at (55,18))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li068_li068.out[0] (.names at (55,18))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
soc.cpu.count_cycle[19].D[0] (dffre at (55,18))                                      0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[19].C[0] (dffre at (55,18))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 8
Startpoint: reset_cnt[1].Q[0] (dffre at (36,28) clocked by clk)
Endpoint  : reset_cnt[0].D[0] (dffre at (36,28) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
reset_cnt[1].C[0] (dffre at (36,28))                                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
reset_cnt[1].Q[0] (dffre at (36,28)) [clock-to-output]                               0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li010_li010.in[2] (.names at (36,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li010_li010.out[0] (.names at (36,28))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
reset_cnt[0].D[0] (dffre at (36,28))                                                 0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
reset_cnt[0].C[0] (dffre at (36,28))                                                 0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 9
Startpoint: soc.cpu.count_cycle[49].Q[0] (dffre at (54,14) clocked by clk)
Endpoint  : soc.cpu.count_cycle[50].D[0] (dffre at (54,14) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[49].C[0] (dffre at (54,14))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[49].Q[0] (dffre at (54,14)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li099_li099.in[4] (.names at (54,14))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li099_li099.out[0] (.names at (54,14))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
soc.cpu.count_cycle[50].D[0] (dffre at (54,14))                                      0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[50].C[0] (dffre at (54,14))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 10
Startpoint: soc.simpleuart.recv_divcnt[8].Q[0] (dffre at (32,26) clocked by clk)
Endpoint  : soc.simpleuart.recv_divcnt[9].D[0] (dffre at (32,26) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.simpleuart.recv_divcnt[8].C[0] (dffre at (32,26))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.simpleuart.recv_divcnt[8].Q[0] (dffre at (32,26)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li372_li372.in[3] (.names at (32,26))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li372_li372.out[0] (.names at (32,26))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
soc.simpleuart.recv_divcnt[9].D[0] (dffre at (32,26))                                0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.simpleuart.recv_divcnt[9].C[0] (dffre at (32,26))                                0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 11
Startpoint: soc.cpu.count_instr[44].Q[0] (dffre at (48,17) clocked by clk)
Endpoint  : soc.cpu.count_instr[44].D[0] (dffre at (48,17) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[44].C[0] (dffre at (48,17))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[44].Q[0] (dffre at (48,17)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li44_li44.in[1] (.names at (48,17))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.017     0.892
$abc$1155836$abc$256423$li44_li44.out[0] (.names at (48,17))                       0.000     0.892
| (intra 'clb' routing)                                                            0.000     0.892
soc.cpu.count_instr[44].D[0] (dffre at (48,17))                                    0.000     0.892
data arrival time                                                                            0.892

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[44].C[0] (dffre at (48,17))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.892
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.141


#Path 12
Startpoint: soc.cpu.count_cycle[33].Q[0] (dffre at (56,18) clocked by clk)
Endpoint  : soc.cpu.count_cycle[33].D[0] (dffre at (56,18) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[33].C[0] (dffre at (56,18))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[33].Q[0] (dffre at (56,18)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li082_li082.in[1] (.names at (56,18))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li082_li082.out[0] (.names at (56,18))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
soc.cpu.count_cycle[33].D[0] (dffre at (56,18))                                      0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[33].C[0] (dffre at (56,18))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 13
Startpoint: soc.simpleuart.send_divcnt[23].Q[0] (dffre at (29,24) clocked by clk)
Endpoint  : soc.simpleuart.send_divcnt[25].D[0] (dffre at (29,24) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.simpleuart.send_divcnt[23].C[0] (dffre at (29,24))                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.simpleuart.send_divcnt[23].Q[0] (dffre at (29,24)) [clock-to-output]             0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li420_li420.in[5] (.names at (29,24))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li420_li420.out[0] (.names at (29,24))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
soc.simpleuart.send_divcnt[25].D[0] (dffre at (29,24))                               0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.simpleuart.send_divcnt[25].C[0] (dffre at (29,24))                               0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 14
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter[2].Q[0] (dffre at (56,13) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter[4].D[0] (dffre at (56,13) clocked by clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.779     0.779
| (inter-block routing:global net)                                                            0.000     0.779
| (intra 'clb' routing)                                                                       0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter[2].C[0] (dffre at (56,13))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                 0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter[2].Q[0] (dffre at (56,13)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                       0.066     0.874
$abc$1155836$abc$252578$li005_li005.in[4] (.names at (56,13))                                 0.000     0.874
| (primitive '.names' combinational delay)                                                    0.017     0.892
$abc$1155836$abc$252578$li005_li005.out[0] (.names at (56,13))                                0.000     0.892
| (intra 'clb' routing)                                                                       0.000     0.892
soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter[4].D[0] (dffre at (56,13))                       0.000     0.892
data arrival time                                                                                       0.892

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.779     0.779
| (inter-block routing:global net)                                                            0.000     0.779
| (intra 'clb' routing)                                                                       0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter[4].C[0] (dffre at (56,13))                       0.000     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.892
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.141


#Path 15
Startpoint: soc.cpu.count_instr[56].Q[0] (dffre at (50,16) clocked by clk)
Endpoint  : soc.cpu.count_instr[58].D[0] (dffre at (50,16) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[56].C[0] (dffre at (50,16))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[56].Q[0] (dffre at (50,16)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li58_li58.in[4] (.names at (50,16))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.017     0.892
$abc$1155836$abc$256423$li58_li58.out[0] (.names at (50,16))                       0.000     0.892
| (intra 'clb' routing)                                                            0.000     0.892
soc.cpu.count_instr[58].D[0] (dffre at (50,16))                                    0.000     0.892
data arrival time                                                                            0.892

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[58].C[0] (dffre at (50,16))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.892
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.141


#Path 16
Startpoint: soc.cpu.count_instr[56].Q[0] (dffre at (50,16) clocked by clk)
Endpoint  : soc.cpu.count_instr[59].D[0] (dffre at (50,16) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[56].C[0] (dffre at (50,16))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[56].Q[0] (dffre at (50,16)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li59_li59.in[5] (.names at (50,16))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.017     0.892
$abc$1155836$abc$256423$li59_li59.out[0] (.names at (50,16))                       0.000     0.892
| (intra 'clb' routing)                                                            0.000     0.892
soc.cpu.count_instr[59].D[0] (dffre at (50,16))                                    0.000     0.892
data arrival time                                                                            0.892

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[59].C[0] (dffre at (50,16))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.892
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.141


#Path 17
Startpoint: soc.cpu.reg_pc[4].Q[0] (dffre at (46,33) clocked by clk)
Endpoint  : soc.cpu.reg_op1[4].D[0] (dffre at (46,33) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.reg_pc[4].C[0] (dffre at (46,33))                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.reg_pc[4].Q[0] (dffre at (46,33)) [clock-to-output]                        0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$254180$li04_li04.in[4] (.names at (46,33))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.017     0.892
$abc$1155836$abc$254180$li04_li04.out[0] (.names at (46,33))                       0.000     0.892
| (intra 'clb' routing)                                                            0.000     0.892
soc.cpu.reg_op1[4].D[0] (dffre at (46,33))                                         0.000     0.892
data arrival time                                                                            0.892

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.reg_op1[4].C[0] (dffre at (46,33))                                         0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.892
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.141


#Path 18
Startpoint: soc.cpu.timer[30].Q[0] (dffre at (54,20) clocked by clk)
Endpoint  : soc.cpu.timer[30].D[0] (dffre at (54,20) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.timer[30].C[0] (dffre at (54,20))                                            0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.timer[30].Q[0] (dffre at (54,20)) [clock-to-output]                          0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li294_li294.in[3] (.names at (54,20))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li294_li294.out[0] (.names at (54,20))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
soc.cpu.timer[30].D[0] (dffre at (54,20))                                            0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.timer[30].C[0] (dffre at (54,20))                                            0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 19
Startpoint: soc.cpu.timer[30].Q[0] (dffre at (54,20) clocked by clk)
Endpoint  : soc.cpu.timer[31].D[0] (dffre at (54,20) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.timer[30].C[0] (dffre at (54,20))                                            0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.timer[30].Q[0] (dffre at (54,20)) [clock-to-output]                          0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li295_li295.in[5] (.names at (54,20))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li295_li295.out[0] (.names at (54,20))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
soc.cpu.timer[31].D[0] (dffre at (54,20))                                            0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.timer[31].C[0] (dffre at (54,20))                                            0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 20
Startpoint: soc.cpu.count_cycle[3].Q[0] (dffre at (54,21) clocked by clk)
Endpoint  : soc.cpu.count_cycle[4].D[0] (dffre at (54,21) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[3].C[0] (dffre at (54,21))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[3].Q[0] (dffre at (54,21)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li053_li053.in[5] (.names at (54,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li053_li053.out[0] (.names at (54,21))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
soc.cpu.count_cycle[4].D[0] (dffre at (54,21))                                       0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[4].C[0] (dffre at (54,21))                                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 21
Startpoint: soc.cpu.count_cycle[31].Q[0] (dffre at (50,22) clocked by clk)
Endpoint  : soc.cpu.count_cycle[31].D[0] (dffre at (50,22) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[31].C[0] (dffre at (50,22))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[31].Q[0] (dffre at (50,22)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li080_li080.in[1] (.names at (50,22))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1155836$abc$247280$li080_li080.out[0] (.names at (50,22))                       0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
soc.cpu.count_cycle[31].D[0] (dffre at (50,22))                                      0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[31].C[0] (dffre at (50,22))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 22
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rs2[1].Q[0] (dffre at (51,15) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[1].D[0] (dffre at (51,15) clocked by clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[1].C[0] (dffre at (51,15))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                         0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[1].Q[0] (dffre at (51,15)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                               0.066     0.874
$abc$1155836$abc$252578$li009_li009.in[2] (.names at (51,15))                         0.000     0.874
| (primitive '.names' combinational delay)                                            0.017     0.892
$abc$1155836$abc$252578$li009_li009.out[0] (.names at (51,15))                        0.000     0.892
| (intra 'clb' routing)                                                               0.000     0.892
soc.cpu.genblk1.genblk1.pcpi_mul.rd[1].D[0] (dffre at (51,15))                        0.000     0.892
data arrival time                                                                               0.892

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[1].C[0] (dffre at (51,15))                        0.000     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               0.892
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.141


#Path 23
Startpoint: soc.simpleuart.recv_divcnt[6].Q[0] (dffre at (32,26) clocked by clk)
Endpoint  : soc.simpleuart.recv_divcnt[6].D[0] (dffre at (32,26) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.simpleuart.recv_divcnt[6].C[0] (dffre at (32,26))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.simpleuart.recv_divcnt[6].Q[0] (dffre at (32,26)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li369_li369.in[1] (.names at (32,26))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1155836$abc$247280$li369_li369.out[0] (.names at (32,26))                       0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
soc.simpleuart.recv_divcnt[6].D[0] (dffre at (32,26))                                0.000     0.913
data arrival time                                                                              0.913

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.simpleuart.recv_divcnt[6].C[0] (dffre at (32,26))                                0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 24
Startpoint: soc.cpu.pcpi_timeout_counter[0].Q[0] (dffre at (48,20) clocked by clk)
Endpoint  : soc.cpu.pcpi_timeout_counter[1].D[0] (dffre at (48,20) clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.cpu.pcpi_timeout_counter[0].C[0] (dffre at (48,20))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                    0.029     0.808
soc.cpu.pcpi_timeout_counter[0].Q[0] (dffre at (48,20)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                          0.066     0.874
$abc$1155836$abc$230927$li1_li1.in[2] (.names at (48,20))                        0.000     0.874
| (primitive '.names' combinational delay)                                       0.039     0.913
$abc$1155836$abc$230927$li1_li1.out[0] (.names at (48,20))                       0.000     0.913
| (intra 'clb' routing)                                                          0.000     0.913
soc.cpu.pcpi_timeout_counter[1].D[0] (dffre at (48,20))                          0.000     0.913
data arrival time                                                                          0.913

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.cpu.pcpi_timeout_counter[1].C[0] (dffre at (48,20))                          0.000     0.779
clock uncertainty                                                                0.000     0.779
cell hold time                                                                  -0.028     0.751
data required time                                                                         0.751
------------------------------------------------------------------------------------------------
data required time                                                                        -0.751
data arrival time                                                                          0.913
------------------------------------------------------------------------------------------------
slack (MET)                                                                                0.162


#Path 25
Startpoint: soc.cpu.count_instr[4].Q[0] (dffre at (56,16) clocked by clk)
Endpoint  : soc.cpu.count_instr[4].D[0] (dffre at (56,16) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[4].C[0] (dffre at (56,16))                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[4].Q[0] (dffre at (56,16)) [clock-to-output]                   0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li04_li04.in[1] (.names at (56,16))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.039     0.913
$abc$1155836$abc$256423$li04_li04.out[0] (.names at (56,16))                       0.000     0.913
| (intra 'clb' routing)                                                            0.000     0.913
soc.cpu.count_instr[4].D[0] (dffre at (56,16))                                     0.000     0.913
data arrival time                                                                            0.913

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[4].C[0] (dffre at (56,16))                                     0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.913
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.162


#Path 26
Startpoint: soc.cpu.count_cycle[9].Q[0] (dffre at (51,18) clocked by clk)
Endpoint  : soc.cpu.count_cycle[9].D[0] (dffre at (51,18) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[9].C[0] (dffre at (51,18))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[9].Q[0] (dffre at (51,18)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li058_li058.in[1] (.names at (51,18))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1155836$abc$247280$li058_li058.out[0] (.names at (51,18))                       0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
soc.cpu.count_cycle[9].D[0] (dffre at (51,18))                                       0.000     0.913
data arrival time                                                                              0.913

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[9].C[0] (dffre at (51,18))                                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 27
Startpoint: soc.simpleuart.recv_divcnt[30].Q[0] (dffre at (33,24) clocked by clk)
Endpoint  : soc.simpleuart.recv_divcnt[30].D[0] (dffre at (33,24) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.simpleuart.recv_divcnt[30].C[0] (dffre at (33,24))                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.simpleuart.recv_divcnt[30].Q[0] (dffre at (33,24)) [clock-to-output]             0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li393_li393.in[1] (.names at (33,24))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1155836$abc$247280$li393_li393.out[0] (.names at (33,24))                       0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
soc.simpleuart.recv_divcnt[30].D[0] (dffre at (33,24))                               0.000     0.913
data arrival time                                                                              0.913

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.simpleuart.recv_divcnt[30].C[0] (dffre at (33,24))                               0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 28
Startpoint: soc.cpu.count_cycle[7].Q[0] (dffre at (51,18) clocked by clk)
Endpoint  : soc.cpu.count_cycle[10].D[0] (dffre at (51,18) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[7].C[0] (dffre at (51,18))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[7].Q[0] (dffre at (51,18)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li059_li059.in[4] (.names at (51,18))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1155836$abc$247280$li059_li059.out[0] (.names at (51,18))                       0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
soc.cpu.count_cycle[10].D[0] (dffre at (51,18))                                      0.000     0.913
data arrival time                                                                              0.913

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[10].C[0] (dffre at (51,18))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 29
Startpoint: soc.cpu.decoded_imm_uj[11].Q[0] (dffre at (44,26) clocked by clk)
Endpoint  : soc.cpu.decoded_imm[11].D[0] (dffre at (44,26) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.decoded_imm_uj[11].C[0] (dffre at (44,26))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.decoded_imm_uj[11].Q[0] (dffre at (44,26)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$254640$li11_li11.in[4] (.names at (44,26))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.039     0.913
$abc$1155836$abc$254640$li11_li11.out[0] (.names at (44,26))                       0.000     0.913
| (intra 'clb' routing)                                                            0.000     0.913
soc.cpu.decoded_imm[11].D[0] (dffre at (44,26))                                    0.000     0.913
data arrival time                                                                            0.913

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.decoded_imm[11].C[0] (dffre at (44,26))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.913
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.162


#Path 30
Startpoint: soc.cpu.count_instr[31].Q[0] (dffre at (49,16) clocked by clk)
Endpoint  : soc.cpu.count_instr[32].D[0] (dffre at (49,16) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[31].C[0] (dffre at (49,16))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[31].Q[0] (dffre at (49,16)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li32_li32.in[5] (.names at (49,16))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.039     0.913
$abc$1155836$abc$256423$li32_li32.out[0] (.names at (49,16))                       0.000     0.913
| (intra 'clb' routing)                                                            0.000     0.913
soc.cpu.count_instr[32].D[0] (dffre at (49,16))                                    0.000     0.913
data arrival time                                                                            0.913

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[32].C[0] (dffre at (49,16))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.913
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.162


#Path 31
Startpoint: soc.cpu.count_instr[21].Q[0] (dffre at (51,17) clocked by clk)
Endpoint  : soc.cpu.count_instr[22].D[0] (dffre at (51,17) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[21].C[0] (dffre at (51,17))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[21].Q[0] (dffre at (51,17)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li22_li22.in[3] (.names at (51,17))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.039     0.913
$abc$1155836$abc$256423$li22_li22.out[0] (.names at (51,17))                       0.000     0.913
| (intra 'clb' routing)                                                            0.000     0.913
soc.cpu.count_instr[22].D[0] (dffre at (51,17))                                    0.000     0.913
data arrival time                                                                            0.913

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[22].C[0] (dffre at (51,17))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.913
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.162


#Path 32
Startpoint: soc.cpu.count_instr[19].Q[0] (dffre at (51,19) clocked by clk)
Endpoint  : soc.cpu.count_instr[25].D[0] (dffre at (51,19) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[19].C[0] (dffre at (51,19))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[19].Q[0] (dffre at (51,19)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li25_li25.in[5] (.names at (51,19))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.039     0.913
$abc$1155836$abc$256423$li25_li25.out[0] (.names at (51,19))                       0.000     0.913
| (intra 'clb' routing)                                                            0.000     0.913
soc.cpu.count_instr[25].D[0] (dffre at (51,19))                                    0.000     0.913
data arrival time                                                                            0.913

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[25].C[0] (dffre at (51,19))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.913
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.162


#Path 33
Startpoint: soc.simpleuart.send_divcnt[29].Q[0] (dffre at (29,24) clocked by clk)
Endpoint  : soc.simpleuart.send_divcnt[29].D[0] (dffre at (29,24) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.simpleuart.send_divcnt[29].C[0] (dffre at (29,24))                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.simpleuart.send_divcnt[29].Q[0] (dffre at (29,24)) [clock-to-output]             0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li424_li424.in[0] (.names at (29,24))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1155836$abc$247280$li424_li424.out[0] (.names at (29,24))                       0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
soc.simpleuart.send_divcnt[29].D[0] (dffre at (29,24))                               0.000     0.913
data arrival time                                                                              0.913

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.simpleuart.send_divcnt[29].C[0] (dffre at (29,24))                               0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 34
Startpoint: soc.cpu.count_instr[15].Q[0] (dffre at (54,17) clocked by clk)
Endpoint  : soc.cpu.count_instr[15].D[0] (dffre at (54,17) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[15].C[0] (dffre at (54,17))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[15].Q[0] (dffre at (54,17)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li15_li15.in[1] (.names at (54,17))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.039     0.913
$abc$1155836$abc$256423$li15_li15.out[0] (.names at (54,17))                       0.000     0.913
| (intra 'clb' routing)                                                            0.000     0.913
soc.cpu.count_instr[15].D[0] (dffre at (54,17))                                    0.000     0.913
data arrival time                                                                            0.913

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[15].C[0] (dffre at (54,17))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.913
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.162


#Path 35
Startpoint: soc.cpu.reg_pc[14].Q[0] (dffre at (51,31) clocked by clk)
Endpoint  : soc.cpu.reg_op1[14].D[0] (dffre at (51,31) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.reg_pc[14].C[0] (dffre at (51,31))                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.reg_pc[14].Q[0] (dffre at (51,31)) [clock-to-output]                       0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$254180$li14_li14.in[4] (.names at (51,31))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.039     0.913
$abc$1155836$abc$254180$li14_li14.out[0] (.names at (51,31))                       0.000     0.913
| (intra 'clb' routing)                                                            0.000     0.913
soc.cpu.reg_op1[14].D[0] (dffre at (51,31))                                        0.000     0.913
data arrival time                                                                            0.913

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.reg_op1[14].C[0] (dffre at (51,31))                                        0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.913
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.162


#Path 36
Startpoint: soc.cpu.instr_slti.Q[0] (dffre at (45,28) clocked by clk)
Endpoint  : soc.cpu.is_compare.D[0] (dffre at (45,28) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.instr_slti.C[0] (dffre at (45,28))                                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.instr_slti.Q[0] (dffre at (45,28)) [clock-to-output]                         0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li202_li202.in[1] (.names at (45,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1155836$abc$247280$li202_li202.out[0] (.names at (45,28))                       0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
soc.cpu.is_compare.D[0] (dffre at (45,28))                                           0.000     0.913
data arrival time                                                                              0.913

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.is_compare.C[0] (dffre at (45,28))                                           0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 37
Startpoint: soc.cpu.count_instr[11].Q[0] (dffre at (48,16) clocked by clk)
Endpoint  : soc.cpu.count_instr[11].D[0] (dffre at (48,16) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[11].C[0] (dffre at (48,16))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[11].Q[0] (dffre at (48,16)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li11_li11.in[1] (.names at (48,16))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.039     0.913
$abc$1155836$abc$256423$li11_li11.out[0] (.names at (48,16))                       0.000     0.913
| (intra 'clb' routing)                                                            0.000     0.913
soc.cpu.count_instr[11].D[0] (dffre at (48,16))                                    0.000     0.913
data arrival time                                                                            0.913

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[11].C[0] (dffre at (48,16))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.913
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.162


#Path 38
Startpoint: soc.cpu.count_cycle[21].Q[0] (dffre at (53,18) clocked by clk)
Endpoint  : soc.cpu.count_cycle[22].D[0] (dffre at (53,18) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[21].C[0] (dffre at (53,18))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[21].Q[0] (dffre at (53,18)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li071_li071.in[4] (.names at (53,18))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1155836$abc$247280$li071_li071.out[0] (.names at (53,18))                       0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
soc.cpu.count_cycle[22].D[0] (dffre at (53,18))                                      0.000     0.913
data arrival time                                                                              0.913

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[22].C[0] (dffre at (53,18))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 39
Startpoint: soc.cpu.count_cycle[14].Q[0] (dffre at (55,17) clocked by clk)
Endpoint  : soc.cpu.count_cycle[14].D[0] (dffre at (55,17) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[14].C[0] (dffre at (55,17))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[14].Q[0] (dffre at (55,17)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li063_li063.in[1] (.names at (55,17))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1155836$abc$247280$li063_li063.out[0] (.names at (55,17))                       0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
soc.cpu.count_cycle[14].D[0] (dffre at (55,17))                                      0.000     0.913
data arrival time                                                                              0.913

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[14].C[0] (dffre at (55,17))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 40
Startpoint: soc.cpu.reg_pc[15].Q[0] (dffre at (56,28) clocked by clk)
Endpoint  : soc.cpu.reg_op1[15].D[0] (dffre at (56,28) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.reg_pc[15].C[0] (dffre at (56,28))                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.reg_pc[15].Q[0] (dffre at (56,28)) [clock-to-output]                       0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$254180$li15_li15.in[4] (.names at (56,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.039     0.913
$abc$1155836$abc$254180$li15_li15.out[0] (.names at (56,28))                       0.000     0.913
| (intra 'clb' routing)                                                            0.000     0.913
soc.cpu.reg_op1[15].D[0] (dffre at (56,28))                                        0.000     0.913
data arrival time                                                                            0.913

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.reg_op1[15].C[0] (dffre at (56,28))                                        0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.913
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.162


#Path 41
Startpoint: soc.cpu.decoded_imm_uj[5].Q[0] (dffre at (44,23) clocked by clk)
Endpoint  : soc.cpu.decoded_imm[5].D[0] (dffre at (44,23) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.decoded_imm_uj[5].C[0] (dffre at (44,23))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.decoded_imm_uj[5].Q[0] (dffre at (44,23)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$254640$li05_li05.in[3] (.names at (44,23))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.039     0.913
$abc$1155836$abc$254640$li05_li05.out[0] (.names at (44,23))                       0.000     0.913
| (intra 'clb' routing)                                                            0.000     0.913
soc.cpu.decoded_imm[5].D[0] (dffre at (44,23))                                     0.000     0.913
data arrival time                                                                            0.913

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.decoded_imm[5].C[0] (dffre at (44,23))                                     0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.913
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.162


#Path 42
Startpoint: soc.simpleuart.send_divcnt[29].Q[0] (dffre at (29,24) clocked by clk)
Endpoint  : soc.simpleuart.send_divcnt[31].D[0] (dffre at (29,24) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.simpleuart.send_divcnt[29].C[0] (dffre at (29,24))                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.simpleuart.send_divcnt[29].Q[0] (dffre at (29,24)) [clock-to-output]             0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li426_li426.in[4] (.names at (29,24))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1155836$abc$247280$li426_li426.out[0] (.names at (29,24))                       0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
soc.simpleuart.send_divcnt[31].D[0] (dffre at (29,24))                               0.000     0.913
data arrival time                                                                              0.913

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.simpleuart.send_divcnt[31].C[0] (dffre at (29,24))                               0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 43
Startpoint: soc.cpu.decoded_imm[21].Q[0] (dffre at (51,36) clocked by clk)
Endpoint  : soc.cpu.reg_op2[21].D[0] (dffre at (51,36) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.decoded_imm[21].C[0] (dffre at (51,36))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.decoded_imm[21].Q[0] (dffre at (51,36)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$253667$li21_li21.in[3] (.names at (51,36))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.039     0.913
$abc$1155836$abc$253667$li21_li21.out[0] (.names at (51,36))                       0.000     0.913
| (intra 'clb' routing)                                                            0.000     0.913
soc.cpu.reg_op2[21].D[0] (dffre at (51,36))                                        0.000     0.913
data arrival time                                                                            0.913

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.reg_op2[21].C[0] (dffre at (51,36))                                        0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.913
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.162


#Path 44
Startpoint: soc.cpu.reg_pc[1].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : soc.cpu.reg_op1[1].D[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.reg_pc[1].C[0] (dffre at (48,31))                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.reg_pc[1].Q[0] (dffre at (48,31)) [clock-to-output]                        0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$254180$li01_li01.in[4] (.names at (48,31))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.039     0.913
$abc$1155836$abc$254180$li01_li01.out[0] (.names at (48,31))                       0.000     0.913
| (intra 'clb' routing)                                                            0.000     0.913
soc.cpu.reg_op1[1].D[0] (dffre at (48,31))                                         0.000     0.913
data arrival time                                                                            0.913

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.reg_op1[1].C[0] (dffre at (48,31))                                         0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.913
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.162


#Path 45
Startpoint: soc.cpu.mem_wstrb[0].Q[0] (dffre at (34,25) clocked by clk)
Endpoint  : soc.cpu.mem_wstrb[0].D[0] (dffre at (34,25) clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.cpu.mem_wstrb[0].C[0] (dffre at (34,25))                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                    0.029     0.808
soc.cpu.mem_wstrb[0].Q[0] (dffre at (34,25)) [clock-to-output]                   0.000     0.808
| (intra 'clb' routing)                                                          0.066     0.874
$abc$1155836$abc$260920$li0_li0.in[3] (.names at (34,25))                        0.000     0.874
| (primitive '.names' combinational delay)                                       0.039     0.913
$abc$1155836$abc$260920$li0_li0.out[0] (.names at (34,25))                       0.000     0.913
| (intra 'clb' routing)                                                          0.000     0.913
soc.cpu.mem_wstrb[0].D[0] (dffre at (34,25))                                     0.000     0.913
data arrival time                                                                          0.913

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.cpu.mem_wstrb[0].C[0] (dffre at (34,25))                                     0.000     0.779
clock uncertainty                                                                0.000     0.779
cell hold time                                                                  -0.028     0.751
data required time                                                                         0.751
------------------------------------------------------------------------------------------------
data required time                                                                        -0.751
data arrival time                                                                          0.913
------------------------------------------------------------------------------------------------
slack (MET)                                                                                0.162


#Path 46
Startpoint: soc.cpu.mem_wordsize[0].Q[0] (dffre at (46,21) clocked by clk)
Endpoint  : soc.cpu.mem_wordsize[0].D[0] (dffre at (46,21) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.mem_wordsize[0].C[0] (dffre at (46,21))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.mem_wordsize[0].Q[0] (dffre at (46,21)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li228_li228.in[2] (.names at (46,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1155836$abc$247280$li228_li228.out[0] (.names at (46,21))                       0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
soc.cpu.mem_wordsize[0].D[0] (dffre at (46,21))                                      0.000     0.913
data arrival time                                                                              0.913

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.mem_wordsize[0].C[0] (dffre at (46,21))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 47
Startpoint: soc.cpu.decoded_imm[3].Q[0] (dffre at (48,30) clocked by clk)
Endpoint  : soc.cpu.reg_op2[3].D[0] (dffre at (48,30) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.decoded_imm[3].C[0] (dffre at (48,30))                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.decoded_imm[3].Q[0] (dffre at (48,30)) [clock-to-output]                   0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$253667$li03_li03.in[2] (.names at (48,30))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.039     0.913
$abc$1155836$abc$253667$li03_li03.out[0] (.names at (48,30))                       0.000     0.913
| (intra 'clb' routing)                                                            0.000     0.913
soc.cpu.reg_op2[3].D[0] (dffre at (48,30))                                         0.000     0.913
data arrival time                                                                            0.913

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.reg_op2[3].C[0] (dffre at (48,30))                                         0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.913
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.162


#Path 48
Startpoint: soc.cpu.timer[2].Q[0] (dffre at (51,20) clocked by clk)
Endpoint  : soc.cpu.timer[2].D[0] (dffre at (51,20) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.timer[2].C[0] (dffre at (51,20))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.timer[2].Q[0] (dffre at (51,20)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li266_li266.in[2] (.names at (51,20))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1155836$abc$247280$li266_li266.out[0] (.names at (51,20))                       0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
soc.cpu.timer[2].D[0] (dffre at (51,20))                                             0.000     0.913
data arrival time                                                                              0.913

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.timer[2].C[0] (dffre at (51,20))                                             0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 49
Startpoint: soc.cpu.decoded_imm[29].Q[0] (dffre at (46,24) clocked by clk)
Endpoint  : soc.cpu.reg_op2[29].D[0] (dffre at (46,24) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.decoded_imm[29].C[0] (dffre at (46,24))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.decoded_imm[29].Q[0] (dffre at (46,24)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$253667$li29_li29.in[3] (.names at (46,24))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.039     0.913
$abc$1155836$abc$253667$li29_li29.out[0] (.names at (46,24))                       0.000     0.913
| (intra 'clb' routing)                                                            0.000     0.913
soc.cpu.reg_op2[29].D[0] (dffre at (46,24))                                        0.000     0.913
data arrival time                                                                            0.913

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.reg_op2[29].C[0] (dffre at (46,24))                                        0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.913
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.162


#Path 50
Startpoint: soc.cpu.timer[6].Q[0] (dffre at (51,20) clocked by clk)
Endpoint  : soc.cpu.timer[7].D[0] (dffre at (51,20) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.timer[6].C[0] (dffre at (51,20))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.timer[6].Q[0] (dffre at (51,20)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li271_li271.in[4] (.names at (51,20))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1155836$abc$247280$li271_li271.out[0] (.names at (51,20))                       0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
soc.cpu.timer[7].D[0] (dffre at (51,20))                                             0.000     0.913
data arrival time                                                                              0.913

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.timer[7].C[0] (dffre at (51,20))                                             0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 51
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rd[34].Q[0] (dffre at (50,14) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[34].D[0] (dffre at (50,14) clocked by clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[34].C[0] (dffre at (50,14))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                         0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rd[34].Q[0] (dffre at (50,14)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                               0.066     0.874
$abc$1155836$abc$252578$li042_li042.in[1] (.names at (50,14))                         0.000     0.874
| (primitive '.names' combinational delay)                                            0.065     0.939
$abc$1155836$abc$252578$li042_li042.out[0] (.names at (50,14))                        0.000     0.939
| (intra 'clb' routing)                                                               0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rd[34].D[0] (dffre at (50,14))                       0.000     0.939
data arrival time                                                                               0.939

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[34].C[0] (dffre at (50,14))                       0.000     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               0.939
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.188


#Path 52
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rs2[10].Q[0] (dffre at (49,15) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[10].D[0] (dffre at (49,15) clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                                         0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[10].C[0] (dffre at (49,15))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[10].Q[0] (dffre at (49,15)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1155836$abc$252578$li018_li018.in[3] (.names at (49,15))                          0.000     0.874
| (primitive '.names' combinational delay)                                             0.065     0.939
$abc$1155836$abc$252578$li018_li018.out[0] (.names at (49,15))                         0.000     0.939
| (intra 'clb' routing)                                                                0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rd[10].D[0] (dffre at (49,15))                        0.000     0.939
data arrival time                                                                                0.939

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                                         0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[10].C[0] (dffre at (49,15))                        0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.939
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.188


#Path 53
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rd[4].Q[0] (dffre at (50,15) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[4].D[0] (dffre at (50,15) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[4].C[0] (dffre at (50,15))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rd[4].Q[0] (dffre at (50,15)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$252578$li012_li012.in[1] (.names at (50,15))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$252578$li012_li012.out[0] (.names at (50,15))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rd[4].D[0] (dffre at (50,15))                       0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[4].C[0] (dffre at (50,15))                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 54
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rd[42].Q[0] (dffre at (55,13) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[42].D[0] (dffre at (55,13) clocked by clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[42].C[0] (dffre at (55,13))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                         0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rd[42].Q[0] (dffre at (55,13)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                               0.066     0.874
$abc$1155836$abc$252578$li050_li050.in[1] (.names at (55,13))                         0.000     0.874
| (primitive '.names' combinational delay)                                            0.065     0.939
$abc$1155836$abc$252578$li050_li050.out[0] (.names at (55,13))                        0.000     0.939
| (intra 'clb' routing)                                                               0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rd[42].D[0] (dffre at (55,13))                       0.000     0.939
data arrival time                                                                               0.939

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[42].C[0] (dffre at (55,13))                       0.000     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               0.939
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.188


#Path 55
Startpoint: soc.cpu.count_cycle[7].Q[0] (dffre at (51,18) clocked by clk)
Endpoint  : soc.cpu.count_cycle[7].D[0] (dffre at (51,18) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[7].C[0] (dffre at (51,18))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[7].Q[0] (dffre at (51,18)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li056_li056.in[1] (.names at (51,18))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li056_li056.out[0] (.names at (51,18))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.count_cycle[7].D[0] (dffre at (51,18))                                       0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[7].C[0] (dffre at (51,18))                                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 56
Startpoint: soc.cpu.count_cycle[7].Q[0] (dffre at (51,18) clocked by clk)
Endpoint  : soc.cpu.count_cycle[8].D[0] (dffre at (51,18) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[7].C[0] (dffre at (51,18))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[7].Q[0] (dffre at (51,18)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li057_li057.in[4] (.names at (51,18))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li057_li057.out[0] (.names at (51,18))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.count_cycle[8].D[0] (dffre at (51,18))                                       0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[8].C[0] (dffre at (51,18))                                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 57
Startpoint: soc.cpu.mem_rdata_q[8].Q[0] (dffre at (45,23) clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[8].D[0] (dffre at (45,23) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.mem_rdata_q[8].C[0] (dffre at (45,23))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.mem_rdata_q[8].Q[0] (dffre at (45,23)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li209_li209.in[4] (.names at (45,23))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li209_li209.out[0] (.names at (45,23))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.mem_rdata_q[8].D[0] (dffre at (45,23))                                       0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.mem_rdata_q[8].C[0] (dffre at (45,23))                                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 58
Startpoint: soc.cpu.count_cycle[0].Q[0] (dffre at (54,21) clocked by clk)
Endpoint  : soc.cpu.count_cycle[0].D[0] (dffre at (54,21) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[0].C[0] (dffre at (54,21))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[0].Q[0] (dffre at (54,21)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li049_li049.in[1] (.names at (54,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li049_li049.out[0] (.names at (54,21))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.count_cycle[0].D[0] (dffre at (54,21))                                       0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[0].C[0] (dffre at (54,21))                                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 59
Startpoint: soc.cpu.count_cycle[61].Q[0] (dffre at (51,14) clocked by clk)
Endpoint  : soc.cpu.count_cycle[61].D[0] (dffre at (51,14) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[61].C[0] (dffre at (51,14))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[61].Q[0] (dffre at (51,14)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li110_li110.in[2] (.names at (51,14))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li110_li110.out[0] (.names at (51,14))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.count_cycle[61].D[0] (dffre at (51,14))                                      0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[61].C[0] (dffre at (51,14))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 60
Startpoint: soc.cpu.count_cycle[0].Q[0] (dffre at (54,21) clocked by clk)
Endpoint  : soc.cpu.count_cycle[1].D[0] (dffre at (54,21) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[0].C[0] (dffre at (54,21))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[0].Q[0] (dffre at (54,21)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li050_li050.in[1] (.names at (54,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li050_li050.out[0] (.names at (54,21))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.count_cycle[1].D[0] (dffre at (54,21))                                       0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[1].C[0] (dffre at (54,21))                                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 61
Startpoint: soc.cpu.count_cycle[0].Q[0] (dffre at (54,21) clocked by clk)
Endpoint  : soc.cpu.count_cycle[2].D[0] (dffre at (54,21) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[0].C[0] (dffre at (54,21))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[0].Q[0] (dffre at (54,21)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li051_li051.in[2] (.names at (54,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li051_li051.out[0] (.names at (54,21))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.count_cycle[2].D[0] (dffre at (54,21))                                       0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[2].C[0] (dffre at (54,21))                                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 62
Startpoint: soc.cpu.count_cycle[0].Q[0] (dffre at (54,21) clocked by clk)
Endpoint  : soc.cpu.count_cycle[3].D[0] (dffre at (54,21) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[0].C[0] (dffre at (54,21))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[0].Q[0] (dffre at (54,21)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li052_li052.in[2] (.names at (54,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li052_li052.out[0] (.names at (54,21))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.count_cycle[3].D[0] (dffre at (54,21))                                       0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[3].C[0] (dffre at (54,21))                                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 63
Startpoint: soc.simpleuart.recv_state[2].Q[0] (dffre at (34,27) clocked by clk)
Endpoint  : soc.simpleuart.recv_state[3].D[0] (dffre at (34,27) clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.simpleuart.recv_state[2].C[0] (dffre at (34,27))                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                    0.029     0.808
soc.simpleuart.recv_state[2].Q[0] (dffre at (34,27)) [clock-to-output]           0.000     0.808
| (intra 'clb' routing)                                                          0.066     0.874
$abc$1155836$abc$257333$li3_li3.in[3] (.names at (34,27))                        0.000     0.874
| (primitive '.names' combinational delay)                                       0.065     0.939
$abc$1155836$abc$257333$li3_li3.out[0] (.names at (34,27))                       0.000     0.939
| (intra 'clb' routing)                                                          0.000     0.939
soc.simpleuart.recv_state[3].D[0] (dffre at (34,27))                             0.000     0.939
data arrival time                                                                          0.939

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.simpleuart.recv_state[3].C[0] (dffre at (34,27))                             0.000     0.779
clock uncertainty                                                                0.000     0.779
cell hold time                                                                  -0.028     0.751
data required time                                                                         0.751
------------------------------------------------------------------------------------------------
data required time                                                                        -0.751
data arrival time                                                                          0.939
------------------------------------------------------------------------------------------------
slack (MET)                                                                                0.188


#Path 64
Startpoint: soc.cpu.count_cycle[63].Q[0] (dffre at (51,14) clocked by clk)
Endpoint  : soc.cpu.count_cycle[63].D[0] (dffre at (51,14) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[63].C[0] (dffre at (51,14))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[63].Q[0] (dffre at (51,14)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li112_li112.in[1] (.names at (51,14))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li112_li112.out[0] (.names at (51,14))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.count_cycle[63].D[0] (dffre at (51,14))                                      0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[63].C[0] (dffre at (51,14))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 65
Startpoint: soc.cpu.pcpi_timeout_counter[0].Q[0] (dffre at (48,20) clocked by clk)
Endpoint  : soc.cpu.pcpi_timeout_counter[0].D[0] (dffre at (48,20) clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.cpu.pcpi_timeout_counter[0].C[0] (dffre at (48,20))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                    0.029     0.808
soc.cpu.pcpi_timeout_counter[0].Q[0] (dffre at (48,20)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                          0.066     0.874
$abc$1155836$abc$230927$li0_li0.in[2] (.names at (48,20))                        0.000     0.874
| (primitive '.names' combinational delay)                                       0.065     0.939
$abc$1155836$abc$230927$li0_li0.out[0] (.names at (48,20))                       0.000     0.939
| (intra 'clb' routing)                                                          0.000     0.939
soc.cpu.pcpi_timeout_counter[0].D[0] (dffre at (48,20))                          0.000     0.939
data arrival time                                                                          0.939

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.cpu.pcpi_timeout_counter[0].C[0] (dffre at (48,20))                          0.000     0.779
clock uncertainty                                                                0.000     0.779
cell hold time                                                                  -0.028     0.751
data required time                                                                         0.751
------------------------------------------------------------------------------------------------
data required time                                                                        -0.751
data arrival time                                                                          0.939
------------------------------------------------------------------------------------------------
slack (MET)                                                                                0.188


#Path 66
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rs2[12].Q[0] (dffre at (50,13) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rs2[13].D[0] (dffre at (50,13) clocked by clk)
Path Type : hold

Point                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                    0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                  0.779     0.779
| (inter-block routing:global net)                                                                                                      0.000     0.779
| (intra 'clb' routing)                                                                                                                 0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[12].C[0] (dffre at (50,13))                                                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                           0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[12].Q[0] (dffre at (50,13)) [clock-to-output]                                                      0.000     0.808
| (intra 'clb' routing)                                                                                                                 0.066     0.874
$abc$1155836$abc$224971$flatten\soc.\cpu.\genblk1.genblk1.pcpi_mul.$procmux$6854_Y[13].in[1] (.names at (50,13))                        0.000     0.874
| (primitive '.names' combinational delay)                                                                                              0.065     0.939
$abc$1155836$abc$224971$flatten\soc.\cpu.\genblk1.genblk1.pcpi_mul.$procmux$6854_Y[13].out[0] (.names at (50,13))                       0.000     0.939
| (intra 'clb' routing)                                                                                                                 0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[13].D[0] (dffre at (50,13))                                                                        0.000     0.939
data arrival time                                                                                                                                 0.939

clock clk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                    0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                  0.779     0.779
| (inter-block routing:global net)                                                                                                      0.000     0.779
| (intra 'clb' routing)                                                                                                                 0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[13].C[0] (dffre at (50,13))                                                                        0.000     0.779
clock uncertainty                                                                                                                       0.000     0.779
cell hold time                                                                                                                         -0.028     0.751
data required time                                                                                                                                0.751
-------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               -0.751
data arrival time                                                                                                                                 0.939
-------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                       0.188


#Path 67
Startpoint: soc.cpu.irq_active.Q[0] (dffre at (44,29) clocked by clk)
Endpoint  : soc.cpu.irq_delay.D[0] (dffre at (44,29) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.irq_active.C[0] (dffre at (44,29))                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.irq_active.Q[0] (dffre at (44,29)) [clock-to-output]                       0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$228909$li64_li64.in[1] (.names at (44,29))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.065     0.939
$abc$1155836$abc$228909$li64_li64.out[0] (.names at (44,29))                       0.000     0.939
| (intra 'clb' routing)                                                            0.000     0.939
soc.cpu.irq_delay.D[0] (dffre at (44,29))                                          0.000     0.939
data arrival time                                                                            0.939

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.irq_delay.C[0] (dffre at (44,29))                                          0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.939
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.188


#Path 68
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rs2[10].Q[0] (dffre at (49,15) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rs2[11].D[0] (dffre at (49,15) clocked by clk)
Path Type : hold

Point                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                    0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                  0.779     0.779
| (inter-block routing:global net)                                                                                                      0.000     0.779
| (intra 'clb' routing)                                                                                                                 0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[10].C[0] (dffre at (49,15))                                                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                           0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[10].Q[0] (dffre at (49,15)) [clock-to-output]                                                      0.000     0.808
| (intra 'clb' routing)                                                                                                                 0.066     0.874
$abc$1155836$abc$224971$flatten\soc.\cpu.\genblk1.genblk1.pcpi_mul.$procmux$6854_Y[11].in[1] (.names at (49,15))                        0.000     0.874
| (primitive '.names' combinational delay)                                                                                              0.065     0.939
$abc$1155836$abc$224971$flatten\soc.\cpu.\genblk1.genblk1.pcpi_mul.$procmux$6854_Y[11].out[0] (.names at (49,15))                       0.000     0.939
| (intra 'clb' routing)                                                                                                                 0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[11].D[0] (dffre at (49,15))                                                                        0.000     0.939
data arrival time                                                                                                                                 0.939

clock clk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                    0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                  0.779     0.779
| (inter-block routing:global net)                                                                                                      0.000     0.779
| (intra 'clb' routing)                                                                                                                 0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[11].C[0] (dffre at (49,15))                                                                        0.000     0.779
clock uncertainty                                                                                                                       0.000     0.779
cell hold time                                                                                                                         -0.028     0.751
data required time                                                                                                                                0.751
-------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               -0.751
data arrival time                                                                                                                                 0.939
-------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                       0.188


#Path 69
Startpoint: soc.cpu.count_cycle[61].Q[0] (dffre at (51,14) clocked by clk)
Endpoint  : soc.cpu.count_cycle[62].D[0] (dffre at (51,14) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[61].C[0] (dffre at (51,14))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[61].Q[0] (dffre at (51,14)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li111_li111.in[3] (.names at (51,14))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li111_li111.out[0] (.names at (51,14))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.count_cycle[62].D[0] (dffre at (51,14))                                      0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[62].C[0] (dffre at (51,14))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 70
Startpoint: soc.simpleuart.recv_state[2].Q[0] (dffre at (34,27) clocked by clk)
Endpoint  : soc.simpleuart.recv_state[0].D[0] (dffre at (34,27) clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.simpleuart.recv_state[2].C[0] (dffre at (34,27))                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                    0.029     0.808
soc.simpleuart.recv_state[2].Q[0] (dffre at (34,27)) [clock-to-output]           0.000     0.808
| (intra 'clb' routing)                                                          0.066     0.874
$abc$1155836$abc$257333$li0_li0.in[4] (.names at (34,27))                        0.000     0.874
| (primitive '.names' combinational delay)                                       0.065     0.939
$abc$1155836$abc$257333$li0_li0.out[0] (.names at (34,27))                       0.000     0.939
| (intra 'clb' routing)                                                          0.000     0.939
soc.simpleuart.recv_state[0].D[0] (dffre at (34,27))                             0.000     0.939
data arrival time                                                                          0.939

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.simpleuart.recv_state[0].C[0] (dffre at (34,27))                             0.000     0.779
clock uncertainty                                                                0.000     0.779
cell hold time                                                                  -0.028     0.751
data required time                                                                         0.751
------------------------------------------------------------------------------------------------
data required time                                                                        -0.751
data arrival time                                                                          0.939
------------------------------------------------------------------------------------------------
slack (MET)                                                                                0.188


#Path 71
Startpoint: soc.simpleuart.recv_state[2].Q[0] (dffre at (34,27) clocked by clk)
Endpoint  : soc.simpleuart.recv_state[1].D[0] (dffre at (34,27) clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.simpleuart.recv_state[2].C[0] (dffre at (34,27))                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                    0.029     0.808
soc.simpleuart.recv_state[2].Q[0] (dffre at (34,27)) [clock-to-output]           0.000     0.808
| (intra 'clb' routing)                                                          0.066     0.874
$abc$1155836$abc$257333$li1_li1.in[4] (.names at (34,27))                        0.000     0.874
| (primitive '.names' combinational delay)                                       0.065     0.939
$abc$1155836$abc$257333$li1_li1.out[0] (.names at (34,27))                       0.000     0.939
| (intra 'clb' routing)                                                          0.000     0.939
soc.simpleuart.recv_state[1].D[0] (dffre at (34,27))                             0.000     0.939
data arrival time                                                                          0.939

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.simpleuart.recv_state[1].C[0] (dffre at (34,27))                             0.000     0.779
clock uncertainty                                                                0.000     0.779
cell hold time                                                                  -0.028     0.751
data required time                                                                         0.751
------------------------------------------------------------------------------------------------
data required time                                                                        -0.751
data arrival time                                                                          0.939
------------------------------------------------------------------------------------------------
slack (MET)                                                                                0.188


#Path 72
Startpoint: soc.simpleuart.recv_state[2].Q[0] (dffre at (34,27) clocked by clk)
Endpoint  : soc.simpleuart.recv_state[2].D[0] (dffre at (34,27) clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.simpleuart.recv_state[2].C[0] (dffre at (34,27))                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                    0.029     0.808
soc.simpleuart.recv_state[2].Q[0] (dffre at (34,27)) [clock-to-output]           0.000     0.808
| (intra 'clb' routing)                                                          0.066     0.874
$abc$1155836$abc$257333$li2_li2.in[1] (.names at (34,27))                        0.000     0.874
| (primitive '.names' combinational delay)                                       0.065     0.939
$abc$1155836$abc$257333$li2_li2.out[0] (.names at (34,27))                       0.000     0.939
| (intra 'clb' routing)                                                          0.000     0.939
soc.simpleuart.recv_state[2].D[0] (dffre at (34,27))                             0.000     0.939
data arrival time                                                                          0.939

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.simpleuart.recv_state[2].C[0] (dffre at (34,27))                             0.000     0.779
clock uncertainty                                                                0.000     0.779
cell hold time                                                                  -0.028     0.751
data required time                                                                         0.751
------------------------------------------------------------------------------------------------
data required time                                                                        -0.751
data arrival time                                                                          0.939
------------------------------------------------------------------------------------------------
slack (MET)                                                                                0.188


#Path 73
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rd[34].Q[0] (dffre at (50,14) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd[2].D[0] (dffre at (50,14) clocked by clk)
Path Type : hold

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input at (2,1))                                                            0.000     0.000
| (intra 'io' routing)                                                                    0.779     0.779
| (inter-block routing:global net)                                                        0.000     0.779
| (intra 'clb' routing)                                                                   0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[34].C[0] (dffre at (50,14))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                             0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rd[34].Q[0] (dffre at (50,14)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                   0.066     0.874
$abc$1155836$abc$259152$li02_li02.in[0] (.names at (50,14))                               0.000     0.874
| (primitive '.names' combinational delay)                                                0.065     0.939
$abc$1155836$abc$259152$li02_li02.out[0] (.names at (50,14))                              0.000     0.939
| (intra 'clb' routing)                                                                   0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd[2].D[0] (dffre at (50,14))                       0.000     0.939
data arrival time                                                                                   0.939

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input at (2,1))                                                            0.000     0.000
| (intra 'io' routing)                                                                    0.779     0.779
| (inter-block routing:global net)                                                        0.000     0.779
| (intra 'clb' routing)                                                                   0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd[2].C[0] (dffre at (50,14))                       0.000     0.779
clock uncertainty                                                                         0.000     0.779
cell hold time                                                                           -0.028     0.751
data required time                                                                                  0.751
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.751
data arrival time                                                                                   0.939
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         0.188


#Path 74
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rs2[3].Q[0] (dffre at (50,15) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rs2[4].D[0] (dffre at (50,15) clocked by clk)
Path Type : hold

Point                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                                 0.779     0.779
| (inter-block routing:global net)                                                                                                     0.000     0.779
| (intra 'clb' routing)                                                                                                                0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[3].C[0] (dffre at (50,15))                                                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                          0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[3].Q[0] (dffre at (50,15)) [clock-to-output]                                                      0.000     0.808
| (intra 'clb' routing)                                                                                                                0.066     0.874
$abc$1155836$abc$224971$flatten\soc.\cpu.\genblk1.genblk1.pcpi_mul.$procmux$6854_Y[4].in[1] (.names at (50,15))                        0.000     0.874
| (primitive '.names' combinational delay)                                                                                             0.065     0.939
$abc$1155836$abc$224971$flatten\soc.\cpu.\genblk1.genblk1.pcpi_mul.$procmux$6854_Y[4].out[0] (.names at (50,15))                       0.000     0.939
| (intra 'clb' routing)                                                                                                                0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[4].D[0] (dffre at (50,15))                                                                        0.000     0.939
data arrival time                                                                                                                                0.939

clock clk (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                                 0.779     0.779
| (inter-block routing:global net)                                                                                                     0.000     0.779
| (intra 'clb' routing)                                                                                                                0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[4].C[0] (dffre at (50,15))                                                                        0.000     0.779
clock uncertainty                                                                                                                      0.000     0.779
cell hold time                                                                                                                        -0.028     0.751
data required time                                                                                                                               0.751
------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              -0.751
data arrival time                                                                                                                                0.939
------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                      0.188


#Path 75
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rs2[52].Q[0] (dffre at (51,12) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[52].D[0] (dffre at (51,12) clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                                         0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[52].C[0] (dffre at (51,12))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[52].Q[0] (dffre at (51,12)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1155836$abc$252578$li060_li060.in[3] (.names at (51,12))                          0.000     0.874
| (primitive '.names' combinational delay)                                             0.065     0.939
$abc$1155836$abc$252578$li060_li060.out[0] (.names at (51,12))                         0.000     0.939
| (intra 'clb' routing)                                                                0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rd[52].D[0] (dffre at (51,12))                        0.000     0.939
data arrival time                                                                                0.939

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                                         0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[52].C[0] (dffre at (51,12))                        0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.939
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.188


#Path 76
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rd[44].Q[0] (dffre at (54,13) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[44].D[0] (dffre at (54,13) clocked by clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[44].C[0] (dffre at (54,13))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                         0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rd[44].Q[0] (dffre at (54,13)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                               0.066     0.874
$abc$1155836$abc$252578$li052_li052.in[1] (.names at (54,13))                         0.000     0.874
| (primitive '.names' combinational delay)                                            0.065     0.939
$abc$1155836$abc$252578$li052_li052.out[0] (.names at (54,13))                        0.000     0.939
| (intra 'clb' routing)                                                               0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rd[44].D[0] (dffre at (54,13))                       0.000     0.939
data arrival time                                                                               0.939

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[44].C[0] (dffre at (54,13))                       0.000     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               0.939
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.188


#Path 77
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rd[36].Q[0] (dffre at (56,14) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[36].D[0] (dffre at (56,14) clocked by clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[36].C[0] (dffre at (56,14))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                         0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rd[36].Q[0] (dffre at (56,14)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                               0.066     0.874
$abc$1155836$abc$252578$li044_li044.in[1] (.names at (56,14))                         0.000     0.874
| (primitive '.names' combinational delay)                                            0.065     0.939
$abc$1155836$abc$252578$li044_li044.out[0] (.names at (56,14))                        0.000     0.939
| (intra 'clb' routing)                                                               0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rd[36].D[0] (dffre at (56,14))                       0.000     0.939
data arrival time                                                                               0.939

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[36].C[0] (dffre at (56,14))                       0.000     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               0.939
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.188


#Path 78
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rs2[32].Q[0] (dffre at (49,14) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[32].D[0] (dffre at (49,14) clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                                         0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[32].C[0] (dffre at (49,14))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rs2[32].Q[0] (dffre at (49,14)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1155836$abc$252578$li040_li040.in[3] (.names at (49,14))                          0.000     0.874
| (primitive '.names' combinational delay)                                             0.065     0.939
$abc$1155836$abc$252578$li040_li040.out[0] (.names at (49,14))                         0.000     0.939
| (intra 'clb' routing)                                                                0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rd[32].D[0] (dffre at (49,14))                        0.000     0.939
data arrival time                                                                                0.939

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                                         0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[32].C[0] (dffre at (49,14))                        0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.939
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.188


#Path 79
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rd[28].Q[0] (dffre at (48,14) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[28].D[0] (dffre at (48,14) clocked by clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[28].C[0] (dffre at (48,14))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                         0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rd[28].Q[0] (dffre at (48,14)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                               0.066     0.874
$abc$1155836$abc$252578$li036_li036.in[1] (.names at (48,14))                         0.000     0.874
| (primitive '.names' combinational delay)                                            0.065     0.939
$abc$1155836$abc$252578$li036_li036.out[0] (.names at (48,14))                        0.000     0.939
| (intra 'clb' routing)                                                               0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rd[28].D[0] (dffre at (48,14))                       0.000     0.939
data arrival time                                                                               0.939

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[28].C[0] (dffre at (48,14))                       0.000     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               0.939
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.188


#Path 80
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rd[20].Q[0] (dffre at (51,13) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[20].D[0] (dffre at (51,13) clocked by clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[20].C[0] (dffre at (51,13))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                         0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rd[20].Q[0] (dffre at (51,13)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                               0.066     0.874
$abc$1155836$abc$252578$li028_li028.in[1] (.names at (51,13))                         0.000     0.874
| (primitive '.names' combinational delay)                                            0.065     0.939
$abc$1155836$abc$252578$li028_li028.out[0] (.names at (51,13))                        0.000     0.939
| (intra 'clb' routing)                                                               0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rd[20].D[0] (dffre at (51,13))                       0.000     0.939
data arrival time                                                                               0.939

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[20].C[0] (dffre at (51,13))                       0.000     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               0.939
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.188


#Path 81
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rd[12].Q[0] (dffre at (50,13) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[12].D[0] (dffre at (50,13) clocked by clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[12].C[0] (dffre at (50,13))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                         0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rd[12].Q[0] (dffre at (50,13)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                               0.066     0.874
$abc$1155836$abc$252578$li020_li020.in[1] (.names at (50,13))                         0.000     0.874
| (primitive '.names' combinational delay)                                            0.065     0.939
$abc$1155836$abc$252578$li020_li020.out[0] (.names at (50,13))                        0.000     0.939
| (intra 'clb' routing)                                                               0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rd[12].D[0] (dffre at (50,13))                       0.000     0.939
data arrival time                                                                               0.939

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[12].C[0] (dffre at (50,13))                       0.000     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               0.939
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.188


#Path 82
Startpoint: soc.cpu.count_cycle[48].Q[0] (dffre at (54,15) clocked by clk)
Endpoint  : soc.cpu.count_cycle[48].D[0] (dffre at (54,15) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[48].C[0] (dffre at (54,15))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[48].Q[0] (dffre at (54,15)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li097_li097.in[1] (.names at (54,15))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li097_li097.out[0] (.names at (54,15))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.count_cycle[48].D[0] (dffre at (54,15))                                      0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[48].C[0] (dffre at (54,15))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 83
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rd[27].Q[0] (dffre at (46,19) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[27].D[0] (dffre at (46,19) clocked by clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[27].C[0] (dffre at (46,19))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                         0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rd[27].Q[0] (dffre at (46,19)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                               0.066     0.874
$abc$1155836$abc$252578$li035_li035.in[1] (.names at (46,19))                         0.000     0.874
| (primitive '.names' combinational delay)                                            0.065     0.939
$abc$1155836$abc$252578$li035_li035.out[0] (.names at (46,19))                        0.000     0.939
| (intra 'clb' routing)                                                               0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rd[27].D[0] (dffre at (46,19))                       0.000     0.939
data arrival time                                                                               0.939

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[27].C[0] (dffre at (46,19))                       0.000     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               0.939
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.188


#Path 84
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rd[26].Q[0] (dffre at (46,19) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[26].D[0] (dffre at (46,19) clocked by clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[26].C[0] (dffre at (46,19))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                         0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rd[26].Q[0] (dffre at (46,19)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                               0.066     0.874
$abc$1155836$abc$252578$li034_li034.in[1] (.names at (46,19))                         0.000     0.874
| (primitive '.names' combinational delay)                                            0.065     0.939
$abc$1155836$abc$252578$li034_li034.out[0] (.names at (46,19))                        0.000     0.939
| (intra 'clb' routing)                                                               0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rd[26].D[0] (dffre at (46,19))                       0.000     0.939
data arrival time                                                                               0.939

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[26].C[0] (dffre at (46,19))                       0.000     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               0.939
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.188


#Path 85
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rd[51].Q[0] (dffre at (51,12) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rd[51].D[0] (dffre at (51,12) clocked by clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[51].C[0] (dffre at (51,12))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                         0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rd[51].Q[0] (dffre at (51,12)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                               0.066     0.874
$abc$1155836$abc$252578$li059_li059.in[1] (.names at (51,12))                         0.000     0.874
| (primitive '.names' combinational delay)                                            0.065     0.939
$abc$1155836$abc$252578$li059_li059.out[0] (.names at (51,12))                        0.000     0.939
| (intra 'clb' routing)                                                               0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rd[51].D[0] (dffre at (51,12))                       0.000     0.939
data arrival time                                                                               0.939

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (2,1))                                                        0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[51].C[0] (dffre at (51,12))                       0.000     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               0.939
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.188


#Path 86
Startpoint: soc.cpu.genblk1.genblk1.pcpi_mul.rd[51].Q[0] (dffre at (51,12) clocked by clk)
Endpoint  : soc.cpu.genblk1.genblk1.pcpi_mul.rdx[52].D[0] (dffre at (51,12) clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                                         0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rd[51].C[0] (dffre at (51,12))                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
soc.cpu.genblk1.genblk1.pcpi_mul.rd[51].Q[0] (dffre at (51,12)) [clock-to-output]      0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1155836$abc$252578$li084_li084.in[2] (.names at (51,12))                          0.000     0.874
| (primitive '.names' combinational delay)                                             0.065     0.939
$abc$1155836$abc$252578$li084_li084.out[0] (.names at (51,12))                         0.000     0.939
| (intra 'clb' routing)                                                                0.000     0.939
soc.cpu.genblk1.genblk1.pcpi_mul.rdx[52].D[0] (dffre at (51,12))                       0.000     0.939
data arrival time                                                                                0.939

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                                         0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
soc.cpu.genblk1.genblk1.pcpi_mul.rdx[52].C[0] (dffre at (51,12))                       0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.939
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.188


#Path 87
Startpoint: soc.cpu.count_instr[29].Q[0] (dffre at (50,17) clocked by clk)
Endpoint  : soc.cpu.count_instr[29].D[0] (dffre at (50,17) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[29].C[0] (dffre at (50,17))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[29].Q[0] (dffre at (50,17)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li29_li29.in[1] (.names at (50,17))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.065     0.939
$abc$1155836$abc$256423$li29_li29.out[0] (.names at (50,17))                       0.000     0.939
| (intra 'clb' routing)                                                            0.000     0.939
soc.cpu.count_instr[29].D[0] (dffre at (50,17))                                    0.000     0.939
data arrival time                                                                            0.939

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[29].C[0] (dffre at (50,17))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.939
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.188


#Path 88
Startpoint: soc.cpu.genblk2.pcpi_div.divisor[32].Q[0] (dffre at (51,37) clocked by clk)
Endpoint  : soc.cpu.genblk2.pcpi_div.divisor[31].D[0] (dffre at (51,37) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.genblk2.pcpi_div.divisor[32].C[0] (dffre at (51,37))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.genblk2.pcpi_div.divisor[32].Q[0] (dffre at (51,37)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256021$li31_li31.in[4] (.names at (51,37))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.065     0.939
$abc$1155836$abc$256021$li31_li31.out[0] (.names at (51,37))                       0.000     0.939
| (intra 'clb' routing)                                                            0.000     0.939
soc.cpu.genblk2.pcpi_div.divisor[31].D[0] (dffre at (51,37))                       0.000     0.939
data arrival time                                                                            0.939

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.genblk2.pcpi_div.divisor[31].C[0] (dffre at (51,37))                       0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.939
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.188


#Path 89
Startpoint: soc.cpu.count_instr[33].Q[0] (dffre at (49,16) clocked by clk)
Endpoint  : soc.cpu.count_instr[33].D[0] (dffre at (49,16) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[33].C[0] (dffre at (49,16))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[33].Q[0] (dffre at (49,16)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li33_li33.in[1] (.names at (49,16))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.065     0.939
$abc$1155836$abc$256423$li33_li33.out[0] (.names at (49,16))                       0.000     0.939
| (intra 'clb' routing)                                                            0.000     0.939
soc.cpu.count_instr[33].D[0] (dffre at (49,16))                                    0.000     0.939
data arrival time                                                                            0.939

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[33].C[0] (dffre at (49,16))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.939
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.188


#Path 90
Startpoint: soc.cpu.count_instr[33].Q[0] (dffre at (49,16) clocked by clk)
Endpoint  : soc.cpu.count_instr[34].D[0] (dffre at (49,16) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[33].C[0] (dffre at (49,16))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[33].Q[0] (dffre at (49,16)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li34_li34.in[4] (.names at (49,16))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.065     0.939
$abc$1155836$abc$256423$li34_li34.out[0] (.names at (49,16))                       0.000     0.939
| (intra 'clb' routing)                                                            0.000     0.939
soc.cpu.count_instr[34].D[0] (dffre at (49,16))                                    0.000     0.939
data arrival time                                                                            0.939

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[34].C[0] (dffre at (49,16))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.939
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.188


#Path 91
Startpoint: soc.cpu.reg_op2[16].Q[0] (dffre at (54,37) clocked by clk)
Endpoint  : soc.cpu.genblk2.pcpi_div.divisor[47].D[0] (dffre at (54,37) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.reg_op2[16].C[0] (dffre at (54,37))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.reg_op2[16].Q[0] (dffre at (54,37)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256021$li47_li47.in[2] (.names at (54,37))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.065     0.939
$abc$1155836$abc$256021$li47_li47.out[0] (.names at (54,37))                       0.000     0.939
| (intra 'clb' routing)                                                            0.000     0.939
soc.cpu.genblk2.pcpi_div.divisor[47].D[0] (dffre at (54,37))                       0.000     0.939
data arrival time                                                                            0.939

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.genblk2.pcpi_div.divisor[47].C[0] (dffre at (54,37))                       0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.939
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.188


#Path 92
Startpoint: soc.cpu.count_instr[21].Q[0] (dffre at (51,17) clocked by clk)
Endpoint  : soc.cpu.count_instr[21].D[0] (dffre at (51,17) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[21].C[0] (dffre at (51,17))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[21].Q[0] (dffre at (51,17)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li21_li21.in[1] (.names at (51,17))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.065     0.939
$abc$1155836$abc$256423$li21_li21.out[0] (.names at (51,17))                       0.000     0.939
| (intra 'clb' routing)                                                            0.000     0.939
soc.cpu.count_instr[21].D[0] (dffre at (51,17))                                    0.000     0.939
data arrival time                                                                            0.939

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[21].C[0] (dffre at (51,17))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.939
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.188


#Path 93
Startpoint: soc.cpu.count_instr[19].Q[0] (dffre at (51,19) clocked by clk)
Endpoint  : soc.cpu.count_instr[19].D[0] (dffre at (51,19) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[19].C[0] (dffre at (51,19))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[19].Q[0] (dffre at (51,19)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li19_li19.in[2] (.names at (51,19))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.065     0.939
$abc$1155836$abc$256423$li19_li19.out[0] (.names at (51,19))                       0.000     0.939
| (intra 'clb' routing)                                                            0.000     0.939
soc.cpu.count_instr[19].D[0] (dffre at (51,19))                                    0.000     0.939
data arrival time                                                                            0.939

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[19].C[0] (dffre at (51,19))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.939
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.188


#Path 94
Startpoint: soc.cpu.count_cycle[41].Q[0] (dffre at (55,15) clocked by clk)
Endpoint  : soc.cpu.count_cycle[41].D[0] (dffre at (55,15) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[41].C[0] (dffre at (55,15))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[41].Q[0] (dffre at (55,15)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li090_li090.in[1] (.names at (55,15))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li090_li090.out[0] (.names at (55,15))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.count_cycle[41].D[0] (dffre at (55,15))                                      0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[41].C[0] (dffre at (55,15))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 95
Startpoint: soc.cpu.count_instr[31].Q[0] (dffre at (49,16) clocked by clk)
Endpoint  : soc.cpu.count_instr[31].D[0] (dffre at (49,16) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[31].C[0] (dffre at (49,16))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[31].Q[0] (dffre at (49,16)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li31_li31.in[1] (.names at (49,16))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.065     0.939
$abc$1155836$abc$256423$li31_li31.out[0] (.names at (49,16))                       0.000     0.939
| (intra 'clb' routing)                                                            0.000     0.939
soc.cpu.count_instr[31].D[0] (dffre at (49,16))                                    0.000     0.939
data arrival time                                                                            0.939

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[31].C[0] (dffre at (49,16))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.939
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.188


#Path 96
Startpoint: soc.cpu.count_instr[37].Q[0] (dffre at (51,16) clocked by clk)
Endpoint  : soc.cpu.count_instr[37].D[0] (dffre at (51,16) clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[37].C[0] (dffre at (51,16))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                      0.029     0.808
soc.cpu.count_instr[37].Q[0] (dffre at (51,16)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                            0.066     0.874
$abc$1155836$abc$256423$li37_li37.in[1] (.names at (51,16))                        0.000     0.874
| (primitive '.names' combinational delay)                                         0.065     0.939
$abc$1155836$abc$256423$li37_li37.out[0] (.names at (51,16))                       0.000     0.939
| (intra 'clb' routing)                                                            0.000     0.939
soc.cpu.count_instr[37].D[0] (dffre at (51,16))                                    0.000     0.939
data arrival time                                                                            0.939

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input at (2,1))                                                     0.000     0.000
| (intra 'io' routing)                                                             0.779     0.779
| (inter-block routing:global net)                                                 0.000     0.779
| (intra 'clb' routing)                                                            0.000     0.779
soc.cpu.count_instr[37].C[0] (dffre at (51,16))                                    0.000     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            0.939
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.188


#Path 97
Startpoint: soc.cpu.count_cycle[34].Q[0] (dffre at (56,18) clocked by clk)
Endpoint  : soc.cpu.count_cycle[35].D[0] (dffre at (56,18) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[34].C[0] (dffre at (56,18))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[34].Q[0] (dffre at (56,18)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li084_li084.in[3] (.names at (56,18))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li084_li084.out[0] (.names at (56,18))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.count_cycle[35].D[0] (dffre at (56,18))                                      0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[35].C[0] (dffre at (56,18))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 98
Startpoint: soc.cpu.count_cycle[34].Q[0] (dffre at (56,18) clocked by clk)
Endpoint  : soc.cpu.count_cycle[34].D[0] (dffre at (56,18) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[34].C[0] (dffre at (56,18))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.count_cycle[34].Q[0] (dffre at (56,18)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li083_li083.in[2] (.names at (56,18))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li083_li083.out[0] (.names at (56,18))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.count_cycle[34].D[0] (dffre at (56,18))                                      0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.count_cycle[34].C[0] (dffre at (56,18))                                      0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 99
Startpoint: soc.simpleuart.send_pattern[4].Q[0] (dffre at (34,24) clocked by clk)
Endpoint  : soc.simpleuart.send_pattern[3].D[0] (dffre at (34,24) clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.simpleuart.send_pattern[4].C[0] (dffre at (34,24))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                    0.029     0.808
soc.simpleuart.send_pattern[4].Q[0] (dffre at (34,24)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                          0.066     0.874
$abc$1155836$abc$261482$li3_li3.in[2] (.names at (34,24))                        0.000     0.874
| (primitive '.names' combinational delay)                                       0.065     0.939
$abc$1155836$abc$261482$li3_li3.out[0] (.names at (34,24))                       0.000     0.939
| (intra 'clb' routing)                                                          0.000     0.939
soc.simpleuart.send_pattern[3].D[0] (dffre at (34,24))                           0.000     0.939
data arrival time                                                                          0.939

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input at (2,1))                                                   0.000     0.000
| (intra 'io' routing)                                                           0.779     0.779
| (inter-block routing:global net)                                               0.000     0.779
| (intra 'clb' routing)                                                          0.000     0.779
soc.simpleuart.send_pattern[3].C[0] (dffre at (34,24))                           0.000     0.779
clock uncertainty                                                                0.000     0.779
cell hold time                                                                  -0.028     0.751
data required time                                                                         0.751
------------------------------------------------------------------------------------------------
data required time                                                                        -0.751
data arrival time                                                                          0.939
------------------------------------------------------------------------------------------------
slack (MET)                                                                                0.188


#Path 100
Startpoint: soc.cpu.timer[6].Q[0] (dffre at (51,20) clocked by clk)
Endpoint  : soc.cpu.timer[6].D[0] (dffre at (51,20) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.timer[6].C[0] (dffre at (51,20))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
soc.cpu.timer[6].Q[0] (dffre at (51,20)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1155836$abc$247280$li270_li270.in[3] (.names at (51,20))                        0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1155836$abc$247280$li270_li270.out[0] (.names at (51,20))                       0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
soc.cpu.timer[6].D[0] (dffre at (51,20))                                             0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (2,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
soc.cpu.timer[6].C[0] (dffre at (51,20))                                             0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#End of timing report
