crtc_mask	,	V_611
intel_dp_get_sink_irq	,	F_233
DRM_MODE_SCALE_NONE	,	V_527
pch_id	,	V_91
intel_crtc_active	,	F_155
DP_TRAIN_MAX_PRE_EMPHASIS_REACHED	,	V_370
HDMI_AUDIO_AUTO	,	V_514
intel_dp_link_down	,	F_165
DPIO_PCS_CLK_CRI_RXEB_EIOS_EN	,	V_340
DRM_MODE_CONNECTOR_DisplayPort	,	V_585
DP_AUX_CH_CTL_INTERRUPT	,	V_102
adapter	,	V_510
INIT_DELAYED_WORK	,	F_297
get_delay	,	F_284
DP_LINK_STATUS_SIZE	,	V_346
"failed to train DP, aborting\n"	,	L_71
"dp port still on, should be off\n"	,	L_45
child_dev	,	V_538
DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT	,	V_105
size	,	V_137
HDMI_AUDIO_ON	,	V_515
DP_DOWN_STREAM_PORT_COUNT	,	V_467
DP_PRE_EMPHASIS_0	,	V_208
drm_match_cea_mode	,	F_84
vlv_power_sequencer_pipe	,	F_26
power_seq	,	V_336
EDP_LINK_TRAIN_400MV_3_5DB_IVB	,	V_384
"no scaling not supported\n"	,	L_82
DP_TRAINING_PATTERN_SET	,	V_436
C	,	F_39
ssize_t	,	T_5
txsize	,	V_133
max_link_clock	,	V_27
PCH_DP_D	,	V_267
downstream_ports	,	V_465
PCH_DP_C	,	V_265
DP_BRANCH_OUI	,	V_470
PCH_DP_B	,	V_263
max_clock	,	V_178
DP_PRE_EMPHASIS_3_5	,	V_375
"dp pll on, should be off\n"	,	L_44
PANEL_PORT_SELECT_DPB_VLV	,	V_74
_wait_for	,	F_97
drm_mode_status	,	V_29
drm_crtc	,	V_68
address	,	V_136
DP_NO_AUX_HANDSHAKE_LINK_TRAINING	,	V_581
i	,	V_49
DP_PLL_FREQ_270MHZ	,	V_205
drm_i915_gem_object	,	V_316
ENOENT	,	V_582
sysfs_create_link	,	F_72
p	,	V_363
INTEL_BROADCAST_RGB_FULL	,	V_524
HSW_TVIDEO_DIP_CTL	,	F_144
v	,	V_50
"160MHz cpu eDP clock, might need ilk devA w/a\n"	,	L_25
DP_LINK_BW_SET	,	V_446
last_backlight_off	,	V_233
"Turn eDP power on\n"	,	L_39
intel_dp_init_panel_power_sequencer	,	F_182
link_status	,	V_345
DP	,	V_204
vlv_dport_to_channel	,	F_175
scaling_mode_property	,	V_526
"Sink OUI: %02hx%02hx%02hx\n"	,	L_76
reg	,	V_491
kobj	,	V_156
recv_size	,	V_110
ret	,	V_112
no_aux_handshake	,	V_579
EDP_PSR_TP1_TIME_0us	,	V_311
"dp_aux_ch not done status 0x%08x\n"	,	L_6
"Need VDD to turn off panel\n"	,	L_42
EDP_LINK_TRAIN_800MV_0DB_IVB	,	V_388
POSTING_READ	,	F_87
get_hw_state	,	V_590
ch_data	,	V_111
DP_TRAIN_VOLTAGE_SWING_MASK	,	V_351
intel_dp_hot_plug	,	F_271
panel_power_down_delay	,	V_456
EDP_LINK_TRAIN_400MV_0DB_IVB	,	V_383
port	,	V_21
intel_gen4_signal_levels	,	F_207
DDI_A_4_LANES	,	V_24
EDP_LINK_TRAIN_600MV_0DB_IVB	,	V_386
DP_TEST_SINK_MISC	,	V_472
psr_dpcd	,	V_297
drm_property	,	V_517
DP_PRE_EMPHASIS_6	,	V_376
DEVICE_TYPE_eDP	,	V_543
"eDP powered off while attempting aux channel communication.\n"	,	L_2
intel_display_port_power_domain	,	F_129
intel_dp_max_link_bw	,	F_7
intel_connector_unregister	,	F_76
this_v	,	V_367
last_power_on	,	V_231
CLKCFG_FSB_667	,	V_61
EDP_FORCE_VDD	,	V_83
intel_dp_set_clock	,	F_77
min_clock	,	V_177
intel_edp_backlight_on	,	F_119
psr_setup_done	,	V_287
this_p	,	V_368
drm_object_property_set_value	,	F_262
mode_set	,	V_604
attached_connector	,	V_13
data_reg	,	V_282
pp_on_reg	,	V_551
intel_panel_setup_backlight	,	F_292
BARE_ADDRESS_SIZE	,	V_142
broadcast_rgb_property	,	V_520
intel_attached_dp	,	F_4
VLV_PIPE_PP_OFF_DELAYS	,	F_281
link_config	,	V_444
DP_LINK_TRAIN_MASK	,	V_433
PANEL_LIGHT_ON_DELAY_MASK	,	V_561
intel_attach_force_audio_property	,	F_276
max_lanes	,	V_28
dev_private	,	V_55
intel_edp_panel_vdd_on	,	F_106
intel_edp_psr_do_enable	,	F_158
DP_TPS3_SUPPORTED	,	V_461
port_sel	,	V_72
PP_ON	,	V_80
p_child	,	V_532
intel_runtime_pm_get	,	F_105
clock_set	,	V_170
intel_crtc_config	,	V_160
intel_edp_panel_off	,	F_118
EDP_PSR_DEBUG_CTL	,	F_147
"Unsupported voltage swing/pre-emphasis level:"	,	L_59
"DP link bw %02x lane count %d clock %d bpp %d\n"	,	L_22
tries	,	V_450
intel_dp_aux_init	,	F_69
get_aux_clock_divider	,	V_120
to_delayed_work	,	F_111
drm_dp_link_train_clock_recovery_delay	,	F_222
"%s: channel EQ not ok, retraining\n"	,	L_79
tmp	,	V_260
intel_dp_link_required	,	F_16
property	,	V_518
DDI_BUF_EMP_1200MV_0DB_BDW	,	V_408
"[CONNECTOR:%d:%s]\n"	,	L_81
HPD_PORT_D	,	V_598
HPD_PORT_C	,	V_597
mode_config	,	V_242
HPD_PORT_B	,	V_596
wait_event_timeout	,	F_40
HPD_PORT_A	,	V_595
"HSW ties PSR to DDI A (eDP)\n"	,	L_51
suspended	,	V_82
HSW_STEREO_3D_CTL	,	F_157
connector	,	V_9
EDP_PSR_LINK_DISABLE	,	V_313
"PSR condition failed: Interlaced is Enabled\n"	,	L_57
DRM_INFO	,	F_286
DP_TEST_SINK	,	V_476
intel_edp_backlight_off	,	F_121
"Turn eDP power off\n"	,	L_41
HAS_AUX_IRQ	,	F_57
DP_MAX_LINK_RATE	,	V_12
DP_TRAIN_MAX_SWING_REACHED	,	V_369
DDI_BUF_EMP_600MV_6DB_BDW	,	V_405
wait_panel_power_cycle	,	F_100
DP_A	,	V_201
g4x_enable_dp	,	F_171
EDP_LINK_TRAIN_400MV_3_5DB_SNB_B	,	V_379
intel_dp_mode_valid	,	F_18
to_intel_crtc	,	F_27
disable	,	V_605
i9xx_get_aux_clock_divider	,	F_44
ENOTTY	,	V_475
drm_dp_bw_code_to_link_rate	,	F_20
DP_LINK_TRAIN_PAT_2	,	V_435
drm_mode_create_scaling_mode_property	,	F_278
cpu_transcoder	,	V_281
DP_LINK_TRAIN_PAT_1	,	V_434
PANEL_PORT_SELECT_DPD	,	V_576
EDP_LINK_TRAIN_600MV_3_5DB_IVB	,	V_387
intel_dp_detect_audio	,	F_260
PANEL_PORT_SELECT_DPA	,	V_575
mode	,	V_31
gmbus_wait_queue	,	V_89
drm_dp_channel_eq_ok	,	F_225
intel_dig_port	,	V_3
vlv_enable_dp	,	F_172
t10	,	V_566
drm_detect_monitor_audio	,	F_254
DP_TRAIN_PRE_EMPHASIS_0	,	V_356
DP_PLL_FREQ_160MHZ	,	V_203
pm_qos	,	V_116
pipe	,	V_67
"Enabling DP audio on pipe %c\n"	,	L_26
msecs_to_jiffies_timeout	,	F_41
buffer	,	V_143
DP_TRAIN_PRE_EMPHASIS_6	,	V_354
intel_display_power_get	,	F_252
DP_PRE_EMPHASIS_MASK	,	V_413
EDP_LINK_TRAIN_800MV_3_5DB_IVB	,	V_389
min_lane_count	,	V_175
intel_dp_max_lane_count	,	F_12
dpio_channel	,	V_334
pipe_name	,	F_92
DP_LINK_TRAIN_MASK_CPT	,	V_430
try	,	V_114
intel_gen6_edp_signal_levels	,	F_208
DRM_MODE_CONNECTOR_eDP	,	V_529
list_for_each_entry	,	F_163
drm_dp_max_lane_count	,	F_14
EDP_LINK_TRAIN_500MV_0DB_IVB	,	V_390
IDLE_ON_VALUE	,	V_224
intel_dp_set_property	,	F_261
edp_panel_vdd_off	,	F_66
PANEL_UNLOCK_REGS	,	V_237
intel_connector	,	V_32
EDP_PSR_DEBUG_MASK_HPD	,	V_294
PANEL_PORT_SELECT_MASK	,	V_73
recv	,	V_109
crc	,	V_471
DDI_BUF_EMP_600MV_6DB_HSW	,	V_397
drm_probe_ddc	,	F_239
link_avail	,	V_180
CLKCFG_FSB_MASK	,	V_58
trans_dp	,	V_262
backlight_on_delay	,	V_232
DP_PLL_FREQ_MASK	,	V_202
lane	,	V_364
DP_TRAINING_PATTERN_MASK	,	V_421
DPA_AUX_CH_CTL	,	V_97
DP_TRAINING_PATTERN_1	,	V_424
DP_TRAINING_PATTERN_2	,	V_426
DP_TRAINING_PATTERN_3	,	V_428
IS_BROADWELL	,	F_55
EDP_PSR_STATUS_CTL	,	F_161
"Adding %s connector on port %c\n"	,	L_89
drm_connector_cleanup	,	F_267
intel_dp_aux_ch	,	F_56
intel_dp_handle_test_request	,	F_234
port_name	,	F_294
edp_panel_vdd_work	,	F_110
CLKCFG_FSB_1600	,	V_65
VLV_PIPE_PP_CONTROL	,	F_31
t1_t3	,	V_557
aux_clock_divider	,	V_94
IS_ERR	,	F_245
PANEL_POWER_DOWN_DELAY_SHIFT	,	V_568
sysfs_remove_link	,	F_75
DIV_ROUND_UP	,	F_48
"panel power sequencer register settings: PP_ON %#x, PP_OFF %#x, PP_DIV %#x\n"	,	L_87
edp_wait_backlight_off	,	F_103
DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN	,	V_341
ironlake_get_pp_control	,	F_104
msleep	,	F_62
DP_PORT_WIDTH	,	F_90
PORTC_HOTPLUG_LIVE_STATUS_G4X	,	V_505
CLKCFG_FSB_1333	,	V_64
edp_lanes	,	V_189
dp_m_n	,	V_197
TRANS_DP_HSYNC_ACTIVE_HIGH	,	V_273
is_edp_psr	,	F_139
"Broken DP branch device, ignoring\n"	,	L_80
len	,	V_416
DP_LINK_TRAIN_PAT_1_CPT	,	V_431
rxsize	,	V_134
"too many full retries, give up\n"	,	L_67
pp_on	,	V_548
intel_ddi_prepare_link_retrain	,	F_221
DP_PSR_SUPPORT	,	V_458
drm_dp_aux_register_i2c_bus	,	F_71
vlv_pre_enable_dp	,	F_174
DP_TEST_SINK_START	,	V_477
DRM_MODE_DPMS_OFF	,	V_331
vlv_wait_port_ready	,	F_184
adjusted_mode	,	V_171
intel_ddi_connector_get_hw_state	,	V_591
EDP_PSR_IDLE_FRAME_SHIFT	,	V_315
preemph_reg_value	,	V_359
DP_DOWNSTREAM_PORT_0	,	V_464
GFP_KERNEL	,	V_600
cur	,	V_545
source_ok	,	V_320
child_device_config	,	V_531
TRANS_DP_CTL	,	F_134
intel_edp_psr_enable_sink	,	F_148
intel_enable_dp	,	F_167
DPIO_PCS_TX_LANE2_RESET	,	V_338
DP_TRAIN_VOLTAGE_SWING_600	,	V_353
DP_LINK_TRAIN_OFF	,	V_217
mutex_unlock	,	F_113
VLV_PCS_DW11	,	F_202
VLV_PCS_DW12	,	F_189
DP_AUX_CH_CTL_TIME_OUT_600us	,	V_98
found	,	V_191
VLV_PCS_DW14	,	F_180
BUG	,	F_70
intel_attached_encoder	,	F_6
pch_dpll	,	V_167
intel_dp_mode_set	,	F_89
signal_levels	,	V_371
color_range_auto	,	V_192
SPRCTL	,	F_156
"No pipe for dp port 0x%x found\n"	,	L_48
intel_post_disable_dp	,	F_166
intel_bdw_signal_levels	,	F_211
VLV_PCS_DW23	,	F_181
intel_get_adjust_train	,	F_204
use_tps3	,	V_453
mutex_lock	,	F_112
intel_display_power_enabled	,	F_130
"PSR condition failed: Sprite is Enabled\n"	,	L_55
has_aux_irq	,	V_84
msg_size	,	V_296
ERR_PTR	,	F_290
source_max	,	V_19
DP_LINK_TRAIN_PAT_2_CPT	,	V_432
unpack_aux	,	F_22
wait_for_atomic	,	F_42
DRM_MODE_FLAG_PHSYNC	,	V_211
"eDP PLL enable for clock %d\n"	,	L_24
drm_dp_dpcd_read	,	F_193
dpa_ctl	,	V_199
DP_DS_PORT_TYPE_MASK	,	V_494
intel_dp_connector_destroy	,	F_264
enc_to_intel_dp	,	F_5
drm_connector_status	,	V_487
"dp_aux_ch not started status 0x%08x\n"	,	L_5
sync	,	V_249
WARN	,	F_11
ironlake_edp_pll_on	,	F_123
ETIMEDOUT	,	V_124
name	,	V_148
lane_count	,	V_174
"Using signal levels %08x\n"	,	L_61
max_link_bw	,	V_10
DP_AUX_CH_CTL_MESSAGE_SIZE_MASK	,	V_125
intel_dp_get_modes	,	F_257
"Turning eDP VDD on\n"	,	L_33
intel_trans_dp_port_sel	,	F_272
DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT	,	V_106
aux	,	V_128
"eDP VDD not forced on"	,	L_38
PANEL_LIGHT_ON_DELAY_SHIFT	,	V_562
PANEL_LIGHT_OFF_DELAY_MASK	,	V_564
intel_dp_compute_config	,	F_80
psr	,	V_275
DRM_MODE_FLAG_PVSYNC	,	V_213
DP_TRAIN_VOLTAGE_SWING_800	,	V_349
"Timed out waiting for DP idle patterns\n"	,	L_63
kzalloc	,	F_303
force_audio_property	,	V_519
E2BIG	,	V_119
"cur t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n"	,	L_83
HEADER_SIZE	,	V_141
DP_DS_PORT_TYPE_NON_EDID	,	V_496
intel_dp_get_m_n	,	F_136
intel_dp_is_edp	,	F_274
vdisplay	,	V_40
"clock recovery OK\n"	,	L_66
DP_DETECTED	,	V_206
DP_AUDIO_OUTPUT_ENABLE	,	V_210
edp_panel_vdd_off_sync	,	F_107
DP_LINK_TRAIN_PAT_IDLE	,	V_455
intel_dp_init_panel_power_timestamps	,	F_280
"Timed out waiting for PSR Idle State\n"	,	L_58
DP_TP_CTL_LINK_TRAIN_PAT1	,	V_425
DP_TP_CTL_LINK_TRAIN_PAT2	,	V_427
precharge	,	V_95
I915_FENCE_REG_NONE	,	V_326
DP_TRAINING_LANE0_SET	,	V_437
DP_TP_CTL_LINK_TRAIN_PAT3	,	V_429
DP_DOWNSTREAMPORT_PRESENT	,	V_462
intel_crtc	,	V_172
intel_hsw_signal_levels	,	F_210
"Displayport TPS3 supported"	,	L_75
"Wait for panel power cycle\n"	,	L_32
HAS_PSR	,	F_141
dotclock	,	V_270
DRM_MODE_FLAG_INTERLACE	,	V_329
uint64_t	,	T_7
intel_dp_update_link_train	,	F_217
clkcfg	,	V_56
drm_device	,	V_6
drm_encoder_cleanup	,	F_269
compute_config	,	V_603
demph_reg_value	,	V_358
old_auto	,	V_521
DP_MAX_LANE_COUNT	,	V_460
PORT_IDPB	,	V_534
POWER_TARGET_ON	,	V_244
DP_PSR_NO_TRAIN_ON_EXIT	,	V_298
PORT_IDPC	,	V_535
DRM_MODE_TYPE_PREFERRED	,	V_583
DRM_DEBUG_DRIVER	,	F_91
PORT_IDPD	,	V_536
DP_LINK_TRAIN_PAT_IDLE_CPT	,	V_454
crtc	,	V_69
DP_TP_CTL_SCRAMBLE_DISABLE	,	V_419
"vbt t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n"	,	L_84
HAS_PCH_IBX	,	F_227
CLKCFG_FSB_533	,	V_60
"DPDDC-A"	,	L_9
primary	,	V_318
DDI_BUF_EMP_600MV_0DB_BDW	,	V_403
DP_LINK_BW_2_7	,	V_15
drm_sysfs_connector_add	,	F_299
post_disable	,	V_606
flags	,	V_43
DP_AUX_CH_CTL_TIME_OUT_400us	,	V_99
"0x%x\n"	,	L_60
INTEL_BROADCAST_RGB_LIMITED	,	V_525
DP_SET_POWER	,	V_255
DP_AUX_NATIVE_READ	,	V_145
EDP_LINK_TRAIN_VOL_EMP_MASK_IVB	,	V_410
dport	,	V_333
intel_dp_complete_link_train	,	F_169
"pipe has %d bpp for eDP panel, overriding BIOS-provided max %d bpp\n"	,	L_49
pack_aux	,	F_21
DP_AUX_CH_CTL_TIME_OUT_ERROR	,	V_103
PORTD_HOTPLUG_LIVE_STATUS_G4X	,	V_506
PANEL_POWER_CYCLE_DELAY_MASK	,	V_570
DDI_BUF_EMP_400MV_6DB_BDW	,	V_402
MODE_H_ILLEGAL	,	V_45
MODE_CLOCK_LOW	,	V_42
tiling_mode	,	V_323
DP_SYNC_HS_HIGH	,	V_212
"PSR condition failed: Stereo 3D is Enabled\n"	,	L_56
IS_HSW_ULX	,	F_9
has_pch_encoder	,	V_182
intel_dp_reset_link_train	,	F_216
panel_vdd_work	,	V_248
"using min %02x link bw per VBT\n"	,	L_21
DP_PIPEB_SELECT	,	V_218
"\n"	,	L_43
"using min %u lanes per VBT\n"	,	L_20
color_range	,	V_193
intel_dp_get_link_status	,	F_194
edp_bpp	,	V_188
intel_panel_enable_backlight	,	F_120
drm_dp_dpcd_writeb	,	F_127
DP_COLOR_RANGE_16_235	,	V_194
intel_link_compute_m_n	,	F_85
PCH_DPC_AUX_CH_CTL	,	V_150
device_type	,	V_541
intel_panel_disable_backlight	,	F_122
PCH_PP_STATUS	,	V_79
PORTB_HOTPLUG_LIVE_STATUS_VLV	,	V_501
DP_AUX_I2C_MOT	,	V_138
"Status 0x%08x Control 0x%08x\n"	,	L_3
DP_PSR_IS_SUPPORTED	,	V_459
for_each_pipe	,	F_133
DP_LANE_COUNT_ENHANCED_FRAME_EN	,	V_445
DP_TRAIN_PRE_EMPHASIS_3_5	,	V_355
DP_AUTOMATED_TEST_REQUEST	,	V_484
vsc_psr	,	V_279
done	,	V_88
transfer	,	V_154
PANEL_POWER_CYCLE_DELAY_SHIFT	,	V_571
g4x_dp_detect	,	F_243
intel_dp_encoder_destroy	,	F_268
"eDP"	,	L_90
request	,	V_135
drm_connector	,	V_8
PANEL_PORT_SELECT_DPC_VLV	,	V_76
"DPCD: %s\n"	,	L_73
max_lane_count	,	V_176
DP_TRAIN_VOLTAGE_SWING_400	,	V_352
intel_gmch_panel_fitting	,	F_82
DDI_BUF_EMP_400MV_6DB_HSW	,	V_393
intel_dp_start_link_train	,	F_168
PANEL_POWER_DOWN_DELAY_MASK	,	V_567
drm_edid_to_eld	,	F_289
"failed to write sink power state\n"	,	L_47
intel_attach_broadcast_rgb_property	,	F_277
"failed to enable link training\n"	,	L_64
edp_power_seq	,	V_335
ddc	,	V_157
temp	,	V_417
intel_edp_is_psr_enabled	,	F_140
INTEL_OUTPUT_DISPLAYPORT	,	V_516
WARN_ON	,	F_63
"eDP VDD already requested on\n"	,	L_36
DP_SINK_OUI	,	V_469
drm_connector_helper_add	,	F_296
DP_SET_POWER_D0	,	V_257
intel_dp_check_edp	,	F_36
limited_color_range	,	V_195
MODE_PANEL	,	V_39
DP_SET_POWER_D3	,	V_256
intel_edp_psr_match_conditions	,	F_153
DDI_BUF_EMP_400MV_3_5DB_BDW	,	V_401
"dp_aux_ch receive error status 0x%08x\n"	,	L_7
"dp pll off, should be on\n"	,	L_46
port_mapping	,	V_533
DP_MAX_DOWNSPREAD	,	V_580
DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT	,	V_107
link_entry_time	,	V_307
rxbuf	,	V_132
VLV_PCS_DW1	,	F_188
dev	,	V_7
VLV_PCS_DW8	,	F_179
DP_SET_ANSI_8B10B	,	V_447
edp_have_panel_vdd	,	F_35
EDP_PSR_AUX_DATA2	,	F_150
EDP_PSR_AUX_DATA1	,	F_149
VLV_PCS_DW9	,	F_203
dpio_lock	,	V_337
EDP_PSR_DEBUG_MASK_LPSP	,	V_295
ARRAY_SIZE	,	F_79
ironlake_edp_pll_off	,	F_125
DPIO_PCS_TX_LANE1_RESET	,	V_339
IS_HASWELL	,	F_8
drm_dp_aux_unregister_i2c_bus	,	F_73
"Channel EQ done. DP Training successful\n"	,	L_72
HAS_PCH_SPLIT	,	F_30
EIO	,	V_123
drm_dp_aux_msg	,	V_129
intel_dp_get_hw_state	,	F_128
VLV_PCS_DW0	,	F_187
has_dpcd	,	V_577
link_bw	,	V_162
"panel power up delay %d, power down delay %d, power cycle delay %d\n"	,	L_85
DP_TRAIN_PRE_EMPHASIS_9_5	,	V_357
wait_backlight_on	,	F_102
DP_VOLTAGE_0_8	,	V_373
DP_VOLTAGE_0_6	,	V_372
DP_VOLTAGE_0_4	,	V_207
intel_dp_aux_transfer	,	F_67
output_reg	,	V_153
hdisplay	,	V_38
TRANS_DP_PORT_SEL_MASK	,	V_269
train_set	,	V_361
drm_edid_duplicate	,	F_246
new_crtc	,	V_173
EDP_PSR_ENABLE	,	V_277
EBUSY	,	V_117
IS_GEN7	,	F_47
DDI_BUF_EMP_400MV_3_5DB_HSW	,	V_392
"sysfs_create_link() for %s failed (%d)\n"	,	L_15
wait_for	,	F_219
panel	,	V_34
intel_dp_to_dev	,	F_3
IS_GEN6	,	F_46
seq	,	V_573
IS_GEN5	,	F_117
EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B	,	V_381
PANEL_UNLOCK_MASK	,	V_236
backlight_off_delay	,	V_234
DP_CP_IRQ	,	V_485
intel_dp_set_idle_link_train	,	F_218
sdp_header	,	V_288
"dp aux hw did not signal timeout (has irq: %i)!\n"	,	L_4
intel_dotclock_calculate	,	F_137
doublescan_allowed	,	V_589
intel_panel_detect	,	F_241
jiffies	,	V_245
config	,	V_200
DP_TRAIN_PRE_EMPHASIS_MASK	,	V_362
DRM_DEBUG_KMS	,	F_37
intel_display_power_domain	,	V_258
DP_TP_CTL_LINK_TRAIN_NORMAL	,	V_423
DP_PLL_ENABLE	,	V_252
intel_dp_get_dpcd	,	F_228
intel_runtime_pm_put	,	F_109
"eDP power already on\n"	,	L_40
cr_tries	,	V_451
DP_LINK_BW_1_62	,	V_14
"Wait for panel power on\n"	,	L_30
dp	,	V_530
vlv_dpio_read	,	F_176
DP_TEST_CRC_SUPPORTED	,	V_474
intel_dp_get_edid	,	F_244
DP_SYNC_VS_HIGH	,	V_214
DP_PORT_EN	,	V_253
pre_pll_enable	,	V_608
"DPDDC-D"	,	L_12
intel_dp_connector_unregister	,	F_74
send_bytes	,	V_93
reply	,	V_144
INTEL_BROADCAST_RGB_AUTO	,	V_523
max_sleep_time	,	V_304
drm_object_attach_property	,	F_279
intel_aux_display_runtime_get	,	F_60
DRM_MODE_FLAG_NHSYNC	,	V_271
VIDEO_DIP_VSC_DATA_SIZE	,	V_284
"Detected EDP PSR Panel.\n"	,	L_74
pp_div	,	V_550
count	,	V_165
DP_PSR_ENABLE	,	V_300
PP_REFERENCE_DIVIDER_SHIFT	,	V_574
target_clock	,	V_35
edp_vsc_psr	,	V_278
DRM_ERROR	,	F_43
DRM_MODE_SCALE_ASPECT	,	V_544
final	,	V_547
to_intel_connector	,	F_19
intel_write_eld	,	F_93
psr_vsc	,	V_286
fb	,	V_319
panel_power_cycle_delay	,	V_228
work_struct	,	V_246
i9xx_get_aux_send_ctl	,	F_54
DDI_BUF_EMP_400MV_9_5DB_HSW	,	V_394
intel_vlv_signal_levels	,	F_197
S3D_ENABLE	,	V_328
pp_off_reg	,	V_552
VLV_TX_DW14	,	F_191
timeout	,	V_96
VLV_PIPE_PP_ON_DELAYS	,	F_28
"crtc not active for PSR\n"	,	L_53
VLV_TX_DW11	,	F_190
PANEL_POWER_UP_DELAY_MASK	,	V_558
ironlake_check_encoder_dotclock	,	F_138
"DPDDC-B"	,	L_10
hsw_get_aux_clock_divider	,	F_50
EDP_PSR_CTL	,	F_142
intel_dp_init_panel_power_sequencer_registers	,	F_183
DDI_BUF_EMP_400MV_0DB_HSW	,	V_391
PCH_PP_DIVISOR	,	V_556
drm_mode_duplicate	,	F_258
DDI_BUF_EMP_600MV_0DB_HSW	,	V_395
pre_enable	,	V_609
ibx_digital_port_connected	,	F_242
HAS_DDI	,	F_13
intel_dp_init	,	F_302
hot_plug	,	V_613
DDI_BUF_EMP_800MV_0DB_HSW	,	V_398
obj	,	V_317
"DPDDC-C"	,	L_11
"failed to update link training\n"	,	L_69
trans_sel	,	V_261
intel_wait_for_vblank	,	F_226
IDLE_OFF_VALUE	,	V_226
VLV_PIPE_PP_STATUS	,	F_33
PORT_A	,	V_22
wait_remaining_ms_from_jiffies	,	F_101
PORT_D	,	V_151
PORT_C	,	V_77
PORT_B	,	V_75
drm_mode_probed_add	,	F_259
EDP_PSR_MAX_SLEEP_TIME_SHIFT	,	V_314
bit	,	V_500
mutex_is_locked	,	F_108
intel_panel_init	,	F_291
dev_priv	,	V_54
intel_dp_aux_wait_done	,	F_38
id	,	V_512
DP_PSR_MAIN_LINK_ACTIVE	,	V_301
PCH_PP_OFF_DELAYS	,	V_555
EDP_LINK_TRAIN_400_600MV_6DB_SNB_B	,	V_380
index	,	V_90
encoder	,	V_159
DP_TP_CTL	,	F_214
DP_SINK_SPECIFIC_IRQ	,	V_486
connector_status_unknown	,	V_493
field	,	T_8
DP_AUX_CH_CTL_RECEIVE_ERROR	,	V_104
fitting_mode	,	V_184
drm_sysfs_connector_remove	,	F_300
drm_dp_clock_recovery_ok	,	F_223
status	,	V_87
DRM_MODE_ENCODER_TMDS	,	V_602
intel_dp_detect_dpcd	,	F_237
PORTC_HOTPLUG_LIVE_STATUS_VLV	,	V_502
drm_dp_enhanced_frame_cap	,	F_94
dpcd_hex_dump	,	V_457
EDP_LINK_TRAIN_400_600MV_0DB_SNB_B	,	V_378
ilk_get_aux_clock_divider	,	F_45
DDI_BUF_EMP_400MV_0DB_BDW	,	V_400
PCH_DPD_AUX_CH_CTL	,	V_152
CLKCFG_FSB_1600_ALT	,	V_66
PIPE_B	,	V_71
PIPE_A	,	V_70
DDI_BUF_EMP_800MV_0DB_BDW	,	V_406
hpd_pin	,	V_594
DPIO_PCS_CLK_SOFT_RESET	,	V_343
intel_dp	,	V_1
ctl_reg	,	V_280
DP_TEST_NAK	,	V_482
saved_port_bits	,	V_23
wait_panel_on	,	F_98
intel_digital_port	,	V_2
DP_OUI_SUPPORT	,	V_468
recv_bytes	,	V_113
last_power_cycle	,	V_227
intel_display_power_put	,	F_256
intel_edp_psr_enable_source	,	F_152
intel_dp_enc_funcs	,	V_601
PANEL_POWER_UP_DELAY_SHIFT	,	V_559
"Turning eDP VDD off\n"	,	L_37
__work	,	V_247
channel_eq	,	V_449
force_audio	,	V_513
dig_port	,	V_198
intel_dp_pre_emphasis_max	,	F_196
EDP_PSR_DPCD_NORMAL_OPERATION	,	V_303
size_t	,	T_6
dvo_port	,	V_540
EDP_PSR_AUX_CTL	,	F_151
drm_encoder	,	V_440
for_each_encoder_on_crtc	,	F_273
u32	,	T_4
EDP_LINK_TRAIN_400MV_6DB_IVB	,	V_385
ch_ctl	,	V_85
intel_gen7_edp_signal_levels	,	F_209
DP_TP_STATUS_IDLE_DONE	,	V_439
dst_bytes	,	V_52
"Branch OUI: %02hx%02hx%02hx\n"	,	L_77
"PP_STATUS: 0x%08x PP_CONTROL: 0x%08x\n"	,	L_34
"DP"	,	L_91
DP_TP_STATUS	,	F_220
"dp_aux_ch timeout status 0x%08x\n"	,	L_8
drm_dp_link_train_channel_eq_delay	,	F_224
intel_connector_attach_encoder	,	F_298
"clamping bpp for eDP panel to BIOS-provided %i\n"	,	L_18
dpcd	,	V_11
"Wait complete\n"	,	L_29
dst	,	V_51
DP_DOWNSPREAD_CTRL	,	V_448
DP_AUX_I2C_WRITE	,	V_140
intel_pch_panel_fitting	,	F_83
intel_dp_get_config	,	F_135
"failed to start channel equalization\n"	,	L_70
drm_get_connector_name	,	F_253
"max bw %02x pixel clock %iKHz\n"	,	L_17
want_panel_vdd	,	V_240
EDP_PSR_DEBUG_MASK_MEMUP	,	V_293
edid	,	V_508
intel_dp_init_connector	,	F_293
IS_G4X	,	F_78
schedule_delayed_work	,	F_114
intel_ddi_get_cdclk_freq	,	F_52
hex_dump_to_buffer	,	F_229
has_dp_encoder	,	V_183
bpp	,	V_26
src	,	V_47
voltage_max	,	V_365
child_dev_num	,	V_537
unregister	,	V_593
DP_DEVICE_SERVICE_IRQ_VECTOR	,	V_480
control	,	V_235
DPIO_PCS_CLK_DATAWIDTH_SHIFT	,	V_342
intel_fixed_panel_mode	,	F_81
"Wait for panel power off time\n"	,	L_31
container_of	,	F_68
"drm_dp_aux_register_i2c_bus() for %s failed (%d)\n"	,	L_14
ironlake_set_pll_cpu_edp	,	F_86
drm_connector_init	,	F_295
pm	,	V_81
DP_VOLTAGE_MASK	,	V_412
pp	,	V_238
"too many voltage retries, give up\n"	,	L_68
IDLE_OFF_MASK	,	V_225
I915_TILING_X	,	V_324
DP_LINK_BW_5_4	,	V_16
EDP_BLC_ENABLE	,	V_251
CLKCFG_FSB_800	,	V_62
I915_WRITE	,	F_64
old_range	,	V_522
EDP_PSR_SKIP_AUX_EXIT	,	V_312
intel_dp_set_signal_levels	,	F_212
"registering %s bus for %s\n"	,	L_13
MODE_OK	,	V_46
intel_dp_detect	,	F_251
drm_encoder_init	,	F_304
HAS_PCH_CPT	,	F_95
cancel_delayed_work_sync	,	F_270
training_pattern	,	V_452
aux_ch_ctl_reg	,	V_86
pipe_bpp	,	V_186
crtc_clock	,	V_185
connector_status_disconnected	,	V_488
intel_dp_connector_funcs	,	V_586
i2c_adapter	,	V_509
PORTD_HOTPLUG_LIVE_STATUS_VLV	,	V_503
uint8_t	,	T_3
PM_QOS_DEFAULT_VALUE	,	V_126
g4x_pre_enable_dp	,	F_173
intel_edp_init_connector	,	F_285
PCH_DPB_AUX_CH_CTL	,	V_149
intel_dp_stop_link_train	,	F_170
connectors_active	,	V_483
link_clock	,	V_181
intel_hrawclk	,	F_23
panel_power_up_delay	,	V_241
HSW_TVIDEO_DIP_VSC_DATA	,	F_145
DP_TEST_CRC_R_CR	,	V_478
t8	,	V_560
t9	,	V_563
fixed_mode	,	V_33
intel_edp_panel_on	,	F_116
voltage_tries	,	V_442
INTEL_OUTPUT_EDP	,	V_5
scan	,	V_578
preemph_max	,	V_366
wait_panel_off	,	F_99
drm_dp_dpcd_write	,	F_215
drm_get_edid	,	F_247
min	,	F_15
intel_dp_sink_dpms	,	F_126
idle_frames	,	V_305
pipe_config	,	V_161
intel_panel_fini	,	F_266
drm_add_edid_modes	,	F_287
INTEL_INFO	,	F_10
u8	,	T_1
IS_VALLEYVIEW	,	F_24
uint32_t	,	T_2
drm_i915_private	,	V_53
IS_ERR_OR_NULL	,	F_265
buf	,	V_415
HB1	,	V_290
HB0	,	V_289
HB3	,	V_292
HB2	,	V_291
drm_get_encoder_name	,	F_236
mode_rate	,	V_37
loop_tries	,	V_443
vlv_dp_pre_pll_enable	,	F_185
max_rate	,	V_36
cloneable	,	V_612
drm_dp_get_adjust_request_pre_emphasis	,	F_206
intel_edp_psr_write_vsc	,	F_143
intel_dp_connector_helper_funcs	,	V_587
wait_panel_status	,	F_96
lfp_lvds_vbt_mode	,	V_584
intel_edp_psr_update	,	F_162
connector_type	,	V_528
dp_reg	,	V_332
"failed to get link status\n"	,	L_65
EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B	,	V_382
DP_DPCD_REV	,	V_18
DP_AUX_I2C_READ	,	V_146
drm_display_mode	,	V_30
CLKCFG	,	V_57
EDP_PSR_DPCD_COMMAND	,	V_302
DP_TEST_RESPONSE	,	V_481
t11_t12	,	V_569
"PSR condition failed: fb not tiled or fenced\n"	,	L_54
intel_connector_update_modes	,	F_249
assign_final	,	F_283
DRM_MODE_FLAG_DBLCLK	,	V_44
DDI_BUF_EMP_MASK	,	V_409
is_edp	,	F_1
IDLE_CYCLE_VALUE	,	V_230
DP_DWN_STRM_PORT_TYPE_OTHER	,	V_499
connector_status_connected	,	V_489
send_ctl	,	V_121
intel_crtc_restore_mode	,	F_263
pp_ctrl_reg	,	V_222
DP_TP_CTL_LINK_TRAIN_IDLE	,	V_438
edp_have_panel_power	,	F_34
bws	,	V_179
DRM_MODE_DPMS_ON	,	V_254
DP_DWN_STRM_PORT_TYPE_MASK	,	V_497
ironlake_dp_detect	,	F_240
has_audio	,	V_209
DP_PSR_EN_CFG	,	V_299
enable_psr	,	V_322
pp_div_reg	,	V_553
intel_edp_psr_setup	,	F_146
intel_disable_dp	,	F_164
common	,	V_539
"backlight on delay %d, off delay %d\n"	,	L_86
_pp_stat_reg	,	F_32
vlv_dpll	,	V_168
DP_PRE_EMPHASIS_9_5	,	V_377
PORTB_HOTPLUG_LIVE_STATUS_G4X	,	V_504
mask	,	V_219
sink_support	,	V_276
VLV_TX_DW4	,	F_199
VLV_TX_DW3	,	F_201
VLV_TX_DW5	,	F_198
VLV_TX_DW2	,	F_200
"DP link computation with max lane count %i "	,	L_16
voltage	,	V_441
intel_dp_max_data_rate	,	F_17
DP_TRAINING_PATTERN_DISABLE	,	V_422
port_clock	,	V_196
DP_LANE0_1_STATUS	,	V_347
edp_rate	,	V_190
intel_encoder	,	V_158
"mask %08x value %08x status %08x control %08x\n"	,	L_27
base	,	V_4
"DP link bw required %i available %i\n"	,	L_23
interlace_allowed	,	V_588
uniqtranscale_reg_value	,	V_360
drm_dp_get_adjust_request_voltage	,	F_205
get_config	,	V_607
"Panel status timeout: status %08x control %08x\n"	,	L_28
CLKCFG_FSB_400	,	V_59
enable	,	V_610
DIV_ROUND_CLOSEST	,	F_51
"CP or sink specific irq unhandled\n"	,	L_78
PCH_PP_ON_DELAYS	,	V_554
intel_pch_rawclk	,	F_49
INTEL_PCH_LPT_DEVICE_ID_TYPE	,	V_92
PEG_BAND_GAP_DATA	,	V_599
PCH_PP_CONTROL	,	V_78
val	,	V_306
DDI_BUF_EMP_600MV_3_5DB_HSW	,	V_396
intel_dp_sink_crc	,	F_231
dpll	,	V_169
i915	,	V_321
DP_DS_PORT_HPD	,	V_490
PORT_TO_PIPE_CPT	,	F_131
"forcing lane count to max (%u) on BDW\n"	,	L_19
DP_AUX_CH_CTL_SEND_BUSY	,	V_100
intel_dp_voltage_max	,	F_195
VLV_PIPE_PP_DIVISOR	,	F_282
get_aux_send_ctl	,	V_122
DEVICE_TYPE_eDP_BITS	,	V_542
intel_dp_get_edid_modes	,	F_248
fence_reg	,	V_325
DP_DS_PORT_TYPE_VGA	,	V_495
edp_pps	,	V_572
DP_DWN_STRM_PORT_TYPE_ANALOG	,	V_498
TRANS_DP_PORT_SEL_B	,	V_264
force	,	V_511
CLKCFG_FSB_1067	,	V_63
VIDEO_DIP_ENABLE_VSC_HSW	,	V_285
intel_connector_get_hw_state	,	V_592
TRANS_DP_PORT_SEL_C	,	V_266
intel_ddc_get_modes	,	F_250
TRANS_DP_PORT_SEL_D	,	V_268
DP_LINK_TRAIN_OFF_CPT	,	V_215
drm_dp_aux	,	V_127
kfree	,	F_255
"invalid max DP link bw val %x, using 1.62Gbps\n"	,	L_1
I915_READ	,	F_25
vbt	,	V_187
mutex	,	V_243
_edp_panel_vdd_on	,	F_58
out	,	V_118
EDP_PSR_LINK_STANDBY	,	V_309
gen	,	V_17
divisor	,	V_164
DP_SINK_COUNT	,	V_492
dp_train_pat	,	V_414
IDLE_ON_MASK	,	V_223
PANEL_POWER_RESET	,	V_250
sink_irq_vector	,	V_479
intel_dp_check_link_status	,	F_235
to_intel_framebuffer	,	F_154
intel_dp_probe_oui	,	F_230
EAGAIN	,	V_473
intel_dp_set_link_train	,	F_213
intel_aux_display_runtime_put	,	F_65
assert_pipe_disabled	,	F_124
PORT_TO_PIPE	,	F_132
EINVAL	,	V_147
DP_DWN_STRM_PORT_PRESENT	,	V_463
"PSR not supported on this platform\n"	,	L_50
PORT_HOTPLUG_STAT	,	V_507
vdd	,	V_115
DRM_MODE_FLAG_NVSYNC	,	V_272
"PSR disable by flag\n"	,	L_52
dp_to_dig_port	,	F_2
udelay	,	F_88
IS_GM45	,	F_301
intel_edp_psr_disable	,	F_160
DDI_BUF_EMP_600MV_3_5DB_BDW	,	V_404
msg	,	V_130
PANEL_LIGHT_OFF_DELAY_SHIFT	,	V_565
EDP_PSR_TP2_TP3_TIME_0us	,	V_310
DP_ENHANCED_FRAMING	,	V_216
data	,	V_283
DP_GET_SINK_COUNT	,	F_238
spec	,	V_546
power_domain	,	V_259
enc_to_dig_port	,	F_186
DP_AUX_NATIVE_WRITE	,	V_139
src_bytes	,	V_48
IDLE_CYCLE_MASK	,	V_229
I915_READ_NOTRACE	,	F_61
intel_dp_add_properties	,	F_275
"failed to retrieve link info, disabling eDP\n"	,	L_88
EDP_PSR_MIN_LINK_ENTRY_TIME_8_LINES	,	V_308
offset	,	V_344
DP_TRAIN_VOLTAGE_SWING_1200	,	V_348
DP_AUX_CH_CTL_DONE	,	V_101
drm_dp_dpcd_readb	,	F_232
pp_stat_reg	,	V_221
EDP_PSR_STATUS_STATE_MASK	,	V_330
need_to_disable	,	V_239
intel_dp_dpcd_read_wake	,	F_192
DDI_BUF_EMP_800MV_3_5DB_BDW	,	V_407
"DP training pattern 3 not supported\n"	,	L_62
send	,	V_108
vlv_dpio_write	,	F_178
drm_mode_connector_update_edid_property	,	F_288
pp_off	,	V_549
DP_MAX_DOWNSTREAM_PORTS	,	V_466
TRANS_DP_VSYNC_ACTIVE_HIGH	,	V_274
msecs_to_jiffies	,	F_115
SPRITE_ENABLE	,	V_327
intel_edp_psr_enable	,	F_159
DP_TP_CTL_LINK_TRAIN_MASK	,	V_420
value	,	V_220
sink_max	,	V_20
dp_link_dpll	,	V_163
"eDP was not running\n"	,	L_35
pm_qos_update_request	,	F_59
DDI_BUF_EMP_800MV_3_5DB_HSW	,	V_399
pixel_clock	,	V_25
voltage_swing	,	V_350
_pp_ctrl_reg	,	F_29
MODE_CLOCK_HIGH	,	V_41
vlv_get_aux_clock_divider	,	F_53
DP_LINK_SCRAMBLING_DISABLE	,	V_418
txbuf	,	V_131
gen4_dpll	,	V_166
kdev	,	V_155
EDP_LINK_TRAIN_VOL_EMP_MASK_SNB	,	V_411
VLV_PCS01_DW8	,	F_177
DP_VOLTAGE_1_2	,	V_374
