# Signal mappings from IP ports to top-level signals
# Format: source_port -> target_signal

# Instance: u_comprehensive_ip
Mapping: clk_main_200mhz -> clk_sys_200mhz
Mapping: clk_mem_400mhz -> clk_ddr_400mhz
Mapping: clk_pcie_125mhz -> clk_pcie_125mhz
Mapping: clk_usb_60mhz -> clk_usb_60mhz
Mapping: reset_n -> reset_sync_n
Mapping: gpio_input_data -> ext_gpio_in
Mapping: gpio_output_data -> ext_gpio_out
Mapping: mem_addr_bus -> ddr_addr
Mapping: mem_write_data -> ddr_write_data
Mapping: mem_read_data -> ddr_read_data
Mapping: mem_write_enable -> ddr_write_enable
Mapping: mem_read_enable -> ddr_read_enable
Mapping: mem_ready -> ddr_ready
Mapping: serial_rx_data -> pcie_rx_data
Mapping: serial_tx_data -> pcie_tx_data
Mapping: serial_rx_valid -> pcie_rx_valid
Mapping: serial_tx_valid -> pcie_tx_valid
Mapping: serial_rx_ready -> pcie_rx_ready
Mapping: serial_tx_ready -> pcie_tx_ready
Mapping: control_register -> ext_control_register
Mapping: status_register -> ext_status_register
Mapping: interrupt_signal -> ext_interrupt_signal
Mapping: performance_counter_0 -> ext_performance_counter_0
Mapping: performance_counter_1 -> ext_performance_counter_1
Mapping: performance_counter_2 -> ext_performance_counter_2
Mapping: performance_counter_3 -> ext_performance_counter_3

