$date
2022-09-29T19:57+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module Inst_mem $end
 $var wire 20 # _io_instr_T $end
 $var wire 20 % io_addr $end
 $var wire 32 & A_mem $end
 $var wire 1 ' clock $end
 $var wire 32 ) io_instr $end
 $var wire 1 * reset $end
  $scope module A_mem $end
    $scope module io_instr_MPORT $end
     $var wire 5 ! addr $end
     $var wire 1 " en $end
     $var wire 32 $ data $end
     $var wire 1 ( clk $end
    $upscope $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
b00000000000000000000000000000000 )
b00000 !
0*
b00000000000000000000 %
0'
b00000000000000000000 #
b00000000000000000000000000000000 $
1"
b00000000000100000000000010010011 &
0(
$end
#0
1*
b00000000000100000000000010010011 $
b00000000000100000000000010010011 )
#1
1'
1(
#6
b00010 !
b00000000000000001000 %
b00000000000000000010 #
0*
0'
b00000000000000000000000000000000 $
0(
b00000000000000000000000000000000 )
#11
1'
1(
#16
0'
0(
#21
1'
1(
#26
0'
0(
#31
1'
1(
#36
0'
0(
#41
1'
1(
#46
0'
0(
#51
1'
1(
#56
0'
0(
#61
1'
1(
#66
0'
0(
#71
1'
1(
#76
0'
0(
#81
1'
1(
#86
0'
0(
#91
1'
1(
#96
0'
0(
#101
1'
1(
#106
0'
0(
#111
1'
1(
#116
0'
0(
#121
1'
1(
#126
0'
0(
#131
1'
1(
#136
0'
0(
#141
1'
1(
#146
0'
0(
#151
1'
1(
#156
0'
0(
#161
1'
1(
#166
0'
0(
#171
1'
1(
#176
0'
0(
#181
1'
1(
#186
0'
0(
#191
1'
1(
#196
0'
0(
#201
1'
1(
#206
b00000 !
b00000000000000000000 %
b00000000000000000000 #
0'
b00000000000100000000000010010011 $
0(
b00000000000100000000000010010011 )
#211
1'
1(
#216
0'
