Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/" --output-directory="/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/" --report-file="bsf:/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/processor.bsf" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/processor.qsys"
Progress: Loading Uart Teste/processor.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding switches [altera_avalon_pio 13.1]
Progress: Parameterizing module switches
Progress: Adding leds [altera_avalon_pio 13.1]
Progress: Parameterizing module leds
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processor.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/" --output-directory="/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/" --file-set=QUARTUS_SYNTH --report-file="html:/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/processor.html" --report-file="sopcinfo:/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/processor.sopcinfo" --report-file="cmp:/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/processor.cmp" --report-file="qip:/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/processor.qip" --report-file=svd --report-file="regmap:/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/processor.regmap" --report-file="debuginfo:/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/processor.debuginfo" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/processor.qsys" --language=VERILOG
Progress: Loading Uart Teste/processor.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding switches [altera_avalon_pio 13.1]
Progress: Parameterizing module switches
Progress: Adding leds [altera_avalon_pio 13.1]
Progress: Parameterizing module leds
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processor.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: processor: Generating processor "processor" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 24 connections
Info: merlin_translator_transform: After transform: 15 modules, 48 connections
Info: merlin_domain_transform: After transform: 30 modules, 122 connections
Info: merlin_router_transform: After transform: 38 modules, 146 connections
Info: merlin_network_to_switch_transform: After transform: 53 modules, 186 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 55 modules, 240 connections
Info: merlin_hierarchy_transform: After transform: 8 modules, 23 connections
Info: merlin_mm_transform: After transform: 8 modules, 23 connections
Info: merlin_interrupt_mapper_transform: After transform: 9 modules, 26 connections
Info: reset_adaptation_transform: After transform: 11 modules, 35 connections
Info: nios2_qsys_0: Starting RTL generation for module 'processor_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux/eperlcmd -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_nios2_qsys_0 --dir=/tmp/alt7717_6684111727685288378.dir/0001_nios2_qsys_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7717_6684111727685288378.dir/0001_nios2_qsys_0_gen//processor_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2018.07.05 15:41:16 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.07.05 15:41:16 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.07.05 15:41:18 (*)   Couldn't query license setup in Quartus directory /home/gaut/Programs/altera/13.1/quartus
Info: nios2_qsys_0: # 2018.07.05 15:41:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2018.07.05 15:41:18 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2018.07.05 15:41:18 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.07.05 15:41:18 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2018.07.05 15:41:18 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.07.05 15:41:18 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.07.05 15:41:21 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.07.05 15:41:21 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2018.07.05 15:41:24 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'processor_nios2_qsys_0'
Info: nios2_qsys_0: "processor" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=/tmp/alt7717_6684111727685288378.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7717_6684111727685288378.dir/0002_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0'
Info: onchip_memory2_0: "processor" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: switches: Starting RTL generation for module 'processor_switches'
Info: switches:   Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_switches --dir=/tmp/alt7717_6684111727685288378.dir/0003_switches_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7717_6684111727685288378.dir/0003_switches_gen//processor_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'processor_switches'
Info: switches: "processor" instantiated altera_avalon_pio "switches"
Info: leds: Starting RTL generation for module 'processor_leds'
Info: leds:   Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_leds --dir=/tmp/alt7717_6684111727685288378.dir/0004_leds_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7717_6684111727685288378.dir/0004_leds_gen//processor_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'processor_leds'
Info: leds: "processor" instantiated altera_avalon_pio "leds"
Info: jtag_uart_0: Starting RTL generation for module 'processor_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_jtag_uart_0 --dir=/tmp/alt7717_6684111727685288378.dir/0005_jtag_uart_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7717_6684111727685288378.dir/0005_jtag_uart_0_gen//processor_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'processor_jtag_uart_0'
Info: jtag_uart_0: "processor" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: pipeline_bridge_swap_transform: After transform: 48 modules, 167 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: mm_interconnect_0: "processor" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "processor" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "processor" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: processor: Done "processor" with 20 modules, 33 files, 802561 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
