{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1392389538284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1392389538288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 15:52:17 2014 " "Processing started: Fri Feb 14 15:52:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1392389538288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1392389538288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1392389538288 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1392389542507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-arch_control " "Found design unit 1: control-arch_control" {  } { { "../VHDL/control.vhd" "" { Text "C:/ProjectV7/VHDL/control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544919 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../VHDL/control.vhd" "" { Text "C:/ProjectV7/VHDL/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389544919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/mul_int1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/mul_int1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_int1-arch_mul_int_1 " "Found design unit 1: mul_int1-arch_mul_int_1" {  } { { "../VHDL/mul_int1.vhd" "" { Text "C:/ProjectV7/VHDL/mul_int1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544933 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_int1 " "Found entity 1: mul_int1" {  } { { "../VHDL/mul_int1.vhd" "" { Text "C:/ProjectV7/VHDL/mul_int1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389544933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/exceptions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/exceptions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exceptions-arch_exceptions " "Found design unit 1: exceptions-arch_exceptions" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544944 ""} { "Info" "ISGN_ENTITY_NAME" "1 exceptions " "Found entity 1: exceptions" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389544944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/graph _driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/graph _driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graph_driver-synt " "Found design unit 1: graph_driver-synt" {  } { { "../VHDL/graph _driver.vhd" "" { Text "C:/ProjectV7/VHDL/graph _driver.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544954 ""} { "Info" "ISGN_ENTITY_NAME" "1 graph_driver " "Found entity 1: graph_driver" {  } { { "../VHDL/graph _driver.vhd" "" { Text "C:/ProjectV7/VHDL/graph _driver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389544954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-synt " "Found design unit 1: multiplier-synt" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544965 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389544965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/shifter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/shifter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter2-arch_shifter2_1 " "Found design unit 1: shifter2-arch_shifter2_1" {  } { { "../VHDL/shifter2.vhd" "" { Text "C:/ProjectV7/VHDL/shifter2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544974 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter2 " "Found entity 1: shifter2" {  } { { "../VHDL/shifter2.vhd" "" { Text "C:/ProjectV7/VHDL/shifter2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389544974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-arch_shifter_1 " "Found design unit 1: shifter-arch_shifter_1" {  } { { "../VHDL/shifter.vhd" "" { Text "C:/ProjectV7/VHDL/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544985 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../VHDL/shifter.vhd" "" { Text "C:/ProjectV7/VHDL/shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389544985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/rommemopb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/rommemopb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMemOpB-behavior " "Found design unit 1: romMemOpB-behavior" {  } { { "../VHDL/romMemOpB.vhd" "" { Text "C:/ProjectV7/VHDL/romMemOpB.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544996 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMemOpB " "Found entity 1: romMemOpB" {  } { { "../VHDL/romMemOpB.vhd" "" { Text "C:/ProjectV7/VHDL/romMemOpB.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389544996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389544996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/rommemopa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/rommemopa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMemOpA-behavior " "Found design unit 1: romMemOpA-behavior" {  } { { "../VHDL/romMemOpA.vhd" "" { Text "C:/ProjectV7/VHDL/romMemOpA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389545008 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMemOpA " "Found entity 1: romMemOpA" {  } { { "../VHDL/romMemOpA.vhd" "" { Text "C:/ProjectV7/VHDL/romMemOpA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389545008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389545008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch_reg_1 " "Found design unit 1: reg-arch_reg_1" {  } { { "../VHDL/reg.vhd" "" { Text "C:/ProjectV7/VHDL/reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389545041 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../VHDL/reg.vhd" "" { Text "C:/ProjectV7/VHDL/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389545041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389545041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/mul_int2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/mul_int2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_int2-arch_mul_int2_1 " "Found design unit 1: mul_int2-arch_mul_int2_1" {  } { { "../VHDL/mul_int2.vhd" "" { Text "C:/ProjectV7/VHDL/mul_int2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389545052 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_int2 " "Found entity 1: mul_int2" {  } { { "../VHDL/mul_int2.vhd" "" { Text "C:/ProjectV7/VHDL/mul_int2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389545052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389545052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/extractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/extractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extractor-behaviour " "Found design unit 1: extractor-behaviour" {  } { { "../VHDL/extractor.vhd" "" { Text "C:/ProjectV7/VHDL/extractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389545063 ""} { "Info" "ISGN_ENTITY_NAME" "1 extractor " "Found entity 1: extractor" {  } { { "../VHDL/extractor.vhd" "" { Text "C:/ProjectV7/VHDL/extractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389545063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389545063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/device.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/device.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 device-arch_device_1 " "Found design unit 1: device-arch_device_1" {  } { { "../VHDL/device.vhd" "" { Text "C:/ProjectV7/VHDL/device.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389545073 ""} { "Info" "ISGN_ENTITY_NAME" "1 device " "Found entity 1: device" {  } { { "../VHDL/device.vhd" "" { Text "C:/ProjectV7/VHDL/device.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389545073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389545073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch_datapath_1 " "Found design unit 1: datapath-arch_datapath_1" {  } { { "../VHDL/datapath.vhd" "" { Text "C:/ProjectV7/VHDL/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389545083 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../VHDL/datapath.vhd" "" { Text "C:/ProjectV7/VHDL/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389545083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389545083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projectv7/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projectv7/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-behaviour " "Found design unit 1: add_sub-behaviour" {  } { { "../VHDL/add_sub.vhd" "" { Text "C:/ProjectV7/VHDL/add_sub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389545093 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../VHDL/add_sub.vhd" "" { Text "C:/ProjectV7/VHDL/add_sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392389545093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392389545093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1392389545350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_graph_s multiplier.vhd(30) " "Verilog HDL or VHDL warning at multiplier.vhd(30): object \"result_graph_s\" assigned a value but never read" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1392389545358 "|multiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start multiplier.vhd(73) " "VHDL Process Statement warning at multiplier.vhd(73): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1392389545359 "|multiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done_mult multiplier.vhd(83) " "VHDL Process Statement warning at multiplier.vhd(83): signal \"done_mult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1392389545359 "|multiplier"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_mul multiplier.vhd(64) " "VHDL Process Statement warning at multiplier.vhd(64): inferring latch(es) for signal or variable \"en_mul\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1392389545360 "|multiplier"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_mul multiplier.vhd(64) " "VHDL Process Statement warning at multiplier.vhd(64): inferring latch(es) for signal or variable \"rst_mul\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1392389545361 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_mul multiplier.vhd(64) " "Inferred latch for \"rst_mul\" at multiplier.vhd(64)" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545379 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_mul multiplier.vhd(64) " "Inferred latch for \"en_mul\" at multiplier.vhd(64)" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545380 "|multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMemOpA romMemOpA:uOpA " "Elaborating entity \"romMemOpA\" for hierarchy \"romMemOpA:uOpA\"" {  } { { "../VHDL/multiplier.vhd" "uOpA" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392389545463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMemOpB romMemOpB:uOpB " "Elaborating entity \"romMemOpB\" for hierarchy \"romMemOpB:uOpB\"" {  } { { "../VHDL/multiplier.vhd" "uOpB" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392389545474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "device device:uMult " "Elaborating entity \"device\" for hierarchy \"device:uMult\"" {  } { { "../VHDL/multiplier.vhd" "uMult" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392389545486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath device:uMult\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"device:uMult\|datapath:dp\"" {  } { { "../VHDL/device.vhd" "dp" { Text "C:/ProjectV7/VHDL/device.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392389545499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg device:uMult\|datapath:dp\|reg:rega " "Elaborating entity \"reg\" for hierarchy \"device:uMult\|datapath:dp\|reg:rega\"" {  } { { "../VHDL/datapath.vhd" "rega" { Text "C:/ProjectV7/VHDL/datapath.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392389545535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_int1 device:uMult\|datapath:dp\|mul_int1:mult " "Elaborating entity \"mul_int1\" for hierarchy \"device:uMult\|datapath:dp\|mul_int1:mult\"" {  } { { "../VHDL/datapath.vhd" "mult" { Text "C:/ProjectV7/VHDL/datapath.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392389545563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter device:uMult\|datapath:dp\|mul_int1:mult\|shifter:\\SH1:23:shifter_array " "Elaborating entity \"shifter\" for hierarchy \"device:uMult\|datapath:dp\|mul_int1:mult\|shifter:\\SH1:23:shifter_array\"" {  } { { "../VHDL/mul_int1.vhd" "\\SH1:23:shifter_array" { Text "C:/ProjectV7/VHDL/mul_int1.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392389545606 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 shifter.vhd(30) " "VHDL Process Statement warning at shifter.vhd(30): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/shifter.vhd" "" { Text "C:/ProjectV7/VHDL/shifter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1392389545611 "|multiplier|device:uMult|datapath:dp|mul_int1:mult|shifter:\SH1:23:shifter_array"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extractor device:uMult\|datapath:dp\|extractor:ext " "Elaborating entity \"extractor\" for hierarchy \"device:uMult\|datapath:dp\|extractor:ext\"" {  } { { "../VHDL/datapath.vhd" "ext" { Text "C:/ProjectV7/VHDL/datapath.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392389545848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exceptions device:uMult\|exceptions:ex " "Elaborating entity \"exceptions\" for hierarchy \"device:uMult\|exceptions:ex\"" {  } { { "../VHDL/device.vhd" "ex" { Text "C:/ProjectV7/VHDL/device.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392389545869 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "exp_out exceptions.vhd(27) " "VHDL Process Statement warning at exceptions.vhd(27): inferring latch(es) for signal or variable \"exp_out\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1392389545877 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[0\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[0\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545877 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[1\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[1\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545877 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[2\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[2\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545877 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[3\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[3\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545878 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[4\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[4\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545878 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[5\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[5\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545878 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[6\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[6\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545878 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[7\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[7\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545878 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[8\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[8\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545879 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[9\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[9\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545879 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[10\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[10\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545879 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[11\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[11\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545879 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[12\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[12\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545880 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[13\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[13\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545880 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[14\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[14\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545880 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[15\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[15\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545880 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[16\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[16\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545881 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[17\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[17\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545881 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[18\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[18\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545881 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[19\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[19\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545881 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[20\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[20\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545881 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[21\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[21\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545882 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[22\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[22\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545882 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[23\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[23\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545882 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[24\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[24\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545882 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[25\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[25\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545882 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[26\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[26\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545883 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[27\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[27\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545883 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[28\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[28\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545883 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[29\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[29\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545883 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[30\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[30\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545884 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_out\[31\] exceptions.vhd(27) " "Inferred latch for \"exp_out\[31\]\" at exceptions.vhd(27)" {  } { { "../VHDL/exceptions.vhd" "" { Text "C:/ProjectV7/VHDL/exceptions.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1392389545884 "|multiplier|device:uMult|exceptions:ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control device:uMult\|control:ctrl " "Elaborating entity \"control\" for hierarchy \"device:uMult\|control:ctrl\"" {  } { { "../VHDL/device.vhd" "ctrl" { Text "C:/ProjectV7/VHDL/device.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392389545892 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en control.vhd(30) " "VHDL Process Statement warning at control.vhd(30): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/control.vhd" "" { Text "C:/ProjectV7/VHDL/control.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1392389545895 "|multiplier|device:uMult|control:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done_m control.vhd(44) " "VHDL Process Statement warning at control.vhd(44): signal \"done_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/control.vhd" "" { Text "C:/ProjectV7/VHDL/control.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1392389545896 "|multiplier|device:uMult|control:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graph_driver graph_driver:outtAB_graph " "Elaborating entity \"graph_driver\" for hierarchy \"graph_driver:outtAB_graph\"" {  } { { "../VHDL/multiplier.vhd" "outtAB_graph" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392389545904 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[0\] " "Inserted always-enabled tri-state buffer between \"result\[0\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[1\] " "Inserted always-enabled tri-state buffer between \"result\[1\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[2\] " "Inserted always-enabled tri-state buffer between \"result\[2\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[3\] " "Inserted always-enabled tri-state buffer between \"result\[3\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[4\] " "Inserted always-enabled tri-state buffer between \"result\[4\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[5\] " "Inserted always-enabled tri-state buffer between \"result\[5\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[6\] " "Inserted always-enabled tri-state buffer between \"result\[6\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[7\] " "Inserted always-enabled tri-state buffer between \"result\[7\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[8\] " "Inserted always-enabled tri-state buffer between \"result\[8\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[9\] " "Inserted always-enabled tri-state buffer between \"result\[9\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[10\] " "Inserted always-enabled tri-state buffer between \"result\[10\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[11\] " "Inserted always-enabled tri-state buffer between \"result\[11\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[12\] " "Inserted always-enabled tri-state buffer between \"result\[12\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[13\] " "Inserted always-enabled tri-state buffer between \"result\[13\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[14\] " "Inserted always-enabled tri-state buffer between \"result\[14\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[15\] " "Inserted always-enabled tri-state buffer between \"result\[15\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[16\] " "Inserted always-enabled tri-state buffer between \"result\[16\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[17\] " "Inserted always-enabled tri-state buffer between \"result\[17\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[18\] " "Inserted always-enabled tri-state buffer between \"result\[18\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[19\] " "Inserted always-enabled tri-state buffer between \"result\[19\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[20\] " "Inserted always-enabled tri-state buffer between \"result\[20\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[21\] " "Inserted always-enabled tri-state buffer between \"result\[21\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[22\] " "Inserted always-enabled tri-state buffer between \"result\[22\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[23\] " "Inserted always-enabled tri-state buffer between \"result\[23\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[24\] " "Inserted always-enabled tri-state buffer between \"result\[24\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[25\] " "Inserted always-enabled tri-state buffer between \"result\[25\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[26\] " "Inserted always-enabled tri-state buffer between \"result\[26\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[27\] " "Inserted always-enabled tri-state buffer between \"result\[27\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[28\] " "Inserted always-enabled tri-state buffer between \"result\[28\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[29\] " "Inserted always-enabled tri-state buffer between \"result\[29\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[30\] " "Inserted always-enabled tri-state buffer between \"result\[30\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "result\[31\] " "Inserted always-enabled tri-state buffer between \"result\[31\]\" and its non-tri-state driver." {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1392389551841 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1392389551841 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "en_mul rst_mul " "Duplicate LATCH primitive \"en_mul\" merged with LATCH primitive \"rst_mul\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392389551958 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1392389551958 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "result\[0\]~synth " "Node \"result\[0\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[1\]~synth " "Node \"result\[1\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[2\]~synth " "Node \"result\[2\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[3\]~synth " "Node \"result\[3\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[4\]~synth " "Node \"result\[4\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[5\]~synth " "Node \"result\[5\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[6\]~synth " "Node \"result\[6\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[7\]~synth " "Node \"result\[7\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[8\]~synth " "Node \"result\[8\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[9\]~synth " "Node \"result\[9\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[10\]~synth " "Node \"result\[10\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[11\]~synth " "Node \"result\[11\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[12\]~synth " "Node \"result\[12\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[13\]~synth " "Node \"result\[13\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[14\]~synth " "Node \"result\[14\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[15\]~synth " "Node \"result\[15\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[16\]~synth " "Node \"result\[16\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[17\]~synth " "Node \"result\[17\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[18\]~synth " "Node \"result\[18\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[19\]~synth " "Node \"result\[19\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[20\]~synth " "Node \"result\[20\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[21\]~synth " "Node \"result\[21\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[22\]~synth " "Node \"result\[22\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[23\]~synth " "Node \"result\[23\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[24\]~synth " "Node \"result\[24\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[25\]~synth " "Node \"result\[25\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[26\]~synth " "Node \"result\[26\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[27\]~synth " "Node \"result\[27\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[28\]~synth " "Node \"result\[28\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[29\]~synth " "Node \"result\[29\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[30\]~synth " "Node \"result\[30\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "result\[31\]~synth " "Node \"result\[31\]~synth\"" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389552925 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1392389552925 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outAB\[5\] GND " "Pin \"outAB\[5\]\" is stuck at GND" {  } { { "../VHDL/multiplier.vhd" "" { Text "C:/ProjectV7/VHDL/multiplier.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392389552933 "|multiplier|outAB[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1392389552933 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "144 " "144 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1392389553936 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1392389555552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392389555552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "935 " "Implemented 935 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1392389556164 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1392389556164 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1392389556164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "853 " "Implemented 853 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1392389556164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1392389556164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1392389556317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 15:52:36 2014 " "Processing ended: Fri Feb 14 15:52:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1392389556317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1392389556317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1392389556317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1392389556317 ""}
