// Seed: 1503066734
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input logic id_7,
    input id_8,
    output id_9,
    input id_10,
    output id_11,
    output id_12
);
  assign id_12 = id_1 & id_4 - 1;
  logic id_13;
  assign id_11[1] = id_8;
endmodule
