$date
	Sun Oct 23 08:59:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#238417
b110 !
1"
#238418
b110 &
b110 %
1$
#238419
0"
#238422
b11 &
b11 %
#238426
b1010 &
b1010 %
#238430
b101 &
b101 %
#238434
b10000 &
b10000 %
#238438
b1000 &
b1000 %
#238442
b100 &
b100 %
#238446
b10 &
b10 %
#238450
b1 &
b1 %
1#
#238454
b0 &
0#
b0 %
0$
#1188863
b1001 !
1"
#1188866
b1001 &
b1001 %
1$
#1188867
0"
#1188870
b11100 &
b11100 %
#1188874
b1110 &
b1110 %
#1188878
b111 &
b111 %
#1188882
b10110 &
b10110 %
#1188886
b1011 &
b1011 %
#1188890
b100010 &
b100010 %
#1188894
b10001 &
b10001 %
#1188898
b110100 &
b110100 %
#1188902
b11010 &
b11010 %
#1188906
b1101 &
b1101 %
#1188910
b101000 &
b101000 %
#1188914
b10100 &
b10100 %
#1188918
b1010 &
b1010 %
#1188922
b101 &
b101 %
#1188926
b10000 &
b10000 %
#1188930
b1000 &
b1000 %
#1188934
b100 &
b100 %
#1188938
b10 &
b10 %
#1188942
b1 &
1#
b1 %
#1188946
b0 &
b0 %
0#
0$
#2263210
b101 &
b101 %
1$
b101 !
1"
#2263211
0"
#2263214
b10000 &
b10000 %
#2263218
b1000 &
b1000 %
#2263222
b100 &
b100 %
#2263226
b10 &
b10 %
#2263230
b1 &
1#
b1 %
#2263234
b0 &
b0 %
0#
0$
#4500012
