load d_probe.so
load s_sparam.so
load public lang_verilog.so
load c_vpp.so
load c_hide.so
load d_subckt.so
load v_subckt.so
load v_module.so
load v_instance.so
include ../include/sources.v
include ../include/lumped.v
hidemodule *
verilog
param u=3

Vdc #(.U(u)) src(1,0);
R #(.R(1)) res(1,2);
IProbe p1(2,0);

list

spice
.options noinsensitive
.print dc v(nodes) v(p1) i(p1)
.dc

.clear
.detach c_hide.so
.end
