WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2802853 heartbeat IPC: 3.5678 cumulative IPC: 3.5678 (Simulation time: 0 hr 0 min 51 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2802854 cumulative IPC: 3.5678 (Simulation time: 0 hr 0 min 51 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2802854 (Simulation time: 0 hr 0 min 51 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 73599402 heartbeat IPC: 0.14125 cumulative IPC: 0.14125 (Simulation time: 0 hr 8 min 31 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 147083610 heartbeat IPC: 0.136084 cumulative IPC: 0.138619 (Simulation time: 0 hr 17 min 4 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 219672415 heartbeat IPC: 0.137763 cumulative IPC: 0.138332 (Simulation time: 0 hr 24 min 52 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 288970164 heartbeat IPC: 0.144305 cumulative IPC: 0.139779 (Simulation time: 0 hr 34 min 24 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 355057771 heartbeat IPC: 0.151315 cumulative IPC: 0.141943 (Simulation time: 0 hr 42 min 20 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 352254918 cumulative IPC: 0.141943 (Simulation time: 0 hr 42 min 20 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 352254918 (Simulation time: 0 hr 42 min 20 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/619.lbm_s-2676B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.141943 instructions: 50000002 cycles: 352254918
CPU 0 Branch Prediction Accuracy: 96.0225% MPKI: 0.63708 Average ROB Occupancy at Mispredict: 295.403
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.63708
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    6204664  HIT:    1553873  MISS:    4650791
LLC LOAD         ACCESS:     523199  HIT:       6735  MISS:     516464
LLC RFO          ACCESS:    2824329  HIT:     175102  MISS:    2649227
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    2824981  HIT:    1366467  MISS:    1458514
LLC TRANSLATION  ACCESS:      32155  HIT:       5569  MISS:      26586
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1095.06 cycles
cpu0_DTLB TOTAL       ACCESS:    9666836  HIT:    7850973  MISS:    1815863
cpu0_DTLB LOAD         ACCESS:    9666836  HIT:    7850973  MISS:    1815863
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 74.1918 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:  290978931  HIT:    7150874  MISS:  283828057
cpu0_L1D LOAD         ACCESS:   42615130  HIT:    1881370  MISS:   40733760
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:  245532522  HIT:    5269443  MISS:  240263079
cpu0_L1D TRANSLATION  ACCESS:    2831279  HIT:         61  MISS:    2831218
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 18.3492 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    6917860  HIT:    2644156  MISS:    4273704
cpu0_L2C LOAD         ACCESS:     643180  HIT:     119978  MISS:     523202
cpu0_L2C RFO          ACCESS:    3113084  HIT:     288747  MISS:    2824337
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    3113643  HIT:    2219633  MISS:     894010
cpu0_L2C TRANSLATION  ACCESS:      47953  HIT:      15798  MISS:      32155
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1208.31 cycles
cpu0_STLB TOTAL       ACCESS:     996598  HIT:     948616  MISS:      47982
cpu0_STLB LOAD         ACCESS:     996598  HIT:     948616  MISS:      47982
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 2639.88 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     180784
  ROW_BUFFER_MISS:    2976580
 AVG DBUS CONGESTED CYCLE:     3.9923
 WQ ROW_BUFFER_HIT:     242297
  ROW_BUFFER_MISS:    2408095  FULL:          0

