#ifndef __MMA8452Q_PRV_H__
#define __MMA8452Q_PRV_H__

#define MMA8452Q_STATUS 0x00

#define MMA8452Q_CTRL_REG1 0x2A

#define MMA8452Q_CTRL_REG1_ACTIVE     0
#define MMA8452Q_CTRL_REG1_F_READ     1
#define MMA8452Q_CTRL_REG1_LNOISE     2
#define MMA8452Q_CTRL_REG1_DR0        3
#define MMA8452Q_CTRL_REG1_DR1        4
#define MMA8452Q_CTRL_REG1_DR2        5
#define MMA8452Q_CTRL_REG1_ASLP_RATE0 6
#define MMA8452Q_CTRL_REG1_ASLP_RATE1 7

#endif /* __MMA8452Q_PRV_H__ */
