<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>tcl</design>
	<target_edif>D:\FPGA\a3p1000_CAN\synthesis\tcl.edn</target_edif>
</SynplifyOutput>
