$date
	Tue May 17 21:34:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_divider $end
$var reg 2 ! N [1:0] $end
$var reg 1 " clk $end
$scope module dut $end
$var wire 2 # N [1:0] $end
$var wire 1 " clk $end
$var wire 1 $ out $end
$var reg 1 % out_clk $end
$var reg 3 & pres_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
b0 #
0"
b0 !
$end
#10
1$
1%
1"
#20
0$
0%
0"
#30
1$
1%
1"
#40
b1 &
0"
b1 !
b1 #
#50
b0 &
0$
0%
1"
#60
b1 &
0"
#70
b0 &
1$
1%
1"
#80
b1 &
0"
#90
b0 &
0$
0%
1"
#100
b1 &
0"
#110
b0 &
1$
1%
1"
#120
b1 &
0"
#130
b0 &
0$
0%
1"
#140
b1 &
0"
#150
b0 &
1$
1%
1"
#160
b1 &
0"
#170
b0 &
0$
0%
1"
#180
b1 &
0"
#190
b0 &
1$
1%
1"
#200
b1 &
0"
#210
b0 &
0$
0%
1"
#220
b1 &
0"
#230
b0 &
1$
1%
1"
#240
b1 &
0"
b10 !
b10 #
#250
b10 &
1"
#260
b0 &
0$
0%
0"
#270
b1 &
1"
#280
b10 &
0"
#290
b0 &
1$
1%
1"
#300
b1 &
0"
#310
b10 &
1"
#320
b0 &
0$
0%
0"
#330
b1 &
1"
#340
b10 &
0"
#350
b0 &
1$
1%
1"
#360
b1 &
0"
#370
b10 &
1"
#380
b0 &
0$
0%
0"
#390
b1 &
1"
#400
b10 &
0"
#410
b0 &
1$
1%
1"
#420
b1 &
0"
#430
b10 &
1"
#440
b0 &
0$
0%
0"
#450
b1 &
1"
#460
b10 &
0"
#470
b0 &
1$
1%
1"
#480
b1 &
0"
#490
b10 &
1"
#500
b0 &
0$
0%
0"
#510
b1 &
1"
#520
b10 &
0"
#530
b0 &
1$
1%
1"
#540
b1 &
0"
b11 !
b11 #
#550
b10 &
1"
#560
b11 &
0"
#570
b0 &
0$
0%
1"
#580
b1 &
0"
#590
b10 &
1"
#600
b11 &
0"
