Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,1705
design__instance__area,25967.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0005947226891294122
power__switching__total,0.0001019028713926673
power__leakage__total,4.935134825245768E-7
power__total,0.0006971190450713038
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2693125243485794
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2673544517002455
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11527318315049995
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.434938986026621
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.115273
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.342497
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29531242176396905
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.29032968517737867
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6323068914098601
timing__setup__ws__corner:nom_slow_1p08V_125C,12.570168373098008
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.632307
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.365274
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2805155076511577
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2774935915149649
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3039252824324188
timing__setup__ws__corner:nom_typ_1p20V_25C,13.764048956839968
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.303925
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.628786
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2693125243485794
clock__skew__worst_setup,0.2673544517002455
timing__hold__ws,0.11527318315049995
timing__setup__ws,12.570168373098008
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.115273
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.365274
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1705
design__instance__area__stdcell,25967.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.897248
design__instance__utilization__stdcell,0.897248
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,76
design__instance__area__class:inverter,415.498
design__instance__count__class:sequential_cell,214
design__instance__area__class:sequential_cell,10095.3
design__instance__count__class:multi_input_combinational_cell,856
design__instance__area__class:multi_input_combinational_cell,7810.99
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,506
design__instance__area__class:timing_repair_buffer,7172.32
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,42057.3
design__violations,0
design__instance__count__class:clock_buffer,41
design__instance__area__class:clock_buffer,371.952
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,87.0912
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,340
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1926
route__net__special,2
route__drc_errors__iter:0,1324
route__wirelength__iter:0,46847
route__drc_errors__iter:1,640
route__wirelength__iter:1,46408
route__drc_errors__iter:2,678
route__wirelength__iter:2,46360
route__drc_errors__iter:3,130
route__wirelength__iter:3,45833
route__drc_errors__iter:4,32
route__wirelength__iter:4,45804
route__drc_errors__iter:5,3
route__wirelength__iter:5,45757
route__drc_errors__iter:6,0
route__wirelength__iter:6,45756
route__drc_errors,0
route__wirelength,45756
route__vias,11281
route__vias__singlecut,11281
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,275
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,237
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,237
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,237
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,237
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000153414
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000142491
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000086392
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000142491
design_powergrid__voltage__worst,0.0000142491
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000153414
design_powergrid__drop__worst__net:VPWR,0.0000153414
design_powergrid__voltage__worst__net:VGND,0.0000142491
design_powergrid__drop__worst__net:VGND,0.0000142491
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000008820000000000000257328880426399564385064877569675445556640625
ir__drop__worst,0.0000152999999999999992017669925292722155063529498875141143798828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
