// Seed: 2545746972
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input tri id_2
    , id_12,
    input supply0 id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    output wand id_7,
    output tri0 id_8,
    input tri0 id_9,
    output supply0 id_10
    , id_13
);
  assign id_13 = ~id_13;
  always @(id_9 or posedge 1) begin
    id_12 <= 1;
  end
  always_latch disable id_14;
  assign id_10 = 1;
  wire id_15;
  id_16(
      .id_0(~id_0), .id_1(1'b0)
  );
  assign id_7 = id_2;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input uwire id_2,
    output wire id_3,
    input supply0 id_4,
    input uwire id_5,
    output wand id_6,
    input supply0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wor id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri1 id_13,
    output supply0 id_14,
    output wire id_15,
    input wand id_16,
    input supply0 id_17,
    output tri id_18,
    input tri1 id_19
);
  wire id_21;
  module_0(
      id_0, id_13, id_7, id_5, id_19, id_17, id_4, id_18, id_14, id_16, id_14
  );
endmodule
