// Seed: 964364045
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    output id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    input id_11,
    input logic id_12
);
  assign id_6 = 1;
  reg id_13;
  always @(id_5 or 1) begin
    if (~id_1) id_13 <= id_9;
    else begin
      id_6 <= 1'b0;
    end
  end
endmodule
