/*
 *         
 * $Id:$
 * 
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *         
 *     
 * DO NOT EDIT THIS FILE!
 *
 */

#if defined(INCLUDE_LIB_CINT)

#include <cint_config.h>
#include <cint_types.h>
#include <cint_porting.h>

#if defined(PORTMOD_SUPPORT)

#include <soc/portmod/portmod.h>

/* Macros section */

/* Functions section */
CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_create,
                         int, int, unit, 0, 0,
                         int, int, flags, 0, 0,
                         int, int, max_ports, 0, 0,
                         int, int, max_phys, 0, 0,
                         int, int, nof_pm_instances, 0, 0,
                         portmod_pm_instances_t*, portmod_pm_instances_t, pm_instances, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         portmod_destroy,
                         int, int, unit, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_macro_add,
                         int, int, unit, 0, 0,
                         portmod_pm_create_info_t*, portmod_pm_create_info_t, pm_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_add_info_t*, portmod_port_add_info_t, add_info, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_remove,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_first_phy_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, phy, 1, 0,
                         int*, int, sub_phy, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_is_valid,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, valid, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_pm_type_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, real_port, 1, 0,
                         portmod_dispatch_type_t*, portmod_dispatch_type_t, pm_type, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, flags, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, flags, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_interface_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_interface_config_t*, portmod_port_interface_config_t, config, 1, 0,
                         int, int, phy_init_flags, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_interface_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_interface_config_t*, portmod_port_interface_config_t, config, 1, 0,
                         int, int, phy_init_flags, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_default_interface_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_interface_config_t*, portmod_port_interface_config_t, config, 1, 0,
                         soc_port_if_t*, soc_port_if_t, interface, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_encoding_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, properties, 1, 0,
                         portmod_port_pcs_t*, portmod_port_pcs_t, encoding, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_encoding_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, properties, 0, 0,
                         portmod_port_pcs_t, portmod_port_pcs_t, encoding, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_cl72_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_cl72_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_cl72_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_cl72_status_t*, phymod_cl72_status_t, status, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_loopback_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_loopback_mode_t, portmod_loopback_mode_t, loopback_type, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_loopback_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_loopback_mode_t, portmod_loopback_mode_t, loopback_type, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rx_mac_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rx_mac_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_mac_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_mac_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_ability_local_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, phy_flags, 0, 0,
                         portmod_port_ability_t*, portmod_port_ability_t, ability, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_autoneg_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, phy_flags, 0, 0,
                         phymod_autoneg_control_t*, phymod_autoneg_control_t, an, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_autoneg_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, phy_flags, 0, 0,
                         phymod_autoneg_control_t*, phymod_autoneg_control_t, an, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_autoneg_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_autoneg_status_t*, phymod_autoneg_status_t, an_status, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_link_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, flags, 0, 0,
                         int*, int, link, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_link_latch_down_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flags, 0, 0,
                         int*, int, link, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_phy_link_up_event,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_phy_link_down_event,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_prbs_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_prbs_mode_t, portmod_prbs_mode_t, mode, 0, 0,
                         int, int, flags, 0, 0,
                         phymod_prbs_t*, phymod_prbs_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_prbs_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_prbs_mode_t, portmod_prbs_mode_t, mode, 0, 0,
                         int, int, flags, 0, 0,
                         phymod_prbs_t*, phymod_prbs_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_prbs_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_prbs_mode_t, portmod_prbs_mode_t, mode, 0, 0,
                         int, int, flags, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_prbs_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_prbs_mode_t, portmod_prbs_mode_t, mode, 0, 0,
                         int, int, flags, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_prbs_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_prbs_mode_t, portmod_prbs_mode_t, mode, 0, 0,
                         int, int, flags, 0, 0,
                         phymod_prbs_status_t*, phymod_prbs_status_t, status, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_nof_lanes_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, nof_lanes, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_ilkn_nof_segments_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, nof_segments, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_ilkn_nof_segments_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, nof_segments, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_ilkn_retranstmit_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         ilkn_retransmit_config_t*, ilkn_retransmit_config_t, retransmit_config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_ilkn_retranstmit_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         ilkn_retransmit_config_t*, ilkn_retransmit_config_t, retransmit_config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_lanes_assign,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_lanes_assign_info_t*, portmod_lanes_assign_info_t, assign_map, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_lanes_retrieve,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_lanes_assign_info_t*, portmod_lanes_assign_info_t, assign_map, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_firmware_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_firmware_mode_t*, phymod_firmware_mode_t, fw_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_firmware_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_firmware_mode_t, phymod_firmware_mode_t, fw_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_runt_threshold_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_runt_threshold_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_max_packet_size_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_max_packet_size_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pad_size_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pad_size_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_mac_sa_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         sal_mac_addr_t, sal_mac_addr_t, mac_sa, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_mac_sa_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         sal_mac_addr_t, sal_mac_addr_t, mac_sa, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rx_mac_sa_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         sal_mac_addr_t, sal_mac_addr_t, mac_sa, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rx_mac_sa_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         sal_mac_addr_t, sal_mac_addr_t, mac_sa, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_average_ipg_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_average_ipg_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_preamble_length_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_preamble_length_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_local_fault_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_local_fault_control_t*, portmod_local_fault_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_local_fault_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_local_fault_control_t*, portmod_local_fault_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_remote_fault_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_remote_fault_control_t*, portmod_remote_fault_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_remote_fault_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_remote_fault_control_t*, portmod_remote_fault_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_local_fault_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_remote_fault_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_local_fault_status_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_remote_fault_status_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pause_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_pause_control_t*, portmod_pause_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pause_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_pause_control_t*, portmod_pause_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pfc_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_pfc_control_t*, portmod_pfc_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pfc_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_pfc_control_t*, portmod_pfc_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_llfc_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_llfc_control_t*, portmod_llfc_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_llfc_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_llfc_control_t*, portmod_llfc_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_update,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_update_control_t*, portmod_port_update_control_t, update_control, 1, 0);

CINT_FWRAPPER_CREATE_RP7(int, int, 0, 0,
                         portmod_port_core_access_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, phyn, 0, 0,
                         int, int, max_cores, 0, 0,
                         phymod_core_access_t*, phymod_core_access_t, core_access_arr, 1, 0,
                         int*, int, nof_cores, 1, 0,
                         int*, int, is_most_ext, 1, 0);

CINT_FWRAPPER_CREATE_RP7(int, int, 0, 0,
                         portmod_port_phy_lane_access_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_access_get_params_t*, portmod_access_get_params_t, params, 1, 0,
                         int, int, max_phys, 0, 0,
                         phymod_phy_access_t*, phymod_phy_access_t, access, 1, 0,
                         int*, int, nof_phys, 1, 0,
                         int*, int, is_most_ext, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_pm_diag_info_get,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0,
                         portmod_pm_diag_info_t*, portmod_pm_diag_info_t, diag_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_diag_info_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_diag_info_t*, portmod_port_diag_info_t, diag_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_duplex_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_duplex_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_phy_reg_read,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, flags, 0, 0,
                         int, int, reg_addr, 0, 0,
                         uint32*, uint32, value, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_phy_reg_write,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, flags, 0, 0,
                         int, int, reg_addr, 0, 0,
                         uint32, uint32, value, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_reset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, mode, 0, 0,
                         int, int, opcode, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_reset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, mode, 0, 0,
                         int, int, opcode, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_adv_remote_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_drv_name,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_drv_name_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         char*, char, name, 1, 0,
                         int, int, len, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_fec_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_fec_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_ability_advert_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, phy_flags, 0, 0,
                         portmod_port_ability_t*, portmod_port_ability_t, ability, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_ability_advert_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, phy_flags, 0, 0,
                         portmod_port_ability_t*, portmod_port_ability_t, ability, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_ability_remote_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, phy_flags, 0, 0,
                         portmod_port_ability_t*, portmod_port_ability_t, ability, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_frame_spacing_stretch_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, spacing, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_frame_spacing_stretch_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, spacing, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_diag_fifo_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_fifo_status_t*, portmod_fifo_status_t, diag_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rx_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_rx_control_t*, portmod_rx_control_t, rx_ctrl, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rx_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_rx_control_t*, portmod_rx_control_t, rx_ctrl, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pfc_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_pfc_config_t*, portmod_pfc_config_t, pfc_cfg, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pfc_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_pfc_config_t*, portmod_pfc_config_t, pfc_cfg, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_eee_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_eee_t*, portmod_eee_t, eee, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_eee_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_eee_t*, portmod_eee_t, eee, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_eee_clock_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_eee_clock_t*, portmod_eee_clock_t, eee_clk, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_eee_clock_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_eee_clock_t*, portmod_eee_clock_t, eee_clk, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_vlan_tag_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_vlan_tag_t*, portmod_vlan_tag_t, vlan_tag, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_vlan_tag_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_vlan_tag_t*, portmod_vlan_tag_t, vlan_tag, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_to_phyaddr,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_to_phyaddr_int,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_modid_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_led_chain_config,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_clear_rx_lss_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, lcl_fault, 1, 0,
                         int*, int, rmt_fault, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_clear_rx_lss_status_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, lcl_fault, 0, 0,
                         int, int, rmt_fault, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_xphy_lane_attach,
                         int, int, unit, 0, 0,
                         int, int, iphy, 0, 0,
                         int, int, phyn, 0, 0,
                         portmod_xphy_lane_connection_t*, portmod_xphy_lane_connection_t, lane_conn, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_xphy_lane_detach,
                         int, int, unit, 0, 0,
                         int, int, iphy, 0, 0,
                         int, int, phyn, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_xphy_add,
                         int, int, unit, 0, 0,
                         int, int, xphy_addr, 0, 0,
                         phymod_core_access_t*, phymod_core_access_t, core_access, 1, 0,
                         int*, int, xphy_idx, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_xphy_delete,
                         int, int, unit, 0, 0,
                         int, int, xphy_addr, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_xphy_wb_db_restore,
                         int, int, unit, 0, 0,
                         int, int, xphy_idx, 0, 0,
                         int, int, xphy_addr, 0, 0,
                         phymod_core_access_t*, phymod_core_access_t, core_access, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_ext_phy_lane_attach,
                         int, int, unit, 0, 0,
                         int, int, iphy, 0, 0,
                         int, int, phyn, 0, 0,
                         portmod_lane_connection_t*, portmod_lane_connection_t, lane_connection, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_ext_phy_lane_detach,
                         int, int, unit, 0, 0,
                         int, int, iphy, 0, 0,
                         int, int, phyn, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_lag_failover_status_toggle,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_lag_failover_loopback_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_lag_failover_loopback_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_mode_info_t*, portmod_port_mode_info_t, mode, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_mode_info_t*, portmod_port_mode_info_t, mode, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_encap_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, flags, 1, 0,
                         portmod_encap_t*, portmod_encap_t, encap, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_encap_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, flags, 0, 0,
                         portmod_encap_t, portmod_encap_t, encap, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_higig_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, mode, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_higig_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, mode, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_higig2_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, mode, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_higig2_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, mode, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_config_port_type_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, type, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_config_port_type_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, type, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_trunk_hwfailover_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_trunk_hwfailover_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, hw_count, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_trunk_hwfailover_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, loopback, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_port_diag_ctrl,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, inst, 0, 0,
                         int, int, op_type, 0, 0,
                         int, int, op_cmd, 0, 0,
                         void*, void, arg, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_ref_clk_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, ref_clk, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_lag_failover_disable,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_lag_remove_failover_lpbk_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, val, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_lag_remove_failover_lpbk_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_cntmaxsize_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, val, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_cntmaxsize_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_multi_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_multi_get_t*, portmod_multi_get_t, multi_get, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_drain_cell_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_drain_cells_t*, portmod_drain_cells_t, drain_cells, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_drain_cell_stop,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_drain_cells_t*, portmod_drain_cells_t, drain_cells, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_drain_cell_start,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_drain_cells_rx_enable,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, rx_en, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_egress_queue_drain_rx_en,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, rx_en, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_mac_ctrl_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64, uint64, ctrl, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_txfifo_cell_cnt_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, cnt, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_egress_queue_drain_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64*, uint64, ctrl, 1, 0,
                         int*, int, rxen, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_mac_reset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_soft_reset_toggle,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, idx, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_mac_reset_check,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0,
                         int*, int, reset, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_core_num_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, core_num, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_e2ecc_hdr_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_higig_e2ecc_hdr_t*, portmod_port_higig_e2ecc_hdr_t, e2ecc_hdr, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_e2ecc_hdr_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_higig_e2ecc_hdr_t*, portmod_port_higig_e2ecc_hdr_t, e2ecc_hdr, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_e2e_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_e2e_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_fallback_lane_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, fallback_lane, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_speed_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, speed, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_tsc_refclock_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, ref_in, 1, 0,
                         int*, int, ref_out, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_tsc_refclock_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, ref_in, 0, 0,
                         int, int, ref_out, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_discard_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, discard, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_soft_reset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, idx, 0, 0,
                         int, int, val, 0, 0,
                         int, int, flags, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_tx_down,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_logical_lane_order_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, lane_order_max_size, 0, 0,
                         int*, int, lane_order, 1, 0,
                         int*, int, lane_order_actual_size, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_logical_lane_order_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, lane_order, 1, 0,
                         int, int, lane_order_size, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_pgw_reconfig,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_mode_info_t*, portmod_port_mode_info_t, pmode, 1, 0,
                         int, int, phy_port, 0, 0,
                         int, int, flags, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_notify,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, link, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_control_phy_timesync_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_control_phy_timesync_t, portmod_port_control_phy_timesync_t, config, 0, 0,
                         uint64*, uint64, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_control_phy_timesync_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_control_phy_timesync_t, portmod_port_control_phy_timesync_t, config, 0, 0,
                         uint64, uint64, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_phy_timesync_config_t*, portmod_phy_timesync_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_phy_timesync_config_t*, portmod_phy_timesync_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_nco_addend_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, freq_step, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_nco_addend_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, freq_step, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_framesync_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_timesync_framesync_t*, portmod_timesync_framesync_t, framesync, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_framesync_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_timesync_framesync_t*, portmod_timesync_framesync_t, framesync, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_local_time_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64*, uint64, local_time, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_local_time_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64, uint64, local_time, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_timesync_load_ctrl_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, load_once, 1, 0,
                         uint32*, uint32, load_always, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_timesync_load_ctrl_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, load_once, 0, 0,
                         uint32, uint32, load_always, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_tx_timestamp_offset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, ts_offset, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_tx_timestamp_offset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, ts_offset, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_rx_timestamp_offset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, ts_offset, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_rx_timestamp_offset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, ts_offset, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_phy_intr_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, intr_enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_phy_intr_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, intr_enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_phy_intr_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, intr_status, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_phy_intr_status_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_phy_timesync_do_sync,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_capture_timestamp_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64*, uint64, cap_ts, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_heartbeat_timestamp_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64*, uint64, hb_ts, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_edc_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_edc_config_t*, portmod_edc_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_edc_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_edc_config_t*, portmod_edc_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_interrupt_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, intr_type, 0, 0,
                         uint32*, uint32, val, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_interrupt_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, intr_type, 0, 0,
                         uint32, uint32, val, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_interrupt_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, intr_type, 0, 0,
                         uint32*, uint32, val, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_interrupts_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, arr_max_size, 0, 0,
                         uint32*, uint32, intr_arr, 1, 0,
                         uint32*, uint32, size, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_stats_read,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_stat_val_t, portmod_stat_val_t, cntr_type, 0, 0,
                         uint64*, uint64, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_stats_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_stat_val_t, portmod_stat_val_t, cntr_type, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_check_legacy_phy,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, legacy_phy, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_failover_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_failover_mode_t*, phymod_failover_mode_t, failover, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_failover_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_failover_mode_t, phymod_failover_mode_t, failover, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_warmboot_db_restore,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_interface_config_t*, portmod_port_interface_config_t, intf_config, 1, 0,
                         portmod_port_init_config_t*, portmod_port_init_config_t, init_config, 1, 0,
                         phymod_operation_mode_t, phymod_operation_mode_t, phy_op_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_flow_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, merge_mode_en, 0, 0,
                         int, int, parallel_fc_en, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_update_dynamic_state,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32_t, uint32_t, port_dynamic_state, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_phy_op_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_operation_mode_t*, phymod_operation_mode_t, val, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_lane_map_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_lane_map_t*, phymod_lane_map_t, lane_map, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_lane_map_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_lane_map_t*, phymod_lane_map_t, lane_map, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_polarity_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_polarity_t*, phymod_polarity_t, polarity, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_polarity_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_polarity_t*, phymod_polarity_t, polarity, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_medium_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         soc_port_medium_t, soc_port_medium_t, medium, 0, 0,
                         soc_phy_config_t*, soc_phy_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_medium_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         soc_port_medium_t, soc_port_medium_t, medium, 0, 0,
                         soc_phy_config_t*, soc_phy_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_medium_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         soc_port_medium_t*, soc_port_medium_t, medium, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_pm_port_pll_div_get,
                         int, int, unit, 0, 0,
                         portmod_port_resources_t*, portmod_port_resources_t, port_resource, 1, 0,
                         uint32_t*, uint32_t, pll_div, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_master_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, master_mode, 1, 0);


/* Functions and Macros mapping */
static cint_function_t __cint_functions[] =
{
    CINT_FWRAPPER_ENTRY(portmod_create),
    CINT_FWRAPPER_ENTRY(portmod_destroy),
    CINT_FWRAPPER_ENTRY(portmod_port_macro_add),
    CINT_FWRAPPER_ENTRY(portmod_port_add),
    CINT_FWRAPPER_ENTRY(portmod_port_remove),
    CINT_FWRAPPER_ENTRY(portmod_port_first_phy_get),
    CINT_FWRAPPER_ENTRY(portmod_port_is_valid),
    CINT_FWRAPPER_ENTRY(portmod_port_pm_type_get),
    CINT_FWRAPPER_ENTRY(portmod_port_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_interface_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_interface_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_default_interface_get),
    CINT_FWRAPPER_ENTRY(portmod_port_encoding_get),
    CINT_FWRAPPER_ENTRY(portmod_port_encoding_set),
    CINT_FWRAPPER_ENTRY(portmod_port_cl72_get),
    CINT_FWRAPPER_ENTRY(portmod_port_cl72_set),
    CINT_FWRAPPER_ENTRY(portmod_port_cl72_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_loopback_get),
    CINT_FWRAPPER_ENTRY(portmod_port_loopback_set),
    CINT_FWRAPPER_ENTRY(portmod_port_rx_mac_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_rx_mac_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_mac_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_mac_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_ability_local_get),
    CINT_FWRAPPER_ENTRY(portmod_port_autoneg_get),
    CINT_FWRAPPER_ENTRY(portmod_port_autoneg_set),
    CINT_FWRAPPER_ENTRY(portmod_port_autoneg_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_link_get),
    CINT_FWRAPPER_ENTRY(portmod_port_link_latch_down_get),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_link_up_event),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_link_down_event),
    CINT_FWRAPPER_ENTRY(portmod_port_prbs_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_prbs_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_prbs_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_prbs_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_prbs_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_nof_lanes_get),
    CINT_FWRAPPER_ENTRY(portmod_port_ilkn_nof_segments_get),
    CINT_FWRAPPER_ENTRY(portmod_port_ilkn_nof_segments_set),
    CINT_FWRAPPER_ENTRY(portmod_ilkn_retranstmit_config_get),
    CINT_FWRAPPER_ENTRY(portmod_ilkn_retranstmit_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_lanes_assign),
    CINT_FWRAPPER_ENTRY(portmod_port_lanes_retrieve),
    CINT_FWRAPPER_ENTRY(portmod_port_firmware_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_port_firmware_mode_set),
    CINT_FWRAPPER_ENTRY(portmod_port_runt_threshold_get),
    CINT_FWRAPPER_ENTRY(portmod_port_runt_threshold_set),
    CINT_FWRAPPER_ENTRY(portmod_port_max_packet_size_get),
    CINT_FWRAPPER_ENTRY(portmod_port_max_packet_size_set),
    CINT_FWRAPPER_ENTRY(portmod_port_pad_size_get),
    CINT_FWRAPPER_ENTRY(portmod_port_pad_size_set),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_mac_sa_get),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_mac_sa_set),
    CINT_FWRAPPER_ENTRY(portmod_port_rx_mac_sa_get),
    CINT_FWRAPPER_ENTRY(portmod_port_rx_mac_sa_set),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_average_ipg_get),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_average_ipg_set),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_preamble_length_get),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_preamble_length_set),
    CINT_FWRAPPER_ENTRY(portmod_port_local_fault_control_get),
    CINT_FWRAPPER_ENTRY(portmod_port_local_fault_control_set),
    CINT_FWRAPPER_ENTRY(portmod_port_remote_fault_control_get),
    CINT_FWRAPPER_ENTRY(portmod_port_remote_fault_control_set),
    CINT_FWRAPPER_ENTRY(portmod_port_local_fault_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_remote_fault_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_local_fault_status_clear),
    CINT_FWRAPPER_ENTRY(portmod_port_remote_fault_status_clear),
    CINT_FWRAPPER_ENTRY(portmod_port_pause_control_get),
    CINT_FWRAPPER_ENTRY(portmod_port_pause_control_set),
    CINT_FWRAPPER_ENTRY(portmod_port_pfc_control_get),
    CINT_FWRAPPER_ENTRY(portmod_port_pfc_control_set),
    CINT_FWRAPPER_ENTRY(portmod_port_llfc_control_get),
    CINT_FWRAPPER_ENTRY(portmod_port_llfc_control_set),
    CINT_FWRAPPER_ENTRY(portmod_port_update),
    CINT_FWRAPPER_ENTRY(portmod_port_core_access_get),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_lane_access_get),
    CINT_FWRAPPER_ENTRY(portmod_pm_diag_info_get),
    CINT_FWRAPPER_ENTRY(portmod_port_diag_info_get),
    CINT_FWRAPPER_ENTRY(portmod_port_duplex_get),
    CINT_FWRAPPER_ENTRY(portmod_port_duplex_set),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_reg_read),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_reg_write),
    CINT_FWRAPPER_ENTRY(portmod_port_reset_get),
    CINT_FWRAPPER_ENTRY(portmod_port_reset_set),
    CINT_FWRAPPER_ENTRY(portmod_port_adv_remote_get),
    CINT_FWRAPPER_ENTRY(portmod_port_drv_name),
    CINT_FWRAPPER_ENTRY(portmod_port_drv_name_get),
    CINT_FWRAPPER_ENTRY(portmod_port_fec_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_fec_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_ability_advert_get),
    CINT_FWRAPPER_ENTRY(portmod_port_ability_advert_set),
    CINT_FWRAPPER_ENTRY(portmod_port_ability_remote_get),
    CINT_FWRAPPER_ENTRY(portmod_port_frame_spacing_stretch_get),
    CINT_FWRAPPER_ENTRY(portmod_port_frame_spacing_stretch_set),
    CINT_FWRAPPER_ENTRY(portmod_port_diag_fifo_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_rx_control_get),
    CINT_FWRAPPER_ENTRY(portmod_port_rx_control_set),
    CINT_FWRAPPER_ENTRY(portmod_port_pfc_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_pfc_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_eee_get),
    CINT_FWRAPPER_ENTRY(portmod_port_eee_set),
    CINT_FWRAPPER_ENTRY(portmod_port_eee_clock_get),
    CINT_FWRAPPER_ENTRY(portmod_port_eee_clock_set),
    CINT_FWRAPPER_ENTRY(portmod_port_vlan_tag_get),
    CINT_FWRAPPER_ENTRY(portmod_port_vlan_tag_set),
    CINT_FWRAPPER_ENTRY(portmod_port_to_phyaddr),
    CINT_FWRAPPER_ENTRY(portmod_port_to_phyaddr_int),
    CINT_FWRAPPER_ENTRY(portmod_port_modid_set),
    CINT_FWRAPPER_ENTRY(portmod_port_led_chain_config),
    CINT_FWRAPPER_ENTRY(portmod_port_clear_rx_lss_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_clear_rx_lss_status_set),
    CINT_FWRAPPER_ENTRY(portmod_xphy_lane_attach),
    CINT_FWRAPPER_ENTRY(portmod_xphy_lane_detach),
    CINT_FWRAPPER_ENTRY(portmod_xphy_add),
    CINT_FWRAPPER_ENTRY(portmod_xphy_delete),
    CINT_FWRAPPER_ENTRY(portmod_xphy_wb_db_restore),
    CINT_FWRAPPER_ENTRY(portmod_ext_phy_lane_attach),
    CINT_FWRAPPER_ENTRY(portmod_ext_phy_lane_detach),
    CINT_FWRAPPER_ENTRY(portmod_port_lag_failover_status_toggle),
    CINT_FWRAPPER_ENTRY(portmod_port_lag_failover_loopback_get),
    CINT_FWRAPPER_ENTRY(portmod_port_lag_failover_loopback_set),
    CINT_FWRAPPER_ENTRY(portmod_port_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_port_mode_set),
    CINT_FWRAPPER_ENTRY(portmod_port_encap_get),
    CINT_FWRAPPER_ENTRY(portmod_port_encap_set),
    CINT_FWRAPPER_ENTRY(portmod_port_higig_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_port_higig_mode_set),
    CINT_FWRAPPER_ENTRY(portmod_port_higig2_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_port_higig2_mode_set),
    CINT_FWRAPPER_ENTRY(portmod_port_config_port_type_get),
    CINT_FWRAPPER_ENTRY(portmod_port_config_port_type_set),
    CINT_FWRAPPER_ENTRY(portmod_port_trunk_hwfailover_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_trunk_hwfailover_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_trunk_hwfailover_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_diag_ctrl),
    CINT_FWRAPPER_ENTRY(portmod_port_ref_clk_get),
    CINT_FWRAPPER_ENTRY(portmod_port_lag_failover_disable),
    CINT_FWRAPPER_ENTRY(portmod_port_lag_remove_failover_lpbk_get),
    CINT_FWRAPPER_ENTRY(portmod_port_lag_remove_failover_lpbk_set),
    CINT_FWRAPPER_ENTRY(portmod_port_cntmaxsize_get),
    CINT_FWRAPPER_ENTRY(portmod_port_cntmaxsize_set),
    CINT_FWRAPPER_ENTRY(portmod_port_multi_get),
    CINT_FWRAPPER_ENTRY(portmod_port_drain_cell_get),
    CINT_FWRAPPER_ENTRY(portmod_port_drain_cell_stop),
    CINT_FWRAPPER_ENTRY(portmod_port_drain_cell_start),
    CINT_FWRAPPER_ENTRY(portmod_port_drain_cells_rx_enable),
    CINT_FWRAPPER_ENTRY(portmod_port_egress_queue_drain_rx_en),
    CINT_FWRAPPER_ENTRY(portmod_port_mac_ctrl_set),
    CINT_FWRAPPER_ENTRY(portmod_port_txfifo_cell_cnt_get),
    CINT_FWRAPPER_ENTRY(portmod_port_egress_queue_drain_get),
    CINT_FWRAPPER_ENTRY(portmod_port_mac_reset_set),
    CINT_FWRAPPER_ENTRY(portmod_port_soft_reset_toggle),
    CINT_FWRAPPER_ENTRY(portmod_port_mac_reset_check),
    CINT_FWRAPPER_ENTRY(portmod_port_core_num_get),
    CINT_FWRAPPER_ENTRY(portmod_port_e2ecc_hdr_get),
    CINT_FWRAPPER_ENTRY(portmod_port_e2ecc_hdr_set),
    CINT_FWRAPPER_ENTRY(portmod_port_e2e_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_e2e_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_fallback_lane_get),
    CINT_FWRAPPER_ENTRY(portmod_port_speed_get),
    CINT_FWRAPPER_ENTRY(portmod_port_tsc_refclock_get),
    CINT_FWRAPPER_ENTRY(portmod_port_tsc_refclock_set),
    CINT_FWRAPPER_ENTRY(portmod_port_discard_set),
    CINT_FWRAPPER_ENTRY(portmod_port_soft_reset_set),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_down),
    CINT_FWRAPPER_ENTRY(portmod_port_logical_lane_order_get),
    CINT_FWRAPPER_ENTRY(portmod_port_logical_lane_order_set),
    CINT_FWRAPPER_ENTRY(portmod_port_pgw_reconfig),
    CINT_FWRAPPER_ENTRY(portmod_port_notify),
    CINT_FWRAPPER_ENTRY(portmod_port_control_phy_timesync_get),
    CINT_FWRAPPER_ENTRY(portmod_port_control_phy_timesync_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_nco_addend_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_nco_addend_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_framesync_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_framesync_mode_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_local_time_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_local_time_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_load_ctrl_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_load_ctrl_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_tx_timestamp_offset_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_tx_timestamp_offset_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_rx_timestamp_offset_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_rx_timestamp_offset_set),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_intr_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_intr_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_intr_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_intr_status_clear),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_timesync_do_sync),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_capture_timestamp_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_heartbeat_timestamp_get),
    CINT_FWRAPPER_ENTRY(portmod_port_edc_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_edc_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_interrupt_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_interrupt_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_interrupt_get),
    CINT_FWRAPPER_ENTRY(portmod_port_interrupts_get),
    CINT_FWRAPPER_ENTRY(portmod_port_stats_read),
    CINT_FWRAPPER_ENTRY(portmod_port_stats_clear),
    CINT_FWRAPPER_ENTRY(portmod_port_check_legacy_phy),
    CINT_FWRAPPER_ENTRY(portmod_port_failover_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_port_failover_mode_set),
    CINT_FWRAPPER_ENTRY(portmod_port_warmboot_db_restore),
    CINT_FWRAPPER_ENTRY(portmod_port_flow_control_set),
    CINT_FWRAPPER_ENTRY(portmod_port_update_dynamic_state),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_op_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_port_lane_map_get),
    CINT_FWRAPPER_ENTRY(portmod_port_lane_map_set),
    CINT_FWRAPPER_ENTRY(portmod_port_polarity_get),
    CINT_FWRAPPER_ENTRY(portmod_port_polarity_set),
    CINT_FWRAPPER_ENTRY(portmod_port_medium_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_medium_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_medium_get),
    CINT_FWRAPPER_ENTRY(portmod_pm_port_pll_div_get),
    CINT_FWRAPPER_ENTRY(portmod_port_master_get),
    { NULL }
};

/* Functions pointers section */
static cint_function_pointer_t __cint_function_pointers[3];

static int
__cint_fpointer__portmod_mac_soft_reset_f(int unit, int port, portmod_call_back_action_type_t action)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+0, 3, 1, &unit, &port, &action, &returnval);
    return returnval;
}

static int
__cint_fpointer__portmod_phy_external_reset_f(int unit, int port, uint32 in_reset)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+1, 3, 1, &unit, &port, &in_reset, &returnval);
    return returnval;
}


static cint_parameter_desc_t __cint_parameters_portmod_mac_soft_reset_f[] =
{
    {"int", "r", 0, 0},
    {"int", "unit", 0, 0},
    {"int", "port", 0, 0},
    {"portmod_call_back_action_type_t", "action", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_parameters_portmod_phy_external_reset_f[] =
{
    {"int", "r", 0, 0},
    {"int", "unit", 0, 0},
    {"int", "port", 0, 0},
    {"uint32", "in_reset", 0, 0},
    { NULL }
};


static cint_function_pointer_t __cint_function_pointers[] = 
{
    {
    "portmod_mac_soft_reset_f",
    (cint_fpointer_t) __cint_fpointer__portmod_mac_soft_reset_f,
    __cint_parameters_portmod_mac_soft_reset_f
    },
    {
    "portmod_phy_external_reset_f",
    (cint_fpointer_t) __cint_fpointer__portmod_phy_external_reset_f,
    __cint_parameters_portmod_phy_external_reset_f
    },
    { NULL }
};

/* Structs section */
static void*
__cint_maddr__portmod_default_user_access_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_default_user_access_t* s = (portmod_default_user_access_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->unit);break;
        case 1: rv = &(s->blk_id);break;
        case 2: rv = &(s->mutex);break;
        case 3: rv = &(s->flags);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm4x10q_user_data_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm4x10q_user_data_t* s = (portmod_pm4x10q_user_data_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pm4x10_access);break;
        case 1: rv = &(s->qsgmiie_user_data);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_fifo_status_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_fifo_status_t* s = (portmod_fifo_status_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->timestamps_in_fifo);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pfc_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pfc_config_t* s = (portmod_pfc_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->type);break;
        case 1: rv = &(s->opcode);break;
        case 2: rv = &(s->classes);break;
        case 3: rv = &(s->da_oui);break;
        case 4: rv = &(s->da_nonoui);break;
        case 5: rv = &(s->rxpass);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_eee_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_eee_t* s = (portmod_eee_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->enable);break;
        case 1: rv = &(s->tx_idle_time);break;
        case 2: rv = &(s->tx_wake_time);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_eee_clock_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_eee_clock_t* s = (portmod_eee_clock_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->clock_gate);break;
        case 1: rv = &(s->clock_count);break;
        case 2: rv = &(s->timer_pulse);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_vlan_tag_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_vlan_tag_t* s = (portmod_vlan_tag_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->inner_vlan_tag);break;
        case 1: rv = &(s->outer_vlan_tag);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_rx_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_rx_control_t* s = (portmod_rx_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->flags);break;
        case 1: rv = &(s->pass_control_frames);break;
        case 2: rv = &(s->pass_pfc_frames);break;
        case 3: rv = &(s->pass_pause_frames);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_multi_get_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_multi_get_t* s = (portmod_multi_get_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->flags);break;
        case 1: rv = &(s->dev_addr);break;
        case 2: rv = &(s->offset);break;
        case 3: rv = &(s->max_size);break;
        case 4: rv = &(s->data);break;
        case 5: rv = &(s->actual_size);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_portphy_ability_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_portphy_ability_t* s = (portmod_portphy_ability_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->cur_mode);break;
        case 1: rv = &(s->speed_half_duplex);break;
        case 2: rv = &(s->speed_full_duplex);break;
        case 3: rv = &(s->pause);break;
        case 4: rv = &(s->interface);break;
        case 5: rv = &(s->medium);break;
        case 6: rv = &(s->loopback);break;
        case 7: rv = &(s->flags);break;
        case 8: rv = &(s->eee);break;
        case 9: rv = &(s->fcmap);break;
        case 10: rv = &(s->encap);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pdata_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pdata_t* s = (portmod_pdata_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->data);break;
        case 1: rv = &(s->enable);break;
        case 2: rv = &(s->pif);break;
        case 3: rv = &(s->ability);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_mode_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_mode_info_t* s = (portmod_port_mode_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->cur_mode);break;
        case 1: rv = &(s->lanes);break;
        case 2: rv = &(s->port_index);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_diag_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_diag_info_t* s = (portmod_port_diag_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->original_port);break;
        case 1: rv = &(s->interface);break;
        case 2: rv = &(s->pm_id);break;
        case 3: rv = &(s->phys);break;
        case 4: rv = &(s->sub_phy);break;
        case 5: rv = &(s->medium);break;
        case 6: rv = &(s->core_mode);break;
        case 7: rv = &(s->polarity);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_core_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_core_info_t* s = (portmod_pm_core_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ref_clk);break;
        case 1: rv = &(s->lane_map);break;
        case 2: rv = &(s->nof_phys);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_diag_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_diag_info_t* s = (portmod_pm_diag_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->type);break;
        case 1: rv = &(s->core_info);break;
        case 2: rv = &(s->phys);break;
        case 3: rv = &(s->ports);break;
        case 4: rv = &(s->serdes_id0);break;
        case 5: rv = &(s->phy_id0);break;
        case 6: rv = &(s->phy_id1);break;
        case 7: rv = &(s->name);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_init_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_init_config_t* s = (portmod_port_init_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->phy_reset_config);break;
        case 1: rv = &(s->pattern);break;
        case 2: rv = &(s->cx4_10g);break;
        case 3: rv = &(s->pdetect1000x);break;
        case 4: rv = &(s->an_mode);break;
        case 5: rv = &(s->an_master_lane);break;
        case 6: rv = &(s->an_cl72);break;
        case 7: rv = &(s->fs_cl72);break;
        case 8: rv = &(s->an_fec);break;
        case 9: rv = &(s->serdes_fec_enable);break;
        case 10: rv = &(s->sgmii_mstr);break;
        case 11: rv = &(s->serdes_driver_current);break;
        case 12: rv = &(s->serdes_1000x_at_6250_vco);break;
        case 13: rv = &(s->pll_divider_req);break;
        case 14: rv = &(s->rxaui_mode);break;
        case 15: rv = &(s->port_fallback_lane);break;
        case 16: rv = &(s->tx_params_user_flag);break;
        case 17: rv = &(s->tx_params);break;
        case 18: rv = &(s->an_cl37);break;
        case 19: rv = &(s->cl37_sgmii_war);break;
        case 20: rv = &(s->cl37_sgmii_cnt);break;
        case 21: rv = &(s->cl37_sgmii_RESTART_CNT);break;
        case 22: rv = &(s->an_cl73);break;
        case 23: rv = &(s->is_hg);break;
        case 24: rv = &(s->ext_phy_tx_params_user_flag);break;
        case 25: rv = &(s->ext_phy_tx_params);break;
        case 26: rv = &(s->polarity);break;
        case 27: rv = &(s->polarity_overwrite);break;
        case 28: rv = &(s->lane_map);break;
        case 29: rv = &(s->lane_map_overwrite);break;
        case 30: rv = &(s->fw_load_method);break;
        case 31: rv = &(s->fw_load_method_overwrite);break;
        case 32: rv = &(s->ref_clk);break;
        case 33: rv = &(s->ref_clk_overwrite);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_interface_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_interface_config_t* s = (portmod_port_interface_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->interface);break;
        case 1: rv = &(s->line_interface);break;
        case 2: rv = &(s->serdes_interface);break;
        case 3: rv = &(s->interface_modes);break;
        case 4: rv = &(s->flags);break;
        case 5: rv = &(s->port_refclk_int);break;
        case 6: rv = &(s->port_num_lanes);break;
        case 7: rv = &(s->speed);break;
        case 8: rv = &(s->max_speed);break;
        case 9: rv = &(s->encap_mode);break;
        case 10: rv = &(s->pll_divider_req);break;
        case 11: rv = &(s->port_op_mode);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_add_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_add_info_t* s = (portmod_port_add_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->interface_config);break;
        case 1: rv = &(s->init_config);break;
        case 2: rv = &(s->phys);break;
        case 3: rv = &(s->phy_ports);break;
        case 4: rv = &(s->sub_phy);break;
        case 5: rv = &(s->autoneg_en);break;
        case 6: rv = &(s->link_training_en);break;
        case 7: rv = &(s->flags);break;
        case 8: rv = &(s->is_fabric_o_nif);break;
        case 9: rv = &(s->ilkn_core_id);break;
        case 10: rv = &(s->ilkn_port_is_over_fabric);break;
        case 11: rv = &(s->ilkn_burst_max);break;
        case 12: rv = &(s->ilkn_burst_min);break;
        case 13: rv = &(s->ilkn_burst_short);break;
        case 14: rv = &(s->ilkn_nof_segments);break;
        case 15: rv = &(s->ilkn_metaframe_period);break;
        case 16: rv = &(s->rx_retransmit);break;
        case 17: rv = &(s->tx_retransmit);break;
        case 18: rv = &(s->phy_op_mode);break;
        case 19: rv = &(s->phy_op_datapath);break;
        case 20: rv = &(s->ilkn_inb_cal_len_rx);break;
        case 21: rv = &(s->ilkn_inb_cal_len_tx);break;
        case 22: rv = &(s->ilkn_oob_cal_len_rx);break;
        case 23: rv = &(s->ilkn_oob_cal_len_tx);break;
        case 24: rv = &(s->reserved_channel_rx);break;
        case 25: rv = &(s->reserved_channel_tx);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_identifier_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_identifier_t* s = (portmod_pm_identifier_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->type);break;
        case 1: rv = &(s->phy);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_dnx_fabric_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_dnx_fabric_create_info_t* s = (portmod_dnx_fabric_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ref_clk);break;
        case 1: rv = &(s->access);break;
        case 2: rv = &(s->lane_map);break;
        case 3: rv = &(s->fw_load_method);break;
        case 4: rv = &(s->external_fw_loader);break;
        case 5: rv = &(s->polarity);break;
        case 6: rv = &(s->fmac_schan_id);break;
        case 7: rv = &(s->fsrd_schan_id);break;
        case 8: rv = &(s->fsrd_internal_quad);break;
        case 9: rv = &(s->first_phy_offset);break;
        case 10: rv = &(s->core_index);break;
        case 11: rv = &(s->is_over_nif);break;
        case 12: rv = &(s->fabric_o_nif_pm);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm8x50_fabric_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm8x50_fabric_create_info_t* s = (portmod_pm8x50_fabric_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ref_clk);break;
        case 1: rv = &(s->access);break;
        case 2: rv = &(s->lane_map);break;
        case 3: rv = &(s->fw_load_method);break;
        case 4: rv = &(s->external_fw_loader);break;
        case 5: rv = &(s->polarity);break;
        case 6: rv = &(s->fmac_schan_id);break;
        case 7: rv = &(s->fsrd_schan_id);break;
        case 8: rv = &(s->fsrd_internal_quad);break;
        case 9: rv = &(s->first_phy_offset);break;
        case 10: rv = &(s->core_index);break;
        case 11: rv = &(s->is_over_nif);break;
        case 12: rv = &(s->fabric_o_nif_pm);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm4x25_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm4x25_create_info_t* s = (portmod_pm4x25_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ref_clk);break;
        case 1: rv = &(s->access);break;
        case 2: rv = &(s->lane_map);break;
        case 3: rv = &(s->fw_load_method);break;
        case 4: rv = &(s->external_fw_loader);break;
        case 5: rv = &(s->polarity);break;
        case 6: rv = &(s->in_pm_12x10);break;
        case 7: rv = &(s->core_num);break;
        case 8: rv = &(s->core_num_int);break;
        case 9: rv = &(s->portmod_mac_soft_reset);break;
        case 10: rv = &(s->afe_pll);break;
        case 11: rv = &(s->rescal);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm4x10_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm4x10_create_info_t* s = (portmod_pm4x10_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->phy_ports);break;
        case 1: rv = &(s->ref_clk);break;
        case 2: rv = &(s->access);break;
        case 3: rv = &(s->lane_map);break;
        case 4: rv = &(s->fw_load_method);break;
        case 5: rv = &(s->external_fw_loader);break;
        case 6: rv = &(s->polarity);break;
        case 7: rv = &(s->in_pm_12x10);break;
        case 8: rv = &(s->portmod_phy_external_reset);break;
        case 9: rv = &(s->portmod_mac_soft_reset);break;
        case 10: rv = &(s->core_num);break;
        case 11: rv = &(s->core_num_int);break;
        case 12: rv = &(s->three_ports_mode);break;
        case 13: rv = &(s->rescal);break;
        case 14: rv = &(s->is_pm4x10q);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_qtc_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_qtc_create_info_t* s = (portmod_pm_qtc_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ref_clk);break;
        case 1: rv = &(s->access);break;
        case 2: rv = &(s->lane_map);break;
        case 3: rv = &(s->fw_load_method);break;
        case 4: rv = &(s->external_fw_loader);break;
        case 5: rv = &(s->polarity);break;
        case 6: rv = &(s->portmod_phy_external_reset);break;
        case 7: rv = &(s->portmod_mac_soft_reset);break;
        case 8: rv = &(s->core_num);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_gphy_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_gphy_create_info_t* s = (portmod_pm_gphy_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ref_clk);break;
        case 1: rv = &(s->access);break;
        case 2: rv = &(s->lane_map);break;
        case 3: rv = &(s->fw_load_method);break;
        case 4: rv = &(s->external_fw_loader);break;
        case 5: rv = &(s->polarity);break;
        case 6: rv = &(s->portmod_phy_external_reset);break;
        case 7: rv = &(s->portmod_mac_soft_reset);break;
        case 8: rv = &(s->core_num);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm12x10_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm12x10_create_info_t* s = (portmod_pm12x10_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pm4x10_infos);break;
        case 1: rv = &(s->pm4x25_info);break;
        case 2: rv = &(s->flags);break;
        case 3: rv = &(s->blk_id);break;
        case 4: rv = &(s->refclk_source);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm4x10q_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm4x10q_create_info_t* s = (portmod_pm4x10q_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pm4x10_info);break;
        case 1: rv = &(s->blk_id);break;
        case 2: rv = &(s->qsgmii_user_acc);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_ilkn_os_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_ilkn_os_create_info_t* s = (portmod_ilkn_os_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->nof_aggregated_pms);break;
        case 1: rv = &(s->controlled_pms);break;
        case 2: rv = &(s->wm_high);break;
        case 3: rv = &(s->wm_low);break;
        case 4: rv = &(s->is_over_fabric);break;
        case 5: rv = &(s->core_clock_khz);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm4x2p5_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm4x2p5_create_info_t* s = (portmod_pm4x2p5_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->phy_ports);break;
        case 1: rv = &(s->ref_clk);break;
        case 2: rv = &(s->access);break;
        case 3: rv = &(s->lane_map);break;
        case 4: rv = &(s->fw_load_method);break;
        case 5: rv = &(s->external_fw_loader);break;
        case 6: rv = &(s->polarity);break;
        case 7: rv = &(s->portmod_phy_external_reset);break;
        case 8: rv = &(s->portmod_mac_soft_reset);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_specific_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_specific_create_info_t* s = (portmod_pm_specific_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pm4x10);break;
        case 1: rv = &(s->pm4x10q);break;
        case 2: rv = &(s->pm_qtc);break;
        case 3: rv = &(s->pm_gphy);break;
        case 4: rv = &(s->pm4x25);break;
        case 5: rv = &(s->pm12x10);break;
        case 6: rv = &(s->os_ilkn);break;
        case 7: rv = &(s->dnx_fabric);break;
        case 8: rv = &(s->pm8x50_fabric);break;
        case 9: rv = &(s->pm4x2p5);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_remote_fault_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_remote_fault_control_t* s = (portmod_remote_fault_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->enable);break;
        case 1: rv = &(s->drop_tx_on_fault);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_local_fault_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_local_fault_control_t* s = (portmod_local_fault_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->enable);break;
        case 1: rv = &(s->drop_tx_on_fault);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_llfc_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_llfc_control_t* s = (portmod_llfc_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rx_enable);break;
        case 1: rv = &(s->tx_enable);break;
        case 2: rv = &(s->crc_ignore);break;
        case 3: rv = &(s->in_ipg_only);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pfc_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pfc_control_t* s = (portmod_pfc_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rx_enable);break;
        case 1: rv = &(s->tx_enable);break;
        case 2: rv = &(s->stats_en);break;
        case 3: rv = &(s->force_xon);break;
        case 4: rv = &(s->refresh_timer);break;
        case 5: rv = &(s->xoff_timer);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pause_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pause_control_t* s = (portmod_pause_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rx_enable);break;
        case 1: rv = &(s->tx_enable);break;
        case 2: rv = &(s->refresh_timer);break;
        case 3: rv = &(s->xoff_timer);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_drain_cells_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_drain_cells_t* s = (portmod_drain_cells_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rx_pfc_en);break;
        case 1: rv = &(s->llfc_en);break;
        case 2: rv = &(s->rx_pause);break;
        case 3: rv = &(s->tx_pause);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_create_info_t* s = (portmod_pm_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->type);break;
        case 1: rv = &(s->phys);break;
        case 2: rv = &(s->pm_specific_info);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_access_get_params_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_access_get_params_t* s = (portmod_access_get_params_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->phyn);break;
        case 1: rv = &(s->sys_side);break;
        case 2: rv = &(s->lane);break;
        case 3: rv = &(s->apply_lane_mask);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_instances_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_instances_t* s = (portmod_pm_instances_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->type);break;
        case 1: rv = &(s->instances);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_update_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_update_control_t* s = (portmod_port_update_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->link_status);break;
        case 1: rv = &(s->flags);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_lane_connection_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_lane_connection_t* s = (portmod_lane_connection_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->core_index);break;
        case 1: rv = &(s->lane_index);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_phy_core_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_phy_core_info_t* s = (portmod_phy_core_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->core_access);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_xphy_lane_connection_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_xphy_lane_connection_t* s = (portmod_xphy_lane_connection_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->xphy_id);break;
        case 1: rv = &(s->ss_lane_mask);break;
        case 2: rv = &(s->ls_lane_mask);break;
        case 3: rv = &(s->rsvd1);break;
        case 4: rv = &(s->rsvd2);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_higig_e2ecc_hdr_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_higig_e2ecc_hdr_t* s = (portmod_port_higig_e2ecc_hdr_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->words);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_resources_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_resources_t* s = (portmod_port_resources_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pm_type);break;
        case 1: rv = &(s->speed);break;
        case 2: rv = &(s->num_lane);break;
        case 3: rv = &(s->encap_mode);break;
        default: rv = NULL; break;
    }
    return rv;
}


static cint_parameter_desc_t __cint_struct_members__portmod_default_user_access_t[] = 
{
    {"int", "unit", 0, 0},
    {"int", "blk_id", 0, 0},
    {"sal_mutex_t", "mutex", 0, 0},
    {"uint32", "flags", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm4x10q_user_data_t[] = 
{
    {"phymod_access_t", "pm4x10_access", 0, 0},
    {"portmod_default_user_access_t", "qsgmiie_user_data", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_fifo_status_t[] = 
{
    {"uint32", "timestamps_in_fifo", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pfc_config_t[] = 
{
    {"uint32", "type", 0, 0},
    {"uint32", "opcode", 0, 0},
    {"uint32", "classes", 0, 0},
    {"uint32", "da_oui", 0, 0},
    {"uint32", "da_nonoui", 0, 0},
    {"uint32", "rxpass", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_eee_t[] = 
{
    {"uint32", "enable", 0, 0},
    {"uint32", "tx_idle_time", 0, 0},
    {"uint32", "tx_wake_time", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_eee_clock_t[] = 
{
    {"uint32", "clock_gate", 0, 0},
    {"uint32", "clock_count", 0, 0},
    {"uint32", "timer_pulse", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_vlan_tag_t[] = 
{
    {"int", "inner_vlan_tag", 0, 0},
    {"int", "outer_vlan_tag", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_rx_control_t[] = 
{
    {"uint32", "flags", 0, 0},
    {"uint32", "pass_control_frames", 0, 0},
    {"uint32", "pass_pfc_frames", 0, 0},
    {"uint32", "pass_pause_frames", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_multi_get_t[] = 
{
    {"uint32", "flags", 0, 0},
    {"uint32", "dev_addr", 0, 0},
    {"uint32", "offset", 0, 0},
    {"uint32", "max_size", 0, 0},
    {"unsigned char", "data", 1, 0},
    {"uint32", "actual_size", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_portphy_ability_t[] = 
{
    {"portmod_port_mode_t", "cur_mode", 0, 0},
    {"portmod_port_mode_t", "speed_half_duplex", 0, 0},
    {"portmod_port_mode_t", "speed_full_duplex", 0, 0},
    {"portmod_port_mode_t", "pause", 0, 0},
    {"portmod_port_mode_t", "interface", 0, 0},
    {"portmod_port_mode_t", "medium", 0, 0},
    {"portmod_port_mode_t", "loopback", 0, 0},
    {"portmod_port_mode_t", "flags", 0, 0},
    {"portmod_port_mode_t", "eee", 0, 0},
    {"portmod_port_mode_t", "fcmap", 0, 0},
    {"portmod_pa_encap_t", "encap", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pdata_t[] = 
{
    {"uint32_t", "data", 0, 0},
    {"uint32_t", "enable", 0, 0},
    {"portmod_port_if_t", "pif", 0, 0},
    {"portmod_port_ability_t", "ability", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_mode_info_t[] = 
{
    {"portmod_core_port_mode_t", "cur_mode", 0, 0},
    {"int", "lanes", 0, 0},
    {"int", "port_index", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_diag_info_t[] = 
{
    {"int", "original_port", 0, 0},
    {"soc_port_if_t", "interface", 0, 0},
    {"int", "pm_id", 0, 0},
    {"portmod_pbmp_t", "phys", 0, 0},
    {"int", "sub_phy", 0, 0},
    {"int", "medium", 0, 0},
    {"portmod_port_mode_info_t", "core_mode", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_core_info_t[] = 
{
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"int", "nof_phys", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_diag_info_t[] = 
{
    {"portmod_dispatch_type_t", "type", 0, 0},
    {"portmod_pm_core_info_t", "core_info", 0, 0},
    {"portmod_pbmp_t", "phys", 0, 0},
    {"soc_pbmp_t", "ports", 0, 0},
    {"uint16", "serdes_id0", 0, 0},
    {"uint16", "phy_id0", 0, 0},
    {"uint16", "phy_id1", 0, 0},
    {"char", "name", 0, PORTMOD_TSCE_LANE_NAME_LEN},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_init_config_t[] = 
{
    {"phymod_phy_reset_t", "phy_reset_config", 0, 0},
    {"phymod_pattern_t", "pattern", 0, 0},
    {"int", "cx4_10g", 0, 0},
    {"int", "pdetect1000x", 0, 0},
    {"phymod_an_mode_type_t", "an_mode", 0, 0},
    {"int", "an_master_lane", 0, 0},
    {"int", "an_cl72", 0, 0},
    {"int", "fs_cl72", 0, 0},
    {"int", "an_fec", 0, 0},
    {"int", "serdes_fec_enable", 0, 0},
    {"int", "sgmii_mstr", 0, 0},
    {"int", "serdes_driver_current", 0, 0},
    {"int", "serdes_1000x_at_6250_vco", 0, 0},
    {"int", "pll_divider_req", 0, 0},
    {"int", "rxaui_mode", 0, 0},
    {"int", "port_fallback_lane", 0, 0},
    {"int", "tx_params_user_flag", 0, PHYMOD_MAX_LANES_PER_PORT},
    {"phymod_tx_t", "tx_params", 0, PHYMOD_MAX_LANES_PER_PORT},
    {"int", "an_cl37", 0, 0},
    {"int", "cl37_sgmii_war", 0, 0},
    {"int", "cl37_sgmii_cnt", 0, 0},
    {"int", "cl37_sgmii_RESTART_CNT", 0, 0},
    {"int", "an_cl73", 0, 0},
    {"int", "is_hg", 0, 0},
    {"int", "ext_phy_tx_params_user_flag", 0, PHYMOD_MAX_LANES_PER_PORT},
    {"phymod_tx_t", "ext_phy_tx_params", 0, PHYMOD_MAX_LANES_PER_PORT},
    {"phymod_polarity_t", "polarity", 0, PORTMOD_MAX_CORES_PER_PORT},
    {"uint8", "polarity_overwrite", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, PORTMOD_MAX_CORES_PER_PORT},
    {"uint8", "lane_map_overwrite", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, PORTMOD_MAX_CORES_PER_PORT},
    {"uint8", "fw_load_method_overwrite", 0, 0},
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"uint8", "ref_clk_overwrite", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_interface_config_t[] = 
{
    {"soc_port_if_t", "interface", 0, 0},
    {"soc_port_if_t", "line_interface", 0, 0},
    {"soc_port_if_t", "serdes_interface", 0, 0},
    {"uint32", "interface_modes", 0, 0},
    {"uint32", "flags", 0, 0},
    {"uint32", "port_refclk_int", 0, 0},
    {"int", "port_num_lanes", 0, 0},
    {"int", "speed", 0, 0},
    {"int", "max_speed", 0, 0},
    {"portmod_encap_t", "encap_mode", 0, 0},
    {"int", "pll_divider_req", 0, 0},
    {"int", "port_op_mode", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_add_info_t[] = 
{
    {"portmod_port_interface_config_t", "interface_config", 0, 0},
    {"portmod_port_init_config_t", "init_config", 0, 0},
    {"portmod_pbmp_t", "phys", 0, 0},
    {"portmod_pbmp_t", "phy_ports", 0, 0},
    {"int", "sub_phy", 0, 0},
    {"uint8", "autoneg_en", 0, 0},
    {"uint8", "link_training_en", 0, 0},
    {"uint32", "flags", 0, 0},
    {"uint32", "is_fabric_o_nif", 0, 0},
    {"uint32", "ilkn_core_id", 0, 0},
    {"uint32", "ilkn_port_is_over_fabric", 0, 0},
    {"int", "ilkn_burst_max", 0, 0},
    {"int", "ilkn_burst_min", 0, 0},
    {"int", "ilkn_burst_short", 0, 0},
    {"int", "ilkn_nof_segments", 0, 0},
    {"int", "ilkn_metaframe_period", 0, 0},
    {"uint32", "rx_retransmit", 0, 0},
    {"uint32", "tx_retransmit", 0, 0},
    {"phymod_operation_mode_t", "phy_op_mode", 0, 0},
    {"phymod_datapath_t", "phy_op_datapath", 0, 0},
    {"int", "ilkn_inb_cal_len_rx", 0, 0},
    {"int", "ilkn_inb_cal_len_tx", 0, 0},
    {"int", "ilkn_oob_cal_len_rx", 0, 0},
    {"int", "ilkn_oob_cal_len_tx", 0, 0},
    {"uint32", "reserved_channel_rx", 0, 0},
    {"uint32", "reserved_channel_tx", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_identifier_t[] = 
{
    {"portmod_dispatch_type_t", "type", 0, 0},
    {"int", "phy", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_dnx_fabric_create_info_t[] = 
{
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"int", "fmac_schan_id", 0, 0},
    {"int", "fsrd_schan_id", 0, 0},
    {"int", "fsrd_internal_quad", 0, 0},
    {"int", "first_phy_offset", 0, 0},
    {"int", "core_index", 0, 0},
    {"int", "is_over_nif", 0, 0},
    {"portmod_pm_identifier_t", "fabric_o_nif_pm", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm8x50_fabric_create_info_t[] = 
{
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"int", "fmac_schan_id", 0, 0},
    {"int", "fsrd_schan_id", 0, 0},
    {"int", "fsrd_internal_quad", 0, 0},
    {"int", "first_phy_offset", 0, 0},
    {"int", "core_index", 0, 0},
    {"int", "is_over_nif", 0, 0},
    {"portmod_pm_identifier_t", "fabric_o_nif_pm", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm4x25_create_info_t[] = 
{
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"uint8", "in_pm_12x10", 0, 0},
    {"int", "core_num", 0, 0},
    {"int", "core_num_int", 0, 0},
    {"portmod_mac_soft_reset_f", "portmod_mac_soft_reset", 0, 0},
    {"phymod_afe_pll_t", "afe_pll", 0, 0},
    {"int", "rescal", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm4x10_create_info_t[] = 
{
    {"portmod_pbmp_t", "phy_ports", 0, 0},
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"uint8", "in_pm_12x10", 0, 0},
    {"portmod_phy_external_reset_f", "portmod_phy_external_reset", 0, 0},
    {"portmod_mac_soft_reset_f", "portmod_mac_soft_reset", 0, 0},
    {"int", "core_num", 0, 0},
    {"int", "core_num_int", 0, 0},
    {"int", "three_ports_mode", 0, 0},
    {"int", "rescal", 0, 0},
    {"int", "is_pm4x10q", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_qtc_create_info_t[] = 
{
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"portmod_phy_external_reset_f", "portmod_phy_external_reset", 0, 0},
    {"portmod_mac_soft_reset_f", "portmod_mac_soft_reset", 0, 0},
    {"int", "core_num", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_gphy_create_info_t[] = 
{
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"portmod_phy_external_reset_f", "portmod_phy_external_reset", 0, 0},
    {"portmod_mac_soft_reset_f", "portmod_mac_soft_reset", 0, 0},
    {"int", "core_num", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm12x10_create_info_t[] = 
{
    {"portmod_pm4x10_create_info_t", "pm4x10_infos", 0, 3},
    {"portmod_pm4x25_create_info_t", "pm4x25_info", 0, 0},
    {"uint32", "flags", 0, 0},
    {"int", "blk_id", 0, 0},
    {"int", "refclk_source", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm4x10q_create_info_t[] = 
{
    {"portmod_pm4x10_create_info_t", "pm4x10_info", 0, 0},
    {"uint32", "blk_id", 0, 0},
    {"void", "qsgmii_user_acc", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_ilkn_os_create_info_t[] = 
{
    {"int", "nof_aggregated_pms", 0, 0},
    {"portmod_pm_identifier_t", "controlled_pms", 1, 0},
    {"int", "wm_high", 0, PORTMOD_MAX_ILKN_PORTS_PER_ILKN_PM},
    {"int", "wm_low", 0, PORTMOD_MAX_ILKN_PORTS_PER_ILKN_PM},
    {"uint32", "is_over_fabric", 0, 0},
    {"uint32", "core_clock_khz", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm4x2p5_create_info_t[] = 
{
    {"soc_pbmp_t", "phy_ports", 0, 0},
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"portmod_phy_external_reset_f", "portmod_phy_external_reset", 0, 0},
    {"portmod_mac_soft_reset_f", "portmod_mac_soft_reset", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_specific_create_info_t[] = 
{
    {"portmod_pm4x10_create_info_t", "pm4x10", 0, 0},
    {"portmod_pm4x10q_create_info_t", "pm4x10q", 0, 0},
    {"portmod_pm_qtc_create_info_t", "pm_qtc", 0, 0},
    {"portmod_pm_gphy_create_info_t", "pm_gphy", 0, 0},
    {"portmod_pm4x25_create_info_t", "pm4x25", 0, 0},
    {"portmod_pm12x10_create_info_t", "pm12x10", 0, 0},
    {"portmod_ilkn_os_create_info_t", "os_ilkn", 0, 0},
    {"portmod_dnx_fabric_create_info_t", "dnx_fabric", 0, 0},
    {"portmod_pm8x50_fabric_create_info_t", "pm8x50_fabric", 0, 0},
    {"portmod_pm4x2p5_create_info_t", "pm4x2p5", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_remote_fault_control_t[] = 
{
    {"uint8", "enable", 0, 0},
    {"uint8", "drop_tx_on_fault", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_local_fault_control_t[] = 
{
    {"uint8", "enable", 0, 0},
    {"uint8", "drop_tx_on_fault", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_llfc_control_t[] = 
{
    {"uint8", "rx_enable", 0, 0},
    {"uint8", "tx_enable", 0, 0},
    {"uint8", "crc_ignore", 0, 0},
    {"uint8", "in_ipg_only", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pfc_control_t[] = 
{
    {"uint8", "rx_enable", 0, 0},
    {"uint8", "tx_enable", 0, 0},
    {"uint8", "stats_en", 0, 0},
    {"uint8", "force_xon", 0, 0},
    {"int", "refresh_timer", 0, 0},
    {"int", "xoff_timer", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pause_control_t[] = 
{
    {"uint8", "rx_enable", 0, 0},
    {"uint8", "tx_enable", 0, 0},
    {"int", "refresh_timer", 0, 0},
    {"int", "xoff_timer", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_drain_cells_t[] = 
{
    {"int", "rx_pfc_en", 0, 0},
    {"int", "llfc_en", 0, 0},
    {"int", "rx_pause", 0, 0},
    {"int", "tx_pause", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_create_info_t[] = 
{
    {"portmod_dispatch_type_t", "type", 0, 0},
    {"portmod_pbmp_t", "phys", 0, 0},
    {"portmod_pm_specific_create_info_t", "pm_specific_info", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_access_get_params_t[] = 
{
    {"int", "phyn", 0, 0},
    {"int", "sys_side", 0, 0},
    {"int", "lane", 0, 0},
    {"int", "apply_lane_mask", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_instances_t[] = 
{
    {"portmod_dispatch_type_t", "type", 0, 0},
    {"int", "instances", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_update_control_t[] = 
{
    {"int", "link_status", 0, 0},
    {"uint32", "flags", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_lane_connection_t[] = 
{
    {"int", "core_index", 0, 0},
    {"int", "lane_index", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_phy_core_info_t[] = 
{
    {"phymod_core_access_t", "core_access", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_xphy_lane_connection_t[] = 
{
    {"uint32", "xphy_id", 0, 0},
    {"int", "ss_lane_mask", 0, 0},
    {"int", "ls_lane_mask", 0, 0},
    {"int", "rsvd1", 0, 0},
    {"int", "rsvd2", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_higig_e2ecc_hdr_t[] = 
{
    {"uint32", "words", 0, 8},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_resources_t[] = 
{
    {"portmod_dispatch_type_t", "pm_type", 0, 0},
    {"int", "speed", 0, 0},
    {"int", "num_lane", 0, 0},
    {"portmod_encap_t", "encap_mode", 0, 0},
    { NULL }
};


static cint_struct_type_t __cint_structures[] =
{
    {
    "portmod_default_user_access_t",
    sizeof(portmod_default_user_access_t),
    __cint_struct_members__portmod_default_user_access_t,
    __cint_maddr__portmod_default_user_access_t
    },
    {
    "portmod_pm4x10q_user_data_t",
    sizeof(portmod_pm4x10q_user_data_t),
    __cint_struct_members__portmod_pm4x10q_user_data_t,
    __cint_maddr__portmod_pm4x10q_user_data_t
    },
    {
    "portmod_fifo_status_t",
    sizeof(portmod_fifo_status_t),
    __cint_struct_members__portmod_fifo_status_t,
    __cint_maddr__portmod_fifo_status_t
    },
    {
    "portmod_pfc_config_t",
    sizeof(portmod_pfc_config_t),
    __cint_struct_members__portmod_pfc_config_t,
    __cint_maddr__portmod_pfc_config_t
    },
    {
    "portmod_eee_t",
    sizeof(portmod_eee_t),
    __cint_struct_members__portmod_eee_t,
    __cint_maddr__portmod_eee_t
    },
    {
    "portmod_eee_clock_t",
    sizeof(portmod_eee_clock_t),
    __cint_struct_members__portmod_eee_clock_t,
    __cint_maddr__portmod_eee_clock_t
    },
    {
    "portmod_vlan_tag_t",
    sizeof(portmod_vlan_tag_t),
    __cint_struct_members__portmod_vlan_tag_t,
    __cint_maddr__portmod_vlan_tag_t
    },
    {
    "portmod_rx_control_t",
    sizeof(portmod_rx_control_t),
    __cint_struct_members__portmod_rx_control_t,
    __cint_maddr__portmod_rx_control_t
    },
    {
    "portmod_multi_get_t",
    sizeof(portmod_multi_get_t),
    __cint_struct_members__portmod_multi_get_t,
    __cint_maddr__portmod_multi_get_t
    },
    {
    "portmod_portphy_ability_t",
    sizeof(portmod_portphy_ability_t),
    __cint_struct_members__portmod_portphy_ability_t,
    __cint_maddr__portmod_portphy_ability_t
    },
    {
    "portmod_pdata_t",
    sizeof(portmod_pdata_t),
    __cint_struct_members__portmod_pdata_t,
    __cint_maddr__portmod_pdata_t
    },
    {
    "portmod_port_mode_info_t",
    sizeof(portmod_port_mode_info_t),
    __cint_struct_members__portmod_port_mode_info_t,
    __cint_maddr__portmod_port_mode_info_t
    },
    {
    "portmod_port_diag_info_t",
    sizeof(portmod_port_diag_info_t),
    __cint_struct_members__portmod_port_diag_info_t,
    __cint_maddr__portmod_port_diag_info_t
    },
    {
    "portmod_pm_core_info_t",
    sizeof(portmod_pm_core_info_t),
    __cint_struct_members__portmod_pm_core_info_t,
    __cint_maddr__portmod_pm_core_info_t
    },
    {
    "portmod_pm_diag_info_t",
    sizeof(portmod_pm_diag_info_t),
    __cint_struct_members__portmod_pm_diag_info_t,
    __cint_maddr__portmod_pm_diag_info_t
    },
    {
    "portmod_port_init_config_t",
    sizeof(portmod_port_init_config_t),
    __cint_struct_members__portmod_port_init_config_t,
    __cint_maddr__portmod_port_init_config_t
    },
    {
    "portmod_port_interface_config_t",
    sizeof(portmod_port_interface_config_t),
    __cint_struct_members__portmod_port_interface_config_t,
    __cint_maddr__portmod_port_interface_config_t
    },
    {
    "portmod_port_add_info_t",
    sizeof(portmod_port_add_info_t),
    __cint_struct_members__portmod_port_add_info_t,
    __cint_maddr__portmod_port_add_info_t
    },
    {
    "portmod_pm_identifier_t",
    sizeof(portmod_pm_identifier_t),
    __cint_struct_members__portmod_pm_identifier_t,
    __cint_maddr__portmod_pm_identifier_t
    },
    {
    "portmod_dnx_fabric_create_info_t",
    sizeof(portmod_dnx_fabric_create_info_t),
    __cint_struct_members__portmod_dnx_fabric_create_info_t,
    __cint_maddr__portmod_dnx_fabric_create_info_t
    },
    {
    "portmod_pm8x50_fabric_create_info_t",
    sizeof(portmod_pm8x50_fabric_create_info_t),
    __cint_struct_members__portmod_pm8x50_fabric_create_info_t,
    __cint_maddr__portmod_pm8x50_fabric_create_info_t
    },
    {
    "portmod_pm4x25_create_info_t",
    sizeof(portmod_pm4x25_create_info_t),
    __cint_struct_members__portmod_pm4x25_create_info_t,
    __cint_maddr__portmod_pm4x25_create_info_t
    },
    {
    "portmod_pm4x10_create_info_t",
    sizeof(portmod_pm4x10_create_info_t),
    __cint_struct_members__portmod_pm4x10_create_info_t,
    __cint_maddr__portmod_pm4x10_create_info_t
    },
    {
    "portmod_pm_qtc_create_info_t",
    sizeof(portmod_pm_qtc_create_info_t),
    __cint_struct_members__portmod_pm_qtc_create_info_t,
    __cint_maddr__portmod_pm_qtc_create_info_t
    },
    {
    "portmod_pm_gphy_create_info_t",
    sizeof(portmod_pm_gphy_create_info_t),
    __cint_struct_members__portmod_pm_gphy_create_info_t,
    __cint_maddr__portmod_pm_gphy_create_info_t
    },
    {
    "portmod_pm12x10_create_info_t",
    sizeof(portmod_pm12x10_create_info_t),
    __cint_struct_members__portmod_pm12x10_create_info_t,
    __cint_maddr__portmod_pm12x10_create_info_t
    },
    {
    "portmod_pm4x10q_create_info_t",
    sizeof(portmod_pm4x10q_create_info_t),
    __cint_struct_members__portmod_pm4x10q_create_info_t,
    __cint_maddr__portmod_pm4x10q_create_info_t
    },
    {
    "portmod_ilkn_os_create_info_t",
    sizeof(portmod_ilkn_os_create_info_t),
    __cint_struct_members__portmod_ilkn_os_create_info_t,
    __cint_maddr__portmod_ilkn_os_create_info_t
    },
    {
    "portmod_pm4x2p5_create_info_t",
    sizeof(portmod_pm4x2p5_create_info_t),
    __cint_struct_members__portmod_pm4x2p5_create_info_t,
    __cint_maddr__portmod_pm4x2p5_create_info_t
    },
    {
    "portmod_pm_specific_create_info_t",
    sizeof(portmod_pm_specific_create_info_t),
    __cint_struct_members__portmod_pm_specific_create_info_t,
    __cint_maddr__portmod_pm_specific_create_info_t
    },
    {
    "portmod_remote_fault_control_t",
    sizeof(portmod_remote_fault_control_t),
    __cint_struct_members__portmod_remote_fault_control_t,
    __cint_maddr__portmod_remote_fault_control_t
    },
    {
    "portmod_local_fault_control_t",
    sizeof(portmod_local_fault_control_t),
    __cint_struct_members__portmod_local_fault_control_t,
    __cint_maddr__portmod_local_fault_control_t
    },
    {
    "portmod_llfc_control_t",
    sizeof(portmod_llfc_control_t),
    __cint_struct_members__portmod_llfc_control_t,
    __cint_maddr__portmod_llfc_control_t
    },
    {
    "portmod_pfc_control_t",
    sizeof(portmod_pfc_control_t),
    __cint_struct_members__portmod_pfc_control_t,
    __cint_maddr__portmod_pfc_control_t
    },
    {
    "portmod_pause_control_t",
    sizeof(portmod_pause_control_t),
    __cint_struct_members__portmod_pause_control_t,
    __cint_maddr__portmod_pause_control_t
    },
    {
    "portmod_drain_cells_t",
    sizeof(portmod_drain_cells_t),
    __cint_struct_members__portmod_drain_cells_t,
    __cint_maddr__portmod_drain_cells_t
    },
    {
    "portmod_pm_create_info_t",
    sizeof(portmod_pm_create_info_t),
    __cint_struct_members__portmod_pm_create_info_t,
    __cint_maddr__portmod_pm_create_info_t
    },
    {
    "portmod_access_get_params_t",
    sizeof(portmod_access_get_params_t),
    __cint_struct_members__portmod_access_get_params_t,
    __cint_maddr__portmod_access_get_params_t
    },
    {
    "portmod_pm_instances_t",
    sizeof(portmod_pm_instances_t),
    __cint_struct_members__portmod_pm_instances_t,
    __cint_maddr__portmod_pm_instances_t
    },
    {
    "portmod_port_update_control_t",
    sizeof(portmod_port_update_control_t),
    __cint_struct_members__portmod_port_update_control_t,
    __cint_maddr__portmod_port_update_control_t
    },
    {
    "portmod_lane_connection_t",
    sizeof(portmod_lane_connection_t),
    __cint_struct_members__portmod_lane_connection_t,
    __cint_maddr__portmod_lane_connection_t
    },
    {
    "portmod_phy_core_info_t",
    sizeof(portmod_phy_core_info_t),
    __cint_struct_members__portmod_phy_core_info_t,
    __cint_maddr__portmod_phy_core_info_t
    },
    {
    "portmod_xphy_lane_connection_t",
    sizeof(portmod_xphy_lane_connection_t),
    __cint_struct_members__portmod_xphy_lane_connection_t,
    __cint_maddr__portmod_xphy_lane_connection_t
    },
    {
    "portmod_port_higig_e2ecc_hdr_t",
    sizeof(portmod_port_higig_e2ecc_hdr_t),
    __cint_struct_members__portmod_port_higig_e2ecc_hdr_t,
    __cint_maddr__portmod_port_higig_e2ecc_hdr_t
    },
    {
    "portmod_port_resources_t",
    sizeof(portmod_port_resources_t),
    __cint_struct_members__portmod_port_resources_t,
    __cint_maddr__portmod_port_resources_t
    },
    { NULL }
};


/* Enums section */
static cint_enum_map_t __cint_enum_map__portmod_dispatch_type_t[] =
{
#ifdef PORTMOD_PM4X25_SUPPORT
    { "portmodDispatchTypePm4x25", portmodDispatchTypePm4x25 },
#endif /*PORTMOD_PM4X25_SUPPORT  */
#ifdef PORTMOD_PM4X10_SUPPORT
    { "portmodDispatchTypePm4x10", portmodDispatchTypePm4x10 },
#endif /*PORTMOD_PM4X10_SUPPORT  */
#ifdef PORTMOD_PM4X10TD_SUPPORT
    { "portmodDispatchTypePm4x10td", portmodDispatchTypePm4x10td },
#endif /*PORTMOD_PM4X10TD_SUPPORT  */
#ifdef PORTMOD_PM12X10_SUPPORT
    { "portmodDispatchTypePm12x10", portmodDispatchTypePm12x10 },
#endif /*PORTMOD_PM12X10_SUPPORT  */
#ifdef PORTMOD_PM4x10Q_SUPPORT
    { "portmodDispatchTypePm4x10Q", portmodDispatchTypePm4x10Q },
#endif /*PORTMOD_PM4x10Q_SUPPORT  */
#ifdef PORTMOD_PM_QTC_SUPPORT
    { "portmodDispatchTypePm_qtc", portmodDispatchTypePm_qtc },
#endif /*PORTMOD_PM_QTC_SUPPORT  */
#ifdef PORTMOD_PM_OS_ILKN_SUPPORT
    { "portmodDispatchTypePmOsILKN", portmodDispatchTypePmOsILKN },
#endif /*PORTMOD_PM_OS_ILKN_SUPPORT  */
#ifdef PORTMOD_DNX_FABRIC_SUPPORT
    { "portmodDispatchTypeDnx_fabric", portmodDispatchTypeDnx_fabric },
#endif /*PORTMOD_DNX_FABRIC_SUPPORT  */
#ifdef PORTMOD_DNX_FABRIC_O_NIF_SUPPORT
    { "portmodDispatchTypeDnx_fabric_o_nif", portmodDispatchTypeDnx_fabric_o_nif },
#endif /*PORTMOD_DNX_FABRIC_O_NIF_SUPPORT  */
#ifdef PORTMOD_PM8X50_FABRIC_SUPPORT
    { "portmodDispatchTypePm8x50_fabric", portmodDispatchTypePm8x50_fabric },
#endif /*PORTMOD_PM8X50_FABRIC_SUPPORT  */
#ifdef PORTMOD_PM4X25TD_SUPPORT
    { "portmodDispatchTypePm4x25td", portmodDispatchTypePm4x25td },
#endif /*PORTMOD_PM4X25TD_SUPPORT  */
#ifdef PORTMOD_PM12X10_XGS_SUPPORT
    { "portmodDispatchTypePm12x10_xgs", portmodDispatchTypePm12x10_xgs },
#endif /*PORTMOD_PM12X10_XGS_SUPPORT  */
#ifdef PORTMOD_PM4X2P5_SUPPORT
    { "portmodDispatchTypePm4x2p5", portmodDispatchTypePm4x2p5 },
#endif /*PORTMOD_PM4X2P5_SUPPORT  */
#ifdef PORTMOD_PMNULL_SUPPORT
    { "portmodDispatchTypePmNull", portmodDispatchTypePmNull },
#endif /*PORTMOD_PMNULL_SUPPORT  */
    { "portmodDispatchTypeCount", portmodDispatchTypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_loopback_mode_t[] =
{
    { "portmodLoopbackMacOuter", portmodLoopbackMacOuter },
    { "portmodLoopbackMacCore", portmodLoopbackMacCore },
    { "portmodLoopbackMacPCS", portmodLoopbackMacPCS },
    { "portmodLoopbackMacAsyncFifo", portmodLoopbackMacAsyncFifo },
    { "portmodLoopbackPhyGloopPCS", portmodLoopbackPhyGloopPCS },
    { "portmodLoopbackPhyGloopPMD", portmodLoopbackPhyGloopPMD },
    { "portmodLoopbackPhyRloopPCS", portmodLoopbackPhyRloopPCS },
    { "portmodLoopbackPhyRloopPMD", portmodLoopbackPhyRloopPMD },
    { "portmodLoopbackCount", portmodLoopbackCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_core_port_mode_t[] =
{
    { "portmodPortModeQuad", portmodPortModeQuad },
    { "portmodPortModeTri012", portmodPortModeTri012 },
    { "portmodPortModeTri023", portmodPortModeTri023 },
    { "portmodPortModeDual", portmodPortModeDual },
    { "portmodPortModeSingle", portmodPortModeSingle },
    { "portmodPortModeCount", portmodPortModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_prbs_mode_t[] =
{
    { "portmodPrbsModePhy", portmodPrbsModePhy },
    { "portmodPrbsModeMac", portmodPrbsModeMac },
    { "portmodPrbsModeCount", portmodPrbsModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_ext_to_int_phy_ctrlcode_t[] =
{
    { "portmodExtToInt_CtrlCode_Init", portmodExtToInt_CtrlCode_Init },
    { "portmodExtToInt_CtrlCode_Reset", portmodExtToInt_CtrlCode_Reset },
    { "portmodExtToInt_CtrlCode_Link", portmodExtToInt_CtrlCode_Link },
    { "portmodExtToInt_CtrlCode_Enable", portmodExtToInt_CtrlCode_Enable },
    { "portmodExtToInt_CtrlCode_Duplex", portmodExtToInt_CtrlCode_Duplex },
    { "portmodExtToInt_CtrlCode_Speed", portmodExtToInt_CtrlCode_Speed },
    { "portmodExtToInt_CtrlCode_Master", portmodExtToInt_CtrlCode_Master },
    { "portmodExtToInt_CtrlCode_AN", portmodExtToInt_CtrlCode_AN },
    { "portmodExtToInt_CtrlCode_AdvLocal", portmodExtToInt_CtrlCode_AdvLocal },
    { "portmodExtToInt_CtrlCode_AdvRemote", portmodExtToInt_CtrlCode_AdvRemote },
    { "portmodExtToInt_CtrlCode_LB", portmodExtToInt_CtrlCode_LB },
    { "portmodExtToInt_CtrlCode_Interface", portmodExtToInt_CtrlCode_Interface },
    { "portmodExtToInt_CtrlCode_Ability", portmodExtToInt_CtrlCode_Ability },
    { "portmodExtToInt_CtrlCode_AbilityAdvert", portmodExtToInt_CtrlCode_AbilityAdvert },
    { "portmodExtToInt_CtrlCode_AbilityRemote", portmodExtToInt_CtrlCode_AbilityRemote },
    { "portmodExtToInt_CtrlCode_AbilityLocal", portmodExtToInt_CtrlCode_AbilityLocal },
    { "portmodExtToInt_CtrlCode_LinkupEvt", portmodExtToInt_CtrlCode_LinkupEvt },
    { "portmodExtToInt_CtrlCode_LinkdnEvt", portmodExtToInt_CtrlCode_LinkdnEvt },
    { "portmodExtToInt_CtrlCode_MDIX", portmodExtToInt_CtrlCode_MDIX },
    { "portmodExtToInt_CtrlCode_MDIXStatus", portmodExtToInt_CtrlCode_MDIXStatus },
    { "portmodExtToInt_CtrlCode_MediumConfig", portmodExtToInt_CtrlCode_MediumConfig },
    { "portmodExtToInt_CtrlCode_Medium", portmodExtToInt_CtrlCode_Medium },
    { "portmodExtToInt_CtrlCode_CableDiag", portmodExtToInt_CtrlCode_CableDiag },
    { "portmodExtToInt_CtrlCode_Control", portmodExtToInt_CtrlCode_Control },
    { "portmodExtToInt_CtrlCode_Firmware", portmodExtToInt_CtrlCode_Firmware },
    { "portmodExtToInt_CtrlCode_TimesyncConfig", portmodExtToInt_CtrlCode_TimesyncConfig },
    { "portmodExtToInt_CtrlCode_TimesyncControl", portmodExtToInt_CtrlCode_TimesyncControl },
    { "portmodExtToInt_CtrlCode_TimesyncEnhancedCapture", portmodExtToInt_CtrlCode_TimesyncEnhancedCapture },
    { "portmodExtToInt_CtrlCode_DiagCtrl", portmodExtToInt_CtrlCode_DiagCtrl },
    { "portmodExtToInt_CtrlCode_LaneControl", portmodExtToInt_CtrlCode_LaneControl },
    { "portmodExtToInt_CtrlCode_OAMConfig", portmodExtToInt_CtrlCode_OAMConfig },
    { "portmodExtToInt_CtrlCode_OAMControl", portmodExtToInt_CtrlCode_OAMControl },
    { "portmodExtToInt_CtrlCode_Multi", portmodExtToInt_CtrlCode_Multi },
    { "portmodExtToInt_CtrlCode_Probe", portmodExtToInt_CtrlCode_Probe },
    { "portmodExtToInt_CtrlCode_PreconditionBeforeProbe", portmodExtToInt_CtrlCode_PreconditionBeforeProbe },
    { "portmodExtToInt_CtrlCode_LinkfaultGet", portmodExtToInt_CtrlCode_LinkfaultGet },
    { "portmodExtToInt_CtrlCode_Count", portmodExtToInt_CtrlCode_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_call_back_action_type_t[] =
{
    { "portmodCallBackActionTypePre", portmodCallBackActionTypePre },
    { "portmodCallBackActionTypeDuring", portmodCallBackActionTypeDuring },
    { "portmodCallBackActionTypePost", portmodCallBackActionTypePost },
    { "portmodCallBackActionTypeCount", portmodCallBackActionTypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_intr_type_t[] =
{
    { "portmodIntrTypeMibTxMemErr", portmodIntrTypeMibTxMemErr },
    { "portmodIntrTypeMibRxMemErr", portmodIntrTypeMibRxMemErr },
    { "portmodIntrTypeMacTxCdcMemErr", portmodIntrTypeMacTxCdcMemErr },
    { "portmodIntrTypeMacRxCdcMemErr", portmodIntrTypeMacRxCdcMemErr },
    { "portmodIntrTypeMacRxTsCdcMemErr", portmodIntrTypeMacRxTsCdcMemErr },
    { "portmodIntrTypeTscErr", portmodIntrTypeTscErr },
    { "portmodIntrTypePmdErr", portmodIntrTypePmdErr },
    { "portmodIntrTypeRxFcReqFull", portmodIntrTypeRxFcReqFull },
    { "portmodIntrTypeCore0Intr", portmodIntrTypeCore0Intr },
    { "portmodIntrTypeCore1Intr", portmodIntrTypeCore1Intr },
    { "portmodIntrTypeCore2Intr", portmodIntrTypeCore2Intr },
    { "portmodIntrTypeCore3Intr", portmodIntrTypeCore3Intr },
    { "portmodIntrTypeTsc0Intr", portmodIntrTypeTsc0Intr },
    { "portmodIntrTypeTsc1Intr", portmodIntrTypeTsc1Intr },
    { "portmodIntrTypeTsc2Intr", portmodIntrTypeTsc2Intr },
    { "portmodIntrTypeLinkdown", portmodIntrTypeLinkdown },
    { "portmodIntrTypeMacErr", portmodIntrTypeMacErr },
    { "portmodIntrTypeTxPktUnderflow", portmodIntrTypeTxPktUnderflow },
    { "portmodIntrTypeTxPktOverflow", portmodIntrTypeTxPktOverflow },
    { "portmodIntrTypeTxLlfcMsgOverflow", portmodIntrTypeTxLlfcMsgOverflow },
    { "portmodIntrTypeTxTSFifoOverflow", portmodIntrTypeTxTSFifoOverflow },
    { "portmodIntrTypeRxPktOverflow", portmodIntrTypeRxPktOverflow },
    { "portmodIntrTypeRxMsgOverflow", portmodIntrTypeRxMsgOverflow },
    { "portmodIntrTypeTxCdcSingleBitErr", portmodIntrTypeTxCdcSingleBitErr },
    { "portmodIntrTypeTxCdcDoubleBitErr", portmodIntrTypeTxCdcDoubleBitErr },
    { "portmodIntrTypeRxCdcSingleBitErr", portmodIntrTypeRxCdcSingleBitErr },
    { "portmodIntrTypeRxCdcDoubleBitErr", portmodIntrTypeRxCdcDoubleBitErr },
    { "portmodIntrTypeRxTsMemSingleBitErr", portmodIntrTypeRxTsMemSingleBitErr },
    { "portmodIntrTypeRxTsMemDoubleBitErr", portmodIntrTypeRxTsMemDoubleBitErr },
    { "portmodIntrTypeLocalFaultStatus", portmodIntrTypeLocalFaultStatus },
    { "portmodIntrTypeRemoteFaultStatus", portmodIntrTypeRemoteFaultStatus },
    { "portmodIntrTypeLinkInterruptionStatus", portmodIntrTypeLinkInterruptionStatus },
    { "portmodIntrTypeTsEntryValid", portmodIntrTypeTsEntryValid },
    { "portmodIntrTypeCount", portmodIntrTypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_stat_val_t[] =
{
    { "portmodIfInOctets", portmodIfInOctets },
    { "portmodIfInUcastPkts", portmodIfInUcastPkts },
    { "portmodIfInNUcastPkts", portmodIfInNUcastPkts },
    { "portmodIfInBroadcastPkts", portmodIfInBroadcastPkts },
    { "portmodIfInMulticastPkts", portmodIfInMulticastPkts },
    { "portmodIfInDiscards", portmodIfInDiscards },
    { "portmodIfInErrors", portmodIfInErrors },
    { "portmodIfOutOctets", portmodIfOutOctets },
    { "portmodIfOutUcastPkts", portmodIfOutUcastPkts },
    { "portmodIfOutNUcastPkts", portmodIfOutNUcastPkts },
    { "portmodIfOutBroadcastPkts", portmodIfOutBroadcastPkts },
    { "portmodIfOutMulticastPkts", portmodIfOutMulticastPkts },
    { "portmodIfOutDiscards", portmodIfOutDiscards },
    { "portmodIfOutErrors", portmodIfOutErrors },
    { "portmodIpInReceives", portmodIpInReceives },
    { "portmodIpInHdrErrors", portmodIpInHdrErrors },
    { "portmodIpForwDatagrams", portmodIpForwDatagrams },
    { "portmodIpInDiscards", portmodIpInDiscards },
    { "portmodDot1dBasePortMtuExceededDiscards", portmodDot1dBasePortMtuExceededDiscards },
    { "portmodDot1dTpPortInFrames", portmodDot1dTpPortInFrames },
    { "portmodDot1dTpPortOutFrames", portmodDot1dTpPortOutFrames },
    { "portmodDot1dPortInDiscards", portmodDot1dPortInDiscards },
    { "portmodEtherStatsDropEvents", portmodEtherStatsDropEvents },
    { "portmodEtherStatsOctets", portmodEtherStatsOctets },
    { "portmodEtherStatsPkts", portmodEtherStatsPkts },
    { "portmodEtherStatsBroadcastPkts", portmodEtherStatsBroadcastPkts },
    { "portmodEtherStatsMulticastPkts", portmodEtherStatsMulticastPkts },
    { "portmodEtherStatsCRCAlignErrors", portmodEtherStatsCRCAlignErrors },
    { "portmodEtherStatsUndersizePkts", portmodEtherStatsUndersizePkts },
    { "portmodEtherStatsOversizePkts", portmodEtherStatsOversizePkts },
    { "portmodEtherRxOversizePkts", portmodEtherRxOversizePkts },
    { "portmodEtherTxOversizePkts", portmodEtherTxOversizePkts },
    { "portmodEtherStatsFragments", portmodEtherStatsFragments },
    { "portmodEtherStatsJabbers", portmodEtherStatsJabbers },
    { "portmodEtherStatsPkts64Octets", portmodEtherStatsPkts64Octets },
    { "portmodEtherStatsPkts65to127Octets", portmodEtherStatsPkts65to127Octets },
    { "portmodEtherStatsPkts128to255Octets", portmodEtherStatsPkts128to255Octets },
    { "portmodEtherStatsPkts256to511Octets", portmodEtherStatsPkts256to511Octets },
    { "portmodEtherStatsPkts512to1023Octets", portmodEtherStatsPkts512to1023Octets },
    { "portmodEtherStatsPkts1024to1518Octets", portmodEtherStatsPkts1024to1518Octets },
    { "portmodBcmEtherStatsPkts1519to1522Octets", portmodBcmEtherStatsPkts1519to1522Octets },
    { "portmodBcmEtherStatsPkts1522to2047Octets", portmodBcmEtherStatsPkts1522to2047Octets },
    { "portmodBcmEtherStatsPkts2048to4095Octets", portmodBcmEtherStatsPkts2048to4095Octets },
    { "portmodBcmEtherStatsPkts4095to9216Octets", portmodBcmEtherStatsPkts4095to9216Octets },
    { "portmodBcmEtherStatsPkts9217to16383Octets", portmodBcmEtherStatsPkts9217to16383Octets },
    { "portmodBcmReceivedPkts64Octets", portmodBcmReceivedPkts64Octets },
    { "portmodBcmReceivedPkts65to127Octets", portmodBcmReceivedPkts65to127Octets },
    { "portmodBcmReceivedPkts128to255Octets", portmodBcmReceivedPkts128to255Octets },
    { "portmodBcmReceivedPkts256to511Octets", portmodBcmReceivedPkts256to511Octets },
    { "portmodBcmReceivedPkts512to1023Octets", portmodBcmReceivedPkts512to1023Octets },
    { "portmodBcmReceivedPkts1024to1518Octets", portmodBcmReceivedPkts1024to1518Octets },
    { "portmodBcmReceivedPkts1519to2047Octets", portmodBcmReceivedPkts1519to2047Octets },
    { "portmodBcmReceivedPkts2048to4095Octets", portmodBcmReceivedPkts2048to4095Octets },
    { "portmodBcmReceivedPkts4095to9216Octets", portmodBcmReceivedPkts4095to9216Octets },
    { "portmodBcmReceivedPkts9217to16383Octets", portmodBcmReceivedPkts9217to16383Octets },
    { "portmodBcmTransmittedPkts64Octets", portmodBcmTransmittedPkts64Octets },
    { "portmodBcmTransmittedPkts65to127Octets", portmodBcmTransmittedPkts65to127Octets },
    { "portmodBcmTransmittedPkts128to255Octets", portmodBcmTransmittedPkts128to255Octets },
    { "portmodBcmTransmittedPkts256to511Octets", portmodBcmTransmittedPkts256to511Octets },
    { "portmodBcmTransmittedPkts512to1023Octets", portmodBcmTransmittedPkts512to1023Octets },
    { "portmodBcmTransmittedPkts1024to1518Octets", portmodBcmTransmittedPkts1024to1518Octets },
    { "portmodBcmTransmittedPkts1519to2047Octets", portmodBcmTransmittedPkts1519to2047Octets },
    { "portmodBcmTransmittedPkts2048to4095Octets", portmodBcmTransmittedPkts2048to4095Octets },
    { "portmodBcmTransmittedPkts4095to9216Octets", portmodBcmTransmittedPkts4095to9216Octets },
    { "portmodBcmTransmittedPkts9217to16383Octets", portmodBcmTransmittedPkts9217to16383Octets },
    { "portmodEtherStatsTXNoErrors", portmodEtherStatsTXNoErrors },
    { "portmodEtherStatsRXNoErrors", portmodEtherStatsRXNoErrors },
    { "portmodDot3StatsFCSErrors", portmodDot3StatsFCSErrors },
    { "portmodDot3StatsInternalMacTransmitErrors", portmodDot3StatsInternalMacTransmitErrors },
    { "portmodDot3StatsFrameTooLongs", portmodDot3StatsFrameTooLongs },
    { "portmodDot3StatsSymbolErrors", portmodDot3StatsSymbolErrors },
    { "portmodDot3ControlInUnknownOpcodes", portmodDot3ControlInUnknownOpcodes },
    { "portmodDot3InPauseFrames", portmodDot3InPauseFrames },
    { "portmodDot3OutPauseFrames", portmodDot3OutPauseFrames },
    { "portmodIfHCInOctets", portmodIfHCInOctets },
    { "portmodIfHCInUcastPkts", portmodIfHCInUcastPkts },
    { "portmodIfHCInMulticastPkts", portmodIfHCInMulticastPkts },
    { "portmodIfHCInBroadcastPkts", portmodIfHCInBroadcastPkts },
    { "portmodIfHCOutOctets", portmodIfHCOutOctets },
    { "portmodIfHCOutUcastPkts", portmodIfHCOutUcastPkts },
    { "portmodIfHCOutMulticastPkts", portmodIfHCOutMulticastPkts },
    { "portmodIfHCOutBroadcastPckts", portmodIfHCOutBroadcastPckts },
    { "portmodIpv6IfStatsInReceives", portmodIpv6IfStatsInReceives },
    { "portmodIpv6IfStatsInHdrErrors", portmodIpv6IfStatsInHdrErrors },
    { "portmodIpv6IfStatsInAddrErrors", portmodIpv6IfStatsInAddrErrors },
    { "portmodIpv6IfStatsInDiscards", portmodIpv6IfStatsInDiscards },
    { "portmodIpv6IfStatsOutForwDatagrams", portmodIpv6IfStatsOutForwDatagrams },
    { "portmodIpv6IfStatsOutDiscards", portmodIpv6IfStatsOutDiscards },
    { "portmodIpv6IfStatsInMcastPkts", portmodIpv6IfStatsInMcastPkts },
    { "portmodIpv6IfStatsOutMcastPkts", portmodIpv6IfStatsOutMcastPkts },
    { "portmodIeee8021PfcRequests", portmodIeee8021PfcRequests },
    { "portmodIeee8021PfcIndications", portmodIeee8021PfcIndications },
    { "portmodBcmIPMCBridgedPckts", portmodBcmIPMCBridgedPckts },
    { "portmodBcmIPMCRoutedPckts", portmodBcmIPMCRoutedPckts },
    { "portmodBcmIPMCInDroppedPckts", portmodBcmIPMCInDroppedPckts },
    { "portmodBcmIPMCOutDroppedPckts", portmodBcmIPMCOutDroppedPckts },
    { "portmodBcmRxVlanTagFrame", portmodBcmRxVlanTagFrame },
    { "portmodBcmRxDoubleVlanTagFrame", portmodBcmRxDoubleVlanTagFrame },
    { "portmodBcmTxVlanTagFrame", portmodBcmTxVlanTagFrame },
    { "portmodBcmTxDoubleVlanTagFrame", portmodBcmTxDoubleVlanTagFrame },
    { "portmodBcmRxPFCControlFrame", portmodBcmRxPFCControlFrame },
    { "portmodBcmTxPFCControlFrame", portmodBcmTxPFCControlFrame },
    { "portmodBcmRxPFCFramePriority0", portmodBcmRxPFCFramePriority0 },
    { "portmodBcmRxPFCFramePriority1", portmodBcmRxPFCFramePriority1 },
    { "portmodBcmRxPFCFramePriority2", portmodBcmRxPFCFramePriority2 },
    { "portmodBcmRxPFCFramePriority3", portmodBcmRxPFCFramePriority3 },
    { "portmodBcmRxPFCFramePriority4", portmodBcmRxPFCFramePriority4 },
    { "portmodBcmRxPFCFramePriority5", portmodBcmRxPFCFramePriority5 },
    { "portmodBcmRxPFCFramePriority6", portmodBcmRxPFCFramePriority6 },
    { "portmodBcmRxPFCFramePriority7", portmodBcmRxPFCFramePriority7 },
    { "portmodBcmTxPFCFramePriority0", portmodBcmTxPFCFramePriority0 },
    { "portmodBcmTxPFCFramePriority1", portmodBcmTxPFCFramePriority1 },
    { "portmodBcmTxPFCFramePriority2", portmodBcmTxPFCFramePriority2 },
    { "portmodBcmTxPFCFramePriority3", portmodBcmTxPFCFramePriority3 },
    { "portmodBcmTxPFCFramePriority4", portmodBcmTxPFCFramePriority4 },
    { "portmodBcmTxPFCFramePriority5", portmodBcmTxPFCFramePriority5 },
    { "portmodBcmTxPFCFramePriority6", portmodBcmTxPFCFramePriority6 },
    { "portmodBcmTxPFCFramePriority7", portmodBcmTxPFCFramePriority7 },
    { "portmodCount", portmodCount },
    { NULL }
};


static cint_enum_type_t __cint_enums[] =
{
    {"portmod_dispatch_type_t", __cint_enum_map__portmod_dispatch_type_t },
    {"portmod_loopback_mode_t", __cint_enum_map__portmod_loopback_mode_t },
    {"portmod_core_port_mode_t", __cint_enum_map__portmod_core_port_mode_t },
    {"portmod_prbs_mode_t", __cint_enum_map__portmod_prbs_mode_t },
    {"portmod_ext_to_int_phy_ctrlcode_t", __cint_enum_map__portmod_ext_to_int_phy_ctrlcode_t },
    {"portmod_call_back_action_type_t", __cint_enum_map__portmod_call_back_action_type_t },
    {"portmod_intr_type_t", __cint_enum_map__portmod_intr_type_t },
    {"portmod_stat_val_t", __cint_enum_map__portmod_stat_val_t },
    { NULL }
};

/* Defines section */
static cint_constants_t __cint_constants[] =
{
    { "PORTMOD_USER_ACCESS_FW_LOAD_REVERSE", PORTMOD_USER_ACCESS_FW_LOAD_REVERSE },
    { "PORTMOD_USER_ACCESS_REG_VAL_OFFSET_ZERO", PORTMOD_USER_ACCESS_REG_VAL_OFFSET_ZERO },
    { "PORTMOD_MAC_PASS_CONTROL_FRAME", PORTMOD_MAC_PASS_CONTROL_FRAME },
    { "PORTMOD_MAC_PASS_PFC_FRAME", PORTMOD_MAC_PASS_PFC_FRAME },
    { "PORTMOD_MAC_PASS_PAUSE_FRAME", PORTMOD_MAC_PASS_PAUSE_FRAME },
    { "PORTMOD_NUM_PATTERN_DATA_INTS", PORTMOD_NUM_PATTERN_DATA_INTS },
    { "PORTMOD_TSCE_LANE_NAME_LEN", PORTMOD_TSCE_LANE_NAME_LEN },
    { "PORTMOD_PCS_8B9B_LFEC", PORTMOD_PCS_8B9B_LFEC },
    { "PORTMOD_PCS_8B10B", PORTMOD_PCS_8B10B },
    { "PORTMOD_PCS_64B66B_FEC", PORTMOD_PCS_64B66B_FEC },
    { "PORTMOD_PCS_64B66B_BEC", PORTMOD_PCS_64B66B_BEC },
    { "PORTMOD_PCS_64B66B", PORTMOD_PCS_64B66B },
    { "PORTMOD_PCS_64B66B_RS_FEC", PORTMOD_PCS_64B66B_RS_FEC },
    { "PORTMOD_PCS_64B66B_LOW_LATENCY_RS_FEC", PORTMOD_PCS_64B66B_LOW_LATENCY_RS_FEC },
    { "PORTMOD_PCS_UNKNOWN", PORTMOD_PCS_UNKNOWN },
    { "PORTMOD_CL37_DISABLE", PORTMOD_CL37_DISABLE },
    { "PORTMOD_CL37_W_BAM", PORTMOD_CL37_W_BAM },
    { "PORTMOD_CL37_WO_BAM", PORTMOD_CL37_WO_BAM },
    { "PORTMOD_CL37_W_10G", PORTMOD_CL37_W_10G },
    { "PORTMOD_CL37_HR2SPM", PORTMOD_CL37_HR2SPM },
    { "PORTMOD_CL37_HR2SPM_W_10G", PORTMOD_CL37_HR2SPM_W_10G },
    { "PORTMOD_CL37_W_BAM_HG", PORTMOD_CL37_W_BAM_HG },
    { "PORTMOD_CL37_SGMII_COMBO", PORTMOD_CL37_SGMII_COMBO },
    { "PORTMOD_CL73_DISABLE", PORTMOD_CL73_DISABLE },
    { "PORTMOD_CL73_WO_BAM", PORTMOD_CL73_WO_BAM },
    { "PORTMOD_CL73_W_BAM", PORTMOD_CL73_W_BAM },
    { "PORTMOD_CL73_HPAM", PORTMOD_CL73_HPAM },
    { "PORTMOD_CL73_CL37", PORTMOD_CL73_CL37 },
    { "PORTMOD_CL73_HG", PORTMOD_CL73_HG },
    { "PORTMOD_CL73_HPAM_VS_SW", PORTMOD_CL73_HPAM_VS_SW },
    { "PORTMOD_PORT_ENABLE_MAC", PORTMOD_PORT_ENABLE_MAC },
    { "PORTMOD_PORT_ENABLE_PHY", PORTMOD_PORT_ENABLE_PHY },
    { "PORTMOD_PORT_ENABLE_TX", PORTMOD_PORT_ENABLE_TX },
    { "PORTMOD_PORT_ENABLE_RX", PORTMOD_PORT_ENABLE_RX },
    { "PORTMOD_PORT_ENABLE_INTERNAL_PHY_ONLY", PORTMOD_PORT_ENABLE_INTERNAL_PHY_ONLY },
    { "PORTMOD_USER_SET_TX_PREEMPHASIS_BY_CONFIG", PORTMOD_USER_SET_TX_PREEMPHASIS_BY_CONFIG },
    { "PORTMOD_USER_SET_TX_AMP_BY_CONFIG", PORTMOD_USER_SET_TX_AMP_BY_CONFIG },
    { "PORTMOD_USER_SET_TX_PREEMPHASIS_BY_API", PORTMOD_USER_SET_TX_PREEMPHASIS_BY_API },
    { "PORTMOD_USER_SET_TX_AMP_BY_API", PORTMOD_USER_SET_TX_AMP_BY_API },
    { "PORTMOD_ENCODING_LOW_LATENCY_LLFC", PORTMOD_ENCODING_LOW_LATENCY_LLFC },
    { "PORTMOD_ENCODING_FEC_ERROR_DETECT", PORTMOD_ENCODING_FEC_ERROR_DETECT },
    { "PORTMOD_ENCODING_EXTRCT_CIG_FROM_LLFC", PORTMOD_ENCODING_EXTRCT_CIG_FROM_LLFC },
    { "PORTMOD_MAX_CORES_PER_PORT", PORTMOD_MAX_CORES_PER_PORT },
    { "PORTMOD_PORT_ADD_F_INIT_PASS1", PORTMOD_PORT_ADD_F_INIT_PASS1 },
    { "PORTMOD_PORT_ADD_F_INIT_PASS2", PORTMOD_PORT_ADD_F_INIT_PASS2 },
    { "PORTMOD_PORT_ADD_F_FIRMWARE_LOAD_VERIFY", PORTMOD_PORT_ADD_F_FIRMWARE_LOAD_VERIFY },
    { "PORTMOD_PORT_ADD_F_RX_SRIP_CRC", PORTMOD_PORT_ADD_F_RX_SRIP_CRC },
    { "PORTMOD_PORT_ADD_F_TX_APPEND_CRC", PORTMOD_PORT_ADD_F_TX_APPEND_CRC },
    { "PORTMOD_PORT_ADD_F_TX_REPLACE_CRC", PORTMOD_PORT_ADD_F_TX_REPLACE_CRC },
    { "PORTMOD_PORT_ADD_F_TX_PASS_THROUGH_CRC", PORTMOD_PORT_ADD_F_TX_PASS_THROUGH_CRC },
    { "PORTMOD_PORT_ADD_F_EGR_1588_TIMESTAMP_MODE_48BIT", PORTMOD_PORT_ADD_F_EGR_1588_TIMESTAMP_MODE_48BIT },
    { "PORTMOD_PORT_ADD_F_INIT_CORE_PROBE", PORTMOD_PORT_ADD_F_INIT_CORE_PROBE },
    { "PORTMOD_PORT_ADD_F_PORT_ATTACH_EXT_PHY_SKIP", PORTMOD_PORT_ADD_F_PORT_ATTACH_EXT_PHY_SKIP },
    { "PORTMOD_PORT_ADD_F_ELK", PORTMOD_PORT_ADD_F_ELK },
    { "PORTMOD_PORT_ADD_F_AUTONEG_CONFIG_SKIP", PORTMOD_PORT_ADD_F_AUTONEG_CONFIG_SKIP },
    { "PORTMOD_CORE_INIT_FLAG_INITIALZIED", PORTMOD_CORE_INIT_FLAG_INITIALZIED },
    { "PORTMOD_CORE_INIT_FLAG_FIRMWARE_LOADED", PORTMOD_CORE_INIT_FLAG_FIRMWARE_LOADED },
    { "PORTMOD_PM12x10_F_EXTERNAL_TOP_MODE", PORTMOD_PM12x10_F_EXTERNAL_TOP_MODE },
    { "PORTMOD_PM12x10_F_USE_PM_TD", PORTMOD_PM12x10_F_USE_PM_TD },
    { "PORTMOD_PM12x10_F_USE_PM_XGS", PORTMOD_PM12x10_F_USE_PM_XGS },
    { "PORTMOD_MAX_ILKN_PORTS_PER_ILKN_PM", PORTMOD_MAX_ILKN_PORTS_PER_ILKN_PM },
    { "PORTMOD_SIDE_SYSTEM", PORTMOD_SIDE_SYSTEM },
    { "PORTMOD_SIDE_LINE", PORTMOD_SIDE_LINE },
    { "PORTMOD_PHYN_LAST_ONE", PORTMOD_PHYN_LAST_ONE },
    { "PORTMOD_ALL_LANES_ARE_ACTIVE", PORTMOD_ALL_LANES_ARE_ACTIVE },
    { "PORTMOD_NO_LANE_IS_ACTIVE", PORTMOD_NO_LANE_IS_ACTIVE },
    { "PORTMOD_CREATE_F_PM_NULL", PORTMOD_CREATE_F_PM_NULL },
    { "PORTMOD_PORT_LINK_LATCH_DOWN_F_CLEAR", PORTMOD_PORT_LINK_LATCH_DOWN_F_CLEAR },
    { "PORTMOD_PORT_UPDATE_F_DISABLE_MAC", PORTMOD_PORT_UPDATE_F_DISABLE_MAC },
    { "PORTMOD_PORT_UPDATE_F_UPDATE_SERDES_LINK", PORTMOD_PORT_UPDATE_F_UPDATE_SERDES_LINK },
    { "PORTMOD_PRIMARY_PORT_INVALID", PORTMOD_PRIMARY_PORT_INVALID },
    { "PORTMOD_PORT_OFFSET_INVALID", PORTMOD_PORT_OFFSET_INVALID },
    { "PORTMOD_CORE_INDEX_INVALID", PORTMOD_CORE_INDEX_INVALID },
    { "PORTMOD_LANE_INDEX_INVALID", PORTMOD_LANE_INDEX_INVALID },
    { "PORTMOD_XPHY_ID_INVALID", PORTMOD_XPHY_ID_INVALID },
    { "PORTMOD_MAX_NUM_XPHY_SUPPORTED", PORTMOD_MAX_NUM_XPHY_SUPPORTED },
    { "PORTMOD_XPHY_EXISTING_IDX", PORTMOD_XPHY_EXISTING_IDX },
    { "PORTMOD_PORT_REG_ACCESS_DEFAULT", PORTMOD_PORT_REG_ACCESS_DEFAULT },
    { "PORTMOD_PORT_REG_ACCESS_DIRECT", PORTMOD_PORT_REG_ACCESS_DIRECT },
    { "PORTMOD_PORT_PGW_CONFIGURE", PORTMOD_PORT_PGW_CONFIGURE },
    { "PORTMOD_PORT_PGW_MAC_RESET", PORTMOD_PORT_PGW_MAC_RESET },
    { "PORTMOD_PORT_PGW_POWER_SAVE", PORTMOD_PORT_PGW_POWER_SAVE },
    { "PORTMOD_PORT_PGW_MAC_UNRESET", PORTMOD_PORT_PGW_MAC_UNRESET },
    { "PORTMOD_INIT_F_EXTERNAL_MOST_ONLY", PORTMOD_INIT_F_EXTERNAL_MOST_ONLY },
    { "PORTMOD_INIT_F_ALL_PHYS", PORTMOD_INIT_F_ALL_PHYS },
    { "PORTMOD_INIT_F_INTERNAL_SERDES_ONLY", PORTMOD_INIT_F_INTERNAL_SERDES_ONLY },
    { "PORTMOD_INIT_F_EXTERNAL_PHYS_ONLY", PORTMOD_INIT_F_EXTERNAL_PHYS_ONLY },
    { NULL }
};


/* Typedefs section */
static cint_parameter_desc_t __cint_typedefs[] =
{
    {"_shr_port_pcs_t", "portmod_port_pcs_t" , 0 , 0},
    {"_shr_port_encap_t", "portmod_encap_t" , 0 , 0},
    {"soc_port_phy_timesync_config_t", "portmod_phy_timesync_config_t" , 0 , 0},
    {"_shr_port_control_phy_timesync_t", "portmod_port_control_phy_timesync_t" , 0 , 0},
    {"phymod_timesync_framesync_t", "portmod_timesync_framesync_t" , 0 , 0},
    {"phymod_edc_config_t", "portmod_edc_config_t" , 0 , 0},
    { NULL }
};


cint_data_t portmod_cint_data =
{    
    NULL,
    __cint_functions,
    __cint_structures,
    __cint_enums,
    __cint_typedefs,
    __cint_constants,
    __cint_function_pointers,
};


#endif /* defined(PORTMOD_SUPPORT) */

#endif /* defined(INCLUDE_LIB_CINT) */
