/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.45
Hash     : c0750e5
Date     : May  2 2024
Type     : Engineering
Log Time   : Thu May  2 21:01:11 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `aes_192.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/table.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/table.v' to AST representation.
Generating RTLIL representation for module `\table_lookup'.
Generating RTLIL representation for module `\S4'.
Generating RTLIL representation for module `\T'.
Generating RTLIL representation for module `\S'.
Generating RTLIL representation for module `\xS'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/round.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/round.v' to AST representation.
Generating RTLIL representation for module `\one_round'.
Generating RTLIL representation for module `\final_round'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v' to AST representation.
Generating RTLIL representation for module `\aes_192'.
Generating RTLIL representation for module `\expand_key_type_A_192'.
Generating RTLIL representation for module `\expand_key_type_B_192'.
Generating RTLIL representation for module `\expand_key_type_C_192'.
Generating RTLIL representation for module `\expand_key_type_D_192'.
Successfully finished Verilog frontend.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \aes_192
Used module:     \final_round
Used module:         \S4
Used module:             \S
Used module:     \one_round
Used module:         \table_lookup
Used module:             \T
Used module:                 \xS
Used module:     \expand_key_type_A_192
Used module:     \expand_key_type_B_192
Used module:     \expand_key_type_C_192
Used module:     \expand_key_type_D_192

5.2. Analyzing design hierarchy..
Top module:  \aes_192
Used module:     \final_round
Used module:         \S4
Used module:             \S
Used module:     \one_round
Used module:         \table_lookup
Used module:             \T
Used module:                 \xS
Used module:     \expand_key_type_A_192
Used module:     \expand_key_type_B_192
Used module:     \expand_key_type_C_192
Used module:     \expand_key_type_D_192
Removed 0 unused modules.
Mapping positional arguments of cell expand_key_type_D_192.S4_0 (S4).
Mapping positional arguments of cell expand_key_type_C_192.S4_0 (S4).
Mapping positional arguments of cell expand_key_type_A_192.S4_0 (S4).
Mapping positional arguments of cell aes_192.rf (final_round).
Mapping positional arguments of cell aes_192.r11 (one_round).
Mapping positional arguments of cell aes_192.r10 (one_round).
Mapping positional arguments of cell aes_192.r9 (one_round).
Mapping positional arguments of cell aes_192.r8 (one_round).
Mapping positional arguments of cell aes_192.r7 (one_round).
Mapping positional arguments of cell aes_192.r6 (one_round).
Mapping positional arguments of cell aes_192.r5 (one_round).
Mapping positional arguments of cell aes_192.r4 (one_round).
Mapping positional arguments of cell aes_192.r3 (one_round).
Mapping positional arguments of cell aes_192.r2 (one_round).
Mapping positional arguments of cell aes_192.r1 (one_round).
Mapping positional arguments of cell aes_192.a11 (expand_key_type_A_192).
Mapping positional arguments of cell aes_192.a10 (expand_key_type_B_192).
Mapping positional arguments of cell aes_192.a9 (expand_key_type_C_192).
Mapping positional arguments of cell aes_192.a8 (expand_key_type_A_192).
Mapping positional arguments of cell aes_192.a7 (expand_key_type_B_192).
Mapping positional arguments of cell aes_192.a6 (expand_key_type_C_192).
Mapping positional arguments of cell aes_192.a5 (expand_key_type_A_192).
Mapping positional arguments of cell aes_192.a4 (expand_key_type_B_192).
Mapping positional arguments of cell aes_192.a3 (expand_key_type_C_192).
Mapping positional arguments of cell aes_192.a2 (expand_key_type_A_192).
Mapping positional arguments of cell aes_192.a1 (expand_key_type_B_192).
Mapping positional arguments of cell aes_192.a0 (expand_key_type_D_192).
Mapping positional arguments of cell final_round.S4_4 (S4).
Mapping positional arguments of cell final_round.S4_3 (S4).
Mapping positional arguments of cell final_round.S4_2 (S4).
Mapping positional arguments of cell final_round.S4_1 (S4).
Mapping positional arguments of cell one_round.t3 (table_lookup).
Mapping positional arguments of cell one_round.t2 (table_lookup).
Mapping positional arguments of cell one_round.t1 (table_lookup).
Mapping positional arguments of cell one_round.t0 (table_lookup).
Mapping positional arguments of cell T.s4 (xS).
Mapping positional arguments of cell T.s0 (S).
Mapping positional arguments of cell S4.S_3 (S).
Mapping positional arguments of cell S4.S_2 (S).
Mapping positional arguments of cell S4.S_1 (S).
Mapping positional arguments of cell S4.S_0 (S).
Mapping positional arguments of cell table_lookup.t3 (T).
Mapping positional arguments of cell table_lookup.t2 (T).
Mapping positional arguments of cell table_lookup.t1 (T).
Mapping positional arguments of cell table_lookup.t0 (T).

6. Executing synth_rs pass: v0.4.218

6.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

6.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

6.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

6.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

6.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

6.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

6.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

6.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

6.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

6.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

6.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

6.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

6.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

6.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

6.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

6.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

6.17. Executing HIERARCHY pass (managing design hierarchy).

6.17.1. Analyzing design hierarchy..
Top module:  \aes_192
Used module:     \final_round
Used module:         \S4
Used module:             \S
Used module:     \one_round
Used module:         \table_lookup
Used module:             \T
Used module:                 \xS
Used module:     \expand_key_type_A_192
Used module:     \expand_key_type_B_192
Used module:     \expand_key_type_C_192
Used module:     \expand_key_type_D_192

6.17.2. Analyzing design hierarchy..
Top module:  \aes_192
Used module:     \final_round
Used module:         \S4
Used module:             \S
Used module:     \one_round
Used module:         \table_lookup
Used module:             \T
Used module:                 \xS
Used module:     \expand_key_type_A_192
Used module:     \expand_key_type_B_192
Used module:     \expand_key_type_C_192
Used module:     \expand_key_type_D_192
Removed 0 unused modules.

6.18. Executing PROC pass (convert processes to netlists).

6.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/table.v:331$3 in module xS.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/table.v:64$2 in module S.
Removed a total of 0 dead cases.

6.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 12 assignments to connections.

6.18.4. Executing PROC_INIT pass (extract init attributes).

6.18.5. Executing PROC_ARST pass (detect async resets in processes).

6.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.

6.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:189$57'.
Creating decoders for process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:179$54'.
Creating decoders for process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:156$51'.
Creating decoders for process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:146$48'.
Creating decoders for process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:121$43'.
Creating decoders for process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:118$42'.
Creating decoders for process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:95$37'.
Creating decoders for process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:83$32'.
Creating decoders for process `\aes_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:28$26'.
Creating decoders for process `\final_round.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/round.v:78$25'.
Creating decoders for process `\one_round.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/round.v:45$20'.
Creating decoders for process `\xS.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/table.v:331$3'.
     1/1: $0\out[7:0]
Creating decoders for process `\S.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/table.v:64$2'.
     1/1: $0\out[7:0]

6.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

6.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\expand_key_type_D_192.\out_1' using process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:189$57'.
  created $dff cell `$procdff$68' with positive edge clock.
Creating register for signal `\expand_key_type_D_192.\k0a' using process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:179$54'.
  created $dff cell `$procdff$69' with positive edge clock.
Creating register for signal `\expand_key_type_D_192.\k1a' using process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:179$54'.
  created $dff cell `$procdff$70' with positive edge clock.
Creating register for signal `\expand_key_type_D_192.\k2a' using process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:179$54'.
  created $dff cell `$procdff$71' with positive edge clock.
Creating register for signal `\expand_key_type_D_192.\k3a' using process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:179$54'.
  created $dff cell `$procdff$72' with positive edge clock.
Creating register for signal `\expand_key_type_D_192.\k4a' using process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:179$54'.
  created $dff cell `$procdff$73' with positive edge clock.
Creating register for signal `\expand_key_type_D_192.\k5a' using process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:179$54'.
  created $dff cell `$procdff$74' with positive edge clock.
Creating register for signal `\expand_key_type_C_192.\out_1' using process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:156$51'.
  created $dff cell `$procdff$75' with positive edge clock.
Creating register for signal `\expand_key_type_C_192.\k0a' using process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:146$48'.
  created $dff cell `$procdff$76' with positive edge clock.
Creating register for signal `\expand_key_type_C_192.\k1a' using process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:146$48'.
  created $dff cell `$procdff$77' with positive edge clock.
Creating register for signal `\expand_key_type_C_192.\k2a' using process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:146$48'.
  created $dff cell `$procdff$78' with positive edge clock.
Creating register for signal `\expand_key_type_C_192.\k3a' using process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:146$48'.
  created $dff cell `$procdff$79' with positive edge clock.
Creating register for signal `\expand_key_type_C_192.\k4a' using process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:146$48'.
  created $dff cell `$procdff$80' with positive edge clock.
Creating register for signal `\expand_key_type_C_192.\k5a' using process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:146$48'.
  created $dff cell `$procdff$81' with positive edge clock.
Creating register for signal `\expand_key_type_B_192.\out_1' using process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:121$43'.
  created $dff cell `$procdff$82' with positive edge clock.
Creating register for signal `\expand_key_type_B_192.\k0a' using process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:118$42'.
  created $dff cell `$procdff$83' with positive edge clock.
Creating register for signal `\expand_key_type_B_192.\k1a' using process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:118$42'.
  created $dff cell `$procdff$84' with positive edge clock.
Creating register for signal `\expand_key_type_B_192.\k2a' using process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:118$42'.
  created $dff cell `$procdff$85' with positive edge clock.
Creating register for signal `\expand_key_type_B_192.\k3a' using process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:118$42'.
  created $dff cell `$procdff$86' with positive edge clock.
Creating register for signal `\expand_key_type_B_192.\k4a' using process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:118$42'.
  created $dff cell `$procdff$87' with positive edge clock.
Creating register for signal `\expand_key_type_B_192.\k5a' using process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:118$42'.
  created $dff cell `$procdff$88' with positive edge clock.
Creating register for signal `\expand_key_type_A_192.\out_1' using process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:95$37'.
  created $dff cell `$procdff$89' with positive edge clock.
Creating register for signal `\expand_key_type_A_192.\k0a' using process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:83$32'.
  created $dff cell `$procdff$90' with positive edge clock.
Creating register for signal `\expand_key_type_A_192.\k1a' using process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:83$32'.
  created $dff cell `$procdff$91' with positive edge clock.
Creating register for signal `\expand_key_type_A_192.\k2a' using process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:83$32'.
  created $dff cell `$procdff$92' with positive edge clock.
Creating register for signal `\expand_key_type_A_192.\k3a' using process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:83$32'.
  created $dff cell `$procdff$93' with positive edge clock.
Creating register for signal `\expand_key_type_A_192.\k4a' using process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:83$32'.
  created $dff cell `$procdff$94' with positive edge clock.
Creating register for signal `\expand_key_type_A_192.\k5a' using process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:83$32'.
  created $dff cell `$procdff$95' with positive edge clock.
Creating register for signal `\aes_192.\s0' using process `\aes_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:28$26'.
  created $dff cell `$procdff$96' with positive edge clock.
Creating register for signal `\aes_192.\k0' using process `\aes_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:28$26'.
  created $dff cell `$procdff$97' with positive edge clock.
Creating register for signal `\final_round.\state_out' using process `\final_round.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/round.v:78$25'.
  created $dff cell `$procdff$98' with positive edge clock.
Creating register for signal `\one_round.\state_out' using process `\one_round.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/round.v:45$20'.
  created $dff cell `$procdff$99' with positive edge clock.
Creating register for signal `\xS.\out' using process `\xS.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/table.v:331$3'.
  created $dff cell `$procdff$100' with positive edge clock.
Creating register for signal `\S.\out' using process `\S.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/table.v:64$2'.
  created $dff cell `$procdff$101' with positive edge clock.

6.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `expand_key_type_D_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:189$57'.
Removing empty process `expand_key_type_D_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:179$54'.
Removing empty process `expand_key_type_C_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:156$51'.
Removing empty process `expand_key_type_C_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:146$48'.
Removing empty process `expand_key_type_B_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:121$43'.
Removing empty process `expand_key_type_B_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:118$42'.
Removing empty process `expand_key_type_A_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:95$37'.
Removing empty process `expand_key_type_A_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:83$32'.
Removing empty process `aes_192.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/aes_192.v:28$26'.
Removing empty process `final_round.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/round.v:78$25'.
Removing empty process `one_round.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/round.v:45$20'.
Found and cleaned up 1 empty switch in `\xS.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/table.v:331$3'.
Removing empty process `xS.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/table.v:331$3'.
Found and cleaned up 1 empty switch in `\S.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/table.v:64$2'.
Removing empty process `S.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-03-00-55-59_T10875R111/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/results_dir/.././rtl/table.v:64$2'.
Cleaned up 2 empty switches.

6.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module expand_key_type_D_192.
Optimizing module expand_key_type_C_192.
Optimizing module expand_key_type_B_192.
Optimizing module expand_key_type_A_192.
Optimizing module aes_192.
Optimizing module final_round.
Optimizing module one_round.
Optimizing module xS.
Optimizing module S.
Optimizing module T.
Optimizing module S4.
Optimizing module table_lookup.

6.19. Executing SPLITNETS pass (splitting up multi-bit signals).

6.20. Executing DEMUXMAP pass.

6.21. Executing FLATTEN pass (flatten design).
Deleting now unused module S.
Deleting now unused module S4.
Deleting now unused module T.
Deleting now unused module expand_key_type_A_192.
Deleting now unused module expand_key_type_B_192.
Deleting now unused module expand_key_type_C_192.
Deleting now unused module expand_key_type_D_192.
Deleting now unused module final_round.
Deleting now unused module one_round.
Deleting now unused module table_lookup.
Deleting now unused module xS.
<suppressed ~45 debug messages>

6.22. Executing DEMUXMAP pass.

6.23. Executing TRIBUF pass.

6.24. Executing TRIBUF pass.

6.25. Executing DEMINOUT pass (demote inout ports to input or output).

6.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~8 debug messages>

6.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 3 unused cells and 805 unused wires.
<suppressed ~9 debug messages>

6.28. Executing CHECK pass (checking for obvious problems).
Checking module aes_192...
Found and reported 0 problems.

6.29. Printing statistics.

=== aes_192 ===

   Number of wires:               3458
   Number of wire bits:          65425
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:             400
   Number of memory bits:       819200
   Number of processes:              0
   Number of cells:               1722
     $dff                          495
     $meminit                      400
     $memrd_v2                     400
     $not                            8
     $xor                          419

6.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.35. Executing OPT_SHARE pass.

6.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=495, #solve=0, #remove=0, time=0.13 sec.]

6.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.39. Executing FSM pass (extract and optimize FSM).

6.39.1. Executing FSM_DETECT pass (finding FSMs in design).

6.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.40. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a0.\S4_0.\S_0.$auto$mem.cc:328:emit$65 ($flatten\a0.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a0.\S4_0.\S_1.$auto$mem.cc:328:emit$65 ($flatten\a0.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a0.\S4_0.\S_2.$auto$mem.cc:328:emit$65 ($flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a0.\S4_0.\S_3.$auto$mem.cc:328:emit$65 ($flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a11.\S4_0.\S_0.$auto$mem.cc:328:emit$65 ($flatten\a11.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a11.\S4_0.\S_1.$auto$mem.cc:328:emit$65 ($flatten\a11.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a11.\S4_0.\S_2.$auto$mem.cc:328:emit$65 ($flatten\a11.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a11.\S4_0.\S_3.$auto$mem.cc:328:emit$65 ($flatten\a11.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a2.\S4_0.\S_0.$auto$mem.cc:328:emit$65 ($flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a2.\S4_0.\S_1.$auto$mem.cc:328:emit$65 ($flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a2.\S4_0.\S_2.$auto$mem.cc:328:emit$65 ($flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a2.\S4_0.\S_3.$auto$mem.cc:328:emit$65 ($flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a3.\S4_0.\S_0.$auto$mem.cc:328:emit$65 ($flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a3.\S4_0.\S_1.$auto$mem.cc:328:emit$65 ($flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a3.\S4_0.\S_2.$auto$mem.cc:328:emit$65 ($flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a3.\S4_0.\S_3.$auto$mem.cc:328:emit$65 ($flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a5.\S4_0.\S_0.$auto$mem.cc:328:emit$65 ($flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a5.\S4_0.\S_1.$auto$mem.cc:328:emit$65 ($flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a5.\S4_0.\S_2.$auto$mem.cc:328:emit$65 ($flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a5.\S4_0.\S_3.$auto$mem.cc:328:emit$65 ($flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a6.\S4_0.\S_0.$auto$mem.cc:328:emit$65 ($flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a6.\S4_0.\S_1.$auto$mem.cc:328:emit$65 ($flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a6.\S4_0.\S_2.$auto$mem.cc:328:emit$65 ($flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a6.\S4_0.\S_3.$auto$mem.cc:328:emit$65 ($flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a8.\S4_0.\S_0.$auto$mem.cc:328:emit$65 ($flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a8.\S4_0.\S_1.$auto$mem.cc:328:emit$65 ($flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a8.\S4_0.\S_2.$auto$mem.cc:328:emit$65 ($flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a8.\S4_0.\S_3.$auto$mem.cc:328:emit$65 ($flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a9.\S4_0.\S_0.$auto$mem.cc:328:emit$65 ($flatten\a9.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a9.\S4_0.\S_1.$auto$mem.cc:328:emit$65 ($flatten\a9.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a9.\S4_0.\S_2.$auto$mem.cc:328:emit$65 ($flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a9.\S4_0.\S_3.$auto$mem.cc:328:emit$65 ($flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r1.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r1.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r10.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r10.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r11.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r11.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r2.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r2.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r3.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r3.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r4.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r4.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r5.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r5.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r6.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r6.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r7.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r7.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r8.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r8.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t0.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t0.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t1.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t1.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t2.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t2.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t3.\s0.$auto$mem.cc:328:emit$65 ($flatten\r9.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t3.\s4.$auto$mem.cc:328:emit$61 ($flatten\r9.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_1.\S_0.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_1.\S_0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_1.\S_1.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_1.\S_1.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_1.\S_2.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_1.\S_2.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_1.\S_3.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_1.\S_3.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_2.\S_0.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_2.\S_0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_2.\S_1.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_2.\S_1.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_2.\S_2.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_2.\S_2.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_2.\S_3.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_2.\S_3.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_3.\S_0.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_3.\S_0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_3.\S_1.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_3.\S_1.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_3.\S_2.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_3.\S_2.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_3.\S_3.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_3.\S_3.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_4.\S_0.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_4.\S_0.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_4.\S_1.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_4.\S_1.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_4.\S_2.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_4.\S_2.$auto$proc_rom.cc:150:do_switch$63).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_4.\S_3.$auto$mem.cc:328:emit$65 ($flatten\rf.\S4_4.\S_3.$auto$proc_rom.cc:150:do_switch$63).

6.41. Executing PEEPOPT pass (run peephole optimizers).

6.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.48. Executing OPT_SHARE pass.

6.49. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=495, #solve=0, #remove=0, time=0.07 sec.]

6.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.57. Executing OPT_SHARE pass.

6.58. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=495, #solve=0, #remove=0, time=0.13 sec.]

6.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.66. Executing OPT_SHARE pass.

6.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=495, #solve=0, #remove=0, time=0.07 sec.]

6.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=495, #solve=0, #remove=0, time=0.08 sec.]

6.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.71. Executing WREDUCE pass (reducing word size of cells).

6.72. Executing PEEPOPT pass (run peephole optimizers).

6.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.74. Executing DEMUXMAP pass.

6.75. Executing SPLITNETS pass (splitting up multi-bit signals).

6.76. Printing statistics.

=== aes_192 ===

   Number of wires:               3458
   Number of wire bits:          65425
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:             400
   Number of memory bits:       819200
   Number of processes:              0
   Number of cells:               1722
     $dff                          495
     $meminit                      400
     $memrd_v2                     400
     $not                            8
     $xor                          419

6.77. Executing RS_DSP_MULTADD pass.

6.78. Executing WREDUCE pass (reducing word size of cells).

6.79. Executing RS_DSP_MACC pass.

6.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.81. Executing TECHMAP pass (map to technology primitives).

6.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.82. Printing statistics.

=== aes_192 ===

   Number of wires:               3458
   Number of wire bits:          65425
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:             400
   Number of memory bits:       819200
   Number of processes:              0
   Number of cells:               1722
     $dff                          495
     $meminit                      400
     $memrd_v2                     400
     $not                            8
     $xor                          419

6.83. Executing TECHMAP pass (map to technology primitives).

6.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.84. Printing statistics.

=== aes_192 ===

   Number of wires:               3458
   Number of wire bits:          65425
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:             400
   Number of memory bits:       819200
   Number of processes:              0
   Number of cells:               1722
     $dff                          495
     $meminit                      400
     $memrd_v2                     400
     $not                            8
     $xor                          419

6.85. Executing TECHMAP pass (map to technology primitives).

6.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.86. Executing TECHMAP pass (map to technology primitives).

6.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.87. Executing TECHMAP pass (map to technology primitives).

6.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

6.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.88. Executing RS_DSP_SIMD pass.

6.89. Executing TECHMAP pass (map to technology primitives).

6.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

6.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.90. Executing TECHMAP pass (map to technology primitives).

6.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

6.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

6.91. Executing rs_pack_dsp_regs pass.

6.92. Executing RS_DSP_IO_REGS pass.

6.93. Executing TECHMAP pass (map to technology primitives).

6.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

6.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

6.94. Executing TECHMAP pass (map to technology primitives).

6.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

6.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

6.95. Printing statistics.

=== aes_192 ===

   Number of wires:               3458
   Number of wire bits:          65425
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:             400
   Number of memory bits:       819200
   Number of processes:              0
   Number of cells:               1722
     $dff                          495
     $meminit                      400
     $memrd_v2                     400
     $not                            8
     $xor                          419

6.96. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module aes_192:
  created 0 $alu and 0 $macc cells.

6.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.102. Executing OPT_SHARE pass.

6.103. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=495, #solve=0, #remove=0, time=0.23 sec.]

6.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.106. Printing statistics.

=== aes_192 ===

   Number of wires:               3458
   Number of wire bits:          65425
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:             400
   Number of memory bits:       819200
   Number of processes:              0
   Number of cells:               1722
     $dff                          495
     $meminit                      400
     $memrd_v2                     400
     $not                            8
     $xor                          419

6.107. Executing MEMORY pass.

6.107.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.107.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.107.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

6.107.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.107.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\a0.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a0.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a11.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a11.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a11.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a11.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a9.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a9.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_1.\S_0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_1.\S_1.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_1.\S_2.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_1.\S_3.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_2.\S_0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_2.\S_1.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_2.\S_2.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_2.\S_3.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_3.\S_0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_3.\S_1.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_3.\S_2.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_3.\S_3.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_4.\S_0.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_4.\S_1.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_4.\S_2.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_4.\S_3.$auto$proc_rom.cc:150:do_switch$63'[0] in module `\aes_192': merging output FF to cell.

6.107.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 400 unused cells and 3600 unused wires.
<suppressed ~401 debug messages>

6.107.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.107.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.107.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.107.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.108. Printing statistics.

=== aes_192 ===

   Number of wires:               3058
   Number of wire bits:          62225
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                922
     $dff                           95
     $mem_v2                       400
     $not                            8
     $xor                          419

6.109. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

6.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).

6.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory aes_192.$flatten\a0.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a0.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a11.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a11.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a11.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a11.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a9.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a9.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 via $__RS_FACTOR_BRAM18_SDP
<suppressed ~18762 debug messages>

6.113. Executing Rs_BRAM_Split pass.
 BRAM: $flatten\a0.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a0.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a0.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a11.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a11.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a11.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a11.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a11.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a11.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a11.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a11.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a9.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a9.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a9.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a9.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0 (BRAM2x18_SDP)

6.114. Executing TECHMAP pass (map to technology primitives).

6.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

6.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

6.115. Executing TECHMAP pass (map to technology primitives).

6.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

6.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~166 debug messages>

6.116. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

6.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.122. Executing OPT_SHARE pass.

6.123. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=95, #solve=0, #remove=0, time=0.05 sec.]

6.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 4576 unused wires.
<suppressed ~1 debug messages>

6.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.126. Executing PMUXTREE pass.

6.127. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

6.128. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\r3.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r3.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r3.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r3.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r3.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r3.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r3.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r3.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r3.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r3.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r3.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r3.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r3.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r3.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r3.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r3.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r3.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r4.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r4.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r5.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r5.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r6.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r6.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r7.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r7.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r8.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r8.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\r9.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59: $$flatten\r9.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_1.\S_0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_1.\S_0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_1.\S_0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_1.\S_1.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_1.\S_1.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_1.\S_1.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_1.\S_2.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_1.\S_2.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_1.\S_2.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_1.\S_3.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_1.\S_3.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_1.\S_3.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_2.\S_0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_2.\S_0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_2.\S_0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_2.\S_1.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_2.\S_1.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_2.\S_1.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_2.\S_2.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_2.\S_2.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_2.\S_2.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_2.\S_3.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_2.\S_3.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_2.\S_3.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_3.\S_0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_3.\S_0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_3.\S_0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_3.\S_1.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_3.\S_1.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_3.\S_1.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_3.\S_2.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_3.\S_2.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_3.\S_2.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_3.\S_3.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_3.\S_3.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_3.\S_3.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_4.\S_0.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_4.\S_0.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_4.\S_0.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_4.\S_1.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_4.\S_1.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_4.\S_1.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_4.\S_2.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_4.\S_2.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_4.\S_2.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_4.\S_3.$auto$proc_rom.cc:150:do_switch$63 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_4.\S_3.$auto$proc_rom.cc:150:do_switch$63: $$flatten\rf.\S4_4.\S_3.$auto$proc_rom.cc:150:do_switch$63$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.

6.129. Executing TECHMAP pass (map to technology primitives).

6.129.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.129.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

6.129.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~57939 debug messages>

6.130. Printing statistics.

=== aes_192 ===

   Number of wires:             118050
   Number of wire bits:         985857
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             474336
     $_DFF_P_                     8000
     $_MUX_                     456960
     $_NOT_                          8
     $_XOR_                       9280
     TDP_RAM18KX2                   88

6.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~211176 debug messages>

6.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
<suppressed ~550920 debug messages>
Removed a total of 183640 cells.

6.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.136. Executing OPT_SHARE pass.

6.137. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7480, #solve=0, #remove=0, time=2.11 sec.]

6.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 32 unused cells and 100552 unused wires.
<suppressed ~33 debug messages>

6.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~1016 debug messages>

6.140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.141. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.142. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.143. Executing OPT_SHARE pass.

6.144. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.55 sec.]

6.145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 448 unused wires.
<suppressed ~1 debug messages>

6.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 2

6.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~3342 debug messages>

6.148. Executing TECHMAP pass (map to technology primitives).

6.148.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.148.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

6.149. Printing statistics.

=== aes_192 ===

   Number of wires:              17050
   Number of wire bits:         177857
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              78472
     $_AND_                       1528
     $_DFF_P_                     7448
     $_MUX_                      57976
     $_NOT_                        368
     $_OR_                        1784
     $_XOR_                       9280
     TDP_RAM18KX2                   88

6.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.151. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.153. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.155. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.09 sec.]

6.156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.161. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.163. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.39 sec.]

6.164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.171. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.76 sec.]

6.172. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.76 sec.]

6.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.175. Printing statistics.

=== aes_192 ===

   Number of wires:              17050
   Number of wire bits:         177857
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              78472
     $_AND_                       1528
     $_DFF_P_                     7448
     $_MUX_                      57976
     $_NOT_                        368
     $_OR_                        1784
     $_XOR_                       9280
     TDP_RAM18KX2                   88

   Number of Generic REGs:          7448

ABC-DFF iteration : 1

6.176. Executing ABC pass (technology mapping using ABC).

6.176.1. Summary of detected clock domains:
  78472 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

6.176.2. Extracting gate netlist of module `\aes_192' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 78384 gates and 80114 wires to a netlist network with 1728 inputs and 7544 outputs (dfl=1).

6.176.2.1. Executing ABC.
[Time = 9.78 sec.]

6.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~7122 debug messages>

6.178. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
<suppressed ~288 debug messages>
Removed a total of 96 cells.

6.179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.180. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.182. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$663145 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$662712
        $abc$649767$auto$blifparse.cc:396:parse_blif$662650

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$663638 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$663239
        $abc$649767$auto$blifparse.cc:396:parse_blif$663177

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$663989 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$663766
        $abc$649767$auto$blifparse.cc:396:parse_blif$663704

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$664516 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$664293
        $abc$649767$auto$blifparse.cc:396:parse_blif$664231

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$665043 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$664820
        $abc$649767$auto$blifparse.cc:396:parse_blif$664758

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$665570 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$665347
        $abc$649767$auto$blifparse.cc:396:parse_blif$665285

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$666273 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$665874
        $abc$649767$auto$blifparse.cc:396:parse_blif$665812

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$666624 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$666401
        $abc$649767$auto$blifparse.cc:396:parse_blif$666339

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$667967 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$667568
        $abc$649767$auto$blifparse.cc:396:parse_blif$667506

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$668318 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$668095
        $abc$649767$auto$blifparse.cc:396:parse_blif$668033

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$668845 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$668622
        $abc$649767$auto$blifparse.cc:396:parse_blif$668560

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$669372 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$669149
        $abc$649767$auto$blifparse.cc:396:parse_blif$669087

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$669899 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$669676
        $abc$649767$auto$blifparse.cc:396:parse_blif$669614

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$670426 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$670203
        $abc$649767$auto$blifparse.cc:396:parse_blif$670141

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$670953 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$670730
        $abc$649767$auto$blifparse.cc:396:parse_blif$670668

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$671480 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$671257
        $abc$649767$auto$blifparse.cc:396:parse_blif$671195

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$672007 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$671784
        $abc$649767$auto$blifparse.cc:396:parse_blif$671722

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$672534 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$672311
        $abc$649767$auto$blifparse.cc:396:parse_blif$672249

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$673061 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$672838
        $abc$649767$auto$blifparse.cc:396:parse_blif$672776

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$673767 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$673365
        $abc$649767$auto$blifparse.cc:396:parse_blif$673303

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$674115 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$673892
        $abc$649767$auto$blifparse.cc:396:parse_blif$673830

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$674642 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$674419
        $abc$649767$auto$blifparse.cc:396:parse_blif$674357

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$675169 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$674946
        $abc$649767$auto$blifparse.cc:396:parse_blif$674884

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$675696 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$675473
        $abc$649767$auto$blifparse.cc:396:parse_blif$675411

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$676863 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$676640
        $abc$649767$auto$blifparse.cc:396:parse_blif$676578

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$677390 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$677167
        $abc$649767$auto$blifparse.cc:396:parse_blif$677105

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$677917 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$677694
        $abc$649767$auto$blifparse.cc:396:parse_blif$677632

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$678444 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$678221
        $abc$649767$auto$blifparse.cc:396:parse_blif$678159

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$678971 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$678748
        $abc$649767$auto$blifparse.cc:396:parse_blif$678686

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$679498 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$679275
        $abc$649767$auto$blifparse.cc:396:parse_blif$679213

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$680170 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$679802
        $abc$649767$auto$blifparse.cc:396:parse_blif$679740

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$680728 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$680329
        $abc$649767$auto$blifparse.cc:396:parse_blif$680267

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$681079 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$680856
        $abc$649767$auto$blifparse.cc:396:parse_blif$680794

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$681606 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$681383
        $abc$649767$auto$blifparse.cc:396:parse_blif$681321

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$682133 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$681910
        $abc$649767$auto$blifparse.cc:396:parse_blif$681848

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$682805 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$682437
        $abc$649767$auto$blifparse.cc:396:parse_blif$682375

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$683187 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$682964
        $abc$649767$auto$blifparse.cc:396:parse_blif$682902

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$683714 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$683491
        $abc$649767$auto$blifparse.cc:396:parse_blif$683429

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$684417 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$684018
        $abc$649767$auto$blifparse.cc:396:parse_blif$683956

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$684944 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$684545
        $abc$649767$auto$blifparse.cc:396:parse_blif$684483

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$685935 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$685712
        $abc$649767$auto$blifparse.cc:396:parse_blif$685650

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$686638 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$686239
        $abc$649767$auto$blifparse.cc:396:parse_blif$686177

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$687165 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$686766
        $abc$649767$auto$blifparse.cc:396:parse_blif$686704

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$687692 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$687293
        $abc$649767$auto$blifparse.cc:396:parse_blif$687231

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$688219 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$687820
        $abc$649767$auto$blifparse.cc:396:parse_blif$687758

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$688746 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$688347
        $abc$649767$auto$blifparse.cc:396:parse_blif$688285

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$689273 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$688874
        $abc$649767$auto$blifparse.cc:396:parse_blif$688812

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$689800 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$689401
        $abc$649767$auto$blifparse.cc:396:parse_blif$689339

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$690327 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$689928
        $abc$649767$auto$blifparse.cc:396:parse_blif$689866

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$690854 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$690455
        $abc$649767$auto$blifparse.cc:396:parse_blif$690393

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$691381 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$690982
        $abc$649767$auto$blifparse.cc:396:parse_blif$690920

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$691908 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$691509
        $abc$649767$auto$blifparse.cc:396:parse_blif$691447

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$692435 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$692036
        $abc$649767$auto$blifparse.cc:396:parse_blif$691974

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$692786 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$692563
        $abc$649767$auto$blifparse.cc:396:parse_blif$692501

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$693313 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$693090
        $abc$649767$auto$blifparse.cc:396:parse_blif$693028

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$693985 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$693617
        $abc$649767$auto$blifparse.cc:396:parse_blif$693555

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$695183 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$694784
        $abc$649767$auto$blifparse.cc:396:parse_blif$694722

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$695534 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$695311
        $abc$649767$auto$blifparse.cc:396:parse_blif$695249

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$696206 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$695838
        $abc$649767$auto$blifparse.cc:396:parse_blif$695776

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$696733 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$696365
        $abc$649767$auto$blifparse.cc:396:parse_blif$696303

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$697325 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$696892
        $abc$649767$auto$blifparse.cc:396:parse_blif$696830

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$697787 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$697419
        $abc$649767$auto$blifparse.cc:396:parse_blif$697357

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$698314 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$697946
        $abc$649767$auto$blifparse.cc:396:parse_blif$697884

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$698696 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$698473
        $abc$649767$auto$blifparse.cc:396:parse_blif$698411

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$699223 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$699000
        $abc$649767$auto$blifparse.cc:396:parse_blif$698938

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$699895 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$699527
        $abc$649767$auto$blifparse.cc:396:parse_blif$699465

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$700422 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$700054
        $abc$649767$auto$blifparse.cc:396:parse_blif$699992

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$700949 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$700581
        $abc$649767$auto$blifparse.cc:396:parse_blif$700519

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$701507 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$701108
        $abc$649767$auto$blifparse.cc:396:parse_blif$701046

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$701858 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$701635
        $abc$649767$auto$blifparse.cc:396:parse_blif$701573

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$702530 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$702162
        $abc$649767$auto$blifparse.cc:396:parse_blif$702100

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$702912 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$702689
        $abc$649767$auto$blifparse.cc:396:parse_blif$702627

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$704079 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$703856
        $abc$649767$auto$blifparse.cc:396:parse_blif$703794

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$704785 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$704383
        $abc$649767$auto$blifparse.cc:396:parse_blif$704321

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$705278 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$704910
        $abc$649767$auto$blifparse.cc:396:parse_blif$704848

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$705836 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$705437
        $abc$649767$auto$blifparse.cc:396:parse_blif$705375

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$706332 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$705964
        $abc$649767$auto$blifparse.cc:396:parse_blif$705902

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$706714 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$706491
        $abc$649767$auto$blifparse.cc:396:parse_blif$706429

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$707386 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$707018
        $abc$649767$auto$blifparse.cc:396:parse_blif$706956

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$707947 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$707545
        $abc$649767$auto$blifparse.cc:396:parse_blif$707483

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$708474 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$708072
        $abc$649767$auto$blifparse.cc:396:parse_blif$708010

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$708822 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$708599
        $abc$649767$auto$blifparse.cc:396:parse_blif$708537

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$709494 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$709126
        $abc$649767$auto$blifparse.cc:396:parse_blif$709064

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$709876 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$709653
        $abc$649767$auto$blifparse.cc:396:parse_blif$709591

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$710403 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$710180
        $abc$649767$auto$blifparse.cc:396:parse_blif$710118

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$711075 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$710707
        $abc$649767$auto$blifparse.cc:396:parse_blif$710645

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$711457 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$711234
        $abc$649767$auto$blifparse.cc:396:parse_blif$711172

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$712129 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$711761
        $abc$649767$auto$blifparse.cc:396:parse_blif$711699

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$713151 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$712928
        $abc$649767$auto$blifparse.cc:396:parse_blif$712866

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$713888 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$713455
        $abc$649767$auto$blifparse.cc:396:parse_blif$713393

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$714205 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$713982
        $abc$649767$auto$blifparse.cc:396:parse_blif$713920

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$714732 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$714509
        $abc$649767$auto$blifparse.cc:396:parse_blif$714447

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$715259 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$715036
        $abc$649767$auto$blifparse.cc:396:parse_blif$714974

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$715786 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$715563
        $abc$649767$auto$blifparse.cc:396:parse_blif$715501

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$716313 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$716090
        $abc$649767$auto$blifparse.cc:396:parse_blif$716028

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$716840 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$716617
        $abc$649767$auto$blifparse.cc:396:parse_blif$716555

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$717512 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$717144
        $abc$649767$auto$blifparse.cc:396:parse_blif$717082

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$718039 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$717671
        $abc$649767$auto$blifparse.cc:396:parse_blif$717609

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$718377 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$718198
        $abc$649767$auto$blifparse.cc:396:parse_blif$718136

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$718948 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$718725
        $abc$649767$auto$blifparse.cc:396:parse_blif$718663

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$719620 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$719252
        $abc$649767$auto$blifparse.cc:396:parse_blif$719190

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$720002 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$719779
        $abc$649767$auto$blifparse.cc:396:parse_blif$719717

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$720674 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$720306
        $abc$649767$auto$blifparse.cc:396:parse_blif$720244

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$721012 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$720833
        $abc$649767$auto$blifparse.cc:396:parse_blif$720771

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$721569 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$721356
        $abc$649767$auto$blifparse.cc:396:parse_blif$721296

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$721975 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$721762
        $abc$649767$auto$blifparse.cc:396:parse_blif$721702

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$722381 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$722168
        $abc$649767$auto$blifparse.cc:396:parse_blif$722108

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$722787 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$722574
        $abc$649767$auto$blifparse.cc:396:parse_blif$722514

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$723193 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$722980
        $abc$649767$auto$blifparse.cc:396:parse_blif$722920

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$723599 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$723386
        $abc$649767$auto$blifparse.cc:396:parse_blif$723326

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$724005 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$723792
        $abc$649767$auto$blifparse.cc:396:parse_blif$723732

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$724411 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$724198
        $abc$649767$auto$blifparse.cc:396:parse_blif$724138

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$724817 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$724604
        $abc$649767$auto$blifparse.cc:396:parse_blif$724544

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$725223 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$725010
        $abc$649767$auto$blifparse.cc:396:parse_blif$724950

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$725629 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$725416
        $abc$649767$auto$blifparse.cc:396:parse_blif$725356

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$726035 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$725822
        $abc$649767$auto$blifparse.cc:396:parse_blif$725762

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$726441 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$726228
        $abc$649767$auto$blifparse.cc:396:parse_blif$726168

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$726847 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$726634
        $abc$649767$auto$blifparse.cc:396:parse_blif$726574

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$727253 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$727040
        $abc$649767$auto$blifparse.cc:396:parse_blif$726980

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649767$auto$blifparse.cc:396:parse_blif$727659 in front of them:
        $abc$649767$auto$blifparse.cc:396:parse_blif$727446
        $abc$649767$auto$blifparse.cc:396:parse_blif$727386

6.183. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.19 sec.]

6.184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 33444 unused wires.
<suppressed ~144 debug messages>

6.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~120 debug messages>

6.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.189. Executing OPT_SHARE pass.

6.190. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.26 sec.]

6.191. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 120 unused wires.
<suppressed ~1 debug messages>

6.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

6.193. Executing ABC pass (technology mapping using ABC).

6.193.1. Summary of detected clock domains:
  78368 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

6.193.2. Extracting gate netlist of module `\aes_192' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 78160 gates and 80008 wires to a netlist network with 1848 inputs and 7784 outputs (dfl=1).

6.193.2.1. Executing ABC.
[Time = 11.87 sec.]

6.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~6768 debug messages>

6.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
<suppressed ~288 debug messages>
Removed a total of 96 cells.

6.196. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.197. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.199. Executing OPT_SHARE pass.

6.200. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=2.37 sec.]

6.201. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 90200 unused wires.
<suppressed ~1 debug messages>

6.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

6.203. Executing ABC pass (technology mapping using ABC).

6.203.1. Summary of detected clock domains:
  78417 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

6.203.2. Extracting gate netlist of module `\aes_192' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 78209 gates and 80057 wires to a netlist network with 1848 inputs and 7784 outputs (dfl=2).

6.203.2.1. Executing ABC.
[Time = 42.55 sec.]

6.204. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~1373 debug messages>

6.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
<suppressed ~288 debug messages>
Removed a total of 96 cells.

6.206. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.207. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.208. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.209. Executing OPT_SHARE pass.

6.210. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=2.10 sec.]

6.211. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 90249 unused wires.
<suppressed ~1 debug messages>

6.212. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

6.213. Executing ABC pass (technology mapping using ABC).

6.213.1. Summary of detected clock domains:
  105240 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

6.213.2. Extracting gate netlist of module `\aes_192' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 105032 gates and 106880 wires to a netlist network with 1848 inputs and 7784 outputs (dfl=0).

6.213.2.1. Executing ABC.
[Time = 10.32 sec.]

6.214. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~688 debug messages>

6.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
<suppressed ~288 debug messages>
Removed a total of 96 cells.

6.216. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.217. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.218. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.219. Executing OPT_SHARE pass.

6.220. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=3.60 sec.]

6.221. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 117072 unused wires.
<suppressed ~1 debug messages>

6.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

6.223. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

6.224. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.225. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.226. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.227. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.228. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.229. Executing OPT_SHARE pass.

6.230. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.26 sec.]

6.231. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.234. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.236. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.238. Executing OPT_SHARE pass.

6.239. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=2.64 sec.]

6.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.243. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.244. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.245. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.246. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.247. Executing OPT_SHARE pass.

6.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=3.39 sec.]

6.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=3.48 sec.]

6.250. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.252. Executing BMUXMAP pass.

6.253. Executing DEMUXMAP pass.

6.254. Executing SPLITNETS pass (splitting up multi-bit signals).

6.255. Executing ABC pass (technology mapping using ABC).

6.255.1. Extracting gate netlist of module `\aes_192' to `<abc-temp-dir>/input.blif'..
Extracted 70761 gates and 78009 wires to a netlist network with 7248 inputs and 5040 outputs (dfl=1).

6.255.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [   2.81 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [ 198.56 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [ 240.70 sec. at Pass 2]{map}[6]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [ 229.25 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [ 263.61 sec. at Pass 4]{map}[16]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [ 203.83 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [ 134.71 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [ 107.19 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [ 121.64 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 7248  #Luts = 10278  Max Lvl =   3  Avg Lvl =   1.40  [  89.27 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time = 1591.95 sec.
[Time = 1596.74 sec.]

6.256. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.257. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.258. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.259. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.260. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.261. Executing OPT_SHARE pass.

6.262. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=0.59 sec.]

6.263. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 78009 unused wires.
<suppressed ~1 debug messages>

6.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.265. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 8 inverters.

6.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.267. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.268. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.269. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.270. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.271. Executing OPT_SHARE pass.

6.272. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=0.42 sec.]

6.273. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

6.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.275. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.276. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.278. Executing OPT_SHARE pass.

6.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=0.41 sec.]

6.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 2

6.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.283. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.284. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.285. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.286. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.287. Executing OPT_SHARE pass.

6.288. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=0.74 sec.]

6.289. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=0.71 sec.]

6.290. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.293. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.294. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.295. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.296. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.297. Executing OPT_SHARE pass.

6.298. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=0.65 sec.]

6.299. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.302. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.303. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.304. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.305. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.306. Executing OPT_SHARE pass.

6.307. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=0.75 sec.]

6.308. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=0.62 sec.]

6.309. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.310. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.311. Printing statistics.

=== aes_192 ===

   Number of wires:              13604
   Number of wire bits:          70359
   Number of public wires:        2782
   Number of public wire bits:   52145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17926
     $_DFF_P_                     7448
     $lut                        10270
     $mux                          120
     TDP_RAM18KX2                   88

6.312. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.313. Executing RS_DFFSR_CONV pass.

6.314. Printing statistics.

=== aes_192 ===

   Number of wires:              13604
   Number of wire bits:          70359
   Number of public wires:        2782
   Number of public wire bits:   52145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17926
     $_DFF_P_                     7448
     $lut                        10270
     $mux                          120
     TDP_RAM18KX2                   88

6.315. Executing TECHMAP pass (map to technology primitives).

6.315.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.315.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

6.315.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~17960 debug messages>

6.316. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~249167 debug messages>

6.317. Executing SIMPLEMAP pass (map simple cells to gate primitives).

6.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.319. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
<suppressed ~410262 debug messages>
Removed a total of 136754 cells.

6.320. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=4.66 sec.]

6.321. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 41929 unused wires.
<suppressed ~1 debug messages>

6.322. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~6430 debug messages>

6.323. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
<suppressed ~2046 debug messages>
Removed a total of 682 cells.

6.324. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.325. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.326. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.327. Executing OPT_SHARE pass.

6.328. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=1.75 sec.]

6.329. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 1684 unused wires.
<suppressed ~1 debug messages>

6.330. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.331. Executing TECHMAP pass (map to technology primitives).

6.331.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.331.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

6.332. Executing ABC pass (technology mapping using ABC).

6.332.1. Extracting gate netlist of module `\aes_192' to `<abc-temp-dir>/input.blif'..
Extracted 113977 gates and 121107 wires to a netlist network with 7128 inputs and 4792 outputs (dfl=0).

6.332.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 7128  #Luts =  9925  Max Lvl =   3  Avg Lvl =   1.40  [   6.83 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 7128  #Luts =  9918  Max Lvl =   3  Avg Lvl =   1.40  [ 121.95 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 7128  #Luts = 10003  Max Lvl =   2  Avg Lvl =   1.55  [ 167.84 sec. at Pass 2]{map}[6]
DE:   #PIs = 7128  #Luts = 10003  Max Lvl =   2  Avg Lvl =   1.55  [ 165.41 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 7128  #Luts = 10003  Max Lvl =   2  Avg Lvl =   1.55  [ 221.89 sec. at Pass 4]{map}[16]
DE:   #PIs = 7128  #Luts = 10003  Max Lvl =   2  Avg Lvl =   1.55  [ 203.37 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 7128  #Luts = 10003  Max Lvl =   2  Avg Lvl =   1.55  [  83.36 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 7128  #Luts = 10003  Max Lvl =   2  Avg Lvl =   1.55  [  70.66 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 7128  #Luts = 10003  Max Lvl =   2  Avg Lvl =   1.55  [  87.65 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 7128  #Luts =  9921  Max Lvl =   2  Avg Lvl =   1.40  [  72.29 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time = 1202.74 sec.
[Time = 1207.61 sec.]

6.333. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.334. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.335. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.336. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.337. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.338. Executing OPT_SHARE pass.

6.339. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.43 sec.]

6.340. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 49545 unused wires.
<suppressed ~1 debug messages>

6.341. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.342. Executing HIERARCHY pass (managing design hierarchy).

6.342.1. Analyzing design hierarchy..
Top module:  \aes_192

6.342.2. Analyzing design hierarchy..
Top module:  \aes_192
Removed 0 unused modules.
Warning: Resizing cell port aes_192.bram_$flatten\a0.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a11.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a11.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a11.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a11.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a9.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a9.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r10.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r11.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.ADDR_A1 from 15 bits to 14 bits.

6.343. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 1682 unused wires.
<suppressed ~1682 debug messages>

6.344. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

6.345. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

6.346. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on aes_192.clk[0].

6.347. Executing TECHMAP pass (map to technology primitives).

6.347.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

6.347.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

6.348. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.349. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port aes_192.clk using rs__I_BUF.
Mapping port aes_192.key using rs__I_BUF.
Mapping port aes_192.out using rs__O_BUF.
Mapping port aes_192.state using rs__I_BUF.

6.350. Executing TECHMAP pass (map to technology primitives).

6.350.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

6.350.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~455 debug messages>

6.351. Printing statistics.

=== aes_192 ===

   Number of wires:              12804
   Number of wire bits:          31622
   Number of public wires:        1100
   Number of public wire bits:   12081
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17907
     $lut                         9921
     CLK_BUF                         1
     DFFRE                        7448
     I_BUF                         321
     O_BUF                         128
     TDP_RAM18KX2                   88

6.352. Executing TECHMAP pass (map to technology primitives).

6.352.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.352.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~12446 debug messages>

6.353. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 21190 unused wires.
<suppressed ~1 debug messages>

6.354. Executing SPLITNETS pass (splitting up multi-bit signals).

6.355. Executing HIERARCHY pass (managing design hierarchy).

6.355.1. Analyzing design hierarchy..
Top module:  \aes_192

6.355.2. Analyzing design hierarchy..
Top module:  \aes_192
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

6.356. Printing statistics.

=== aes_192 ===

   Number of wires:              11456
   Number of wire bits:          30147
   Number of public wires:        1100
   Number of public wire bits:   12081
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17907
     CLK_BUF                         1
     DFFRE                        7448
     I_BUF                         321
     LUT2                         1289
     LUT3                          480
     LUT4                          256
     LUT5                          232
     LUT6                         7664
     O_BUF                         128
     TDP_RAM18KX2                   88

   Number of LUTs:                9921
   Number of REGs:                7448
   Number of CARRY ADDERs:           0

7. Executing Verilog backend.
Dumping module `\aes_192'.

7.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

7.2. Executing RTLIL backend.
Output filename: design.rtlil

7.3. Executing SPLITNETS pass (splitting up multi-bit signals).

7.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_aes_192.
<suppressed ~1 debug messages>

7.5. Executing Verilog backend.
Dumping module `\aes_192'.

7.5.1. Executing BLIF backend.

7.5.2. Executing Verilog backend.
Dumping module `\aes_192'.

7.5.2.1. Executing BLIF backend.

7.5.2.2. Executing Verilog backend.
Dumping module `\fabric_aes_192'.

7.5.2.2.1. Executing BLIF backend.

Warnings: 88 unique messages, 88 total
End of script. Logfile hash: 2246dee621, CPU: user 452.93s system 2.42s, MEM: 1326.31 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 97% 6x abc (14176 sec), 1% 56x opt_expr (165 sec), ...
