
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1690M, PVMEM - 1843M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1690M, PVMEM - 1843M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
Nitro-SoC> # config_timing -cpus $MGC_cpus
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1460 movable and 371 fixed cells in partition Booth
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 2     | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 357   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 6     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 114   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1690M, PVMEM - 1843M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 287M, CVMEM - 1690M, PVMEM - 1843M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 287M, CVMEM - 1690M, PVMEM - 1843M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 287M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 288M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition Booth (started at Tue Jan 3 23:04:11 2023)

Congestion ratio stats: min = 0.02, max = 0.74, mean = 0.28 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 287M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 288M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '1951' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition Booth old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition Booth with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 288M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 288M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Booth'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Tue Jan 3 23:04:11 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 288M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 288M)
info Found 1460 movable and 371 fixed cells in partition Booth
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 288M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 288M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'false'
RRT info: Set routing priority of '15' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 23:04:11 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 15         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 288M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 288M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 15
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (15) clock nets ...

info UI30: performing final routing on partition Booth (started at Tue Jan 3 23:04:11 2023)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   35 with    140 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 15   | 386  | 
|-------------------+------+------|
| To be routed :    | 15   | 386  | 
|-------------------+------+------|
|   - signal        | 15   | 386  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 15   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 8    | 
|-----------------------+------|
|   - clock + NDR       | 7    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 289M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 288M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'false'
RRT info: Set routing priority of '15' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Tue Jan 3 23:04:11 2023
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 1                          | 
|---------------------------+----------------------------|
| partition                 | Booth                      | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '372' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Booth'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition Booth (started at Tue Jan 3 23:04:11 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 1

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 2400 of 2400 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 815104 xStep 57000 colHi 15
 yOrig 0 yHi 826004 yStep 42000 rowHi 20

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  1  CPUs 

info GR11: Skipping net 'regB/out[28]' status: 'gr_small'
info GR11: Skipping net 'out_reg[62]' status: 'gr_small'
info GR11: Skipping net 'out_reg[61]' status: 'gr_small'
info GR11: Skipping net 'out_reg[55]' status: 'gr_small'
info GR11: Skipping net 'out_reg[53]' status: 'gr_small'
info GR11: Skipping net 'out_reg[52]' status: 'gr_small'
info GR11: Skipping net 'out_reg[51]' status: 'gr_small'
info GR11: Skipping net 'out_reg[48]' status: 'gr_small'
info GR11: Skipping net 'out_reg[46]' status: 'gr_small'
info GR11: Skipping net 'out_reg[45]' status: 'gr_small'
info GR11: Skipping net 'out_reg[42]' status: 'gr_small'
info GR11: Skipping net 'out_reg[40]' status: 'gr_small'
info GR11: Skipping net 'out_reg[39]' status: 'gr_small'
info GR11: Skipping net 'out_reg[38]' status: 'gr_small'
info GR11: Skipping net 'out_reg[37]' status: 'gr_small'
info GR11: Skipping net 'out_reg[35]' status: 'gr_small'
info GR11: Skipping net 'out_reg[33]' status: 'gr_small'
info GR11: Skipping net 'out_reg[30]' status: 'gr_small'
info GR11: Skipping net 'out_reg[29]' status: 'gr_small'
info GR11: Skipping net 'out_reg[24]' status: 'gr_small'
info GR11: Skipping net 'out_reg[19]' status: 'gr_small'
info GR11: Skipping net 'out_reg[15]' status: 'gr_small'
info GR11: Skipping net 'out_reg[14]' status: 'gr_small'
info GR11: Skipping net 'out_reg[12]' status: 'gr_small'
info GR11: Skipping net 'out_reg[11]' status: 'gr_small'
info GR11: Skipping net 'out_reg[10]' status: 'gr_small'
info GR11: Skipping net 'out_reg[7]' status: 'gr_small'
info GR11: Skipping net 'out_reg[5]' status: 'gr_small'
info GR11: Skipping net 'out_reg[3]' status: 'gr_small'
info GR11: Skipping net 'out_reg[2]' status: 'gr_small'
info GR11: Skipping net 'out_reg[0]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[10]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[16]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[21]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[24]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[25]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[30]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[0]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[1]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[2]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[3]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[4]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[5]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[6]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[8]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[9]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[11]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[12]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[13]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[14]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[15]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[18]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[19]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[21]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[22]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[23]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[24]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[26]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[27]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[28]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[29]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[31]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[33]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[34]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[36]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[37]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[38]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[39]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[41]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[43]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[44]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[45]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[47]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[49]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[50]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[52]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[54]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[55]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[56]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[57]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[59]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[62]' status: 'gr_small'
info GR11: Skipping net 'i_0_10/p_0[63]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_6' status: 'gr_small'
info GR11: Skipping net 'n_0_0_7' status: 'gr_small'
info GR11: Skipping net 'n_0_0_3' status: 'gr_small'
info GR11: Skipping net 'n_0_99' status: 'gr_small'
info GR11: Skipping net 'n_0_100' status: 'gr_small'
info GR11: Skipping net 'n_0_102' status: 'gr_small'
info GR11: Skipping net 'n_0_103' status: 'gr_small'
info GR11: Skipping net 'n_0_104' status: 'gr_small'
info GR11: Skipping net 'n_0_105' status: 'gr_small'
info GR11: Skipping net 'n_0_106' status: 'gr_small'
info GR11: Skipping net 'n_0_109' status: 'gr_small'
info GR11: Skipping net 'n_0_110' status: 'gr_small'
info GR11: Skipping net 'n_0_112' status: 'gr_small'
info GR11: Skipping net 'n_0_113' status: 'gr_small'
info GR11: Skipping net 'n_0_115' status: 'gr_small'
info GR11: Skipping net 'n_0_117' status: 'gr_small'
info GR11: Skipping net 'n_0_118' status: 'gr_small'
Built 1374 nets   (0 seconds elapsed)

Will perform 'repair' routing on 15 nets: 
         15 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 15 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Tue Jan 3 23:04:11 2023
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 1120        | 1140        | 2100      | 4360        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.727273    | 1           | 0.622951  | 1           | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.114705    | 0.275862    | 0.0761769 | 0.100106    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 8.07747e+07 | 8.78641e+07 | 6911      | 1.68639e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Tue Jan 3 23:04:11 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 16.86  | 0.55   | 5.88   | 6.24   | 2.91   | 1.29   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 3.27   | 34.84  | 36.99  | 17.26  | 7.64   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 2.84   | 0.10   | 1.12   | 0.92   | 0.62   | 0.09   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------
|                                              Vias statistics                                               |
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Number of vias  (thousand) | 6.91   | 3.52   | 2.25   | 0.96   | 0.18   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 50.92  | 32.61  | 13.89  | 2.58   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition Booth (started at Tue Jan 3 23:04:11 2023)

Congestion ratio stats: min = 0.02, max = 0.74, mean = 0.28 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 577) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 289M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 288M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 1  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 7759 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 288M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 289M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 289M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:04:13 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 289M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:04:13 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 289M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 289M)
-----------------------------------------------------------------------------
|             MCMM variability report for design 'Booth' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1700 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 289M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:04:13 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 289M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:04:13 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 289M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 289M)
-----------------------------------------------------------------------------
|             MCMM variability report for design 'Booth' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1700 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | Booth          | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 289M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 289M)
RRT info: Retrieving global routing info...
-----------------------------------------------------------------
|                        | tr_opt_init                          | 
|------------------------+--------------------------------------|
| elapsed_time  (min)    | 00h 07m                              | 
|------------------------+--------------------------------------|
| cpu_time  (min)        | 0.00043749999999999995d 00.0h 00.0m  | 
|------------------------+--------------------------------------|
| heap_memory  (Mb)      | 1184                                 | 
|------------------------+--------------------------------------|
| logic_utilization  (%) | 54.39                                | 
|------------------------+--------------------------------------|
| WNS  (ps)              | 0.0                                  | 
|------------------------+--------------------------------------|
| TNS  (ns)              | 0.0                                  | 
|------------------------+--------------------------------------|
| WHS  (ps)              | 0.0                                  | 
|------------------------+--------------------------------------|
| THS  (ns)              | 0.0                                  | 
|------------------------+--------------------------------------|
| setup_viols            | 0                                    | 
|------------------------+--------------------------------------|
| hold_viols             | 0                                    | 
|------------------------+--------------------------------------|
| slew_viols             | 0                                    | 
|------------------------+--------------------------------------|
| worst_slew  (ps)       | 0.0                                  | 
|------------------------+--------------------------------------|
| total_slew  (ps)       | 0.0                                  | 
|------------------------+--------------------------------------|
| overflow_edges         | 0                                    | 
|------------------------+--------------------------------------|
| overflow_nodes         | 0                                    | 
|------------------------+--------------------------------------|
| wire_len_total  (mm)   | 16.9                                 | 
|------------------------+--------------------------------------|
| via_count_total        | 6911                                 | 
-----------------------------------------------------------------



info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 815100 826000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.301135 min: 0.000000 avg: 0.142542
info metal2 layer density max: 0.045461 min: 0.000000 avg: 0.012087
info metal3 layer density max: 0.059314 min: 0.000000 avg: 0.012169
info metal4 layer density max: 0.035600 min: 0.000000 avg: 0.009027
info metal5 layer density max: 0.031757 min: 0.000000 avg: 0.008791
info metal6 layer density max: 0.260000 min: 0.000000 avg: 0.174464
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 15 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 289M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 7759 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 289M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'true'

Setting all clock networks in partition(s) 'Booth':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 18    | 
|-------------------------------+-------|
| Total Sequential cells        | 357   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 14    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 14    | 
-----------------------------------------


Found 14 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 14 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 357 pre-existing "fixed" Sequential leaf cells of clock networks
 357 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Booth.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition Booth (started at Tue Jan 3 23:04:13 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1969 | 6857 | 
|-----------------------+------+------|
| To be routed :        | 1951 | 6465 | 
|-----------------------+------+------|
|   - signal            | 1951 | 6465 | 
|-----------------------+------+------|
| To be skipped :       | 18   | 392  | 
|-----------------------+------+------|
|   - marked dont_route | 15   | 386  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 6    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 1359 | 
|-----------------------+------|
|   - no any wires      | 592  | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   35 with    116 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 134 core library pins:
 Ideal   :   134 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 20 rows x 15 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1951 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 429X x 590Y
M2:   vertical grid 429X x 590Y
M3: horizontal grid 704X x 590Y
M4:   vertical grid 291X x 590Y
M5: horizontal grid 291X x 295Y
M6:   vertical grid 291X x 383Y
M7: horizontal grid 378X x 103Y
M8:   vertical grid 102X x 103Y
M9: horizontal grid 102X x 51Y
M10:   vertical grid 51X x 51Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 1039
Fixed net vias 21513
Core cells 1831
Core cells with unique orientation 110: pin objects 1412, obstructions 580
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 132, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 1359 nets with global routing
Detected 592 nets without any routing
Detected 2841 wires, 6911 vias
Detected 6465 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G

Run(1) ...
1.000 Changed     3851 of    10503 tested segments in    93 channels. Unresolved     4652 violations and      132 notes
1.001 Changed     3218 of     9122 tested segments in   140 channels. Unresolved     3746 violations and      213 notes
1.002 Changed     2871 of     7970 tested segments in   157 channels. Unresolved     3290 violations and      215 notes
1.003 Changed     2548 of     7240 tested segments in   159 channels. Unresolved     2859 violations and      194 notes
1.004 Changed     2279 of     6615 tested segments in   162 channels. Unresolved     2573 violations and      213 notes
1.005 Changed     2150 of     6155 tested segments in   160 channels. Unresolved     2447 violations and      210 notes
1.006 Changed     2066 of     5917 tested segments in   156 channels. Unresolved     2307 violations and      230 notes
1.007 Changed     2114 of     5836 tested segments in   155 channels. Unresolved     2299 violations and      198 notes
1.008 Changed     1955 of     5600 tested segments in   158 channels. Unresolved     2129 violations and      198 notes
1.009 Changed     1908 of     5397 tested segments in   153 channels. Unresolved     2090 violations and      213 notes
1.010 Changed     1854 of     5195 tested segments in   153 channels. Unresolved     2018 violations and      226 notes
1.011 Changed     1786 of     5214 tested segments in   158 channels. Unresolved     1865 violations and      286 notes
1.012 Changed     1560 of     4804 tested segments in   143 channels. Unresolved     1668 violations and      347 notes
1.013 Changed     1261 of     4306 tested segments in   150 channels. Unresolved     1394 violations and      437 notes
1.014 Changed     1058 of     3808 tested segments in   148 channels. Unresolved     1182 violations and      518 notes
1.015 Changed      813 of     3272 tested segments in   142 channels. Unresolved      972 violations and      595 notes
1.016 Changed      700 of     2760 tested segments in   136 channels. Unresolved      818 violations and      633 notes
1.017 Changed      538 of     2426 tested segments in   130 channels. Unresolved      643 violations and      684 notes
1.018 Changed      430 of     1909 tested segments in   118 channels. Unresolved      538 violations and      722 notes
1.019 Changed      336 of     1614 tested segments in   116 channels. Unresolved      466 violations and      757 notes
1.020 Changed      319 of     1357 tested segments in   111 channels. Unresolved      410 violations and      787 notes
1.021 Changed      313 of     1253 tested segments in   112 channels. Unresolved      396 violations and      794 notes
1.022 Changed      283 of     1238 tested segments in   114 channels. Unresolved      355 violations and      831 notes
1.023 Changed      260 of     1127 tested segments in   110 channels. Unresolved      318 violations and      838 notes
1.024 Changed      214 of      971 tested segments in   108 channels. Unresolved      276 violations and      857 notes
1.025 Changed      191 of      817 tested segments in    96 channels. Unresolved      261 violations and      865 notes
1.026 Changed      180 of      768 tested segments in   103 channels. Unresolved      258 violations and      864 notes
1.027 Changed      171 of      755 tested segments in    97 channels. Unresolved      247 violations and      865 notes
1.028 Changed      146 of      701 tested segments in   102 channels. Unresolved      221 violations and      883 notes
1.029 Changed      139 of      619 tested segments in    97 channels. Unresolved      213 violations and      886 notes
1.030 Changed      122 of      589 tested segments in    94 channels. Unresolved      198 violations and      891 notes
1.031 Changed      112 of      523 tested segments in    87 channels. Unresolved      205 violations and      902 notes
1.032 Changed      102 of      536 tested segments in    92 channels. Unresolved      207 violations and      913 notes
1.033 Changed       90 of      476 tested segments in    92 channels. Unresolved      195 violations and      922 notes
1.034 Changed       57 of      341 tested segments in    83 channels. Unresolved      198 violations and      923 notes
1.035 Changed       64 of      241 tested segments in    52 channels. Unresolved      197 violations and      927 notes
1.036 Changed       57 of      220 tested segments in    43 channels. Unresolved      201 violations and      926 notes
1.037 Changed       47 of      202 tested segments in    43 channels. Unresolved      193 violations and      930 notes
1.038 Changed       42 of      176 tested segments in    40 channels. Unresolved      179 violations and      936 notes
1.039 Changed       27 of      137 tested segments in    36 channels. Unresolved      170 violations and      936 notes
1.040 Changed       25 of      113 tested segments in    30 channels. Unresolved      170 violations and      930 notes
1.041 Changed       21 of      122 tested segments in    36 channels. Unresolved      171 violations and      931 notes
1.042 Changed       28 of       94 tested segments in    32 channels. Unresolved      171 violations and      931 notes
1.043 Changed       37 of      123 tested segments in    27 channels. Unresolved      176 violations and      939 notes
1.044 Changed       26 of      143 tested segments in    31 channels. Unresolved      170 violations and      942 notes
1.045 Changed       19 of      110 tested segments in    25 channels. Unresolved      154 violations and      949 notes
1.046 Changed        6 of       61 tested segments in    17 channels. Unresolved      150 violations and      946 notes
1.047 Changed        8 of       45 tested segments in    17 channels. Unresolved      154 violations and      947 notes
1.048 Changed        5 of       41 tested segments in    19 channels. Unresolved      149 violations and      947 notes
1.049 Changed        6 of       34 tested segments in    17 channels. Unresolved      147 violations and      946 notes
1.050 Changed        7 of       39 tested segments in    19 channels. Unresolved      150 violations and      944 notes
1.051 Changed        5 of       26 tested segments in    11 channels. Unresolved      142 violations and      949 notes
1.052 Changed        2 of        9 tested segments in     6 channels. Unresolved      141 violations and      949 notes
1.053 Changed        1 of        3 tested segments in     2 channels. Unresolved      141 violations and      950 notes
1.054 Changed        1 of        1 tested segments in     1 channels. Unresolved      141 violations and      950 notes
1.055 Changed        1 of        1 tested segments in     1 channels. Unresolved      141 violations and      950 notes
1.056 Changed        0 of        1 tested segments in     1 channels. Unresolved      141 violations and      950 notes
1.057 Changed        0 of        0 tested segments in     0 channels. Unresolved      141 violations and      950 notes
Result=end(begin): viols=141(4652), notes=950(132)
Cpu time: 00:01:23, Elapsed time: 00:01:28, Memory: 1.7G

Run(2) ...
2.000 Changed      254 of    11147 tested segments in   188 channels. Unresolved      125 violations and      899 notes
2.001 Changed      218 of     1429 tested segments in   152 channels. Unresolved      126 violations and      880 notes
2.002 Changed      244 of     1281 tested segments in   151 channels. Unresolved      119 violations and      846 notes
2.003 Changed      210 of      607 tested segments in   137 channels. Unresolved      135 violations and      828 notes
2.004 Changed      168 of      534 tested segments in   129 channels. Unresolved      142 violations and      829 notes
2.005 Changed      159 of      484 tested segments in   127 channels. Unresolved      137 violations and      824 notes
2.006 Changed      121 of      412 tested segments in   116 channels. Unresolved      115 violations and      821 notes
2.007 Changed       92 of      360 tested segments in   115 channels. Unresolved      118 violations and      810 notes
2.008 Changed       79 of      282 tested segments in    95 channels. Unresolved      118 violations and      807 notes
2.009 Changed       91 of      311 tested segments in    97 channels. Unresolved      116 violations and      807 notes
2.010 Changed       74 of      294 tested segments in    91 channels. Unresolved      120 violations and      810 notes
2.011 Changed       84 of      299 tested segments in    94 channels. Unresolved      112 violations and      807 notes
2.012 Changed       84 of      309 tested segments in    88 channels. Unresolved      117 violations and      805 notes
2.013 Changed       90 of      349 tested segments in    94 channels. Unresolved      117 violations and      806 notes
2.014 Changed       72 of      324 tested segments in    88 channels. Unresolved      112 violations and      810 notes
2.015 Changed       75 of      298 tested segments in    84 channels. Unresolved      117 violations and      809 notes
2.016 Changed       83 of      295 tested segments in    80 channels. Unresolved      110 violations and      811 notes
2.017 Changed       82 of      336 tested segments in    85 channels. Unresolved      116 violations and      812 notes
2.018 Changed       69 of      309 tested segments in    84 channels. Unresolved      113 violations and      808 notes
2.019 Changed       77 of      290 tested segments in    80 channels. Unresolved      113 violations and      808 notes
2.020 Changed       67 of      306 tested segments in    82 channels. Unresolved      116 violations and      810 notes
2.021 Changed       67 of      288 tested segments in    79 channels. Unresolved      108 violations and      810 notes
2.022 Changed       68 of      305 tested segments in    81 channels. Unresolved      116 violations and      811 notes
2.023 Changed       73 of      316 tested segments in    82 channels. Unresolved      114 violations and      812 notes
2.024 Changed       56 of      299 tested segments in    84 channels. Unresolved      109 violations and      813 notes
2.025 Changed       54 of      273 tested segments in    76 channels. Unresolved      114 violations and      811 notes
2.026 Changed       51 of      230 tested segments in    63 channels. Unresolved      105 violations and      809 notes
2.027 Changed       45 of      226 tested segments in    58 channels. Unresolved      107 violations and      808 notes
2.028 Changed       49 of      231 tested segments in    57 channels. Unresolved      112 violations and      810 notes
2.029 Changed       40 of      226 tested segments in    56 channels. Unresolved      108 violations and      809 notes
2.030 Changed       37 of      211 tested segments in    56 channels. Unresolved      111 violations and      809 notes
2.031 Changed       32 of      201 tested segments in    54 channels. Unresolved      107 violations and      808 notes
2.032 Changed       23 of      202 tested segments in    52 channels. Unresolved      107 violations and      809 notes
2.033 Changed       23 of      158 tested segments in    50 channels. Unresolved      105 violations and      809 notes
2.034 Changed        3 of      144 tested segments in    48 channels. Unresolved      103 violations and      810 notes
2.035 Changed        4 of       50 tested segments in    28 channels. Unresolved      103 violations and      810 notes
2.036 Changed        2 of       34 tested segments in    19 channels. Unresolved      103 violations and      810 notes
2.037 Changed        3 of       21 tested segments in    16 channels. Unresolved      103 violations and      810 notes
2.038 Changed        1 of       19 tested segments in    13 channels. Unresolved      103 violations and      810 notes
2.039 Changed        2 of        3 tested segments in     3 channels. Unresolved      103 violations and      810 notes
2.040 Changed        1 of        7 tested segments in     5 channels. Unresolved      103 violations and      810 notes
2.041 Changed        2 of        3 tested segments in     3 channels. Unresolved      103 violations and      810 notes
2.042 Changed        1 of        7 tested segments in     5 channels. Unresolved      103 violations and      810 notes
2.043 Changed        2 of        3 tested segments in     3 channels. Unresolved      103 violations and      810 notes
2.044 Changed        1 of        7 tested segments in     5 channels. Unresolved      103 violations and      810 notes
2.045 Changed        2 of        3 tested segments in     3 channels. Unresolved      103 violations and      810 notes
2.046 Changed        0 of        7 tested segments in     5 channels. Unresolved      103 violations and      810 notes
2.047 Changed        0 of        0 tested segments in     0 channels. Unresolved      103 violations and      810 notes
Result=end(begin): viols=103(125), notes=810(899)
Cpu time: 00:00:21, Elapsed time: 00:00:22, Memory: 1.7G

Write routing ...
M1: 6456 vias and 691 wires with length 0.400 (0.022 in non-prefer direction)
M2: 8342 vias and 7199 wires with length 8.176 (0.080 in non-prefer direction)
M3: 1893 vias and 5850 wires with length 8.760 (0.063 in non-prefer direction)
M4: 837 vias and 1236 wires with length 1.406 (0.039 in non-prefer direction)
M5: 287 vias and 528 wires with length 2.279 (0.013 in non-prefer direction)
M6: 193 vias and 101 wires with length 0.390 (0.000 in non-prefer direction)
M7: 163 vias and 233 wires with length 0.242 (0.074 in non-prefer direction)
M8: 0 vias and 91 wires with length 0.611 (0.005 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 18171 vias and 15929 wires with length 22.264 (0.295 in non-prefer direction)

Total 103 violated segments:
Viol: Stat short - 56
Viol: Stat spacing - 19
Viol: Twist short - 4
Viol: Diffnet short - 17
Viol: Samenet spacing - 7

Total 810 notes:
Note: Wire in port - 2
Note: Offgrid - 620
Note: Fork - 3
Note: Split - 67
Note: Segment orientation - 118

Info: Via overhang - 51
info UI33: performed track routing for 1 min 51 sec (CPU time: 1 min 45 sec; MEM: RSS - 303M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 303M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Booth'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 2 sec; MEM: RSS - 313M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:07 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 313M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:07 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 313M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 313M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
---------------------------------------------------------------------------------
|               MCMM variability report for design 'Booth' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.3170 | 0.0000 | 0       | 0.0390 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   35 with    116 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1969 | 6857 | 
|-----------------------+------+------|
| To be routed :        | 1951 | 6465 | 
|-----------------------+------+------|
|   - signal            | 1951 | 6465 | 
|-----------------------+------+------|
| To be skipped :       | 18   | 392  | 
|-----------------------+------+------|
|   - marked dont_route | 15   | 386  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 6    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1951 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 815100 826000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.301135 min: 0.000000 avg: 0.145662
info metal2 layer density max: 0.234918 min: 0.000000 avg: 0.077859
info metal3 layer density max: 0.347849 min: 0.000000 avg: 0.082700
info metal4 layer density max: 0.186576 min: 0.000000 avg: 0.029724
info metal5 layer density max: 0.359343 min: 0.000000 avg: 0.042020
info metal6 layer density max: 0.388529 min: 0.000000 avg: 0.180422
info metal7 layer density max: 0.055070 min: 0.000000 avg: 0.008732
info metal8 layer density max: 0.158270 min: 0.000000 avg: 0.024273
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 15 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:07 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:07 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
---------------------------------------------------------------------------------
|               MCMM variability report for design 'Booth' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.3170 | 0.0000 | 0       | 0.0390 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                          | tr_opt_tr_0                                          | 
|------------------------+--------------------------------------+------------------------------------------------------|
| elapsed_time  (min)    | 00h 07m                              | 00h 02m                                              | 
|------------------------+--------------------------------------+------------------------------------------------------|
| cpu_time  (min)        | 0.00043749999999999995d 00.0h 00.0m  | 0.0011666666666666665d 03.947459643111668e-18h00.0m  | 
|------------------------+--------------------------------------+------------------------------------------------------|
| heap_memory  (Mb)      | 1184                                 | 1184                                                 | 
|------------------------+--------------------------------------+------------------------------------------------------|
| logic_utilization  (%) | 54.39                                | 54.39                                                | 
|------------------------+--------------------------------------+------------------------------------------------------|
| WNS  (ps)              | 0.0                                  | 0.0                                                  | 
|------------------------+--------------------------------------+------------------------------------------------------|
| TNS  (ns)              | 0.0                                  | 0.0                                                  | 
|------------------------+--------------------------------------+------------------------------------------------------|
| WHS  (ps)              | 0.0                                  | 0.0                                                  | 
|------------------------+--------------------------------------+------------------------------------------------------|
| THS  (ns)              | 0.0                                  | 0.0                                                  | 
|------------------------+--------------------------------------+------------------------------------------------------|
| setup_viols            | 0                                    | 0                                                    | 
|------------------------+--------------------------------------+------------------------------------------------------|
| hold_viols             | 0                                    | 0                                                    | 
|------------------------+--------------------------------------+------------------------------------------------------|
| slew_viols             | 0                                    | 0                                                    | 
|------------------------+--------------------------------------+------------------------------------------------------|
| worst_slew  (ps)       | 0.0                                  | 0.0                                                  | 
|------------------------+--------------------------------------+------------------------------------------------------|
| total_slew  (ps)       | 0.0                                  | 0.0                                                  | 
|------------------------+--------------------------------------+------------------------------------------------------|
| overflow_edges         | 0                                    |                                                      | 
|------------------------+--------------------------------------+------------------------------------------------------|
| overflow_nodes         | 0                                    |                                                      | 
|------------------------+--------------------------------------+------------------------------------------------------|
| wire_len_total  (mm)   | 16.9                                 | 24.3                                                 | 
|------------------------+--------------------------------------+------------------------------------------------------|
| via_count_total        | 6911                                 | 19239                                                | 
------------------------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition Booth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition Booth old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 17
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 81 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   |========================================================== 17
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |============= 4
100 |
    V      get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 23:06:08 2023)
Report 'Booth': Design Report
Generated on Tue Jan 3 23:06:08 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1831  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 103   | 5.62       | 
| Inverters      | 177   | 9.66       | 
| Registers      | 363   | 19.82      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 827   | 45.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1831  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3447.09                | 54.39           | 
| Buffers, Inverters | 201.096                | 3.17            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6337.72                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1954  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1070  | 54.75      | 
| 2 Fanouts       | 708   | 36.23      | 
| 3-30 Fanouts    | 139   | 7.11       | 
| 30-127 Fanouts  | 34    | 1.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 23:06:08 2023
  
-----------------------------------------------------
|                 GR Configuration                  |
|-------+----------+--------+-----------+-----------|
|       | Mode     | Tracks | Min Layer | Max Layer | 
|-------+----------+--------+-----------+-----------|
| Booth | unfolded | 30     | 1         | 8         | 
-----------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |========== 3
100 |=== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Booth.
info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

WNS:0 TNS:0 TNDD:-4176.0 WHS:0 THS:0 THDD:-1539.0 SLEW:0 CAP:0.0 LEAKAGE:0.072820 DYNAMIC:1.033403 AREA:3447.09

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-4176.0 WHS:0 THS:0 THDD:-1539.0 SLEW:0 CAP:0.0 LEAKAGE:0.072820 DYNAMIC:1.033403 AREA:3447.09

info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

info DUM207: optimize: re-initialized cell-density map for partition Booth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Booth old max-util 100 new max-util 100.
Report 'Booth': Design Report
Generated on Tue Jan 3 23:06:08 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1831  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 103   | 5.62       | 
| Inverters      | 177   | 9.66       | 
| Registers      | 363   | 19.82      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 827   | 45.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1831  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3447.09                | 54.39           | 
| Buffers, Inverters | 201.096                | 3.17            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6337.72                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1954  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1070  | 54.75      | 
| 2 Fanouts       | 708   | 36.23      | 
| 3-30 Fanouts    | 139   | 7.11       | 
| 30-127 Fanouts  | 34    | 1.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |========== 3
100 |=== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                                          | tr_opt_drc_0 | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| elapsed_time  (min)    | 00h 07m                             | 00h 02m                                              | 00h 00m      | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| cpu_time  (min)        | 0.00043749999999999995d 00.0h00.0m  | 0.0011666666666666665d03.947459643111668e-18h 00.0m  | 00.0h 00.0m  | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| heap_memory  (Mb)      | 1184                                | 1184                                                 | 1184         | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| logic_utilization  (%) | 54.39                               | 54.39                                                | 54.39        | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| WNS  (ps)              | 0.0                                 | 0.0                                                  | 0.0          | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| TNS  (ns)              | 0.0                                 | 0.0                                                  | 0.0          | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| WHS  (ps)              | 0.0                                 | 0.0                                                  | 0.0          | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| THS  (ns)              | 0.0                                 | 0.0                                                  | 0.0          | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| setup_viols            | 0                                   | 0                                                    | 0            | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| hold_viols             | 0                                   | 0                                                    | 0            | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| slew_viols             | 0                                   | 0                                                    | 0            | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                                  | 0.0          | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                                  | 0.0          | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| overflow_edges         | 0                                   |                                                      |              | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| overflow_nodes         | 0                                   |                                                      |              | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| wire_len_total  (mm)   | 16.9                                | 24.3                                                 | 24.3         | 
|------------------------+-------------------------------------+------------------------------------------------------+--------------|
| via_count_total        | 6911                                | 19239                                                | 19239        | 
--------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 23:06:08 2023)
Report 'Booth': Design Report
Generated on Tue Jan 3 23:06:08 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1831  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 103   | 5.62       | 
| Inverters      | 177   | 9.66       | 
| Registers      | 363   | 19.82      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 827   | 45.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1831  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3447.09                | 54.39           | 
| Buffers, Inverters | 201.096                | 3.17            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6337.72                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1954  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1070  | 54.75      | 
| 2 Fanouts       | 708   | 36.23      | 
| 3-30 Fanouts    | 139   | 7.11       | 
| 30-127 Fanouts  | 34    | 1.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 23:06:08 2023
  
-----------------------------------------------------
|                 GR Configuration                  |
|-------+----------+--------+-----------+-----------|
|       | Mode     | Tracks | Min Layer | Max Layer | 
|-------+----------+--------+-----------+-----------|
| Booth | unfolded | 30     | 1         | 8         | 
-----------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |========== 3
100 |=== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Booth.
info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

WNS:0 TNS:0 TNDD:-4176.0 WHS:0 THS:0 THDD:-1539.0 SLEW:0 CAP:0.0 LEAKAGE:0.072820 DYNAMIC:1.033403 AREA:3447.09

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-4176.0 WHS:0 THS:0 THDD:-1539.0 SLEW:0 CAP:0.0 LEAKAGE:0.072820 DYNAMIC:1.033403 AREA:3447.09

info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

info DUM207: optimize: re-initialized cell-density map for partition Booth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Booth old max-util 100 new max-util 100.
Report 'Booth': Design Report
Generated on Tue Jan 3 23:06:08 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1831  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 103   | 5.62       | 
| Inverters      | 177   | 9.66       | 
| Registers      | 363   | 19.82      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 827   | 45.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1831  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3447.09                | 54.39           | 
| Buffers, Inverters | 201.096                | 3.17            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6337.72                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1954  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1070  | 54.75      | 
| 2 Fanouts       | 708   | 36.23      | 
| 3-30 Fanouts    | 139   | 7.11       | 
| 30-127 Fanouts  | 34    | 1.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |========== 3
100 |=== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 313M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                                         | tr_opt_drc_0 | tr_opt_tns_0 | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| elapsed_time  (min)    | 00h 07m                             | 00h 02m                                             | 00h 00m      | 00h 00m      | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| cpu_time  (min)        | 0.00043749999999999995d00.0h 00.0m  | 0.0011666666666666665d03.947459643111668e-18h00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| heap_memory  (Mb)      | 1184                                | 1184                                                | 1184         | 1184         | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| logic_utilization  (%) | 54.39                               | 54.39                                               | 54.39        | 54.39        | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| WNS  (ps)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| TNS  (ns)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| WHS  (ps)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| THS  (ns)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| setup_viols            | 0                                   | 0                                                   | 0            | 0            | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| hold_viols             | 0                                   | 0                                                   | 0            | 0            | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| slew_viols             | 0                                   | 0                                                   | 0            | 0            | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| overflow_edges         | 0                                   |                                                     |              |              | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| overflow_nodes         | 0                                   |                                                     |              |              | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| wire_len_total  (mm)   | 16.9                                | 24.3                                                | 24.3         | 24.3         | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------|
| via_count_total        | 6911                                | 19239                                               | 19239        | 19239        | 
----------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 1106223
info LP: The total power for corner_0_0 corner: 1106223
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Tue Jan 3 23:06:08 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   683789 |    349614 |  | 1033403 |   72820 |  | 1106223 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   683789 |    257098 |  |  940887 |   72820 |  | 1013707 |   91.64 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    37403 |      8763 |  |   46166 |    1195 |  |   47361 |    4.28 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   646372 |    248335 |  |  894707 |   71625 |  |  966332 |   87.35 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   178623 |    195860 |  |  374483 |   43559 |  |  418043 |   37.79 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   467740 |     52474 |  |  520214 |   28065 |  |  548280 |   49.56 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     92516 |  |   92516 |         |  |   92516 |    8.36 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     21226 |  |   21226 |         |  |   21226 |    1.92 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     17982 |  |   17982 |         |  |   17982 |    1.63 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     71291 |  |   71291 |         |  |   71291 |    6.44 | 
-------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 23:06:08 2023)
Report 'Booth': Design Report
Generated on Tue Jan 3 23:06:08 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1831  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 103   | 5.62       | 
| Inverters      | 177   | 9.66       | 
| Registers      | 363   | 19.82      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 827   | 45.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1831  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3447.09                | 54.39           | 
| Buffers, Inverters | 201.096                | 3.17            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6337.72                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1954  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1070  | 54.75      | 
| 2 Fanouts       | 708   | 36.23      | 
| 3-30 Fanouts    | 139   | 7.11       | 
| 30-127 Fanouts  | 34    | 1.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 23:06:08 2023
  
-----------------------------------------------------
|                 GR Configuration                  |
|-------+----------+--------+-----------+-----------|
|       | Mode     | Tracks | Min Layer | Max Layer | 
|-------+----------+--------+-----------+-----------|
| Booth | unfolded | 30     | 1         | 8         | 
-----------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |========== 3
100 |=== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Booth.
info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

WNS:0 TNS:0 TNDD:-4176.0 WHS:0 THS:0 THDD:-1539.0 SLEW:0 CAP:0.0 LEAKAGE:0.072820 DYNAMIC:1.033403 AREA:3447.09

info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.072820 DYNAMIC:1.033403 AREA:3447.09

info OPT10: optimized 6 targets
SLEW:0 CAP:0.0 LEAKAGE:0.072820 DYNAMIC:1.033403 AREA:3447.09

info OPT10: optimized 4 targets
SLEW:0 CAP:0.0 LEAKAGE:0.072820 DYNAMIC:1.033403 AREA:3447.09

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.072820 DYNAMIC:1.033403 AREA:3447.09

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.072820 DYNAMIC:1.033403 AREA:3447.09

info OPT9: total 12 nets optimized
info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

info OPT6: cpu [0h:0m:0s] memory [1g:666m:780k]
SLEW:0 CAP:0.0 LEAKAGE:0.072820 DYNAMIC:1.033403 AREA:3447.09

info OPT10: optimized 4 targets
SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.033678 AREA:3446.83

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.033678 AREA:3446.83

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.033678 AREA:3446.83

info OPT10: optimized 2 targets
SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.033677 AREA:3446.83

info OPT10: optimized 6 targets
SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.033677 AREA:3446.83

info OPT10: optimized 2 targets
SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.033678 AREA:3446.83

info OPT10: optimized 10 targets
SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.033678 AREA:3446.83

info OPT9: total 26 nets optimized
info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

info OPT6: cpu [0h:0m:0s] memory [1g:666m:780k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 1 sec (CPU time: 0 sec; MEM: RSS - 318M, CVMEM - 1690M, PVMEM - 1843M)
WNS:0 TNS:0 TNDD:-4173.0 WHS:0 THS:0 THDD:-1537.0 SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.033678 AREA:3446.83

info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

info DUM207: optimize: re-initialized cell-density map for partition Booth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Booth old max-util 100 new max-util 100.
Report 'Booth': Design Report
Generated on Tue Jan 3 23:06:09 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1831  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 103   | 5.62       | 
| Inverters      | 177   | 9.66       | 
| Registers      | 363   | 19.82      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 827   | 45.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1831  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3446.83                | 54.38           | 
| Buffers, Inverters | 200.83                 | 3.16            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6337.72                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1954  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1070  | 54.75      | 
| 2 Fanouts       | 708   | 36.23      | 
| 3-30 Fanouts    | 139   | 7.11       | 
| 30-127 Fanouts  | 34    | 1.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |========== 3
100 |=== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 318M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 318M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Tue Jan 3 23:06:09 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   684080 |    349598 |  | 1033678 |   72808 |  | 1106486 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   684080 |    257081 |  |  941162 |   72808 |  | 1013969 |   91.64 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    37403 |      8763 |  |   46166 |    1195 |  |   47361 |    4.28 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   646664 |    248318 |  |  894982 |   71612 |  |  966594 |   87.36 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   178914 |    195844 |  |  374758 |   43547 |  |  418305 |   37.80 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   467740 |     52474 |  |  520214 |   28065 |  |  548280 |   49.55 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     92516 |  |   92516 |         |  |   92516 |    8.36 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     21226 |  |   21226 |         |  |   21226 |    1.92 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     17982 |  |   17982 |         |  |   17982 |    1.63 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     71291 |  |   71291 |         |  |   71291 |    6.44 | 
-------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 318M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 318M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:09 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 318M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 318M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 318M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 318M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 318M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 318M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                                         | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_power_0                     | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 07m                             | 00h 02m                                             | 00h 00m      | 00h 00m      | 00h 00m                            | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.00043749999999999995d00.0h 00.0m  | 0.0011666666666666665d03.947459643111668e-18h00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1184                                | 1184                                                | 1184         | 1184         | 1184                               | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| logic_utilization  (%) | 54.39                               | 54.39                                               | 54.39        | 54.39        | 54.38                              | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| WNS  (ps)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| TNS  (ns)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| setup_viols            | 0                                   | 0                                                   | 0            | 0            | 0                                  | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| hold_viols             | 0                                   | 0                                                   | 0            | 0            | 0                                  | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| slew_viols             | 0                                   | 0                                                   | 0            | 0            | 0                                  | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| overflow_edges         | 0                                   |                                                     |              |              |                                    | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| overflow_nodes         | 0                                   |                                                     |              |              |                                    | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 16.9                                | 24.3                                                | 24.3         | 24.3         | 24.3                               | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------|
| via_count_total        | 6911                                | 19239                                               | 19239        | 19239        | 19239                              | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 23:06:09 2023)
Report 'Booth': Design Report
Generated on Tue Jan 3 23:06:09 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1831  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 103   | 5.62       | 
| Inverters      | 177   | 9.66       | 
| Registers      | 363   | 19.82      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 827   | 45.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1831  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3446.83                | 54.38           | 
| Buffers, Inverters | 200.83                 | 3.16            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6337.72                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1954  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1070  | 54.75      | 
| 2 Fanouts       | 708   | 36.23      | 
| 3-30 Fanouts    | 139   | 7.11       | 
| 30-127 Fanouts  | 34    | 1.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 23:06:09 2023
  
-----------------------------------------------------
|                 GR Configuration                  |
|-------+----------+--------+-----------+-----------|
|       | Mode     | Tracks | Min Layer | Max Layer | 
|-------+----------+--------+-----------+-----------|
| Booth | unfolded | 30     | 1         | 8         | 
-----------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |========== 3
100 |=== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Booth.
info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

WNS:0 TNS:0 TNDD:-4173.0 WHS:0 THS:0 THDD:-1537.0 SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.033678 AREA:3446.83

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-4173.0 WHS:0 THS:0 THDD:-1537.0 SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.033678 AREA:3446.83

info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

info DUM207: optimize: re-initialized cell-density map for partition Booth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Booth old max-util 100 new max-util 100.
Report 'Booth': Design Report
Generated on Tue Jan 3 23:06:09 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1831  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 103   | 5.62       | 
| Inverters      | 177   | 9.66       | 
| Registers      | 363   | 19.82      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 827   | 45.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1831  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3446.83                | 54.38           | 
| Buffers, Inverters | 200.83                 | 3.16            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6337.72                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1954  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1070  | 54.75      | 
| 2 Fanouts       | 708   | 36.23      | 
| 3-30 Fanouts    | 139   | 7.11       | 
| 30-127 Fanouts  | 34    | 1.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |========== 3
100 |=== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 318M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 318M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 318M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 318M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                                         | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_power_0                     | tr_opt_wns_0 | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| elapsed_time  (min)    | 00h 07m                             | 00h 02m                                             | 00h 00m      | 00h 00m      | 00h 00m                            | 00h 00m      | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| cpu_time  (min)        | 0.00043749999999999995d00.0h 00.0m  | 0.0011666666666666665d03.947459643111668e-18h00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| heap_memory  (Mb)      | 1184                                | 1184                                                | 1184         | 1184         | 1184                               | 1184         | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| logic_utilization  (%) | 54.39                               | 54.39                                               | 54.39        | 54.39        | 54.38                              | 54.38        | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| WNS  (ps)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| TNS  (ns)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| WHS  (ps)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| THS  (ns)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| setup_viols            | 0                                   | 0                                                   | 0            | 0            | 0                                  | 0            | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| hold_viols             | 0                                   | 0                                                   | 0            | 0            | 0                                  | 0            | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| slew_viols             | 0                                   | 0                                                   | 0            | 0            | 0                                  | 0            | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| overflow_edges         | 0                                   |                                                     |              |              |                                    |              | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| overflow_nodes         | 0                                   |                                                     |              |              |                                    |              | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| wire_len_total  (mm)   | 16.9                                | 24.3                                                | 24.3         | 24.3         | 24.3                               | 24.3         | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------|
| via_count_total        | 6911                                | 19239                                               | 19239        | 19239        | 19239                              | 19239        | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 23:06:10 2023)
Report 'Booth': Design Report
Generated on Tue Jan 3 23:06:10 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1831  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 103   | 5.62       | 
| Inverters      | 177   | 9.66       | 
| Registers      | 363   | 19.82      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 827   | 45.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1831  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3446.83                | 54.38           | 
| Buffers, Inverters | 200.83                 | 3.16            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6337.72                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1954  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1070  | 54.75      | 
| 2 Fanouts       | 708   | 36.23      | 
| 3-30 Fanouts    | 139   | 7.11       | 
| 30-127 Fanouts  | 34    | 1.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 23:06:10 2023
  
-----------------------------------------------------
|                 GR Configuration                  |
|-------+----------+--------+-----------+-----------|
|       | Mode     | Tracks | Min Layer | Max Layer | 
|-------+----------+--------+-----------+-----------|
| Booth | unfolded | 30     | 1         | 8         | 
-----------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |========== 3
100 |=== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Booth.
info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

WNS:0 TNS:0 TNDD:-4173.0 WHS:0 THS:0 THDD:-1537.0 SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.033678 AREA:3446.83

WNS:0 TNS:0 TNDD:-4173.0 WHS:0 THS:0 THDD:-1537.0 SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.033678 AREA:3446.83

info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

info DUM207: optimize: re-initialized cell-density map for partition Booth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Booth old max-util 100 new max-util 100.
Report 'Booth': Design Report
Generated on Tue Jan 3 23:06:10 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1831  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 103   | 5.62       | 
| Inverters      | 177   | 9.66       | 
| Registers      | 363   | 19.82      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 827   | 45.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1831  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3446.83                | 54.38           | 
| Buffers, Inverters | 200.83                 | 3.16            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6337.72                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1954  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1070  | 54.75      | 
| 2 Fanouts       | 708   | 36.23      | 
| 3-30 Fanouts    | 139   | 7.11       | 
| 30-127 Fanouts  | 34    | 1.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |========== 3
100 |=== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                                         | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_power_0                     | tr_opt_wns_0 | tr_opt_hold_0                     | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| elapsed_time  (min)    | 00h 07m                             | 00h 02m                                             | 00h 00m      | 00h 00m      | 00h 00m                            | 00h 00m      | 00h 00m                           | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| cpu_time  (min)        | 0.00043749999999999995d00.0h 00.0m  | 0.0011666666666666665d03.947459643111668e-18h00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| heap_memory  (Mb)      | 1184                                | 1184                                                | 1184         | 1184         | 1184                               | 1184         | 1184                              | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| logic_utilization  (%) | 54.39                               | 54.39                                               | 54.39        | 54.39        | 54.38                              | 54.38        | 54.38                             | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| WNS  (ps)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| TNS  (ns)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| setup_viols            | 0                                   | 0                                                   | 0            | 0            | 0                                  | 0            | 0                                 | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| hold_viols             | 0                                   | 0                                                   | 0            | 0            | 0                                  | 0            | 0                                 | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| slew_viols             | 0                                   | 0                                                   | 0            | 0            | 0                                  | 0            | 0                                 | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                                 | 0.0          | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| overflow_edges         | 0                                   |                                                     |              |              |                                    |              |                                   | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| overflow_nodes         | 0                                   |                                                     |              |              |                                    |              |                                   | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| wire_len_total  (mm)   | 16.9                                | 24.3                                                | 24.3         | 24.3         | 24.3                               | 24.3         | 24.3                              | 
|------------------------+-------------------------------------+-----------------------------------------------------+--------------+--------------+------------------------------------+--------------+-----------------------------------|
| via_count_total        | 6911                                | 19239                                               | 19239        | 19239        | 19239                              | 19239        | 19239                             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:10 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:10 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
---------------------------------------------------------------------------------
|               MCMM variability report for design 'Booth' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.3180 | 0.0000 | 0       | 0.0390 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition Booth (started at Tue Jan 3 23:06:10 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1460 movable and 371 fixed cells in partition Booth
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 260 cut rows, with average utilization 38.1586%, utilization with cell bloats 38.1586%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 1460, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1460                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition Booth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Booth with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 318M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 23:06:10 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1952       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 6    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 15         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 318M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 815100 826000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.301135 min: 0.000000 avg: 0.145657
info metal2 layer density max: 0.234918 min: 0.000000 avg: 0.077859
info metal3 layer density max: 0.347849 min: 0.000000 avg: 0.082700
info metal4 layer density max: 0.186576 min: 0.000000 avg: 0.029724
info metal5 layer density max: 0.359343 min: 0.000000 avg: 0.042020
info metal6 layer density max: 0.388529 min: 0.000000 avg: 0.180422
info metal7 layer density max: 0.055070 min: 0.000000 avg: 0.008732
info metal8 layer density max: 0.158270 min: 0.000000 avg: 0.024273
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 15 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:11 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:11 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
---------------------------------------------------------------------------------
|               MCMM variability report for design 'Booth' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.3180 | 0.0000 | 0       | 0.0390 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 7759 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 319M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


warning UI705: 'get_property -name' specified value was ignored.
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'Booth':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 18    | 
|-------------------------------+-------|
| Total Sequential cells        | 357   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 14    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 14    | 
-----------------------------------------


Found 14 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 14 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 357 pre-existing "fixed" Sequential leaf cells of clock networks
 357 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Booth.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition Booth (started at Tue Jan 3 23:06:11 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1969 | 6857 | 
|-----------------------+------+------|
| To be routed :        | 1951 | 6465 | 
|-----------------------+------+------|
|   - signal            | 1951 | 6465 | 
|-----------------------+------+------|
| To be skipped :       | 18   | 392  | 
|-----------------------+------+------|
|   - marked dont_route | 15   | 386  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 6    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1951 | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 1951 | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   35 with    140 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 134 core library pins:
 Ideal   :   134 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 20 rows x 15 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1951 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 429X x 590Y
M2:   vertical grid 429X x 590Y
M3: horizontal grid 704X x 590Y
M4:   vertical grid 291X x 590Y
M5: horizontal grid 291X x 295Y
M6:   vertical grid 291X x 383Y
M7: horizontal grid 378X x 103Y
M8:   vertical grid 102X x 103Y
M9: horizontal grid 102X x 51Y
M10:   vertical grid 51X x 51Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 1039
Fixed net vias 21513
Core cells 1831
Core cells with unique orientation 110: pin objects 1412, obstructions 580
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 132, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 592 nets with detail routing
Detected 1359 nets with mixed global and detail routing
Detected 18770 wires, 25082 vias
Detected 6465 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) ...
1.000 Changed        0 of    15814 tested segments in   208 channels. Unresolved      108 violations and      808 notes
1.001 Changed        1 of      987 tested segments in   127 channels. Unresolved      107 violations and      808 notes
1.002 Changed        1 of      181 tested segments in    61 channels. Unresolved      103 violations and      804 notes
1.003 Changed       43 of      184 tested segments in    60 channels. Unresolved      100 violations and      802 notes
1.004 Changed       33 of      169 tested segments in    59 channels. Unresolved      108 violations and      802 notes
1.005 Changed       38 of      194 tested segments in    58 channels. Unresolved      108 violations and      802 notes
1.006 Changed       54 of      202 tested segments in    55 channels. Unresolved      110 violations and      802 notes
1.007 Changed       56 of      229 tested segments in    59 channels. Unresolved      121 violations and      802 notes
1.008 Changed       54 of      233 tested segments in    62 channels. Unresolved      120 violations and      802 notes
1.009 Changed       44 of      226 tested segments in    59 channels. Unresolved      119 violations and      801 notes
1.010 Changed       50 of      222 tested segments in    59 channels. Unresolved      115 violations and      802 notes
1.011 Changed       52 of      206 tested segments in    57 channels. Unresolved      116 violations and      802 notes
1.012 Changed       59 of      203 tested segments in    53 channels. Unresolved      111 violations and      802 notes
1.013 Changed       53 of      207 tested segments in    54 channels. Unresolved      115 violations and      802 notes
1.014 Changed       62 of      208 tested segments in    56 channels. Unresolved      114 violations and      802 notes
1.015 Changed       57 of      208 tested segments in    54 channels. Unresolved      116 violations and      802 notes
1.016 Changed       66 of      215 tested segments in    59 channels. Unresolved      117 violations and      802 notes
1.017 Changed       64 of      223 tested segments in    59 channels. Unresolved      115 violations and      802 notes
1.018 Changed       65 of      235 tested segments in    61 channels. Unresolved      115 violations and      802 notes
1.019 Changed       54 of      235 tested segments in    61 channels. Unresolved      112 violations and      802 notes
1.020 Changed       61 of      235 tested segments in    61 channels. Unresolved      114 violations and      801 notes
1.021 Changed       51 of      241 tested segments in    61 channels. Unresolved      110 violations and      802 notes
1.022 Changed       66 of      241 tested segments in    64 channels. Unresolved      111 violations and      802 notes
1.023 Changed       54 of      238 tested segments in    61 channels. Unresolved      108 violations and      803 notes
1.024 Changed       58 of      245 tested segments in    63 channels. Unresolved      108 violations and      803 notes
1.025 Changed       53 of      242 tested segments in    63 channels. Unresolved      106 violations and      803 notes
1.026 Changed       51 of      228 tested segments in    62 channels. Unresolved      105 violations and      803 notes
1.027 Changed       46 of      229 tested segments in    59 channels. Unresolved      104 violations and      803 notes
1.028 Changed       48 of      233 tested segments in    64 channels. Unresolved      105 violations and      804 notes
1.029 Changed       53 of      228 tested segments in    60 channels. Unresolved      105 violations and      804 notes
1.030 Changed       58 of      254 tested segments in    67 channels. Unresolved      110 violations and      803 notes
1.031 Changed       49 of      238 tested segments in    65 channels. Unresolved      105 violations and      803 notes
1.032 Changed       45 of      238 tested segments in    64 channels. Unresolved      108 violations and      803 notes
1.033 Changed       31 of      203 tested segments in    60 channels. Unresolved      107 violations and      803 notes
1.034 Changed       21 of      190 tested segments in    55 channels. Unresolved      114 violations and      802 notes
1.035 Changed       12 of      111 tested segments in    38 channels. Unresolved      111 violations and      803 notes
1.036 Changed       19 of       86 tested segments in    29 channels. Unresolved      114 violations and      802 notes
1.037 Changed       11 of       70 tested segments in    25 channels. Unresolved      110 violations and      802 notes
1.038 Changed       14 of       69 tested segments in    24 channels. Unresolved      113 violations and      802 notes
1.039 Changed       10 of       59 tested segments in    22 channels. Unresolved      111 violations and      803 notes
1.040 Changed       10 of       43 tested segments in    17 channels. Unresolved      112 violations and      803 notes
1.041 Changed        8 of       39 tested segments in    13 channels. Unresolved      110 violations and      803 notes
1.042 Changed        8 of       37 tested segments in    16 channels. Unresolved      113 violations and      802 notes
1.043 Changed        1 of       27 tested segments in    14 channels. Unresolved      109 violations and      802 notes
1.044 Changed        0 of       12 tested segments in     9 channels. Unresolved      111 violations and      802 notes
1.045 Changed        0 of        7 tested segments in     4 channels. Unresolved      111 violations and      802 notes
1.046 Changed        0 of        6 tested segments in     3 channels. Unresolved      111 violations and      802 notes
1.047 Changed        0 of        6 tested segments in     3 channels. Unresolved      111 violations and      802 notes
1.048 Changed        0 of        6 tested segments in     3 channels. Unresolved      111 violations and      802 notes
1.049 Changed        0 of        6 tested segments in     3 channels. Unresolved      111 violations and      802 notes
1.050 Changed        0 of        0 tested segments in     0 channels. Unresolved      111 violations and      802 notes
Result=end(begin): viols=111(108), notes=802(808)
Cpu time: 00:00:08, Elapsed time: 00:00:09, Memory: 1.7G

Run(2) ...
2.000 Changed       32 of     1472 tested segments in   128 channels. Unresolved      109 violations and      802 notes
2.001 Changed       46 of     1007 tested segments in   123 channels. Unresolved      112 violations and      802 notes
2.002 Changed       67 of     1017 tested segments in   126 channels. Unresolved      103 violations and      803 notes
2.003 Changed       87 of      224 tested segments in    56 channels. Unresolved      107 violations and      807 notes
2.004 Changed       75 of      255 tested segments in    62 channels. Unresolved      110 violations and      809 notes
2.005 Changed       82 of      231 tested segments in    62 channels. Unresolved      112 violations and      808 notes
2.006 Changed       65 of      222 tested segments in    60 channels. Unresolved      107 violations and      805 notes
2.007 Changed       65 of      200 tested segments in    56 channels. Unresolved      107 violations and      807 notes
2.008 Changed       48 of      206 tested segments in    56 channels. Unresolved      117 violations and      806 notes
2.009 Changed       63 of      203 tested segments in    58 channels. Unresolved      110 violations and      806 notes
2.010 Changed       59 of      221 tested segments in    54 channels. Unresolved      114 violations and      808 notes
2.011 Changed       54 of      212 tested segments in    55 channels. Unresolved      110 violations and      806 notes
2.012 Changed       58 of      220 tested segments in    58 channels. Unresolved      107 violations and      806 notes
2.013 Changed       52 of      255 tested segments in    63 channels. Unresolved      115 violations and      808 notes
2.014 Changed       59 of      226 tested segments in    58 channels. Unresolved      107 violations and      808 notes
2.015 Changed       70 of      249 tested segments in    57 channels. Unresolved      110 violations and      809 notes
2.016 Changed       48 of      232 tested segments in    59 channels. Unresolved       99 violations and      810 notes
2.017 Changed       54 of      211 tested segments in    55 channels. Unresolved      105 violations and      810 notes
2.018 Changed       56 of      222 tested segments in    56 channels. Unresolved      106 violations and      810 notes
2.019 Changed       65 of      250 tested segments in    58 channels. Unresolved      110 violations and      810 notes
2.020 Changed       59 of      251 tested segments in    57 channels. Unresolved      105 violations and      811 notes
2.021 Changed       62 of      248 tested segments in    60 channels. Unresolved      106 violations and      812 notes
2.022 Changed       51 of      231 tested segments in    60 channels. Unresolved      107 violations and      811 notes
2.023 Changed       57 of      241 tested segments in    60 channels. Unresolved      109 violations and      813 notes
2.024 Changed       49 of      238 tested segments in    60 channels. Unresolved      111 violations and      810 notes
2.025 Changed       47 of      229 tested segments in    58 channels. Unresolved      108 violations and      808 notes
2.026 Changed       41 of      218 tested segments in    59 channels. Unresolved      108 violations and      809 notes
2.027 Changed       33 of      215 tested segments in    59 channels. Unresolved      107 violations and      808 notes
2.028 Changed       25 of      198 tested segments in    59 channels. Unresolved      107 violations and      809 notes
2.029 Changed       31 of      193 tested segments in    59 channels. Unresolved      105 violations and      809 notes
2.030 Changed       19 of      191 tested segments in    59 channels. Unresolved      107 violations and      809 notes
2.031 Changed       25 of      173 tested segments in    55 channels. Unresolved      105 violations and      809 notes
2.032 Changed       15 of      185 tested segments in    60 channels. Unresolved      107 violations and      809 notes
2.033 Changed       17 of      163 tested segments in    56 channels. Unresolved      107 violations and      809 notes
2.034 Changed        3 of      144 tested segments in    53 channels. Unresolved      107 violations and      809 notes
2.035 Changed        3 of       57 tested segments in    31 channels. Unresolved      107 violations and      809 notes
2.036 Changed        2 of       41 tested segments in    23 channels. Unresolved      107 violations and      809 notes
2.037 Changed        2 of       37 tested segments in    22 channels. Unresolved      107 violations and      809 notes
2.038 Changed        2 of       27 tested segments in    16 channels. Unresolved      107 violations and      809 notes
2.039 Changed        0 of       28 tested segments in    17 channels. Unresolved      107 violations and      809 notes
2.040 Changed        1 of       20 tested segments in    11 channels. Unresolved      107 violations and      809 notes
2.041 Changed        2 of       17 tested segments in     9 channels. Unresolved      107 violations and      809 notes
2.042 Changed        0 of       21 tested segments in    11 channels. Unresolved      107 violations and      809 notes
2.043 Changed        0 of       18 tested segments in     9 channels. Unresolved      107 violations and      809 notes
2.044 Changed        0 of       18 tested segments in     9 channels. Unresolved      107 violations and      809 notes
2.045 Changed        1 of       18 tested segments in     9 channels. Unresolved      107 violations and      809 notes
2.046 Changed        2 of       17 tested segments in     9 channels. Unresolved      107 violations and      809 notes
2.047 Changed        0 of       21 tested segments in    11 channels. Unresolved      107 violations and      809 notes
2.048 Changed        0 of       14 tested segments in     9 channels. Unresolved      107 violations and      809 notes
2.049 Changed        0 of       14 tested segments in     9 channels. Unresolved      107 violations and      809 notes
2.050 Changed        0 of       14 tested segments in     9 channels. Unresolved      107 violations and      809 notes
2.051 Changed        0 of       14 tested segments in     9 channels. Unresolved      107 violations and      809 notes
2.052 Changed        0 of       14 tested segments in     9 channels. Unresolved      107 violations and      809 notes
2.053 Changed        0 of       14 tested segments in     9 channels. Unresolved      107 violations and      809 notes
2.054 Changed        0 of       11 tested segments in     7 channels. Unresolved      107 violations and      809 notes
2.055 Changed        0 of        5 tested segments in     3 channels. Unresolved      107 violations and      809 notes
2.056 Changed        0 of        4 tested segments in     3 channels. Unresolved      107 violations and      809 notes
2.057 Changed        0 of        1 tested segments in     1 channels. Unresolved      107 violations and      809 notes
2.058 Changed        0 of        0 tested segments in     0 channels. Unresolved      107 violations and      809 notes
Result=end(begin): viols=107(109), notes=809(802)
Cpu time: 00:00:13, Elapsed time: 00:00:14, Memory: 1.7G

Run(3) ...
3.000 Changed       36 of     1761 tested segments in   132 channels. Unresolved      106 violations and      804 notes
3.001 Changed       28 of      993 tested segments in   126 channels. Unresolved      102 violations and      806 notes
3.002 Changed       29 of      989 tested segments in   125 channels. Unresolved      104 violations and      807 notes
3.003 Changed       70 of      989 tested segments in   126 channels. Unresolved       97 violations and      807 notes
3.004 Changed       73 of      212 tested segments in    60 channels. Unresolved      102 violations and      808 notes
3.005 Changed       71 of      204 tested segments in    61 channels. Unresolved      108 violations and      809 notes
3.006 Changed       68 of      213 tested segments in    59 channels. Unresolved      107 violations and      812 notes
3.007 Changed       69 of      222 tested segments in    57 channels. Unresolved      100 violations and      812 notes
3.008 Changed       69 of      217 tested segments in    60 channels. Unresolved      102 violations and      811 notes
3.009 Changed       59 of      216 tested segments in    55 channels. Unresolved      100 violations and      811 notes
3.010 Changed       58 of      223 tested segments in    57 channels. Unresolved      100 violations and      812 notes
3.011 Changed       62 of      243 tested segments in    61 channels. Unresolved      102 violations and      811 notes
3.012 Changed       60 of      222 tested segments in    58 channels. Unresolved       97 violations and      810 notes
3.013 Changed       58 of      237 tested segments in    60 channels. Unresolved      101 violations and      811 notes
3.014 Changed       59 of      222 tested segments in    53 channels. Unresolved      100 violations and      810 notes
3.015 Changed       65 of      233 tested segments in    58 channels. Unresolved      100 violations and      811 notes
3.016 Changed       54 of      227 tested segments in    57 channels. Unresolved      102 violations and      810 notes
3.017 Changed       56 of      225 tested segments in    56 channels. Unresolved      102 violations and      810 notes
3.018 Changed       56 of      211 tested segments in    53 channels. Unresolved      105 violations and      810 notes
3.019 Changed       54 of      229 tested segments in    54 channels. Unresolved      101 violations and      811 notes
3.020 Changed       44 of      218 tested segments in    58 channels. Unresolved      100 violations and      814 notes
3.021 Changed       48 of      220 tested segments in    58 channels. Unresolved      104 violations and      811 notes
3.022 Changed       44 of      229 tested segments in    58 channels. Unresolved      109 violations and      812 notes
3.023 Changed       59 of      230 tested segments in    58 channels. Unresolved      108 violations and      811 notes
3.024 Changed       43 of      250 tested segments in    63 channels. Unresolved      101 violations and      813 notes
3.025 Changed       31 of      213 tested segments in    57 channels. Unresolved      102 violations and      815 notes
3.026 Changed       38 of      200 tested segments in    57 channels. Unresolved      106 violations and      815 notes
3.027 Changed       33 of      199 tested segments in    54 channels. Unresolved      106 violations and      817 notes
3.028 Changed       30 of      198 tested segments in    58 channels. Unresolved      105 violations and      815 notes
3.029 Changed       23 of      186 tested segments in    55 channels. Unresolved      105 violations and      814 notes
3.030 Changed       18 of      180 tested segments in    57 channels. Unresolved      106 violations and      814 notes
3.031 Changed       18 of      162 tested segments in    54 channels. Unresolved      102 violations and      814 notes
3.032 Changed       14 of      170 tested segments in    56 channels. Unresolved      103 violations and      813 notes
3.033 Changed        9 of      158 tested segments in    52 channels. Unresolved      104 violations and      814 notes
3.034 Changed        4 of      127 tested segments in    47 channels. Unresolved      103 violations and      814 notes
3.035 Changed        6 of       65 tested segments in    28 channels. Unresolved      105 violations and      814 notes
3.036 Changed        2 of       40 tested segments in    19 channels. Unresolved      104 violations and      814 notes
3.037 Changed        2 of       31 tested segments in    14 channels. Unresolved      104 violations and      814 notes
3.038 Changed        4 of       34 tested segments in    15 channels. Unresolved      105 violations and      814 notes
3.039 Changed        2 of       31 tested segments in    13 channels. Unresolved      104 violations and      814 notes
3.040 Changed        3 of       26 tested segments in    12 channels. Unresolved      105 violations and      814 notes
3.041 Changed        0 of       22 tested segments in    11 channels. Unresolved      104 violations and      814 notes
3.042 Changed        3 of       18 tested segments in    10 channels. Unresolved      104 violations and      814 notes
3.043 Changed        2 of       17 tested segments in    11 channels. Unresolved      104 violations and      814 notes
3.044 Changed        1 of       12 tested segments in     7 channels. Unresolved      104 violations and      814 notes
3.045 Changed        0 of       10 tested segments in     7 channels. Unresolved      104 violations and      814 notes
3.046 Changed        1 of       10 tested segments in     7 channels. Unresolved      104 violations and      814 notes
3.047 Changed        0 of       12 tested segments in     8 channels. Unresolved      104 violations and      814 notes
3.048 Changed        0 of        7 tested segments in     6 channels. Unresolved      104 violations and      814 notes
3.049 Changed        0 of        6 tested segments in     5 channels. Unresolved      104 violations and      814 notes
3.050 Changed        0 of        6 tested segments in     5 channels. Unresolved      104 violations and      814 notes
3.051 Changed        0 of        6 tested segments in     5 channels. Unresolved      104 violations and      814 notes
3.052 Changed        0 of        6 tested segments in     5 channels. Unresolved      104 violations and      814 notes
3.053 Changed        0 of        6 tested segments in     5 channels. Unresolved      104 violations and      814 notes
3.054 Changed        0 of        6 tested segments in     5 channels. Unresolved      104 violations and      814 notes
3.055 Changed        0 of        6 tested segments in     5 channels. Unresolved      104 violations and      814 notes
3.056 Changed        0 of        6 tested segments in     5 channels. Unresolved      104 violations and      814 notes
3.057 Changed        0 of        6 tested segments in     5 channels. Unresolved      104 violations and      814 notes
3.058 Changed        0 of        5 tested segments in     4 channels. Unresolved      104 violations and      814 notes
3.059 Changed        0 of        2 tested segments in     2 channels. Unresolved      104 violations and      814 notes
3.060 Changed        0 of        0 tested segments in     0 channels. Unresolved      104 violations and      814 notes
Result=end(begin): viols=104(106), notes=814(804)
Drc convergence rate is 3%
Not enough improvement on this run. Stop.
Cpu time: 00:00:15, Elapsed time: 00:00:16, Memory: 1.7G

Write routing ...
M1: 6457 vias and 691 wires with length 0.397 (0.024 in non-prefer direction)
M2: 8339 vias and 7205 wires with length 8.176 (0.080 in non-prefer direction)
M3: 1894 vias and 5854 wires with length 8.759 (0.063 in non-prefer direction)
M4: 844 vias and 1245 wires with length 1.402 (0.040 in non-prefer direction)
M5: 291 vias and 534 wires with length 2.288 (0.013 in non-prefer direction)
M6: 195 vias and 102 wires with length 0.391 (0.000 in non-prefer direction)
M7: 163 vias and 234 wires with length 0.244 (0.075 in non-prefer direction)
M8: 0 vias and 91 wires with length 0.611 (0.005 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 18183 vias and 15956 wires with length 22.269 (0.300 in non-prefer direction)

Total 104 violated segments:
Viol: Stat short - 60
Viol: Stat spacing - 17
Viol: Twist short - 2
Viol: Diffnet short - 21
Viol: Samenet spacing - 4

Total 814 notes:
Note: Wire in port - 1
Note: Offgrid - 617
Note: Fork - 4
Note: Split - 70
Note: Segment orientation - 122

Info: Via overhang - 49
info UI33: performed track routing for 38 sec (CPU time: 36 sec; MEM: RSS - 318M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Booth'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 2 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:52 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:52 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
-----------------------------------------------------------------------------
|             MCMM variability report for design 'Booth' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.3210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   35 with    140 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1969 | 6857 | 
|-----------------------+------+------|
| To be routed :        | 1951 | 6465 | 
|-----------------------+------+------|
|   - signal            | 1951 | 6465 | 
|-----------------------+------+------|
| To be skipped :       | 18   | 392  | 
|-----------------------+------+------|
|   - marked dont_route | 15   | 386  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 6    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1951 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 815100 826000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.301135 min: 0.000000 avg: 0.145648
info metal2 layer density max: 0.234918 min: 0.000000 avg: 0.077863
info metal3 layer density max: 0.347849 min: 0.000000 avg: 0.082695
info metal4 layer density max: 0.186576 min: 0.000000 avg: 0.029656
info metal5 layer density max: 0.359343 min: 0.000000 avg: 0.042145
info metal6 layer density max: 0.388529 min: 0.000000 avg: 0.180444
info metal7 layer density max: 0.055070 min: 0.000000 avg: 0.008782
info metal8 layer density max: 0.158270 min: 0.000000 avg: 0.024273
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 15 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:53 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:53 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
-----------------------------------------------------------------------------
|             MCMM variability report for design 'Booth' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.3210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 319M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                                         | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_power_0                    | tr_opt_wns_0 | tr_opt_hold_0                    | tr_opt_tr_1                       | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 07m                            | 00h 02m                                             | 00h 00m      | 00h 00m      | 00h 00m                           | 00h 00m      | 00h 00m                          | 00h 01m                           | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.00043749999999999995d00.0h 00.0m | 0.0011666666666666665d03.947459643111668e-18h00.0m  | 00.0h00.0m   | 00.0h00.0m   | 1.3888888888888888e-5d00.0h 00.0m | 00.0h00.0m   | 6.944444444444444e-6d00.0h 00.0m | 0.0004305555555555556d00.0h 00.0m | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                                                | 1184         | 1184         | 1184                              | 1184         | 1184                             | 1184                              | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| logic_utilization  (%) | 54.39                              | 54.39                                               | 54.39        | 54.39        | 54.38                             | 54.38        | 54.38                            | 54.38                             | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                                 | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0                              | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                                 | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0                              | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                                 | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0                              | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                                 | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0                              | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| setup_viols            | 0                                  | 0                                                   | 0            | 0            | 0                                 | 0            | 0                                | 0                                 | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| hold_viols             | 0                                  | 0                                                   | 0            | 0            | 0                                 | 0            | 0                                | 0                                 | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| slew_viols             | 0                                  | 0                                                   | 0            | 0            | 0                                 | 0            | 0                                | 0                                 | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                                 | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0                              | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                                                 | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0                              | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| overflow_edges         | 0                                  |                                                     |              |              |                                   |              |                                  |                                   | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| overflow_nodes         | 0                                  |                                                     |              |              |                                   |              |                                  |                                   | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 16.9                               | 24.3                                                | 24.3         | 24.3         | 24.3                              | 24.3         | 24.3                             | 24.3                              | 
|------------------------+------------------------------------+-----------------------------------------------------+--------------+--------------+-----------------------------------+--------------+----------------------------------+-----------------------------------|
| via_count_total        | 6911                               | 19239                                               | 19239        | 19239        | 19239                             | 19239        | 19239                            | 19251                             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition Booth (started at Tue Jan 3 23:06:53 2023)
Start Final Routing in simple DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   35 with    116 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1969 | 6857 | 
|-------------------+------+------|
| To be routed :    | 1967 | 6857 | 
|-------------------+------+------|
|   - signal        | 1966 | 6851 | 
|-------------------+------+------|
|   - tieoff        | 1    | 6    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1966 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 15   | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=5600
Total opens=6 (nets=1)

Check routing ...
-----------------------
|             | Value | 
|-------------+-------|
| Split wires | 2     | 
-----------------------


Check opens ...
Longest open in net 'VSS' of length=5600
Total opens=6 (nets=1)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=59
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (5/5): opens (6->0), viols (59->61)
Result=end(begin): opens=0(6), viols=61(59)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (26/26): viols (61->3)
Result=end(begin): opens=0(0), viols=3(61)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (1/1): viols (3->0)
Result=end(begin): opens=0(0), viols=0(3)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Routing windows accepted: 32 rejected: 0
Finish Final Routing ...

Changed nets: 56 (2%)
Saving routing in 'eco' mode ...

Number of touched nets: 56
Number of changed nets: 56

0 nets (0 clocks) have got their timing invalidated
30 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 320M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 321M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 321M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:55 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 321M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:55 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 321M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 321M)
-----------------------------------------------------------------------------
|             MCMM variability report for design 'Booth' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.3210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 321M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:55 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 321M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:55 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 321M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 321M)
-----------------------------------------------------------------------------
|             MCMM variability report for design 'Booth' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.3210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   35 with    116 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1969 | 6857 | 
|-----------------------+------+------|
| To be routed :        | 1951 | 6465 | 
|-----------------------+------+------|
|   - signal            | 1951 | 6465 | 
|-----------------------+------+------|
| To be skipped :       | 18   | 392  | 
|-----------------------+------+------|
|   - marked dont_route | 15   | 386  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 6    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1951 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 815100 826000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.301135 min: 0.000000 avg: 0.145387
info metal2 layer density max: 0.234918 min: 0.000000 avg: 0.077691
info metal3 layer density max: 0.347849 min: 0.000000 avg: 0.082864
info metal4 layer density max: 0.186576 min: 0.000000 avg: 0.029902
info metal5 layer density max: 0.359343 min: 0.000000 avg: 0.042057
info metal6 layer density max: 0.388529 min: 0.000000 avg: 0.180458
info metal7 layer density max: 0.060805 min: 0.000000 avg: 0.009114
info metal8 layer density max: 0.158270 min: 0.000000 avg: 0.025066
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 15 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 321M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 321M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:55 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 321M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:06:55 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 321M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 321M)
-----------------------------------------------------------------------------
|             MCMM variability report for design 'Booth' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.3210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition Booth (started at Tue Jan 3 23:06:55 2023)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   35 with    116 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1969 | 6857 | 
|-------------------+------+------|
| To be routed :    | 1967 | 6857 | 
|-------------------+------+------|
|   - signal        | 1966 | 6851 | 
|-------------------+------+------|
|   - tieoff        | 1    | 6    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1966 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 15   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=4
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (2/2): viols (4->0)
Result=end(begin): opens=0(0), viols=0(4)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Check routing ...

Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 2 rejected: 0
Finish Final Routing ...

Changed nets: 3 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 3
Number of changed nets: 3

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 333M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 23:06:56 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 30% 50% 60% 80% 100% 
Processing via2: 20% 40% 60% 80% 100% 
Processing via3: 10% 30% 50% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 50% 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Tue Jan 3 23:07:00 2023
  
---------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                    |
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Checked vias      | 19314 | 6864  | 8985  | 1968  | 846   | 289   | 199   | 163   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias     | 16052 | 5454  | 7549  | 1834  | 716   | 148   | 196   | 155   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias (%) | 83.11 | 79.46 | 84.02 | 93.19 | 84.63 | 51.21 | 98.49 | 95.09 | 0.00 | 0.00 | 
---------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 19.36  | 6.86  | 9.02  | 1.97  | 0.85  | 0.29  | 0.20  | 0.17  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 35.45 | 46.58 | 10.16 | 4.40  | 1.52  | 1.03  | 0.86  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 17.10  | 20.54 | 16.30 | 6.81  | 15.96 | 49.83 | 1.51  | 7.19  | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 82.90  | 79.46 | 83.70 | 93.19 | 84.04 | 50.17 | 98.49 | 92.81 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 3 sec (CPU time: 3 sec; MEM: RSS - 334M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Tue Jan 3 23:07:00 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 314M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 3 sec (CPU time: 2 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:07:03 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:07:03 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
-------------------------------------------------------------------------
|           MCMM variability report for design 'Booth' (pico)           |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1251.0 | 0.0 | 0       | 37.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'Booth':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 18    | 
|-------------------------------+-------|
| Total Sequential cells        | 357   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 14    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 14    | 
-----------------------------------------


Found 14 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 14 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 357 pre-existing "fixed" Sequential leaf cells of clock networks
 357 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 18 clock nets
Clearing dont_route property from 18 clock nets

All Clock networks set for partition Booth.

info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 23:07:03 2023)
Report 'Booth': Design Report
Generated on Tue Jan 3 23:07:03 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1831  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 103   | 5.62       | 
| Inverters      | 177   | 9.66       | 
| Registers      | 363   | 19.82      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 827   | 45.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1831  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3446.83                | 54.38           | 
| Buffers, Inverters | 200.83                 | 3.16            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6337.72                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1954  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1070  | 54.75      | 
| 2 Fanouts       | 708   | 36.23      | 
| 3-30 Fanouts    | 139   | 7.11       | 
| 30-127 Fanouts  | 34    | 1.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 23:07:03 2023
  
-----------------------------------------------------
|                 GR Configuration                  |
|-------+----------+--------+-----------+-----------|
|       | Mode     | Tracks | Min Layer | Max Layer | 
|-------+----------+--------+-----------+-----------|
| Booth | unfolded | 30     | 1         | 8         | 
-----------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |========== 3
100 |=== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Booth.
info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

WNS:0 TNS:0 TNDD:-3653.0 WHS:0 THS:0 THDD:-1426.0 SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.045083 AREA:3446.83

WNS:0 TNS:0 TNDD:-3653.0 WHS:0 THS:0 THDD:-1426.0 SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.045083 AREA:3446.83

info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

info DUM207: optimize: re-initialized cell-density map for partition Booth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Booth old max-util 100 new max-util 100.
Report 'Booth': Design Report
Generated on Tue Jan 3 23:07:03 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1831  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 103   | 5.62       | 
| Inverters      | 177   | 9.66       | 
| Registers      | 363   | 19.82      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 827   | 45.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1831  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3446.83                | 54.38           | 
| Buffers, Inverters | 200.83                 | 3.16            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6337.72                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1954  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1070  | 54.75      | 
| 2 Fanouts       | 708   | 36.23      | 
| 3-30 Fanouts    | 139   | 7.11       | 
| 30-127 Fanouts  | 34    | 1.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |========== 3
100 |=== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 23:07:03 2023)
Report 'Booth': Design Report
Generated on Tue Jan 3 23:07:03 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1831  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 103   | 5.62       | 
| Inverters      | 177   | 9.66       | 
| Registers      | 363   | 19.82      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 827   | 45.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1831  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3446.83                | 54.38           | 
| Buffers, Inverters | 200.83                 | 3.16            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6337.72                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1954  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1070  | 54.75      | 
| 2 Fanouts       | 708   | 36.23      | 
| 3-30 Fanouts    | 139   | 7.11       | 
| 30-127 Fanouts  | 34    | 1.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 23:07:03 2023
  
-----------------------------------------------------
|                 GR Configuration                  |
|-------+----------+--------+-----------+-----------|
|       | Mode     | Tracks | Min Layer | Max Layer | 
|-------+----------+--------+-----------+-----------|
| Booth | unfolded | 30     | 1         | 8         | 
-----------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |========== 3
100 |=== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Booth.
info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

WNS:0 TNS:0 TNDD:-3653.0 WHS:0 THS:0 THDD:-1426.0 SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.045083 AREA:3446.83

WNS:0 TNS:0 TNDD:-3653.0 WHS:0 THS:0 THDD:-1426.0 SLEW:0 CAP:0.0 LEAKAGE:0.072808 DYNAMIC:1.045083 AREA:3446.83

info OPT24: optimize_max_util is set to 100% in partition Booth (0 density boxes are currently over utilized: max=100%).

info DUM207: optimize: re-initialized cell-density map for partition Booth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Booth old max-util 100 new max-util 100.
Report 'Booth': Design Report
Generated on Tue Jan 3 23:07:03 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1831  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 103   | 5.62       | 
| Inverters      | 177   | 9.66       | 
| Registers      | 363   | 19.82      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 827   | 45.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1831  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3446.83                | 54.38           | 
| Buffers, Inverters | 200.83                 | 3.16            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6337.72                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1954  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1070  | 54.75      | 
| 2 Fanouts       | 708   | 36.23      | 
| 3-30 Fanouts    | 139   | 7.11       | 
| 30-127 Fanouts  | 34    | 1.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |====== 2
45  |================================== 10
50  |======================================================================== 21
55  |========================================================== 17
60  |============= 4
65  |====== 2
70  |=== 1
75  |====== 2
80  | 0
85  | 0
90  | 0
95  |========== 3
100 |=== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Booth (started at Tue Jan 3 23:07:03 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1817 movable and 14 fixed cells in partition Booth
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 70 cut rows, with average utilization 54.0329%, utilization with cell bloats 54.0329%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 357 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 1817, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1817                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition Booth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Booth with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'Booth':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 18    | 
|-------------------------------+-------|
| Total Sequential cells        | 357   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 14    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 14    | 
-----------------------------------------


Found 14 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 14 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 357 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Booth.

info CHK10: Checking placement...
info Found 1460 movable and 371 fixed cells in partition Booth
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: Booth; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition Booth:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 23:07:04 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1967       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 23:07:04 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1967       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 23:07:04 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1967       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:07:04 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:07:04 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
-------------------------------------------------------------------------
|           MCMM variability report for design 'Booth' (pico)           |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1251.0 | 0.0 | 0       | 37.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   35 with    140 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1969 | 6857 | 
|-------------------+------+------|
| To be routed :    | 1966 | 6851 | 
|-------------------+------+------|
|   - signal        | 1966 | 6851 | 
|-------------------+------+------|
| To be skipped :   | 3    | 6    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 6    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1966 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 15   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 815100 826000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.315573 min: 0.000000 avg: 0.150529
info metal2 layer density max: 0.254703 min: 0.000000 avg: 0.090616
info metal3 layer density max: 0.359420 min: 0.000000 avg: 0.089791
info metal4 layer density max: 0.211663 min: 0.000000 avg: 0.035384
info metal5 layer density max: 0.364057 min: 0.000000 avg: 0.044025
info metal6 layer density max: 0.391314 min: 0.000000 avg: 0.181464
info metal7 layer density max: 0.097577 min: 0.000000 avg: 0.015058
info metal8 layer density max: 0.167473 min: 0.000000 avg: 0.026609
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 15 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 329M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition Booth (started at Tue Jan 3 23:07:04 2023)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   35 with    116 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1969 | 6857 | 
|-------------------+------+------|
| To be routed :    | 1967 | 6857 | 
|-------------------+------+------|
|   - signal        | 1966 | 6851 | 
|-------------------+------+------|
|   - tieoff        | 1    | 6    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1966 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 15   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 23:07:05 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:07:05 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 23:07:05 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
-------------------------------------------------------------------------
|           MCMM variability report for design 'Booth' (pico)           |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1251.0 | 0.0 | 0       | 37.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 30% 50% 60% 80% 100% 
Processing via2: 20% 40% 60% 80% 100% 
Processing via3: 10% 30% 50% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 50% 100% 

Incremental timing update of 25 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Tue Jan 3 23:07:06 2023
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 19314 | 6864 | 8985 | 1968 | 846  | 289  | 199  | 163  | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 26    | 5    | 21   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.13  | 0.07 | 0.23 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 19.36  | 6.86  | 9.02  | 1.97  | 0.85  | 0.29  | 0.20  | 0.17  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 35.45 | 46.58 | 10.16 | 4.40  | 1.52  | 1.03  | 0.86  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 16.97  | 20.47 | 16.07 | 6.81  | 15.96 | 49.83 | 1.51  | 7.19  | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 83.03  | 79.53 | 83.93 | 93.19 | 84.04 | 50.17 | 98.49 | 92.81 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 1 sec (CPU time: 1 sec; MEM: RSS - 331M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition Booth (started at Tue Jan 3 23:07:06 2023)
Start Final Routing in full DRC mode on 1 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   35 with    116 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1969 | 6857 | 
|-------------------+------+------|
| To be routed :    | 1967 | 6857 | 
|-------------------+------+------|
|   - signal        | 1966 | 6851 | 
|-------------------+------+------|
|   - tieoff        | 1    | 6    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1966 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 15   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 23:07:07 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1690M, PVMEM - 1843M, PRSS - 334M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '15' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 1
Nitro-SoC> # config_timing -cpus 2
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/Booth/Lab3_2022/work/dbs/route.db'.
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1690M, PVMEM - 1843M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Tue Jan 03 23:07:07 EET 2023
Report 'application': Application Report
Generated on Tue Jan 3 23:07:07 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1690                                                         | 
| Heap memory (MBytes)     | 1184                                                         | 
| Resident memory (MBytes) | 332                                                          | 
| CPU time (minutes)       | 3.42                                                         | 
| Elapsed time (minutes)   | 10.35                                                        | 
| Load Averages            | 3.46 2.16 1.45                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | 192.168.44.141                                               | 
| Cores                    | 1                                                            | 
| Frequency (GHz)          | 2.4                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 30246                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Booth/Lab3_2022/work/.nitro_tmp_192.168.4 | 
|                          4.141_30246                                                  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Tue Jan 03 23:07:07 EET 2023
NRF info: Writing Detailed Setup Timing Path Reports Tue Jan 03 23:07:07 EET 2023
NRF info: Writing Detailed Hold Timing Path Reports Tue Jan 03 23:07:08 EET 2023
NRF info: Writing Timing Drc Reports Tue Jan 03 23:07:08 EET 2023
NRF info: Writing Physical Reports Tue Jan 03 23:07:08 EET 2023
NRF info: Writing Power Reports Tue Jan 03 23:07:08 EET 2023
NRF info: Reports completed Tue Jan 03 23:07:08 EET 2023
info UI33: performed source of flow_scripts/3_route.tcl for 2 min 57 sec (CPU time: 2 min 47 sec; MEM: RSS - 331M, CVMEM - 1690M, PVMEM - 1843M)
