module top_module (
  input a,
  input b,
  output q
);

  // Implement the AND gate
  assign q = a & b;

endmodule
