\hypertarget{group___n_v_i_c___peripheral}{}\section{N\+V\+IC}
\label{group___n_v_i_c___peripheral}\index{N\+V\+IC@{N\+V\+IC}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___n_v_i_c___register___accessor___macros}{N\+V\+I\+C -\/ Register accessor macros}
\item 
\hyperlink{group___n_v_i_c___register___masks}{N\+V\+I\+C Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_n_v_i_c___mem_map}{N\+V\+I\+C\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___n_v_i_c___peripheral_ga28f0a055d0c218e16d1fc7b13ff0caa5}{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___n_v_i_c___peripheral_ga685d87c766bb24fb3330aa8cc48fa0e7}{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr})0x\+E000\+E100u)
\item 
\#define \hyperlink{group___n_v_i_c___peripheral_ga28f0a055d0c218e16d1fc7b13ff0caa5}{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___n_v_i_c___peripheral_ga685d87c766bb24fb3330aa8cc48fa0e7}{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr})0x\+E000\+E100u)
\item 
\#define \hyperlink{group___n_v_i_c___peripheral_ga28f0a055d0c218e16d1fc7b13ff0caa5}{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___n_v_i_c___peripheral_ga685d87c766bb24fb3330aa8cc48fa0e7}{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr})0x\+E000\+E100u)
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_n_v_i_c___mem_map}{N\+V\+I\+C\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___n_v_i_c___peripheral_ga685d87c766bb24fb3330aa8cc48fa0e7}{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}
\item 
typedef struct \hyperlink{struct_n_v_i_c___mem_map}{N\+V\+I\+C\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___n_v_i_c___peripheral_ga685d87c766bb24fb3330aa8cc48fa0e7}{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}
\item 
typedef struct \hyperlink{struct_n_v_i_c___mem_map}{N\+V\+I\+C\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___n_v_i_c___peripheral_ga685d87c766bb24fb3330aa8cc48fa0e7}{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{N\+V\+IC@{N\+V\+IC}!N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!N\+V\+IC@{N\+V\+IC}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{NVIC_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr})0x\+E000\+E100u)}\hypertarget{group___n_v_i_c___peripheral_ga28f0a055d0c218e16d1fc7b13ff0caa5}{}\label{group___n_v_i_c___peripheral_ga28f0a055d0c218e16d1fc7b13ff0caa5}
Peripheral N\+V\+IC base pointer 

Definition at line 8222 of file M\+K20\+D7.\+h.

\index{N\+V\+IC@{N\+V\+IC}!N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!N\+V\+IC@{N\+V\+IC}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{NVIC_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr})0x\+E000\+E100u)}\hypertarget{group___n_v_i_c___peripheral_ga28f0a055d0c218e16d1fc7b13ff0caa5}{}\label{group___n_v_i_c___peripheral_ga28f0a055d0c218e16d1fc7b13ff0caa5}
Peripheral N\+V\+IC base pointer 

Definition at line 8227 of file M\+K20\+D7.\+h.

\index{N\+V\+IC@{N\+V\+IC}!N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!N\+V\+IC@{N\+V\+IC}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{NVIC_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\+V\+I\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr})0x\+E000\+E100u)}\hypertarget{group___n_v_i_c___peripheral_ga28f0a055d0c218e16d1fc7b13ff0caa5}{}\label{group___n_v_i_c___peripheral_ga28f0a055d0c218e16d1fc7b13ff0caa5}
Peripheral N\+V\+IC base pointer 

Definition at line 9085 of file M\+K20\+D\+Z10.\+h.



\subsection{Typedef Documentation}
\index{N\+V\+IC@{N\+V\+IC}!N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr@{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}}
\index{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr@{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}!N\+V\+IC@{N\+V\+IC}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}{NVIC_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf N\+V\+I\+C\+\_\+\+Mem\+Map}$\ast$ {\bf N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___n_v_i_c___peripheral_ga685d87c766bb24fb3330aa8cc48fa0e7}{}\label{group___n_v_i_c___peripheral_ga685d87c766bb24fb3330aa8cc48fa0e7}
N\+V\+IC -\/ Peripheral register structure \index{N\+V\+IC@{N\+V\+IC}!N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr@{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}}
\index{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr@{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}!N\+V\+IC@{N\+V\+IC}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}{NVIC_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf N\+V\+I\+C\+\_\+\+Mem\+Map}$\ast$ {\bf N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___n_v_i_c___peripheral_ga685d87c766bb24fb3330aa8cc48fa0e7}{}\label{group___n_v_i_c___peripheral_ga685d87c766bb24fb3330aa8cc48fa0e7}
N\+V\+IC -\/ Peripheral register structure \index{N\+V\+IC@{N\+V\+IC}!N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr@{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}}
\index{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr@{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}!N\+V\+IC@{N\+V\+IC}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}{NVIC_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf N\+V\+I\+C\+\_\+\+Mem\+Map}$\ast$ {\bf N\+V\+I\+C\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___n_v_i_c___peripheral_ga685d87c766bb24fb3330aa8cc48fa0e7}{}\label{group___n_v_i_c___peripheral_ga685d87c766bb24fb3330aa8cc48fa0e7}
N\+V\+IC -\/ Peripheral register structure 