
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 302.352 ; gain = 71.449
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6864 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 454.855 ; gain = 100.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state4 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_state5 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state6 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state7 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state8 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_state9 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state10 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_SLAVE.v:71]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_32s_32s_3bkb.v:20]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb_Mul_LUT_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb_Mul_LUT_0' (1#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb' (2#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_32s_32s_3bkb.v:20]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_16s_1cud.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' (3#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud' (4#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_16s_1cud.v:14]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_1_784_180_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 30'b000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 30'b000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 30'b000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 30'b000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 30'b000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 30'b000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 30'b000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 30'b000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 30'b000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 30'b000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 30'b000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 30'b000000000000000000100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 30'b000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 30'b000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 30'b000000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 30'b000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 30'b000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 30'b000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 30'b000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 30'b000000000010000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 30'b000000000100000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 30'b000000001000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 30'b000000010000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 30'b000000100000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 30'b000001000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 30'b000010000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 30'b000100000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 30'b001000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 30'b010000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 30'b100000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:87]
INFO: [Synth 8-6157] synthesizing module 'FC_1_784_180_s_A_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_A_dEe.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 44 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1_784_180_s_A_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_A_dEe.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 44 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_A_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1_784_180_s_A_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_A_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_784_180_s_A_dEe_ram' (6#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_A_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_784_180_s_A_dEe' (7#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_A_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1_784_180_s_A_udo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_A_udo.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1_784_180_s_A_udo_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_A_udo.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_A_udo.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1_784_180_s_A_udo_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_A_udo.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_784_180_s_A_udo_ram' (8#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_A_udo.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_784_180_s_A_udo' (9#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_A_udo.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1_784_180_s_B_vdy' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_B_vdy.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 7920 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1_784_180_s_B_vdy_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_B_vdy.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 7920 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_B_vdy.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1_784_180_s_B_vdy_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_B_vdy.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_784_180_s_B_vdy_ram' (10#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_B_vdy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_784_180_s_B_vdy' (11#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_B_vdy.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1_784_180_s_B_Mgi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_B_Mgi.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6480 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1_784_180_s_B_Mgi_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_B_Mgi.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 6480 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_B_Mgi.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1_784_180_s_B_Mgi_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_B_Mgi.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_784_180_s_B_Mgi_ram' (12#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_B_Mgi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_784_180_s_B_Mgi' (13#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s_B_Mgi.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_dadd_64ns_64nNgs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_dadd_64ns_64nNgs.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dadd_3_full_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/ip/cnn_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/ip/cnn_ap_dadd_3_full_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dadd_3_full_dsp_64' (40#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/ip/cnn_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dadd_64ns_64nNgs' (41#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_dadd_64ns_64nNgs.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_dmul_64ns_64nOgC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_dmul_64ns_64nOgC.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dmul_4_max_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/ip/cnn_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/ip/cnn_ap_dmul_4_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dmul_4_max_dsp_64' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/ip/cnn_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dmul_64ns_64nOgC' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_dmul_64ns_64nOgC.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_sitodp_32s_64PgM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_sitodp_32s_64PgM.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_sitodp_4_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/ip/cnn_ap_sitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/ip/cnn_ap_sitodp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_sitodp_4_no_dsp_32' (52#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/ip/cnn_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sitodp_32s_64PgM' (53#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_sitodp_32s_64PgM.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_7nsQgW' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_7nsQgW_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:70]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_7nsQgW_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:10]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[9].divisor_tmp_reg[10] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_7nsQgW_div_u' (54#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_7nsQgW_div' (55#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_7nsQgW' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_5ns_1Rg6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_5ns_1Rg6.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_5ns_1Rg6_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_5ns_1Rg6.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_5ns_1Rg6_DSP48_1' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_5ns_1Rg6.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_5ns_1Rg6' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_5ns_1Rg6.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14ns_Shg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_14ns_Shg.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14ns_Shg_DSP48_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_14ns_Shg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14ns_Shg_DSP48_2' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_14ns_Shg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14ns_Shg' (60#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_14ns_Shg.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_Thq' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_10ns_Thq.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_Thq_DSP48_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_10ns_Thq.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_Thq_DSP48_3' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_10ns_Thq.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_Thq' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mul_mul_10ns_Thq.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_8nUhA' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mac_muladd_8nUhA.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_8nUhA_DSP48_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mac_muladd_8nUhA.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_8nUhA_DSP48_4' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mac_muladd_8nUhA.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_8nUhA' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mac_muladd_8nUhA.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:3959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:3963]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:3965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:3977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:4021]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:4023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:4039]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:4119]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:4123]
WARNING: [Synth 8-6014] Unused sequential element guard_variable_for_v_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:2090]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_784_180_s' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_1_180_30_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 30'b000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 30'b000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 30'b000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 30'b000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 30'b000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 30'b000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 30'b000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 30'b000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 30'b000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 30'b000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 30'b000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 30'b000000000000000000100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 30'b000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 30'b000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 30'b000000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 30'b000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 30'b000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 30'b000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 30'b000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 30'b000000000010000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 30'b000000000100000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 30'b000000001000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 30'b000000010000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 30'b000000100000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 30'b000001000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 30'b000010000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 30'b000100000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 30'b001000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 30'b010000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 30'b100000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:87]
INFO: [Synth 8-6157] synthesizing module 'FC_1_180_30_s_A_V_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s_A_V_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1_180_30_s_A_V_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s_A_V_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s_A_V_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1_180_30_s_A_V_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s_A_V_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_180_30_s_A_V_0_ram' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s_A_V_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_180_30_s_A_V_0' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s_A_V_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1_180_30_s_B_V_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s_B_V_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 900 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1_180_30_s_B_V_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s_B_V_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 900 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s_B_V_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1_180_30_s_B_V_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s_B_V_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_180_30_s_B_V_0_ram' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s_B_V_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_180_30_s_B_V_0' (69#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s_B_V_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_Zio' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_Zio_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_Zio_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_Zio_div_u' (70#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_Zio_div' (71#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_Zio' (72#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_632_16_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mux_632_16_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_632_16_1_1' (73#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mux_632_16_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:2540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:2544]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:2546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:2558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:2598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:2600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:2618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:2634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:2694]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_180_30_s' (74#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_1_30_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 30'b000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 30'b000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 30'b000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 30'b000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 30'b000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 30'b000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 30'b000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 30'b000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 30'b000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 30'b000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 30'b000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 30'b000000000000000000100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 30'b000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 30'b000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 30'b000000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 30'b000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 30'b000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 30'b000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 30'b000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 30'b000000000010000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 30'b000000000100000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 30'b000000001000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 30'b000000010000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 30'b000000100000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 30'b000001000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 30'b000010000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 30'b000100000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 30'b001000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 30'b010000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 30'b100000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:87]
INFO: [Synth 8-6157] synthesizing module 'FC_1_30_10_s_A_V_0iy' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s_A_V_0iy.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1_30_10_s_A_V_0iy_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s_A_V_0iy.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s_A_V_0iy.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1_30_10_s_A_V_0iy_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s_A_V_0iy.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_30_10_s_A_V_0iy_ram' (75#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s_A_V_0iy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_30_10_s_A_V_0iy' (76#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s_A_V_0iy.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1_30_10_s_B_V_2iS' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s_B_V_2iS.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1_30_10_s_B_V_2iS_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s_B_V_2iS.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 150 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s_B_V_2iS.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1_30_10_s_B_V_2iS_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s_B_V_2iS.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_30_10_s_B_V_2iS_ram' (77#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s_B_V_2iS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_30_10_s_B_V_2iS' (78#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s_B_V_2iS.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_4jc' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_4jc_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_4jc_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_4jc_div_u' (79#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_4jc_div' (80#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_4jc' (81#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_5ns_5ns_5jm' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_5ns_5ns_5jm.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_5ns_5ns_5jm_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_5ns_5ns_5jm.v:70]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_5ns_5ns_5jm_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_5ns_5ns_5jm.v:10]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
	Parameter cal_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[4].divisor_tmp_reg[5] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_5ns_5ns_5jm.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_5ns_5ns_5jm_div_u' (82#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_5ns_5ns_5jm.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_5ns_5ns_5jm_div' (83#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_5ns_5ns_5jm.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_5ns_5ns_5jm' (84#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_5ns_5ns_5jm.v:131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:1687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:1697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:1975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:1979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:1991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:2003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:2011]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:2015]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:2039]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:2053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:2069]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'FC_1_30_10_s' (85#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_MASTER.v:65]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (86#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d28_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/fifo_w16_d28_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d28_A_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/fifo_w16_d28_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d28_A_shiftReg' (87#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/fifo_w16_d28_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d28_A' (88#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/fifo_w16_d28_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1_786jw' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_FC_1_786jw.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1_786jw_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_FC_1_786jw.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1_786jw_shiftReg' (89#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_FC_1_786jw.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1_786jw' (90#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_FC_1_786jw.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1_187jG' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_FC_1_187jG.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1_187jG_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_FC_1_187jG.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1_187jG_shiftReg' (91#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_FC_1_187jG.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1_187jG' (92#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_FC_1_187jG.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1_308jQ' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_FC_1_308jQ.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1_308jQ_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_FC_1_308jQ.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1_308jQ_shiftReg' (93#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_FC_1_308jQ.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1_308jQ' (94#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_FC_1_308jQ.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMA9j0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_AXI_DMA9j0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMA9j0_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_AXI_DMA9j0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMA9j0_shiftReg' (95#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_AXI_DMA9j0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMA9j0' (96#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/start_for_AXI_DMA9j0.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (97#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (98#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design cnn_urem_5ns_5ns_5jm_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_8ns_5ns_4jc_div_u has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized12 has unconnected port B[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized15 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port CE
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 631.910 ; gain = 277.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 631.910 ; gain = 277.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 631.910 ; gain = 277.570
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1689 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  FDE => FDRE: 63 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.687 . Memory (MB): peak = 1027.496 ; gain = 5.824
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:47 ; elapsed = 00:02:06 . Memory (MB): peak = 1027.496 ; gain = 673.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:47 ; elapsed = 00:02:06 . Memory (MB): peak = 1027.496 ; gain = 673.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:02:06 . Memory (MB): peak = 1027.496 ; gain = 673.156
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_108_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:53]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_B_V_2_load_0_phi_reg_1461_reg[15:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_phi_reg_1420_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:2000]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_B_V_2_load_0_phi_reg_1461_reg[15:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_phi_reg_1420_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:2007]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_B_V_2_load_0_phi_reg_1461_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:2000]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_B_V_2_load_0_phi_reg_1461_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:2007]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_reg_2348_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:2195]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_6_fu_1559_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_1564_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_1612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1688_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1730_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2055_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_2073_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1748_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_1559_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_1564_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_1612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1688_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1730_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2055_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_2073_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1748_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_2_fu_2015_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_54_reg_1644_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:1478]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_57_reg_1456_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:1484]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_719_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_724_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_772_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_830_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_872_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1209_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1227_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond6_fu_890_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element arrayNo3_reg_1635_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:1306]
WARNING: [Synth 8-6014] Unused sequential element tmp_68_reg_1502_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:1490]
WARNING: [Synth 8-6014] Unused sequential element tmp_39_reg_1491_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:1447]
WARNING: [Synth 8-6014] Unused sequential element tmp_39_reg_1491_pp2_iter1_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:1453]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_5ns_5ns_5jm.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_5ns_5ns_5jm.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_5ns_5ns_5jm.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_5ns_5ns_5jm.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_39_reg_1144_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:1169]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex8_reg_1130_reg' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:1093]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_450_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_455_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_503_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_540_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_939_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_957_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_592_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_118_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/fifo_w16_d28_A.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:25 . Memory (MB): peak = 1027.496 ; gain = 673.156
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nNgs:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nNgs:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nNgs:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nNgs:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nNgs:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nNgs:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nNgs:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nNgs:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nNgs:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nNgs:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nNgs:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nNgs:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nNgs:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'cnn_dadd_64ns_64nNgs:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64nOgC:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dmul_64ns_64nOgC:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64nOgC:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dmul_64ns_64nOgC:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64nOgC:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_dmul_64ns_64nOgC:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64nOgC:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_dmul_64ns_64nOgC:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64nOgC:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized7) to 'cnn_dmul_64ns_64nOgC:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64nOgC:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'cnn_dmul_64ns_64nOgC:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64nOgC:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'cnn_dmul_64ns_64nOgC:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'cnn_sitodp_32s_64PgM:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     24266|
|2     |cnn__GB1      |           1|     14939|
|3     |cnn__GB2      |           1|     29177|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_540_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_503_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data131" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_592_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_957_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_455_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_450_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_939_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_830_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data131" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_890_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_19_fu_724_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_719_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_772_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_872_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1209_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1227_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_1748_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_1564_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_1559_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1688_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_1612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1730_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2055_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_2073_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[7].dividend_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_5ns_4jc_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_5ns_4jc.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[4].dividend_tmp_reg[5] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_5ns_5ns_5jm.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_5ns_5ns_5jm_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_5ns_5ns_5jm.v:121]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data131" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_13_fu_455_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_450_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_939_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_V_24_reg_1061_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:1181]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_30_reg_1071_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:631]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_26_reg_1066_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:619]
WARNING: [Synth 8-6014] Unused sequential element B_V_1_load_0_phi_reg_1223_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:642]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_load_0_phi_reg_1218_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_30_10_s.v:643]
INFO: [Synth 8-5546] ROM "AXI_DMA_MASTER_U0/tmp_s_fu_118_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/tmp_V_71_reg_231_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_MASTER.v:556]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/tmp_V_72_reg_237_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_MASTER.v:242]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/tmp_V_75_reg_243_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_MASTER.v:568]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/reg_108_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_MASTER.v:265]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/reg_113_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_MASTER.v:254]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[7].dividend_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_6ns_Zio_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[7].dividend_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_6ns_Zio_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_8ns_6ns_Zio.v:121]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data131" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_19_fu_724_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_719_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_772_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_872_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1209_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1227_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element tmp_V_44_reg_1368_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:1508]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_50_reg_1378_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:876]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_46_reg_1373_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:864]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_1578_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_1573_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_180_30_s.v:900]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_10ns_7nsQgW_div_U/cnn_urem_10ns_7nsQgW_div_u_0/loop[9].dividend_tmp_reg[10] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_10ns_7nsQgW_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_10ns_7nsQgW_div_U/cnn_urem_10ns_7nsQgW_div_u_0/loop[9].dividend_tmp_reg[10] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_10ns_7nsQgW_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_urem_10ns_7nsQgW.v:121]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_2395_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:2201]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_2823_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:2165]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_4_reg_2255_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:2243]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_10_reg_2265_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:1397]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_6_reg_2260_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:1385]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_B_V_2_load_0_phi_reg_1461_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:1444]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_2_load_0_phi_reg_1420_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:1445]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_2384_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:2171]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_2384_pp2_iter1_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:2177]
WARNING: [Synth 8-6014] Unused sequential element j_mid2_reg_2804_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/FC_1_784_180_s.v:2127]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mac_muladd_8nUhA.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mac_muladd_8nUhA.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/cnn_mac_muladd_8nUhA.v:26]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_1_reg_198_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_SLAVE.v:244]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_SLAVE.v:471]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_5_reg_219_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_SLAVE.v:233]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_SLAVE.v:221]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a6f0/hdl/verilog/AXI_DMA_SLAVE.v:483]
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/dividend0_reg[6]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/dividend0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/divisor_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/dividend_tmp_reg[0][6]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/dividend_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[1].divisor_tmp_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[2].divisor_tmp_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[1].divisor_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/\cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/\cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[3].divisor_tmp_reg[4][0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[3].divisor_tmp_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[2].divisor_tmp_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[2].divisor_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/\cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[4].divisor_tmp_reg[5][0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[4].divisor_tmp_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[3].divisor_tmp_reg[4][1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[3].divisor_tmp_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[3].divisor_tmp_reg[4][2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[3].divisor_tmp_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[5].divisor_tmp_reg[6][0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[5].divisor_tmp_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[4].divisor_tmp_reg[5][1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[4].divisor_tmp_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[4].divisor_tmp_reg[5][2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[4].divisor_tmp_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[6].divisor_tmp_reg[7][0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[6].divisor_tmp_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[5].divisor_tmp_reg[6][1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[5].divisor_tmp_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[5].divisor_tmp_reg[6][2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[5].divisor_tmp_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[2].divisor_tmp_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[2].divisor_tmp_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[2].divisor_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/id_mid2_reg_1158_reg[0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/tmp_28_reg_1170_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[6].divisor_tmp_reg[7][1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[6].divisor_tmp_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[6].divisor_tmp_reg[7][2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[6].divisor_tmp_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[3].divisor_tmp_reg[4][0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[3].divisor_tmp_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[3].divisor_tmp_reg[4][1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[3].divisor_tmp_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[3].divisor_tmp_reg[4][2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[3].divisor_tmp_reg[4][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/\tmp_28_reg_1170_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/tmp_28_reg_1170_reg[0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/tmp_28_reg_1170_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/tmp_28_reg_1170_reg[1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/tmp_28_reg_1170_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/tmp_28_reg_1170_reg[2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/tmp_28_reg_1170_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/\tmp_28_reg_1170_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_sitodp_32s_64PgM_U60/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_dadd_64ns_64nNgs_U58/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[63]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[0]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[1]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[2]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[3]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[4]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[5]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[6]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[7]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[8]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[9]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[10]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[11]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[12]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[13]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[14]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[15]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[16]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[52]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[53]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[54]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[55]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[56]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[57]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[58]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[59]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[60]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/\din1_buf1_reg[61] )
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[62]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[17]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[18]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[19]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[20]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[21]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[22]' (FDE) to 'inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/din1_buf1_reg[23]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_dmul_64ns_64nOgC_U59/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/\AXI_DMA_MASTER_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/\cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/\cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[1].remd_tmp_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/\cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/\cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[0].remd_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[1].remd_tmp_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/\cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/\cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[1].remd_tmp_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[2].remd_tmp_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/\cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/\cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[2].remd_tmp_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[3].remd_tmp_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/\cnn_urem_5ns_5ns_5jm_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_5ns_5ns_5jm_U63/\cnn_urem_5ns_5ns_5jm_div_U/cnn_urem_5ns_5ns_5jm_div_u_0/loop[2].remd_tmp_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[4].remd_tmp_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[5].remd_tmp_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[5].remd_tmp_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[6].remd_tmp_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[7].remd_tmp_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/cnn_urem_8ns_5ns_4jc_U62/\cnn_urem_8ns_5ns_4jc_div_U/cnn_urem_8ns_5ns_4jc_div_u_0/loop[7].remd_tmp_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_0/FC_1_30_10_U0/\newIndex_reg_1192_reg[7] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[63]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[62]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[61]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[60]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[59]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[58]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[57]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[56]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[55]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[54]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[53]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[52]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[51]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[50]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[49]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[48]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[47]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[46]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[45]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[44]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[43]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[42]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[41]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[40]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[39]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[38]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[37]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[36]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[35]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[34]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[33]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[32]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[0]) is unused and will be removed from module cnn_dadd_64ns_64nNgs__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[63]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[62]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[61]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[60]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[59]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[58]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[57]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[56]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[55]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[54]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[53]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[52]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[51]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[50]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[49]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[48]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[47]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[46]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[45]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[44]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[43]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[42]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[41]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[40]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[39]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[38]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[37]) is unused and will be removed from module cnn_dmul_64ns_64nOgC__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/\arrayNo3_reg_1635_pp3_iter1_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/\tmp_57_reg_1456_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_sitodp_32s_64PgM_U42/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_dadd_64ns_64nNgs_U40/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_dmul_64ns_64nOgC_U41/\din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_dmul_64ns_64nOgC_U41/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_dmul_64ns_64nOgC_U41/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/\arrayNo3_reg_1635_pp3_iter2_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[0].remd_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[0].remd_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/\arrayNo3_reg_1635_pp3_iter2_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[1].remd_tmp_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[1].remd_tmp_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/\arrayNo3_reg_1635_pp3_iter2_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[2].remd_tmp_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[2].remd_tmp_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/\arrayNo3_reg_1635_pp3_iter2_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[3].remd_tmp_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[3].remd_tmp_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/\arrayNo3_reg_1635_pp3_iter2_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[4].remd_tmp_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[4].remd_tmp_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/\arrayNo3_reg_1635_pp3_iter2_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[5].remd_tmp_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[5].remd_tmp_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/\arrayNo3_reg_1635_pp3_iter2_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U44/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[5].remd_tmp_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/cnn_urem_8ns_6ns_Zio_U47/\cnn_urem_8ns_6ns_Zio_div_U/cnn_urem_8ns_6ns_Zio_div_u_0/loop[5].remd_tmp_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/\arrayNo3_reg_1635_pp3_iter2_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9_1/FC_1_180_30_U0/\arrayNo3_reg_1635_pp3_iter2_reg_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:57 ; elapsed = 00:04:24 . Memory (MB): peak = 1027.496 ; gain = 673.156
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_9_0/FC_1_30_10_U0/B_V_1_0_U/FC_1_30_10_s_B_V_2iS_ram_U/i_/B_V_1_0_U/FC_1_30_10_s_B_V_2iS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_0/FC_1_30_10_U0/B_V_1_1_U/FC_1_30_10_s_B_V_2iS_ram_U/i_/B_V_1_1_U/FC_1_30_10_s_B_V_2iS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_1/FC_1_180_30_U0/B_V_0_U/FC_1_180_30_s_B_V_0_ram_U/i_/B_V_0_U/FC_1_180_30_s_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_1/FC_1_180_30_U0/B_V_185_U/FC_1_180_30_s_B_V_0_ram_U/i_/B_V_185_U/FC_1_180_30_s_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_1/FC_1_180_30_U0/B_V_286_U/FC_1_180_30_s_B_V_0_ram_U/i_/B_V_286_U/FC_1_180_30_s_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_1/FC_1_180_30_U0/B_V_3_U/FC_1_180_30_s_B_V_0_ram_U/i_/B_V_3_U/FC_1_180_30_s_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_1/FC_1_180_30_U0/B_V_4_U/FC_1_180_30_s_B_V_0_ram_U/i_/B_V_4_U/FC_1_180_30_s_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_1/FC_1_180_30_U0/B_V_5_U/FC_1_180_30_s_B_V_0_ram_U/i_/B_V_5_U/FC_1_180_30_s_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_0_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_0_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_0_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_0_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_0_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_0_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_0_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_0_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_1_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_1_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_1_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_1_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_1_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_1_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_1_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_1_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_2_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_2_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_2_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_2_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_2_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_2_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_2_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_2_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_3_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_3_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_3_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_3_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_3_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_3_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_3_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_3_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_4_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_4_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_4_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_4_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_4_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_4_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_4_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_4_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_5_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_5_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_5_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_5_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_5_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_5_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_5_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_5_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_6_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_6_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_6_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_6_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_6_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_6_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_6_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_6_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_7_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_7_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_7_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_7_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_7_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_7_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_7_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_7_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_8_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_8_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_8_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_8_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_8_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_8_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_8_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_8_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_9_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_9_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_9_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_9_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_9_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_9_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_9_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_9_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_10_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_10_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_10_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_10_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_10_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_10_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_10_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_10_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_11_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_11_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_11_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_11_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_11_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_11_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_11_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_11_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_12_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_12_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_12_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_12_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_12_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_12_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_12_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_12_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_13_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_13_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_13_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_13_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_13_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_13_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_13_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_13_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_14_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_14_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_14_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_14_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_14_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_14_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_14_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_14_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_15_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_15_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_15_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_15_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_15_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_15_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_15_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_15_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_16_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_16_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_16_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_16_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_16_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_16_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/B_V_2_16_U/FC_1_784_180_s_B_vdy_ram_U/i_/B_V_2_16_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/i_9_0/B_V_2_17_U/FC_1_784_180_s_B_Mgi_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/i_9_0/B_V_2_17_U/FC_1_784_180_s_B_Mgi_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/i_9_0/B_V_2_17_U/FC_1_784_180_s_B_Mgi_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_9_2/FC_1_784_180_U0/i_9_0/B_V_2_17_U/FC_1_784_180_s_B_Mgi_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     14063|
|2     |cnn__GB1      |           1|      8975|
|3     |cnn__GB2      |           1|     18532|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:31 ; elapsed = 00:05:02 . Memory (MB): peak = 1105.555 ; gain = 751.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:48 ; elapsed = 00:05:18 . Memory (MB): peak = 1144.703 ; gain = 790.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     14063|
|2     |cnn__GB1      |           1|      8975|
|3     |cnn__GB2      |           1|     18532|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/B_V_1_0_U/FC_1_30_10_s_B_V_2iS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_1_1_U/FC_1_30_10_s_B_V_2iS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_0_U/FC_1_180_30_s_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_185_U/FC_1_180_30_s_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_286_U/FC_1_180_30_s_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_3_U/FC_1_180_30_s_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_4_U/FC_1_180_30_s_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_5_U/FC_1_180_30_s_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_0_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_0_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_0_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_0_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_1_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_1_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_1_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_1_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_2_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_2_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_2_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_2_U/FC_1_784_180_s_B_vdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:24 ; elapsed = 00:05:56 . Memory (MB): peak = 1292.492 ; gain = 938.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[30] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[30]_inv.
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[29] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[29]_inv.
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[28] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[28]_inv.
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[27] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[27]_inv.
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[26] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[26]_inv.
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[25] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[25]_inv.
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[24] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[24]_inv.
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[23] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[23]_inv.
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[22] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[22]_inv.
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[21] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[21]_inv.
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[20] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[20]_inv.
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[19] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[19]_inv.
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[18] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[18]_inv.
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[17] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[17]_inv.
INFO: [Synth 8-5365] Flop FC_1_30_10_U0/p_Val2_6_reg_1253_reg[16] is being inverted and renamed to FC_1_30_10_U0/p_Val2_6_reg_1253_reg[16]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[30] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[30]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[29] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[29]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[28] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[28]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[27] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[27]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[26] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[26]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[25] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[25]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[24] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[24]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[23] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[23]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[22] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[22]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[21] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[21]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[20] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[20]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[19] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[19]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[18] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[18]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[17] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[17]_inv.
INFO: [Synth 8-5365] Flop FC_1_180_30_U0/p_Val2_10_reg_1608_reg[16] is being inverted and renamed to FC_1_180_30_U0/p_Val2_10_reg_1608_reg[16]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[16] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[16]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[17] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[17]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[18] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[18]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[19] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[19]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[20] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[20]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[21] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[21]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[22] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[22]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[23] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[23]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[24] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[24]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[25] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[25]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[26] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[26]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[27] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[27]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[28] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[28]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[29] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[29]_inv.
INFO: [Synth 8-5365] Flop FC_1_784_180_U0/p_Val2_2_reg_2789_reg[30] is being inverted and renamed to FC_1_784_180_U0/p_Val2_2_reg_2789_reg[30]_inv.
INFO: [Synth 8-6064] Net n_9_8257 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_9_8256 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_9_8255 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_9_8254 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_9_8253 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1_784_180_U0/A_V_2_0_ce0  is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net n_9_8252 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net AXI_DMA_SLAVE_U0_out_stream_V_V_din[15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:29 ; elapsed = 00:06:01 . Memory (MB): peak = 1292.492 ; gain = 938.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:30 ; elapsed = 00:06:01 . Memory (MB): peak = 1292.492 ; gain = 938.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:37 ; elapsed = 00:06:08 . Memory (MB): peak = 1292.492 ; gain = 938.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:37 ; elapsed = 00:06:09 . Memory (MB): peak = 1292.492 ; gain = 938.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:38 ; elapsed = 00:06:09 . Memory (MB): peak = 1292.492 ; gain = 938.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:38 ; elapsed = 00:06:10 . Memory (MB): peak = 1292.492 ; gain = 938.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   807|
|2     |DSP48E1    |     9|
|3     |DSP48E1_1  |     3|
|4     |DSP48E1_10 |     3|
|5     |DSP48E1_11 |     3|
|6     |DSP48E1_13 |     1|
|7     |DSP48E1_14 |     1|
|8     |DSP48E1_16 |     1|
|9     |DSP48E1_18 |     2|
|10    |DSP48E1_19 |    14|
|11    |DSP48E1_2  |     3|
|12    |DSP48E1_20 |     3|
|13    |DSP48E1_21 |     1|
|14    |DSP48E1_3  |     3|
|15    |DSP48E1_4  |     3|
|16    |DSP48E1_5  |     3|
|17    |DSP48E1_6  |     3|
|18    |DSP48E1_7  |     3|
|19    |DSP48E1_8  |     3|
|20    |DSP48E1_9  |     3|
|21    |LUT1       |   283|
|22    |LUT2       |  1937|
|23    |LUT3       |  1287|
|24    |LUT4       |  1592|
|25    |LUT5       |   972|
|26    |LUT6       |  4634|
|27    |MUXCY      |   876|
|28    |MUXF7      |    31|
|29    |MUXF8      |     3|
|30    |RAM32M     |    24|
|31    |RAM64M     |   108|
|32    |RAMB18E1   |     8|
|33    |RAMB36E1   |    72|
|34    |SRL16E     |   120|
|35    |SRLC32E    |    64|
|36    |XORCY      |   522|
|37    |FDE        |    63|
|38    |FDRE       |  4911|
|39    |FDSE       |    82|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:38 ; elapsed = 00:06:10 . Memory (MB): peak = 1292.492 ; gain = 938.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 934 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:00 ; elapsed = 00:05:23 . Memory (MB): peak = 1292.492 ; gain = 542.566
Synthesis Optimization Complete : Time (s): cpu = 00:05:39 ; elapsed = 00:06:11 . Memory (MB): peak = 1292.492 ; gain = 938.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 483 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 288 instances
  FDE => FDRE: 63 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 108 instances

INFO: [Common 17-83] Releasing license: Synthesis
764 Infos, 313 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:54 ; elapsed = 00:06:28 . Memory (MB): peak = 1292.492 ; gain = 949.625
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.492 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.492 ; gain = 0.000
