vhdl xil_defaultlib  \
"../../../../../../../FPGA/FIR_SysGen/SysGenIP/ip/fir_compiler_0_2/sim/fir_compiler_0.vhd" \

nosort
