
CORE_Larix_V1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00027b58  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08027b58  0c027b58  0002fb58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000838  08027b68  0c027b68  0002fb68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00040000  2**0
                  ALLOC
  4 .data         00000660  20000000  0c0283a0  00038000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000009ec  20000660  0c028a00  00038660  2**2
                  ALLOC
  6 .debug_aranges 00001ce8  00000000  00000000  00038660  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000304ef  00000000  00000000  0003a348  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00005683  00000000  00000000  0006a837  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0003f759  00000000  00000000  0006feba  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00006370  00000000  00000000  000af614  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000aed05  00000000  00000000  000b5984  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00009cac  00000000  00000000  00164689  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001878  00000000  00000000  0016e338  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00001687  00000000  00000000  0016fbb0  2**0
                  CONTENTS, READONLY
 15 .debug_macro  00028239  00000000  00000000  00171237  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 95 4a 00 08 97 4a 00 08     .........J...J..
 8000010:	99 4a 00 08 9b 4a 00 08 9d 4a 00 08 00 00 00 00     .J...J...J......
	...
 800002c:	9f 4a 00 08 a1 4a 00 08 00 00 00 00 a3 4a 00 08     .J...J.......J..
 800003c:	e1 99 01 08 21 c8 01 08 a9 4a 00 08 ab 4a 00 08     ....!....J...J..
 800004c:	ad 4a 00 08 af 4a 00 08 55 1e 00 08 b3 4a 00 08     .J...J..U....J..
 800005c:	b5 4a 00 08 b7 4a 00 08 00 00 00 00 00 00 00 00     .J...J..........
 800006c:	00 00 00 00 b9 4a 00 08 00 00 00 00 bb 4a 00 08     .....J.......J..
 800007c:	bd 4a 00 08 bf 4a 00 08 c1 4a 00 08 c3 4a 00 08     .J...J...J...J..
 800008c:	c5 4a 00 08 c7 4a 00 08 c9 4a 00 08 cb 4a 00 08     .J...J...J...J..
 800009c:	cd 4a 00 08 cf 4a 00 08 d1 4a 00 08 d3 4a 00 08     .J...J...J...J..
 80000ac:	d5 4a 00 08 d7 4a 00 08 d9 4a 00 08 db 4a 00 08     .J...J...J...J..
 80000bc:	dd 4a 00 08 df 4a 00 08 e1 4a 00 08 e3 4a 00 08     .J...J...J...J..
 80000cc:	e5 4a 00 08 e7 4a 00 08 e9 4a 00 08 eb 4a 00 08     .J...J...J...J..
 80000dc:	ed 4a 00 08 ef 4a 00 08 f1 4a 00 08 f3 4a 00 08     .J...J...J...J..
 80000ec:	f5 4a 00 08 f7 4a 00 08 f9 4a 00 08 fb 4a 00 08     .J...J...J...J..
 80000fc:	fd 4a 00 08 f5 07 00 08 29 52 00 08 03 4b 00 08     .J......)R...K..
 800010c:	9d 5c 00 08 07 4b 00 08 09 4b 00 08 0b 4b 00 08     .\...K...K...K..
 800011c:	0d 4b 00 08 0f 4b 00 08 11 4b 00 08 13 4b 00 08     .K...K...K...K..
 800012c:	15 4b 00 08 17 4b 00 08 19 4b 00 08 1b 4b 00 08     .K...K...K...K..
 800013c:	1d 4b 00 08 1f 4b 00 08 21 4b 00 08 23 4b 00 08     .K...K..!K..#K..
 800014c:	25 4b 00 08 27 4b 00 08 29 4b 00 08 2b 4b 00 08     %K..'K..)K..+K..
 800015c:	2d 4b 00 08 00 00 00 00 00 00 00 00 00 00 00 00     -K..............
 800016c:	00 00 00 00 2f 4b 00 08 31 4b 00 08 33 4b 00 08     ..../K..1K..3K..
 800017c:	35 4b 00 08 37 4b 00 08 39 4b 00 08 3b 4b 00 08     5K..7K..9K..;K..
 800018c:	3d 4b 00 08 3f 4b 00 08 41 4b 00 08 43 4b 00 08     =K..?K..AK..CK..
 800019c:	45 4b 00 08 47 4b 00 08 01 3f 00 08 c9 3b 00 08     EK..GK...?...;..
 80001ac:	4d 4b 00 08 4f 4b 00 08 51 4b 00 08 53 4b 00 08     MK..OK..QK..SK..
 80001bc:	55 4b 00 08 57 4b 00 08 59 4b 00 08 5b 4b 00 08     UK..WK..YK..[K..
 80001cc:	5d 4b 00 08 5f 4b 00 08 61 4b 00 08 63 4b 00 08     ]K.._K..aK..cK..
 80001dc:	00 00 00 00 65 4b 00 08 67 4b 00 08 69 4b 00 08     ....eK..gK..iK..
 80001ec:	d1 6b 01 08 6d 4b 00 08 00 00 00 00 6f 4b 00 08     .k..mK......oK..
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08004b79 	.word	0x08004b79

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	0801e7d1 	.word	0x0801e7d1

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c0283a0 	.word	0x0c0283a0
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000660 	.word	0x00000660
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c028a00 	.word	0x0c028a00
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000660 	.word	0x20000660
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	000009ec 	.word	0x000009ec
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08021c19 	.word	0x08021c19
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	080058d5 	.word	0x080058d5
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <I2Cdev_writeBytes>:
 */

#include "I2Cdev.h"

bool I2Cdev_writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* data)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b088      	sub	sp, #32
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	603b      	str	r3, [r7, #0]
 80002d0:	4603      	mov	r3, r0
 80002d2:	71fb      	strb	r3, [r7, #7]
 80002d4:	460b      	mov	r3, r1
 80002d6:	71bb      	strb	r3, [r7, #6]
 80002d8:	4613      	mov	r3, r2
 80002da:	717b      	strb	r3, [r7, #5]
	I2C001_DataType data1;

	data1.Data1.TDF_Type = I2C_TDF_MStart;
 80002dc:	f04f 0304 	mov.w	r3, #4
 80002e0:	727b      	strb	r3, [r7, #9]
	data1.Data1.Data = (devAddr | I2C_WRITE);
 80002e2:	79fb      	ldrb	r3, [r7, #7]
 80002e4:	723b      	strb	r3, [r7, #8]
	for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 80002e6:	f04f 0301 	mov.w	r3, #1
 80002ea:	61fb      	str	r3, [r7, #28]
 80002ec:	e019      	b.n	8000322 <I2Cdev_writeBytes+0x5a>
	{
		if (cnt%I2C_TimeOut==0)
 80002ee:	69fa      	ldr	r2, [r7, #28]
 80002f0:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80002f4:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80002f8:	fb83 1302 	smull	r1, r3, r3, r2
 80002fc:	ea4f 21e3 	mov.w	r1, r3, asr #11
 8000300:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000304:	1acb      	subs	r3, r1, r3
 8000306:	f241 3188 	movw	r1, #5000	; 0x1388
 800030a:	fb01 f303 	mul.w	r3, r1, r3
 800030e:	1ad3      	subs	r3, r2, r3
 8000310:	2b00      	cmp	r3, #0
 8000312:	d102      	bne.n	800031a <I2Cdev_writeBytes+0x52>
			return (bool)FALSE;
 8000314:	f04f 0300 	mov.w	r3, #0
 8000318:	e0ae      	b.n	8000478 <I2Cdev_writeBytes+0x1b0>
{
	I2C001_DataType data1;

	data1.Data1.TDF_Type = I2C_TDF_MStart;
	data1.Data1.Data = (devAddr | I2C_WRITE);
	for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 800031a:	69fb      	ldr	r3, [r7, #28]
 800031c:	f103 0301 	add.w	r3, r3, #1
 8000320:	61fb      	str	r3, [r7, #28]
 8000322:	f107 0308 	add.w	r3, r7, #8
 8000326:	f248 00fc 	movw	r0, #33020	; 0x80fc
 800032a:	f6c0 0002 	movt	r0, #2050	; 0x802
 800032e:	4619      	mov	r1, r3
 8000330:	f01d fe26 	bl	801df80 <I2C001_WriteData>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d0d9      	beq.n	80002ee <I2Cdev_writeBytes+0x26>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
 800033a:	f04f 0300 	mov.w	r3, #0
 800033e:	727b      	strb	r3, [r7, #9]
	data1.Data1.Data = regAddr;
 8000340:	79bb      	ldrb	r3, [r7, #6]
 8000342:	723b      	strb	r3, [r7, #8]
	for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 8000344:	f04f 0301 	mov.w	r3, #1
 8000348:	61bb      	str	r3, [r7, #24]
 800034a:	e019      	b.n	8000380 <I2Cdev_writeBytes+0xb8>
	{
		if (cnt%I2C_TimeOut==0)
 800034c:	69ba      	ldr	r2, [r7, #24]
 800034e:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000352:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8000356:	fb83 1302 	smull	r1, r3, r3, r2
 800035a:	ea4f 21e3 	mov.w	r1, r3, asr #11
 800035e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000362:	1acb      	subs	r3, r1, r3
 8000364:	f241 3188 	movw	r1, #5000	; 0x1388
 8000368:	fb01 f303 	mul.w	r3, r1, r3
 800036c:	1ad3      	subs	r3, r2, r3
 800036e:	2b00      	cmp	r3, #0
 8000370:	d102      	bne.n	8000378 <I2Cdev_writeBytes+0xb0>
			return (bool)FALSE;
 8000372:	f04f 0300 	mov.w	r3, #0
 8000376:	e07f      	b.n	8000478 <I2Cdev_writeBytes+0x1b0>
			return (bool)FALSE;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
	data1.Data1.Data = regAddr;
	for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 8000378:	69bb      	ldr	r3, [r7, #24]
 800037a:	f103 0301 	add.w	r3, r3, #1
 800037e:	61bb      	str	r3, [r7, #24]
 8000380:	f107 0308 	add.w	r3, r7, #8
 8000384:	f248 00fc 	movw	r0, #33020	; 0x80fc
 8000388:	f6c0 0002 	movt	r0, #2050	; 0x802
 800038c:	4619      	mov	r1, r3
 800038e:	f01d fdf7 	bl	801df80 <I2C001_WriteData>
 8000392:	4603      	mov	r3, r0
 8000394:	2b00      	cmp	r3, #0
 8000396:	d0d9      	beq.n	800034c <I2Cdev_writeBytes+0x84>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	for(int i=0; i<length; i++)
 8000398:	f04f 0300 	mov.w	r3, #0
 800039c:	617b      	str	r3, [r7, #20]
 800039e:	e035      	b.n	800040c <I2Cdev_writeBytes+0x144>
	{
		data1.Data1.TDF_Type = I2C_TDF_MTxData;
 80003a0:	f04f 0300 	mov.w	r3, #0
 80003a4:	727b      	strb	r3, [r7, #9]
		data1.Data1.Data = data[i];
 80003a6:	697b      	ldr	r3, [r7, #20]
 80003a8:	683a      	ldr	r2, [r7, #0]
 80003aa:	18d3      	adds	r3, r2, r3
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	723b      	strb	r3, [r7, #8]
		for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 80003b0:	f04f 0301 	mov.w	r3, #1
 80003b4:	613b      	str	r3, [r7, #16]
 80003b6:	e019      	b.n	80003ec <I2Cdev_writeBytes+0x124>
		{
			if (cnt%I2C_TimeOut==0)
 80003b8:	693a      	ldr	r2, [r7, #16]
 80003ba:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80003be:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80003c2:	fb83 1302 	smull	r1, r3, r3, r2
 80003c6:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80003ca:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80003ce:	1acb      	subs	r3, r1, r3
 80003d0:	f241 3188 	movw	r1, #5000	; 0x1388
 80003d4:	fb01 f303 	mul.w	r3, r1, r3
 80003d8:	1ad3      	subs	r3, r2, r3
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d102      	bne.n	80003e4 <I2Cdev_writeBytes+0x11c>
				return (bool)FALSE;
 80003de:	f04f 0300 	mov.w	r3, #0
 80003e2:	e049      	b.n	8000478 <I2Cdev_writeBytes+0x1b0>

	for(int i=0; i<length; i++)
	{
		data1.Data1.TDF_Type = I2C_TDF_MTxData;
		data1.Data1.Data = data[i];
		for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 80003e4:	693b      	ldr	r3, [r7, #16]
 80003e6:	f103 0301 	add.w	r3, r3, #1
 80003ea:	613b      	str	r3, [r7, #16]
 80003ec:	f107 0308 	add.w	r3, r7, #8
 80003f0:	f248 00fc 	movw	r0, #33020	; 0x80fc
 80003f4:	f6c0 0002 	movt	r0, #2050	; 0x802
 80003f8:	4619      	mov	r1, r3
 80003fa:	f01d fdc1 	bl	801df80 <I2C001_WriteData>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d0d9      	beq.n	80003b8 <I2Cdev_writeBytes+0xf0>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	for(int i=0; i<length; i++)
 8000404:	697b      	ldr	r3, [r7, #20]
 8000406:	f103 0301 	add.w	r3, r3, #1
 800040a:	617b      	str	r3, [r7, #20]
 800040c:	797a      	ldrb	r2, [r7, #5]
 800040e:	697b      	ldr	r3, [r7, #20]
 8000410:	429a      	cmp	r2, r3
 8000412:	dcc5      	bgt.n	80003a0 <I2Cdev_writeBytes+0xd8>
		{
			if (cnt%I2C_TimeOut==0)
				return (bool)FALSE;
		}
	}
	data1.Data1.TDF_Type = I2C_TDF_MStop;
 8000414:	f04f 0306 	mov.w	r3, #6
 8000418:	727b      	strb	r3, [r7, #9]
	data1.Data1.Data = ubyteFF;
 800041a:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800041e:	723b      	strb	r3, [r7, #8]
	for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 8000420:	f04f 0301 	mov.w	r3, #1
 8000424:	60fb      	str	r3, [r7, #12]
 8000426:	e019      	b.n	800045c <I2Cdev_writeBytes+0x194>
	{
		if (cnt%I2C_TimeOut==0)
 8000428:	68fa      	ldr	r2, [r7, #12]
 800042a:	f648 33ad 	movw	r3, #35757	; 0x8bad
 800042e:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8000432:	fb83 1302 	smull	r1, r3, r3, r2
 8000436:	ea4f 21e3 	mov.w	r1, r3, asr #11
 800043a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800043e:	1acb      	subs	r3, r1, r3
 8000440:	f241 3188 	movw	r1, #5000	; 0x1388
 8000444:	fb01 f303 	mul.w	r3, r1, r3
 8000448:	1ad3      	subs	r3, r2, r3
 800044a:	2b00      	cmp	r3, #0
 800044c:	d102      	bne.n	8000454 <I2Cdev_writeBytes+0x18c>
			return (bool)FALSE;
 800044e:	f04f 0300 	mov.w	r3, #0
 8000452:	e011      	b.n	8000478 <I2Cdev_writeBytes+0x1b0>
				return (bool)FALSE;
		}
	}
	data1.Data1.TDF_Type = I2C_TDF_MStop;
	data1.Data1.Data = ubyteFF;
	for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 8000454:	68fb      	ldr	r3, [r7, #12]
 8000456:	f103 0301 	add.w	r3, r3, #1
 800045a:	60fb      	str	r3, [r7, #12]
 800045c:	f107 0308 	add.w	r3, r7, #8
 8000460:	f248 00fc 	movw	r0, #33020	; 0x80fc
 8000464:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000468:	4619      	mov	r1, r3
 800046a:	f01d fd89 	bl	801df80 <I2C001_WriteData>
 800046e:	4603      	mov	r3, r0
 8000470:	2b00      	cmp	r3, #0
 8000472:	d0d9      	beq.n	8000428 <I2Cdev_writeBytes+0x160>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	return (bool)TRUE;
 8000474:	f04f 0301 	mov.w	r3, #1
}
 8000478:	4618      	mov	r0, r3
 800047a:	f107 0720 	add.w	r7, r7, #32
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop

08000484 <I2Cdev_writeByte>:

bool I2Cdev_writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
 800048a:	4613      	mov	r3, r2
 800048c:	4602      	mov	r2, r0
 800048e:	71fa      	strb	r2, [r7, #7]
 8000490:	460a      	mov	r2, r1
 8000492:	71ba      	strb	r2, [r7, #6]
 8000494:	717b      	strb	r3, [r7, #5]
	return I2Cdev_writeBytes(devAddr, regAddr, 1, &data);
 8000496:	79f9      	ldrb	r1, [r7, #7]
 8000498:	79ba      	ldrb	r2, [r7, #6]
 800049a:	f107 0305 	add.w	r3, r7, #5
 800049e:	4608      	mov	r0, r1
 80004a0:	4611      	mov	r1, r2
 80004a2:	f04f 0201 	mov.w	r2, #1
 80004a6:	f7ff ff0f 	bl	80002c8 <I2Cdev_writeBytes>
 80004aa:	4603      	mov	r3, r0
}
 80004ac:	4618      	mov	r0, r3
 80004ae:	f107 0708 	add.w	r7, r7, #8
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop

080004b8 <I2Cdev_readBytes>:

int8_t I2Cdev_readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* data)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b08c      	sub	sp, #48	; 0x30
 80004bc:	af00      	add	r7, sp, #0
 80004be:	603b      	str	r3, [r7, #0]
 80004c0:	4603      	mov	r3, r0
 80004c2:	71fb      	strb	r3, [r7, #7]
 80004c4:	460b      	mov	r3, r1
 80004c6:	71bb      	strb	r3, [r7, #6]
 80004c8:	4613      	mov	r3, r2
 80004ca:	717b      	strb	r3, [r7, #5]
	I2C001_DataType data1;
	uint16_t rec=0x00;
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	81fb      	strh	r3, [r7, #14]
	int i=0;
 80004d2:	f04f 0300 	mov.w	r3, #0
 80004d6:	62fb      	str	r3, [r7, #44]	; 0x2c

	data1.Data1.TDF_Type = I2C_TDF_MStart;
 80004d8:	f04f 0304 	mov.w	r3, #4
 80004dc:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = (devAddr | I2C_WRITE);
 80004de:	79fb      	ldrb	r3, [r7, #7]
 80004e0:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 80004e2:	f04f 0301 	mov.w	r3, #1
 80004e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80004e8:	e019      	b.n	800051e <I2Cdev_readBytes+0x66>
	{
		if (cnt%I2C_TimeOut==0)
 80004ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80004ec:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80004f0:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80004f4:	fb83 1302 	smull	r1, r3, r3, r2
 80004f8:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80004fc:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000500:	1acb      	subs	r3, r1, r3
 8000502:	f241 3188 	movw	r1, #5000	; 0x1388
 8000506:	fb01 f303 	mul.w	r3, r1, r3
 800050a:	1ad3      	subs	r3, r2, r3
 800050c:	2b00      	cmp	r3, #0
 800050e:	d102      	bne.n	8000516 <I2Cdev_readBytes+0x5e>
			return 0;
 8000510:	f04f 0300 	mov.w	r3, #0
 8000514:	e124      	b.n	8000760 <I2Cdev_readBytes+0x2a8>
	uint16_t rec=0x00;
	int i=0;

	data1.Data1.TDF_Type = I2C_TDF_MStart;
	data1.Data1.Data = (devAddr | I2C_WRITE);
	for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 8000516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000518:	f103 0301 	add.w	r3, r3, #1
 800051c:	62bb      	str	r3, [r7, #40]	; 0x28
 800051e:	f107 0310 	add.w	r3, r7, #16
 8000522:	f248 00fc 	movw	r0, #33020	; 0x80fc
 8000526:	f6c0 0002 	movt	r0, #2050	; 0x802
 800052a:	4619      	mov	r1, r3
 800052c:	f01d fd28 	bl	801df80 <I2C001_WriteData>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d0d9      	beq.n	80004ea <I2Cdev_readBytes+0x32>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
 8000536:	f04f 0300 	mov.w	r3, #0
 800053a:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = regAddr;
 800053c:	79bb      	ldrb	r3, [r7, #6]
 800053e:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 8000540:	f04f 0301 	mov.w	r3, #1
 8000544:	627b      	str	r3, [r7, #36]	; 0x24
 8000546:	e019      	b.n	800057c <I2Cdev_readBytes+0xc4>
	{
		if (cnt%I2C_TimeOut==0)
 8000548:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800054a:	f648 33ad 	movw	r3, #35757	; 0x8bad
 800054e:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8000552:	fb83 1302 	smull	r1, r3, r3, r2
 8000556:	ea4f 21e3 	mov.w	r1, r3, asr #11
 800055a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800055e:	1acb      	subs	r3, r1, r3
 8000560:	f241 3188 	movw	r1, #5000	; 0x1388
 8000564:	fb01 f303 	mul.w	r3, r1, r3
 8000568:	1ad3      	subs	r3, r2, r3
 800056a:	2b00      	cmp	r3, #0
 800056c:	d102      	bne.n	8000574 <I2Cdev_readBytes+0xbc>
			return 0;
 800056e:	f04f 0300 	mov.w	r3, #0
 8000572:	e0f5      	b.n	8000760 <I2Cdev_readBytes+0x2a8>
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
	data1.Data1.Data = regAddr;
	for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 8000574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000576:	f103 0301 	add.w	r3, r3, #1
 800057a:	627b      	str	r3, [r7, #36]	; 0x24
 800057c:	f107 0310 	add.w	r3, r7, #16
 8000580:	f248 00fc 	movw	r0, #33020	; 0x80fc
 8000584:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000588:	4619      	mov	r1, r3
 800058a:	f01d fcf9 	bl	801df80 <I2C001_WriteData>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d0d9      	beq.n	8000548 <I2Cdev_readBytes+0x90>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MRStart;
 8000594:	f04f 0305 	mov.w	r3, #5
 8000598:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = devAddr | I2C_READ;
 800059a:	79fb      	ldrb	r3, [r7, #7]
 800059c:	f043 0301 	orr.w	r3, r3, #1
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 80005a4:	f04f 0301 	mov.w	r3, #1
 80005a8:	623b      	str	r3, [r7, #32]
 80005aa:	e019      	b.n	80005e0 <I2Cdev_readBytes+0x128>
	{
		if (cnt%I2C_TimeOut==0)
 80005ac:	6a3a      	ldr	r2, [r7, #32]
 80005ae:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80005b2:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80005b6:	fb83 1302 	smull	r1, r3, r3, r2
 80005ba:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80005be:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80005c2:	1acb      	subs	r3, r1, r3
 80005c4:	f241 3188 	movw	r1, #5000	; 0x1388
 80005c8:	fb01 f303 	mul.w	r3, r1, r3
 80005cc:	1ad3      	subs	r3, r2, r3
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d102      	bne.n	80005d8 <I2Cdev_readBytes+0x120>
			return 0;
 80005d2:	f04f 0300 	mov.w	r3, #0
 80005d6:	e0c3      	b.n	8000760 <I2Cdev_readBytes+0x2a8>
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MRStart;
	data1.Data1.Data = devAddr | I2C_READ;
	for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 80005d8:	6a3b      	ldr	r3, [r7, #32]
 80005da:	f103 0301 	add.w	r3, r3, #1
 80005de:	623b      	str	r3, [r7, #32]
 80005e0:	f107 0310 	add.w	r3, r7, #16
 80005e4:	f248 00fc 	movw	r0, #33020	; 0x80fc
 80005e8:	f6c0 0002 	movt	r0, #2050	; 0x802
 80005ec:	4619      	mov	r1, r3
 80005ee:	f01d fcc7 	bl	801df80 <I2C001_WriteData>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d0d9      	beq.n	80005ac <I2Cdev_readBytes+0xf4>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for (i=0; i<length; i++)
 80005f8:	f04f 0300 	mov.w	r3, #0
 80005fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80005fe:	e03d      	b.n	800067c <I2Cdev_readBytes+0x1c4>
	{
		if (i<length-1)
 8000600:	797b      	ldrb	r3, [r7, #5]
 8000602:	f103 32ff 	add.w	r2, r3, #4294967295
 8000606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000608:	429a      	cmp	r2, r3
 800060a:	dd03      	ble.n	8000614 <I2Cdev_readBytes+0x15c>
			data1.Data1.TDF_Type = I2C_TDF_MRxAck0;
 800060c:	f04f 0302 	mov.w	r3, #2
 8000610:	747b      	strb	r3, [r7, #17]
 8000612:	e002      	b.n	800061a <I2Cdev_readBytes+0x162>
		else
			data1.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8000614:	f04f 0303 	mov.w	r3, #3
 8000618:	747b      	strb	r3, [r7, #17]

		data1.Data1.Data = ubyteFF;
 800061a:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800061e:	743b      	strb	r3, [r7, #16]
		for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 8000620:	f04f 0301 	mov.w	r3, #1
 8000624:	61fb      	str	r3, [r7, #28]
 8000626:	e019      	b.n	800065c <I2Cdev_readBytes+0x1a4>
		{
			if (cnt%I2C_TimeOut==0)
 8000628:	69fa      	ldr	r2, [r7, #28]
 800062a:	f648 33ad 	movw	r3, #35757	; 0x8bad
 800062e:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8000632:	fb83 1302 	smull	r1, r3, r3, r2
 8000636:	ea4f 21e3 	mov.w	r1, r3, asr #11
 800063a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800063e:	1acb      	subs	r3, r1, r3
 8000640:	f241 3188 	movw	r1, #5000	; 0x1388
 8000644:	fb01 f303 	mul.w	r3, r1, r3
 8000648:	1ad3      	subs	r3, r2, r3
 800064a:	2b00      	cmp	r3, #0
 800064c:	d102      	bne.n	8000654 <I2Cdev_readBytes+0x19c>
				return 0;
 800064e:	f04f 0300 	mov.w	r3, #0
 8000652:	e085      	b.n	8000760 <I2Cdev_readBytes+0x2a8>
			data1.Data1.TDF_Type = I2C_TDF_MRxAck0;
		else
			data1.Data1.TDF_Type = I2C_TDF_MRxAck1;

		data1.Data1.Data = ubyteFF;
		for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 8000654:	69fb      	ldr	r3, [r7, #28]
 8000656:	f103 0301 	add.w	r3, r3, #1
 800065a:	61fb      	str	r3, [r7, #28]
 800065c:	f107 0310 	add.w	r3, r7, #16
 8000660:	f248 00fc 	movw	r0, #33020	; 0x80fc
 8000664:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000668:	4619      	mov	r1, r3
 800066a:	f01d fc89 	bl	801df80 <I2C001_WriteData>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d0d9      	beq.n	8000628 <I2Cdev_readBytes+0x170>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for (i=0; i<length; i++)
 8000674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000676:	f103 0301 	add.w	r3, r3, #1
 800067a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800067c:	797a      	ldrb	r2, [r7, #5]
 800067e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000680:	429a      	cmp	r2, r3
 8000682:	dcbd      	bgt.n	8000600 <I2Cdev_readBytes+0x148>
			if (cnt%I2C_TimeOut==0)
				return 0;
		}
	}

	data1.Data1.TDF_Type = I2C_TDF_MStop;
 8000684:	f04f 0306 	mov.w	r3, #6
 8000688:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = ubyteFF;
 800068a:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800068e:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 8000690:	f04f 0301 	mov.w	r3, #1
 8000694:	61bb      	str	r3, [r7, #24]
 8000696:	e019      	b.n	80006cc <I2Cdev_readBytes+0x214>
	{
		if (cnt%I2C_TimeOut==0)
 8000698:	69ba      	ldr	r2, [r7, #24]
 800069a:	f648 33ad 	movw	r3, #35757	; 0x8bad
 800069e:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80006a2:	fb83 1302 	smull	r1, r3, r3, r2
 80006a6:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80006aa:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80006ae:	1acb      	subs	r3, r1, r3
 80006b0:	f241 3188 	movw	r1, #5000	; 0x1388
 80006b4:	fb01 f303 	mul.w	r3, r1, r3
 80006b8:	1ad3      	subs	r3, r2, r3
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d102      	bne.n	80006c4 <I2Cdev_readBytes+0x20c>
			return 0;
 80006be:	f04f 0300 	mov.w	r3, #0
 80006c2:	e04d      	b.n	8000760 <I2Cdev_readBytes+0x2a8>
		}
	}

	data1.Data1.TDF_Type = I2C_TDF_MStop;
	data1.Data1.Data = ubyteFF;
	for (int cnt=1; !I2C001_WriteData(&I2C001_Handle0, &data1); cnt++)
 80006c4:	69bb      	ldr	r3, [r7, #24]
 80006c6:	f103 0301 	add.w	r3, r3, #1
 80006ca:	61bb      	str	r3, [r7, #24]
 80006cc:	f107 0310 	add.w	r3, r7, #16
 80006d0:	f248 00fc 	movw	r0, #33020	; 0x80fc
 80006d4:	f6c0 0002 	movt	r0, #2050	; 0x802
 80006d8:	4619      	mov	r1, r3
 80006da:	f01d fc51 	bl	801df80 <I2C001_WriteData>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d0d9      	beq.n	8000698 <I2Cdev_readBytes+0x1e0>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for(i=0; i<length; i++)
 80006e4:	f04f 0300 	mov.w	r3, #0
 80006e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80006ea:	e033      	b.n	8000754 <I2Cdev_readBytes+0x29c>
	{
		for (int cnt=1; !I2C001_ReadData(&I2C001_Handle0, &rec); cnt++)
 80006ec:	f04f 0301 	mov.w	r3, #1
 80006f0:	617b      	str	r3, [r7, #20]
 80006f2:	e019      	b.n	8000728 <I2Cdev_readBytes+0x270>
		{
			if (cnt%I2C_TimeOut==0)
 80006f4:	697a      	ldr	r2, [r7, #20]
 80006f6:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80006fa:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80006fe:	fb83 1302 	smull	r1, r3, r3, r2
 8000702:	ea4f 21e3 	mov.w	r1, r3, asr #11
 8000706:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800070a:	1acb      	subs	r3, r1, r3
 800070c:	f241 3188 	movw	r1, #5000	; 0x1388
 8000710:	fb01 f303 	mul.w	r3, r1, r3
 8000714:	1ad3      	subs	r3, r2, r3
 8000716:	2b00      	cmp	r3, #0
 8000718:	d102      	bne.n	8000720 <I2Cdev_readBytes+0x268>
				return 0;
 800071a:	f04f 0300 	mov.w	r3, #0
 800071e:	e01f      	b.n	8000760 <I2Cdev_readBytes+0x2a8>
			return 0;
	}

	for(i=0; i<length; i++)
	{
		for (int cnt=1; !I2C001_ReadData(&I2C001_Handle0, &rec); cnt++)
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	f103 0301 	add.w	r3, r3, #1
 8000726:	617b      	str	r3, [r7, #20]
 8000728:	f107 030e 	add.w	r3, r7, #14
 800072c:	f248 00fc 	movw	r0, #33020	; 0x80fc
 8000730:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000734:	4619      	mov	r1, r3
 8000736:	f01d fbf9 	bl	801df2c <I2C001_ReadData>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d0d9      	beq.n	80006f4 <I2Cdev_readBytes+0x23c>
		{
			if (cnt%I2C_TimeOut==0)
				return 0;
		}
		data[i]=rec;
 8000740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000742:	683a      	ldr	r2, [r7, #0]
 8000744:	18d3      	adds	r3, r2, r3
 8000746:	89fa      	ldrh	r2, [r7, #14]
 8000748:	b2d2      	uxtb	r2, r2
 800074a:	701a      	strb	r2, [r3, #0]
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for(i=0; i<length; i++)
 800074c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800074e:	f103 0301 	add.w	r3, r3, #1
 8000752:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000754:	797a      	ldrb	r2, [r7, #5]
 8000756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000758:	429a      	cmp	r2, r3
 800075a:	dcc7      	bgt.n	80006ec <I2Cdev_readBytes+0x234>
				return 0;
		}
		data[i]=rec;
	}

	return i;
 800075c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800075e:	b2db      	uxtb	r3, r3
 8000760:	b25b      	sxtb	r3, r3
}
 8000762:	4618      	mov	r0, r3
 8000764:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}

0800076c <I2Cdev_readByte>:

uint8_t I2Cdev_readByte(uint8_t devAddr, uint8_t regAddr)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0
 8000772:	4602      	mov	r2, r0
 8000774:	460b      	mov	r3, r1
 8000776:	71fa      	strb	r2, [r7, #7]
 8000778:	71bb      	strb	r3, [r7, #6]
	uint8_t data=0x00;
 800077a:	f04f 0300 	mov.w	r3, #0
 800077e:	73fb      	strb	r3, [r7, #15]
	if (I2Cdev_readBytes(devAddr, regAddr, 1, &data))
 8000780:	79f9      	ldrb	r1, [r7, #7]
 8000782:	79ba      	ldrb	r2, [r7, #6]
 8000784:	f107 030f 	add.w	r3, r7, #15
 8000788:	4608      	mov	r0, r1
 800078a:	4611      	mov	r1, r2
 800078c:	f04f 0201 	mov.w	r2, #1
 8000790:	f7ff fe92 	bl	80004b8 <I2Cdev_readBytes>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <I2Cdev_readByte+0x32>
		return data;
 800079a:	7bfb      	ldrb	r3, [r7, #15]
 800079c:	e001      	b.n	80007a2 <I2Cdev_readByte+0x36>
	else
		return 0;
 800079e:	f04f 0300 	mov.w	r3, #0
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	f107 0710 	add.w	r7, r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <I2C_Prot_Int_Handler>:

void I2C_Prot_Int_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
	// no acknowledge received --> error, turn on LED
	I2C001_Handle0.I2CRegs->FMR = 0x00000002U << USIC_CH_FMR_MTDV_Pos; // clear TDV and TE
 80007b0:	f248 03fc 	movw	r3, #33020	; 0x80fc
 80007b4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007b8:	685b      	ldr	r3, [r3, #4]
 80007ba:	f04f 0202 	mov.w	r2, #2
 80007be:	669a      	str	r2, [r3, #104]	; 0x68
	I2C001_Handle0.I2CRegs->TRBSCR = USIC_CH_TRBSCR_FLUSHTB_Msk; // flush FIFO transmit buffer
 80007c0:	f248 03fc 	movw	r3, #33020	; 0x80fc
 80007c4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80007ce:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	I2C001_Handle0.I2CRegs->PSCR |= USIC_CH_PSCR_CST5_Msk; // clear PSR.NACK flag
 80007d2:	f248 03fc 	movw	r3, #33020	; 0x80fc
 80007d6:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007da:	685a      	ldr	r2, [r3, #4]
 80007dc:	f248 03fc 	movw	r3, #33020	; 0x80fc
 80007e0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007e4:	685b      	ldr	r3, [r3, #4]
 80007e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007e8:	f043 0320 	orr.w	r3, r3, #32
 80007ec:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bc80      	pop	{r7}
 80007f2:	4770      	bx	lr

080007f4 <CCU41_0_IRQHandler>:
#include "util.h"

volatile uint32_t timer_cnt = 0U;

void Timer_CompareMatch_Int_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
	timer_cnt++;
 80007f8:	f240 6360 	movw	r3, #1632	; 0x660
 80007fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	f103 0201 	add.w	r2, r3, #1
 8000806:	f240 6360 	movw	r3, #1632	; 0x660
 800080a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800080e:	601a      	str	r2, [r3, #0]
}
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop

08000818 <delay>:

void delay(uint32_t pause)
{
 8000818:	b480      	push	{r7}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
	uint32_t now = timer_cnt;
 8000820:	f240 6360 	movw	r3, #1632	; 0x660
 8000824:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	60fb      	str	r3, [r7, #12]
	while((now+pause)>timer_cnt);
 800082c:	bf00      	nop
 800082e:	68fa      	ldr	r2, [r7, #12]
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	18d2      	adds	r2, r2, r3
 8000834:	f240 6360 	movw	r3, #1632	; 0x660
 8000838:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	429a      	cmp	r2, r3
 8000840:	d8f5      	bhi.n	800082e <delay+0x16>
}
 8000842:	f107 0714 	add.w	r7, r7, #20
 8000846:	46bd      	mov	sp, r7
 8000848:	bc80      	pop	{r7}
 800084a:	4770      	bx	lr

0800084c <millis>:

uint32_t millis()
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
	return timer_cnt;
 8000850:	f240 6360 	movw	r3, #1632	; 0x660
 8000854:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000858:	681b      	ldr	r3, [r3, #0]
}
 800085a:	4618      	mov	r0, r3
 800085c:	46bd      	mov	sp, r7
 800085e:	bc80      	pop	{r7}
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop

08000864 <transformation>:

void transformation(float* values)
{
 8000864:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000868:	b09c      	sub	sp, #112	; 0x70
 800086a:	af00      	add	r7, sp, #0
 800086c:	6078      	str	r0, [r7, #4]
  //transformation matrix
  double transformation_matrix[3][3] =
 800086e:	f647 3368 	movw	r3, #31592	; 0x7b68
 8000872:	f6c0 0302 	movt	r3, #2050	; 0x802
 8000876:	f107 0118 	add.w	r1, r7, #24
 800087a:	461a      	mov	r2, r3
 800087c:	f04f 0348 	mov.w	r3, #72	; 0x48
 8000880:	4608      	mov	r0, r1
 8000882:	4611      	mov	r1, r2
 8000884:	461a      	mov	r2, r3
 8000886:	f021 fa7d 	bl	8021d84 <memcpy>
    {-0.70710678118654752440084436210485, -0.70710678118654752440084436210485, 0},
    {0.70710678118654752440084436210485, -0.70710678118654752440084436210485, 0},
    {0, 0, 1}
  };
  //calculation
  float result[3] = {0, 0, 0};
 800088a:	f04f 0300 	mov.w	r3, #0
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	f04f 0300 	mov.w	r3, #0
 8000894:	613b      	str	r3, [r7, #16]
 8000896:	f04f 0300 	mov.w	r3, #0
 800089a:	617b      	str	r3, [r7, #20]
  for (int i=0; i<3; ++i)
 800089c:	f04f 0300 	mov.w	r3, #0
 80008a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80008a2:	e051      	b.n	8000948 <transformation+0xe4>
	  for (int j=0; j<3; ++j)
 80008a4:	f04f 0300 	mov.w	r3, #0
 80008a8:	66bb      	str	r3, [r7, #104]	; 0x68
 80008aa:	e046      	b.n	800093a <transformation+0xd6>
		  result[i] += transformation_matrix[i][j] * values[j];
 80008ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80008ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80008b2:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80008b6:	18cb      	adds	r3, r1, r3
 80008b8:	f1a3 0364 	sub.w	r3, r3, #100	; 0x64
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4618      	mov	r0, r3
 80008c0:	f020 fe46 	bl	8021550 <__aeabi_f2d>
 80008c4:	4604      	mov	r4, r0
 80008c6:	460d      	mov	r5, r1
 80008c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80008ca:	4613      	mov	r3, r2
 80008cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008d0:	189b      	adds	r3, r3, r2
 80008d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80008d4:	189b      	adds	r3, r3, r2
 80008d6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008da:	f107 0270 	add.w	r2, r7, #112	; 0x70
 80008de:	18d3      	adds	r3, r2, r3
 80008e0:	f1a3 0358 	sub.w	r3, r3, #88	; 0x58
 80008e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80008e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80008ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80008ee:	687a      	ldr	r2, [r7, #4]
 80008f0:	18d3      	adds	r3, r2, r3
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4618      	mov	r0, r3
 80008f6:	f020 fe2b 	bl	8021550 <__aeabi_f2d>
 80008fa:	4602      	mov	r2, r0
 80008fc:	460b      	mov	r3, r1
 80008fe:	4640      	mov	r0, r8
 8000900:	4649      	mov	r1, r9
 8000902:	f020 fe79 	bl	80215f8 <__aeabi_dmul>
 8000906:	4602      	mov	r2, r0
 8000908:	460b      	mov	r3, r1
 800090a:	4620      	mov	r0, r4
 800090c:	4629      	mov	r1, r5
 800090e:	f020 fcc1 	bl	8021294 <__adddf3>
 8000912:	4602      	mov	r2, r0
 8000914:	460b      	mov	r3, r1
 8000916:	4610      	mov	r0, r2
 8000918:	4619      	mov	r1, r3
 800091a:	f021 f927 	bl	8021b6c <__aeabi_d2f>
 800091e:	4602      	mov	r2, r0
 8000920:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000922:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000926:	f107 0170 	add.w	r1, r7, #112	; 0x70
 800092a:	18cb      	adds	r3, r1, r3
 800092c:	f1a3 0364 	sub.w	r3, r3, #100	; 0x64
 8000930:	601a      	str	r2, [r3, #0]
    {0, 0, 1}
  };
  //calculation
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
	  for (int j=0; j<3; ++j)
 8000932:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000934:	f103 0301 	add.w	r3, r3, #1
 8000938:	66bb      	str	r3, [r7, #104]	; 0x68
 800093a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800093c:	2b02      	cmp	r3, #2
 800093e:	ddb5      	ble.n	80008ac <transformation+0x48>
    {0.70710678118654752440084436210485, -0.70710678118654752440084436210485, 0},
    {0, 0, 1}
  };
  //calculation
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
 8000940:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000942:	f103 0301 	add.w	r3, r3, #1
 8000946:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000948:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800094a:	2b02      	cmp	r3, #2
 800094c:	ddaa      	ble.n	80008a4 <transformation+0x40>
	  for (int j=0; j<3; ++j)
		  result[i] += transformation_matrix[i][j] * values[j];

  for (int i=0; i<3; ++i)
 800094e:	f04f 0300 	mov.w	r3, #0
 8000952:	667b      	str	r3, [r7, #100]	; 0x64
 8000954:	e012      	b.n	800097c <transformation+0x118>
	  values[i] = result[i];
 8000956:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000958:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800095c:	687a      	ldr	r2, [r7, #4]
 800095e:	18d3      	adds	r3, r2, r3
 8000960:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000962:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8000966:	f107 0170 	add.w	r1, r7, #112	; 0x70
 800096a:	188a      	adds	r2, r1, r2
 800096c:	f1a2 0264 	sub.w	r2, r2, #100	; 0x64
 8000970:	6812      	ldr	r2, [r2, #0]
 8000972:	601a      	str	r2, [r3, #0]
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
	  for (int j=0; j<3; ++j)
		  result[i] += transformation_matrix[i][j] * values[j];

  for (int i=0; i<3; ++i)
 8000974:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000976:	f103 0301 	add.w	r3, r3, #1
 800097a:	667b      	str	r3, [r7, #100]	; 0x64
 800097c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800097e:	2b02      	cmp	r3, #2
 8000980:	dde9      	ble.n	8000956 <transformation+0xf2>
	  values[i] = result[i];
}
 8000982:	f107 0770 	add.w	r7, r7, #112	; 0x70
 8000986:	46bd      	mov	sp, r7
 8000988:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800098c <transformation_mag>:

void transformation_mag(float* values)
{
 800098c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000990:	b0a2      	sub	sp, #136	; 0x88
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
  double calibration_matrix[3][3] =
 8000996:	f647 33b0 	movw	r3, #31664	; 0x7bb0
 800099a:	f6c0 0302 	movt	r3, #2050	; 0x802
 800099e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80009a2:	461a      	mov	r2, r3
 80009a4:	f04f 0348 	mov.w	r3, #72	; 0x48
 80009a8:	4608      	mov	r0, r1
 80009aa:	4611      	mov	r1, r2
 80009ac:	461a      	mov	r2, r3
 80009ae:	f021 f9e9 	bl	8021d84 <memcpy>
    {-0.707106781186548, -0.707106781186547, 0},
    {-0.707106781186547, 0.707106781186548, 0},
    {0, 0, -1}
  };

  double bias[3] =
 80009b2:	f647 33f8 	movw	r3, #31736	; 0x7bf8
 80009b6:	f6c0 0302 	movt	r3, #2050	; 0x802
 80009ba:	f107 0418 	add.w	r4, r7, #24
 80009be:	461d      	mov	r5, r3
 80009c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009c4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80009c8:	e884 0003 	stmia.w	r4, {r0, r1}
	  -0.557,
	  217.116,
	  -446.63
  };
  //calculation
  for (int i=0; i<3; ++i) values[i] = values[i] - bias[i];
 80009cc:	f04f 0300 	mov.w	r3, #0
 80009d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80009d4:	e02a      	b.n	8000a2c <transformation_mag+0xa0>
 80009d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80009da:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80009de:	687a      	ldr	r2, [r7, #4]
 80009e0:	18d4      	adds	r4, r2, r3
 80009e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80009e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80009ea:	687a      	ldr	r2, [r7, #4]
 80009ec:	18d3      	adds	r3, r2, r3
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4618      	mov	r0, r3
 80009f2:	f020 fdad 	bl	8021550 <__aeabi_f2d>
 80009f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80009fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009fe:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8000a02:	18d3      	adds	r3, r2, r3
 8000a04:	f1a3 0370 	sub.w	r3, r3, #112	; 0x70
 8000a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a0c:	f020 fc40 	bl	8021290 <__aeabi_dsub>
 8000a10:	4602      	mov	r2, r0
 8000a12:	460b      	mov	r3, r1
 8000a14:	4610      	mov	r0, r2
 8000a16:	4619      	mov	r1, r3
 8000a18:	f021 f8a8 	bl	8021b6c <__aeabi_d2f>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	6023      	str	r3, [r4, #0]
 8000a20:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000a24:	f103 0301 	add.w	r3, r3, #1
 8000a28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000a2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000a30:	2b02      	cmp	r3, #2
 8000a32:	ddd0      	ble.n	80009d6 <transformation_mag+0x4a>
  float result[3] = {0, 0, 0};
 8000a34:	f04f 0300 	mov.w	r3, #0
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	f04f 0300 	mov.w	r3, #0
 8000a3e:	613b      	str	r3, [r7, #16]
 8000a40:	f04f 0300 	mov.w	r3, #0
 8000a44:	617b      	str	r3, [r7, #20]
  for (int i=0; i<3; ++i)
 8000a46:	f04f 0300 	mov.w	r3, #0
 8000a4a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000a4e:	e056      	b.n	8000afe <transformation_mag+0x172>
    for (int j=0; j<3; ++j)
 8000a50:	f04f 0300 	mov.w	r3, #0
 8000a54:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000a56:	e049      	b.n	8000aec <transformation_mag+0x160>
      result[i] += calibration_matrix[i][j] * values[j];
 8000a58:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000a5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000a60:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8000a64:	18cb      	adds	r3, r1, r3
 8000a66:	f1a3 037c 	sub.w	r3, r3, #124	; 0x7c
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f020 fd6f 	bl	8021550 <__aeabi_f2d>
 8000a72:	4604      	mov	r4, r0
 8000a74:	460d      	mov	r5, r1
 8000a76:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8000a7a:	4613      	mov	r3, r2
 8000a7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a80:	189b      	adds	r3, r3, r2
 8000a82:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000a84:	189b      	adds	r3, r3, r2
 8000a86:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a8a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8000a8e:	18d3      	adds	r3, r2, r3
 8000a90:	f1a3 0358 	sub.w	r3, r3, #88	; 0x58
 8000a94:	e9d3 8900 	ldrd	r8, r9, [r3]
 8000a98:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000a9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	18d3      	adds	r3, r2, r3
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f020 fd53 	bl	8021550 <__aeabi_f2d>
 8000aaa:	4602      	mov	r2, r0
 8000aac:	460b      	mov	r3, r1
 8000aae:	4640      	mov	r0, r8
 8000ab0:	4649      	mov	r1, r9
 8000ab2:	f020 fda1 	bl	80215f8 <__aeabi_dmul>
 8000ab6:	4602      	mov	r2, r0
 8000ab8:	460b      	mov	r3, r1
 8000aba:	4620      	mov	r0, r4
 8000abc:	4629      	mov	r1, r5
 8000abe:	f020 fbe9 	bl	8021294 <__adddf3>
 8000ac2:	4602      	mov	r2, r0
 8000ac4:	460b      	mov	r3, r1
 8000ac6:	4610      	mov	r0, r2
 8000ac8:	4619      	mov	r1, r3
 8000aca:	f021 f84f 	bl	8021b6c <__aeabi_d2f>
 8000ace:	4602      	mov	r2, r0
 8000ad0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000ad4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000ad8:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8000adc:	18cb      	adds	r3, r1, r3
 8000ade:	f1a3 037c 	sub.w	r3, r3, #124	; 0x7c
 8000ae2:	601a      	str	r2, [r3, #0]
  };
  //calculation
  for (int i=0; i<3; ++i) values[i] = values[i] - bias[i];
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
    for (int j=0; j<3; ++j)
 8000ae4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000ae6:	f103 0301 	add.w	r3, r3, #1
 8000aea:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000aec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000aee:	2b02      	cmp	r3, #2
 8000af0:	ddb2      	ble.n	8000a58 <transformation_mag+0xcc>
	  -446.63
  };
  //calculation
  for (int i=0; i<3; ++i) values[i] = values[i] - bias[i];
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
 8000af2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000af6:	f103 0301 	add.w	r3, r3, #1
 8000afa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000afe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000b02:	2b02      	cmp	r3, #2
 8000b04:	dda4      	ble.n	8000a50 <transformation_mag+0xc4>
    for (int j=0; j<3; ++j)
      result[i] += calibration_matrix[i][j] * values[j];
  for (int i=0; i<3; ++i) values[i] = result[i];
 8000b06:	f04f 0300 	mov.w	r3, #0
 8000b0a:	67bb      	str	r3, [r7, #120]	; 0x78
 8000b0c:	e012      	b.n	8000b34 <transformation_mag+0x1a8>
 8000b0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000b10:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000b14:	687a      	ldr	r2, [r7, #4]
 8000b16:	18d3      	adds	r3, r2, r3
 8000b18:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8000b1a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8000b1e:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8000b22:	188a      	adds	r2, r1, r2
 8000b24:	f1a2 027c 	sub.w	r2, r2, #124	; 0x7c
 8000b28:	6812      	ldr	r2, [r2, #0]
 8000b2a:	601a      	str	r2, [r3, #0]
 8000b2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000b2e:	f103 0301 	add.w	r3, r3, #1
 8000b32:	67bb      	str	r3, [r7, #120]	; 0x78
 8000b34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000b36:	2b02      	cmp	r3, #2
 8000b38:	dde9      	ble.n	8000b0e <transformation_mag+0x182>
}
 8000b3a:	f107 0788 	add.w	r7, r7, #136	; 0x88
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08000b44 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8000b4e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8000b52:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000b56:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000b5a:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8000b5e:	79f9      	ldrb	r1, [r7, #7]
 8000b60:	f001 011f 	and.w	r1, r1, #31
 8000b64:	f04f 0001 	mov.w	r0, #1
 8000b68:	fa00 f101 	lsl.w	r1, r0, r1
 8000b6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000b70:	f107 070c 	add.w	r7, r7, #12
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bc80      	pop	{r7}
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	b25b      	sxtb	r3, r3
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f7ff ffd9 	bl	8000b44 <NVIC_EnableIRQ>
}
 8000b92:	f107 0708 	add.w	r7, r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop

08000b9c <MPU9150_Setup>:

uint32_t lastUpdate = 0; // used to calculate integration interval
uint16_t counterSensor = 0;

void MPU9150_Setup()
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
	// Read the WHO_AM_I register, this is a good test of communication
	uint8_t c = I2Cdev_readByte(MPU9150_ADDRESS, WHO_AM_I_MPU9150);  // Read WHO_AM_I register for MPU-9150
 8000ba2:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000ba6:	f04f 0175 	mov.w	r1, #117	; 0x75
 8000baa:	f7ff fddf 	bl	800076c <I2Cdev_readByte>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	71fb      	strb	r3, [r7, #7]

	if (c == 0x68 || c == 0x71) // WHO_AM_I should always be 0x68 (MPU9150 or MPU9250)
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	2b68      	cmp	r3, #104	; 0x68
 8000bb6:	d002      	beq.n	8000bbe <MPU9150_Setup+0x22>
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	2b71      	cmp	r3, #113	; 0x71
 8000bbc:	d112      	bne.n	8000be4 <MPU9150_Setup+0x48>
	{
		if (MPU9150_SelfTest())
 8000bbe:	f000 fd0f 	bl	80015e0 <MPU9150_SelfTest>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d00d      	beq.n	8000be4 <MPU9150_Setup+0x48>
		{
			MPU9150_Calibrate(); // Calibrate gyro and accelerometers, load biases in bias registers
 8000bc8:	f000 fa00 	bl	8000fcc <MPU9150_Calibrate>
			delay(1000);
 8000bcc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bd0:	f7ff fe22 	bl	8000818 <delay>
			MPU9150_Init(); // Inititalize and configure accelerometer and gyroscope
 8000bd4:	f000 f80a 	bl	8000bec <MPU9150_Init>

			NVIC002_EnableIRQ(&NVIC002_Handle3);
 8000bd8:	f248 00a4 	movw	r0, #32932	; 0x80a4
 8000bdc:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000be0:	f7ff ffcc 	bl	8000b7c <NVIC002_EnableIRQ>
		}
	}
}
 8000be4:	f107 0708 	add.w	r7, r7, #8
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <MPU9150_Init>:

void MPU9150_Init()
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
	// wake up device
	I2Cdev_writeByte(MPU9150_ADDRESS, PWR_MGMT_1, 0x00); // Clear sleep mode bit (6), enable all sensors
 8000bf2:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000bf6:	f04f 016b 	mov.w	r1, #107	; 0x6b
 8000bfa:	f04f 0200 	mov.w	r2, #0
 8000bfe:	f7ff fc41 	bl	8000484 <I2Cdev_writeByte>
	delay(100); // Delay 100 ms for PLL to get established on x-axis gyro; should check for PLL ready interrupt
 8000c02:	f04f 0064 	mov.w	r0, #100	; 0x64
 8000c06:	f7ff fe07 	bl	8000818 <delay>

	// get stable time source
	I2Cdev_writeByte(MPU9150_ADDRESS, PWR_MGMT_1, 0x01);  // Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
 8000c0a:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000c0e:	f04f 016b 	mov.w	r1, #107	; 0x6b
 8000c12:	f04f 0201 	mov.w	r2, #1
 8000c16:	f7ff fc35 	bl	8000484 <I2Cdev_writeByte>
	delay(200);
 8000c1a:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8000c1e:	f7ff fdfb 	bl	8000818 <delay>

	// Configure Gyro and Accelerometer
	// Disable FSYNC and set accelerometer and gyro bandwidth to 44 and 42 Hz, respectively;
	// DLPF_CFG = bits 2:0 = 010; this sets the sample rate at 1 kHz for both
	// Minimum delay time is 4.9 ms which sets the fastest rate at ~200 Hz
	I2Cdev_writeByte(MPU9150_ADDRESS, CONFIG, 0x01);
 8000c22:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000c26:	f04f 011a 	mov.w	r1, #26
 8000c2a:	f04f 0201 	mov.w	r2, #1
 8000c2e:	f7ff fc29 	bl	8000484 <I2Cdev_writeByte>

	// Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
	I2Cdev_writeByte(MPU9150_ADDRESS, SMPLRT_DIV, 0x01);  // Use a 200 Hz rate; the same rate set in CONFIG above
 8000c32:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000c36:	f04f 0119 	mov.w	r1, #25
 8000c3a:	f04f 0201 	mov.w	r2, #1
 8000c3e:	f7ff fc21 	bl	8000484 <I2Cdev_writeByte>

	// Set gyroscope full scale range
	// Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
	uint8_t c =  I2Cdev_readByte(MPU9150_ADDRESS, GYRO_CONFIG);
 8000c42:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000c46:	f04f 011b 	mov.w	r1, #27
 8000c4a:	f7ff fd8f 	bl	800076c <I2Cdev_readByte>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	71fb      	strb	r3, [r7, #7]
	I2Cdev_writeByte(MPU9150_ADDRESS, GYRO_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	f003 031f 	and.w	r3, r3, #31
 8000c58:	b2db      	uxtb	r3, r3
 8000c5a:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000c5e:	f04f 011b 	mov.w	r1, #27
 8000c62:	461a      	mov	r2, r3
 8000c64:	f7ff fc0e 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, GYRO_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 8000c68:	79fb      	ldrb	r3, [r7, #7]
 8000c6a:	f023 0318 	bic.w	r3, r3, #24
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000c74:	f04f 011b 	mov.w	r1, #27
 8000c78:	461a      	mov	r2, r3
 8000c7a:	f7ff fc03 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, GYRO_CONFIG, c | Gscale << 3); // Set full scale range for the gyro
 8000c7e:	f240 6364 	movw	r3, #1636	; 0x664
 8000c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000c8c:	b2da      	uxtb	r2, r3
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	4313      	orrs	r3, r2
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000c9a:	f04f 011b 	mov.w	r1, #27
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	f7ff fbf0 	bl	8000484 <I2Cdev_writeByte>

	// Set accelerometer configuration
	c =  I2Cdev_readByte(MPU9150_ADDRESS, ACCEL_CONFIG);
 8000ca4:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000ca8:	f04f 011c 	mov.w	r1, #28
 8000cac:	f7ff fd5e 	bl	800076c <I2Cdev_readByte>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	71fb      	strb	r3, [r7, #7]
	I2Cdev_writeByte(MPU9150_ADDRESS, ACCEL_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	f003 031f 	and.w	r3, r3, #31
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000cc0:	f04f 011c 	mov.w	r1, #28
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	f7ff fbdd 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, ACCEL_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	f023 0318 	bic.w	r3, r3, #24
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000cd6:	f04f 011c 	mov.w	r1, #28
 8000cda:	461a      	mov	r2, r3
 8000cdc:	f7ff fbd2 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, ACCEL_CONFIG, c | Ascale << 3); // Set full scale range for the accelerometer
 8000ce0:	f240 6365 	movw	r3, #1637	; 0x665
 8000ce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000cee:	b2da      	uxtb	r2, r3
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000cfc:	f04f 011c 	mov.w	r1, #28
 8000d00:	461a      	mov	r2, r3
 8000d02:	f7ff fbbf 	bl	8000484 <I2Cdev_writeByte>

	// Configure FIFO
	I2Cdev_writeByte(MPU9150_ADDRESS, INT_ENABLE, 0x00); // Disable all interrupts
 8000d06:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000d0a:	f04f 0138 	mov.w	r1, #56	; 0x38
 8000d0e:	f04f 0200 	mov.w	r2, #0
 8000d12:	f7ff fbb7 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, FIFO_EN, 0x00);    // Disable FIFO
 8000d16:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000d1a:	f04f 0123 	mov.w	r1, #35	; 0x23
 8000d1e:	f04f 0200 	mov.w	r2, #0
 8000d22:	f7ff fbaf 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, USER_CTRL, 0x02);  // Reset I2C master and FIFO and DMP
 8000d26:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000d2a:	f04f 016a 	mov.w	r1, #106	; 0x6a
 8000d2e:	f04f 0202 	mov.w	r2, #2
 8000d32:	f7ff fba7 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, USER_CTRL, 0x00);  // Disable FIFO
 8000d36:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000d3a:	f04f 016a 	mov.w	r1, #106	; 0x6a
 8000d3e:	f04f 0200 	mov.w	r2, #0
 8000d42:	f7ff fb9f 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, INT_PIN_CFG, 0x02);
 8000d46:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000d4a:	f04f 0137 	mov.w	r1, #55	; 0x37
 8000d4e:	f04f 0202 	mov.w	r2, #2
 8000d52:	f7ff fb97 	bl	8000484 <I2Cdev_writeByte>
	delay(100);
 8000d56:	f04f 0064 	mov.w	r0, #100	; 0x64
 8000d5a:	f7ff fd5d 	bl	8000818 <delay>

	// Read the WHO_AM_I register of the magnetometer, this is a good test of communication
	c = I2Cdev_readByte(AK8975A_ADDRESS, WHO_AM_I_AK8975A);  // Read WHO_AM_I register for AK8975A
 8000d5e:	f04f 0018 	mov.w	r0, #24
 8000d62:	f04f 0100 	mov.w	r1, #0
 8000d66:	f7ff fd01 	bl	800076c <I2Cdev_readByte>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	71fb      	strb	r3, [r7, #7]
	if (c == 0x48)
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	2b48      	cmp	r3, #72	; 0x48
 8000d72:	d105      	bne.n	8000d80 <MPU9150_Init+0x194>
		MPU9150_InitAK8975A(magCalibration);
 8000d74:	f240 608c 	movw	r0, #1676	; 0x68c
 8000d78:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000d7c:	f000 f874 	bl	8000e68 <MPU9150_InitAK8975A>

	// Configure Magnetometer for FIFO
	I2Cdev_writeByte(MPU9150_ADDRESS, FIFO_EN, 0x79); // Enable all sensors for FIFO
 8000d80:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000d84:	f04f 0123 	mov.w	r1, #35	; 0x23
 8000d88:	f04f 0279 	mov.w	r2, #121	; 0x79
 8000d8c:	f7ff fb7a 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_MST_CTRL, 0x5D);
 8000d90:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000d94:	f04f 0124 	mov.w	r1, #36	; 0x24
 8000d98:	f04f 025d 	mov.w	r2, #93	; 0x5d
 8000d9c:	f7ff fb72 	bl	8000484 <I2Cdev_writeByte>
	// Set up auxilliary communication with AK8975A for FIFO read
	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV0_ADDR, 0x8C); // Enable and read address (0x0C) of the AK8975A
 8000da0:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000da4:	f04f 0125 	mov.w	r1, #37	; 0x25
 8000da8:	f04f 028c 	mov.w	r2, #140	; 0x8c
 8000dac:	f7ff fb6a 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV0_REG, 0x02);  // Register within AK8975A from which to start data read
 8000db0:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000db4:	f04f 0126 	mov.w	r1, #38	; 0x26
 8000db8:	f04f 0202 	mov.w	r2, #2
 8000dbc:	f7ff fb62 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV0_CTRL, 0xD7); // Read six bytes and swap bytes
 8000dc0:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000dc4:	f04f 0127 	mov.w	r1, #39	; 0x27
 8000dc8:	f04f 02d7 	mov.w	r2, #215	; 0xd7
 8000dcc:	f7ff fb5a 	bl	8000484 <I2Cdev_writeByte>
	// Initialize AK8975A for write
	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV1_ADDR, 0x0C);  // Write address of AK8975A
 8000dd0:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000dd4:	f04f 0128 	mov.w	r1, #40	; 0x28
 8000dd8:	f04f 020c 	mov.w	r2, #12
 8000ddc:	f7ff fb52 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV1_REG, 0x0A);   // Register from within the AK8975 to which to write
 8000de0:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000de4:	f04f 0129 	mov.w	r1, #41	; 0x29
 8000de8:	f04f 020a 	mov.w	r2, #10
 8000dec:	f7ff fb4a 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV1_DO, 0x01);    // Register that holds output data written into Slave 1 when in write mode
 8000df0:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000df4:	f04f 0164 	mov.w	r1, #100	; 0x64
 8000df8:	f04f 0201 	mov.w	r2, #1
 8000dfc:	f7ff fb42 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV1_CTRL, 0x81);  // Enable Slave 1
 8000e00:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000e04:	f04f 012a 	mov.w	r1, #42	; 0x2a
 8000e08:	f04f 0281 	mov.w	r2, #129	; 0x81
 8000e0c:	f7ff fb3a 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_SLV4_CTRL, 0x04);
 8000e10:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000e14:	f04f 0134 	mov.w	r1, #52	; 0x34
 8000e18:	f04f 0204 	mov.w	r2, #4
 8000e1c:	f7ff fb32 	bl	8000484 <I2Cdev_writeByte>

	// Configure Interrupts and Bypass Enable
	// Set interrupt pin active high, push-pull, and clear on read of INT_STATUS, enable I2C_BYPASS_EN so additional chips
	// can join the I2C bus and all can be controlled by the Arduino as master
	I2Cdev_writeByte(MPU9150_ADDRESS, INT_PIN_CFG, 0x00);
 8000e20:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000e24:	f04f 0137 	mov.w	r1, #55	; 0x37
 8000e28:	f04f 0200 	mov.w	r2, #0
 8000e2c:	f7ff fb2a 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, INT_ENABLE, 0x11);  // Enable data ready (bit 0) interrupt
 8000e30:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000e34:	f04f 0138 	mov.w	r1, #56	; 0x38
 8000e38:	f04f 0211 	mov.w	r2, #17
 8000e3c:	f7ff fb22 	bl	8000484 <I2Cdev_writeByte>

	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_MST_DELAY_CTRL, 0x83); // Enable delay of external sensor data until all data registers have been read
 8000e40:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000e44:	f04f 0167 	mov.w	r1, #103	; 0x67
 8000e48:	f04f 0283 	mov.w	r2, #131	; 0x83
 8000e4c:	f7ff fb1a 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, USER_CTRL, 0x64);
 8000e50:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000e54:	f04f 016a 	mov.w	r1, #106	; 0x6a
 8000e58:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000e5c:	f7ff fb12 	bl	8000484 <I2Cdev_writeByte>
#if ATTITUDEALGORITHM == 1
	KALMAN_Init(&kalmanX, 0.01, 0.03, 0.3);
	KALMAN_Init(&kalmanY, 0.01, 0.03, 0.3);
	KALMAN_Init(&kalmanZ, 0.01, 0.03, 0.3);
#endif
}
 8000e60:	f107 0708 	add.w	r7, r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <MPU9150_InitAK8975A>:

void MPU9150_InitAK8975A(float * destination)
{
 8000e68:	b590      	push	{r4, r7, lr}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  uint8_t rawData[3];  // x/y/z gyro register data stored here
  I2Cdev_writeByte(AK8975A_ADDRESS, AK8975A_CNTL, 0x00); // Power down
 8000e70:	f04f 0018 	mov.w	r0, #24
 8000e74:	f04f 010a 	mov.w	r1, #10
 8000e78:	f04f 0200 	mov.w	r2, #0
 8000e7c:	f7ff fb02 	bl	8000484 <I2Cdev_writeByte>
  delay(10);
 8000e80:	f04f 000a 	mov.w	r0, #10
 8000e84:	f7ff fcc8 	bl	8000818 <delay>
  I2Cdev_writeByte(AK8975A_ADDRESS, AK8975A_CNTL, 0x0F); // Enter Fuse ROM access mode
 8000e88:	f04f 0018 	mov.w	r0, #24
 8000e8c:	f04f 010a 	mov.w	r1, #10
 8000e90:	f04f 020f 	mov.w	r2, #15
 8000e94:	f7ff faf6 	bl	8000484 <I2Cdev_writeByte>
  delay(10);
 8000e98:	f04f 000a 	mov.w	r0, #10
 8000e9c:	f7ff fcbc 	bl	8000818 <delay>
  I2Cdev_readBytes(AK8975A_ADDRESS, AK8975A_ASAX, 3, &rawData[0]);  // Read the x-, y-, and z-axis calibration values
 8000ea0:	f107 030c 	add.w	r3, r7, #12
 8000ea4:	f04f 0018 	mov.w	r0, #24
 8000ea8:	f04f 0110 	mov.w	r1, #16
 8000eac:	f04f 0203 	mov.w	r2, #3
 8000eb0:	f7ff fb02 	bl	80004b8 <I2Cdev_readBytes>
  destination[0] =  (float)(rawData[0] - 128)/256. + 1.; // Return x-axis sensitivity adjustment values
 8000eb4:	7b3b      	ldrb	r3, [r7, #12]
 8000eb6:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 8000eba:	ee07 3a10 	vmov	s14, r3
 8000ebe:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 8000ec2:	ee17 0a90 	vmov	r0, s15
 8000ec6:	f020 fb43 	bl	8021550 <__aeabi_f2d>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	460b      	mov	r3, r1
 8000ece:	4610      	mov	r0, r2
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	f04f 0200 	mov.w	r2, #0
 8000ed6:	f04f 0300 	mov.w	r3, #0
 8000eda:	f2c4 0370 	movt	r3, #16496	; 0x4070
 8000ede:	f020 fcb5 	bl	802184c <__aeabi_ddiv>
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	460b      	mov	r3, r1
 8000ee6:	4610      	mov	r0, r2
 8000ee8:	4619      	mov	r1, r3
 8000eea:	f04f 0200 	mov.w	r2, #0
 8000eee:	f04f 0300 	mov.w	r3, #0
 8000ef2:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8000ef6:	f020 f9cd 	bl	8021294 <__adddf3>
 8000efa:	4602      	mov	r2, r0
 8000efc:	460b      	mov	r3, r1
 8000efe:	4610      	mov	r0, r2
 8000f00:	4619      	mov	r1, r3
 8000f02:	f020 fe33 	bl	8021b6c <__aeabi_d2f>
 8000f06:	4602      	mov	r2, r0
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	601a      	str	r2, [r3, #0]
  destination[1] =  (float)(rawData[1] - 128)/256. + 1.;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	f103 0404 	add.w	r4, r3, #4
 8000f12:	7b7b      	ldrb	r3, [r7, #13]
 8000f14:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 8000f18:	ee07 3a10 	vmov	s14, r3
 8000f1c:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 8000f20:	ee17 0a90 	vmov	r0, s15
 8000f24:	f020 fb14 	bl	8021550 <__aeabi_f2d>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	4619      	mov	r1, r3
 8000f30:	f04f 0200 	mov.w	r2, #0
 8000f34:	f04f 0300 	mov.w	r3, #0
 8000f38:	f2c4 0370 	movt	r3, #16496	; 0x4070
 8000f3c:	f020 fc86 	bl	802184c <__aeabi_ddiv>
 8000f40:	4602      	mov	r2, r0
 8000f42:	460b      	mov	r3, r1
 8000f44:	4610      	mov	r0, r2
 8000f46:	4619      	mov	r1, r3
 8000f48:	f04f 0200 	mov.w	r2, #0
 8000f4c:	f04f 0300 	mov.w	r3, #0
 8000f50:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8000f54:	f020 f99e 	bl	8021294 <__adddf3>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	4610      	mov	r0, r2
 8000f5e:	4619      	mov	r1, r3
 8000f60:	f020 fe04 	bl	8021b6c <__aeabi_d2f>
 8000f64:	4603      	mov	r3, r0
 8000f66:	6023      	str	r3, [r4, #0]
  destination[2] =  (float)(rawData[2] - 128)/256. + 1.;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	f103 0408 	add.w	r4, r3, #8
 8000f6e:	7bbb      	ldrb	r3, [r7, #14]
 8000f70:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 8000f74:	ee07 3a10 	vmov	s14, r3
 8000f78:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 8000f7c:	ee17 0a90 	vmov	r0, s15
 8000f80:	f020 fae6 	bl	8021550 <__aeabi_f2d>
 8000f84:	4602      	mov	r2, r0
 8000f86:	460b      	mov	r3, r1
 8000f88:	4610      	mov	r0, r2
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	f04f 0200 	mov.w	r2, #0
 8000f90:	f04f 0300 	mov.w	r3, #0
 8000f94:	f2c4 0370 	movt	r3, #16496	; 0x4070
 8000f98:	f020 fc58 	bl	802184c <__aeabi_ddiv>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	4610      	mov	r0, r2
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	f04f 0200 	mov.w	r2, #0
 8000fa8:	f04f 0300 	mov.w	r3, #0
 8000fac:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8000fb0:	f020 f970 	bl	8021294 <__adddf3>
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	4610      	mov	r0, r2
 8000fba:	4619      	mov	r1, r3
 8000fbc:	f020 fdd6 	bl	8021b6c <__aeabi_d2f>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	6023      	str	r3, [r4, #0]
}
 8000fc4:	f107 0714 	add.w	r7, r7, #20
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd90      	pop	{r4, r7, pc}

08000fcc <MPU9150_Calibrate>:

// Function which accumulates gyro and accelerometer data after device initialization. It calculates the average
// of the at-rest readings and then loads the resulting offsets into accelerometer and gyro bias registers.
void MPU9150_Calibrate()
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b094      	sub	sp, #80	; 0x50
 8000fd0:	af00      	add	r7, sp, #0
	uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
	uint16_t ii, packet_count, fifo_count;
	int32_t gyro_bias[3]  = {0, 0, 0}, accel_bias[3] = {0, 0, 0};
 8000fd2:	f04f 0300 	mov.w	r3, #0
 8000fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000fd8:	f04f 0300 	mov.w	r3, #0
 8000fdc:	633b      	str	r3, [r7, #48]	; 0x30
 8000fde:	f04f 0300 	mov.w	r3, #0
 8000fe2:	637b      	str	r3, [r7, #52]	; 0x34
 8000fe4:	f04f 0300 	mov.w	r3, #0
 8000fe8:	623b      	str	r3, [r7, #32]
 8000fea:	f04f 0300 	mov.w	r3, #0
 8000fee:	627b      	str	r3, [r7, #36]	; 0x24
 8000ff0:	f04f 0300 	mov.w	r3, #0
 8000ff4:	62bb      	str	r3, [r7, #40]	; 0x28

	// reset device, reset all registers, clear gyro and accelerometer bias registers
	I2Cdev_writeByte(MPU9150_ADDRESS, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 8000ff6:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000ffa:	f04f 016b 	mov.w	r1, #107	; 0x6b
 8000ffe:	f04f 0280 	mov.w	r2, #128	; 0x80
 8001002:	f7ff fa3f 	bl	8000484 <I2Cdev_writeByte>
	delay(100);
 8001006:	f04f 0064 	mov.w	r0, #100	; 0x64
 800100a:	f7ff fc05 	bl	8000818 <delay>

	// get stable time source
	// Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
	I2Cdev_writeByte(MPU9150_ADDRESS, PWR_MGMT_1, 0x01);
 800100e:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001012:	f04f 016b 	mov.w	r1, #107	; 0x6b
 8001016:	f04f 0201 	mov.w	r2, #1
 800101a:	f7ff fa33 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, PWR_MGMT_2, 0x00);
 800101e:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001022:	f04f 016c 	mov.w	r1, #108	; 0x6c
 8001026:	f04f 0200 	mov.w	r2, #0
 800102a:	f7ff fa2b 	bl	8000484 <I2Cdev_writeByte>
	delay(200);
 800102e:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8001032:	f7ff fbf1 	bl	8000818 <delay>

	// Configure device for bias calculation
	I2Cdev_writeByte(MPU9150_ADDRESS, INT_ENABLE, 0x00);   // Disable all interrupts
 8001036:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 800103a:	f04f 0138 	mov.w	r1, #56	; 0x38
 800103e:	f04f 0200 	mov.w	r2, #0
 8001042:	f7ff fa1f 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, FIFO_EN, 0x00);      // Disable FIFO
 8001046:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 800104a:	f04f 0123 	mov.w	r1, #35	; 0x23
 800104e:	f04f 0200 	mov.w	r2, #0
 8001052:	f7ff fa17 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, PWR_MGMT_1, 0x00);   // Turn on internal clock source
 8001056:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 800105a:	f04f 016b 	mov.w	r1, #107	; 0x6b
 800105e:	f04f 0200 	mov.w	r2, #0
 8001062:	f7ff fa0f 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, I2C_MST_CTRL, 0x00); // Disable I2C master
 8001066:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 800106a:	f04f 0124 	mov.w	r1, #36	; 0x24
 800106e:	f04f 0200 	mov.w	r2, #0
 8001072:	f7ff fa07 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, USER_CTRL, 0x00);    // Disable FIFO and I2C master modes
 8001076:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 800107a:	f04f 016a 	mov.w	r1, #106	; 0x6a
 800107e:	f04f 0200 	mov.w	r2, #0
 8001082:	f7ff f9ff 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, USER_CTRL, 0x0C);    // Reset FIFO and DMP
 8001086:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 800108a:	f04f 016a 	mov.w	r1, #106	; 0x6a
 800108e:	f04f 020c 	mov.w	r2, #12
 8001092:	f7ff f9f7 	bl	8000484 <I2Cdev_writeByte>
	delay(15);
 8001096:	f04f 000f 	mov.w	r0, #15
 800109a:	f7ff fbbd 	bl	8000818 <delay>

	// Configure MPU6050 gyro and accelerometer for bias calculation
	I2Cdev_writeByte(MPU9150_ADDRESS, CONFIG, 0x01);      // Set low-pass filter to 188 Hz
 800109e:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80010a2:	f04f 011a 	mov.w	r1, #26
 80010a6:	f04f 0201 	mov.w	r2, #1
 80010aa:	f7ff f9eb 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, SMPLRT_DIV, 0x00);  // Set sample rate to 1 kHz
 80010ae:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80010b2:	f04f 0119 	mov.w	r1, #25
 80010b6:	f04f 0200 	mov.w	r2, #0
 80010ba:	f7ff f9e3 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, GYRO_CONFIG, 0x00);  // Set gyro full-scale to 250 degrees per second, maximum sensitivity
 80010be:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80010c2:	f04f 011b 	mov.w	r1, #27
 80010c6:	f04f 0200 	mov.w	r2, #0
 80010ca:	f7ff f9db 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, ACCEL_CONFIG, 0x00); // Set accelerometer full-scale to 2 g, maximum sensitivity
 80010ce:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80010d2:	f04f 011c 	mov.w	r1, #28
 80010d6:	f04f 0200 	mov.w	r2, #0
 80010da:	f7ff f9d3 	bl	8000484 <I2Cdev_writeByte>

	uint16_t  accelsensitivity = 16384;  // = 16384 LSB/g
 80010de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80010e2:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

	// Configure FIFO to capture accelerometer and gyro data for bias calculation
	I2Cdev_writeByte(MPU9150_ADDRESS, USER_CTRL, 0x40);   // Enable FIFO
 80010e6:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80010ea:	f04f 016a 	mov.w	r1, #106	; 0x6a
 80010ee:	f04f 0240 	mov.w	r2, #64	; 0x40
 80010f2:	f7ff f9c7 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_writeByte(MPU9150_ADDRESS, FIFO_EN, 0x78);     // Enable gyro and accelerometer sensors for FIFO  (max size 1024 bytes in MPU-6050)
 80010f6:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80010fa:	f04f 0123 	mov.w	r1, #35	; 0x23
 80010fe:	f04f 0278 	mov.w	r2, #120	; 0x78
 8001102:	f7ff f9bf 	bl	8000484 <I2Cdev_writeByte>
	delay(80); // accumulate 80 samples in 80 milliseconds = 960 bytes
 8001106:	f04f 0050 	mov.w	r0, #80	; 0x50
 800110a:	f7ff fb85 	bl	8000818 <delay>

	// At end of sample accumulation, turn off FIFO sensor read
	I2Cdev_writeByte(MPU9150_ADDRESS, FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
 800110e:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001112:	f04f 0123 	mov.w	r1, #35	; 0x23
 8001116:	f04f 0200 	mov.w	r2, #0
 800111a:	f7ff f9b3 	bl	8000484 <I2Cdev_writeByte>
	I2Cdev_readBytes(MPU9150_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
 800111e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001122:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001126:	f04f 0172 	mov.w	r1, #114	; 0x72
 800112a:	f04f 0202 	mov.w	r2, #2
 800112e:	f7ff f9c3 	bl	80004b8 <I2Cdev_readBytes>
	fifo_count = ((uint16_t)data[0] << 8) | data[1];
 8001132:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001136:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800113a:	b29a      	uxth	r2, r3
 800113c:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001140:	4313      	orrs	r3, r2
 8001142:	b29b      	uxth	r3, r3
 8001144:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	packet_count = fifo_count/12;// How many sets of full gyro and accelerometer data for averaging
 8001148:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 800114c:	f64a 23ab 	movw	r3, #43691	; 0xaaab
 8001150:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
 8001154:	fba3 1302 	umull	r1, r3, r3, r2
 8001158:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800115c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

	for (ii = 0; ii < packet_count; ii++)
 8001160:	f04f 0300 	mov.w	r3, #0
 8001164:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8001168:	e07b      	b.n	8001262 <MPU9150_Calibrate+0x296>
	{
		int16_t accel_temp[3] = {0, 0, 0}, gyro_temp[3] = {0, 0, 0};
 800116a:	f04f 0300 	mov.w	r3, #0
 800116e:	813b      	strh	r3, [r7, #8]
 8001170:	f04f 0300 	mov.w	r3, #0
 8001174:	817b      	strh	r3, [r7, #10]
 8001176:	f04f 0300 	mov.w	r3, #0
 800117a:	81bb      	strh	r3, [r7, #12]
 800117c:	f04f 0300 	mov.w	r3, #0
 8001180:	803b      	strh	r3, [r7, #0]
 8001182:	f04f 0300 	mov.w	r3, #0
 8001186:	807b      	strh	r3, [r7, #2]
 8001188:	f04f 0300 	mov.w	r3, #0
 800118c:	80bb      	strh	r3, [r7, #4]
		I2Cdev_readBytes(MPU9150_ADDRESS, FIFO_R_W, 12, &data[0]); // read data for averaging
 800118e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001192:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001196:	f04f 0174 	mov.w	r1, #116	; 0x74
 800119a:	f04f 020c 	mov.w	r2, #12
 800119e:	f7ff f98b 	bl	80004b8 <I2Cdev_readBytes>
		accel_temp[0] = (int16_t) (((int16_t)data[0] << 8) | data[1]  ) ;  // Form signed 16-bit integer for each sample in FIFO
 80011a2:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80011a6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80011aa:	b29a      	uxth	r2, r3
 80011ac:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80011b0:	4313      	orrs	r3, r2
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	813b      	strh	r3, [r7, #8]
		accel_temp[1] = (int16_t) (((int16_t)data[2] << 8) | data[3]  ) ;
 80011b6:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80011ba:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80011be:	b29a      	uxth	r2, r3
 80011c0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80011c4:	4313      	orrs	r3, r2
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	817b      	strh	r3, [r7, #10]
		accel_temp[2] = (int16_t) (((int16_t)data[4] << 8) | data[5]  ) ;
 80011ca:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80011ce:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80011d2:	b29a      	uxth	r2, r3
 80011d4:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80011d8:	4313      	orrs	r3, r2
 80011da:	b29b      	uxth	r3, r3
 80011dc:	81bb      	strh	r3, [r7, #12]
		gyro_temp[0]  = (int16_t) (((int16_t)data[6] << 8) | data[7]  ) ;
 80011de:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80011e2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80011ec:	4313      	orrs	r3, r2
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	803b      	strh	r3, [r7, #0]
		gyro_temp[1]  = (int16_t) (((int16_t)data[8] << 8) | data[9]  ) ;
 80011f2:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80011f6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80011fa:	b29a      	uxth	r2, r3
 80011fc:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001200:	4313      	orrs	r3, r2
 8001202:	b29b      	uxth	r3, r3
 8001204:	807b      	strh	r3, [r7, #2]
		gyro_temp[2]  = (int16_t) (((int16_t)data[10] << 8) | data[11]) ;
 8001206:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800120a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800120e:	b29a      	uxth	r2, r3
 8001210:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001214:	4313      	orrs	r3, r2
 8001216:	b29b      	uxth	r3, r3
 8001218:	80bb      	strh	r3, [r7, #4]

		accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 800121a:	6a3a      	ldr	r2, [r7, #32]
 800121c:	893b      	ldrh	r3, [r7, #8]
 800121e:	b21b      	sxth	r3, r3
 8001220:	18d3      	adds	r3, r2, r3
 8001222:	623b      	str	r3, [r7, #32]
		accel_bias[1] += (int32_t) accel_temp[1];
 8001224:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001226:	897b      	ldrh	r3, [r7, #10]
 8001228:	b21b      	sxth	r3, r3
 800122a:	18d3      	adds	r3, r2, r3
 800122c:	627b      	str	r3, [r7, #36]	; 0x24
		accel_bias[2] += (int32_t) accel_temp[2];
 800122e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001230:	89bb      	ldrh	r3, [r7, #12]
 8001232:	b21b      	sxth	r3, r3
 8001234:	18d3      	adds	r3, r2, r3
 8001236:	62bb      	str	r3, [r7, #40]	; 0x28
		gyro_bias[0]  += (int32_t) gyro_temp[0];
 8001238:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800123a:	883b      	ldrh	r3, [r7, #0]
 800123c:	b21b      	sxth	r3, r3
 800123e:	18d3      	adds	r3, r2, r3
 8001240:	62fb      	str	r3, [r7, #44]	; 0x2c
		gyro_bias[1]  += (int32_t) gyro_temp[1];
 8001242:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001244:	887b      	ldrh	r3, [r7, #2]
 8001246:	b21b      	sxth	r3, r3
 8001248:	18d3      	adds	r3, r2, r3
 800124a:	633b      	str	r3, [r7, #48]	; 0x30
		gyro_bias[2]  += (int32_t) gyro_temp[2];
 800124c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800124e:	88bb      	ldrh	r3, [r7, #4]
 8001250:	b21b      	sxth	r3, r3
 8001252:	18d3      	adds	r3, r2, r3
 8001254:	637b      	str	r3, [r7, #52]	; 0x34
	I2Cdev_writeByte(MPU9150_ADDRESS, FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
	I2Cdev_readBytes(MPU9150_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
	fifo_count = ((uint16_t)data[0] << 8) | data[1];
	packet_count = fifo_count/12;// How many sets of full gyro and accelerometer data for averaging

	for (ii = 0; ii < packet_count; ii++)
 8001256:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800125a:	f103 0301 	add.w	r3, r3, #1
 800125e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8001262:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8001266:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800126a:	429a      	cmp	r2, r3
 800126c:	f4ff af7d 	bcc.w	800116a <MPU9150_Calibrate+0x19e>
		gyro_bias[0]  += (int32_t) gyro_temp[0];
		gyro_bias[1]  += (int32_t) gyro_temp[1];
		gyro_bias[2]  += (int32_t) gyro_temp[2];
	}

	accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 8001270:	6a3a      	ldr	r2, [r7, #32]
 8001272:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001276:	fb92 f3f3 	sdiv	r3, r2, r3
 800127a:	623b      	str	r3, [r7, #32]
    accel_bias[1] /= (int32_t) packet_count;
 800127c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800127e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001282:	fb92 f3f3 	sdiv	r3, r2, r3
 8001286:	627b      	str	r3, [r7, #36]	; 0x24
    accel_bias[2] /= (int32_t) packet_count;
 8001288:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800128a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800128e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001292:	62bb      	str	r3, [r7, #40]	; 0x28
    gyro_bias[0]  /= (int32_t) packet_count;
 8001294:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001296:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800129a:	fb92 f3f3 	sdiv	r3, r2, r3
 800129e:	62fb      	str	r3, [r7, #44]	; 0x2c
    gyro_bias[1]  /= (int32_t) packet_count;
 80012a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80012a2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80012a6:	fb92 f3f3 	sdiv	r3, r2, r3
 80012aa:	633b      	str	r3, [r7, #48]	; 0x30
    gyro_bias[2]  /= (int32_t) packet_count;
 80012ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012ae:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80012b2:	fb92 f3f3 	sdiv	r3, r2, r3
 80012b6:	637b      	str	r3, [r7, #52]	; 0x34

    if(accel_bias[2] > 0L)
 80012b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	dd05      	ble.n	80012ca <MPU9150_Calibrate+0x2fe>
    	accel_bias[2] -= (int32_t) accelsensitivity;  // Remove gravity from the z-axis accelerometer bias calculation
 80012be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012c0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80012c8:	e004      	b.n	80012d4 <MPU9150_Calibrate+0x308>
    else
    	accel_bias[2] += (int32_t) accelsensitivity;
 80012ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012cc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80012d0:	18d3      	adds	r3, r2, r3
 80012d2:	62bb      	str	r3, [r7, #40]	; 0x28

    // Construct the gyro biases for push to the hardware gyro bias registers, which are reset to zero upon device startup
    data[0] = (-gyro_bias[0]/4  >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 80012d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012d6:	f1c3 0300 	rsb	r3, r3, #0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	da01      	bge.n	80012e2 <MPU9150_Calibrate+0x316>
 80012de:	f103 0303 	add.w	r3, r3, #3
 80012e2:	ea4f 03a3 	mov.w	r3, r3, asr #2
 80012e6:	ea4f 2323 	mov.w	r3, r3, asr #8
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    data[1] = (-gyro_bias[0]/4)       & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
 80012f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012f2:	f1c3 0300 	rsb	r3, r3, #0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	da01      	bge.n	80012fe <MPU9150_Calibrate+0x332>
 80012fa:	f103 0303 	add.w	r3, r3, #3
 80012fe:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8001302:	b2db      	uxtb	r3, r3
 8001304:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    data[2] = (-gyro_bias[1]/4  >> 8) & 0xFF;
 8001308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800130a:	f1c3 0300 	rsb	r3, r3, #0
 800130e:	2b00      	cmp	r3, #0
 8001310:	da01      	bge.n	8001316 <MPU9150_Calibrate+0x34a>
 8001312:	f103 0303 	add.w	r3, r3, #3
 8001316:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800131a:	ea4f 2323 	mov.w	r3, r3, asr #8
 800131e:	b2db      	uxtb	r3, r3
 8001320:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    data[3] = (-gyro_bias[1]/4)       & 0xFF;
 8001324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001326:	f1c3 0300 	rsb	r3, r3, #0
 800132a:	2b00      	cmp	r3, #0
 800132c:	da01      	bge.n	8001332 <MPU9150_Calibrate+0x366>
 800132e:	f103 0303 	add.w	r3, r3, #3
 8001332:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8001336:	b2db      	uxtb	r3, r3
 8001338:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    data[4] = (-gyro_bias[2]/4  >> 8) & 0xFF;
 800133c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800133e:	f1c3 0300 	rsb	r3, r3, #0
 8001342:	2b00      	cmp	r3, #0
 8001344:	da01      	bge.n	800134a <MPU9150_Calibrate+0x37e>
 8001346:	f103 0303 	add.w	r3, r3, #3
 800134a:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800134e:	ea4f 2323 	mov.w	r3, r3, asr #8
 8001352:	b2db      	uxtb	r3, r3
 8001354:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    data[5] = (-gyro_bias[2]/4)       & 0xFF;
 8001358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800135a:	f1c3 0300 	rsb	r3, r3, #0
 800135e:	2b00      	cmp	r3, #0
 8001360:	da01      	bge.n	8001366 <MPU9150_Calibrate+0x39a>
 8001362:	f103 0303 	add.w	r3, r3, #3
 8001366:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800136a:	b2db      	uxtb	r3, r3
 800136c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

    // Push gyro biases to hardware registers
    I2Cdev_writeByte(MPU9150_ADDRESS, XG_OFFS_USRH, data[0]);
 8001370:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001374:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001378:	f04f 0113 	mov.w	r1, #19
 800137c:	461a      	mov	r2, r3
 800137e:	f7ff f881 	bl	8000484 <I2Cdev_writeByte>
    I2Cdev_writeByte(MPU9150_ADDRESS, XG_OFFS_USRL, data[1]);
 8001382:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001386:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 800138a:	f04f 0114 	mov.w	r1, #20
 800138e:	461a      	mov	r2, r3
 8001390:	f7ff f878 	bl	8000484 <I2Cdev_writeByte>
    I2Cdev_writeByte(MPU9150_ADDRESS, YG_OFFS_USRH, data[2]);
 8001394:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001398:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 800139c:	f04f 0115 	mov.w	r1, #21
 80013a0:	461a      	mov	r2, r3
 80013a2:	f7ff f86f 	bl	8000484 <I2Cdev_writeByte>
    I2Cdev_writeByte(MPU9150_ADDRESS, YG_OFFS_USRL, data[3]);
 80013a6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80013aa:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80013ae:	f04f 0116 	mov.w	r1, #22
 80013b2:	461a      	mov	r2, r3
 80013b4:	f7ff f866 	bl	8000484 <I2Cdev_writeByte>
    I2Cdev_writeByte(MPU9150_ADDRESS, ZG_OFFS_USRH, data[4]);
 80013b8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80013bc:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80013c0:	f04f 0117 	mov.w	r1, #23
 80013c4:	461a      	mov	r2, r3
 80013c6:	f7ff f85d 	bl	8000484 <I2Cdev_writeByte>
    I2Cdev_writeByte(MPU9150_ADDRESS, ZG_OFFS_USRL, data[5]);
 80013ca:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80013ce:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80013d2:	f04f 0118 	mov.w	r1, #24
 80013d6:	461a      	mov	r2, r3
 80013d8:	f7ff f854 	bl	8000484 <I2Cdev_writeByte>
    // factory trim values which must be added to the calculated accelerometer biases; on boot up these registers will hold
    // non-zero values. In addition, bit 0 of the lower byte must be preserved since it is used for temperature
    // compensation calculations. Accelerometer bias registers expect bias input as 2048 LSB per g, so that
    // the accelerometer biases calculated above must be divided by 8.

    int32_t accel_bias_reg[3] = {0, 0, 0}; // A place to hold the factory accelerometer trim biases
 80013dc:	f04f 0300 	mov.w	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]
 80013e2:	f04f 0300 	mov.w	r3, #0
 80013e6:	61bb      	str	r3, [r7, #24]
 80013e8:	f04f 0300 	mov.w	r3, #0
 80013ec:	61fb      	str	r3, [r7, #28]
    I2Cdev_readBytes(MPU9150_ADDRESS, XA_OFFSET_H, 2, &data[0]); // Read factory accelerometer trim values
 80013ee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80013f2:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80013f6:	f04f 0106 	mov.w	r1, #6
 80013fa:	f04f 0202 	mov.w	r2, #2
 80013fe:	f7ff f85b 	bl	80004b8 <I2Cdev_readBytes>
    accel_bias_reg[0] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 8001402:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001406:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800140a:	b29b      	uxth	r3, r3
 800140c:	b21a      	sxth	r2, r3
 800140e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001412:	4313      	orrs	r3, r2
 8001414:	617b      	str	r3, [r7, #20]
    I2Cdev_readBytes(MPU9150_ADDRESS, YA_OFFSET_H, 2, &data[0]);
 8001416:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800141a:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 800141e:	f04f 0108 	mov.w	r1, #8
 8001422:	f04f 0202 	mov.w	r2, #2
 8001426:	f7ff f847 	bl	80004b8 <I2Cdev_readBytes>
    accel_bias_reg[1] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 800142a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800142e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001432:	b29b      	uxth	r3, r3
 8001434:	b21a      	sxth	r2, r3
 8001436:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800143a:	4313      	orrs	r3, r2
 800143c:	61bb      	str	r3, [r7, #24]
    I2Cdev_readBytes(MPU9150_ADDRESS, ZA_OFFSET_H, 2, &data[0]);
 800143e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001442:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001446:	f04f 010a 	mov.w	r1, #10
 800144a:	f04f 0202 	mov.w	r2, #2
 800144e:	f7ff f833 	bl	80004b8 <I2Cdev_readBytes>
    accel_bias_reg[2] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 8001452:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001456:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800145a:	b29b      	uxth	r3, r3
 800145c:	b21a      	sxth	r2, r3
 800145e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001462:	4313      	orrs	r3, r2
 8001464:	61fb      	str	r3, [r7, #28]

    uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
 8001466:	f04f 0301 	mov.w	r3, #1
 800146a:	647b      	str	r3, [r7, #68]	; 0x44
    uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias axis
 800146c:	f04f 0300 	mov.w	r3, #0
 8001470:	743b      	strb	r3, [r7, #16]
 8001472:	f04f 0300 	mov.w	r3, #0
 8001476:	747b      	strb	r3, [r7, #17]
 8001478:	f04f 0300 	mov.w	r3, #0
 800147c:	74bb      	strb	r3, [r7, #18]

    for(ii = 0; ii < 3; ii++)
 800147e:	f04f 0300 	mov.w	r3, #0
 8001482:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8001486:	e01c      	b.n	80014c2 <MPU9150_Calibrate+0x4f6>
    {
    	if(accel_bias_reg[ii] & mask)
 8001488:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800148c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001490:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001494:	18d3      	adds	r3, r2, r3
 8001496:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800149a:	461a      	mov	r2, r3
 800149c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800149e:	4013      	ands	r3, r2
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d008      	beq.n	80014b6 <MPU9150_Calibrate+0x4ea>
    		mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
 80014a4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80014a8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80014ac:	18cb      	adds	r3, r1, r3
 80014ae:	f04f 0201 	mov.w	r2, #1
 80014b2:	f803 2c40 	strb.w	r2, [r3, #-64]
    accel_bias_reg[2] = (int16_t) ((int16_t)data[0] << 8) | data[1];

    uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
    uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias axis

    for(ii = 0; ii < 3; ii++)
 80014b6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80014ba:	f103 0301 	add.w	r3, r3, #1
 80014be:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80014c2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d9de      	bls.n	8001488 <MPU9150_Calibrate+0x4bc>
    	if(accel_bias_reg[ii] & mask)
    		mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
    }

    // Construct total accelerometer bias, including calculated average accelerometer bias from above
    accel_bias_reg[0] -= (accel_bias[0]/8); // Subtract calculated averaged accelerometer bias scaled to 2048 LSB/g (16 g full scale)
 80014ca:	697a      	ldr	r2, [r7, #20]
 80014cc:	6a3b      	ldr	r3, [r7, #32]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	da01      	bge.n	80014d6 <MPU9150_Calibrate+0x50a>
 80014d2:	f103 0307 	add.w	r3, r3, #7
 80014d6:	ea4f 03e3 	mov.w	r3, r3, asr #3
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	617b      	str	r3, [r7, #20]
    accel_bias_reg[1] -= (accel_bias[1]/8);
 80014de:	69ba      	ldr	r2, [r7, #24]
 80014e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	da01      	bge.n	80014ea <MPU9150_Calibrate+0x51e>
 80014e6:	f103 0307 	add.w	r3, r3, #7
 80014ea:	ea4f 03e3 	mov.w	r3, r3, asr #3
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	61bb      	str	r3, [r7, #24]
    accel_bias_reg[2] -= (accel_bias[2]/8);
 80014f2:	69fa      	ldr	r2, [r7, #28]
 80014f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	da01      	bge.n	80014fe <MPU9150_Calibrate+0x532>
 80014fa:	f103 0307 	add.w	r3, r3, #7
 80014fe:	ea4f 03e3 	mov.w	r3, r3, asr #3
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	61fb      	str	r3, [r7, #28]

    data[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	ea4f 2323 	mov.w	r3, r3, asr #8
 800150c:	b2db      	uxtb	r3, r3
 800150e:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    data[1] = (accel_bias_reg[0])      & 0xFF;
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    data[1] = data[1] | mask_bit[0]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 800151a:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 800151e:	7c3b      	ldrb	r3, [r7, #16]
 8001520:	4313      	orrs	r3, r2
 8001522:	b2db      	uxtb	r3, r3
 8001524:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    data[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	ea4f 2323 	mov.w	r3, r3, asr #8
 800152e:	b2db      	uxtb	r3, r3
 8001530:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    data[3] = (accel_bias_reg[1])      & 0xFF;
 8001534:	69bb      	ldr	r3, [r7, #24]
 8001536:	b2db      	uxtb	r3, r3
 8001538:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    data[3] = data[3] | mask_bit[1]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 800153c:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8001540:	7c7b      	ldrb	r3, [r7, #17]
 8001542:	4313      	orrs	r3, r2
 8001544:	b2db      	uxtb	r3, r3
 8001546:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    data[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	ea4f 2323 	mov.w	r3, r3, asr #8
 8001550:	b2db      	uxtb	r3, r3
 8001552:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    data[5] = (accel_bias_reg[2])      & 0xFF;
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	b2db      	uxtb	r3, r3
 800155a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    data[5] = data[5] | mask_bit[2]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 800155e:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8001562:	7cbb      	ldrb	r3, [r7, #18]
 8001564:	4313      	orrs	r3, r2
 8001566:	b2db      	uxtb	r3, r3
 8001568:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

    // Push accelerometer biases to hardware registers
    I2Cdev_writeByte(MPU9150_ADDRESS, XA_OFFSET_H, data[0]);
 800156c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001570:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001574:	f04f 0106 	mov.w	r1, #6
 8001578:	461a      	mov	r2, r3
 800157a:	f7fe ff83 	bl	8000484 <I2Cdev_writeByte>
    I2Cdev_writeByte(MPU9150_ADDRESS, XA_OFFSET_L_TC, data[1]);
 800157e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001582:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001586:	f04f 0107 	mov.w	r1, #7
 800158a:	461a      	mov	r2, r3
 800158c:	f7fe ff7a 	bl	8000484 <I2Cdev_writeByte>
    I2Cdev_writeByte(MPU9150_ADDRESS, YA_OFFSET_H, data[2]);
 8001590:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001594:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001598:	f04f 0108 	mov.w	r1, #8
 800159c:	461a      	mov	r2, r3
 800159e:	f7fe ff71 	bl	8000484 <I2Cdev_writeByte>
    I2Cdev_writeByte(MPU9150_ADDRESS, YA_OFFSET_L_TC, data[3]);
 80015a2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80015a6:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80015aa:	f04f 0109 	mov.w	r1, #9
 80015ae:	461a      	mov	r2, r3
 80015b0:	f7fe ff68 	bl	8000484 <I2Cdev_writeByte>
    I2Cdev_writeByte(MPU9150_ADDRESS, ZA_OFFSET_H, data[4]);
 80015b4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80015b8:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80015bc:	f04f 010a 	mov.w	r1, #10
 80015c0:	461a      	mov	r2, r3
 80015c2:	f7fe ff5f 	bl	8000484 <I2Cdev_writeByte>
    I2Cdev_writeByte(MPU9150_ADDRESS, ZA_OFFSET_L_TC, data[5]);
 80015c6:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80015ca:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80015ce:	f04f 010b 	mov.w	r1, #11
 80015d2:	461a      	mov	r2, r3
 80015d4:	f7fe ff56 	bl	8000484 <I2Cdev_writeByte>
}
 80015d8:	f107 0750 	add.w	r7, r7, #80	; 0x50
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <MPU9150_SelfTest>:

// Accelerometer and gyroscope self test; check calibration wrt factory settings
bool MPU9150_SelfTest() // Should return percent deviation from factory trim values, +/- 14 or less deviation is a pass
{
 80015e0:	b5b0      	push	{r4, r5, r7, lr}
 80015e2:	b090      	sub	sp, #64	; 0x40
 80015e4:	af00      	add	r7, sp, #0
   uint8_t selfTest[6];
   float factoryTrim[6];
   float result[6];

   // Configure the accelerometer for self-test
   I2Cdev_writeByte(MPU9150_ADDRESS, ACCEL_CONFIG, 0xF0); // Enable self test on all three axes and set accelerometer range to +/- 8 g
 80015e6:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80015ea:	f04f 011c 	mov.w	r1, #28
 80015ee:	f04f 02f0 	mov.w	r2, #240	; 0xf0
 80015f2:	f7fe ff47 	bl	8000484 <I2Cdev_writeByte>
   I2Cdev_writeByte(MPU9150_ADDRESS, GYRO_CONFIG,  0xE0); // Enable self test on all three axes and set gyro range to +/- 250 degrees/s
 80015f6:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80015fa:	f04f 011b 	mov.w	r1, #27
 80015fe:	f04f 02e0 	mov.w	r2, #224	; 0xe0
 8001602:	f7fe ff3f 	bl	8000484 <I2Cdev_writeByte>
   delay(250);  // Delay a while to let the device execute the self-test
 8001606:	f04f 00fa 	mov.w	r0, #250	; 0xfa
 800160a:	f7ff f905 	bl	8000818 <delay>
   rawData[0] = I2Cdev_readByte(MPU9150_ADDRESS, SELF_TEST_X); // X-axis self-test results
 800160e:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001612:	f04f 010d 	mov.w	r1, #13
 8001616:	f7ff f8a9 	bl	800076c <I2Cdev_readByte>
 800161a:	4603      	mov	r3, r0
 800161c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
   rawData[1] = I2Cdev_readByte(MPU9150_ADDRESS, SELF_TEST_Y); // Y-axis self-test results
 8001620:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001624:	f04f 010e 	mov.w	r1, #14
 8001628:	f7ff f8a0 	bl	800076c <I2Cdev_readByte>
 800162c:	4603      	mov	r3, r0
 800162e:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
   rawData[2] = I2Cdev_readByte(MPU9150_ADDRESS, SELF_TEST_Z); // Z-axis self-test results
 8001632:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001636:	f04f 010f 	mov.w	r1, #15
 800163a:	f7ff f897 	bl	800076c <I2Cdev_readByte>
 800163e:	4603      	mov	r3, r0
 8001640:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
   rawData[3] = I2Cdev_readByte(MPU9150_ADDRESS, SELF_TEST_A); // Mixed-axis self-test results
 8001644:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001648:	f04f 0110 	mov.w	r1, #16
 800164c:	f7ff f88e 	bl	800076c <I2Cdev_readByte>
 8001650:	4603      	mov	r3, r0
 8001652:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
   // Extract the acceleration test results first
   selfTest[0] = (rawData[0] >> 3) | (rawData[3] & 0x30) >> 4 ; // XA_TEST result is a five-bit unsigned integer
 8001656:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800165a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800165e:	b2db      	uxtb	r3, r3
 8001660:	b2da      	uxtb	r2, r3
 8001662:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001666:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800166a:	ea4f 1323 	mov.w	r3, r3, asr #4
 800166e:	b2db      	uxtb	r3, r3
 8001670:	4313      	orrs	r3, r2
 8001672:	b2db      	uxtb	r3, r3
 8001674:	b2db      	uxtb	r3, r3
 8001676:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
   selfTest[1] = (rawData[1] >> 3) | (rawData[3] & 0x0C) >> 4 ; // YA_TEST result is a five-bit unsigned integer
 800167a:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800167e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001682:	b2db      	uxtb	r3, r3
 8001684:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
   selfTest[2] = (rawData[2] >> 3) | (rawData[3] & 0x03) >> 4 ; // ZA_TEST result is a five-bit unsigned integer
 8001688:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800168c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001690:	b2db      	uxtb	r3, r3
 8001692:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
   // Extract the gyration test results first
   selfTest[3] = rawData[0]  & 0x1F ; // XG_TEST result is a five-bit unsigned integer
 8001696:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800169a:	f003 031f 	and.w	r3, r3, #31
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
   selfTest[4] = rawData[1]  & 0x1F ; // YG_TEST result is a five-bit unsigned integer
 80016a4:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80016a8:	f003 031f 	and.w	r3, r3, #31
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
   selfTest[5] = rawData[2]  & 0x1F ; // ZG_TEST result is a five-bit unsigned integer
 80016b2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80016b6:	f003 031f 	and.w	r3, r3, #31
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
   // Process results to allow final comparison with factory set values
   factoryTrim[0] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[0] - 1.0)/30.0))); // FT[Xa] factory trim calculation
 80016c0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80016c4:	ee07 3a10 	vmov	s14, r3
 80016c8:	eef8 7a47 	vcvt.f32.u32	s15, s14
 80016cc:	ee17 0a90 	vmov	r0, s15
 80016d0:	f01f ff3e 	bl	8021550 <__aeabi_f2d>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	4610      	mov	r0, r2
 80016da:	4619      	mov	r1, r3
 80016dc:	f04f 0200 	mov.w	r2, #0
 80016e0:	f04f 0300 	mov.w	r3, #0
 80016e4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80016e8:	f01f fdd2 	bl	8021290 <__aeabi_dsub>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4610      	mov	r0, r2
 80016f2:	4619      	mov	r1, r3
 80016f4:	f04f 0200 	mov.w	r2, #0
 80016f8:	f04f 0300 	mov.w	r3, #0
 80016fc:	f2c4 033e 	movt	r3, #16446	; 0x403e
 8001700:	f020 f8a4 	bl	802184c <__aeabi_ddiv>
 8001704:	4602      	mov	r2, r0
 8001706:	460b      	mov	r3, r1
 8001708:	a1d9      	add	r1, pc, #868	; (adr r1, 8001a70 <MPU9150_SelfTest+0x490>)
 800170a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800170e:	f01d feef 	bl	801f4f0 <pow>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4610      	mov	r0, r2
 8001718:	4619      	mov	r1, r3
 800171a:	a3d7      	add	r3, pc, #860	; (adr r3, 8001a78 <MPU9150_SelfTest+0x498>)
 800171c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001720:	f01f ff6a 	bl	80215f8 <__aeabi_dmul>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	4610      	mov	r0, r2
 800172a:	4619      	mov	r1, r3
 800172c:	f020 fa1e 	bl	8021b6c <__aeabi_d2f>
 8001730:	4603      	mov	r3, r0
 8001732:	61bb      	str	r3, [r7, #24]
   factoryTrim[1] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[1] - 1.0)/30.0))); // FT[Ya] factory trim calculation
 8001734:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8001738:	ee07 3a10 	vmov	s14, r3
 800173c:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001740:	ee17 0a90 	vmov	r0, s15
 8001744:	f01f ff04 	bl	8021550 <__aeabi_f2d>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	4610      	mov	r0, r2
 800174e:	4619      	mov	r1, r3
 8001750:	f04f 0200 	mov.w	r2, #0
 8001754:	f04f 0300 	mov.w	r3, #0
 8001758:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800175c:	f01f fd98 	bl	8021290 <__aeabi_dsub>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	4610      	mov	r0, r2
 8001766:	4619      	mov	r1, r3
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	f04f 0300 	mov.w	r3, #0
 8001770:	f2c4 033e 	movt	r3, #16446	; 0x403e
 8001774:	f020 f86a 	bl	802184c <__aeabi_ddiv>
 8001778:	4602      	mov	r2, r0
 800177a:	460b      	mov	r3, r1
 800177c:	a1bc      	add	r1, pc, #752	; (adr r1, 8001a70 <MPU9150_SelfTest+0x490>)
 800177e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001782:	f01d feb5 	bl	801f4f0 <pow>
 8001786:	4602      	mov	r2, r0
 8001788:	460b      	mov	r3, r1
 800178a:	4610      	mov	r0, r2
 800178c:	4619      	mov	r1, r3
 800178e:	a3ba      	add	r3, pc, #744	; (adr r3, 8001a78 <MPU9150_SelfTest+0x498>)
 8001790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001794:	f01f ff30 	bl	80215f8 <__aeabi_dmul>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	4610      	mov	r0, r2
 800179e:	4619      	mov	r1, r3
 80017a0:	f020 f9e4 	bl	8021b6c <__aeabi_d2f>
 80017a4:	4603      	mov	r3, r0
 80017a6:	61fb      	str	r3, [r7, #28]
   factoryTrim[2] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[2] - 1.0)/30.0))); // FT[Za] factory trim calculation
 80017a8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80017ac:	ee07 3a10 	vmov	s14, r3
 80017b0:	eef8 7a47 	vcvt.f32.u32	s15, s14
 80017b4:	ee17 0a90 	vmov	r0, s15
 80017b8:	f01f feca 	bl	8021550 <__aeabi_f2d>
 80017bc:	4602      	mov	r2, r0
 80017be:	460b      	mov	r3, r1
 80017c0:	4610      	mov	r0, r2
 80017c2:	4619      	mov	r1, r3
 80017c4:	f04f 0200 	mov.w	r2, #0
 80017c8:	f04f 0300 	mov.w	r3, #0
 80017cc:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80017d0:	f01f fd5e 	bl	8021290 <__aeabi_dsub>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	4610      	mov	r0, r2
 80017da:	4619      	mov	r1, r3
 80017dc:	f04f 0200 	mov.w	r2, #0
 80017e0:	f04f 0300 	mov.w	r3, #0
 80017e4:	f2c4 033e 	movt	r3, #16446	; 0x403e
 80017e8:	f020 f830 	bl	802184c <__aeabi_ddiv>
 80017ec:	4602      	mov	r2, r0
 80017ee:	460b      	mov	r3, r1
 80017f0:	a19f      	add	r1, pc, #636	; (adr r1, 8001a70 <MPU9150_SelfTest+0x490>)
 80017f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80017f6:	f01d fe7b 	bl	801f4f0 <pow>
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	4610      	mov	r0, r2
 8001800:	4619      	mov	r1, r3
 8001802:	a39d      	add	r3, pc, #628	; (adr r3, 8001a78 <MPU9150_SelfTest+0x498>)
 8001804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001808:	f01f fef6 	bl	80215f8 <__aeabi_dmul>
 800180c:	4602      	mov	r2, r0
 800180e:	460b      	mov	r3, r1
 8001810:	4610      	mov	r0, r2
 8001812:	4619      	mov	r1, r3
 8001814:	f020 f9aa 	bl	8021b6c <__aeabi_d2f>
 8001818:	4603      	mov	r3, r0
 800181a:	623b      	str	r3, [r7, #32]
   factoryTrim[3] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[3] - 1.0) ));             // FT[Xg] factory trim calculation
 800181c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001820:	ee07 3a10 	vmov	s14, r3
 8001824:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001828:	ee17 0a90 	vmov	r0, s15
 800182c:	f01f fe90 	bl	8021550 <__aeabi_f2d>
 8001830:	4602      	mov	r2, r0
 8001832:	460b      	mov	r3, r1
 8001834:	4610      	mov	r0, r2
 8001836:	4619      	mov	r1, r3
 8001838:	f04f 0200 	mov.w	r2, #0
 800183c:	f04f 0300 	mov.w	r3, #0
 8001840:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001844:	f01f fd24 	bl	8021290 <__aeabi_dsub>
 8001848:	4602      	mov	r2, r0
 800184a:	460b      	mov	r3, r1
 800184c:	a18c      	add	r1, pc, #560	; (adr r1, 8001a80 <MPU9150_SelfTest+0x4a0>)
 800184e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001852:	f01d fe4d 	bl	801f4f0 <pow>
 8001856:	4602      	mov	r2, r0
 8001858:	460b      	mov	r3, r1
 800185a:	4610      	mov	r0, r2
 800185c:	4619      	mov	r1, r3
 800185e:	a38a      	add	r3, pc, #552	; (adr r3, 8001a88 <MPU9150_SelfTest+0x4a8>)
 8001860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001864:	f01f fec8 	bl	80215f8 <__aeabi_dmul>
 8001868:	4602      	mov	r2, r0
 800186a:	460b      	mov	r3, r1
 800186c:	4610      	mov	r0, r2
 800186e:	4619      	mov	r1, r3
 8001870:	f020 f97c 	bl	8021b6c <__aeabi_d2f>
 8001874:	4603      	mov	r3, r0
 8001876:	627b      	str	r3, [r7, #36]	; 0x24
   factoryTrim[4] =  (-25.0*131.0)*(pow( 1.046 , ((float)selfTest[4] - 1.0) ));             // FT[Yg] factory trim calculation
 8001878:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800187c:	ee07 3a10 	vmov	s14, r3
 8001880:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001884:	ee17 0a90 	vmov	r0, s15
 8001888:	f01f fe62 	bl	8021550 <__aeabi_f2d>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4610      	mov	r0, r2
 8001892:	4619      	mov	r1, r3
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	f04f 0300 	mov.w	r3, #0
 800189c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80018a0:	f01f fcf6 	bl	8021290 <__aeabi_dsub>
 80018a4:	4602      	mov	r2, r0
 80018a6:	460b      	mov	r3, r1
 80018a8:	a175      	add	r1, pc, #468	; (adr r1, 8001a80 <MPU9150_SelfTest+0x4a0>)
 80018aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018ae:	f01d fe1f 	bl	801f4f0 <pow>
 80018b2:	4602      	mov	r2, r0
 80018b4:	460b      	mov	r3, r1
 80018b6:	4610      	mov	r0, r2
 80018b8:	4619      	mov	r1, r3
 80018ba:	a375      	add	r3, pc, #468	; (adr r3, 8001a90 <MPU9150_SelfTest+0x4b0>)
 80018bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c0:	f01f fe9a 	bl	80215f8 <__aeabi_dmul>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	4610      	mov	r0, r2
 80018ca:	4619      	mov	r1, r3
 80018cc:	f020 f94e 	bl	8021b6c <__aeabi_d2f>
 80018d0:	4603      	mov	r3, r0
 80018d2:	62bb      	str	r3, [r7, #40]	; 0x28
   factoryTrim[5] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[5] - 1.0) ));             // FT[Zg] factory trim calculation
 80018d4:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80018d8:	ee07 3a10 	vmov	s14, r3
 80018dc:	eef8 7a47 	vcvt.f32.u32	s15, s14
 80018e0:	ee17 0a90 	vmov	r0, s15
 80018e4:	f01f fe34 	bl	8021550 <__aeabi_f2d>
 80018e8:	4602      	mov	r2, r0
 80018ea:	460b      	mov	r3, r1
 80018ec:	4610      	mov	r0, r2
 80018ee:	4619      	mov	r1, r3
 80018f0:	f04f 0200 	mov.w	r2, #0
 80018f4:	f04f 0300 	mov.w	r3, #0
 80018f8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80018fc:	f01f fcc8 	bl	8021290 <__aeabi_dsub>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	a15e      	add	r1, pc, #376	; (adr r1, 8001a80 <MPU9150_SelfTest+0x4a0>)
 8001906:	e9d1 0100 	ldrd	r0, r1, [r1]
 800190a:	f01d fdf1 	bl	801f4f0 <pow>
 800190e:	4602      	mov	r2, r0
 8001910:	460b      	mov	r3, r1
 8001912:	4610      	mov	r0, r2
 8001914:	4619      	mov	r1, r3
 8001916:	a35c      	add	r3, pc, #368	; (adr r3, 8001a88 <MPU9150_SelfTest+0x4a8>)
 8001918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191c:	f01f fe6c 	bl	80215f8 <__aeabi_dmul>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4610      	mov	r0, r2
 8001926:	4619      	mov	r1, r3
 8001928:	f020 f920 	bl	8021b6c <__aeabi_d2f>
 800192c:	4603      	mov	r3, r0
 800192e:	62fb      	str	r3, [r7, #44]	; 0x2c

   // Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Response
   // To get to percent, must multiply by 100 and subtract result from 100
   for (int i = 0; i < 6; i++)
 8001930:	f04f 0300 	mov.w	r3, #0
 8001934:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001936:	e056      	b.n	80019e6 <MPU9150_SelfTest+0x406>
	   result[i] = 100.0 + 100.0*((float)selfTest[i] - factoryTrim[i])/factoryTrim[i]; // Report percent differences
 8001938:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800193c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800193e:	18d3      	adds	r3, r2, r3
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	ee07 3a90 	vmov	s15, r3
 8001946:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800194a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800194c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001950:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001954:	18cb      	adds	r3, r1, r3
 8001956:	ed53 7a0a 	vldr	s15, [r3, #-40]	; 0xffffffd8
 800195a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800195e:	ee17 0a90 	vmov	r0, s15
 8001962:	f01f fdf5 	bl	8021550 <__aeabi_f2d>
 8001966:	4602      	mov	r2, r0
 8001968:	460b      	mov	r3, r1
 800196a:	4610      	mov	r0, r2
 800196c:	4619      	mov	r1, r3
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	f04f 0300 	mov.w	r3, #0
 8001976:	f2c4 0359 	movt	r3, #16473	; 0x4059
 800197a:	f01f fe3d 	bl	80215f8 <__aeabi_dmul>
 800197e:	4602      	mov	r2, r0
 8001980:	460b      	mov	r3, r1
 8001982:	4614      	mov	r4, r2
 8001984:	461d      	mov	r5, r3
 8001986:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001988:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800198c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001990:	18d3      	adds	r3, r2, r3
 8001992:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001996:	4618      	mov	r0, r3
 8001998:	f01f fdda 	bl	8021550 <__aeabi_f2d>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	4620      	mov	r0, r4
 80019a2:	4629      	mov	r1, r5
 80019a4:	f01f ff52 	bl	802184c <__aeabi_ddiv>
 80019a8:	4602      	mov	r2, r0
 80019aa:	460b      	mov	r3, r1
 80019ac:	4610      	mov	r0, r2
 80019ae:	4619      	mov	r1, r3
 80019b0:	f04f 0200 	mov.w	r2, #0
 80019b4:	f04f 0300 	mov.w	r3, #0
 80019b8:	f2c4 0359 	movt	r3, #16473	; 0x4059
 80019bc:	f01f fc6a 	bl	8021294 <__adddf3>
 80019c0:	4602      	mov	r2, r0
 80019c2:	460b      	mov	r3, r1
 80019c4:	4610      	mov	r0, r2
 80019c6:	4619      	mov	r1, r3
 80019c8:	f020 f8d0 	bl	8021b6c <__aeabi_d2f>
 80019cc:	4602      	mov	r2, r0
 80019ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80019d4:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80019d8:	18cb      	adds	r3, r1, r3
 80019da:	f843 2c40 	str.w	r2, [r3, #-64]
   factoryTrim[4] =  (-25.0*131.0)*(pow( 1.046 , ((float)selfTest[4] - 1.0) ));             // FT[Yg] factory trim calculation
   factoryTrim[5] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[5] - 1.0) ));             // FT[Zg] factory trim calculation

   // Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Response
   // To get to percent, must multiply by 100 and subtract result from 100
   for (int i = 0; i < 6; i++)
 80019de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019e0:	f103 0301 	add.w	r3, r3, #1
 80019e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019e8:	2b05      	cmp	r3, #5
 80019ea:	dda5      	ble.n	8001938 <MPU9150_SelfTest+0x358>
	   result[i] = 100.0 + 100.0*((float)selfTest[i] - factoryTrim[i])/factoryTrim[i]; // Report percent differences

   if(result[0] < 1.0f && result[1] < 1.0f && result[2] < 1.0f && result[3] < 1.0f && result[4] < 1.0f && result[5] < 1.0f)
 80019ec:	ed97 7a00 	vldr	s14, [r7]
 80019f0:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80019f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fc:	d52f      	bpl.n	8001a5e <MPU9150_SelfTest+0x47e>
 80019fe:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a02:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001a06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0e:	d526      	bpl.n	8001a5e <MPU9150_SelfTest+0x47e>
 8001a10:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a14:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001a18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a20:	d51d      	bpl.n	8001a5e <MPU9150_SelfTest+0x47e>
 8001a22:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a26:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001a2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a32:	d514      	bpl.n	8001a5e <MPU9150_SelfTest+0x47e>
 8001a34:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a38:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001a3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a44:	d50b      	bpl.n	8001a5e <MPU9150_SelfTest+0x47e>
 8001a46:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a4a:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001a4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a56:	d502      	bpl.n	8001a5e <MPU9150_SelfTest+0x47e>
	   return TRUE;
 8001a58:	f04f 0301 	mov.w	r3, #1
 8001a5c:	e001      	b.n	8001a62 <MPU9150_SelfTest+0x482>
   else
	   return FALSE;
 8001a5e:	f04f 0300 	mov.w	r3, #0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	f107 0740 	add.w	r7, r7, #64	; 0x40
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bdb0      	pop	{r4, r5, r7, pc}
 8001a6c:	f3af 8000 	nop.w
 8001a70:	a5a5a5a5 	.word	0xa5a5a5a5
 8001a74:	4005a5a5 	.word	0x4005a5a5
 8001a78:	5c28f5c3 	.word	0x5c28f5c3
 8001a7c:	4095c28f 	.word	0x4095c28f
 8001a80:	7ef9db23 	.word	0x7ef9db23
 8001a84:	3ff0bc6a 	.word	0x3ff0bc6a
 8001a88:	00000000 	.word	0x00000000
 8001a8c:	40a99600 	.word	0x40a99600
 8001a90:	00000000 	.word	0x00000000
 8001a94:	c0a99600 	.word	0xc0a99600

08001a98 <getGres>:

void getGres()
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
	switch (Gscale)
 8001a9c:	f240 6364 	movw	r3, #1636	; 0x664
 8001aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b03      	cmp	r3, #3
 8001aa8:	d832      	bhi.n	8001b10 <getGres+0x78>
 8001aaa:	a201      	add	r2, pc, #4	; (adr r2, 8001ab0 <getGres+0x18>)
 8001aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ab0:	08001ac1 	.word	0x08001ac1
 8001ab4:	08001ad5 	.word	0x08001ad5
 8001ab8:	08001ae9 	.word	0x08001ae9
 8001abc:	08001afd 	.word	0x08001afd
	{
		// Possible gyro scales (and their register bit settings) are:
		// 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    	case GFS_250DPS:
    		gRes = 250.0/32768.0;
 8001ac0:	f240 73e8 	movw	r3, #2024	; 0x7e8
 8001ac4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	f6c3 32fa 	movt	r2, #15354	; 0x3bfa
 8001ad0:	601a      	str	r2, [r3, #0]
    		break;
 8001ad2:	e01d      	b.n	8001b10 <getGres+0x78>
    	case GFS_500DPS:
    		gRes = 500.0/32768.0;
 8001ad4:	f240 73e8 	movw	r3, #2024	; 0x7e8
 8001ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001adc:	f04f 0200 	mov.w	r2, #0
 8001ae0:	f6c3 427a 	movt	r2, #15482	; 0x3c7a
 8001ae4:	601a      	str	r2, [r3, #0]
    		break;
 8001ae6:	e013      	b.n	8001b10 <getGres+0x78>
    	case GFS_1000DPS:
    		gRes = 1000.0/32768.0;
 8001ae8:	f240 73e8 	movw	r3, #2024	; 0x7e8
 8001aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001af0:	f04f 0200 	mov.w	r2, #0
 8001af4:	f6c3 42fa 	movt	r2, #15610	; 0x3cfa
 8001af8:	601a      	str	r2, [r3, #0]
    		break;
 8001afa:	e009      	b.n	8001b10 <getGres+0x78>
    	case GFS_2000DPS:
    		gRes = 2000.0/32768.0;
 8001afc:	f240 73e8 	movw	r3, #2024	; 0x7e8
 8001b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b04:	f04f 0200 	mov.w	r2, #0
 8001b08:	f6c3 527a 	movt	r2, #15738	; 0x3d7a
 8001b0c:	601a      	str	r2, [r3, #0]
    		break;
 8001b0e:	bf00      	nop
	}
}
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop

08001b18 <getAres>:

void getAres()
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
	switch (Ascale)
 8001b1c:	f240 6365 	movw	r3, #1637	; 0x665
 8001b20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	2b03      	cmp	r3, #3
 8001b28:	d82a      	bhi.n	8001b80 <getAres+0x68>
 8001b2a:	a201      	add	r2, pc, #4	; (adr r2, 8001b30 <getAres+0x18>)
 8001b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b30:	08001b41 	.word	0x08001b41
 8001b34:	08001b51 	.word	0x08001b51
 8001b38:	08001b61 	.word	0x08001b61
 8001b3c:	08001b71 	.word	0x08001b71
	{
		// Possible accelerometer scales (and their register bit settings) are:
		// 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    	case AFS_2G:
    		aRes = 2.0/32768.0;
 8001b40:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b48:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8001b4c:	601a      	str	r2, [r3, #0]
    		break;
 8001b4e:	e017      	b.n	8001b80 <getAres+0x68>
    	case AFS_4G:
    		aRes = 4.0/32768.0;
 8001b50:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b58:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001b5c:	601a      	str	r2, [r3, #0]
    		break;
 8001b5e:	e00f      	b.n	8001b80 <getAres+0x68>
    	case AFS_8G:
    		aRes = 8.0/32768.0;
 8001b60:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b68:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8001b6c:	601a      	str	r2, [r3, #0]
    		break;
 8001b6e:	e007      	b.n	8001b80 <getAres+0x68>
    	case AFS_16G:
    		aRes = 16.0/32768.0;
 8001b70:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b78:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8001b7c:	601a      	str	r2, [r3, #0]
    		break;
 8001b7e:	bf00      	nop
	}
}
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bc80      	pop	{r7}
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop

08001b88 <GetSensorCount>:

uint16_t GetSensorCount()
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
	return counterSensor;
 8001b8c:	f240 63b4 	movw	r3, #1716	; 0x6b4
 8001b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b94:	881b      	ldrh	r3, [r3, #0]
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bc80      	pop	{r7}
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop

08001ba0 <GetAngles>:

void GetAngles(float* angles)
{
 8001ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
	angles[2]=kalAngleX;
#elif ATTITUDEALGORITHM == 2
	/*if (YAW_OFFSET == 0.0)
		YAW_OFFSET = atan2(2.0f * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3] * q[3]) * RAD_TO_DEG;
	angles[0]=atan2(2.0f * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3] * q[3]) * RAD_TO_DEG - YAW_OFFSET;*/
	angles[0]=gyro[2]*RAD_TO_DEG;
 8001ba8:	f240 6374 	movw	r3, #1652	; 0x674
 8001bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bb0:	ed93 7a02 	vldr	s14, [r3, #8]
 8001bb4:	eddf 7a68 	vldr	s15, [pc, #416]	; 8001d58 <GetAngles+0x1b8>
 8001bb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	edc3 7a00 	vstr	s15, [r3]
	angles[1]=-asin(2.0f * (q[1] * q[3] - q[0] * q[2])) * RAD_TO_DEG;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	f103 0604 	add.w	r6, r3, #4
 8001bc8:	f240 0300 	movw	r3, #0
 8001bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bd0:	ed93 7a01 	vldr	s14, [r3, #4]
 8001bd4:	f240 0300 	movw	r3, #0
 8001bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bdc:	edd3 7a03 	vldr	s15, [r3, #12]
 8001be0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001be4:	f240 0300 	movw	r3, #0
 8001be8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bec:	edd3 6a00 	vldr	s13, [r3]
 8001bf0:	f240 0300 	movw	r3, #0
 8001bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bf8:	edd3 7a02 	vldr	s15, [r3, #8]
 8001bfc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c04:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c08:	ee17 0a90 	vmov	r0, s15
 8001c0c:	f01f fca0 	bl	8021550 <__aeabi_f2d>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	4610      	mov	r0, r2
 8001c16:	4619      	mov	r1, r3
 8001c18:	f01d fc16 	bl	801f448 <asin>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	460b      	mov	r3, r1
 8001c20:	4614      	mov	r4, r2
 8001c22:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001c26:	4620      	mov	r0, r4
 8001c28:	4629      	mov	r1, r5
 8001c2a:	a349      	add	r3, pc, #292	; (adr r3, 8001d50 <GetAngles+0x1b0>)
 8001c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c30:	f01f fce2 	bl	80215f8 <__aeabi_dmul>
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	4610      	mov	r0, r2
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	f01f ff96 	bl	8021b6c <__aeabi_d2f>
 8001c40:	4603      	mov	r3, r0
 8001c42:	6033      	str	r3, [r6, #0]
	angles[2]=atan2(2.0f * (q[0] * q[1] + q[2] * q[3]), q[0] * q[0] - q[1] * q[1] - q[2] * q[2] + q[3] * q[3]) * RAD_TO_DEG;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f103 0608 	add.w	r6, r3, #8
 8001c4a:	f240 0300 	movw	r3, #0
 8001c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c52:	ed93 7a00 	vldr	s14, [r3]
 8001c56:	f240 0300 	movw	r3, #0
 8001c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c5e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c66:	f240 0300 	movw	r3, #0
 8001c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c6e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001c72:	f240 0300 	movw	r3, #0
 8001c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c7a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c86:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c8a:	ee17 0a90 	vmov	r0, s15
 8001c8e:	f01f fc5f 	bl	8021550 <__aeabi_f2d>
 8001c92:	4604      	mov	r4, r0
 8001c94:	460d      	mov	r5, r1
 8001c96:	f240 0300 	movw	r3, #0
 8001c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c9e:	ed93 7a00 	vldr	s14, [r3]
 8001ca2:	f240 0300 	movw	r3, #0
 8001ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001caa:	edd3 7a00 	vldr	s15, [r3]
 8001cae:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cb2:	f240 0300 	movw	r3, #0
 8001cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cba:	edd3 6a01 	vldr	s13, [r3, #4]
 8001cbe:	f240 0300 	movw	r3, #0
 8001cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cc6:	edd3 7a01 	vldr	s15, [r3, #4]
 8001cca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cce:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cd2:	f240 0300 	movw	r3, #0
 8001cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cda:	edd3 6a02 	vldr	s13, [r3, #8]
 8001cde:	f240 0300 	movw	r3, #0
 8001ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ce6:	edd3 7a02 	vldr	s15, [r3, #8]
 8001cea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cee:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cf2:	f240 0300 	movw	r3, #0
 8001cf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cfa:	edd3 6a03 	vldr	s13, [r3, #12]
 8001cfe:	f240 0300 	movw	r3, #0
 8001d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d06:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d12:	ee17 0a90 	vmov	r0, s15
 8001d16:	f01f fc1b 	bl	8021550 <__aeabi_f2d>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	4620      	mov	r0, r4
 8001d20:	4629      	mov	r1, r5
 8001d22:	f01d fbe3 	bl	801f4ec <atan2>
 8001d26:	4602      	mov	r2, r0
 8001d28:	460b      	mov	r3, r1
 8001d2a:	4610      	mov	r0, r2
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	a308      	add	r3, pc, #32	; (adr r3, 8001d50 <GetAngles+0x1b0>)
 8001d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d34:	f01f fc60 	bl	80215f8 <__aeabi_dmul>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	4610      	mov	r0, r2
 8001d3e:	4619      	mov	r1, r3
 8001d40:	f01f ff14 	bl	8021b6c <__aeabi_d2f>
 8001d44:	4603      	mov	r3, r0
 8001d46:	6033      	str	r3, [r6, #0]
#endif
}
 8001d48:	f107 070c 	add.w	r7, r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d50:	20000000 	.word	0x20000000
 8001d54:	404ca5dc 	.word	0x404ca5dc
 8001d58:	42652ee1 	.word	0x42652ee1
 8001d5c:	f3af 8000 	nop.w

08001d60 <GetMagData>:

void GetMagData(float* pt)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
	pt[0] = mag[0];
 8001d68:	f240 6380 	movw	r3, #1664	; 0x680
 8001d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	601a      	str	r2, [r3, #0]
	pt[1] = mag[1];
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f103 0204 	add.w	r2, r3, #4
 8001d7c:	f240 6380 	movw	r3, #1664	; 0x680
 8001d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	6013      	str	r3, [r2, #0]
	pt[2] = mag[2];
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	f103 0208 	add.w	r2, r3, #8
 8001d8e:	f240 6380 	movw	r3, #1664	; 0x680
 8001d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	6013      	str	r3, [r2, #0]
}
 8001d9a:	f107 070c 	add.w	r7, r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr

08001da4 <GetGyroData>:

void GetGyroData(float* pt)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
	pt[0] = gyro[0]*RAD_TO_DEG;
 8001dac:	f240 6374 	movw	r3, #1652	; 0x674
 8001db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001db4:	ed93 7a00 	vldr	s14, [r3]
 8001db8:	eddf 7a14 	vldr	s15, [pc, #80]	; 8001e0c <GetGyroData+0x68>
 8001dbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	edc3 7a00 	vstr	s15, [r3]
	pt[1] = gyro[1]*RAD_TO_DEG;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f103 0204 	add.w	r2, r3, #4
 8001dcc:	f240 6374 	movw	r3, #1652	; 0x674
 8001dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dd4:	ed93 7a01 	vldr	s14, [r3, #4]
 8001dd8:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8001e0c <GetGyroData+0x68>
 8001ddc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001de0:	edc2 7a00 	vstr	s15, [r2]
	pt[2] = gyro[2]*RAD_TO_DEG;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f103 0208 	add.w	r2, r3, #8
 8001dea:	f240 6374 	movw	r3, #1652	; 0x674
 8001dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001df2:	ed93 7a02 	vldr	s14, [r3, #8]
 8001df6:	eddf 7a05 	vldr	s15, [pc, #20]	; 8001e0c <GetGyroData+0x68>
 8001dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dfe:	edc2 7a00 	vstr	s15, [r2]
}
 8001e02:	f107 070c 	add.w	r7, r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr
 8001e0c:	42652ee1 	.word	0x42652ee1

08001e10 <GetAccData>:

void GetAccData(float* pt)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
	pt[0] = acc[0];
 8001e18:	f240 6368 	movw	r3, #1640	; 0x668
 8001e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	601a      	str	r2, [r3, #0]
	pt[1] = acc[1];
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f103 0204 	add.w	r2, r3, #4
 8001e2c:	f240 6368 	movw	r3, #1640	; 0x668
 8001e30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	6013      	str	r3, [r2, #0]
	pt[2] = acc[2];
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f103 0208 	add.w	r2, r3, #8
 8001e3e:	f240 6368 	movw	r3, #1640	; 0x668
 8001e42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	6013      	str	r3, [r2, #0]
}
 8001e4a:	f107 070c 	add.w	r7, r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bc80      	pop	{r7}
 8001e52:	4770      	bx	lr

08001e54 <ERU1_0_IRQHandler>:

void ERU_Event_Handler(void)
{
 8001e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e56:	b093      	sub	sp, #76	; 0x4c
 8001e58:	af08      	add	r7, sp, #32
	uint8_t data[19];
	uint8_t mpuIntStatus;
	uint8_t magDRDY;

	//Reads Status Flag
	status = RD_REG(ERU001_Handle0.ERURegs->EXICON[ERU001_Handle0.InputChannel],ERU_EXICON_FL_Msk , ERU_EXICON_FL_Pos);
 8001e5a:	f248 1324 	movw	r3, #33060	; 0x8124
 8001e5e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	f248 1324 	movw	r3, #33060	; 0x8124
 8001e68:	f6c0 0302 	movt	r3, #2050	; 0x802
 8001e6c:	791b      	ldrb	r3, [r3, #4]
 8001e6e:	f103 0304 	add.w	r3, r3, #4
 8001e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e7a:	ea4f 13d3 	mov.w	r3, r3, lsr #7
 8001e7e:	627b      	str	r3, [r7, #36]	; 0x24

	if (status)
 8001e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	f000 8243 	beq.w	800230e <ERU1_0_IRQHandler+0x4ba>
	{
		mpuIntStatus = I2Cdev_readByte(MPU9150_ADDRESS, INT_STATUS);
 8001e88:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001e8c:	f04f 013a 	mov.w	r1, #58	; 0x3a
 8001e90:	f7fe fc6c 	bl	800076c <I2Cdev_readByte>
 8001e94:	4603      	mov	r3, r0
 8001e96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		//FIFO-Count
		I2Cdev_readBytes(MPU9150_ADDRESS, FIFO_COUNTH, 2, data);
 8001e9a:	463b      	mov	r3, r7
 8001e9c:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001ea0:	f04f 0172 	mov.w	r1, #114	; 0x72
 8001ea4:	f04f 0202 	mov.w	r2, #2
 8001ea8:	f7fe fb06 	bl	80004b8 <I2Cdev_readBytes>
		uint16_t fifoCount = (((uint16_t)data[0]) << 8) | data[1];
 8001eac:	783b      	ldrb	r3, [r7, #0]
 8001eae:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	787b      	ldrb	r3, [r7, #1]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	843b      	strh	r3, [r7, #32]

		if ((mpuIntStatus & 0x10) || fifoCount == 1024)
 8001ebc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001ec0:	f003 0310 	and.w	r3, r3, #16
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d103      	bne.n	8001ed0 <ERU1_0_IRQHandler+0x7c>
 8001ec8:	8c3b      	ldrh	r3, [r7, #32]
 8001eca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ece:	d108      	bne.n	8001ee2 <ERU1_0_IRQHandler+0x8e>
		{
			//Reset FIFO
			I2Cdev_writeByte(MPU9150_ADDRESS, USER_CTRL, 0x64);
 8001ed0:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001ed4:	f04f 016a 	mov.w	r1, #106	; 0x6a
 8001ed8:	f04f 0264 	mov.w	r2, #100	; 0x64
 8001edc:	f7fe fad2 	bl	8000484 <I2Cdev_writeByte>
 8001ee0:	e20d      	b.n	80022fe <ERU1_0_IRQHandler+0x4aa>
		}
		else if (mpuIntStatus & 0x01)
 8001ee2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	f000 8207 	beq.w	80022fe <ERU1_0_IRQHandler+0x4aa>
		{
			//Read from FIFO
			if (I2Cdev_readBytes(MPU9150_ADDRESS, FIFO_R_W, 19, data))
 8001ef0:	463b      	mov	r3, r7
 8001ef2:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001ef6:	f04f 0174 	mov.w	r1, #116	; 0x74
 8001efa:	f04f 0213 	mov.w	r2, #19
 8001efe:	f7fe fadb 	bl	80004b8 <I2Cdev_readBytes>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	f000 81fa 	beq.w	80022fe <ERU1_0_IRQHandler+0x4aa>
			{
				// Read the x/y/z adc values
				accRaw[0]=((int16_t)data[0] << 8) | data[1];
 8001f0a:	783b      	ldrb	r3, [r7, #0]
 8001f0c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	787b      	ldrb	r3, [r7, #1]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	b29a      	uxth	r2, r3
 8001f18:	f240 73dc 	movw	r3, #2012	; 0x7dc
 8001f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f20:	801a      	strh	r2, [r3, #0]
				accRaw[1]=((int16_t)data[2] << 8) | data[3];
 8001f22:	78bb      	ldrb	r3, [r7, #2]
 8001f24:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	78fb      	ldrb	r3, [r7, #3]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	f240 73dc 	movw	r3, #2012	; 0x7dc
 8001f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f38:	805a      	strh	r2, [r3, #2]
				accRaw[2]=((int16_t)data[4] << 8) | data[5];
 8001f3a:	793b      	ldrb	r3, [r7, #4]
 8001f3c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001f40:	b29a      	uxth	r2, r3
 8001f42:	797b      	ldrb	r3, [r7, #5]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	b29a      	uxth	r2, r3
 8001f48:	f240 73dc 	movw	r3, #2012	; 0x7dc
 8001f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f50:	809a      	strh	r2, [r3, #4]

				getAres();
 8001f52:	f7ff fde1 	bl	8001b18 <getAres>

				// Now we'll calculate the accleration value into actual g's
				acc[0] = (float)accRaw[0]*aRes;  // get actual g value, this depends on scale being set
 8001f56:	f240 73dc 	movw	r3, #2012	; 0x7dc
 8001f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	b21b      	sxth	r3, r3
 8001f62:	ee07 3a90 	vmov	s15, r3
 8001f66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f6a:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f72:	edd3 7a00 	vldr	s15, [r3]
 8001f76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f7a:	f240 6368 	movw	r3, #1640	; 0x668
 8001f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f82:	edc3 7a00 	vstr	s15, [r3]
				acc[1] = (float)accRaw[1]*aRes;
 8001f86:	f240 73dc 	movw	r3, #2012	; 0x7dc
 8001f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f8e:	885b      	ldrh	r3, [r3, #2]
 8001f90:	b21b      	sxth	r3, r3
 8001f92:	ee07 3a90 	vmov	s15, r3
 8001f96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f9a:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fa2:	edd3 7a00 	vldr	s15, [r3]
 8001fa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001faa:	f240 6368 	movw	r3, #1640	; 0x668
 8001fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fb2:	edc3 7a01 	vstr	s15, [r3, #4]
				acc[2] = (float)accRaw[2]*aRes;
 8001fb6:	f240 73dc 	movw	r3, #2012	; 0x7dc
 8001fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fbe:	889b      	ldrh	r3, [r3, #4]
 8001fc0:	b21b      	sxth	r3, r3
 8001fc2:	ee07 3a90 	vmov	s15, r3
 8001fc6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fca:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001fce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fd2:	edd3 7a00 	vldr	s15, [r3]
 8001fd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fda:	f240 6368 	movw	r3, #1640	; 0x668
 8001fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fe2:	edc3 7a02 	vstr	s15, [r3, #8]
				transformation(acc);
 8001fe6:	f240 6068 	movw	r0, #1640	; 0x668
 8001fea:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001fee:	f7fe fc39 	bl	8000864 <transformation>

				// Read the x/y/z adc values
				gyroRaw[0]=((int16_t)data[6] << 8) | data[7];
 8001ff2:	79bb      	ldrb	r3, [r7, #6]
 8001ff4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001ff8:	b29a      	uxth	r2, r3
 8001ffa:	79fb      	ldrb	r3, [r7, #7]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	f240 73d4 	movw	r3, #2004	; 0x7d4
 8002004:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002008:	801a      	strh	r2, [r3, #0]
				gyroRaw[1]=((int16_t)data[8] << 8) | data[9];
 800200a:	7a3b      	ldrb	r3, [r7, #8]
 800200c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002010:	b29a      	uxth	r2, r3
 8002012:	7a7b      	ldrb	r3, [r7, #9]
 8002014:	4313      	orrs	r3, r2
 8002016:	b29a      	uxth	r2, r3
 8002018:	f240 73d4 	movw	r3, #2004	; 0x7d4
 800201c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002020:	805a      	strh	r2, [r3, #2]
				gyroRaw[2]=((int16_t)data[10] << 8) | data[11];
 8002022:	7abb      	ldrb	r3, [r7, #10]
 8002024:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002028:	b29a      	uxth	r2, r3
 800202a:	7afb      	ldrb	r3, [r7, #11]
 800202c:	4313      	orrs	r3, r2
 800202e:	b29a      	uxth	r2, r3
 8002030:	f240 73d4 	movw	r3, #2004	; 0x7d4
 8002034:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002038:	809a      	strh	r2, [r3, #4]
				getGres();
 800203a:	f7ff fd2d 	bl	8001a98 <getGres>

				// Calculate the gyro value into actual degrees per rad
				gyro[0] = (float)gyroRaw[0]*gRes * DEG_TO_RAD;  // get actual gyro value, this depends on scale being set
 800203e:	f240 73d4 	movw	r3, #2004	; 0x7d4
 8002042:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002046:	881b      	ldrh	r3, [r3, #0]
 8002048:	b21b      	sxth	r3, r3
 800204a:	ee07 3a90 	vmov	s15, r3
 800204e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002052:	f240 73e8 	movw	r3, #2024	; 0x7e8
 8002056:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800205a:	edd3 7a00 	vldr	s15, [r3]
 800205e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002062:	eddf 7aad 	vldr	s15, [pc, #692]	; 8002318 <ERU1_0_IRQHandler+0x4c4>
 8002066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800206a:	f240 6374 	movw	r3, #1652	; 0x674
 800206e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002072:	edc3 7a00 	vstr	s15, [r3]
				gyro[1] = (float)gyroRaw[1]*gRes * DEG_TO_RAD;
 8002076:	f240 73d4 	movw	r3, #2004	; 0x7d4
 800207a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800207e:	885b      	ldrh	r3, [r3, #2]
 8002080:	b21b      	sxth	r3, r3
 8002082:	ee07 3a90 	vmov	s15, r3
 8002086:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800208a:	f240 73e8 	movw	r3, #2024	; 0x7e8
 800208e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002092:	edd3 7a00 	vldr	s15, [r3]
 8002096:	ee27 7a27 	vmul.f32	s14, s14, s15
 800209a:	eddf 7a9f 	vldr	s15, [pc, #636]	; 8002318 <ERU1_0_IRQHandler+0x4c4>
 800209e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020a2:	f240 6374 	movw	r3, #1652	; 0x674
 80020a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020aa:	edc3 7a01 	vstr	s15, [r3, #4]
				gyro[2] = (float)gyroRaw[2]*gRes * DEG_TO_RAD;
 80020ae:	f240 73d4 	movw	r3, #2004	; 0x7d4
 80020b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020b6:	889b      	ldrh	r3, [r3, #4]
 80020b8:	b21b      	sxth	r3, r3
 80020ba:	ee07 3a90 	vmov	s15, r3
 80020be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020c2:	f240 73e8 	movw	r3, #2024	; 0x7e8
 80020c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020ca:	edd3 7a00 	vldr	s15, [r3]
 80020ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020d2:	eddf 7a91 	vldr	s15, [pc, #580]	; 8002318 <ERU1_0_IRQHandler+0x4c4>
 80020d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020da:	f240 6374 	movw	r3, #1652	; 0x674
 80020de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020e2:	edc3 7a02 	vstr	s15, [r3, #8]
				transformation(gyro);
 80020e6:	f240 6074 	movw	r0, #1652	; 0x674
 80020ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80020ee:	f7fe fbb9 	bl	8000864 <transformation>

				//Magnetometer
				magDRDY = data[12];
 80020f2:	7b3b      	ldrb	r3, [r7, #12]
 80020f4:	77fb      	strb	r3, [r7, #31]
				if (magDRDY & 0x01)
 80020f6:	7ffb      	ldrb	r3, [r7, #31]
 80020f8:	f003 0301 	and.w	r3, r3, #1
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	f000 8094 	beq.w	800222a <ERU1_0_IRQHandler+0x3d6>
				{
					// Read the x/y/z adc values
					magRaw[0]=(((int16_t)data[13] << 8) | data[14]);
 8002102:	7b7b      	ldrb	r3, [r7, #13]
 8002104:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002108:	b29a      	uxth	r2, r3
 800210a:	7bbb      	ldrb	r3, [r7, #14]
 800210c:	4313      	orrs	r3, r2
 800210e:	b29a      	uxth	r2, r3
 8002110:	f240 73cc 	movw	r3, #1996	; 0x7cc
 8002114:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002118:	801a      	strh	r2, [r3, #0]
					magRaw[1]=(((int16_t)data[15] << 8) | data[16]);
 800211a:	7bfb      	ldrb	r3, [r7, #15]
 800211c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002120:	b29a      	uxth	r2, r3
 8002122:	7c3b      	ldrb	r3, [r7, #16]
 8002124:	4313      	orrs	r3, r2
 8002126:	b29a      	uxth	r2, r3
 8002128:	f240 73cc 	movw	r3, #1996	; 0x7cc
 800212c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002130:	805a      	strh	r2, [r3, #2]
					magRaw[2]=(((int16_t)data[17] << 8) | data[18]);
 8002132:	7c7b      	ldrb	r3, [r7, #17]
 8002134:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002138:	b29a      	uxth	r2, r3
 800213a:	7cbb      	ldrb	r3, [r7, #18]
 800213c:	4313      	orrs	r3, r2
 800213e:	b29a      	uxth	r2, r3
 8002140:	f240 73cc 	movw	r3, #1996	; 0x7cc
 8002144:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002148:	809a      	strh	r2, [r3, #4]

					mRes = 10.*1229./4096.; // Conversion from 1229 microTesla full scale (4096) to 12.29 Gauss full scale
 800214a:	f240 73ec 	movw	r3, #2028	; 0x7ec
 800214e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002152:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002156:	f2c4 0240 	movt	r2, #16448	; 0x4040
 800215a:	601a      	str	r2, [r3, #0]

					// Calculate the magnetometer values in milliGauss
					// Include factory calibration per data sheet and user environmental corrections
					mag[0] = (float)magRaw[0]*mRes*magCalibration[0];
 800215c:	f240 73cc 	movw	r3, #1996	; 0x7cc
 8002160:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002164:	881b      	ldrh	r3, [r3, #0]
 8002166:	b21b      	sxth	r3, r3
 8002168:	ee07 3a90 	vmov	s15, r3
 800216c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002170:	f240 73ec 	movw	r3, #2028	; 0x7ec
 8002174:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002178:	edd3 7a00 	vldr	s15, [r3]
 800217c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002180:	f240 638c 	movw	r3, #1676	; 0x68c
 8002184:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002188:	edd3 7a00 	vldr	s15, [r3]
 800218c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002190:	f240 6380 	movw	r3, #1664	; 0x680
 8002194:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002198:	edc3 7a00 	vstr	s15, [r3]
					mag[1] = (float)magRaw[1]*mRes*magCalibration[1];
 800219c:	f240 73cc 	movw	r3, #1996	; 0x7cc
 80021a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021a4:	885b      	ldrh	r3, [r3, #2]
 80021a6:	b21b      	sxth	r3, r3
 80021a8:	ee07 3a90 	vmov	s15, r3
 80021ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021b0:	f240 73ec 	movw	r3, #2028	; 0x7ec
 80021b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021b8:	edd3 7a00 	vldr	s15, [r3]
 80021bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021c0:	f240 638c 	movw	r3, #1676	; 0x68c
 80021c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021c8:	edd3 7a01 	vldr	s15, [r3, #4]
 80021cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021d0:	f240 6380 	movw	r3, #1664	; 0x680
 80021d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021d8:	edc3 7a01 	vstr	s15, [r3, #4]
					mag[2] = (float)magRaw[2]*mRes*magCalibration[2];
 80021dc:	f240 73cc 	movw	r3, #1996	; 0x7cc
 80021e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021e4:	889b      	ldrh	r3, [r3, #4]
 80021e6:	b21b      	sxth	r3, r3
 80021e8:	ee07 3a90 	vmov	s15, r3
 80021ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021f0:	f240 73ec 	movw	r3, #2028	; 0x7ec
 80021f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021f8:	edd3 7a00 	vldr	s15, [r3]
 80021fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002200:	f240 638c 	movw	r3, #1676	; 0x68c
 8002204:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002208:	edd3 7a02 	vldr	s15, [r3, #8]
 800220c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002210:	f240 6380 	movw	r3, #1664	; 0x680
 8002214:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002218:	edc3 7a02 	vstr	s15, [r3, #8]
					transformation_mag(mag);
 800221c:	f240 6080 	movw	r0, #1664	; 0x680
 8002220:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002224:	f7fe fbb2 	bl	800098c <transformation_mag>
 8002228:	e002      	b.n	8002230 <ERU1_0_IRQHandler+0x3dc>
				}
				else
					magDRDY = 0x00;
 800222a:	f04f 0300 	mov.w	r3, #0
 800222e:	77fb      	strb	r3, [r7, #31]

				uint32_t Now = millis();
 8002230:	f7fe fb0c 	bl	800084c <millis>
 8002234:	61b8      	str	r0, [r7, #24]
				float dt = ((Now - lastUpdate)/1000.0f); // set integration time by time elapsed since last filter update
 8002236:	f240 63b0 	movw	r3, #1712	; 0x6b0
 800223a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	ee07 3a90 	vmov	s15, r3
 8002248:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800224c:	eddf 7a33 	vldr	s15, [pc, #204]	; 800231c <ERU1_0_IRQHandler+0x4c8>
 8002250:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8002254:	edc7 7a05 	vstr	s15, [r7, #20]
				lastUpdate = Now;
 8002258:	f240 63b0 	movw	r3, #1712	; 0x6b0
 800225c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	601a      	str	r2, [r3, #0]
				// We have to make some allowance for this orientation mismatch in feeding the output to the quaternion filter.
				// For the MPU-9150, we have chosen a magnetic rotation that keeps the sensor forward along the x-axis just like
				// in the LSM9DS0 sensor. This rotation can be modified to allow any convenient orientation convention.
				// This is ok by aircraft orientation standards!
				// Pass gyro rate as rad/s
				MadgwickQuaternionUpdate(q, dt, acc[0], acc[1], acc[2], gyro[0], gyro[1], gyro[2], mag[0], mag[1], mag[2]);
 8002264:	f240 6368 	movw	r3, #1640	; 0x668
 8002268:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	f240 6368 	movw	r3, #1640	; 0x668
 8002272:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002276:	685c      	ldr	r4, [r3, #4]
 8002278:	f240 6368 	movw	r3, #1640	; 0x668
 800227c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002280:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8002284:	f240 6374 	movw	r3, #1652	; 0x674
 8002288:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800228c:	f8d3 e000 	ldr.w	lr, [r3]
 8002290:	f240 6374 	movw	r3, #1652	; 0x674
 8002294:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002298:	685e      	ldr	r6, [r3, #4]
 800229a:	f240 6374 	movw	r3, #1652	; 0x674
 800229e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022a2:	689d      	ldr	r5, [r3, #8]
 80022a4:	f240 6380 	movw	r3, #1664	; 0x680
 80022a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022ac:	6818      	ldr	r0, [r3, #0]
 80022ae:	f240 6380 	movw	r3, #1664	; 0x680
 80022b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022b6:	6859      	ldr	r1, [r3, #4]
 80022b8:	f240 6380 	movw	r3, #1664	; 0x680
 80022bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	f8cd c000 	str.w	ip, [sp]
 80022c6:	f8cd e004 	str.w	lr, [sp, #4]
 80022ca:	9602      	str	r6, [sp, #8]
 80022cc:	9503      	str	r5, [sp, #12]
 80022ce:	9004      	str	r0, [sp, #16]
 80022d0:	9105      	str	r1, [sp, #20]
 80022d2:	9306      	str	r3, [sp, #24]
 80022d4:	f240 0000 	movw	r0, #0
 80022d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80022dc:	6979      	ldr	r1, [r7, #20]
 80022de:	4623      	mov	r3, r4
 80022e0:	f000 f81e 	bl	8002320 <MadgwickQuaternionUpdate>
				//MahonyQuaternionUpdate(q, eInt, dt, acc[0], acc[1], acc[2], gyro[0], gyro[1], gyro[2], mag[0], mag[1], mag[2]);

#endif
				counterSensor++;
 80022e4:	f240 63b4 	movw	r3, #1716	; 0x6b4
 80022e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022ec:	881b      	ldrh	r3, [r3, #0]
 80022ee:	f103 0301 	add.w	r3, r3, #1
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	f240 63b4 	movw	r3, #1716	; 0x6b4
 80022f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022fc:	801a      	strh	r2, [r3, #0]
			}
		}
		ERU001_ClearFlag(ERU001_Handle0);	// Clears the Status Flag
 80022fe:	f248 1324 	movw	r3, #33060	; 0x8124
 8002302:	f6c0 0302 	movt	r3, #2050	; 0x802
 8002306:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800230a:	f01c f9f7 	bl	801e6fc <ERU001_ClearFlag>
	}
}
 800230e:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 8002312:	46bd      	mov	sp, r7
 8002314:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002316:	bf00      	nop
 8002318:	3c8efa35 	.word	0x3c8efa35
 800231c:	447a0000 	.word	0x447a0000

08002320 <MadgwickQuaternionUpdate>:
// which fuses acceleration, rotation rate, and magnetic moments to produce a quaternion-based estimate of absolute
// device orientation -- which can be converted to yaw, pitch, and roll. Useful for stabilizing quadcopters, etc.
// The performance of the orientation filter is at least as good as conventional Kalman-based filtering algorithms
// but is much less computationally intensive---it can be performed on a 3.3 V Pro Mini operating at 8 MHz!
void MadgwickQuaternionUpdate(float* q, float deltat, float ax, float ay, float az, float gx, float gy, float gz, float mx, float my, float mz)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b0ac      	sub	sp, #176	; 0xb0
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
 800232c:	603b      	str	r3, [r7, #0]
	float q1 = q[0], q2 = q[1], q3 = q[2], q4 = q[3];   // short name local variable for readability
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	float norm;
	float hx, hy, _2bx, _2bz;
	float s1, s2, s3, s4;
	float qDot1, qDot2, qDot3, qDot4;

	float beta = sqrt(3.0f / 4.0f) * GYROMEASERROR;
 800234e:	f24c 730e 	movw	r3, #50958	; 0xc70e
 8002352:	f6c3 731a 	movt	r3, #16154	; 0x3f1a
 8002356:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	float _2q1my;
	float _2q1mz;
	float _2q2mx;
	float _4bx;
	float _4bz;
	float _2q1 = 2.0f * q1;
 800235a:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800235e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002362:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
	float _2q2 = 2.0f * q2;
 8002366:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800236a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800236e:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
	float _2q3 = 2.0f * q3;
 8002372:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002376:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800237a:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
	float _2q4 = 2.0f * q4;
 800237e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002382:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002386:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
	float _2q1q3 = 2.0f * q1 * q3;
 800238a:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800238e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002392:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002396:	ee67 7a27 	vmul.f32	s15, s14, s15
 800239a:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	float _2q3q4 = 2.0f * q3 * q4;
 800239e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80023a2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80023a6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80023aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ae:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	float q1q1 = q1 * q1;
 80023b2:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80023b6:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80023ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023be:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
	float q1q2 = q1 * q2;
 80023c2:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80023c6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80023ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ce:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
	float q1q3 = q1 * q3;
 80023d2:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80023d6:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80023da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023de:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	float q1q4 = q1 * q4;
 80023e2:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80023e6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80023ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ee:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	float q2q2 = q2 * q2;
 80023f2:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 80023f6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80023fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023fe:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	float q2q3 = q2 * q3;
 8002402:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8002406:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800240a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800240e:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	float q2q4 = q2 * q4;
 8002412:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8002416:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800241a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800241e:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	float q3q3 = q3 * q3;
 8002422:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8002426:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800242a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800242e:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	float q3q4 = q3 * q4;
 8002432:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8002436:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800243a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800243e:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	float q4q4 = q4 * q4;
 8002442:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 8002446:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800244a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800244e:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
 8002452:	ed97 7a01 	vldr	s14, [r7, #4]
 8002456:	edd7 7a01 	vldr	s15, [r7, #4]
 800245a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800245e:	edd7 6a00 	vldr	s13, [r7]
 8002462:	edd7 7a00 	vldr	s15, [r7]
 8002466:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800246a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800246e:	edd7 6a2e 	vldr	s13, [r7, #184]	; 0xb8
 8002472:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002476:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800247a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800247e:	ee17 0a90 	vmov	r0, s15
 8002482:	f01f f865 	bl	8021550 <__aeabi_f2d>
 8002486:	4602      	mov	r2, r0
 8002488:	460b      	mov	r3, r1
 800248a:	4610      	mov	r0, r2
 800248c:	4619      	mov	r1, r3
 800248e:	f01d f9b7 	bl	801f800 <sqrt>
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	4610      	mov	r0, r2
 8002498:	4619      	mov	r1, r3
 800249a:	f01f fb67 	bl	8021b6c <__aeabi_d2f>
 800249e:	4603      	mov	r3, r0
 80024a0:	65bb      	str	r3, [r7, #88]	; 0x58
	if (norm == 0.0f) return; // handle NaN
 80024a2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80024a6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ae:	f000 85f7 	beq.w	80030a0 <MadgwickQuaternionUpdate+0xd80>
	norm = 1.0f/norm;
 80024b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 80024b6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80024ba:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80024be:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	ax *= norm;
 80024c2:	ed97 7a01 	vldr	s14, [r7, #4]
 80024c6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80024ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ce:	edc7 7a01 	vstr	s15, [r7, #4]
	ay *= norm;
 80024d2:	ed97 7a00 	vldr	s14, [r7]
 80024d6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80024da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024de:	edc7 7a00 	vstr	s15, [r7]
	az *= norm;
 80024e2:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80024e6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80024ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ee:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8

	// Normalise magnetometer measurement
	norm = sqrt(mx * mx + my * my + mz * mz);
 80024f2:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 80024f6:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 80024fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024fe:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 8002502:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002506:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800250a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800250e:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 8002512:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002516:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800251a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800251e:	ee17 0a90 	vmov	r0, s15
 8002522:	f01f f815 	bl	8021550 <__aeabi_f2d>
 8002526:	4602      	mov	r2, r0
 8002528:	460b      	mov	r3, r1
 800252a:	4610      	mov	r0, r2
 800252c:	4619      	mov	r1, r3
 800252e:	f01d f967 	bl	801f800 <sqrt>
 8002532:	4602      	mov	r2, r0
 8002534:	460b      	mov	r3, r1
 8002536:	4610      	mov	r0, r2
 8002538:	4619      	mov	r1, r3
 800253a:	f01f fb17 	bl	8021b6c <__aeabi_d2f>
 800253e:	4603      	mov	r3, r0
 8002540:	65bb      	str	r3, [r7, #88]	; 0x58
	if (norm == 0.0f) return; // handle NaN
 8002542:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002546:	eef5 7a40 	vcmp.f32	s15, #0.0
 800254a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254e:	f000 85a9 	beq.w	80030a4 <MadgwickQuaternionUpdate+0xd84>
	norm = 1.0f/norm;
 8002552:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8002556:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800255a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800255e:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	mx *= norm;
 8002562:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 8002566:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800256a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800256e:	edc7 7a32 	vstr	s15, [r7, #200]	; 0xc8
	my *= norm;
 8002572:	ed97 7a33 	vldr	s14, [r7, #204]	; 0xcc
 8002576:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800257a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800257e:	edc7 7a33 	vstr	s15, [r7, #204]	; 0xcc
	mz *= norm;
 8002582:	ed97 7a34 	vldr	s14, [r7, #208]	; 0xd0
 8002586:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800258a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800258e:	edc7 7a34 	vstr	s15, [r7, #208]	; 0xd0

	// Reference direction of Earth's magnetic field
	_2q1mx = 2.0f * q1 * mx;
 8002592:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002596:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800259a:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 800259e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025a2:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	_2q1my = 2.0f * q1 * my;
 80025a6:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80025aa:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80025ae:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 80025b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025b6:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
	_2q1mz = 2.0f * q1 * mz;
 80025ba:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80025be:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80025c2:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80025c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ca:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	_2q2mx = 2.0f * q2 * mx;
 80025ce:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80025d2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80025d6:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 80025da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025de:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	hx = mx * q1q1 - _2q1my * q4 + _2q1mz * q3 + mx * q2q2 + _2q2 * my * q3 + _2q2 * mz * q4 - mx * q3q3 - mx * q4q4;
 80025e2:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 80025e6:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80025ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025ee:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 80025f2:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80025f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025fe:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8002602:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002606:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800260a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800260e:	edd7 6a32 	vldr	s13, [r7, #200]	; 0xc8
 8002612:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002616:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800261a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800261e:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 8002622:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002626:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800262a:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800262e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002632:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002636:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 800263a:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 800263e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002642:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002646:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800264a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800264e:	edd7 6a32 	vldr	s13, [r7, #200]	; 0xc8
 8002652:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002656:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800265a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800265e:	edd7 6a32 	vldr	s13, [r7, #200]	; 0xc8
 8002662:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002666:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800266a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800266e:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	hy = _2q1mx * q4 + my * q1q1 - _2q1mz * q2 + _2q2mx * q3 - my * q2q2 + my * q3q3 + _2q3 * mz * q4 - my * q4q4;
 8002672:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002676:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800267a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800267e:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 8002682:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002686:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800268a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800268e:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8002692:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002696:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800269a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800269e:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 80026a2:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80026a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026ae:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 80026b2:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80026b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ba:	ee37 7a67 	vsub.f32	s14, s14, s15
 80026be:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 80026c2:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80026c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026ce:	edd7 6a24 	vldr	s13, [r7, #144]	; 0x90
 80026d2:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80026d6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80026da:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80026de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026e6:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 80026ea:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80026ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026f6:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	_2bx = sqrt(hx * hx + hy * hy);
 80026fa:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80026fe:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002702:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002706:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 800270a:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800270e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002712:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002716:	ee17 0a90 	vmov	r0, s15
 800271a:	f01e ff19 	bl	8021550 <__aeabi_f2d>
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4610      	mov	r0, r2
 8002724:	4619      	mov	r1, r3
 8002726:	f01d f86b 	bl	801f800 <sqrt>
 800272a:	4602      	mov	r2, r0
 800272c:	460b      	mov	r3, r1
 800272e:	4610      	mov	r0, r2
 8002730:	4619      	mov	r1, r3
 8002732:	f01f fa1b 	bl	8021b6c <__aeabi_d2f>
 8002736:	4603      	mov	r3, r0
 8002738:	63fb      	str	r3, [r7, #60]	; 0x3c
	_2bz = -_2q1mx * q3 + _2q1my * q2 + mz * q1q1 + _2q2mx * q4 - mz * q2q2 + _2q3 * my * q4 - mz * q3q3 + mz * q4q4;
 800273a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800273e:	eeb1 7a67 	vneg.f32	s14, s15
 8002742:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002746:	ee27 7a27 	vmul.f32	s14, s14, s15
 800274a:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 800274e:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002752:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002756:	ee37 7a27 	vadd.f32	s14, s14, s15
 800275a:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 800275e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002762:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002766:	ee37 7a27 	vadd.f32	s14, s14, s15
 800276a:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 800276e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002772:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002776:	ee37 7a27 	vadd.f32	s14, s14, s15
 800277a:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 800277e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002782:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002786:	ee37 7a67 	vsub.f32	s14, s14, s15
 800278a:	edd7 6a24 	vldr	s13, [r7, #144]	; 0x90
 800278e:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002792:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002796:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800279a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800279e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027a2:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 80027a6:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80027aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027b2:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 80027b6:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80027ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027c2:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	_4bx = 2.0f * _2bx;
 80027c6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80027ca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027ce:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	_4bz = 2.0f * _2bz;
 80027d2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80027d6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027da:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

	// Gradient decent algorithm corrective step
	s1 = -_2q3 * (2.0f * q2q4 - _2q1q3 - ax) + _2q2 * (2.0f * q1q2 + _2q3q4 - ay) - _2bz * q3 * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (-_2bx * q4 + _2bz * q2) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + _2bx * q3 * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 80027de:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80027e2:	eeb1 7a67 	vneg.f32	s14, s15
 80027e6:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80027ea:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80027ee:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80027f2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80027f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80027fa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80027fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002802:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002806:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800280a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800280e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002812:	edd7 7a00 	vldr	s15, [r7]
 8002816:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800281a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800281e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002822:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002826:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800282a:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800282e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002832:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8002836:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800283a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800283e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002842:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002846:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800284a:	ee26 6a27 	vmul.f32	s12, s12, s15
 800284e:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 8002852:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002856:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800285a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800285e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002862:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002866:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 800286a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800286e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002872:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002876:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800287a:	eef1 6a67 	vneg.f32	s13, s15
 800287e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002882:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002886:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 800288a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800288e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002892:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002896:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 800289a:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800289e:	ee36 6a67 	vsub.f32	s12, s12, s15
 80028a2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80028a6:	ee26 6a27 	vmul.f32	s12, s12, s15
 80028aa:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 80028ae:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80028b2:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80028b6:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80028ba:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80028be:	ee36 6a27 	vadd.f32	s12, s12, s15
 80028c2:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 80028c6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80028ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028d2:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80028d6:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80028da:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80028de:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 80028e2:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80028e6:	ee36 6a27 	vadd.f32	s12, s12, s15
 80028ea:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80028ee:	ee26 6a27 	vmul.f32	s12, s12, s15
 80028f2:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 80028f6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80028fa:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80028fe:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002902:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002906:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800290a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800290e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002912:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002916:	ee76 7a67 	vsub.f32	s15, s12, s15
 800291a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800291e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002922:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	s2 = _2q4 * (2.0f * q2q4 - _2q1q3 - ax) + _2q1 * (2.0f * q1q2 + _2q3q4 - ay) - 4.0f * q2 * (1.0f - 2.0f * q2q2 - 2.0f * q3q3 - az) + _2bz * q4 * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (_2bx * q3 + _2bz * q1) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + (_2bx * q4 - _4bz * q2) * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8002926:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800292a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800292e:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002932:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002936:	edd7 7a01 	vldr	s15, [r7, #4]
 800293a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800293e:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002942:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002946:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800294a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800294e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002952:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002956:	edd7 7a00 	vldr	s15, [r7]
 800295a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800295e:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002962:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002966:	ee37 7a27 	vadd.f32	s14, s14, s15
 800296a:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 800296e:	eef1 7a00 	vmov.f32	s15, #16
 8002972:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002976:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800297a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800297e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x70
 8002982:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002986:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800298a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800298e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002992:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002996:	ee76 7a67 	vsub.f32	s15, s12, s15
 800299a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800299e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029a2:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 80029a6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80029aa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80029ae:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 80029b2:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80029b6:	ee36 6a67 	vsub.f32	s12, s12, s15
 80029ba:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80029be:	ee36 6a67 	vsub.f32	s12, s12, s15
 80029c2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80029c6:	ee26 6a27 	vmul.f32	s12, s12, s15
 80029ca:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 80029ce:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80029d2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80029d6:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80029da:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80029de:	ee36 6a27 	vadd.f32	s12, s12, s15
 80029e2:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 80029e6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80029ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029f2:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80029f6:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80029fa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80029fe:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002a02:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002a06:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002a0a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002a0e:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8002a12:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002a16:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002a1a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002a1e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002a22:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8002a26:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002a2a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002a2e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002a32:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002a36:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002a3a:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002a3e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002a42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a4a:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002a4e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002a52:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a56:	ed97 6a0c 	vldr	s12, [r7, #48]	; 0x30
 8002a5a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002a5e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002a62:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002a66:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8002a6a:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002a6e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002a72:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002a76:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002a7a:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 8002a7e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002a82:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002a86:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002a8a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002a8e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002a92:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002a96:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002a9a:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002a9e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002aa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aaa:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	s3 = -_2q1 * (2.0f * q2q4 - _2q1q3 - ax) + _2q4 * (2.0f * q1q2 + _2q3q4 - ay) - 4.0f * q3 * (1.0f - 2.0f * q2q2 - 2.0f * q3q3 - az) + (-_4bx * q3 - _2bz * q1) * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (_2bx * q2 + _2bz * q4) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + (_2bx * q1 - _4bz * q3) * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8002aae:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002ab2:	eeb1 7a67 	vneg.f32	s14, s15
 8002ab6:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002aba:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002abe:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002ac2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002ac6:	edd7 7a01 	vldr	s15, [r7, #4]
 8002aca:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002ace:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ad2:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002ad6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002ada:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002ade:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002ae2:	edd7 7a00 	vldr	s15, [r7]
 8002ae6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002aea:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002aee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002af2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002af6:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8002afa:	eef1 7a00 	vmov.f32	s15, #16
 8002afe:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b02:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002b06:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b0a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x70
 8002b0e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b12:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002b16:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b1a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b1e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002b22:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b2a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b2e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002b32:	eef1 6a67 	vneg.f32	s13, s15
 8002b36:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002b3a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b3e:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002b42:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002b46:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002b4a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b4e:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8002b52:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002b56:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b5a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002b5e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b62:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002b66:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002b6a:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 8002b6e:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002b72:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002b76:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002b7a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002b7e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002b82:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002b86:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b92:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002b96:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002b9a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b9e:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002ba2:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002ba6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002baa:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002bae:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8002bb2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002bb6:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002bba:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002bbe:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002bc2:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8002bc6:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002bca:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002bce:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002bd2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002bd6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002bda:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002bde:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002be2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002be6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bea:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002bee:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002bf2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bf6:	ed97 6a0c 	vldr	s12, [r7, #48]	; 0x30
 8002bfa:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002bfe:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002c02:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c06:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8002c0a:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002c0e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c12:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002c16:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002c1a:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 8002c1e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002c22:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c26:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002c2a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c2e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002c32:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002c36:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c3a:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002c3e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c4a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	s4 = _2q2 * (2.0f * q2q4 - _2q1q3 - ax) + _2q3 * (2.0f * q1q2 + _2q3q4 - ay) + (-_4bx * q4 + _2bz * q2) * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (-_2bx * q1 + _2bz * q3) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + _2bx * q2 * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8002c4e:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002c52:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002c56:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002c5a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c62:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c66:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002c6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c6e:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002c72:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c76:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002c7a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002c7e:	edd7 7a00 	vldr	s15, [r7]
 8002c82:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c86:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8002c8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c92:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002c96:	eef1 6a67 	vneg.f32	s13, s15
 8002c9a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002c9e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ca2:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002ca6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002caa:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002cae:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002cb2:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8002cb6:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002cba:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002cbe:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002cc2:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002cc6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002cca:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002cce:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 8002cd2:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002cd6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002cda:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002cde:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002ce2:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002ce6:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002cea:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002cee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cf2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cf6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002cfa:	eef1 6a67 	vneg.f32	s13, s15
 8002cfe:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002d02:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d06:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002d0a:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002d0e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d12:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002d16:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8002d1a:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002d1e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d22:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002d26:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002d2a:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8002d2e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002d32:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002d36:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002d3a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002d3e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d42:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002d46:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d52:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002d56:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002d5a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d5e:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8002d62:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002d66:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d6a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002d6e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002d72:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 8002d76:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002d7a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002d7e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002d82:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002d86:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002d8a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002d8e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d92:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002d96:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002da2:	edc7 7a08 	vstr	s15, [r7, #32]
	norm = sqrt(s1 * s1 + s2 * s2 + s3 * s3 + s4 * s4);    // normalise step magnitude
 8002da6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002daa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002dae:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002db2:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8002db6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002dba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dbe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002dc2:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002dc6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002dca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dce:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002dd2:	edd7 6a08 	vldr	s13, [r7, #32]
 8002dd6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002dda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002de2:	ee17 0a90 	vmov	r0, s15
 8002de6:	f01e fbb3 	bl	8021550 <__aeabi_f2d>
 8002dea:	4602      	mov	r2, r0
 8002dec:	460b      	mov	r3, r1
 8002dee:	4610      	mov	r0, r2
 8002df0:	4619      	mov	r1, r3
 8002df2:	f01c fd05 	bl	801f800 <sqrt>
 8002df6:	4602      	mov	r2, r0
 8002df8:	460b      	mov	r3, r1
 8002dfa:	4610      	mov	r0, r2
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	f01e feb5 	bl	8021b6c <__aeabi_d2f>
 8002e02:	4603      	mov	r3, r0
 8002e04:	65bb      	str	r3, [r7, #88]	; 0x58
	norm = 1.0f/norm;
 8002e06:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8002e0a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002e0e:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8002e12:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	s1 *= norm;
 8002e16:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002e1a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002e1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e22:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	s2 *= norm;
 8002e26:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002e2a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e32:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	s3 *= norm;
 8002e36:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002e3a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e42:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	s4 *= norm;
 8002e46:	ed97 7a08 	vldr	s14, [r7, #32]
 8002e4a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002e4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e52:	edc7 7a08 	vstr	s15, [r7, #32]

	// Compute rate of change of quaternion
	qDot1 = 0.5f * (-q2 * gx - q3 * gy - q4 * gz) - beta * s1;
 8002e56:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002e5a:	eeb1 7a67 	vneg.f32	s14, s15
 8002e5e:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8002e62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e66:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8002e6a:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8002e6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e72:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e76:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 8002e7a:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 8002e7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e82:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e86:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8002e8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e8e:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 8002e92:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002e96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e9e:	edc7 7a07 	vstr	s15, [r7, #28]
	qDot2 = 0.5f * ( q1 * gx + q3 * gz - q4 * gy) - beta * s2;
 8002ea2:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8002ea6:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8002eaa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002eae:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8002eb2:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 8002eb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ebe:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 8002ec2:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8002ec6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eca:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ece:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8002ed2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ed6:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 8002eda:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002ede:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ee2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ee6:	edc7 7a06 	vstr	s15, [r7, #24]
	qDot3 = 0.5f * ( q1 * gy - q2 * gz + q4 * gx) - beta * s3;
 8002eea:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8002eee:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8002ef2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ef6:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8002efa:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 8002efe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f02:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f06:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 8002f0a:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8002f0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f12:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f16:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8002f1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f1e:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 8002f22:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002f26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f2e:	edc7 7a05 	vstr	s15, [r7, #20]
	qDot4 = 0.5f * ( q1 * gz + q2 * gy - q3 * gx) - beta * s4;
 8002f32:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8002f36:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 8002f3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f3e:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8002f42:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8002f46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f4a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f4e:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8002f52:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8002f56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f5a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f5e:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8002f62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f66:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 8002f6a:	edd7 7a08 	vldr	s15, [r7, #32]
 8002f6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f76:	edc7 7a04 	vstr	s15, [r7, #16]

	// Integrate to yield quaternion
	q1 += qDot1 * deltat;
 8002f7a:	ed97 7a07 	vldr	s14, [r7, #28]
 8002f7e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f86:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8002f8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f8e:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	q2 += qDot2 * deltat;
 8002f92:	ed97 7a06 	vldr	s14, [r7, #24]
 8002f96:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f9e:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8002fa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fa6:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
	q3 += qDot3 * deltat;
 8002faa:	ed97 7a05 	vldr	s14, [r7, #20]
 8002fae:	edd7 7a02 	vldr	s15, [r7, #8]
 8002fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fb6:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8002fba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fbe:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
	q4 += qDot4 * deltat;
 8002fc2:	ed97 7a04 	vldr	s14, [r7, #16]
 8002fc6:	edd7 7a02 	vldr	s15, [r7, #8]
 8002fca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fce:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 8002fd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fd6:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
	norm = sqrt(q1 * q1 + q2 * q2 + q3 * q3 + q4 * q4);    // normalise quaternion
 8002fda:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8002fde:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002fe2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fe6:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8002fea:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002fee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ff2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ff6:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8002ffa:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002ffe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003002:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003006:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 800300a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800300e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003012:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003016:	ee17 0a90 	vmov	r0, s15
 800301a:	f01e fa99 	bl	8021550 <__aeabi_f2d>
 800301e:	4602      	mov	r2, r0
 8003020:	460b      	mov	r3, r1
 8003022:	4610      	mov	r0, r2
 8003024:	4619      	mov	r1, r3
 8003026:	f01c fbeb 	bl	801f800 <sqrt>
 800302a:	4602      	mov	r2, r0
 800302c:	460b      	mov	r3, r1
 800302e:	4610      	mov	r0, r2
 8003030:	4619      	mov	r1, r3
 8003032:	f01e fd9b 	bl	8021b6c <__aeabi_d2f>
 8003036:	4603      	mov	r3, r0
 8003038:	65bb      	str	r3, [r7, #88]	; 0x58
	norm = 1.0f/norm;
 800303a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 800303e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003042:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003046:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	q[0] = q1 * norm;
 800304a:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800304e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003052:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	edc3 7a00 	vstr	s15, [r3]
	q[1] = q2 * norm;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f103 0304 	add.w	r3, r3, #4
 8003062:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8003066:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800306a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800306e:	edc3 7a00 	vstr	s15, [r3]
	q[2] = q3 * norm;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f103 0308 	add.w	r3, r3, #8
 8003078:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800307c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003080:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003084:	edc3 7a00 	vstr	s15, [r3]
	q[3] = q4 * norm;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f103 030c 	add.w	r3, r3, #12
 800308e:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 8003092:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003096:	ee67 7a27 	vmul.f32	s15, s14, s15
 800309a:	edc3 7a00 	vstr	s15, [r3]
 800309e:	e002      	b.n	80030a6 <MadgwickQuaternionUpdate+0xd86>
	float q3q4 = q3 * q4;
	float q4q4 = q4 * q4;

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
	if (norm == 0.0f) return; // handle NaN
 80030a0:	bf00      	nop
 80030a2:	e000      	b.n	80030a6 <MadgwickQuaternionUpdate+0xd86>
	ay *= norm;
	az *= norm;

	// Normalise magnetometer measurement
	norm = sqrt(mx * mx + my * my + mz * mz);
	if (norm == 0.0f) return; // handle NaN
 80030a4:	bf00      	nop
	norm = 1.0f/norm;
	q[0] = q1 * norm;
	q[1] = q2 * norm;
	q[2] = q3 * norm;
	q[3] = q4 * norm;
}
 80030a6:	f107 07b0 	add.w	r7, r7, #176	; 0xb0
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop

080030b0 <MahonyQuaternionUpdate>:

 // Similar to Madgwick scheme but uses proportional and integral filtering on the error between estimated reference vectors and
 // measured ones.
void MahonyQuaternionUpdate(float* q, float* eInt, float deltat, float ax, float ay, float az, float gx, float gy, float gz, float mx, float my, float mz)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b0a4      	sub	sp, #144	; 0x90
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
 80030bc:	603b      	str	r3, [r7, #0]
	float q1 = q[0], q2 = q[1], q3 = q[2], q4 = q[3];   // short name local variable for readability
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	float vx, vy, vz, wx, wy, wz;
	float ex, ey, ez;
	float pa, pb, pc;

	// Auxiliary variables to avoid repeated arithmetic
	float q1q1 = q1 * q1;
 80030de:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80030e2:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80030e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ea:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
	float q1q2 = q1 * q2;
 80030ee:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80030f2:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80030f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030fa:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	float q1q3 = q1 * q3;
 80030fe:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 8003102:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8003106:	ee67 7a27 	vmul.f32	s15, s14, s15
 800310a:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	float q1q4 = q1 * q4;
 800310e:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 8003112:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8003116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800311a:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	float q2q2 = q2 * q2;
 800311e:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8003122:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8003126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800312a:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	float q2q3 = q2 * q3;
 800312e:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8003132:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8003136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800313a:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	float q2q4 = q2 * q4;
 800313e:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8003142:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8003146:	ee67 7a27 	vmul.f32	s15, s14, s15
 800314a:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	float q3q3 = q3 * q3;
 800314e:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 8003152:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8003156:	ee67 7a27 	vmul.f32	s15, s14, s15
 800315a:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	float q3q4 = q3 * q4;
 800315e:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 8003162:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8003166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800316a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	float q4q4 = q4 * q4;
 800316e:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8003172:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8003176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800317a:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
 800317e:	ed97 7a00 	vldr	s14, [r7]
 8003182:	edd7 7a00 	vldr	s15, [r7]
 8003186:	ee27 7a27 	vmul.f32	s14, s14, s15
 800318a:	edd7 6a26 	vldr	s13, [r7, #152]	; 0x98
 800318e:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8003192:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003196:	ee37 7a27 	vadd.f32	s14, s14, s15
 800319a:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 800319e:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80031a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031aa:	ee17 0a90 	vmov	r0, s15
 80031ae:	f01e f9cf 	bl	8021550 <__aeabi_f2d>
 80031b2:	4602      	mov	r2, r0
 80031b4:	460b      	mov	r3, r1
 80031b6:	4610      	mov	r0, r2
 80031b8:	4619      	mov	r1, r3
 80031ba:	f01c fb21 	bl	801f800 <sqrt>
 80031be:	4602      	mov	r2, r0
 80031c0:	460b      	mov	r3, r1
 80031c2:	4610      	mov	r0, r2
 80031c4:	4619      	mov	r1, r3
 80031c6:	f01e fcd1 	bl	8021b6c <__aeabi_d2f>
 80031ca:	4603      	mov	r3, r0
 80031cc:	657b      	str	r3, [r7, #84]	; 0x54
	if (norm == 0.0f) return; // handle NaN
 80031ce:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80031d2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80031d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031da:	f000 834b 	beq.w	8003874 <MahonyQuaternionUpdate+0x7c4>
	norm = 1.0f / norm;        // use reciprocal for division
 80031de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 80031e2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80031e6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80031ea:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	ax *= norm;
 80031ee:	ed97 7a00 	vldr	s14, [r7]
 80031f2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80031f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031fa:	edc7 7a00 	vstr	s15, [r7]
	ay *= norm;
 80031fe:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8003202:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800320a:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
	az *= norm;
 800320e:	ed97 7a27 	vldr	s14, [r7, #156]	; 0x9c
 8003212:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800321a:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c

	// Normalise magnetometer measurement
	norm = sqrt(mx * mx + my * my + mz * mz);
 800321e:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8003222:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8003226:	ee27 7a27 	vmul.f32	s14, s14, s15
 800322a:	edd7 6a2c 	vldr	s13, [r7, #176]	; 0xb0
 800322e:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8003232:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003236:	ee37 7a27 	vadd.f32	s14, s14, s15
 800323a:	edd7 6a2d 	vldr	s13, [r7, #180]	; 0xb4
 800323e:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8003242:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003246:	ee77 7a27 	vadd.f32	s15, s14, s15
 800324a:	ee17 0a90 	vmov	r0, s15
 800324e:	f01e f97f 	bl	8021550 <__aeabi_f2d>
 8003252:	4602      	mov	r2, r0
 8003254:	460b      	mov	r3, r1
 8003256:	4610      	mov	r0, r2
 8003258:	4619      	mov	r1, r3
 800325a:	f01c fad1 	bl	801f800 <sqrt>
 800325e:	4602      	mov	r2, r0
 8003260:	460b      	mov	r3, r1
 8003262:	4610      	mov	r0, r2
 8003264:	4619      	mov	r1, r3
 8003266:	f01e fc81 	bl	8021b6c <__aeabi_d2f>
 800326a:	4603      	mov	r3, r0
 800326c:	657b      	str	r3, [r7, #84]	; 0x54
	if (norm == 0.0f) return; // handle NaN
 800326e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003272:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800327a:	f000 82fd 	beq.w	8003878 <MahonyQuaternionUpdate+0x7c8>
	norm = 1.0f / norm;        // use reciprocal for division
 800327e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8003282:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003286:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800328a:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	mx *= norm;
 800328e:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8003292:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003296:	ee67 7a27 	vmul.f32	s15, s14, s15
 800329a:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	my *= norm;
 800329e:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 80032a2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80032a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032aa:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
	mz *= norm;
 80032ae:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80032b2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80032b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ba:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4

	// Reference direction of Earth's magnetic field
	hx = 2.0f * mx * (0.5f - q3q3 - q4q4) + 2.0f * my * (q2q3 - q1q4) + 2.0f * mz * (q2q4 + q1q3);
 80032be:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80032c2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80032c6:	eef6 6a00 	vmov.f32	s13, #96	; 0x60
 80032ca:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80032ce:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80032d2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80032d6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80032da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032de:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80032e2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80032e6:	ed97 6a1a 	vldr	s12, [r7, #104]	; 0x68
 80032ea:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80032ee:	ee76 7a67 	vsub.f32	s15, s12, s15
 80032f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032fa:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80032fe:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003302:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8003306:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800330a:	ee76 7a27 	vadd.f32	s15, s12, s15
 800330e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003312:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003316:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
	hy = 2.0f * mx * (q2q3 + q1q4) + 2.0f * my * (0.5f - q2q2 - q4q4) + 2.0f * mz * (q3q4 - q1q2);
 800331a:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800331e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003322:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 8003326:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800332a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800332e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003332:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8003336:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800333a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 800333e:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8003342:	ee36 6a67 	vsub.f32	s12, s12, s15
 8003346:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800334a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800334e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003352:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003356:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800335a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800335e:	ed97 6a17 	vldr	s12, [r7, #92]	; 0x5c
 8003362:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8003366:	ee76 7a67 	vsub.f32	s15, s12, s15
 800336a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800336e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003372:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	bx = sqrt((hx * hx) + (hy * hy));
 8003376:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800337a:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800337e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003382:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8003386:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800338a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800338e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003392:	ee17 0a90 	vmov	r0, s15
 8003396:	f01e f8db 	bl	8021550 <__aeabi_f2d>
 800339a:	4602      	mov	r2, r0
 800339c:	460b      	mov	r3, r1
 800339e:	4610      	mov	r0, r2
 80033a0:	4619      	mov	r1, r3
 80033a2:	f01c fa2d 	bl	801f800 <sqrt>
 80033a6:	4602      	mov	r2, r0
 80033a8:	460b      	mov	r3, r1
 80033aa:	4610      	mov	r0, r2
 80033ac:	4619      	mov	r1, r3
 80033ae:	f01e fbdd 	bl	8021b6c <__aeabi_d2f>
 80033b2:	4603      	mov	r3, r0
 80033b4:	64bb      	str	r3, [r7, #72]	; 0x48
	bz = 2.0f * mx * (q2q4 - q1q3) + 2.0f * my * (q3q4 + q1q2) + 2.0f * mz * (0.5f - q2q2 - q3q3);
 80033b6:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80033ba:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80033be:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 80033c2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80033c6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80033ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033ce:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80033d2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80033d6:	ed97 6a17 	vldr	s12, [r7, #92]	; 0x5c
 80033da:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80033de:	ee76 7a27 	vadd.f32	s15, s12, s15
 80033e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033ea:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80033ee:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80033f2:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 80033f6:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80033fa:	ee36 6a67 	vsub.f32	s12, s12, s15
 80033fe:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003402:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003406:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800340a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800340e:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

	// Estimated direction of gravity and magnetic field
	vx = 2.0f * (q2q4 - q1q3);
 8003412:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8003416:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800341a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800341e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003422:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	vy = 2.0f * (q1q2 + q3q4);
 8003426:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 800342a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800342e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003432:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003436:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	vz = q1q1 - q2q2 - q3q3 + q4q4;
 800343a:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 800343e:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8003442:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003446:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800344a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800344e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003452:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003456:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	wx = 2.0f * bx * (0.5f - q3q3 - q4q4) + 2.0f * bz * (q2q4 - q1q3);
 800345a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800345e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003462:	eef6 6a00 	vmov.f32	s13, #96	; 0x60
 8003466:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800346a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800346e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003472:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003476:	ee27 7a27 	vmul.f32	s14, s14, s15
 800347a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800347e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003482:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8003486:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800348a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800348e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003492:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003496:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	wy = 2.0f * bx * (q2q3 - q1q4) + 2.0f * bz * (q1q2 + q3q4);
 800349a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800349e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80034a2:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 80034a6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80034aa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80034ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034b2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80034b6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80034ba:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 80034be:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80034c2:	ee76 7a27 	vadd.f32	s15, s12, s15
 80034c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034ce:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	wz = 2.0f * bx * (q1q3 + q2q4) + 2.0f * bz * (0.5f - q2q2 - q3q3);
 80034d2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80034d6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80034da:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 80034de:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80034e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034ea:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80034ee:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80034f2:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 80034f6:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80034fa:	ee36 6a67 	vsub.f32	s12, s12, s15
 80034fe:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003502:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003506:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800350a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800350e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	// Error is cross product between estimated direction and measured direction of gravity
	ex = (ay * vz - az * vy) + (my * wz - mz * wy);
 8003512:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8003516:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800351a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800351e:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 8003522:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003526:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800352a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800352e:	edd7 6a2c 	vldr	s13, [r7, #176]	; 0xb0
 8003532:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003536:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800353a:	ed97 6a2d 	vldr	s12, [r7, #180]	; 0xb4
 800353e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003542:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003546:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800354a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800354e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	ey = (az * vx - ax * vz) + (mz * wx - mx * wz);
 8003552:	ed97 7a27 	vldr	s14, [r7, #156]	; 0x9c
 8003556:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800355a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800355e:	edd7 6a00 	vldr	s13, [r7]
 8003562:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003566:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800356a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800356e:	edd7 6a2d 	vldr	s13, [r7, #180]	; 0xb4
 8003572:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003576:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800357a:	ed97 6a2b 	vldr	s12, [r7, #172]	; 0xac
 800357e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003582:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003586:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800358a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800358e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	ez = (ax * vy - ay * vx) + (mx * wy - my * wx);
 8003592:	ed97 7a00 	vldr	s14, [r7]
 8003596:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800359a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800359e:	edd7 6a26 	vldr	s13, [r7, #152]	; 0x98
 80035a2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80035a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035ae:	edd7 6a2b 	vldr	s13, [r7, #172]	; 0xac
 80035b2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80035b6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80035ba:	ed97 6a2c 	vldr	s12, [r7, #176]	; 0xb0
 80035be:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80035c2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80035c6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80035ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035ce:	edc7 7a08 	vstr	s15, [r7, #32]
		eInt[1] += ey;
		eInt[2] += ez;
	}
	else
	{
		eInt[0] = 0.0f;     // prevent integral wind up
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	f04f 0200 	mov.w	r2, #0
 80035d8:	601a      	str	r2, [r3, #0]
		eInt[1] = 0.0f;
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	f103 0304 	add.w	r3, r3, #4
 80035e0:	f04f 0200 	mov.w	r2, #0
 80035e4:	601a      	str	r2, [r3, #0]
		eInt[2] = 0.0f;
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	f103 0308 	add.w	r3, r3, #8
 80035ec:	f04f 0200 	mov.w	r2, #0
 80035f0:	601a      	str	r2, [r3, #0]
	}

	// Apply feedback terms
	gx = gx + Kp * ex + Ki * eInt[0];
 80035f2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80035f6:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 80035fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035fe:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003602:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	edd3 6a00 	vldr	s13, [r3]
 800360c:	eddf 7a9d 	vldr	s15, [pc, #628]	; 8003884 <MahonyQuaternionUpdate+0x7d4>
 8003610:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003614:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003618:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
	gy = gy + Kp * ey + Ki * eInt[1];
 800361c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003620:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 8003624:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003628:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800362c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	f103 0304 	add.w	r3, r3, #4
 8003636:	edd3 6a00 	vldr	s13, [r3]
 800363a:	eddf 7a92 	vldr	s15, [pc, #584]	; 8003884 <MahonyQuaternionUpdate+0x7d4>
 800363e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003642:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003646:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
	gz = gz + Kp * ez + Ki * eInt[2];
 800364a:	ed97 7a08 	vldr	s14, [r7, #32]
 800364e:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 8003652:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003656:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800365a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	f103 0308 	add.w	r3, r3, #8
 8003664:	edd3 6a00 	vldr	s13, [r3]
 8003668:	eddf 7a86 	vldr	s15, [pc, #536]	; 8003884 <MahonyQuaternionUpdate+0x7d4>
 800366c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003670:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003674:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8

	// Integrate rate of change of quaternion
	pa = q2;
 8003678:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800367c:	61fb      	str	r3, [r7, #28]
	pb = q3;
 800367e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003682:	61bb      	str	r3, [r7, #24]
	pc = q4;
 8003684:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003688:	617b      	str	r3, [r7, #20]
	q1 = q1 + (-q2 * gx - q3 * gy - q4 * gz) * (0.5f * deltat);
 800368a:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800368e:	eeb1 7a67 	vneg.f32	s14, s15
 8003692:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003696:	ee27 7a27 	vmul.f32	s14, s14, s15
 800369a:	edd7 6a21 	vldr	s13, [r7, #132]	; 0x84
 800369e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80036a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036aa:	edd7 6a20 	vldr	s13, [r7, #128]	; 0x80
 80036ae:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80036b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036ba:	edd7 6a01 	vldr	s13, [r7, #4]
 80036be:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 80036c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036ca:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80036ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036d2:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
	q2 = pa + (q1 * gx + pb * gz - pc * gy) * (0.5f * deltat);
 80036d6:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80036da:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80036de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80036e2:	edd7 6a06 	vldr	s13, [r7, #24]
 80036e6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80036ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036f2:	edd7 6a05 	vldr	s13, [r7, #20]
 80036f6:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80036fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003702:	edd7 6a01 	vldr	s13, [r7, #4]
 8003706:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 800370a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800370e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003712:	edd7 7a07 	vldr	s15, [r7, #28]
 8003716:	ee77 7a27 	vadd.f32	s15, s14, s15
 800371a:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	q3 = pb + (q1 * gy - pa * gz + pc * gx) * (0.5f * deltat);
 800371e:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 8003722:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8003726:	ee27 7a27 	vmul.f32	s14, s14, s15
 800372a:	edd7 6a07 	vldr	s13, [r7, #28]
 800372e:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8003732:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003736:	ee37 7a67 	vsub.f32	s14, s14, s15
 800373a:	edd7 6a05 	vldr	s13, [r7, #20]
 800373e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003742:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003746:	ee37 7a27 	vadd.f32	s14, s14, s15
 800374a:	edd7 6a01 	vldr	s13, [r7, #4]
 800374e:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8003752:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003756:	ee27 7a27 	vmul.f32	s14, s14, s15
 800375a:	edd7 7a06 	vldr	s15, [r7, #24]
 800375e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003762:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	q4 = pc + (q1 * gz + pa * gy - pb * gx) * (0.5f * deltat);
 8003766:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 800376a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800376e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003772:	edd7 6a07 	vldr	s13, [r7, #28]
 8003776:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800377a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800377e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003782:	edd7 6a06 	vldr	s13, [r7, #24]
 8003786:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800378a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800378e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003792:	edd7 6a01 	vldr	s13, [r7, #4]
 8003796:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 800379a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800379e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80037a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037aa:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80

	// Normalise quaternion
	norm = sqrt(q1 * q1 + q2 * q2 + q3 * q3 + q4 * q4);
 80037ae:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80037b2:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80037b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037ba:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 80037be:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80037c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037ca:	edd7 6a21 	vldr	s13, [r7, #132]	; 0x84
 80037ce:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80037d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037da:	edd7 6a20 	vldr	s13, [r7, #128]	; 0x80
 80037de:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80037e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037ea:	ee17 0a90 	vmov	r0, s15
 80037ee:	f01d feaf 	bl	8021550 <__aeabi_f2d>
 80037f2:	4602      	mov	r2, r0
 80037f4:	460b      	mov	r3, r1
 80037f6:	4610      	mov	r0, r2
 80037f8:	4619      	mov	r1, r3
 80037fa:	f01c f801 	bl	801f800 <sqrt>
 80037fe:	4602      	mov	r2, r0
 8003800:	460b      	mov	r3, r1
 8003802:	4610      	mov	r0, r2
 8003804:	4619      	mov	r1, r3
 8003806:	f01e f9b1 	bl	8021b6c <__aeabi_d2f>
 800380a:	4603      	mov	r3, r0
 800380c:	657b      	str	r3, [r7, #84]	; 0x54
	norm = 1.0f / norm;
 800380e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8003812:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003816:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800381a:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	q[0] = q1 * norm;
 800381e:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 8003822:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	edc3 7a00 	vstr	s15, [r3]
	q[1] = q2 * norm;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	f103 0304 	add.w	r3, r3, #4
 8003836:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800383a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800383e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003842:	edc3 7a00 	vstr	s15, [r3]
	q[2] = q3 * norm;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f103 0308 	add.w	r3, r3, #8
 800384c:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 8003850:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003854:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003858:	edc3 7a00 	vstr	s15, [r3]
	q[3] = q4 * norm;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f103 030c 	add.w	r3, r3, #12
 8003862:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8003866:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800386a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800386e:	edc3 7a00 	vstr	s15, [r3]
 8003872:	e002      	b.n	800387a <MahonyQuaternionUpdate+0x7ca>
	float q3q4 = q3 * q4;
	float q4q4 = q4 * q4;

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
	if (norm == 0.0f) return; // handle NaN
 8003874:	bf00      	nop
 8003876:	e000      	b.n	800387a <MahonyQuaternionUpdate+0x7ca>
	ay *= norm;
	az *= norm;

	// Normalise magnetometer measurement
	norm = sqrt(mx * mx + my * my + mz * mz);
	if (norm == 0.0f) return; // handle NaN
 8003878:	bf00      	nop
	norm = 1.0f / norm;
	q[0] = q1 * norm;
	q[1] = q2 * norm;
	q[2] = q3 * norm;
	q[3] = q4 * norm;
}
 800387a:	f107 0790 	add.w	r7, r7, #144	; 0x90
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	00000000 	.word	0x00000000

08003888 <KALMAN_getAngle>:

#include "kalman.h"

// The angle should be in degrees and the rate should be in degrees per second and the delta time in seconds
float KALMAN_getAngle(KALMAN_t *handle, float newAngle, float newRate, float dt)
{
 8003888:	b480      	push	{r7}
 800388a:	b08b      	sub	sp, #44	; 0x2c
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	607a      	str	r2, [r7, #4]
 8003894:	603b      	str	r3, [r7, #0]
	// See my blog post for more information: http://blog.tkjelectronics.dk/2012/09/a-practical-approach-to-kalman-filter-and-how-to-implement-it

	// Discrete Kalman filter time update equations - Time Update ("Predict")
	// Update xhat - Project the state ahead
	/* Step 1 */
	handle->rate = newRate - handle->bias;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	edd3 7a04 	vldr	s15, [r3, #16]
 800389c:	ed97 7a01 	vldr	s14, [r7, #4]
 80038a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	edc3 7a05 	vstr	s15, [r3, #20]
	handle->angle += dt * handle->rate;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	ed93 7a03 	vldr	s14, [r3, #12]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	edd3 6a05 	vldr	s13, [r3, #20]
 80038b6:	edd7 7a00 	vldr	s15, [r7]
 80038ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	edc3 7a03 	vstr	s15, [r3, #12]

	// Update estimation error covariance - Project the error covariance ahead
	/* Step 2 */
	handle->P[0][0] += dt * (dt*handle->P[1][1] - handle->P[0][1] - handle->P[1][0] + handle->Q_angle);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	ed93 7a06 	vldr	s14, [r3, #24]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 80038d4:	edd7 7a00 	vldr	s15, [r7]
 80038d8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	edd3 7a07 	vldr	s15, [r3, #28]
 80038e2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	edd3 7a08 	vldr	s15, [r3, #32]
 80038ec:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	edd3 7a00 	vldr	s15, [r3]
 80038f6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80038fa:	edd7 7a00 	vldr	s15, [r7]
 80038fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003902:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	edc3 7a06 	vstr	s15, [r3, #24]
	handle->P[0][1] -= dt * handle->P[1][1];
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	ed93 7a07 	vldr	s14, [r3, #28]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003918:	edd7 7a00 	vldr	s15, [r7]
 800391c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003920:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	edc3 7a07 	vstr	s15, [r3, #28]
	handle->P[1][0] -= dt * handle->P[1][1];
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	ed93 7a08 	vldr	s14, [r3, #32]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003936:	edd7 7a00 	vldr	s15, [r7]
 800393a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800393e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	edc3 7a08 	vstr	s15, [r3, #32]
	handle->P[1][1] += handle->Q_bias * dt;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	edd3 6a01 	vldr	s13, [r3, #4]
 8003954:	edd7 7a00 	vldr	s15, [r7]
 8003958:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800395c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	// Discrete Kalman filter measurement update equations - Measurement Update ("Correct")
	// Calculate Kalman gain - Compute the Kalman gain
	/* Step 4 */
	float S = handle->P[0][0] + handle->R_measure; // Estimate error
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	ed93 7a06 	vldr	s14, [r3, #24]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003972:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003976:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	/* Step 5 */
	float K[2]; // Kalman gain - This is a 2x1 vector
	K[0] = handle->P[0][0] / S;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	ed93 7a06 	vldr	s14, [r3, #24]
 8003980:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003984:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003988:	edc7 7a04 	vstr	s15, [r7, #16]
	K[1] = handle->P[1][0] / S;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	ed93 7a08 	vldr	s14, [r3, #32]
 8003992:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003996:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800399a:	edc7 7a05 	vstr	s15, [r7, #20]

	// Calculate angle and bias - Update estimate with measurement zk (newAngle)
	/* Step 3 */
	float y = newAngle - handle->angle; // Angle difference
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	edd3 7a03 	vldr	s15, [r3, #12]
 80039a4:	ed97 7a02 	vldr	s14, [r7, #8]
 80039a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039ac:	edc7 7a08 	vstr	s15, [r7, #32]
	/* Step 6 */
	handle->angle += K[0] * y;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	ed93 7a03 	vldr	s14, [r3, #12]
 80039b6:	edd7 6a04 	vldr	s13, [r7, #16]
 80039ba:	edd7 7a08 	vldr	s15, [r7, #32]
 80039be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	edc3 7a03 	vstr	s15, [r3, #12]
	handle->bias += K[1] * y;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	ed93 7a04 	vldr	s14, [r3, #16]
 80039d2:	edd7 6a05 	vldr	s13, [r7, #20]
 80039d6:	edd7 7a08 	vldr	s15, [r7, #32]
 80039da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	edc3 7a04 	vstr	s15, [r3, #16]

	// Calculate estimation error covariance - Update the error covariance
	/* Step 7 */
	float P00_temp = handle->P[0][0];
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	61fb      	str	r3, [r7, #28]
	float P01_temp = handle->P[0][1];
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	69db      	ldr	r3, [r3, #28]
 80039f2:	61bb      	str	r3, [r7, #24]

	handle->P[0][0] -= K[0] * P00_temp;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	ed93 7a06 	vldr	s14, [r3, #24]
 80039fa:	edd7 6a04 	vldr	s13, [r7, #16]
 80039fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8003a02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	edc3 7a06 	vstr	s15, [r3, #24]
	handle->P[0][1] -= K[0] * P01_temp;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	ed93 7a07 	vldr	s14, [r3, #28]
 8003a16:	edd7 6a04 	vldr	s13, [r7, #16]
 8003a1a:	edd7 7a06 	vldr	s15, [r7, #24]
 8003a1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	edc3 7a07 	vstr	s15, [r3, #28]
	handle->P[1][0] -= K[1] * P00_temp;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	ed93 7a08 	vldr	s14, [r3, #32]
 8003a32:	edd7 6a05 	vldr	s13, [r7, #20]
 8003a36:	edd7 7a07 	vldr	s15, [r7, #28]
 8003a3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	edc3 7a08 	vstr	s15, [r3, #32]
	handle->P[1][1] -= K[1] * P01_temp;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003a4e:	edd7 6a05 	vldr	s13, [r7, #20]
 8003a52:	edd7 7a06 	vldr	s15, [r7, #24]
 8003a56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	return handle->angle;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	68db      	ldr	r3, [r3, #12]
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bc80      	pop	{r7}
 8003a72:	4770      	bx	lr

08003a74 <KALMAN_Init>:

void KALMAN_Init(KALMAN_t *handle, float Q_angle, float Q_bias, float R_measure)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
 8003a80:	603b      	str	r3, [r7, #0]
    /* We will set the variables like so, these can also be tuned by the user */
	handle->Q_angle = Q_angle;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	68ba      	ldr	r2, [r7, #8]
 8003a86:	601a      	str	r2, [r3, #0]
	handle->Q_bias = Q_bias;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	605a      	str	r2, [r3, #4]
	handle->R_measure = R_measure;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	683a      	ldr	r2, [r7, #0]
 8003a92:	609a      	str	r2, [r3, #8]

	handle->angle = 0.0f; // Reset the angle
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f04f 0200 	mov.w	r2, #0
 8003a9a:	60da      	str	r2, [r3, #12]
	handle->bias = 0.0f; // Reset bias
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f04f 0200 	mov.w	r2, #0
 8003aa2:	611a      	str	r2, [r3, #16]

	handle->P[0][0] = 0.0f; // Since we assume that the bias is 0 and we know the starting angle (use setAngle), the error covariance matrix is set like so - see: http://en.wikipedia.org/wiki/Kalman_filter#Example_application.2C_technical
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f04f 0200 	mov.w	r2, #0
 8003aaa:	619a      	str	r2, [r3, #24]
	handle->P[0][1] = 0.0f;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f04f 0200 	mov.w	r2, #0
 8003ab2:	61da      	str	r2, [r3, #28]
	handle->P[1][0] = 0.0f;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f04f 0200 	mov.w	r2, #0
 8003aba:	621a      	str	r2, [r3, #32]
	handle->P[1][1] = 0.0f;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f04f 0200 	mov.w	r2, #0
 8003ac2:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003ac4:	f107 0714 	add.w	r7, r7, #20
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bc80      	pop	{r7}
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop

08003ad0 <KALMAN_setAngle>:

void KALMAN_setAngle(KALMAN_t *handle, float newAngle) { handle->angle = newAngle; } // Used to set angle, this should be set as the starting angle
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	683a      	ldr	r2, [r7, #0]
 8003ade:	60da      	str	r2, [r3, #12]
 8003ae0:	f107 070c 	add.w	r7, r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bc80      	pop	{r7}
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop

08003aec <KALMAN_getRate>:
float KALMAN_getRate(KALMAN_t *handle) { return handle->rate; } // Return the unbiased rate
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	695b      	ldr	r3, [r3, #20]
 8003af8:	4618      	mov	r0, r3
 8003afa:	f107 070c 	add.w	r7, r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bc80      	pop	{r7}
 8003b02:	4770      	bx	lr

08003b04 <KALMAN_setQangle>:

/* These are used to tune the Kalman filter */
void KALMAN_setQangle(KALMAN_t *handle, float newQ_angle) { handle->Q_angle = newQ_angle; }
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	6039      	str	r1, [r7, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	683a      	ldr	r2, [r7, #0]
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	f107 070c 	add.w	r7, r7, #12
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bc80      	pop	{r7}
 8003b1c:	4770      	bx	lr
 8003b1e:	bf00      	nop

08003b20 <KALMAN_setQbias>:
void KALMAN_setQbias(KALMAN_t *handle, float newQ_bias) { handle->Q_bias = newQ_bias; }
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	683a      	ldr	r2, [r7, #0]
 8003b2e:	605a      	str	r2, [r3, #4]
 8003b30:	f107 070c 	add.w	r7, r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bc80      	pop	{r7}
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop

08003b3c <KALMAN_setRmeasure>:
void KALMAN_setRmeasure(KALMAN_t *handle, float newR_measure) { handle->R_measure = newR_measure; }
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	6039      	str	r1, [r7, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	683a      	ldr	r2, [r7, #0]
 8003b4a:	609a      	str	r2, [r3, #8]
 8003b4c:	f107 070c 	add.w	r7, r7, #12
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bc80      	pop	{r7}
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop

08003b58 <KALMAN_getQangle>:

float KALMAN_getQangle(KALMAN_t *handle) { return handle->Q_angle; }
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4618      	mov	r0, r3
 8003b66:	f107 070c 	add.w	r7, r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bc80      	pop	{r7}
 8003b6e:	4770      	bx	lr

08003b70 <KALMAN_getQbias>:
float KALMAN_getQbias(KALMAN_t *handle) { return handle->Q_bias; }
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f107 070c 	add.w	r7, r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bc80      	pop	{r7}
 8003b86:	4770      	bx	lr

08003b88 <KALMAN_getRmeasure>:
float KALMAN_getRmeasure(KALMAN_t *handle) { return handle->R_measure; }
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	4618      	mov	r0, r3
 8003b96:	f107 070c 	add.w	r7, r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bc80      	pop	{r7}
 8003b9e:	4770      	bx	lr

08003ba0 <mergeBytes>:
 * uint8_t b: low-byte
 *
 * Returnvalue:
 * int Merged bytes
 */
int mergeBytes (uint8_t a, uint8_t b) {
 8003ba0:	b480      	push	{r7}
 8003ba2:	b085      	sub	sp, #20
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	460b      	mov	r3, r1
 8003baa:	71fa      	strb	r2, [r7, #7]
 8003bac:	71bb      	strb	r3, [r7, #6]
   int c = a;
 8003bae:	79fb      	ldrb	r3, [r7, #7]
 8003bb0:	60fb      	str	r3, [r7, #12]
   return (c << 8) | b;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8003bb8:	79bb      	ldrb	r3, [r7, #6]
 8003bba:	4313      	orrs	r3, r2
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f107 0714 	add.w	r7, r7, #20
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bc80      	pop	{r7}
 8003bc6:	4770      	bx	lr

08003bc8 <USIC1_0_IRQHandler>:
/**
 * Interrupt routine from UART FIFO in buffer
 * Buffer is full, new data is ready to read
 */
void RC_RECEIVE_ISR()
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b090      	sub	sp, #64	; 0x40
 8003bcc:	af02      	add	r7, sp, #8
	int elevatorRaw;
	int aileronRaw;
	int flightmodeRaw;

	uint8_t ReadBufRC[32]; //Readbuffer
	int start = 0; //Index of start byte (contains 0x30)
 8003bce:	f04f 0300 	mov.w	r3, #0
 8003bd2:	637b      	str	r3, [r7, #52]	; 0x34

	//Check if receive buffer interrupt is set
	if(UART001_GetFlagStatus(&RC_UART_Handle,UART001_FIFO_STD_RECV_BUF_FLAG) == UART001_SET)
 8003bd4:	f647 60c4 	movw	r0, #32452	; 0x7ec4
 8003bd8:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003bdc:	f04f 0110 	mov.w	r1, #16
 8003be0:	f015 fc0a 	bl	80193f8 <UART001_GetFlagStatus>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	f040 817d 	bne.w	8003ee6 <USIC1_0_IRQHandler+0x31e>
	{
		//Read data from UART buffer
		UART001_ReadDataBytes(&RC_UART_Handle,ReadBufRC,32);
 8003bec:	463b      	mov	r3, r7
 8003bee:	f647 60c4 	movw	r0, #32452	; 0x7ec4
 8003bf2:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	f04f 0220 	mov.w	r2, #32
 8003bfc:	f015 fb2c 	bl	8019258 <UART001_ReadDataBytes>
		//Clear receive buffer interrupt flag
		UART001_ClearFlag(&RC_UART_Handle,UART001_FIFO_STD_RECV_BUF_FLAG);
 8003c00:	f647 60c4 	movw	r0, #32452	; 0x7ec4
 8003c04:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003c08:	f04f 0110 	mov.w	r1, #16
 8003c0c:	f015 fc40 	bl	8019490 <UART001_ClearFlag>

		//Search for start byte and check static values
		while (ReadBufRC[start] != 0x30 || ReadBufRC[start+1] != 0x00 || ReadBufRC[start+5] != 0xA2 || ReadBufRC[start+8] != 0x2B || ReadBufRC[start+9] != 0xFE)
 8003c10:	e00c      	b.n	8003c2c <USIC1_0_IRQHandler+0x64>
		{
			if (start++ > 16) {
 8003c12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c14:	2b10      	cmp	r3, #16
 8003c16:	bfd4      	ite	le
 8003c18:	2300      	movle	r3, #0
 8003c1a:	2301      	movgt	r3, #1
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c20:	f102 0201 	add.w	r2, r2, #1
 8003c24:	637a      	str	r2, [r7, #52]	; 0x34
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	f040 815d 	bne.w	8003ee6 <USIC1_0_IRQHandler+0x31e>
		UART001_ReadDataBytes(&RC_UART_Handle,ReadBufRC,32);
		//Clear receive buffer interrupt flag
		UART001_ClearFlag(&RC_UART_Handle,UART001_FIFO_STD_RECV_BUF_FLAG);

		//Search for start byte and check static values
		while (ReadBufRC[start] != 0x30 || ReadBufRC[start+1] != 0x00 || ReadBufRC[start+5] != 0xA2 || ReadBufRC[start+8] != 0x2B || ReadBufRC[start+9] != 0xFE)
 8003c2c:	463a      	mov	r2, r7
 8003c2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c30:	18d3      	adds	r3, r2, r3
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	2b30      	cmp	r3, #48	; 0x30
 8003c36:	d1ec      	bne.n	8003c12 <USIC1_0_IRQHandler+0x4a>
 8003c38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c3a:	f103 0301 	add.w	r3, r3, #1
 8003c3e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003c42:	18cb      	adds	r3, r1, r3
 8003c44:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d1e2      	bne.n	8003c12 <USIC1_0_IRQHandler+0x4a>
 8003c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c4e:	f103 0305 	add.w	r3, r3, #5
 8003c52:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003c56:	18d3      	adds	r3, r2, r3
 8003c58:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8003c5c:	2ba2      	cmp	r3, #162	; 0xa2
 8003c5e:	d1d8      	bne.n	8003c12 <USIC1_0_IRQHandler+0x4a>
 8003c60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c62:	f103 0308 	add.w	r3, r3, #8
 8003c66:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003c6a:	18cb      	adds	r3, r1, r3
 8003c6c:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8003c70:	2b2b      	cmp	r3, #43	; 0x2b
 8003c72:	d1ce      	bne.n	8003c12 <USIC1_0_IRQHandler+0x4a>
 8003c74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c76:	f103 0309 	add.w	r3, r3, #9
 8003c7a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003c7e:	18d3      	adds	r3, r2, r3
 8003c80:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8003c84:	2bfe      	cmp	r3, #254	; 0xfe
 8003c86:	d1c4      	bne.n	8003c12 <USIC1_0_IRQHandler+0x4a>
				return;
			}
		}

		//Get data from stream
		throttleRaw = mergeBytes(ReadBufRC[start+2],ReadBufRC[start+3]);
 8003c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c8a:	f103 0302 	add.w	r3, r3, #2
 8003c8e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003c92:	18cb      	adds	r3, r1, r3
 8003c94:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 8003c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c9a:	f103 0303 	add.w	r3, r3, #3
 8003c9e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003ca2:	18cb      	adds	r3, r1, r3
 8003ca4:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8003ca8:	4610      	mov	r0, r2
 8003caa:	4619      	mov	r1, r3
 8003cac:	f7ff ff78 	bl	8003ba0 <mergeBytes>
 8003cb0:	6338      	str	r0, [r7, #48]	; 0x30
		throttle = map(throttleRaw, THROTTLE_MIN, THROTTLE_MAX, 0, 60000)/60000.0;
 8003cb2:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003cb6:	9300      	str	r3, [sp, #0]
 8003cb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003cba:	f44f 7199 	mov.w	r1, #306	; 0x132
 8003cbe:	f240 62f7 	movw	r2, #1783	; 0x6f7
 8003cc2:	f04f 0300 	mov.w	r3, #0
 8003cc6:	f000 fc4b 	bl	8004560 <map>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f01d fc2d 	bl	802152c <__aeabi_i2d>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	4610      	mov	r0, r2
 8003cd8:	4619      	mov	r1, r3
 8003cda:	a385      	add	r3, pc, #532	; (adr r3, 8003ef0 <USIC1_0_IRQHandler+0x328>)
 8003cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce0:	f01d fdb4 	bl	802184c <__aeabi_ddiv>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	4610      	mov	r0, r2
 8003cea:	4619      	mov	r1, r3
 8003cec:	f01d ff3e 	bl	8021b6c <__aeabi_d2f>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	f240 63b8 	movw	r3, #1720	; 0x6b8
 8003cf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cfa:	601a      	str	r2, [r3, #0]
		aileronRaw = mergeBytes(ReadBufRC[start+6],ReadBufRC[start+7]);
 8003cfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cfe:	f103 0306 	add.w	r3, r3, #6
 8003d02:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003d06:	18d3      	adds	r3, r2, r3
 8003d08:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 8003d0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d0e:	f103 0307 	add.w	r3, r3, #7
 8003d12:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003d16:	18cb      	adds	r3, r1, r3
 8003d18:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8003d1c:	4610      	mov	r0, r2
 8003d1e:	4619      	mov	r1, r3
 8003d20:	f7ff ff3e 	bl	8003ba0 <mergeBytes>
 8003d24:	62f8      	str	r0, [r7, #44]	; 0x2c
		aileron = map(aileronRaw, AILERON_MIN, AILERON_MAX, -30000, 30000)/30000.0;
 8003d26:	f247 5330 	movw	r3, #30000	; 0x7530
 8003d2a:	9300      	str	r3, [sp, #0]
 8003d2c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003d2e:	f640 1132 	movw	r1, #2354	; 0x932
 8003d32:	f640 62cc 	movw	r2, #3788	; 0xecc
 8003d36:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 8003d3a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8003d3e:	f000 fc0f 	bl	8004560 <map>
 8003d42:	4603      	mov	r3, r0
 8003d44:	4618      	mov	r0, r3
 8003d46:	f01d fbf1 	bl	802152c <__aeabi_i2d>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	4610      	mov	r0, r2
 8003d50:	4619      	mov	r1, r3
 8003d52:	a369      	add	r3, pc, #420	; (adr r3, 8003ef8 <USIC1_0_IRQHandler+0x330>)
 8003d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d58:	f01d fd78 	bl	802184c <__aeabi_ddiv>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	4610      	mov	r0, r2
 8003d62:	4619      	mov	r1, r3
 8003d64:	f01d ff02 	bl	8021b6c <__aeabi_d2f>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	f240 63c4 	movw	r3, #1732	; 0x6c4
 8003d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d72:	601a      	str	r2, [r3, #0]
		elevatorRaw = mergeBytes(ReadBufRC[start+10],ReadBufRC[start+11]);
 8003d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d76:	f103 030a 	add.w	r3, r3, #10
 8003d7a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003d7e:	18d3      	adds	r3, r2, r3
 8003d80:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 8003d84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d86:	f103 030b 	add.w	r3, r3, #11
 8003d8a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003d8e:	18cb      	adds	r3, r1, r3
 8003d90:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8003d94:	4610      	mov	r0, r2
 8003d96:	4619      	mov	r1, r3
 8003d98:	f7ff ff02 	bl	8003ba0 <mergeBytes>
 8003d9c:	62b8      	str	r0, [r7, #40]	; 0x28
		elevator = map(elevatorRaw, ELEVATOR_MIN, ELEVATOR_MAX, -30000, 30000)/30000.0;
 8003d9e:	f247 5330 	movw	r3, #30000	; 0x7530
 8003da2:	9300      	str	r3, [sp, #0]
 8003da4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003da6:	f241 1130 	movw	r1, #4400	; 0x1130
 8003daa:	f241 62ca 	movw	r2, #5834	; 0x16ca
 8003dae:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 8003db2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8003db6:	f000 fbd3 	bl	8004560 <map>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f01d fbb5 	bl	802152c <__aeabi_i2d>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	4610      	mov	r0, r2
 8003dc8:	4619      	mov	r1, r3
 8003dca:	a34b      	add	r3, pc, #300	; (adr r3, 8003ef8 <USIC1_0_IRQHandler+0x330>)
 8003dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd0:	f01d fd3c 	bl	802184c <__aeabi_ddiv>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	4610      	mov	r0, r2
 8003dda:	4619      	mov	r1, r3
 8003ddc:	f01d fec6 	bl	8021b6c <__aeabi_d2f>
 8003de0:	4602      	mov	r2, r0
 8003de2:	f240 63c0 	movw	r3, #1728	; 0x6c0
 8003de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dea:	601a      	str	r2, [r3, #0]
		rudderRaw = mergeBytes(ReadBufRC[start+14],ReadBufRC[start+15]);
 8003dec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dee:	f103 030e 	add.w	r3, r3, #14
 8003df2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003df6:	18d3      	adds	r3, r2, r3
 8003df8:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 8003dfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dfe:	f103 030f 	add.w	r3, r3, #15
 8003e02:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003e06:	18cb      	adds	r3, r1, r3
 8003e08:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8003e0c:	4610      	mov	r0, r2
 8003e0e:	4619      	mov	r1, r3
 8003e10:	f7ff fec6 	bl	8003ba0 <mergeBytes>
 8003e14:	6278      	str	r0, [r7, #36]	; 0x24
		rudder = map(rudderRaw, RUDDER_MIN, RUDDER_MAX, -30000, 30000)/30000.0;
 8003e16:	f247 5330 	movw	r3, #30000	; 0x7530
 8003e1a:	9300      	str	r3, [sp, #0]
 8003e1c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e1e:	f641 1132 	movw	r1, #6450	; 0x1932
 8003e22:	f641 62cc 	movw	r2, #7884	; 0x1ecc
 8003e26:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 8003e2a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8003e2e:	f000 fb97 	bl	8004560 <map>
 8003e32:	4603      	mov	r3, r0
 8003e34:	4618      	mov	r0, r3
 8003e36:	f01d fb79 	bl	802152c <__aeabi_i2d>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	4610      	mov	r0, r2
 8003e40:	4619      	mov	r1, r3
 8003e42:	a32d      	add	r3, pc, #180	; (adr r3, 8003ef8 <USIC1_0_IRQHandler+0x330>)
 8003e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e48:	f01d fd00 	bl	802184c <__aeabi_ddiv>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	460b      	mov	r3, r1
 8003e50:	4610      	mov	r0, r2
 8003e52:	4619      	mov	r1, r3
 8003e54:	f01d fe8a 	bl	8021b6c <__aeabi_d2f>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8003e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e62:	601a      	str	r2, [r3, #0]
		flightmodeRaw = mergeBytes(ReadBufRC[start+12],ReadBufRC[start+13]);
 8003e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e66:	f103 030c 	add.w	r3, r3, #12
 8003e6a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003e6e:	18d3      	adds	r3, r2, r3
 8003e70:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 8003e74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e76:	f103 030d 	add.w	r3, r3, #13
 8003e7a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003e7e:	18cb      	adds	r3, r1, r3
 8003e80:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8003e84:	4610      	mov	r0, r2
 8003e86:	4619      	mov	r1, r3
 8003e88:	f7ff fe8a 	bl	8003ba0 <mergeBytes>
 8003e8c:	6238      	str	r0, [r7, #32]
		if (flightmodeRaw == FLIGHTMODE0) flightmode = 0;
 8003e8e:	6a3a      	ldr	r2, [r7, #32]
 8003e90:	f242 1332 	movw	r3, #8498	; 0x2132
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d106      	bne.n	8003ea6 <USIC1_0_IRQHandler+0x2de>
 8003e98:	f240 63d1 	movw	r3, #1745	; 0x6d1
 8003e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ea0:	f04f 0200 	mov.w	r2, #0
 8003ea4:	701a      	strb	r2, [r3, #0]
		if (flightmodeRaw == FLIGHTMODE1) flightmode = 1;
 8003ea6:	6a3a      	ldr	r2, [r7, #32]
 8003ea8:	f242 63ca 	movw	r3, #9930	; 0x26ca
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d106      	bne.n	8003ebe <USIC1_0_IRQHandler+0x2f6>
 8003eb0:	f240 63d1 	movw	r3, #1745	; 0x6d1
 8003eb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eb8:	f04f 0201 	mov.w	r2, #1
 8003ebc:	701a      	strb	r2, [r3, #0]

		//Set values for RC Timeout check
		RCTimeOut = 0;
 8003ebe:	f240 0310 	movw	r3, #16
 8003ec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ec6:	f04f 0200 	mov.w	r2, #0
 8003eca:	701a      	strb	r2, [r3, #0]
		RCCount++;
 8003ecc:	f240 63d2 	movw	r3, #1746	; 0x6d2
 8003ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	f103 0301 	add.w	r3, r3, #1
 8003eda:	b2da      	uxtb	r2, r3
 8003edc:	f240 63d2 	movw	r3, #1746	; 0x6d2
 8003ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ee4:	701a      	strb	r2, [r3, #0]
	}
}
 8003ee6:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	00000000 	.word	0x00000000
 8003ef4:	40ed4c00 	.word	0x40ed4c00
 8003ef8:	00000000 	.word	0x00000000
 8003efc:	40dd4c00 	.word	0x40dd4c00

08003f00 <USIC0_5_IRQHandler>:

void BT_RECEIVE_ISR()
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b086      	sub	sp, #24
 8003f04:	af00      	add	r7, sp, #0
	uint8_t ReadBufRC[20] = {0}; //Readbuffer
 8003f06:	463b      	mov	r3, r7
 8003f08:	f04f 0200 	mov.w	r2, #0
 8003f0c:	601a      	str	r2, [r3, #0]
 8003f0e:	f103 0304 	add.w	r3, r3, #4
 8003f12:	f04f 0200 	mov.w	r2, #0
 8003f16:	601a      	str	r2, [r3, #0]
 8003f18:	f103 0304 	add.w	r3, r3, #4
 8003f1c:	f04f 0200 	mov.w	r2, #0
 8003f20:	601a      	str	r2, [r3, #0]
 8003f22:	f103 0304 	add.w	r3, r3, #4
 8003f26:	f04f 0200 	mov.w	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	f103 0304 	add.w	r3, r3, #4
 8003f30:	f04f 0200 	mov.w	r2, #0
 8003f34:	601a      	str	r2, [r3, #0]
 8003f36:	f103 0304 	add.w	r3, r3, #4
	int start = 0; //Index of start byte
 8003f3a:	f04f 0300 	mov.w	r3, #0
 8003f3e:	617b      	str	r3, [r7, #20]

	//Check if receive buffer interrupt is set
	if(UART001_GetFlagStatus(&BT_UART_Handle,UART001_FIFO_STD_RECV_BUF_FLAG) == UART001_SET)
 8003f40:	f647 702c 	movw	r0, #32556	; 0x7f2c
 8003f44:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003f48:	f04f 0110 	mov.w	r1, #16
 8003f4c:	f015 fa54 	bl	80193f8 <UART001_GetFlagStatus>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	f040 80af 	bne.w	80040b6 <USIC0_5_IRQHandler+0x1b6>
	{
		//Read data from UART buffer
		UART001_ReadDataBytes(&BT_UART_Handle,ReadBufRC,20);
 8003f58:	463b      	mov	r3, r7
 8003f5a:	f647 702c 	movw	r0, #32556	; 0x7f2c
 8003f5e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003f62:	4619      	mov	r1, r3
 8003f64:	f04f 0214 	mov.w	r2, #20
 8003f68:	f015 f976 	bl	8019258 <UART001_ReadDataBytes>

		//Clear receive buffer interrupt flag
		UART001_ClearFlag(&BT_UART_Handle,UART001_FIFO_STD_RECV_BUF_FLAG);
 8003f6c:	f647 702c 	movw	r0, #32556	; 0x7f2c
 8003f70:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003f74:	f04f 0110 	mov.w	r1, #16
 8003f78:	f015 fa8a 	bl	8019490 <UART001_ClearFlag>

		//Search for start byte and check static values
		while (ReadBufRC[start] != 0x02)
 8003f7c:	e00c      	b.n	8003f98 <USIC0_5_IRQHandler+0x98>
		{
			if (start++ > 6) {
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	2b06      	cmp	r3, #6
 8003f82:	bfd4      	ite	le
 8003f84:	2300      	movle	r3, #0
 8003f86:	2301      	movgt	r3, #1
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	697a      	ldr	r2, [r7, #20]
 8003f8c:	f102 0201 	add.w	r2, r2, #1
 8003f90:	617a      	str	r2, [r7, #20]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	f040 808f 	bne.w	80040b6 <USIC0_5_IRQHandler+0x1b6>

		//Clear receive buffer interrupt flag
		UART001_ClearFlag(&BT_UART_Handle,UART001_FIFO_STD_RECV_BUF_FLAG);

		//Search for start byte and check static values
		while (ReadBufRC[start] != 0x02)
 8003f98:	463a      	mov	r2, r7
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	18d3      	adds	r3, r2, r3
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d1ec      	bne.n	8003f7e <USIC0_5_IRQHandler+0x7e>
				//Communication check bytes not in buffer
				return;
			}
		}

		throttleBT=(ReadBufRC[start+1] << 8 | ReadBufRC[start+2]);
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	f103 0301 	add.w	r3, r3, #1
 8003faa:	f107 0118 	add.w	r1, r7, #24
 8003fae:	18cb      	adds	r3, r1, r3
 8003fb0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003fb4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003fb8:	b29a      	uxth	r2, r3
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	f103 0302 	add.w	r3, r3, #2
 8003fc0:	f107 0118 	add.w	r1, r7, #24
 8003fc4:	18cb      	adds	r3, r1, r3
 8003fc6:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	b29a      	uxth	r2, r3
 8003fce:	f240 63c8 	movw	r3, #1736	; 0x6c8
 8003fd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fd6:	801a      	strh	r2, [r3, #0]
		rudderBT=(ReadBufRC[start+3] << 8 | ReadBufRC[start+4]);
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	f103 0303 	add.w	r3, r3, #3
 8003fde:	f107 0218 	add.w	r2, r7, #24
 8003fe2:	18d3      	adds	r3, r2, r3
 8003fe4:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003fe8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003fec:	b29a      	uxth	r2, r3
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	f103 0304 	add.w	r3, r3, #4
 8003ff4:	f107 0118 	add.w	r1, r7, #24
 8003ff8:	18cb      	adds	r3, r1, r3
 8003ffa:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	b29a      	uxth	r2, r3
 8004002:	f240 63ca 	movw	r3, #1738	; 0x6ca
 8004006:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800400a:	801a      	strh	r2, [r3, #0]
		elevatorBT=(ReadBufRC[start+5] << 8 | ReadBufRC[start+6]);
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	f103 0305 	add.w	r3, r3, #5
 8004012:	f107 0218 	add.w	r2, r7, #24
 8004016:	18d3      	adds	r3, r2, r3
 8004018:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800401c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004020:	b29a      	uxth	r2, r3
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	f103 0306 	add.w	r3, r3, #6
 8004028:	f107 0118 	add.w	r1, r7, #24
 800402c:	18cb      	adds	r3, r1, r3
 800402e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8004032:	4313      	orrs	r3, r2
 8004034:	b29a      	uxth	r2, r3
 8004036:	f240 63ce 	movw	r3, #1742	; 0x6ce
 800403a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800403e:	801a      	strh	r2, [r3, #0]
		aileronBT=(ReadBufRC[start+7] << 8 | ReadBufRC[start+8]);
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f103 0307 	add.w	r3, r3, #7
 8004046:	f107 0218 	add.w	r2, r7, #24
 800404a:	18d3      	adds	r3, r2, r3
 800404c:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8004050:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004054:	b29a      	uxth	r2, r3
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	f103 0308 	add.w	r3, r3, #8
 800405c:	f107 0118 	add.w	r1, r7, #24
 8004060:	18cb      	adds	r3, r1, r3
 8004062:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8004066:	4313      	orrs	r3, r2
 8004068:	b29a      	uxth	r2, r3
 800406a:	f240 63cc 	movw	r3, #1740	; 0x6cc
 800406e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004072:	801a      	strh	r2, [r3, #0]
		modeBT=(ReadBufRC[start+9]);
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	f103 0309 	add.w	r3, r3, #9
 800407a:	f107 0218 	add.w	r2, r7, #24
 800407e:	18d3      	adds	r3, r2, r3
 8004080:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8004084:	f240 63d0 	movw	r3, #1744	; 0x6d0
 8004088:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800408c:	701a      	strb	r2, [r3, #0]

		BTTimeOut = 0;
 800408e:	f240 0311 	movw	r3, #17
 8004092:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004096:	f04f 0200 	mov.w	r2, #0
 800409a:	701a      	strb	r2, [r3, #0]
		BTCount++;
 800409c:	f240 63d3 	movw	r3, #1747	; 0x6d3
 80040a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	f103 0301 	add.w	r3, r3, #1
 80040aa:	b2da      	uxtb	r2, r3
 80040ac:	f240 63d3 	movw	r3, #1747	; 0x6d3
 80040b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040b4:	701a      	strb	r2, [r3, #0]
	}
}
 80040b6:	f107 0718 	add.w	r7, r7, #24
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop

080040c0 <WatchRC>:
/*
 * Check if new data has been arrived since last function call
 * This function is called from software Timer "TimerWatchRC"
 */
void WatchRC(void* Temp)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
	static uint8_t lastCount;
	static uint8_t lastBTCount;

	if (lastCount == RCCount) RCTimeOut = 1;
 80040c8:	f240 63d4 	movw	r3, #1748	; 0x6d4
 80040cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040d0:	781a      	ldrb	r2, [r3, #0]
 80040d2:	f240 63d2 	movw	r3, #1746	; 0x6d2
 80040d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	429a      	cmp	r2, r3
 80040de:	d106      	bne.n	80040ee <WatchRC+0x2e>
 80040e0:	f240 0310 	movw	r3, #16
 80040e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040e8:	f04f 0201 	mov.w	r2, #1
 80040ec:	701a      	strb	r2, [r3, #0]
	lastCount = RCCount;
 80040ee:	f240 63d2 	movw	r3, #1746	; 0x6d2
 80040f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040f6:	781a      	ldrb	r2, [r3, #0]
 80040f8:	f240 63d4 	movw	r3, #1748	; 0x6d4
 80040fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004100:	701a      	strb	r2, [r3, #0]

	if (lastBTCount == BTCount) BTTimeOut = 1;
 8004102:	f240 63d5 	movw	r3, #1749	; 0x6d5
 8004106:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800410a:	781a      	ldrb	r2, [r3, #0]
 800410c:	f240 63d3 	movw	r3, #1747	; 0x6d3
 8004110:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	429a      	cmp	r2, r3
 8004118:	d106      	bne.n	8004128 <WatchRC+0x68>
 800411a:	f240 0311 	movw	r3, #17
 800411e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004122:	f04f 0201 	mov.w	r2, #1
 8004126:	701a      	strb	r2, [r3, #0]
	lastBTCount = BTCount;
 8004128:	f240 63d3 	movw	r3, #1747	; 0x6d3
 800412c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004130:	781a      	ldrb	r2, [r3, #0]
 8004132:	f240 63d5 	movw	r3, #1749	; 0x6d5
 8004136:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800413a:	701a      	strb	r2, [r3, #0]
}
 800413c:	f107 070c 	add.w	r7, r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	bc80      	pop	{r7}
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop

08004148 <WatchRC_Init>:

/*
 * Initialize RC watchdog
 */
void WatchRC_Init()
{
 8004148:	b580      	push	{r7, lr}
 800414a:	af00      	add	r7, sp, #0
	//Set timer to check every 100ms, if new data has arrived
	TimerWatchRC = SYSTM001_CreateTimer(100,SYSTM001_PERIODIC,WatchRC,NULL);
 800414c:	f04f 0064 	mov.w	r0, #100	; 0x64
 8004150:	f04f 0101 	mov.w	r1, #1
 8004154:	f244 02c1 	movw	r2, #16577	; 0x40c1
 8004158:	f6c0 0200 	movt	r2, #2048	; 0x800
 800415c:	f04f 0300 	mov.w	r3, #0
 8004160:	f015 fc9e 	bl	8019aa0 <SYSTM001_CreateTimer>
 8004164:	4602      	mov	r2, r0
 8004166:	f240 73f0 	movw	r3, #2032	; 0x7f0
 800416a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800416e:	601a      	str	r2, [r3, #0]
	if(TimerWatchRC != 0)
 8004170:	f240 73f0 	movw	r3, #2032	; 0x7f0
 8004174:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d007      	beq.n	800418e <WatchRC_Init+0x46>
	{
		//Timer is created successfully
		if(SYSTM001_StartTimer(TimerWatchRC) == DAVEApp_SUCCESS)
 800417e:	f240 73f0 	movw	r3, #2032	; 0x7f0
 8004182:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4618      	mov	r0, r3
 800418a:	f015 fd59 	bl	8019c40 <SYSTM001_StartTimer>
		{
			//Timer started
		}
	}
}
 800418e:	bd80      	pop	{r7, pc}

08004190 <GetRCCount>:

uint8_t GetRCCount()
{
 8004190:	b480      	push	{r7}
 8004192:	af00      	add	r7, sp, #0
	return RCCount;
 8004194:	f240 63d2 	movw	r3, #1746	; 0x6d2
 8004198:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800419c:	781b      	ldrb	r3, [r3, #0]
}
 800419e:	4618      	mov	r0, r3
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bc80      	pop	{r7}
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop

080041a8 <GetRCTimeOut>:

uint8_t GetRCTimeOut()
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
	return RCTimeOut;
 80041ac:	f240 0310 	movw	r3, #16
 80041b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041b4:	781b      	ldrb	r3, [r3, #0]
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bc80      	pop	{r7}
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop

080041c0 <GetRCData>:

void GetRCData(float* power, float* yaw_dot, float* pitch, float* roll)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	607a      	str	r2, [r7, #4]
 80041cc:	603b      	str	r3, [r7, #0]
	if (flightmode == 0)
 80041ce:	f240 63d1 	movw	r3, #1745	; 0x6d1
 80041d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d17b      	bne.n	80042d4 <GetRCData+0x114>
	{
		if (RCTimeOut)
 80041dc:	f240 0310 	movw	r3, #16
 80041e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d010      	beq.n	800420c <GetRCData+0x4c>
		{
			*power=0;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f04f 0200 	mov.w	r2, #0
 80041f0:	601a      	str	r2, [r3, #0]
			*yaw_dot=0;
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	f04f 0200 	mov.w	r2, #0
 80041f8:	601a      	str	r2, [r3, #0]
			*pitch=0;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f04f 0200 	mov.w	r2, #0
 8004200:	601a      	str	r2, [r3, #0]
			*roll=0;
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	f04f 0200 	mov.w	r2, #0
 8004208:	601a      	str	r2, [r3, #0]
 800420a:	e19f      	b.n	800454c <GetRCData+0x38c>
		}
		else
		{
			*power=SCALE_POWER*throttle;
 800420c:	f240 63b8 	movw	r3, #1720	; 0x6b8
 8004210:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004214:	ed93 7a00 	vldr	s14, [r3]
 8004218:	eddf 7aa3 	vldr	s15, [pc, #652]	; 80044a8 <GetRCData+0x2e8>
 800421c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	edc3 7a00 	vstr	s15, [r3]
			if (rudder > 0.01 || rudder < -0.01)
 8004226:	f240 63bc 	movw	r3, #1724	; 0x6bc
 800422a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4618      	mov	r0, r3
 8004232:	f01d f98d 	bl	8021550 <__aeabi_f2d>
 8004236:	4602      	mov	r2, r0
 8004238:	460b      	mov	r3, r1
 800423a:	4610      	mov	r0, r2
 800423c:	4619      	mov	r1, r3
 800423e:	a394      	add	r3, pc, #592	; (adr r3, 8004490 <GetRCData+0x2d0>)
 8004240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004244:	f01d fc68 	bl	8021b18 <__aeabi_dcmpgt>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d113      	bne.n	8004276 <GetRCData+0xb6>
 800424e:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8004252:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4618      	mov	r0, r3
 800425a:	f01d f979 	bl	8021550 <__aeabi_f2d>
 800425e:	4602      	mov	r2, r0
 8004260:	460b      	mov	r3, r1
 8004262:	4610      	mov	r0, r2
 8004264:	4619      	mov	r1, r3
 8004266:	a38c      	add	r3, pc, #560	; (adr r3, 8004498 <GetRCData+0x2d8>)
 8004268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800426c:	f01d fc36 	bl	8021adc <__aeabi_dcmplt>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00d      	beq.n	8004292 <GetRCData+0xd2>
				*yaw_dot=rudder*SCALE_YAW;
 8004276:	f240 63bc 	movw	r3, #1724	; 0x6bc
 800427a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800427e:	ed93 7a00 	vldr	s14, [r3]
 8004282:	eddf 7a8a 	vldr	s15, [pc, #552]	; 80044ac <GetRCData+0x2ec>
 8004286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	edc3 7a00 	vstr	s15, [r3]
 8004290:	e003      	b.n	800429a <GetRCData+0xda>
			else
				*yaw_dot = 0;
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	f04f 0200 	mov.w	r2, #0
 8004298:	601a      	str	r2, [r3, #0]
			*pitch=elevator*SCALE_PITCH;
 800429a:	f240 63c0 	movw	r3, #1728	; 0x6c0
 800429e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042a2:	ed93 7a00 	vldr	s14, [r3]
 80042a6:	eddf 7a81 	vldr	s15, [pc, #516]	; 80044ac <GetRCData+0x2ec>
 80042aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	edc3 7a00 	vstr	s15, [r3]
			*roll=-aileron*SCALE_ROLL;
 80042b4:	f240 63c4 	movw	r3, #1732	; 0x6c4
 80042b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042bc:	edd3 7a00 	vldr	s15, [r3]
 80042c0:	eeb1 7a67 	vneg.f32	s14, s15
 80042c4:	eddf 7a79 	vldr	s15, [pc, #484]	; 80044ac <GetRCData+0x2ec>
 80042c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	edc3 7a00 	vstr	s15, [r3]
 80042d2:	e13b      	b.n	800454c <GetRCData+0x38c>
		}
	}
	else
	{
		if (BTTimeOut || RCTimeOut)
 80042d4:	f240 0311 	movw	r3, #17
 80042d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d106      	bne.n	80042f0 <GetRCData+0x130>
 80042e2:	f240 0310 	movw	r3, #16
 80042e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d010      	beq.n	8004312 <GetRCData+0x152>
		{
			*power=0;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f04f 0200 	mov.w	r2, #0
 80042f6:	601a      	str	r2, [r3, #0]
			*yaw_dot=0;
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	f04f 0200 	mov.w	r2, #0
 80042fe:	601a      	str	r2, [r3, #0]
			*pitch=0;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f04f 0200 	mov.w	r2, #0
 8004306:	601a      	str	r2, [r3, #0]
			*roll=0;
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	f04f 0200 	mov.w	r2, #0
 800430e:	601a      	str	r2, [r3, #0]
 8004310:	e11c      	b.n	800454c <GetRCData+0x38c>
		}
		else
		{
			*power=SCALE_POWER*(throttleBT/32767.0+1)/2;
 8004312:	f240 63c8 	movw	r3, #1736	; 0x6c8
 8004316:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800431a:	881b      	ldrh	r3, [r3, #0]
 800431c:	b21b      	sxth	r3, r3
 800431e:	4618      	mov	r0, r3
 8004320:	f01d f904 	bl	802152c <__aeabi_i2d>
 8004324:	4602      	mov	r2, r0
 8004326:	460b      	mov	r3, r1
 8004328:	4610      	mov	r0, r2
 800432a:	4619      	mov	r1, r3
 800432c:	a35c      	add	r3, pc, #368	; (adr r3, 80044a0 <GetRCData+0x2e0>)
 800432e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004332:	f01d fa8b 	bl	802184c <__aeabi_ddiv>
 8004336:	4602      	mov	r2, r0
 8004338:	460b      	mov	r3, r1
 800433a:	4610      	mov	r0, r2
 800433c:	4619      	mov	r1, r3
 800433e:	f04f 0200 	mov.w	r2, #0
 8004342:	f04f 0300 	mov.w	r3, #0
 8004346:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800434a:	f01c ffa3 	bl	8021294 <__adddf3>
 800434e:	4602      	mov	r2, r0
 8004350:	460b      	mov	r3, r1
 8004352:	4610      	mov	r0, r2
 8004354:	4619      	mov	r1, r3
 8004356:	f04f 0200 	mov.w	r2, #0
 800435a:	f04f 0300 	mov.w	r3, #0
 800435e:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8004362:	f01d f949 	bl	80215f8 <__aeabi_dmul>
 8004366:	4602      	mov	r2, r0
 8004368:	460b      	mov	r3, r1
 800436a:	4610      	mov	r0, r2
 800436c:	4619      	mov	r1, r3
 800436e:	f04f 0200 	mov.w	r2, #0
 8004372:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004376:	f01d fa69 	bl	802184c <__aeabi_ddiv>
 800437a:	4602      	mov	r2, r0
 800437c:	460b      	mov	r3, r1
 800437e:	4610      	mov	r0, r2
 8004380:	4619      	mov	r1, r3
 8004382:	f01d fbf3 	bl	8021b6c <__aeabi_d2f>
 8004386:	4602      	mov	r2, r0
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	601a      	str	r2, [r3, #0]
			*yaw_dot=-rudderBT/32767.0*SCALE_YAW;
 800438c:	f240 63ca 	movw	r3, #1738	; 0x6ca
 8004390:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004394:	881b      	ldrh	r3, [r3, #0]
 8004396:	b21b      	sxth	r3, r3
 8004398:	f1c3 0300 	rsb	r3, r3, #0
 800439c:	4618      	mov	r0, r3
 800439e:	f01d f8c5 	bl	802152c <__aeabi_i2d>
 80043a2:	4602      	mov	r2, r0
 80043a4:	460b      	mov	r3, r1
 80043a6:	4610      	mov	r0, r2
 80043a8:	4619      	mov	r1, r3
 80043aa:	a33d      	add	r3, pc, #244	; (adr r3, 80044a0 <GetRCData+0x2e0>)
 80043ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b0:	f01d fa4c 	bl	802184c <__aeabi_ddiv>
 80043b4:	4602      	mov	r2, r0
 80043b6:	460b      	mov	r3, r1
 80043b8:	4610      	mov	r0, r2
 80043ba:	4619      	mov	r1, r3
 80043bc:	f04f 0200 	mov.w	r2, #0
 80043c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043c4:	f2c4 0356 	movt	r3, #16470	; 0x4056
 80043c8:	f01d f916 	bl	80215f8 <__aeabi_dmul>
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	4610      	mov	r0, r2
 80043d2:	4619      	mov	r1, r3
 80043d4:	f01d fbca 	bl	8021b6c <__aeabi_d2f>
 80043d8:	4602      	mov	r2, r0
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	601a      	str	r2, [r3, #0]
			if (modeBT == 1)
 80043de:	f240 63d0 	movw	r3, #1744	; 0x6d0
 80043e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d161      	bne.n	80044b0 <GetRCData+0x2f0>
			{
				*pitch=-elevatorBT/32767.0*90;
 80043ec:	f240 63ce 	movw	r3, #1742	; 0x6ce
 80043f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043f4:	881b      	ldrh	r3, [r3, #0]
 80043f6:	b21b      	sxth	r3, r3
 80043f8:	f1c3 0300 	rsb	r3, r3, #0
 80043fc:	4618      	mov	r0, r3
 80043fe:	f01d f895 	bl	802152c <__aeabi_i2d>
 8004402:	4602      	mov	r2, r0
 8004404:	460b      	mov	r3, r1
 8004406:	4610      	mov	r0, r2
 8004408:	4619      	mov	r1, r3
 800440a:	a325      	add	r3, pc, #148	; (adr r3, 80044a0 <GetRCData+0x2e0>)
 800440c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004410:	f01d fa1c 	bl	802184c <__aeabi_ddiv>
 8004414:	4602      	mov	r2, r0
 8004416:	460b      	mov	r3, r1
 8004418:	4610      	mov	r0, r2
 800441a:	4619      	mov	r1, r3
 800441c:	f04f 0200 	mov.w	r2, #0
 8004420:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004424:	f2c4 0356 	movt	r3, #16470	; 0x4056
 8004428:	f01d f8e6 	bl	80215f8 <__aeabi_dmul>
 800442c:	4602      	mov	r2, r0
 800442e:	460b      	mov	r3, r1
 8004430:	4610      	mov	r0, r2
 8004432:	4619      	mov	r1, r3
 8004434:	f01d fb9a 	bl	8021b6c <__aeabi_d2f>
 8004438:	4602      	mov	r2, r0
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	601a      	str	r2, [r3, #0]
				*roll=aileronBT/32767.0*90;
 800443e:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8004442:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004446:	881b      	ldrh	r3, [r3, #0]
 8004448:	b21b      	sxth	r3, r3
 800444a:	4618      	mov	r0, r3
 800444c:	f01d f86e 	bl	802152c <__aeabi_i2d>
 8004450:	4602      	mov	r2, r0
 8004452:	460b      	mov	r3, r1
 8004454:	4610      	mov	r0, r2
 8004456:	4619      	mov	r1, r3
 8004458:	a311      	add	r3, pc, #68	; (adr r3, 80044a0 <GetRCData+0x2e0>)
 800445a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800445e:	f01d f9f5 	bl	802184c <__aeabi_ddiv>
 8004462:	4602      	mov	r2, r0
 8004464:	460b      	mov	r3, r1
 8004466:	4610      	mov	r0, r2
 8004468:	4619      	mov	r1, r3
 800446a:	f04f 0200 	mov.w	r2, #0
 800446e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004472:	f2c4 0356 	movt	r3, #16470	; 0x4056
 8004476:	f01d f8bf 	bl	80215f8 <__aeabi_dmul>
 800447a:	4602      	mov	r2, r0
 800447c:	460b      	mov	r3, r1
 800447e:	4610      	mov	r0, r2
 8004480:	4619      	mov	r1, r3
 8004482:	f01d fb73 	bl	8021b6c <__aeabi_d2f>
 8004486:	4602      	mov	r2, r0
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	601a      	str	r2, [r3, #0]
 800448c:	e05e      	b.n	800454c <GetRCData+0x38c>
 800448e:	bf00      	nop
 8004490:	47ae147b 	.word	0x47ae147b
 8004494:	3f847ae1 	.word	0x3f847ae1
 8004498:	47ae147b 	.word	0x47ae147b
 800449c:	bf847ae1 	.word	0xbf847ae1
 80044a0:	00000000 	.word	0x00000000
 80044a4:	40dfffc0 	.word	0x40dfffc0
 80044a8:	42c80000 	.word	0x42c80000
 80044ac:	42b40000 	.word	0x42b40000
			}
			else
			{
				*pitch=elevatorBT/32767.0*SCALE_PITCH;
 80044b0:	f240 63ce 	movw	r3, #1742	; 0x6ce
 80044b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044b8:	881b      	ldrh	r3, [r3, #0]
 80044ba:	b21b      	sxth	r3, r3
 80044bc:	4618      	mov	r0, r3
 80044be:	f01d f835 	bl	802152c <__aeabi_i2d>
 80044c2:	4602      	mov	r2, r0
 80044c4:	460b      	mov	r3, r1
 80044c6:	4610      	mov	r0, r2
 80044c8:	4619      	mov	r1, r3
 80044ca:	a323      	add	r3, pc, #140	; (adr r3, 8004558 <GetRCData+0x398>)
 80044cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044d0:	f01d f9bc 	bl	802184c <__aeabi_ddiv>
 80044d4:	4602      	mov	r2, r0
 80044d6:	460b      	mov	r3, r1
 80044d8:	4610      	mov	r0, r2
 80044da:	4619      	mov	r1, r3
 80044dc:	f04f 0200 	mov.w	r2, #0
 80044e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044e4:	f2c4 0356 	movt	r3, #16470	; 0x4056
 80044e8:	f01d f886 	bl	80215f8 <__aeabi_dmul>
 80044ec:	4602      	mov	r2, r0
 80044ee:	460b      	mov	r3, r1
 80044f0:	4610      	mov	r0, r2
 80044f2:	4619      	mov	r1, r3
 80044f4:	f01d fb3a 	bl	8021b6c <__aeabi_d2f>
 80044f8:	4602      	mov	r2, r0
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	601a      	str	r2, [r3, #0]
				*roll=aileronBT/32767.0*SCALE_ROLL;
 80044fe:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8004502:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004506:	881b      	ldrh	r3, [r3, #0]
 8004508:	b21b      	sxth	r3, r3
 800450a:	4618      	mov	r0, r3
 800450c:	f01d f80e 	bl	802152c <__aeabi_i2d>
 8004510:	4602      	mov	r2, r0
 8004512:	460b      	mov	r3, r1
 8004514:	4610      	mov	r0, r2
 8004516:	4619      	mov	r1, r3
 8004518:	a30f      	add	r3, pc, #60	; (adr r3, 8004558 <GetRCData+0x398>)
 800451a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800451e:	f01d f995 	bl	802184c <__aeabi_ddiv>
 8004522:	4602      	mov	r2, r0
 8004524:	460b      	mov	r3, r1
 8004526:	4610      	mov	r0, r2
 8004528:	4619      	mov	r1, r3
 800452a:	f04f 0200 	mov.w	r2, #0
 800452e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004532:	f2c4 0356 	movt	r3, #16470	; 0x4056
 8004536:	f01d f85f 	bl	80215f8 <__aeabi_dmul>
 800453a:	4602      	mov	r2, r0
 800453c:	460b      	mov	r3, r1
 800453e:	4610      	mov	r0, r2
 8004540:	4619      	mov	r1, r3
 8004542:	f01d fb13 	bl	8021b6c <__aeabi_d2f>
 8004546:	4602      	mov	r2, r0
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	601a      	str	r2, [r3, #0]
			}
		}
	}
}
 800454c:	f107 0710 	add.w	r7, r7, #16
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	f3af 8000 	nop.w
 8004558:	00000000 	.word	0x00000000
 800455c:	40dfffc0 	.word	0x40dfffc0

08004560 <map>:

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	607a      	str	r2, [r7, #4]
 800456c:	603b      	str	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	69b9      	ldr	r1, [r7, #24]
 8004576:	683a      	ldr	r2, [r7, #0]
 8004578:	1a8a      	subs	r2, r1, r2
 800457a:	fb02 f203 	mul.w	r2, r2, r3
 800457e:	6879      	ldr	r1, [r7, #4]
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	1acb      	subs	r3, r1, r3
 8004584:	fb92 f2f3 	sdiv	r2, r2, r3
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	18d3      	adds	r3, r2, r3
}
 800458c:	4618      	mov	r0, r3
 800458e:	f107 0714 	add.w	r7, r7, #20
 8004592:	46bd      	mov	sp, r7
 8004594:	bc80      	pop	{r7}
 8004596:	4770      	bx	lr

08004598 <SendDaisyData>:
	// if init-Byte has been received empty IO buffer
	while(UART001_ReadDataBytes(&UART001_Handle2, &rec, 1));
}*/

void SendDaisyData(uint8_t command, uint16_t data1, uint16_t data2, uint16_t data3, uint16_t data4)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
 800459e:	71f8      	strb	r0, [r7, #7]
 80045a0:	80b9      	strh	r1, [r7, #4]
 80045a2:	807a      	strh	r2, [r7, #2]
 80045a4:	803b      	strh	r3, [r7, #0]
	//Motor 1
	DaisyTransmit[0]=command;
 80045a6:	f240 73f4 	movw	r3, #2036	; 0x7f4
 80045aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045ae:	79fa      	ldrb	r2, [r7, #7]
 80045b0:	701a      	strb	r2, [r3, #0]
	DaisyTransmit[1]=(uint8_t)(data1>>8);
 80045b2:	88bb      	ldrh	r3, [r7, #4]
 80045b4:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	b2da      	uxtb	r2, r3
 80045bc:	f240 73f4 	movw	r3, #2036	; 0x7f4
 80045c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045c4:	705a      	strb	r2, [r3, #1]
	DaisyTransmit[2]=(uint8_t)data1;
 80045c6:	88bb      	ldrh	r3, [r7, #4]
 80045c8:	b2da      	uxtb	r2, r3
 80045ca:	f240 73f4 	movw	r3, #2036	; 0x7f4
 80045ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045d2:	709a      	strb	r2, [r3, #2]

	//Motor 2
	DaisyTransmit[3]=command;
 80045d4:	f240 73f4 	movw	r3, #2036	; 0x7f4
 80045d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045dc:	79fa      	ldrb	r2, [r7, #7]
 80045de:	70da      	strb	r2, [r3, #3]
	DaisyTransmit[4]=(uint8_t)(data2>>8);
 80045e0:	887b      	ldrh	r3, [r7, #2]
 80045e2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	b2da      	uxtb	r2, r3
 80045ea:	f240 73f4 	movw	r3, #2036	; 0x7f4
 80045ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045f2:	711a      	strb	r2, [r3, #4]
	DaisyTransmit[5]=(uint8_t) data2;
 80045f4:	887b      	ldrh	r3, [r7, #2]
 80045f6:	b2da      	uxtb	r2, r3
 80045f8:	f240 73f4 	movw	r3, #2036	; 0x7f4
 80045fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004600:	715a      	strb	r2, [r3, #5]

	//Motor 3
	DaisyTransmit[6]=command;
 8004602:	f240 73f4 	movw	r3, #2036	; 0x7f4
 8004606:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800460a:	79fa      	ldrb	r2, [r7, #7]
 800460c:	719a      	strb	r2, [r3, #6]
	DaisyTransmit[7]=(uint8_t)(data3>>8);
 800460e:	883b      	ldrh	r3, [r7, #0]
 8004610:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8004614:	b29b      	uxth	r3, r3
 8004616:	b2da      	uxtb	r2, r3
 8004618:	f240 73f4 	movw	r3, #2036	; 0x7f4
 800461c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004620:	71da      	strb	r2, [r3, #7]
	DaisyTransmit[8]=(uint8_t) data3;
 8004622:	883b      	ldrh	r3, [r7, #0]
 8004624:	b2da      	uxtb	r2, r3
 8004626:	f240 73f4 	movw	r3, #2036	; 0x7f4
 800462a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800462e:	721a      	strb	r2, [r3, #8]

	//Motor 4
	DaisyTransmit[9]=command;
 8004630:	f240 73f4 	movw	r3, #2036	; 0x7f4
 8004634:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004638:	79fa      	ldrb	r2, [r7, #7]
 800463a:	725a      	strb	r2, [r3, #9]
	DaisyTransmit[10]=(uint8_t)(data4>>8);
 800463c:	8a3b      	ldrh	r3, [r7, #16]
 800463e:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8004642:	b29b      	uxth	r3, r3
 8004644:	b2da      	uxtb	r2, r3
 8004646:	f240 73f4 	movw	r3, #2036	; 0x7f4
 800464a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800464e:	729a      	strb	r2, [r3, #10]
	DaisyTransmit[11]=(uint8_t) data4;
 8004650:	8a3b      	ldrh	r3, [r7, #16]
 8004652:	b2da      	uxtb	r2, r3
 8004654:	f240 73f4 	movw	r3, #2036	; 0x7f4
 8004658:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800465c:	72da      	strb	r2, [r3, #11]

	DaisyTransmit[12]=DAISY_STOP_BYTE;
 800465e:	f240 73f4 	movw	r3, #2036	; 0x7f4
 8004662:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004666:	f04f 0204 	mov.w	r2, #4
 800466a:	731a      	strb	r2, [r3, #12]

	UART001_WriteDataBytes(&UART001_Handle1, DaisyTransmit, DAISY_BUFFER_SIZE);
 800466c:	f647 60f8 	movw	r0, #32504	; 0x7ef8
 8004670:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004674:	f240 71f4 	movw	r1, #2036	; 0x7f4
 8004678:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800467c:	f04f 020d 	mov.w	r2, #13
 8004680:	f014 fe72 	bl	8019368 <UART001_WriteDataBytes>
}
 8004684:	f107 0708 	add.w	r7, r7, #8
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	0000      	movs	r0, r0
	...

08004690 <AngleController>:
 *      Author: maan
 */
#include "AttitudeController.h"

void AngleController(float *r, float *y, int n, const float *a, const float *b, float *x, float *u)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b086      	sub	sp, #24
 8004694:	af00      	add	r7, sp, #0
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
 800469c:	603b      	str	r3, [r7, #0]
	//PID-Controller

	//control error
	float e = (*r - *y)*M_PI/180.0;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	ed93 7a00 	vldr	s14, [r3]
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	edd3 7a00 	vldr	s15, [r3]
 80046aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046ae:	ee17 0a90 	vmov	r0, s15
 80046b2:	f01c ff4d 	bl	8021550 <__aeabi_f2d>
 80046b6:	4602      	mov	r2, r0
 80046b8:	460b      	mov	r3, r1
 80046ba:	4610      	mov	r0, r2
 80046bc:	4619      	mov	r1, r3
 80046be:	a346      	add	r3, pc, #280	; (adr r3, 80047d8 <AngleController+0x148>)
 80046c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c4:	f01c ff98 	bl	80215f8 <__aeabi_dmul>
 80046c8:	4602      	mov	r2, r0
 80046ca:	460b      	mov	r3, r1
 80046cc:	4610      	mov	r0, r2
 80046ce:	4619      	mov	r1, r3
 80046d0:	f04f 0200 	mov.w	r2, #0
 80046d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046d8:	f2c4 0366 	movt	r3, #16486	; 0x4066
 80046dc:	f01d f8b6 	bl	802184c <__aeabi_ddiv>
 80046e0:	4602      	mov	r2, r0
 80046e2:	460b      	mov	r3, r1
 80046e4:	4610      	mov	r0, r2
 80046e6:	4619      	mov	r1, r3
 80046e8:	f01d fa40 	bl	8021b6c <__aeabi_d2f>
 80046ec:	4603      	mov	r3, r0
 80046ee:	613b      	str	r3, [r7, #16]

	//calculate plant input
	*u = x[n-1]+b[n]*e;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80046f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80046fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046fc:	18d3      	adds	r3, r2, r3
 80046fe:	ed93 7a00 	vldr	s14, [r3]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004708:	6a3a      	ldr	r2, [r7, #32]
 800470a:	18d3      	adds	r3, r2, r3
 800470c:	edd3 6a00 	vldr	s13, [r3]
 8004710:	edd7 7a04 	vldr	s15, [r7, #16]
 8004714:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004718:	ee77 7a27 	vadd.f32	s15, s14, s15
 800471c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800471e:	edc3 7a00 	vstr	s15, [r3]

	//calculate new coefficients
	for (int i=n-1; i>0; i--)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f103 33ff 	add.w	r3, r3, #4294967295
 8004728:	617b      	str	r3, [r7, #20]
 800472a:	e02e      	b.n	800478a <AngleController+0xfa>
		x[i]=b[i]*e-a[i]*(*u)+x[i-1];
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004732:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004734:	18d3      	adds	r3, r2, r3
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800473c:	6a39      	ldr	r1, [r7, #32]
 800473e:	188a      	adds	r2, r1, r2
 8004740:	ed92 7a00 	vldr	s14, [r2]
 8004744:	edd7 7a04 	vldr	s15, [r7, #16]
 8004748:	ee27 7a27 	vmul.f32	s14, s14, s15
 800474c:	697a      	ldr	r2, [r7, #20]
 800474e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8004752:	6839      	ldr	r1, [r7, #0]
 8004754:	188a      	adds	r2, r1, r2
 8004756:	edd2 6a00 	vldr	s13, [r2]
 800475a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800475c:	edd2 7a00 	vldr	s15, [r2]
 8004760:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004764:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	f102 32ff 	add.w	r2, r2, #4294967295
 800476e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8004772:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004774:	188a      	adds	r2, r1, r2
 8004776:	edd2 7a00 	vldr	s15, [r2]
 800477a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800477e:	edc3 7a00 	vstr	s15, [r3]

	//calculate plant input
	*u = x[n-1]+b[n]*e;

	//calculate new coefficients
	for (int i=n-1; i>0; i--)
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	f103 33ff 	add.w	r3, r3, #4294967295
 8004788:	617b      	str	r3, [r7, #20]
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	2b00      	cmp	r3, #0
 800478e:	dccd      	bgt.n	800472c <AngleController+0x9c>
		x[i]=b[i]*e-a[i]*(*u)+x[i-1];

	x[0]=b[0]*e-a[0]*(*u);
 8004790:	6a3b      	ldr	r3, [r7, #32]
 8004792:	ed93 7a00 	vldr	s14, [r3]
 8004796:	edd7 7a04 	vldr	s15, [r7, #16]
 800479a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	edd3 6a00 	vldr	s13, [r3]
 80047a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a6:	edd3 7a00 	vldr	s15, [r3]
 80047aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b4:	edc3 7a00 	vstr	s15, [r3]

	*u/=4.0;
 80047b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ba:	ed93 7a00 	vldr	s14, [r3]
 80047be:	eef1 7a00 	vmov.f32	s15, #16
 80047c2:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80047c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c8:	edc3 7a00 	vstr	s15, [r3]
}
 80047cc:	f107 0718 	add.w	r7, r7, #24
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	f3af 8000 	nop.w
 80047d8:	54442d18 	.word	0x54442d18
 80047dc:	400921fb 	.word	0x400921fb

080047e0 <AngleRateController>:

void AngleRateController(float *r, float *y, const float *P, float *u)
{
 80047e0:	b5b0      	push	{r4, r5, r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	607a      	str	r2, [r7, #4]
 80047ec:	603b      	str	r3, [r7, #0]
	//P-Controller
	*u=(*r - *y)*M_PI/(180.0*4) * *P;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	ed93 7a00 	vldr	s14, [r3]
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	edd3 7a00 	vldr	s15, [r3]
 80047fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047fe:	ee17 0a90 	vmov	r0, s15
 8004802:	f01c fea5 	bl	8021550 <__aeabi_f2d>
 8004806:	4602      	mov	r2, r0
 8004808:	460b      	mov	r3, r1
 800480a:	4610      	mov	r0, r2
 800480c:	4619      	mov	r1, r3
 800480e:	a316      	add	r3, pc, #88	; (adr r3, 8004868 <AngleRateController+0x88>)
 8004810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004814:	f01c fef0 	bl	80215f8 <__aeabi_dmul>
 8004818:	4602      	mov	r2, r0
 800481a:	460b      	mov	r3, r1
 800481c:	4610      	mov	r0, r2
 800481e:	4619      	mov	r1, r3
 8004820:	f04f 0200 	mov.w	r2, #0
 8004824:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004828:	f2c4 0386 	movt	r3, #16518	; 0x4086
 800482c:	f01d f80e 	bl	802184c <__aeabi_ddiv>
 8004830:	4602      	mov	r2, r0
 8004832:	460b      	mov	r3, r1
 8004834:	4614      	mov	r4, r2
 8004836:	461d      	mov	r5, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4618      	mov	r0, r3
 800483e:	f01c fe87 	bl	8021550 <__aeabi_f2d>
 8004842:	4602      	mov	r2, r0
 8004844:	460b      	mov	r3, r1
 8004846:	4620      	mov	r0, r4
 8004848:	4629      	mov	r1, r5
 800484a:	f01c fed5 	bl	80215f8 <__aeabi_dmul>
 800484e:	4602      	mov	r2, r0
 8004850:	460b      	mov	r3, r1
 8004852:	4610      	mov	r0, r2
 8004854:	4619      	mov	r1, r3
 8004856:	f01d f989 	bl	8021b6c <__aeabi_d2f>
 800485a:	4602      	mov	r2, r0
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	601a      	str	r2, [r3, #0]
}
 8004860:	f107 0710 	add.w	r7, r7, #16
 8004864:	46bd      	mov	sp, r7
 8004866:	bdb0      	pop	{r4, r5, r7, pc}
 8004868:	54442d18 	.word	0x54442d18
 800486c:	400921fb 	.word	0x400921fb

08004870 <CreatePulseWidth>:

void CreatePulseWidth(float *u_phi, float *u_theta, float *u_psi_dot, float *u_hover, float *PWM_width)
{
 8004870:	b480      	push	{r7}
 8004872:	b087      	sub	sp, #28
 8004874:	af00      	add	r7, sp, #0
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	607a      	str	r2, [r7, #4]
 800487c:	603b      	str	r3, [r7, #0]
	float saturationMax=100;
 800487e:	f04f 0300 	mov.w	r3, #0
 8004882:	f2c4 23c8 	movt	r3, #17096	; 0x42c8
 8004886:	617b      	str	r3, [r7, #20]
	float saturationMin=0;
 8004888:	f04f 0300 	mov.w	r3, #0
 800488c:	613b      	str	r3, [r7, #16]

	//*u_psi_dot = 0;
	//*u_theta = 0;
	//*u_phi = 0;

	if (*u_hover > 5.0)
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	ed93 7a00 	vldr	s14, [r3]
 8004894:	eef1 7a04 	vmov.f32	s15, #20
 8004898:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800489c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048a0:	dd5c      	ble.n	800495c <CreatePulseWidth+0xec>
	{
		PWM_width[0]=-*u_theta+*u_phi-*u_psi_dot+*u_hover;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	ed93 7a00 	vldr	s14, [r3]
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	edd3 7a00 	vldr	s15, [r3]
 80048ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	edd3 7a00 	vldr	s15, [r3]
 80048b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	edd3 7a00 	vldr	s15, [r3]
 80048c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048c6:	6a3b      	ldr	r3, [r7, #32]
 80048c8:	edc3 7a00 	vstr	s15, [r3]
		PWM_width[1]=-*u_theta-*u_phi+*u_psi_dot+*u_hover;
 80048cc:	6a3b      	ldr	r3, [r7, #32]
 80048ce:	f103 0304 	add.w	r3, r3, #4
 80048d2:	68ba      	ldr	r2, [r7, #8]
 80048d4:	edd2 7a00 	vldr	s15, [r2]
 80048d8:	eeb1 7a67 	vneg.f32	s14, s15
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	edd2 7a00 	vldr	s15, [r2]
 80048e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	edd2 7a00 	vldr	s15, [r2]
 80048ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80048f0:	683a      	ldr	r2, [r7, #0]
 80048f2:	edd2 7a00 	vldr	s15, [r2]
 80048f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048fa:	edc3 7a00 	vstr	s15, [r3]
		PWM_width[2]=*u_theta+*u_phi+*u_psi_dot+*u_hover;
 80048fe:	6a3b      	ldr	r3, [r7, #32]
 8004900:	f103 0308 	add.w	r3, r3, #8
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	ed92 7a00 	vldr	s14, [r2]
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	edd2 7a00 	vldr	s15, [r2]
 8004910:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	edd2 7a00 	vldr	s15, [r2]
 800491a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800491e:	683a      	ldr	r2, [r7, #0]
 8004920:	edd2 7a00 	vldr	s15, [r2]
 8004924:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004928:	edc3 7a00 	vstr	s15, [r3]
		PWM_width[3]=*u_theta-*u_phi-*u_psi_dot+*u_hover;
 800492c:	6a3b      	ldr	r3, [r7, #32]
 800492e:	f103 030c 	add.w	r3, r3, #12
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	ed92 7a00 	vldr	s14, [r2]
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	edd2 7a00 	vldr	s15, [r2]
 800493e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	edd2 7a00 	vldr	s15, [r2]
 8004948:	ee37 7a67 	vsub.f32	s14, s14, s15
 800494c:	683a      	ldr	r2, [r7, #0]
 800494e:	edd2 7a00 	vldr	s15, [r2]
 8004952:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004956:	edc3 7a00 	vstr	s15, [r3]
 800495a:	e015      	b.n	8004988 <CreatePulseWidth+0x118>
	}
	else
	{
		PWM_width[0]=*u_hover;
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	6a3b      	ldr	r3, [r7, #32]
 8004962:	601a      	str	r2, [r3, #0]
		PWM_width[1]=*u_hover;
 8004964:	6a3b      	ldr	r3, [r7, #32]
 8004966:	f103 0304 	add.w	r3, r3, #4
 800496a:	683a      	ldr	r2, [r7, #0]
 800496c:	6812      	ldr	r2, [r2, #0]
 800496e:	601a      	str	r2, [r3, #0]
		PWM_width[2]=*u_hover;
 8004970:	6a3b      	ldr	r3, [r7, #32]
 8004972:	f103 0308 	add.w	r3, r3, #8
 8004976:	683a      	ldr	r2, [r7, #0]
 8004978:	6812      	ldr	r2, [r2, #0]
 800497a:	601a      	str	r2, [r3, #0]
		PWM_width[3]=*u_hover;
 800497c:	6a3b      	ldr	r3, [r7, #32]
 800497e:	f103 030c 	add.w	r3, r3, #12
 8004982:	683a      	ldr	r2, [r7, #0]
 8004984:	6812      	ldr	r2, [r2, #0]
 8004986:	601a      	str	r2, [r3, #0]
	}

	if (PWM_width[0]>saturationMax)
 8004988:	6a3b      	ldr	r3, [r7, #32]
 800498a:	ed93 7a00 	vldr	s14, [r3]
 800498e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004992:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800499a:	dd02      	ble.n	80049a2 <CreatePulseWidth+0x132>
		PWM_width[0]=saturationMax;
 800499c:	6a3b      	ldr	r3, [r7, #32]
 800499e:	697a      	ldr	r2, [r7, #20]
 80049a0:	601a      	str	r2, [r3, #0]

	if (PWM_width[0]<saturationMin)
 80049a2:	6a3b      	ldr	r3, [r7, #32]
 80049a4:	ed93 7a00 	vldr	s14, [r3]
 80049a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80049ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049b4:	d502      	bpl.n	80049bc <CreatePulseWidth+0x14c>
		PWM_width[0]=saturationMin;
 80049b6:	6a3b      	ldr	r3, [r7, #32]
 80049b8:	693a      	ldr	r2, [r7, #16]
 80049ba:	601a      	str	r2, [r3, #0]

	if (PWM_width[1]>saturationMax)
 80049bc:	6a3b      	ldr	r3, [r7, #32]
 80049be:	f103 0304 	add.w	r3, r3, #4
 80049c2:	ed93 7a00 	vldr	s14, [r3]
 80049c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80049ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049d2:	dd04      	ble.n	80049de <CreatePulseWidth+0x16e>
		PWM_width[1]=saturationMax;
 80049d4:	6a3b      	ldr	r3, [r7, #32]
 80049d6:	f103 0304 	add.w	r3, r3, #4
 80049da:	697a      	ldr	r2, [r7, #20]
 80049dc:	601a      	str	r2, [r3, #0]

	if (PWM_width[1]<saturationMin)
 80049de:	6a3b      	ldr	r3, [r7, #32]
 80049e0:	f103 0304 	add.w	r3, r3, #4
 80049e4:	ed93 7a00 	vldr	s14, [r3]
 80049e8:	edd7 7a04 	vldr	s15, [r7, #16]
 80049ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049f4:	d504      	bpl.n	8004a00 <CreatePulseWidth+0x190>
		PWM_width[1]=saturationMin;
 80049f6:	6a3b      	ldr	r3, [r7, #32]
 80049f8:	f103 0304 	add.w	r3, r3, #4
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	601a      	str	r2, [r3, #0]

	if (PWM_width[2]>saturationMax)
 8004a00:	6a3b      	ldr	r3, [r7, #32]
 8004a02:	f103 0308 	add.w	r3, r3, #8
 8004a06:	ed93 7a00 	vldr	s14, [r3]
 8004a0a:	edd7 7a05 	vldr	s15, [r7, #20]
 8004a0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a16:	dd04      	ble.n	8004a22 <CreatePulseWidth+0x1b2>
		PWM_width[2]=saturationMax;
 8004a18:	6a3b      	ldr	r3, [r7, #32]
 8004a1a:	f103 0308 	add.w	r3, r3, #8
 8004a1e:	697a      	ldr	r2, [r7, #20]
 8004a20:	601a      	str	r2, [r3, #0]

	if (PWM_width[2]<saturationMin)
 8004a22:	6a3b      	ldr	r3, [r7, #32]
 8004a24:	f103 0308 	add.w	r3, r3, #8
 8004a28:	ed93 7a00 	vldr	s14, [r3]
 8004a2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004a30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a38:	d504      	bpl.n	8004a44 <CreatePulseWidth+0x1d4>
		PWM_width[2]=saturationMin;
 8004a3a:	6a3b      	ldr	r3, [r7, #32]
 8004a3c:	f103 0308 	add.w	r3, r3, #8
 8004a40:	693a      	ldr	r2, [r7, #16]
 8004a42:	601a      	str	r2, [r3, #0]

	if (PWM_width[3]>saturationMax)
 8004a44:	6a3b      	ldr	r3, [r7, #32]
 8004a46:	f103 030c 	add.w	r3, r3, #12
 8004a4a:	ed93 7a00 	vldr	s14, [r3]
 8004a4e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004a52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a5a:	dd04      	ble.n	8004a66 <CreatePulseWidth+0x1f6>
		PWM_width[3]=saturationMax;
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	f103 030c 	add.w	r3, r3, #12
 8004a62:	697a      	ldr	r2, [r7, #20]
 8004a64:	601a      	str	r2, [r3, #0]

	if (PWM_width[3]<saturationMin)
 8004a66:	6a3b      	ldr	r3, [r7, #32]
 8004a68:	f103 030c 	add.w	r3, r3, #12
 8004a6c:	ed93 7a00 	vldr	s14, [r3]
 8004a70:	edd7 7a04 	vldr	s15, [r7, #16]
 8004a74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a7c:	d504      	bpl.n	8004a88 <CreatePulseWidth+0x218>
		PWM_width[3]=saturationMin;
 8004a7e:	6a3b      	ldr	r3, [r7, #32]
 8004a80:	f103 030c 	add.w	r3, r3, #12
 8004a84:	693a      	ldr	r2, [r7, #16]
 8004a86:	601a      	str	r2, [r3, #0]
}
 8004a88:	f107 071c 	add.w	r7, r7, #28
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bc80      	pop	{r7}
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop

08004a94 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8004a94:	e7fe      	b.n	8004a94 <NMI_Handler>

08004a96 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8004a96:	e7fe      	b.n	8004a96 <HardFault_Handler>

08004a98 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8004a98:	e7fe      	b.n	8004a98 <MemManage_Handler>

08004a9a <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8004a9a:	e7fe      	b.n	8004a9a <BusFault_Handler>

08004a9c <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8004a9c:	e7fe      	b.n	8004a9c <UsageFault_Handler>

08004a9e <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8004a9e:	e7fe      	b.n	8004a9e <SVC_Handler>

08004aa0 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8004aa0:	e7fe      	b.n	8004aa0 <DebugMon_Handler>

08004aa2 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8004aa2:	e7fe      	b.n	8004aa2 <PendSV_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8004aa4:	e7fe      	b.n	8004aa4 <PendSV_Handler+0x2>
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8004aa6:	e7fe      	b.n	8004aa6 <PendSV_Handler+0x4>

08004aa8 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8004aa8:	e7fe      	b.n	8004aa8 <ERU0_0_IRQHandler>

08004aaa <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8004aaa:	e7fe      	b.n	8004aaa <ERU0_1_IRQHandler>

08004aac <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8004aac:	e7fe      	b.n	8004aac <ERU0_2_IRQHandler>

08004aae <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8004aae:	e7fe      	b.n	8004aae <ERU0_3_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8004ab0:	e7fe      	b.n	8004ab0 <ERU0_3_IRQHandler+0x2>

08004ab2 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8004ab2:	e7fe      	b.n	8004ab2 <ERU1_1_IRQHandler>

08004ab4 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8004ab4:	e7fe      	b.n	8004ab4 <ERU1_2_IRQHandler>

08004ab6 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8004ab6:	e7fe      	b.n	8004ab6 <ERU1_3_IRQHandler>

08004ab8 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8004ab8:	e7fe      	b.n	8004ab8 <PMU0_0_IRQHandler>

08004aba <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8004aba:	e7fe      	b.n	8004aba <VADC0_C0_0_IRQHandler>

08004abc <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8004abc:	e7fe      	b.n	8004abc <VADC0_C0_1_IRQHandler>

08004abe <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8004abe:	e7fe      	b.n	8004abe <VADC0_C0_2_IRQHandler>

08004ac0 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8004ac0:	e7fe      	b.n	8004ac0 <VADC0_C0_3_IRQHandler>

08004ac2 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8004ac2:	e7fe      	b.n	8004ac2 <VADC0_G0_0_IRQHandler>

08004ac4 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8004ac4:	e7fe      	b.n	8004ac4 <VADC0_G0_1_IRQHandler>

08004ac6 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8004ac6:	e7fe      	b.n	8004ac6 <VADC0_G0_2_IRQHandler>

08004ac8 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8004ac8:	e7fe      	b.n	8004ac8 <VADC0_G0_3_IRQHandler>

08004aca <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8004aca:	e7fe      	b.n	8004aca <VADC0_G1_0_IRQHandler>

08004acc <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8004acc:	e7fe      	b.n	8004acc <VADC0_G1_1_IRQHandler>

08004ace <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8004ace:	e7fe      	b.n	8004ace <VADC0_G1_2_IRQHandler>

08004ad0 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8004ad0:	e7fe      	b.n	8004ad0 <VADC0_G1_3_IRQHandler>

08004ad2 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8004ad2:	e7fe      	b.n	8004ad2 <VADC0_G2_0_IRQHandler>

08004ad4 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8004ad4:	e7fe      	b.n	8004ad4 <VADC0_G2_1_IRQHandler>

08004ad6 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8004ad6:	e7fe      	b.n	8004ad6 <VADC0_G2_2_IRQHandler>

08004ad8 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8004ad8:	e7fe      	b.n	8004ad8 <VADC0_G2_3_IRQHandler>

08004ada <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8004ada:	e7fe      	b.n	8004ada <VADC0_G3_0_IRQHandler>

08004adc <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8004adc:	e7fe      	b.n	8004adc <VADC0_G3_1_IRQHandler>

08004ade <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8004ade:	e7fe      	b.n	8004ade <VADC0_G3_2_IRQHandler>

08004ae0 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8004ae0:	e7fe      	b.n	8004ae0 <VADC0_G3_3_IRQHandler>

08004ae2 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8004ae2:	e7fe      	b.n	8004ae2 <DSD0_0_IRQHandler>

08004ae4 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8004ae4:	e7fe      	b.n	8004ae4 <DSD0_1_IRQHandler>

08004ae6 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8004ae6:	e7fe      	b.n	8004ae6 <DSD0_2_IRQHandler>

08004ae8 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8004ae8:	e7fe      	b.n	8004ae8 <DSD0_3_IRQHandler>

08004aea <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8004aea:	e7fe      	b.n	8004aea <DSD0_4_IRQHandler>

08004aec <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8004aec:	e7fe      	b.n	8004aec <DSD0_5_IRQHandler>

08004aee <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8004aee:	e7fe      	b.n	8004aee <DSD0_6_IRQHandler>

08004af0 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8004af0:	e7fe      	b.n	8004af0 <DSD0_7_IRQHandler>

08004af2 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8004af2:	e7fe      	b.n	8004af2 <DAC0_0_IRQHandler>

08004af4 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8004af4:	e7fe      	b.n	8004af4 <DAC0_1_IRQHandler>

08004af6 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8004af6:	e7fe      	b.n	8004af6 <CCU40_0_IRQHandler>

08004af8 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8004af8:	e7fe      	b.n	8004af8 <CCU40_1_IRQHandler>

08004afa <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8004afa:	e7fe      	b.n	8004afa <CCU40_2_IRQHandler>

08004afc <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8004afc:	e7fe      	b.n	8004afc <CCU40_3_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8004afe:	e7fe      	b.n	8004afe <CCU40_3_IRQHandler+0x2>
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8004b00:	e7fe      	b.n	8004b00 <CCU40_3_IRQHandler+0x4>

08004b02 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8004b02:	e7fe      	b.n	8004b02 <CCU41_2_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8004b04:	e7fe      	b.n	8004b04 <CCU41_2_IRQHandler+0x2>

08004b06 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8004b06:	e7fe      	b.n	8004b06 <CCU42_0_IRQHandler>

08004b08 <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8004b08:	e7fe      	b.n	8004b08 <CCU42_1_IRQHandler>

08004b0a <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8004b0a:	e7fe      	b.n	8004b0a <CCU42_2_IRQHandler>

08004b0c <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8004b0c:	e7fe      	b.n	8004b0c <CCU42_3_IRQHandler>

08004b0e <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8004b0e:	e7fe      	b.n	8004b0e <CCU43_0_IRQHandler>

08004b10 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8004b10:	e7fe      	b.n	8004b10 <CCU43_1_IRQHandler>

08004b12 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8004b12:	e7fe      	b.n	8004b12 <CCU43_2_IRQHandler>

08004b14 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8004b14:	e7fe      	b.n	8004b14 <CCU43_3_IRQHandler>

08004b16 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8004b16:	e7fe      	b.n	8004b16 <CCU80_0_IRQHandler>

08004b18 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8004b18:	e7fe      	b.n	8004b18 <CCU80_1_IRQHandler>

08004b1a <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8004b1a:	e7fe      	b.n	8004b1a <CCU80_2_IRQHandler>

08004b1c <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8004b1c:	e7fe      	b.n	8004b1c <CCU80_3_IRQHandler>

08004b1e <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8004b1e:	e7fe      	b.n	8004b1e <CCU81_0_IRQHandler>

08004b20 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8004b20:	e7fe      	b.n	8004b20 <CCU81_1_IRQHandler>

08004b22 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8004b22:	e7fe      	b.n	8004b22 <CCU81_2_IRQHandler>

08004b24 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8004b24:	e7fe      	b.n	8004b24 <CCU81_3_IRQHandler>

08004b26 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8004b26:	e7fe      	b.n	8004b26 <POSIF0_0_IRQHandler>

08004b28 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8004b28:	e7fe      	b.n	8004b28 <POSIF0_1_IRQHandler>

08004b2a <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8004b2a:	e7fe      	b.n	8004b2a <POSIF1_0_IRQHandler>

08004b2c <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8004b2c:	e7fe      	b.n	8004b2c <POSIF1_1_IRQHandler>

08004b2e <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8004b2e:	e7fe      	b.n	8004b2e <CAN0_0_IRQHandler>

08004b30 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8004b30:	e7fe      	b.n	8004b30 <CAN0_1_IRQHandler>

08004b32 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8004b32:	e7fe      	b.n	8004b32 <CAN0_2_IRQHandler>

08004b34 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8004b34:	e7fe      	b.n	8004b34 <CAN0_3_IRQHandler>

08004b36 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8004b36:	e7fe      	b.n	8004b36 <CAN0_4_IRQHandler>

08004b38 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8004b38:	e7fe      	b.n	8004b38 <CAN0_5_IRQHandler>

08004b3a <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8004b3a:	e7fe      	b.n	8004b3a <CAN0_6_IRQHandler>

08004b3c <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8004b3c:	e7fe      	b.n	8004b3c <CAN0_7_IRQHandler>

08004b3e <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8004b3e:	e7fe      	b.n	8004b3e <USIC0_0_IRQHandler>

08004b40 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8004b40:	e7fe      	b.n	8004b40 <USIC0_1_IRQHandler>

08004b42 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8004b42:	e7fe      	b.n	8004b42 <USIC0_2_IRQHandler>

08004b44 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8004b44:	e7fe      	b.n	8004b44 <USIC0_3_IRQHandler>

08004b46 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8004b46:	e7fe      	b.n	8004b46 <USIC0_4_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8004b48:	e7fe      	b.n	8004b48 <USIC0_4_IRQHandler+0x2>
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8004b4a:	e7fe      	b.n	8004b4a <USIC0_4_IRQHandler+0x4>

08004b4c <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8004b4c:	e7fe      	b.n	8004b4c <USIC1_1_IRQHandler>

08004b4e <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8004b4e:	e7fe      	b.n	8004b4e <USIC1_2_IRQHandler>

08004b50 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8004b50:	e7fe      	b.n	8004b50 <USIC1_3_IRQHandler>

08004b52 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8004b52:	e7fe      	b.n	8004b52 <USIC1_4_IRQHandler>

08004b54 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8004b54:	e7fe      	b.n	8004b54 <USIC1_5_IRQHandler>

08004b56 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8004b56:	e7fe      	b.n	8004b56 <USIC2_0_IRQHandler>

08004b58 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8004b58:	e7fe      	b.n	8004b58 <USIC2_1_IRQHandler>

08004b5a <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8004b5a:	e7fe      	b.n	8004b5a <USIC2_2_IRQHandler>

08004b5c <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8004b5c:	e7fe      	b.n	8004b5c <USIC2_3_IRQHandler>

08004b5e <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8004b5e:	e7fe      	b.n	8004b5e <USIC2_4_IRQHandler>

08004b60 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8004b60:	e7fe      	b.n	8004b60 <USIC2_5_IRQHandler>

08004b62 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8004b62:	e7fe      	b.n	8004b62 <LEDTS0_0_IRQHandler>

08004b64 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8004b64:	e7fe      	b.n	8004b64 <FCE0_0_IRQHandler>

08004b66 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8004b66:	e7fe      	b.n	8004b66 <GPDMA0_0_IRQHandler>

08004b68 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8004b68:	e7fe      	b.n	8004b68 <SDMMC0_0_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8004b6a:	e7fe      	b.n	8004b6a <SDMMC0_0_IRQHandler+0x2>

08004b6c <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8004b6c:	e7fe      	b.n	8004b6c <ETH0_0_IRQHandler>

08004b6e <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8004b6e:	e7fe      	b.n	8004b6e <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8004b70:	f04f 0001 	mov.w	r0, #1
    BX LR
 8004b74:	4770      	bx	lr
	...

08004b78 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8004b7e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004b82:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004b86:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8004b8a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004b8e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004b92:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8004b96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8004b9a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004b9e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004ba2:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8004ba6:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004baa:	6952      	ldr	r2, [r2, #20]
 8004bac:	f022 0208 	bic.w	r2, r2, #8
 8004bb0:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8004bb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004bb6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004bba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004bbe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004bc2:	6852      	ldr	r2, [r2, #4]
 8004bc4:	f022 0201 	bic.w	r2, r2, #1
 8004bc8:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8004bca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004bce:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8004bd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004bd6:	f103 0314 	add.w	r3, r3, #20
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f023 030f 	bic.w	r3, r3, #15
 8004be4:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f043 0303 	orr.w	r3, r3, #3
 8004bec:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8004bee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004bf2:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004bfc:	f103 0314 	add.w	r3, r3, #20
 8004c00:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8004c02:	f000 f8ab 	bl	8004d5c <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8004c06:	f000 f805 	bl	8004c14 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8004c0a:	f107 0708 	add.w	r7, r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop

08004c14 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b085      	sub	sp, #20
 8004c18:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8004c1a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004c1e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c28:	f040 8089 	bne.w	8004d3e <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8004c2c:	f244 7310 	movw	r3, #18192	; 0x4710
 8004c30:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0304 	and.w	r3, r3, #4
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	f000 8088 	beq.w	8004d50 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8004c40:	f244 7310 	movw	r3, #18192	; 0x4710
 8004c44:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8004c4e:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8004c52:	f103 0301 	add.w	r3, r3, #1
 8004c56:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8004c58:	f244 7310 	movw	r3, #18192	; 0x4710
 8004c5c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8004c66:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8004c6a:	f103 0301 	add.w	r3, r3, #1
 8004c6e:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8004c70:	f244 7310 	movw	r3, #18192	; 0x4710
 8004c74:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004c7e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8004c82:	f103 0301 	add.w	r3, r3, #1
 8004c86:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8004c88:	f244 7310 	movw	r3, #18192	; 0x4710
 8004c8c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d028      	beq.n	8004cec <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8004c9a:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8004c9e:	f2c0 136e 	movt	r3, #366	; 0x16e
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ca8:	68ba      	ldr	r2, [r7, #8]
 8004caa:	fb02 f303 	mul.w	r3, r2, r3
 8004cae:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8004cb0:	683a      	ldr	r2, [r7, #0]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cb8:	f240 0314 	movw	r3, #20
 8004cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cc0:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8004cc2:	f240 0314 	movw	r3, #20
 8004cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004cd0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	f103 0301 	add.w	r3, r3, #1
 8004cdc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ce0:	f240 0314 	movw	r3, #20
 8004ce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ce8:	601a      	str	r2, [r3, #0]
 8004cea:	e031      	b.n	8004d50 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8004cec:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8004cf0:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8004cf4:	68fa      	ldr	r2, [r7, #12]
 8004cf6:	fbb3 f3f2 	udiv	r3, r3, r2
 8004cfa:	68ba      	ldr	r2, [r7, #8]
 8004cfc:	fb02 f303 	mul.w	r3, r2, r3
 8004d00:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8004d02:	683a      	ldr	r2, [r7, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d0a:	f240 0314 	movw	r3, #20
 8004d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d12:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8004d14:	f240 0314 	movw	r3, #20
 8004d18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004d22:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	f103 0301 	add.w	r3, r3, #1
 8004d2e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d32:	f240 0314 	movw	r3, #20
 8004d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d3a:	601a      	str	r2, [r3, #0]
 8004d3c:	e008      	b.n	8004d50 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8004d3e:	f240 0314 	movw	r3, #20
 8004d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d46:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8004d4a:	f2c0 126e 	movt	r2, #366	; 0x16e
 8004d4e:	601a      	str	r2, [r3, #0]
}


}
 8004d50:	f107 0714 	add.w	r7, r7, #20
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bc80      	pop	{r7}
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop

08004d5c <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b082      	sub	sp, #8
 8004d60:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8004d62:	f01a fb25 	bl	801f3b0 <AllowPLLInitByStartup>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	f000 8255 	beq.w	8005218 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8004d6e:	f244 7310 	movw	r3, #18192	; 0x4710
 8004d72:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004d76:	685a      	ldr	r2, [r3, #4]
 8004d78:	f04f 0302 	mov.w	r3, #2
 8004d7c:	f2c0 0301 	movt	r3, #1
 8004d80:	4013      	ands	r3, r2
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d00d      	beq.n	8004da2 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8004d86:	f244 7310 	movw	r3, #18192	; 0x4710
 8004d8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004d8e:	f244 7210 	movw	r2, #18192	; 0x4710
 8004d92:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004d96:	6852      	ldr	r2, [r2, #4]
 8004d98:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004d9c:	f022 0202 	bic.w	r2, r2, #2
 8004da0:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8004da2:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004da6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d072      	beq.n	8004e9a <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8004db4:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004db8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004dbc:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8004dc0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004dc4:	6852      	ldr	r2, [r2, #4]
 8004dc6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004dca:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8004dcc:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004dd0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004dd4:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8004dd8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004ddc:	6852      	ldr	r2, [r2, #4]
 8004dde:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004de2:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8004de4:	f244 7310 	movw	r3, #18192	; 0x4710
 8004de8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004dec:	f244 7210 	movw	r2, #18192	; 0x4710
 8004df0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004df4:	68d2      	ldr	r2, [r2, #12]
 8004df6:	f022 0201 	bic.w	r2, r2, #1
 8004dfa:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8004dfc:	f244 7310 	movw	r3, #18192	; 0x4710
 8004e00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004e04:	f244 7210 	movw	r2, #18192	; 0x4710
 8004e08:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004e0c:	6852      	ldr	r2, [r2, #4]
 8004e0e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004e12:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8004e14:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004e18:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004e1c:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8004e20:	f2c0 024c 	movt	r2, #76	; 0x4c
 8004e24:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8004e26:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004e2a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004e2e:	f04f 0200 	mov.w	r2, #0
 8004e32:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e34:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004e38:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004e3c:	f04f 0205 	mov.w	r2, #5
 8004e40:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8004e42:	f244 7310 	movw	r3, #18192	; 0x4710
 8004e46:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8004e50:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8004e54:	d008      	beq.n	8004e68 <SystemClockSetup+0x10c>
 8004e56:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004e5a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004e5e:	689a      	ldr	r2, [r3, #8]
 8004e60:	f240 13f3 	movw	r3, #499	; 0x1f3
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d8ec      	bhi.n	8004e42 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8004e68:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004e6c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004e70:	f24e 0210 	movw	r2, #57360	; 0xe010
 8004e74:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004e78:	6812      	ldr	r2, [r2, #0]
 8004e7a:	f022 0201 	bic.w	r2, r2, #1
 8004e7e:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8004e80:	f244 7310 	movw	r3, #18192	; 0x4710
 8004e84:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8004e8e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8004e92:	d002      	beq.n	8004e9a <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8004e94:	f04f 0300 	mov.w	r3, #0
 8004e98:	e1c0      	b.n	800521c <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8004e9a:	f244 7310 	movw	r3, #18192	; 0x4710
 8004e9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0304 	and.w	r3, r3, #4
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	f040 81b5 	bne.w	8005218 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8004eae:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004eb2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d00b      	beq.n	8004ed8 <SystemClockSetup+0x17c>
 8004ec0:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004ec4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004ec8:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8004ecc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004ed0:	68d2      	ldr	r2, [r2, #12]
 8004ed2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004ed6:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8004ed8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004edc:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8004ee0:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	f649 7381 	movw	r3, #40833	; 0x9f81
 8004ee8:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8004eec:	fba3 1302 	umull	r1, r3, r3, r2
 8004ef0:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8004ef4:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ef8:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8004efa:	f244 7310 	movw	r3, #18192	; 0x4710
 8004efe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f02:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f06:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f0a:	6852      	ldr	r2, [r2, #4]
 8004f0c:	f042 0201 	orr.w	r2, r2, #1
 8004f10:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8004f12:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f16:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f1a:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f1e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f22:	6852      	ldr	r2, [r2, #4]
 8004f24:	f042 0210 	orr.w	r2, r2, #16
 8004f28:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8004f2a:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f2e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8004f38:	f644 7301 	movw	r3, #20225	; 0x4f01
 8004f3c:	f2c0 1300 	movt	r3, #256	; 0x100
 8004f40:	430b      	orrs	r3, r1
 8004f42:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8004f44:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f48:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f4c:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f50:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f54:	6852      	ldr	r2, [r2, #4]
 8004f56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f5a:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8004f5c:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f60:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f64:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f68:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f6c:	6852      	ldr	r2, [r2, #4]
 8004f6e:	f022 0210 	bic.w	r2, r2, #16
 8004f72:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8004f74:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f78:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f7c:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f80:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f84:	6852      	ldr	r2, [r2, #4]
 8004f86:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004f8a:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8004f8c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004f90:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004f94:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8004f98:	f2c0 024c 	movt	r2, #76	; 0x4c
 8004f9c:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8004f9e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004fa2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004fa6:	f04f 0200 	mov.w	r2, #0
 8004faa:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004fac:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004fb0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004fb4:	f04f 0205 	mov.w	r2, #5
 8004fb8:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8004fba:	bf00      	nop
 8004fbc:	f244 7310 	movw	r3, #18192	; 0x4710
 8004fc0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0304 	and.w	r3, r3, #4
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d108      	bne.n	8004fe0 <SystemClockSetup+0x284>
 8004fce:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004fd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004fd6:	689a      	ldr	r2, [r3, #8]
 8004fd8:	f240 13f3 	movw	r3, #499	; 0x1f3
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d8ed      	bhi.n	8004fbc <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8004fe0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004fe4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004fe8:	f24e 0210 	movw	r2, #57360	; 0xe010
 8004fec:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004ff0:	6812      	ldr	r2, [r2, #0]
 8004ff2:	f022 0201 	bic.w	r2, r2, #1
 8004ff6:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8004ff8:	f244 7310 	movw	r3, #18192	; 0x4710
 8004ffc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 0304 	and.w	r3, r3, #4
 8005006:	2b00      	cmp	r3, #0
 8005008:	d04e      	beq.n	80050a8 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800500a:	f244 7310 	movw	r3, #18192	; 0x4710
 800500e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005012:	f244 7210 	movw	r2, #18192	; 0x4710
 8005016:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800501a:	6852      	ldr	r2, [r2, #4]
 800501c:	f022 0201 	bic.w	r2, r2, #1
 8005020:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8005022:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005026:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800502a:	f04f 0200 	mov.w	r2, #0
 800502e:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8005030:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005034:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005038:	f04f 0200 	mov.w	r2, #0
 800503c:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 800503e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005042:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005046:	f04f 0200 	mov.w	r2, #0
 800504a:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 800504c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005050:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005054:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8005058:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800505c:	68d2      	ldr	r2, [r2, #12]
 800505e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005062:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8005064:	f244 7310 	movw	r3, #18192	; 0x4710
 8005068:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800506c:	f244 7210 	movw	r2, #18192	; 0x4710
 8005070:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005074:	6852      	ldr	r2, [r2, #4]
 8005076:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800507a:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 800507c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005080:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005084:	f240 5245 	movw	r2, #1349	; 0x545
 8005088:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800508a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800508e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005092:	f04f 0200 	mov.w	r2, #0
 8005096:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005098:	f24e 0310 	movw	r3, #57360	; 0xe010
 800509c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80050a0:	f04f 0205 	mov.w	r2, #5
 80050a4:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80050a6:	e002      	b.n	80050ae <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 80050a8:	f04f 0300 	mov.w	r3, #0
 80050ac:	e0b6      	b.n	800521c <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80050ae:	f24e 0310 	movw	r3, #57360	; 0xe010
 80050b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	2b63      	cmp	r3, #99	; 0x63
 80050ba:	d8f8      	bhi.n	80050ae <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80050bc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80050c0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80050c4:	f24e 0210 	movw	r2, #57360	; 0xe010
 80050c8:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80050cc:	6812      	ldr	r2, [r2, #0]
 80050ce:	f022 0201 	bic.w	r2, r2, #1
 80050d2:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80050d4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80050d8:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80050dc:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80050e4:	f245 43c7 	movw	r3, #21703	; 0x54c7
 80050e8:	f2c0 131e 	movt	r3, #286	; 0x11e
 80050ec:	fba3 1302 	umull	r1, r3, r3, r2
 80050f0:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80050f4:	f103 33ff 	add.w	r3, r3, #4294967295
 80050f8:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80050fa:	f244 7210 	movw	r2, #18192	; 0x4710
 80050fe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8005108:	f644 7301 	movw	r3, #20225	; 0x4f01
 800510c:	f2c0 1300 	movt	r3, #256	; 0x100
 8005110:	430b      	orrs	r3, r1
 8005112:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8005114:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005118:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800511c:	f640 421b 	movw	r2, #3099	; 0xc1b
 8005120:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8005122:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005126:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800512a:	f04f 0200 	mov.w	r2, #0
 800512e:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005130:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005134:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005138:	f04f 0205 	mov.w	r2, #5
 800513c:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800513e:	bf00      	nop
 8005140:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005144:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	2b63      	cmp	r3, #99	; 0x63
 800514c:	d8f8      	bhi.n	8005140 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800514e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005152:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005156:	f24e 0210 	movw	r2, #57360	; 0xe010
 800515a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800515e:	6812      	ldr	r2, [r2, #0]
 8005160:	f022 0201 	bic.w	r2, r2, #1
 8005164:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8005166:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800516a:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 800516e:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8005176:	f24e 332f 	movw	r3, #58159	; 0xe32f
 800517a:	f2c0 03be 	movt	r3, #190	; 0xbe
 800517e:	fba3 1302 	umull	r1, r3, r3, r2
 8005182:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8005186:	f103 33ff 	add.w	r3, r3, #4294967295
 800518a:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800518c:	f244 7210 	movw	r2, #18192	; 0x4710
 8005190:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800519a:	f644 7301 	movw	r3, #20225	; 0x4f01
 800519e:	f2c0 1300 	movt	r3, #256	; 0x100
 80051a2:	430b      	orrs	r3, r1
 80051a4:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80051a6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80051aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80051ae:	f241 3223 	movw	r2, #4899	; 0x1323
 80051b2:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80051b4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80051b8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80051bc:	f04f 0200 	mov.w	r2, #0
 80051c0:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051c2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80051c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80051ca:	f04f 0205 	mov.w	r2, #5
 80051ce:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80051d0:	bf00      	nop
 80051d2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80051d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	2b63      	cmp	r3, #99	; 0x63
 80051de:	d8f8      	bhi.n	80051d2 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80051e0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80051e4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80051e8:	f24e 0210 	movw	r2, #57360	; 0xe010
 80051ec:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80051f0:	6812      	ldr	r2, [r2, #0]
 80051f2:	f022 0201 	bic.w	r2, r2, #1
 80051f6:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80051f8:	f244 7310 	movw	r3, #18192	; 0x4710
 80051fc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005200:	f644 7201 	movw	r2, #20225	; 0x4f01
 8005204:	f2c0 1203 	movt	r2, #259	; 0x103
 8005208:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 800520a:	f244 1360 	movw	r3, #16736	; 0x4160
 800520e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005212:	f04f 0205 	mov.w	r2, #5
 8005216:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8005218:	f04f 0301 	mov.w	r3, #1

}
 800521c:	4618      	mov	r0, r3
 800521e:	f107 0708 	add.w	r7, r7, #8
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop

08005228 <CCU41_1_IRQHandler>:
int8_t MotorRunning=0;

void Monitoring_Int_Handler();

void Controller_CompareMatch_Int_Handler(void)
{
 8005228:	b5f0      	push	{r4, r5, r6, r7, lr}
 800522a:	b085      	sub	sp, #20
 800522c:	af04      	add	r7, sp, #16
	GetAngles(YPR);
 800522e:	f640 0018 	movw	r0, #2072	; 0x818
 8005232:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005236:	f7fc fcb3 	bl	8001ba0 <GetAngles>
	GetRCData(&powerD, &yawD_dot, &pitchD, &rollD);
 800523a:	f240 60f4 	movw	r0, #1780	; 0x6f4
 800523e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005242:	f240 61f8 	movw	r1, #1784	; 0x6f8
 8005246:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800524a:	f240 62fc 	movw	r2, #1788	; 0x6fc
 800524e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005252:	f240 7300 	movw	r3, #1792	; 0x700
 8005256:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800525a:	f7fe ffb1 	bl	80041c0 <GetRCData>

	//YPR[0]=0;

	//yaw control
	AngleRateController(&yawD_dot, &YPR[0], &P_yaw, &u_yaw_dot);
 800525e:	f240 60f8 	movw	r0, #1784	; 0x6f8
 8005262:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005266:	f640 0118 	movw	r1, #2072	; 0x818
 800526a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800526e:	f647 4234 	movw	r2, #31796	; 0x7c34
 8005272:	f6c0 0202 	movt	r2, #2050	; 0x802
 8005276:	f240 63e8 	movw	r3, #1768	; 0x6e8
 800527a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800527e:	f7ff faaf 	bl	80047e0 <AngleRateController>
	//pitch control
	AngleController(&pitchD, &YPR[1], CONTROL_ORDER, a_pitch, b_pitch, x_pitch, &u_pitch);
 8005282:	f640 0394 	movw	r3, #2196	; 0x894
 8005286:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800528a:	9300      	str	r3, [sp, #0]
 800528c:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8005290:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005294:	9301      	str	r3, [sp, #4]
 8005296:	f240 63ec 	movw	r3, #1772	; 0x6ec
 800529a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800529e:	9302      	str	r3, [sp, #8]
 80052a0:	f240 60fc 	movw	r0, #1788	; 0x6fc
 80052a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80052a8:	4985      	ldr	r1, [pc, #532]	; (80054c0 <CCU41_1_IRQHandler+0x298>)
 80052aa:	f04f 0202 	mov.w	r2, #2
 80052ae:	f640 0304 	movw	r3, #2052	; 0x804
 80052b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052b6:	f7ff f9eb 	bl	8004690 <AngleController>
	//roll control
	AngleController(&rollD, &YPR[2], CONTROL_ORDER, a_roll, b_roll, x_roll, &u_roll);
 80052ba:	f640 030c 	movw	r3, #2060	; 0x80c
 80052be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052c2:	9300      	str	r3, [sp, #0]
 80052c4:	f640 03a0 	movw	r3, #2208	; 0x8a0
 80052c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052cc:	9301      	str	r3, [sp, #4]
 80052ce:	f240 63f0 	movw	r3, #1776	; 0x6f0
 80052d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052d6:	9302      	str	r3, [sp, #8]
 80052d8:	f240 7000 	movw	r0, #1792	; 0x700
 80052dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80052e0:	4978      	ldr	r1, [pc, #480]	; (80054c4 <CCU41_1_IRQHandler+0x29c>)
 80052e2:	f04f 0202 	mov.w	r2, #2
 80052e6:	f640 03a8 	movw	r3, #2216	; 0x8a8
 80052ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052ee:	f7ff f9cf 	bl	8004690 <AngleController>

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);
 80052f2:	f240 63d8 	movw	r3, #1752	; 0x6d8
 80052f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052fa:	9300      	str	r3, [sp, #0]
 80052fc:	f240 60f0 	movw	r0, #1776	; 0x6f0
 8005300:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005304:	f240 61ec 	movw	r1, #1772	; 0x6ec
 8005308:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800530c:	f240 62e8 	movw	r2, #1768	; 0x6e8
 8005310:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005314:	f240 63f4 	movw	r3, #1780	; 0x6f4
 8005318:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800531c:	f7ff faa8 	bl	8004870 <CreatePulseWidth>

	if (powerD > 10)
 8005320:	f240 63f4 	movw	r3, #1780	; 0x6f4
 8005324:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005328:	ed93 7a00 	vldr	s14, [r3]
 800532c:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 8005330:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005338:	f340 809d 	ble.w	8005476 <CCU41_1_IRQHandler+0x24e>
		SendDaisyData(SET_REF_CURRENT,
			PWM_percent[0]/100.0*1279,
 800533c:	f240 63d8 	movw	r3, #1752	; 0x6d8
 8005340:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4618      	mov	r0, r3
 8005348:	f01c f902 	bl	8021550 <__aeabi_f2d>
 800534c:	4602      	mov	r2, r0
 800534e:	460b      	mov	r3, r1
 8005350:	4610      	mov	r0, r2
 8005352:	4619      	mov	r1, r3
 8005354:	f04f 0200 	mov.w	r2, #0
 8005358:	f04f 0300 	mov.w	r3, #0
 800535c:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8005360:	f01c fa74 	bl	802184c <__aeabi_ddiv>
 8005364:	4602      	mov	r2, r0
 8005366:	460b      	mov	r3, r1
 8005368:	4610      	mov	r0, r2
 800536a:	4619      	mov	r1, r3
 800536c:	a352      	add	r3, pc, #328	; (adr r3, 80054b8 <CCU41_1_IRQHandler+0x290>)
 800536e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005372:	f01c f941 	bl	80215f8 <__aeabi_dmul>
 8005376:	4602      	mov	r2, r0
 8005378:	460b      	mov	r3, r1

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);

	if (powerD > 10)
		SendDaisyData(SET_REF_CURRENT,
 800537a:	4610      	mov	r0, r2
 800537c:	4619      	mov	r1, r3
 800537e:	f01c fbd5 	bl	8021b2c <__aeabi_d2uiz>
 8005382:	4603      	mov	r3, r0
 8005384:	b29e      	uxth	r6, r3
			PWM_percent[0]/100.0*1279,
			PWM_percent[1]/100.0*1279,
 8005386:	f240 63d8 	movw	r3, #1752	; 0x6d8
 800538a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	4618      	mov	r0, r3
 8005392:	f01c f8dd 	bl	8021550 <__aeabi_f2d>
 8005396:	4602      	mov	r2, r0
 8005398:	460b      	mov	r3, r1
 800539a:	4610      	mov	r0, r2
 800539c:	4619      	mov	r1, r3
 800539e:	f04f 0200 	mov.w	r2, #0
 80053a2:	f04f 0300 	mov.w	r3, #0
 80053a6:	f2c4 0359 	movt	r3, #16473	; 0x4059
 80053aa:	f01c fa4f 	bl	802184c <__aeabi_ddiv>
 80053ae:	4602      	mov	r2, r0
 80053b0:	460b      	mov	r3, r1
 80053b2:	4610      	mov	r0, r2
 80053b4:	4619      	mov	r1, r3
 80053b6:	a340      	add	r3, pc, #256	; (adr r3, 80054b8 <CCU41_1_IRQHandler+0x290>)
 80053b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053bc:	f01c f91c 	bl	80215f8 <__aeabi_dmul>
 80053c0:	4602      	mov	r2, r0
 80053c2:	460b      	mov	r3, r1

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);

	if (powerD > 10)
		SendDaisyData(SET_REF_CURRENT,
 80053c4:	4610      	mov	r0, r2
 80053c6:	4619      	mov	r1, r3
 80053c8:	f01c fbb0 	bl	8021b2c <__aeabi_d2uiz>
 80053cc:	4603      	mov	r3, r0
 80053ce:	b29d      	uxth	r5, r3
			PWM_percent[0]/100.0*1279,
			PWM_percent[1]/100.0*1279,
			PWM_percent[3]/100.0*1279,
 80053d0:	f240 63d8 	movw	r3, #1752	; 0x6d8
 80053d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	4618      	mov	r0, r3
 80053dc:	f01c f8b8 	bl	8021550 <__aeabi_f2d>
 80053e0:	4602      	mov	r2, r0
 80053e2:	460b      	mov	r3, r1
 80053e4:	4610      	mov	r0, r2
 80053e6:	4619      	mov	r1, r3
 80053e8:	f04f 0200 	mov.w	r2, #0
 80053ec:	f04f 0300 	mov.w	r3, #0
 80053f0:	f2c4 0359 	movt	r3, #16473	; 0x4059
 80053f4:	f01c fa2a 	bl	802184c <__aeabi_ddiv>
 80053f8:	4602      	mov	r2, r0
 80053fa:	460b      	mov	r3, r1
 80053fc:	4610      	mov	r0, r2
 80053fe:	4619      	mov	r1, r3
 8005400:	a32d      	add	r3, pc, #180	; (adr r3, 80054b8 <CCU41_1_IRQHandler+0x290>)
 8005402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005406:	f01c f8f7 	bl	80215f8 <__aeabi_dmul>
 800540a:	4602      	mov	r2, r0
 800540c:	460b      	mov	r3, r1

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);

	if (powerD > 10)
		SendDaisyData(SET_REF_CURRENT,
 800540e:	4610      	mov	r0, r2
 8005410:	4619      	mov	r1, r3
 8005412:	f01c fb8b 	bl	8021b2c <__aeabi_d2uiz>
 8005416:	4603      	mov	r3, r0
 8005418:	b29c      	uxth	r4, r3
			PWM_percent[0]/100.0*1279,
			PWM_percent[1]/100.0*1279,
			PWM_percent[3]/100.0*1279,
			PWM_percent[2]/100.0*1279);
 800541a:	f240 63d8 	movw	r3, #1752	; 0x6d8
 800541e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	4618      	mov	r0, r3
 8005426:	f01c f893 	bl	8021550 <__aeabi_f2d>
 800542a:	4602      	mov	r2, r0
 800542c:	460b      	mov	r3, r1
 800542e:	4610      	mov	r0, r2
 8005430:	4619      	mov	r1, r3
 8005432:	f04f 0200 	mov.w	r2, #0
 8005436:	f04f 0300 	mov.w	r3, #0
 800543a:	f2c4 0359 	movt	r3, #16473	; 0x4059
 800543e:	f01c fa05 	bl	802184c <__aeabi_ddiv>
 8005442:	4602      	mov	r2, r0
 8005444:	460b      	mov	r3, r1
 8005446:	4610      	mov	r0, r2
 8005448:	4619      	mov	r1, r3
 800544a:	a31b      	add	r3, pc, #108	; (adr r3, 80054b8 <CCU41_1_IRQHandler+0x290>)
 800544c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005450:	f01c f8d2 	bl	80215f8 <__aeabi_dmul>
 8005454:	4602      	mov	r2, r0
 8005456:	460b      	mov	r3, r1

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);

	if (powerD > 10)
		SendDaisyData(SET_REF_CURRENT,
 8005458:	4610      	mov	r0, r2
 800545a:	4619      	mov	r1, r3
 800545c:	f01c fb66 	bl	8021b2c <__aeabi_d2uiz>
 8005460:	4603      	mov	r3, r0
 8005462:	b29b      	uxth	r3, r3
 8005464:	9300      	str	r3, [sp, #0]
 8005466:	f04f 0022 	mov.w	r0, #34	; 0x22
 800546a:	4631      	mov	r1, r6
 800546c:	462a      	mov	r2, r5
 800546e:	4623      	mov	r3, r4
 8005470:	f7ff f892 	bl	8004598 <SendDaisyData>
 8005474:	e00c      	b.n	8005490 <CCU41_1_IRQHandler+0x268>
			PWM_percent[0]/100.0*1279,
			PWM_percent[1]/100.0*1279,
			PWM_percent[3]/100.0*1279,
			PWM_percent[2]/100.0*1279);
	else
		SendDaisyData(STOP_MOTOR,0,0,0,0);
 8005476:	f04f 0300 	mov.w	r3, #0
 800547a:	9300      	str	r3, [sp, #0]
 800547c:	f04f 000b 	mov.w	r0, #11
 8005480:	f04f 0100 	mov.w	r1, #0
 8005484:	f04f 0200 	mov.w	r2, #0
 8005488:	f04f 0300 	mov.w	r3, #0
 800548c:	f7ff f884 	bl	8004598 <SendDaisyData>
			powerD/100.0*1279,
			powerD/100.0*1279,
			powerD/100.0*1279);*/


	counter_main++;
 8005490:	f240 736a 	movw	r3, #1898	; 0x76a
 8005494:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005498:	881b      	ldrh	r3, [r3, #0]
 800549a:	f103 0301 	add.w	r3, r3, #1
 800549e:	b29a      	uxth	r2, r3
 80054a0:	f240 736a 	movw	r3, #1898	; 0x76a
 80054a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054a8:	801a      	strh	r2, [r3, #0]
}
 80054aa:	f107 0704 	add.w	r7, r7, #4
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054b2:	bf00      	nop
 80054b4:	f3af 8000 	nop.w
 80054b8:	00000000 	.word	0x00000000
 80054bc:	4093fc00 	.word	0x4093fc00
 80054c0:	2000081c 	.word	0x2000081c
 80054c4:	20000820 	.word	0x20000820

080054c8 <Initialize>:

void Initialize()
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	af00      	add	r7, sp, #0
	delay(1000);
 80054cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80054d0:	f7fb f9a2 	bl	8000818 <delay>

    // initialize device
	MPU9150_Setup();
 80054d4:	f7fb fb62 	bl	8000b9c <MPU9150_Setup>

    // initilize controller polynomials
	b_roll[0]=P_roll-I_roll*T-P_roll*N_roll*T+N_roll*I_roll*T*T+D_roll*N_roll;
 80054d8:	f647 4314 	movw	r3, #31764	; 0x7c14
 80054dc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80054e0:	ed93 7a00 	vldr	s14, [r3]
 80054e4:	f647 4318 	movw	r3, #31768	; 0x7c18
 80054e8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80054ec:	edd3 6a00 	vldr	s13, [r3]
 80054f0:	f647 4310 	movw	r3, #31760	; 0x7c10
 80054f4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80054f8:	edd3 7a00 	vldr	s15, [r3]
 80054fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005500:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005504:	f647 4314 	movw	r3, #31764	; 0x7c14
 8005508:	f6c0 0302 	movt	r3, #2050	; 0x802
 800550c:	edd3 6a00 	vldr	s13, [r3]
 8005510:	f647 4320 	movw	r3, #31776	; 0x7c20
 8005514:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005518:	edd3 7a00 	vldr	s15, [r3]
 800551c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005520:	f647 4310 	movw	r3, #31760	; 0x7c10
 8005524:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005528:	edd3 7a00 	vldr	s15, [r3]
 800552c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005530:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005534:	f647 4320 	movw	r3, #31776	; 0x7c20
 8005538:	f6c0 0302 	movt	r3, #2050	; 0x802
 800553c:	edd3 6a00 	vldr	s13, [r3]
 8005540:	f647 4318 	movw	r3, #31768	; 0x7c18
 8005544:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005548:	edd3 7a00 	vldr	s15, [r3]
 800554c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005550:	f647 4310 	movw	r3, #31760	; 0x7c10
 8005554:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005558:	edd3 7a00 	vldr	s15, [r3]
 800555c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005560:	f647 4310 	movw	r3, #31760	; 0x7c10
 8005564:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005568:	edd3 7a00 	vldr	s15, [r3]
 800556c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005570:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005574:	f647 431c 	movw	r3, #31772	; 0x7c1c
 8005578:	f6c0 0302 	movt	r3, #2050	; 0x802
 800557c:	edd3 6a00 	vldr	s13, [r3]
 8005580:	f647 4320 	movw	r3, #31776	; 0x7c20
 8005584:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005588:	edd3 7a00 	vldr	s15, [r3]
 800558c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005590:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005594:	f640 030c 	movw	r3, #2060	; 0x80c
 8005598:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800559c:	edc3 7a00 	vstr	s15, [r3]
	b_roll[1]=I_roll*T-2*P_roll+P_roll*N_roll*T-2*D_roll*N_roll;
 80055a0:	f647 4318 	movw	r3, #31768	; 0x7c18
 80055a4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80055a8:	ed93 7a00 	vldr	s14, [r3]
 80055ac:	f647 4310 	movw	r3, #31760	; 0x7c10
 80055b0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80055b4:	edd3 7a00 	vldr	s15, [r3]
 80055b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80055bc:	f647 4314 	movw	r3, #31764	; 0x7c14
 80055c0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80055c4:	edd3 7a00 	vldr	s15, [r3]
 80055c8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80055cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80055d0:	f647 4314 	movw	r3, #31764	; 0x7c14
 80055d4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80055d8:	edd3 6a00 	vldr	s13, [r3]
 80055dc:	f647 4320 	movw	r3, #31776	; 0x7c20
 80055e0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80055e4:	edd3 7a00 	vldr	s15, [r3]
 80055e8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80055ec:	f647 4310 	movw	r3, #31760	; 0x7c10
 80055f0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80055f4:	edd3 7a00 	vldr	s15, [r3]
 80055f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80055fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005600:	f647 431c 	movw	r3, #31772	; 0x7c1c
 8005604:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005608:	edd3 7a00 	vldr	s15, [r3]
 800560c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005610:	f647 4320 	movw	r3, #31776	; 0x7c20
 8005614:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005618:	edd3 7a00 	vldr	s15, [r3]
 800561c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005620:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005624:	f640 030c 	movw	r3, #2060	; 0x80c
 8005628:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800562c:	edc3 7a01 	vstr	s15, [r3, #4]
	b_roll[2]=P_roll+D_roll*N_roll;
 8005630:	f647 431c 	movw	r3, #31772	; 0x7c1c
 8005634:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005638:	ed93 7a00 	vldr	s14, [r3]
 800563c:	f647 4320 	movw	r3, #31776	; 0x7c20
 8005640:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005644:	edd3 7a00 	vldr	s15, [r3]
 8005648:	ee27 7a27 	vmul.f32	s14, s14, s15
 800564c:	f647 4314 	movw	r3, #31764	; 0x7c14
 8005650:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005654:	edd3 7a00 	vldr	s15, [r3]
 8005658:	ee77 7a27 	vadd.f32	s15, s14, s15
 800565c:	f640 030c 	movw	r3, #2060	; 0x80c
 8005660:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005664:	edc3 7a02 	vstr	s15, [r3, #8]
	a_roll[0]=1-N_roll*T;
 8005668:	f647 4320 	movw	r3, #31776	; 0x7c20
 800566c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005670:	ed93 7a00 	vldr	s14, [r3]
 8005674:	f647 4310 	movw	r3, #31760	; 0x7c10
 8005678:	f6c0 0302 	movt	r3, #2050	; 0x802
 800567c:	edd3 7a00 	vldr	s15, [r3]
 8005680:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005684:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8005688:	ee77 7a67 	vsub.f32	s15, s14, s15
 800568c:	f640 03a8 	movw	r3, #2216	; 0x8a8
 8005690:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005694:	edc3 7a00 	vstr	s15, [r3]
	a_roll[1]=N_roll*T-2;
 8005698:	f647 4320 	movw	r3, #31776	; 0x7c20
 800569c:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056a0:	ed93 7a00 	vldr	s14, [r3]
 80056a4:	f647 4310 	movw	r3, #31760	; 0x7c10
 80056a8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056ac:	edd3 7a00 	vldr	s15, [r3]
 80056b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80056b4:	eef0 7a00 	vmov.f32	s15, #0
 80056b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80056bc:	f640 03a8 	movw	r3, #2216	; 0x8a8
 80056c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056c4:	edc3 7a01 	vstr	s15, [r3, #4]

	b_pitch[0]=P_pitch-I_pitch*T-P_pitch*N_pitch*T+N_pitch*I_pitch*T*T+D_pitch*N_pitch;
 80056c8:	f647 4324 	movw	r3, #31780	; 0x7c24
 80056cc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056d0:	ed93 7a00 	vldr	s14, [r3]
 80056d4:	f647 4328 	movw	r3, #31784	; 0x7c28
 80056d8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056dc:	edd3 6a00 	vldr	s13, [r3]
 80056e0:	f647 4310 	movw	r3, #31760	; 0x7c10
 80056e4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056e8:	edd3 7a00 	vldr	s15, [r3]
 80056ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80056f4:	f647 4324 	movw	r3, #31780	; 0x7c24
 80056f8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056fc:	edd3 6a00 	vldr	s13, [r3]
 8005700:	f647 4330 	movw	r3, #31792	; 0x7c30
 8005704:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005708:	edd3 7a00 	vldr	s15, [r3]
 800570c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005710:	f647 4310 	movw	r3, #31760	; 0x7c10
 8005714:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005718:	edd3 7a00 	vldr	s15, [r3]
 800571c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005720:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005724:	f647 4330 	movw	r3, #31792	; 0x7c30
 8005728:	f6c0 0302 	movt	r3, #2050	; 0x802
 800572c:	edd3 6a00 	vldr	s13, [r3]
 8005730:	f647 4328 	movw	r3, #31784	; 0x7c28
 8005734:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005738:	edd3 7a00 	vldr	s15, [r3]
 800573c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005740:	f647 4310 	movw	r3, #31760	; 0x7c10
 8005744:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005748:	edd3 7a00 	vldr	s15, [r3]
 800574c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005750:	f647 4310 	movw	r3, #31760	; 0x7c10
 8005754:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005758:	edd3 7a00 	vldr	s15, [r3]
 800575c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005760:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005764:	f647 432c 	movw	r3, #31788	; 0x7c2c
 8005768:	f6c0 0302 	movt	r3, #2050	; 0x802
 800576c:	edd3 6a00 	vldr	s13, [r3]
 8005770:	f647 4330 	movw	r3, #31792	; 0x7c30
 8005774:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005778:	edd3 7a00 	vldr	s15, [r3]
 800577c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005780:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005784:	f640 0394 	movw	r3, #2196	; 0x894
 8005788:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800578c:	edc3 7a00 	vstr	s15, [r3]
	b_pitch[1]=I_pitch*T-2*P_pitch+P_pitch*N_pitch*T-2*D_pitch*N_pitch;
 8005790:	f647 4328 	movw	r3, #31784	; 0x7c28
 8005794:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005798:	ed93 7a00 	vldr	s14, [r3]
 800579c:	f647 4310 	movw	r3, #31760	; 0x7c10
 80057a0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80057a4:	edd3 7a00 	vldr	s15, [r3]
 80057a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80057ac:	f647 4324 	movw	r3, #31780	; 0x7c24
 80057b0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80057b4:	edd3 7a00 	vldr	s15, [r3]
 80057b8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80057bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80057c0:	f647 4324 	movw	r3, #31780	; 0x7c24
 80057c4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80057c8:	edd3 6a00 	vldr	s13, [r3]
 80057cc:	f647 4330 	movw	r3, #31792	; 0x7c30
 80057d0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80057d4:	edd3 7a00 	vldr	s15, [r3]
 80057d8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80057dc:	f647 4310 	movw	r3, #31760	; 0x7c10
 80057e0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80057e4:	edd3 7a00 	vldr	s15, [r3]
 80057e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80057ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80057f0:	f647 432c 	movw	r3, #31788	; 0x7c2c
 80057f4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80057f8:	edd3 7a00 	vldr	s15, [r3]
 80057fc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005800:	f647 4330 	movw	r3, #31792	; 0x7c30
 8005804:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005808:	edd3 7a00 	vldr	s15, [r3]
 800580c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005810:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005814:	f640 0394 	movw	r3, #2196	; 0x894
 8005818:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800581c:	edc3 7a01 	vstr	s15, [r3, #4]
	b_pitch[2]=P_pitch+D_pitch*N_pitch;
 8005820:	f647 432c 	movw	r3, #31788	; 0x7c2c
 8005824:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005828:	ed93 7a00 	vldr	s14, [r3]
 800582c:	f647 4330 	movw	r3, #31792	; 0x7c30
 8005830:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005834:	edd3 7a00 	vldr	s15, [r3]
 8005838:	ee27 7a27 	vmul.f32	s14, s14, s15
 800583c:	f647 4324 	movw	r3, #31780	; 0x7c24
 8005840:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005844:	edd3 7a00 	vldr	s15, [r3]
 8005848:	ee77 7a27 	vadd.f32	s15, s14, s15
 800584c:	f640 0394 	movw	r3, #2196	; 0x894
 8005850:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005854:	edc3 7a02 	vstr	s15, [r3, #8]
	a_pitch[0]=1-N_pitch*T;
 8005858:	f647 4330 	movw	r3, #31792	; 0x7c30
 800585c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005860:	ed93 7a00 	vldr	s14, [r3]
 8005864:	f647 4310 	movw	r3, #31760	; 0x7c10
 8005868:	f6c0 0302 	movt	r3, #2050	; 0x802
 800586c:	edd3 7a00 	vldr	s15, [r3]
 8005870:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005874:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8005878:	ee77 7a67 	vsub.f32	s15, s14, s15
 800587c:	f640 0304 	movw	r3, #2052	; 0x804
 8005880:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005884:	edc3 7a00 	vstr	s15, [r3]
	a_pitch[1]=N_pitch*T-2;
 8005888:	f647 4330 	movw	r3, #31792	; 0x7c30
 800588c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005890:	ed93 7a00 	vldr	s14, [r3]
 8005894:	f647 4310 	movw	r3, #31760	; 0x7c10
 8005898:	f6c0 0302 	movt	r3, #2050	; 0x802
 800589c:	edd3 7a00 	vldr	s15, [r3]
 80058a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80058a4:	eef0 7a00 	vmov.f32	s15, #0
 80058a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80058ac:	f640 0304 	movw	r3, #2052	; 0x804
 80058b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058b4:	edc3 7a01 	vstr	s15, [r3, #4]

	WatchRC_Init(); //Initialize RC watchdog
 80058b8:	f7fe fc46 	bl	8004148 <WatchRC_Init>

	delay(1000);
 80058bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80058c0:	f7fa ffaa 	bl	8000818 <delay>

	//InitDaisy();

	PWMSP001_Start(&PWMSP001_Handle0);
 80058c4:	f647 70c0 	movw	r0, #32704	; 0x7fc0
 80058c8:	f6c0 0002 	movt	r0, #2050	; 0x802
 80058cc:	f015 fd1c 	bl	801b308 <PWMSP001_Start>
}
 80058d0:	bd80      	pop	{r7, pc}
 80058d2:	bf00      	nop

080058d4 <main>:

int main(void)
{
 80058d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058d8:	b088      	sub	sp, #32
 80058da:	af06      	add	r7, sp, #24
	uint16_t Bytes = 0;
 80058dc:	f04f 0300 	mov.w	r3, #0
 80058e0:	80bb      	strh	r3, [r7, #4]
	uint16_t nByte;
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)

	DAVE_Init();			// Initialization of DAVE Apps
 80058e2:	f018 ff4d 	bl	801e780 <DAVE_Init>
	USBVC001_Init();		//Initialize the USB core in Device mode
 80058e6:	f000 fb9f 	bl	8006028 <USBVC001_Init>

	Initialize();
 80058ea:	f7ff fded 	bl	80054c8 <Initialize>

	while(1)
	{
		// Check number of bytes received
	    Bytes = USBVC001_BytesReceived();
 80058ee:	f000 fccb 	bl	8006288 <USBVC001_BytesReceived>
 80058f2:	4603      	mov	r3, r0
 80058f4:	80bb      	strh	r3, [r7, #4]

	    if(Bytes != 0)
 80058f6:	88bb      	ldrh	r3, [r7, #4]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	f000 81b7 	beq.w	8005c6c <main+0x398>
	    {
	    	for(nByte = 0; nByte < Bytes; nByte++)
 80058fe:	f04f 0300 	mov.w	r3, #0
 8005902:	80fb      	strh	r3, [r7, #6]
 8005904:	e009      	b.n	800591a <main+0x46>
	    	{
	    		// Receive Byte
	    		if(USBVC001_ReceiveByte(&TxBuffer[0]) != DAVEApp_SUCCESS)
 8005906:	f240 7004 	movw	r0, #1796	; 0x704
 800590a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800590e:	f000 fc37 	bl	8006180 <USBVC001_ReceiveByte>
		// Check number of bytes received
	    Bytes = USBVC001_BytesReceived();

	    if(Bytes != 0)
	    {
	    	for(nByte = 0; nByte < Bytes; nByte++)
 8005912:	88fb      	ldrh	r3, [r7, #6]
 8005914:	f103 0301 	add.w	r3, r3, #1
 8005918:	80fb      	strh	r3, [r7, #6]
 800591a:	88fa      	ldrh	r2, [r7, #6]
 800591c:	88bb      	ldrh	r3, [r7, #4]
 800591e:	429a      	cmp	r2, r3
 8005920:	d3f1      	bcc.n	8005906 <main+0x32>
	    		{
	    			//Error
	    		}
	    	}

			switch(TxBuffer[0])
 8005922:	f240 7304 	movw	r3, #1796	; 0x704
 8005926:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	b25b      	sxtb	r3, r3
 800592e:	f1a3 0331 	sub.w	r3, r3, #49	; 0x31
 8005932:	2b08      	cmp	r3, #8
 8005934:	f200 8194 	bhi.w	8005c60 <main+0x38c>
 8005938:	a201      	add	r2, pc, #4	; (adr r2, 8005940 <main+0x6c>)
 800593a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800593e:	bf00      	nop
 8005940:	08005965 	.word	0x08005965
 8005944:	080059db 	.word	0x080059db
 8005948:	080059e9 	.word	0x080059e9
 800594c:	08005c61 	.word	0x08005c61
 8005950:	08005a47 	.word	0x08005a47
 8005954:	08005abd 	.word	0x08005abd
 8005958:	08005b57 	.word	0x08005b57
 800595c:	08005b8d 	.word	0x08005b8d
 8005960:	08005bf7 	.word	0x08005bf7
			{
				case '1':
					sprintf(c, "Throttle: %f   Rudder: %f   Elevator: %f   Aileron: %f\n", powerD, yawD_dot, pitchD, rollD);
 8005964:	f240 63f4 	movw	r3, #1780	; 0x6f4
 8005968:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4618      	mov	r0, r3
 8005970:	f01b fdee 	bl	8021550 <__aeabi_f2d>
 8005974:	4604      	mov	r4, r0
 8005976:	460d      	mov	r5, r1
 8005978:	f240 63f8 	movw	r3, #1784	; 0x6f8
 800597c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4618      	mov	r0, r3
 8005984:	f01b fde4 	bl	8021550 <__aeabi_f2d>
 8005988:	4682      	mov	sl, r0
 800598a:	468b      	mov	fp, r1
 800598c:	f240 63fc 	movw	r3, #1788	; 0x6fc
 8005990:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4618      	mov	r0, r3
 8005998:	f01b fdda 	bl	8021550 <__aeabi_f2d>
 800599c:	4680      	mov	r8, r0
 800599e:	4689      	mov	r9, r1
 80059a0:	f240 7300 	movw	r3, #1792	; 0x700
 80059a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4618      	mov	r0, r3
 80059ac:	f01b fdd0 	bl	8021550 <__aeabi_f2d>
 80059b0:	4602      	mov	r2, r0
 80059b2:	460b      	mov	r3, r1
 80059b4:	e9cd ab00 	strd	sl, fp, [sp]
 80059b8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80059bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80059c0:	f640 0030 	movw	r0, #2096	; 0x830
 80059c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80059c8:	f647 4138 	movw	r1, #31800	; 0x7c38
 80059cc:	f6c0 0102 	movt	r1, #2050	; 0x802
 80059d0:	4622      	mov	r2, r4
 80059d2:	462b      	mov	r3, r5
 80059d4:	f01c fbfc 	bl	80221d0 <sprintf>
					break;
 80059d8:	e142      	b.n	8005c60 <main+0x38c>
				case '2':
					PWMSP001_Start(&PWMSP001_Handle2);
 80059da:	f248 0050 	movw	r0, #32848	; 0x8050
 80059de:	f6c0 0002 	movt	r0, #2050	; 0x802
 80059e2:	f015 fc91 	bl	801b308 <PWMSP001_Start>
					break;
 80059e6:	e13b      	b.n	8005c60 <main+0x38c>
				case '3':
					sprintf(c, "Y:%1.2f P:%1.2f R:%1.2f\n", YPR[0], YPR[1], YPR[2]);
 80059e8:	f640 0318 	movw	r3, #2072	; 0x818
 80059ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4618      	mov	r0, r3
 80059f4:	f01b fdac 	bl	8021550 <__aeabi_f2d>
 80059f8:	4604      	mov	r4, r0
 80059fa:	460d      	mov	r5, r1
 80059fc:	f640 0318 	movw	r3, #2072	; 0x818
 8005a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	4618      	mov	r0, r3
 8005a08:	f01b fda2 	bl	8021550 <__aeabi_f2d>
 8005a0c:	4680      	mov	r8, r0
 8005a0e:	4689      	mov	r9, r1
 8005a10:	f640 0318 	movw	r3, #2072	; 0x818
 8005a14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f01b fd98 	bl	8021550 <__aeabi_f2d>
 8005a20:	4602      	mov	r2, r0
 8005a22:	460b      	mov	r3, r1
 8005a24:	e9cd 8900 	strd	r8, r9, [sp]
 8005a28:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a2c:	f640 0030 	movw	r0, #2096	; 0x830
 8005a30:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005a34:	f647 4170 	movw	r1, #31856	; 0x7c70
 8005a38:	f6c0 0102 	movt	r1, #2050	; 0x802
 8005a3c:	4622      	mov	r2, r4
 8005a3e:	462b      	mov	r3, r5
 8005a40:	f01c fbc6 	bl	80221d0 <sprintf>
					break;
 8005a44:	e10c      	b.n	8005c60 <main+0x38c>
				case '5':
					sprintf(c, "PWM1:%f PWM2:%f PWM3:%f PWM4:%f\n", PWM_percent[0], PWM_percent[1], PWM_percent[2], PWM_percent[3]);
 8005a46:	f240 63d8 	movw	r3, #1752	; 0x6d8
 8005a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4618      	mov	r0, r3
 8005a52:	f01b fd7d 	bl	8021550 <__aeabi_f2d>
 8005a56:	4604      	mov	r4, r0
 8005a58:	460d      	mov	r5, r1
 8005a5a:	f240 63d8 	movw	r3, #1752	; 0x6d8
 8005a5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	4618      	mov	r0, r3
 8005a66:	f01b fd73 	bl	8021550 <__aeabi_f2d>
 8005a6a:	4682      	mov	sl, r0
 8005a6c:	468b      	mov	fp, r1
 8005a6e:	f240 63d8 	movw	r3, #1752	; 0x6d8
 8005a72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f01b fd69 	bl	8021550 <__aeabi_f2d>
 8005a7e:	4680      	mov	r8, r0
 8005a80:	4689      	mov	r9, r1
 8005a82:	f240 63d8 	movw	r3, #1752	; 0x6d8
 8005a86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f01b fd5f 	bl	8021550 <__aeabi_f2d>
 8005a92:	4602      	mov	r2, r0
 8005a94:	460b      	mov	r3, r1
 8005a96:	e9cd ab00 	strd	sl, fp, [sp]
 8005a9a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8005a9e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005aa2:	f640 0030 	movw	r0, #2096	; 0x830
 8005aa6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005aaa:	f647 418c 	movw	r1, #31884	; 0x7c8c
 8005aae:	f6c0 0102 	movt	r1, #2050	; 0x802
 8005ab2:	4622      	mov	r2, r4
 8005ab4:	462b      	mov	r3, r5
 8005ab6:	f01c fb8b 	bl	80221d0 <sprintf>
					break;
 8005aba:	e0d1      	b.n	8005c60 <main+0x38c>
				case '6':
					sprintf(c, "eY:%f eP:%f eR:%f\n", yawD_dot-YPR[0], pitchD-YPR[1], rollD-YPR[2]);
 8005abc:	f240 63f8 	movw	r3, #1784	; 0x6f8
 8005ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ac4:	ed93 7a00 	vldr	s14, [r3]
 8005ac8:	f640 0318 	movw	r3, #2072	; 0x818
 8005acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ad0:	edd3 7a00 	vldr	s15, [r3]
 8005ad4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ad8:	ee17 0a90 	vmov	r0, s15
 8005adc:	f01b fd38 	bl	8021550 <__aeabi_f2d>
 8005ae0:	4604      	mov	r4, r0
 8005ae2:	460d      	mov	r5, r1
 8005ae4:	f240 63fc 	movw	r3, #1788	; 0x6fc
 8005ae8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005aec:	ed93 7a00 	vldr	s14, [r3]
 8005af0:	f640 0318 	movw	r3, #2072	; 0x818
 8005af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005af8:	edd3 7a01 	vldr	s15, [r3, #4]
 8005afc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b00:	ee17 0a90 	vmov	r0, s15
 8005b04:	f01b fd24 	bl	8021550 <__aeabi_f2d>
 8005b08:	4680      	mov	r8, r0
 8005b0a:	4689      	mov	r9, r1
 8005b0c:	f240 7300 	movw	r3, #1792	; 0x700
 8005b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b14:	ed93 7a00 	vldr	s14, [r3]
 8005b18:	f640 0318 	movw	r3, #2072	; 0x818
 8005b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b20:	edd3 7a02 	vldr	s15, [r3, #8]
 8005b24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b28:	ee17 0a90 	vmov	r0, s15
 8005b2c:	f01b fd10 	bl	8021550 <__aeabi_f2d>
 8005b30:	4602      	mov	r2, r0
 8005b32:	460b      	mov	r3, r1
 8005b34:	e9cd 8900 	strd	r8, r9, [sp]
 8005b38:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b3c:	f640 0030 	movw	r0, #2096	; 0x830
 8005b40:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005b44:	f647 41b0 	movw	r1, #31920	; 0x7cb0
 8005b48:	f6c0 0102 	movt	r1, #2050	; 0x802
 8005b4c:	4622      	mov	r2, r4
 8005b4e:	462b      	mov	r3, r5
 8005b50:	f01c fb3e 	bl	80221d0 <sprintf>
					break;
 8005b54:	e084      	b.n	8005c60 <main+0x38c>
				case '7':
					sprintf(c, "TimerSensor:%d TimerMain:%d TimerRC:%d\n", (int)GetSensorCount(), (int)counter_main, (int)GetRCCount());
 8005b56:	f7fc f817 	bl	8001b88 <GetSensorCount>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	461d      	mov	r5, r3
 8005b5e:	f240 736a 	movw	r3, #1898	; 0x76a
 8005b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b66:	881b      	ldrh	r3, [r3, #0]
 8005b68:	461c      	mov	r4, r3
 8005b6a:	f7fe fb11 	bl	8004190 <GetRCCount>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	f640 0030 	movw	r0, #2096	; 0x830
 8005b76:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005b7a:	f647 41c4 	movw	r1, #31940	; 0x7cc4
 8005b7e:	f6c0 0102 	movt	r1, #2050	; 0x802
 8005b82:	462a      	mov	r2, r5
 8005b84:	4623      	mov	r3, r4
 8005b86:	f01c fb23 	bl	80221d0 <sprintf>
					break;
 8005b8a:	e069      	b.n	8005c60 <main+0x38c>
				case '8':
					GetGyroData(sensorData);
 8005b8c:	f640 0024 	movw	r0, #2084	; 0x824
 8005b90:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005b94:	f7fc f906 	bl	8001da4 <GetGyroData>
					sprintf(c, "GyroX:%3.2f GyroY:%3.2f GyroZ:%3.2f\n", sensorData[0], sensorData[1], sensorData[2]);
 8005b98:	f640 0324 	movw	r3, #2084	; 0x824
 8005b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f01b fcd4 	bl	8021550 <__aeabi_f2d>
 8005ba8:	4604      	mov	r4, r0
 8005baa:	460d      	mov	r5, r1
 8005bac:	f640 0324 	movw	r3, #2084	; 0x824
 8005bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f01b fcca 	bl	8021550 <__aeabi_f2d>
 8005bbc:	4680      	mov	r8, r0
 8005bbe:	4689      	mov	r9, r1
 8005bc0:	f640 0324 	movw	r3, #2084	; 0x824
 8005bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f01b fcc0 	bl	8021550 <__aeabi_f2d>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	e9cd 8900 	strd	r8, r9, [sp]
 8005bd8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005bdc:	f640 0030 	movw	r0, #2096	; 0x830
 8005be0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005be4:	f647 41ec 	movw	r1, #31980	; 0x7cec
 8005be8:	f6c0 0102 	movt	r1, #2050	; 0x802
 8005bec:	4622      	mov	r2, r4
 8005bee:	462b      	mov	r3, r5
 8005bf0:	f01c faee 	bl	80221d0 <sprintf>
					break;
 8005bf4:	e034      	b.n	8005c60 <main+0x38c>
				case '9':
					GetAccData(sensorData);
 8005bf6:	f640 0024 	movw	r0, #2084	; 0x824
 8005bfa:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005bfe:	f7fc f907 	bl	8001e10 <GetAccData>
					sprintf(c, "AccX:%f AccY:%f AccZ:%f\n", sensorData[0], sensorData[1], sensorData[2]);
 8005c02:	f640 0324 	movw	r3, #2084	; 0x824
 8005c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f01b fc9f 	bl	8021550 <__aeabi_f2d>
 8005c12:	4604      	mov	r4, r0
 8005c14:	460d      	mov	r5, r1
 8005c16:	f640 0324 	movw	r3, #2084	; 0x824
 8005c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	4618      	mov	r0, r3
 8005c22:	f01b fc95 	bl	8021550 <__aeabi_f2d>
 8005c26:	4680      	mov	r8, r0
 8005c28:	4689      	mov	r9, r1
 8005c2a:	f640 0324 	movw	r3, #2084	; 0x824
 8005c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	4618      	mov	r0, r3
 8005c36:	f01b fc8b 	bl	8021550 <__aeabi_f2d>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	e9cd 8900 	strd	r8, r9, [sp]
 8005c42:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c46:	f640 0030 	movw	r0, #2096	; 0x830
 8005c4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005c4e:	f647 5114 	movw	r1, #32020	; 0x7d14
 8005c52:	f6c0 0102 	movt	r1, #2050	; 0x802
 8005c56:	4622      	mov	r2, r4
 8005c58:	462b      	mov	r3, r5
 8005c5a:	f01c fab9 	bl	80221d0 <sprintf>
					break;
 8005c5e:	bf00      	nop

			}
			USBVC001_SendString((const char *)c);
 8005c60:	f640 0030 	movw	r0, #2096	; 0x830
 8005c64:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005c68:	f000 fa62 	bl	8006130 <USBVC001_SendString>
	    }

	    if (sendMag)
 8005c6c:	f240 7368 	movw	r3, #1896	; 0x768
 8005c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c74:	781b      	ldrb	r3, [r3, #0]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00c      	beq.n	8005c94 <main+0x3c0>
	    {
	    	sendMag = FALSE;
 8005c7a:	f240 7368 	movw	r3, #1896	; 0x768
 8005c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c82:	f04f 0200 	mov.w	r2, #0
 8005c86:	701a      	strb	r2, [r3, #0]
	    	USBVC001_SendString((const char *)c);
 8005c88:	f640 0030 	movw	r0, #2096	; 0x830
 8005c8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005c90:	f000 fa4e 	bl	8006130 <USBVC001_SendString>
	    }

	    // Call continuous to handle class specific control request
	    USB_USBTask();
 8005c94:	f012 fb10 	bl	80182b8 <USB_USBTask>
	}
 8005c98:	e629      	b.n	80058ee <main+0x1a>
 8005c9a:	bf00      	nop

08005c9c <CCU41_3_IRQHandler>:
	return 0;
}

void Mag_Calibration_Int_Handler()
{
 8005c9c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005ca0:	b084      	sub	sp, #16
 8005ca2:	af04      	add	r7, sp, #16
    GetMagData(sensorData);
 8005ca4:	f640 0024 	movw	r0, #2084	; 0x824
 8005ca8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005cac:	f7fc f858 	bl	8001d60 <GetMagData>
    sprintf(c, "%f,%f,%f\r\n", sensorData[0], sensorData[1], sensorData[2]);
 8005cb0:	f640 0324 	movw	r3, #2084	; 0x824
 8005cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f01b fc48 	bl	8021550 <__aeabi_f2d>
 8005cc0:	4604      	mov	r4, r0
 8005cc2:	460d      	mov	r5, r1
 8005cc4:	f640 0324 	movw	r3, #2084	; 0x824
 8005cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f01b fc3e 	bl	8021550 <__aeabi_f2d>
 8005cd4:	4680      	mov	r8, r0
 8005cd6:	4689      	mov	r9, r1
 8005cd8:	f640 0324 	movw	r3, #2084	; 0x824
 8005cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f01b fc34 	bl	8021550 <__aeabi_f2d>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	460b      	mov	r3, r1
 8005cec:	e9cd 8900 	strd	r8, r9, [sp]
 8005cf0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005cf4:	f640 0030 	movw	r0, #2096	; 0x830
 8005cf8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005cfc:	f647 5130 	movw	r1, #32048	; 0x7d30
 8005d00:	f6c0 0102 	movt	r1, #2050	; 0x802
 8005d04:	4622      	mov	r2, r4
 8005d06:	462b      	mov	r3, r5
 8005d08:	f01c fa62 	bl	80221d0 <sprintf>
    sendMag = TRUE;
 8005d0c:	f240 7368 	movw	r3, #1896	; 0x768
 8005d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d14:	f04f 0201 	mov.w	r2, #1
 8005d18:	701a      	strb	r2, [r3, #0]
}
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08005d20 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b085      	sub	sp, #20
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	60b9      	str	r1, [r7, #8]
 8005d2a:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8005d2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	f107 0714 	add.w	r7, r7, #20
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bc80      	pop	{r7}
 8005d3a:	4770      	bx	lr

08005d3c <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8005d48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f107 0714 	add.w	r7, r7, #20
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bc80      	pop	{r7}
 8005d56:	4770      	bx	lr

08005d58 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b085      	sub	sp, #20
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	60b9      	str	r1, [r7, #8]
 8005d62:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8005d64:	f04f 0300 	mov.w	r3, #0
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f107 0714 	add.w	r7, r7, #20
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bc80      	pop	{r7}
 8005d72:	4770      	bx	lr

08005d74 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	60f8      	str	r0, [r7, #12]
 8005d7c:	60b9      	str	r1, [r7, #8]
 8005d7e:	607a      	str	r2, [r7, #4]
 return -1;
 8005d80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	f107 0714 	add.w	r7, r7, #20
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bc80      	pop	{r7}
 8005d8e:	4770      	bx	lr

08005d90 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8005d90:	b480      	push	{r7}
 8005d92:	af00      	add	r7, sp, #0
 return -1;
 8005d94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bc80      	pop	{r7}
 8005d9e:	4770      	bx	lr

08005da0 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b083      	sub	sp, #12
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d002      	beq.n	8005db6 <_fstat+0x16>
  return -1;
 8005db0:	f04f 33ff 	mov.w	r3, #4294967295
 8005db4:	e001      	b.n	8005dba <_fstat+0x1a>
 else
  return -2;
 8005db6:	f06f 0301 	mvn.w	r3, #1
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f107 070c 	add.w	r7, r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bc80      	pop	{r7}
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop

08005dc8 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
 if (old == new)
 8005dd2:	687a      	ldr	r2, [r7, #4]
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d102      	bne.n	8005de0 <_link+0x18>
  return -1;
 8005dda:	f04f 33ff 	mov.w	r3, #4294967295
 8005dde:	e001      	b.n	8005de4 <_link+0x1c>
 else
  return -2;
 8005de0:	f06f 0301 	mvn.w	r3, #1
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	f107 070c 	add.w	r7, r7, #12
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bc80      	pop	{r7}
 8005dee:	4770      	bx	lr

08005df0 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 return -1;
 8005df8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f107 070c 	add.w	r7, r7, #12
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bc80      	pop	{r7}
 8005e06:	4770      	bx	lr

08005e08 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b087      	sub	sp, #28
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 8005e10:	f64e 73b4 	movw	r3, #61364	; 0xefb4
 8005e14:	f2c0 0300 	movt	r3, #0
 8005e18:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 8005e1a:	f240 7380 	movw	r3, #1920	; 0x780
 8005e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d114      	bne.n	8005e52 <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8005e28:	f240 7380 	movw	r3, #1920	; 0x780
 8005e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e30:	f241 024c 	movw	r2, #4172	; 0x104c
 8005e34:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005e38:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 8005e3a:	f240 7380 	movw	r3, #1920	; 0x780
 8005e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	18d2      	adds	r2, r2, r3
 8005e48:	f240 7384 	movw	r3, #1924	; 0x784
 8005e4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e50:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 8005e52:	f240 7380 	movw	r3, #1920	; 0x780
 8005e56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8005e5e:	f240 7380 	movw	r3, #1920	; 0x780
 8005e62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	461a      	mov	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	18d3      	adds	r3, r2, r3
 8005e6e:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 8005e72:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8005e76:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8005e78:	f240 7384 	movw	r3, #1924	; 0x784
 8005e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68fa      	ldr	r2, [r7, #12]
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d302      	bcc.n	8005e8e <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8005e88:	f04f 0300 	mov.w	r3, #0
 8005e8c:	e006      	b.n	8005e9c <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 8005e8e:	f240 7380 	movw	r3, #1920	; 0x780
 8005e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 8005e9a:	693b      	ldr	r3, [r7, #16]
 }
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f107 071c 	add.w	r7, r7, #28
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bc80      	pop	{r7}
 8005ea6:	4770      	bx	lr

08005ea8 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 return -1;
 8005eb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f107 070c 	add.w	r7, r7, #12
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bc80      	pop	{r7}
 8005ebe:	4770      	bx	lr

08005ec0 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 return -1;
 8005ec8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f107 070c 	add.w	r7, r7, #12
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bc80      	pop	{r7}
 8005ed6:	4770      	bx	lr

08005ed8 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b083      	sub	sp, #12
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 8005ee2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f107 070c 	add.w	r7, r7, #12
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bc80      	pop	{r7}
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop

08005ef4 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	af00      	add	r7, sp, #0
 return -1;
 8005ef8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bc80      	pop	{r7}
 8005f02:	4770      	bx	lr

08005f04 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 8005f04:	b480      	push	{r7}
 8005f06:	af00      	add	r7, sp, #0
 return -1;
 8005f08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bc80      	pop	{r7}
 8005f12:	4770      	bx	lr

08005f14 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8005f1c:	e7fe      	b.n	8005f1c <_exit+0x8>
 8005f1e:	bf00      	nop

08005f20 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8005f20:	b480      	push	{r7}
 8005f22:	af00      	add	r7, sp, #0
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bc80      	pop	{r7}
 8005f28:	4770      	bx	lr
 8005f2a:	bf00      	nop

08005f2c <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b083      	sub	sp, #12
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8005f34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	f107 070c 	add.w	r7, r7, #12
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bc80      	pop	{r7}
 8005f42:	4770      	bx	lr

08005f44 <CALLBACK_USB_GetDescriptor>:
 *  USB host.
 */
int16_t CALLBACK_USB_GetDescriptor(const uint16_t wValue,
                                    const uint8_t wIndex,
                                    const void** const DescriptorAddress)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b085      	sub	sp, #20
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	460b      	mov	r3, r1
 8005f4c:	603a      	str	r2, [r7, #0]
 8005f4e:	4602      	mov	r2, r0
 8005f50:	80fa      	strh	r2, [r7, #6]
 8005f52:	717b      	strb	r3, [r7, #5]
	const uint8_t  DescriptorType   = (wValue >> 8);
 8005f54:	88fb      	ldrh	r3, [r7, #6]
 8005f56:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	727b      	strb	r3, [r7, #9]
	
#ifndef USE_IFX_DEV
	const uint8_t  DescriptorNumber = (wValue & 0xFF);
#endif

	const void* Address = NULL;
 8005f5e:	f04f 0300 	mov.w	r3, #0
 8005f62:	60fb      	str	r3, [r7, #12]
	uint16_t    Size    = NO_DESCRIPTOR;
 8005f64:	f04f 0300 	mov.w	r3, #0
 8005f68:	817b      	strh	r3, [r7, #10]

	switch (DescriptorType)
 8005f6a:	7a7b      	ldrb	r3, [r7, #9]
 8005f6c:	2b02      	cmp	r3, #2
 8005f6e:	d00c      	beq.n	8005f8a <CALLBACK_USB_GetDescriptor+0x46>
 8005f70:	2b03      	cmp	r3, #3
 8005f72:	d013      	beq.n	8005f9c <CALLBACK_USB_GetDescriptor+0x58>
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d112      	bne.n	8005f9e <CALLBACK_USB_GetDescriptor+0x5a>
	{
		case DTYPE_Device:
			Address = &DeviceDescriptor;
 8005f78:	f647 533c 	movw	r3, #32060	; 0x7d3c
 8005f7c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005f80:	60fb      	str	r3, [r7, #12]
			Size    = sizeof(USB_Descriptor_Device_t);
 8005f82:	f04f 0312 	mov.w	r3, #18
 8005f86:	817b      	strh	r3, [r7, #10]
			break;
 8005f88:	e009      	b.n	8005f9e <CALLBACK_USB_GetDescriptor+0x5a>
		case DTYPE_Configuration:
			Address = &ConfigurationDescriptor;
 8005f8a:	f647 5350 	movw	r3, #32080	; 0x7d50
 8005f8e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005f92:	60fb      	str	r3, [r7, #12]
			Size    = sizeof(USB_Descriptor_Configuration_t);
 8005f94:	f04f 033e 	mov.w	r3, #62	; 0x3e
 8005f98:	817b      	strh	r3, [r7, #10]
			break;
 8005f9a:	e000      	b.n	8005f9e <CALLBACK_USB_GetDescriptor+0x5a>
					Address = &ProductString;
					Size    = pgm_read_byte(&ProductString.Header.Size);
					break;
			}
#endif
			break;
 8005f9c:	bf00      	nop
	}

	*DescriptorAddress = Address;
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	601a      	str	r2, [r3, #0]
	return Size;
 8005fa4:	897b      	ldrh	r3, [r7, #10]
 8005fa6:	b21b      	sxth	r3, r3
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f107 0714 	add.w	r7, r7, #20
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bc80      	pop	{r7}
 8005fb2:	4770      	bx	lr

08005fb4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	4603      	mov	r3, r0
 8005fbc:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8005fbe:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8005fc2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005fc6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8005fca:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8005fce:	79f9      	ldrb	r1, [r7, #7]
 8005fd0:	f001 011f 	and.w	r1, r1, #31
 8005fd4:	f04f 0001 	mov.w	r0, #1
 8005fd8:	fa00 f101 	lsl.w	r1, r0, r1
 8005fdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8005fe0:	f107 070c 	add.w	r7, r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bc80      	pop	{r7}
 8005fe8:	4770      	bx	lr
 8005fea:	bf00      	nop

08005fec <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8005ff6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8005ffa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005ffe:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8006002:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8006006:	79f9      	ldrb	r1, [r7, #7]
 8006008:	f001 011f 	and.w	r1, r1, #31
 800600c:	f04f 0001 	mov.w	r0, #1
 8006010:	fa00 f101 	lsl.w	r1, r0, r1
 8006014:	f102 0220 	add.w	r2, r2, #32
 8006018:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800601c:	f107 070c 	add.w	r7, r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	bc80      	pop	{r7}
 8006024:	4770      	bx	lr
 8006026:	bf00      	nop

08006028 <USBVC001_Init>:
**                     Public Function Definitions                            **
*******************************************************************************/

/*The function initializes the USB core layer and register call backs. */
status_t USBVC001_Init(void)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b082      	sub	sp, #8
 800602c:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)DAVEApp_SUCCESS;
 800602e:	f04f 0300 	mov.w	r3, #0
 8006032:	607b      	str	r3, [r7, #4]

    /* Initialize the USB core driver */
    USBCORE001_Initialize(&USBVC001_OtgDevPtr);
 8006034:	f240 7088 	movw	r0, #1928	; 0x788
 8006038:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800603c:	f010 fcaa 	bl	8016994 <USBCORE001_Initialize>

    if(NULL != USBVC001_OtgDevPtr)
 8006040:	f240 7388 	movw	r3, #1928	; 0x788
 8006044:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d00c      	beq.n	8006068 <USBVC001_Init+0x40>
    {
      /* Start the Device mode*/
      USBCore001_DeviceStart(USBVC001_OtgDevPtr, &USBVC001_DeviceCb);
 800604e:	f240 7388 	movw	r3, #1928	; 0x788
 8006052:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4618      	mov	r0, r3
 800605a:	f240 0118 	movw	r1, #24
 800605e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006062:	f011 f885 	bl	8017170 <USBCore001_DeviceStart>
 8006066:	e002      	b.n	800606e <USBVC001_Init+0x46>
    }
    else
    {
      Status = (uint32_t)USBVC001_ERROR;
 8006068:	f04f 0301 	mov.w	r3, #1
 800606c:	607b      	str	r3, [r7, #4]
    }

    return Status;
 800606e:	687b      	ldr	r3, [r7, #4]
}
 8006070:	4618      	mov	r0, r3
 8006072:	f107 0708 	add.w	r7, r7, #8
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop

0800607c <USBVC001_SendByte>:

/* This function sends a byte to the USB host. */
status_t USBVC001_SendByte(const uint8_t DataByte)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b084      	sub	sp, #16
 8006080:	af00      	add	r7, sp, #0
 8006082:	4603      	mov	r3, r0
 8006084:	71fb      	strb	r3, [r7, #7]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8006086:	f04f 0300 	mov.w	r3, #0
 800608a:	60fb      	str	r3, [r7, #12]

  /* Send a byte to the host. */
  if(CDC_Device_SendByte(&USBVC001_CDCInterface, DataByte)
 800608c:	79fb      	ldrb	r3, [r7, #7]
 800608e:	f240 0030 	movw	r0, #48	; 0x30
 8006092:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006096:	4619      	mov	r1, r3
 8006098:	f012 fac6 	bl	8018628 <CDC_Device_SendByte>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d002      	beq.n	80060a8 <USBVC001_SendByte+0x2c>
      != ENDPOINT_RWSTREAM_NoError)
  {
    Status = USBVC001_USBCDC001_ERROR;
 80060a2:	f04f 0306 	mov.w	r3, #6
 80060a6:	60fb      	str	r3, [r7, #12]
  }
  if(CDC_Device_Flush(&USBVC001_CDCInterface) != ENDPOINT_READYWAIT_NoError)
 80060a8:	f240 0030 	movw	r0, #48	; 0x30
 80060ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80060b0:	f012 faf2 	bl	8018698 <CDC_Device_Flush>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d002      	beq.n	80060c0 <USBVC001_SendByte+0x44>
  {
    Status = USBVC001_USBCDC001_ERROR;
 80060ba:	f04f 0306 	mov.w	r3, #6
 80060be:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 80060c0:	68fb      	ldr	r3, [r7, #12]
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	f107 0710 	add.w	r7, r7, #16
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <USBVC001_SendData>:

/* This function sends multiple bytes to the USB host. */
status_t USBVC001_SendData(const char* const DataBuffer,
                            const uint16_t Length)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	460b      	mov	r3, r1
 80060d6:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 80060d8:	f04f 0300 	mov.w	r3, #0
 80060dc:	60fb      	str	r3, [r7, #12]

  do{

    if(Length == 0)
 80060de:	887b      	ldrh	r3, [r7, #2]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d103      	bne.n	80060ec <USBVC001_SendData+0x20>
    {
      Status = USBVC001_ERROR;
 80060e4:	f04f 0301 	mov.w	r3, #1
 80060e8:	60fb      	str	r3, [r7, #12]
      break;
 80060ea:	e01b      	b.n	8006124 <USBVC001_SendData+0x58>
    }

    /* Send data to USB host.*/
    if(CDC_Device_SendData(&USBVC001_CDCInterface, (const char *)DataBuffer,
 80060ec:	887b      	ldrh	r3, [r7, #2]
 80060ee:	f240 0030 	movw	r0, #48	; 0x30
 80060f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80060f6:	6879      	ldr	r1, [r7, #4]
 80060f8:	461a      	mov	r2, r3
 80060fa:	f012 fa6b 	bl	80185d4 <CDC_Device_SendData>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	d003      	beq.n	800610c <USBVC001_SendData+0x40>
    				 Length) != ENDPOINT_RWSTREAM_NoError)
    {
      Status = USBVC001_USBCDC001_ERROR;
 8006104:	f04f 0306 	mov.w	r3, #6
 8006108:	60fb      	str	r3, [r7, #12]
 800610a:	e00b      	b.n	8006124 <USBVC001_SendData+0x58>
    }
    else if(CDC_Device_Flush(&USBVC001_CDCInterface) != ENDPOINT_READYWAIT_NoError)
 800610c:	f240 0030 	movw	r0, #48	; 0x30
 8006110:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006114:	f012 fac0 	bl	8018698 <CDC_Device_Flush>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d002      	beq.n	8006124 <USBVC001_SendData+0x58>
    {
      Status = USBVC001_USBCDC001_ERROR;
 800611e:	f04f 0306 	mov.w	r3, #6
 8006122:	60fb      	str	r3, [r7, #12]
    }
   
  }while(0);

  return Status;
 8006124:	68fb      	ldr	r3, [r7, #12]
}
 8006126:	4618      	mov	r0, r3
 8006128:	f107 0710 	add.w	r7, r7, #16
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <USBVC001_SendString>:

/* This function sends string data to the USB host. */
status_t USBVC001_SendString(const char* const DataString)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b084      	sub	sp, #16
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8006138:	f04f 0300 	mov.w	r3, #0
 800613c:	60fb      	str	r3, [r7, #12]

  do{
    /* Send string to the host */
    if(CDC_Device_SendString(&USBVC001_CDCInterface, DataString)
 800613e:	f240 0030 	movw	r0, #48	; 0x30
 8006142:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006146:	6879      	ldr	r1, [r7, #4]
 8006148:	f012 fa18 	bl	801857c <CDC_Device_SendString>
 800614c:	4603      	mov	r3, r0
 800614e:	2b00      	cmp	r3, #0
 8006150:	d003      	beq.n	800615a <USBVC001_SendString+0x2a>
        != ENDPOINT_RWSTREAM_NoError)
    {
      Status = USBVC001_USBCDC001_ERROR;
 8006152:	f04f 0306 	mov.w	r3, #6
 8006156:	60fb      	str	r3, [r7, #12]
 8006158:	e00b      	b.n	8006172 <USBVC001_SendString+0x42>
    }
    else if(CDC_Device_Flush(&USBVC001_CDCInterface) != ENDPOINT_READYWAIT_NoError)
 800615a:	f240 0030 	movw	r0, #48	; 0x30
 800615e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006162:	f012 fa99 	bl	8018698 <CDC_Device_Flush>
 8006166:	4603      	mov	r3, r0
 8006168:	2b00      	cmp	r3, #0
 800616a:	d002      	beq.n	8006172 <USBVC001_SendString+0x42>
    {
      Status = USBVC001_USBCDC001_ERROR;
 800616c:	f04f 0306 	mov.w	r3, #6
 8006170:	60fb      	str	r3, [r7, #12]
    }

  }while(0);

  return Status;
 8006172:	68fb      	ldr	r3, [r7, #12]
}
 8006174:	4618      	mov	r0, r3
 8006176:	f107 0710 	add.w	r7, r7, #16
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}
 800617e:	bf00      	nop

08006180 <USBVC001_ReceiveByte>:

/* This function receives a byte from the USB host.*/
status_t USBVC001_ReceiveByte(int8_t* DataByte)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8006188:	f04f 0300 	mov.w	r3, #0
 800618c:	60fb      	str	r3, [r7, #12]
  int16_t RxByte;

  /* Receive one byte of data */
  RxByte = CDC_Device_ReceiveByte(&USBVC001_CDCInterface);
 800618e:	f240 0030 	movw	r0, #48	; 0x30
 8006192:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006196:	f012 faf5 	bl	8018784 <CDC_Device_ReceiveByte>
 800619a:	4603      	mov	r3, r0
 800619c:	817b      	strh	r3, [r7, #10]

  if(RxByte != -1)
 800619e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80061a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a6:	d004      	beq.n	80061b2 <USBVC001_ReceiveByte+0x32>
  {
    *DataByte = (int8_t)RxByte;
 80061a8:	897b      	ldrh	r3, [r7, #10]
 80061aa:	b2da      	uxtb	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	701a      	strb	r2, [r3, #0]
 80061b0:	e002      	b.n	80061b8 <USBVC001_ReceiveByte+0x38>
  }
  else
  {
    Status = USBVC001_USBCDC001_ERROR;
 80061b2:	f04f 0306 	mov.w	r3, #6
 80061b6:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 80061b8:	68fb      	ldr	r3, [r7, #12]
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	f107 0710 	add.w	r7, r7, #16
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <USBVC001_ReceiveData>:

/* This function receives number of bytes from the USB host.*/
status_t USBVC001_ReceiveData(int8_t* DataBuffer, int16_t DataByte)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b084      	sub	sp, #16
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	460b      	mov	r3, r1
 80061ce:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 80061d0:	f04f 0300 	mov.w	r3, #0
 80061d4:	60fb      	str	r3, [r7, #12]
  uint16_t BytesProcessed = 0;
 80061d6:	f04f 0300 	mov.w	r3, #0
 80061da:	813b      	strh	r3, [r7, #8]
  uint8_t ret = 0;
 80061dc:	f04f 0300 	mov.w	r3, #0
 80061e0:	72fb      	strb	r3, [r7, #11]

  /* Fix for new read/write */
  Endpoint_SelectEndpoint(CDC_RX_EPNUM, ENDPOINT_DIR_OUT);
 80061e2:	f04f 0004 	mov.w	r0, #4
 80061e6:	f04f 0100 	mov.w	r1, #0
 80061ea:	f011 fb79 	bl	80178e0 <Endpoint_SelectEndpoint>
  while ((ret=Endpoint_Read_Stream_LE(DataBuffer, DataByte, &BytesProcessed))==ENDPOINT_RWSTREAM_IncompleteTransfer);
 80061ee:	bf00      	nop
 80061f0:	887a      	ldrh	r2, [r7, #2]
 80061f2:	f107 0308 	add.w	r3, r7, #8
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	4611      	mov	r1, r2
 80061fa:	461a      	mov	r2, r3
 80061fc:	f011 ff5e 	bl	80180bc <Endpoint_Read_Stream_LE>
 8006200:	4603      	mov	r3, r0
 8006202:	72fb      	strb	r3, [r7, #11]
 8006204:	7afb      	ldrb	r3, [r7, #11]
 8006206:	2b05      	cmp	r3, #5
 8006208:	d0f2      	beq.n	80061f0 <USBVC001_ReceiveData+0x2c>
  if (ret!=ENDPOINT_RWSTREAM_NoError)
 800620a:	7afb      	ldrb	r3, [r7, #11]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d002      	beq.n	8006216 <USBVC001_ReceiveData+0x52>
	return -1;
 8006210:	f04f 33ff 	mov.w	r3, #4294967295
 8006214:	e000      	b.n	8006218 <USBVC001_ReceiveData+0x54>

  return Status;
 8006216:	68fb      	ldr	r3, [r7, #12]
}
 8006218:	4618      	mov	r0, r3
 800621a:	f107 0710 	add.w	r7, r7, #16
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
 8006222:	bf00      	nop

08006224 <USBVC001_GetLineEncoding>:

/* Gets the line encoding */
status_t USBVC001_GetLineEncoding(CDC_LineEncoding_t* LineEncodingPtr)
{
 8006224:	b480      	push	{r7}
 8006226:	b085      	sub	sp, #20
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 800622c:	f04f 0300 	mov.w	r3, #0
 8006230:	60fb      	str	r3, [r7, #12]

  if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 8006232:	f640 3399 	movw	r3, #2969	; 0xb99
 8006236:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	b2db      	uxtb	r3, r3
 800623e:	2b04      	cmp	r3, #4
 8006240:	d109      	bne.n	8006256 <USBVC001_GetLineEncoding+0x32>
      !(USBVC001_CDCInterface.State.LineEncoding.BaudRateBPS) ||
 8006242:	f240 0330 	movw	r3, #48	; 0x30
 8006246:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800624a:	691b      	ldr	r3, [r3, #16]
/* Gets the line encoding */
status_t USBVC001_GetLineEncoding(CDC_LineEncoding_t* LineEncodingPtr)
{
  status_t Status = (uint32_t)DAVEApp_SUCCESS;

  if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 800624c:	2b00      	cmp	r3, #0
 800624e:	d002      	beq.n	8006256 <USBVC001_GetLineEncoding+0x32>
      !(USBVC001_CDCInterface.State.LineEncoding.BaudRateBPS) ||
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d103      	bne.n	800625e <USBVC001_GetLineEncoding+0x3a>
        (LineEncodingPtr == NULL))
  {
    Status = USBVC001_ERROR;
 8006256:	f04f 0301 	mov.w	r3, #1
 800625a:	60fb      	str	r3, [r7, #12]
 800625c:	e00c      	b.n	8006278 <USBVC001_GetLineEncoding+0x54>
  }
  else
  {
    memcpy(LineEncodingPtr, &USBVC001_CDCInterface.State.LineEncoding,
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f240 0230 	movw	r2, #48	; 0x30
 8006264:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006268:	f102 0210 	add.w	r2, r2, #16
 800626c:	6810      	ldr	r0, [r2, #0]
 800626e:	6018      	str	r0, [r3, #0]
 8006270:	8891      	ldrh	r1, [r2, #4]
 8006272:	7992      	ldrb	r2, [r2, #6]
 8006274:	8099      	strh	r1, [r3, #4]
 8006276:	719a      	strb	r2, [r3, #6]
                          sizeof(CDC_LineEncoding_t));
  }

  return Status;
 8006278:	68fb      	ldr	r3, [r7, #12]
}
 800627a:	4618      	mov	r0, r3
 800627c:	f107 0714 	add.w	r7, r7, #20
 8006280:	46bd      	mov	sp, r7
 8006282:	bc80      	pop	{r7}
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop

08006288 <USBVC001_BytesReceived>:

/* This function checks number of bytes received from the USB host. */
uint16_t USBVC001_BytesReceived(void)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b082      	sub	sp, #8
 800628c:	af00      	add	r7, sp, #0
  uint16_t Bytes = 0;
 800628e:	f04f 0300 	mov.w	r3, #0
 8006292:	80fb      	strh	r3, [r7, #6]

  /* Check if bytes are received from host */
  NVIC_DisableIRQ(USB0_0_IRQn);
 8006294:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8006298:	f7ff fea8 	bl	8005fec <NVIC_DisableIRQ>
  Bytes = CDC_Device_BytesReceived(&USBVC001_CDCInterface);
 800629c:	f240 0030 	movw	r0, #48	; 0x30
 80062a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80062a4:	f012 fa3a 	bl	801871c <CDC_Device_BytesReceived>
 80062a8:	4603      	mov	r3, r0
 80062aa:	80fb      	strh	r3, [r7, #6]
  if(Bytes == 0)
 80062ac:	88fb      	ldrh	r3, [r7, #6]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d101      	bne.n	80062b6 <USBVC001_BytesReceived+0x2e>
  {
    Endpoint_ClearOUT();
 80062b2:	f011 f8b9 	bl	8017428 <Endpoint_ClearOUT>
  }
  NVIC_EnableIRQ(USB0_0_IRQn);
 80062b6:	f04f 006b 	mov.w	r0, #107	; 0x6b
 80062ba:	f7ff fe7b 	bl	8005fb4 <NVIC_EnableIRQ>
  
  return Bytes;
 80062be:	88fb      	ldrh	r3, [r7, #6]
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	f107 0708 	add.w	r7, r7, #8
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop

080062cc <EVENT_USB_Device_Connect>:

/* Event handler for the library USB Connection event. */
void EVENT_USB_Device_Connect(void)
{
 80062cc:	b480      	push	{r7}
 80062ce:	af00      	add	r7, sp, #0
  /*Update the state*/
  USB_DeviceState = DEVICE_STATE_Default;
 80062d0:	f640 3399 	movw	r3, #2969	; 0xb99
 80062d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80062d8:	f04f 0202 	mov.w	r2, #2
 80062dc:	701a      	strb	r2, [r3, #0]
}
 80062de:	46bd      	mov	sp, r7
 80062e0:	bc80      	pop	{r7}
 80062e2:	4770      	bx	lr

080062e4 <EVENT_USB_Device_Disconnect>:

/* Event handler for the library USB Disconnection event. */
void EVENT_USB_Device_Disconnect(void)
{
 80062e4:	b480      	push	{r7}
 80062e6:	af00      	add	r7, sp, #0
  /*Update the state*/
  USB_DeviceState = DEVICE_STATE_Unattached;
 80062e8:	f640 3399 	movw	r3, #2969	; 0xb99
 80062ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80062f0:	f04f 0200 	mov.w	r2, #0
 80062f4:	701a      	strb	r2, [r3, #0]
}
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bc80      	pop	{r7}
 80062fa:	4770      	bx	lr

080062fc <EVENT_USB_Device_ConfigurationChanged>:

/* Event handler for the library USB Configuration Changed event. */
void EVENT_USB_Device_ConfigurationChanged(void)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af00      	add	r7, sp, #0
  bool ConfigSuccess = true;
 8006302:	f04f 0301 	mov.w	r3, #1
 8006306:	71fb      	strb	r3, [r7, #7]

  ConfigSuccess &= CDC_Device_ConfigureEndpoints(&USBVC001_CDCInterface);
 8006308:	f240 0030 	movw	r0, #48	; 0x30
 800630c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006310:	f012 f8b0 	bl	8018474 <CDC_Device_ConfigureEndpoints>
 8006314:	4603      	mov	r3, r0
 8006316:	461a      	mov	r2, r3
 8006318:	79fb      	ldrb	r3, [r7, #7]
 800631a:	4013      	ands	r3, r2
 800631c:	71fb      	strb	r3, [r7, #7]
  USB_DeviceState = DEVICE_STATE_Configured;
 800631e:	f640 3399 	movw	r3, #2969	; 0xb99
 8006322:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006326:	f04f 0204 	mov.w	r2, #4
 800632a:	701a      	strb	r2, [r3, #0]
}
 800632c:	f107 0708 	add.w	r7, r7, #8
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <EVENT_USB_Device_ControlRequest>:

/* Event handler for the library USB Control Request reception event. */
void EVENT_USB_Device_ControlRequest(void *CurrentRequest)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b082      	sub	sp, #8
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  memcpy(&USB_ControlRequest, (USB_Request_Header_t *)CurrentRequest,
 800633c:	f640 309c 	movw	r0, #2972	; 0xb9c
 8006340:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006344:	6879      	ldr	r1, [r7, #4]
 8006346:	f04f 0208 	mov.w	r2, #8
 800634a:	f01b fd1b 	bl	8021d84 <memcpy>
                      sizeof(USB_ControlRequest));
  CDC_Device_ProcessControlRequest(&USBVC001_CDCInterface);
 800634e:	f240 0030 	movw	r0, #48	; 0x30
 8006352:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006356:	f011 ffdf 	bl	8018318 <CDC_Device_ProcessControlRequest>
}
 800635a:	f107 0708 	add.w	r7, r7, #8
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop

08006364 <EVENT_USB_Device_SetAddress>:

/* Event handler for the library USB Control Request reception event. */
void EVENT_USB_Device_SetAddress(void)
{
 8006364:	b480      	push	{r7}
 8006366:	af00      	add	r7, sp, #0
  USB_DeviceState = DEVICE_STATE_Addressed;
 8006368:	f640 3399 	movw	r3, #2969	; 0xb99
 800636c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006370:	f04f 0203 	mov.w	r2, #3
 8006374:	701a      	strb	r2, [r3, #0]
}
 8006376:	46bd      	mov	sp, r7
 8006378:	bc80      	pop	{r7}
 800637a:	4770      	bx	lr

0800637c <USBLD001_Timer_CallBack>:
#else

static volatile bool TimerExpire;

void USBLD001_Timer_CallBack(void* Temp)
{
 800637c:	b480      	push	{r7}
 800637e:	b083      	sub	sp, #12
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  TimerExpire = 0;
 8006384:	f240 738c 	movw	r3, #1932	; 0x78c
 8006388:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800638c:	f04f 0200 	mov.w	r2, #0
 8006390:	701a      	strb	r2, [r3, #0]
}
 8006392:	f107 070c 	add.w	r7, r7, #12
 8006396:	46bd      	mov	sp, r7
 8006398:	bc80      	pop	{r7}
 800639a:	4770      	bx	lr

0800639c <USBLD001_lDelay>:

/**
 * This function is used to some delay in RTOS or NON-RTOS environment.
 */
void USBLD001_lDelay(uint32_t DelayTime)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b084      	sub	sp, #16
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  handle_t TimerId;
  status_t Status;
  TimerExpire = 1;
 80063a4:	f240 738c 	movw	r3, #1932	; 0x78c
 80063a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063ac:	f04f 0201 	mov.w	r2, #1
 80063b0:	701a      	strb	r2, [r3, #0]
  TimerId = SYSTM001_CreateTimer(DelayTime,SYSTM001_ONE_SHOT,USBLD001_Timer_CallBack,NULL);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f04f 0100 	mov.w	r1, #0
 80063b8:	f246 327d 	movw	r2, #25469	; 0x637d
 80063bc:	f6c0 0200 	movt	r2, #2048	; 0x800
 80063c0:	f04f 0300 	mov.w	r3, #0
 80063c4:	f013 fb6c 	bl	8019aa0 <SYSTM001_CreateTimer>
 80063c8:	60f8      	str	r0, [r7, #12]
  if(TimerId != 0)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d019      	beq.n	8006404 <USBLD001_lDelay+0x68>
  {
    /* Timer is created successfully */
    Status = SYSTM001_StartTimer(TimerId);
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f013 fc35 	bl	8019c40 <SYSTM001_StartTimer>
 80063d6:	60b8      	str	r0, [r7, #8]
    if(Status == DAVEApp_SUCCESS)
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d112      	bne.n	8006404 <USBLD001_lDelay+0x68>
    {
      /* Wait in infinite loop till the timer expires */
      while(TimerExpire)
 80063de:	bf00      	nop
 80063e0:	f240 738c 	movw	r3, #1932	; 0x78c
 80063e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063e8:	781b      	ldrb	r3, [r3, #0]
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d1f7      	bne.n	80063e0 <USBLD001_lDelay+0x44>
      {
      }
      /* stop the timer */
      Status = SYSTM001_StopTimer(TimerId);
 80063f0:	68f8      	ldr	r0, [r7, #12]
 80063f2:	f013 fc7f 	bl	8019cf4 <SYSTM001_StopTimer>
 80063f6:	60b8      	str	r0, [r7, #8]
      /* Delete the Timer*/
      if(Status == DAVEApp_SUCCESS)
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d102      	bne.n	8006404 <USBLD001_lDelay+0x68>
      {
        SYSTM001_DeleteTimer(TimerId);
 80063fe:	68f8      	ldr	r0, [r7, #12]
 8006400:	f013 fcc0 	bl	8019d84 <SYSTM001_DeleteTimer>
      }
         
    }
  }
}
 8006404:	f107 0710 	add.w	r7, r7, #16
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	4603      	mov	r3, r0
 8006414:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8006416:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800641a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800641e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8006422:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8006426:	79f9      	ldrb	r1, [r7, #7]
 8006428:	f001 011f 	and.w	r1, r1, #31
 800642c:	f04f 0001 	mov.w	r0, #1
 8006430:	fa00 f101 	lsl.w	r1, r0, r1
 8006434:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8006438:	f107 070c 	add.w	r7, r7, #12
 800643c:	46bd      	mov	sp, r7
 800643e:	bc80      	pop	{r7}
 8006440:	4770      	bx	lr
 8006442:	bf00      	nop

08006444 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006444:	b480      	push	{r7}
 8006446:	b083      	sub	sp, #12
 8006448:	af00      	add	r7, sp, #0
 800644a:	4603      	mov	r3, r0
 800644c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 800644e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8006452:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006456:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800645a:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800645e:	79f9      	ldrb	r1, [r7, #7]
 8006460:	f001 011f 	and.w	r1, r1, #31
 8006464:	f04f 0001 	mov.w	r0, #1
 8006468:	fa00 f101 	lsl.w	r1, r0, r1
 800646c:	f102 0220 	add.w	r2, r2, #32
 8006470:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8006474:	f107 070c 	add.w	r7, r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	bc80      	pop	{r7}
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop

08006480 <DWC_MEMSET>:


/* MISC */

void *DWC_MEMSET(void *dest, uint8_t byte, uint32_t size)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	460b      	mov	r3, r1
 800648a:	607a      	str	r2, [r7, #4]
 800648c:	72fb      	strb	r3, [r7, #11]
	return memset(dest, byte, size);
 800648e:	7afb      	ldrb	r3, [r7, #11]
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	4619      	mov	r1, r3
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	f01b fde3 	bl	8022060 <memset>
 800649a:	4603      	mov	r3, r0
}
 800649c:	4618      	mov	r0, r3
 800649e:	f107 0710 	add.w	r7, r7, #16
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop

080064a8 <DWC_MEMCPY>:

void *DWC_MEMCPY(void *dest, void const *src, uint32_t size)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b084      	sub	sp, #16
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
	return memcpy(dest, src, size);
 80064b4:	68f8      	ldr	r0, [r7, #12]
 80064b6:	68b9      	ldr	r1, [r7, #8]
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	f01b fc63 	bl	8021d84 <memcpy>
 80064be:	4603      	mov	r3, r0
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	f107 0710 	add.w	r7, r7, #16
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}
 80064ca:	bf00      	nop

080064cc <DWC_MEMMOVE>:

void *DWC_MEMMOVE(void *dest, void *src, uint32_t size)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	60b9      	str	r1, [r7, #8]
 80064d6:	607a      	str	r2, [r7, #4]
	return memmove(dest, src, size);
 80064d8:	68f8      	ldr	r0, [r7, #12]
 80064da:	68b9      	ldr	r1, [r7, #8]
 80064dc:	687a      	ldr	r2, [r7, #4]
 80064de:	f01b fcf3 	bl	8021ec8 <memmove>
 80064e2:	4603      	mov	r3, r0
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	f107 0710 	add.w	r7, r7, #16
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
 80064ee:	bf00      	nop

080064f0 <DWC_MEMCMP>:

int DWC_MEMCMP(void *m1, void *m2, uint32_t size)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b084      	sub	sp, #16
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	60b9      	str	r1, [r7, #8]
 80064fa:	607a      	str	r2, [r7, #4]
	return memcmp(m1, m2, size);
 80064fc:	68f8      	ldr	r0, [r7, #12]
 80064fe:	68b9      	ldr	r1, [r7, #8]
 8006500:	687a      	ldr	r2, [r7, #4]
 8006502:	f01b fbe3 	bl	8021ccc <memcmp>
 8006506:	4603      	mov	r3, r0
}
 8006508:	4618      	mov	r0, r3
 800650a:	f107 0710 	add.w	r7, r7, #16
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop

08006514 <DWC_STRNCMP>:

int DWC_STRNCMP(void *s1, void *s2, uint32_t size)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	60b9      	str	r1, [r7, #8]
 800651e:	607a      	str	r2, [r7, #4]
	return strncmp(s1, s2, size);
 8006520:	68f8      	ldr	r0, [r7, #12]
 8006522:	68b9      	ldr	r1, [r7, #8]
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	f01b fff7 	bl	8022518 <strncmp>
 800652a:	4603      	mov	r3, r0
}
 800652c:	4618      	mov	r0, r3
 800652e:	f107 0710 	add.w	r7, r7, #16
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop

08006538 <DWC_STRCMP>:

int DWC_STRCMP(void *s1, void *s2)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b082      	sub	sp, #8
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
 8006540:	6039      	str	r1, [r7, #0]
	return strcmp(s1, s2);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	6839      	ldr	r1, [r7, #0]
 8006546:	f01b fe6b 	bl	8022220 <strcmp>
 800654a:	4603      	mov	r3, r0
}
 800654c:	4618      	mov	r0, r3
 800654e:	f107 0708 	add.w	r7, r7, #8
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop

08006558 <DWC_STRLEN>:

int DWC_STRLEN(char const *str)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b082      	sub	sp, #8
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
	return strlen(str);
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f01b ffa9 	bl	80224b8 <strlen>
 8006566:	4603      	mov	r3, r0
}
 8006568:	4618      	mov	r0, r3
 800656a:	f107 0708 	add.w	r7, r7, #8
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
 8006572:	bf00      	nop

08006574 <DWC_STRCPY>:

char *DWC_STRCPY(char *to, char const *from)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
 800657c:	6039      	str	r1, [r7, #0]
	return strcpy(to, from);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	6839      	ldr	r1, [r7, #0]
 8006582:	f01b ff3b 	bl	80223fc <strcpy>
 8006586:	4603      	mov	r3, r0
}
 8006588:	4618      	mov	r0, r3
 800658a:	f107 0708 	add.w	r7, r7, #8
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop

08006594 <DWC_STRDUP>:

char *DWC_STRDUP(char const *str)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
	int len = DWC_STRLEN(str) + 1;
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f7ff ffdb 	bl	8006558 <DWC_STRLEN>
 80065a2:	4603      	mov	r3, r0
 80065a4:	f103 0301 	add.w	r3, r3, #1
 80065a8:	60fb      	str	r3, [r7, #12]
	char *new = DWC_ALLOC_ATOMIC(len);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f04f 0000 	mov.w	r0, #0
 80065b0:	4619      	mov	r1, r3
 80065b2:	f000 f861 	bl	8006678 <__DWC_ALLOC_ATOMIC>
 80065b6:	60b8      	str	r0, [r7, #8]

	if (!new) {
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d102      	bne.n	80065c4 <DWC_STRDUP+0x30>
		return NULL;
 80065be:	f04f 0300 	mov.w	r3, #0
 80065c2:	e006      	b.n	80065d2 <DWC_STRDUP+0x3e>
	}

	DWC_MEMCPY(new, str, len);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	68b8      	ldr	r0, [r7, #8]
 80065c8:	6879      	ldr	r1, [r7, #4]
 80065ca:	461a      	mov	r2, r3
 80065cc:	f7ff ff6c 	bl	80064a8 <DWC_MEMCPY>
	return new;
 80065d0:	68bb      	ldr	r3, [r7, #8]
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	f107 0710 	add.w	r7, r7, #16
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}

080065dc <__DWC_DMA_ALLOC>:


/* dwc_mem.h */

void *__DWC_DMA_ALLOC(void *dma_ctx, uint32_t size, dwc_dma_t *dma_addr)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b086      	sub	sp, #24
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	607a      	str	r2, [r7, #4]
	memset(buf, 0, (size_t)size);
	return buf;
#endif
#ifdef USE_IFX_DEV 
	void *buf;
	buf = __DWC_ALLOC(NULL,size);
 80065e8:	f04f 0000 	mov.w	r0, #0
 80065ec:	68b9      	ldr	r1, [r7, #8]
 80065ee:	f000 f827 	bl	8006640 <__DWC_ALLOC>
 80065f2:	6178      	str	r0, [r7, #20]
	if(NULL != dma_addr)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d002      	beq.n	8006600 <__DWC_DMA_ALLOC+0x24>
	{
		*dma_addr = (uint32_t)buf;
 80065fa:	697a      	ldr	r2, [r7, #20]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	601a      	str	r2, [r3, #0]
	}
	return buf;
 8006600:	697b      	ldr	r3, [r7, #20]
#endif
}
 8006602:	4618      	mov	r0, r3
 8006604:	f107 0718 	add.w	r7, r7, #24
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}

0800660c <__DWC_DMA_ALLOC_ATOMIC>:

void *__DWC_DMA_ALLOC_ATOMIC(void *dma_ctx, uint32_t size, dwc_dma_t *dma_addr)
{
 800660c:	b480      	push	{r7}
 800660e:	b085      	sub	sp, #20
 8006610:	af00      	add	r7, sp, #0
 8006612:	60f8      	str	r0, [r7, #12]
 8006614:	60b9      	str	r1, [r7, #8]
 8006616:	607a      	str	r2, [r7, #4]
	return buf;
#endif

#ifdef USE_IFX_DEV 
	/* To remove compile time warning */
	return NULL;
 8006618:	f04f 0300 	mov.w	r3, #0
#endif
}
 800661c:	4618      	mov	r0, r3
 800661e:	f107 0714 	add.w	r7, r7, #20
 8006622:	46bd      	mov	sp, r7
 8006624:	bc80      	pop	{r7}
 8006626:	4770      	bx	lr

08006628 <__DWC_DMA_FREE>:

void __DWC_DMA_FREE(void *dma_ctx, uint32_t size, void *virt_addr, dwc_dma_t dma_addr)
{
 8006628:	b480      	push	{r7}
 800662a:	b085      	sub	sp, #20
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	607a      	str	r2, [r7, #4]
 8006634:	603b      	str	r3, [r7, #0]
#ifndef USE_IFX_DEV 
	dma_free_coherent(dma_ctx, size, virt_addr, dma_addr);
#endif
}
 8006636:	f107 0714 	add.w	r7, r7, #20
 800663a:	46bd      	mov	sp, r7
 800663c:	bc80      	pop	{r7}
 800663e:	4770      	bx	lr

08006640 <__DWC_ALLOC>:

void *__DWC_ALLOC(void *mem_ctx, uint32_t size)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b084      	sub	sp, #16
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	void * buf = malloc(size);
 800664a:	6838      	ldr	r0, [r7, #0]
 800664c:	f01b fb2e 	bl	8021cac <malloc>
 8006650:	4603      	mov	r3, r0
 8006652:	60fb      	str	r3, [r7, #12]
  if(buf != NULL)
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d007      	beq.n	800666a <__DWC_ALLOC+0x2a>
  {
    memset(buf, 0, size);
 800665a:	68f8      	ldr	r0, [r7, #12]
 800665c:	f04f 0100 	mov.w	r1, #0
 8006660:	683a      	ldr	r2, [r7, #0]
 8006662:	f01b fcfd 	bl	8022060 <memset>
    return buf;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	e001      	b.n	800666e <__DWC_ALLOC+0x2e>
  }
  else
  {
    return NULL;
 800666a:	f04f 0300 	mov.w	r3, #0
  }
#else
	return kzalloc(size, GFP_KERNEL);
#endif
}
 800666e:	4618      	mov	r0, r3
 8006670:	f107 0710 	add.w	r7, r7, #16
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <__DWC_ALLOC_ATOMIC>:

void *__DWC_ALLOC_ATOMIC(void *mem_ctx, uint32_t size)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b082      	sub	sp, #8
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	return malloc(size);
 8006682:	6838      	ldr	r0, [r7, #0]
 8006684:	f01b fb12 	bl	8021cac <malloc>
 8006688:	4603      	mov	r3, r0
#else
	return kzalloc(size, GFP_ATOMIC);
#endif
	
}
 800668a:	4618      	mov	r0, r3
 800668c:	f107 0708 	add.w	r7, r7, #8
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}

08006694 <__DWC_FREE>:

void __DWC_FREE(void *mem_ctx, void *addr)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b082      	sub	sp, #8
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
 800669c:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	free(addr);
 800669e:	6838      	ldr	r0, [r7, #0]
 80066a0:	f01b fb0c 	bl	8021cbc <free>
#else
	kfree(addr);
#endif
}
 80066a4:	f107 0708 	add.w	r7, r7, #8
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}

080066ac <DWC_CPU_TO_LE32>:


/* Byte Ordering Conversions */

uint32_t DWC_CPU_TO_LE32(uint32_t *p)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b085      	sub	sp, #20
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
#ifdef __LITTLE_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	60fb      	str	r3, [r7, #12]

	return (u_p[3] | (u_p[2] << 8) | (u_p[1] << 16) | (u_p[0] << 24));
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f103 0303 	add.w	r3, r3, #3
 80066be:	781b      	ldrb	r3, [r3, #0]
 80066c0:	461a      	mov	r2, r3
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	f103 0302 	add.w	r3, r3, #2
 80066c8:	781b      	ldrb	r3, [r3, #0]
 80066ca:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80066ce:	431a      	orrs	r2, r3
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f103 0301 	add.w	r3, r3, #1
 80066d6:	781b      	ldrb	r3, [r3, #0]
 80066d8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80066dc:	431a      	orrs	r2, r3
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	781b      	ldrb	r3, [r3, #0]
 80066e2:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80066e6:	4313      	orrs	r3, r2
#endif
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	f107 0714 	add.w	r7, r7, #20
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bc80      	pop	{r7}
 80066f2:	4770      	bx	lr

080066f4 <DWC_CPU_TO_BE32>:

uint32_t DWC_CPU_TO_BE32(uint32_t *p)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b085      	sub	sp, #20
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
#ifdef __BIG_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	60fb      	str	r3, [r7, #12]

	return (u_p[3] | (u_p[2] << 8) | (u_p[1] << 16) | (u_p[0] << 24));
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f103 0303 	add.w	r3, r3, #3
 8006706:	781b      	ldrb	r3, [r3, #0]
 8006708:	461a      	mov	r2, r3
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	f103 0302 	add.w	r3, r3, #2
 8006710:	781b      	ldrb	r3, [r3, #0]
 8006712:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006716:	431a      	orrs	r2, r3
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f103 0301 	add.w	r3, r3, #1
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8006724:	431a      	orrs	r2, r3
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	781b      	ldrb	r3, [r3, #0]
 800672a:	ea4f 6303 	mov.w	r3, r3, lsl #24
 800672e:	4313      	orrs	r3, r2
#endif
}
 8006730:	4618      	mov	r0, r3
 8006732:	f107 0714 	add.w	r7, r7, #20
 8006736:	46bd      	mov	sp, r7
 8006738:	bc80      	pop	{r7}
 800673a:	4770      	bx	lr

0800673c <DWC_LE32_TO_CPU>:

uint32_t DWC_LE32_TO_CPU(uint32_t *p)
{
 800673c:	b480      	push	{r7}
 800673e:	b085      	sub	sp, #20
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
#ifdef __LITTLE_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	60fb      	str	r3, [r7, #12]

	return (u_p[3] | (u_p[2] << 8) | (u_p[1] << 16) | (u_p[0] << 24));
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f103 0303 	add.w	r3, r3, #3
 800674e:	781b      	ldrb	r3, [r3, #0]
 8006750:	461a      	mov	r2, r3
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	f103 0302 	add.w	r3, r3, #2
 8006758:	781b      	ldrb	r3, [r3, #0]
 800675a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800675e:	431a      	orrs	r2, r3
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	f103 0301 	add.w	r3, r3, #1
 8006766:	781b      	ldrb	r3, [r3, #0]
 8006768:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800676c:	431a      	orrs	r2, r3
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8006776:	4313      	orrs	r3, r2
#endif
}
 8006778:	4618      	mov	r0, r3
 800677a:	f107 0714 	add.w	r7, r7, #20
 800677e:	46bd      	mov	sp, r7
 8006780:	bc80      	pop	{r7}
 8006782:	4770      	bx	lr

08006784 <DWC_BE32_TO_CPU>:

uint32_t DWC_BE32_TO_CPU(uint32_t *p)
{
 8006784:	b480      	push	{r7}
 8006786:	b085      	sub	sp, #20
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
#ifdef __BIG_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	60fb      	str	r3, [r7, #12]

	return (u_p[3] | (u_p[2] << 8) | (u_p[1] << 16) | (u_p[0] << 24));
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f103 0303 	add.w	r3, r3, #3
 8006796:	781b      	ldrb	r3, [r3, #0]
 8006798:	461a      	mov	r2, r3
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f103 0302 	add.w	r3, r3, #2
 80067a0:	781b      	ldrb	r3, [r3, #0]
 80067a2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80067a6:	431a      	orrs	r2, r3
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f103 0301 	add.w	r3, r3, #1
 80067ae:	781b      	ldrb	r3, [r3, #0]
 80067b0:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80067b4:	431a      	orrs	r2, r3
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80067be:	4313      	orrs	r3, r2
#endif
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	f107 0714 	add.w	r7, r7, #20
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bc80      	pop	{r7}
 80067ca:	4770      	bx	lr

080067cc <DWC_CPU_TO_LE16>:

uint16_t DWC_CPU_TO_LE16(uint16_t *p)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b085      	sub	sp, #20
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
#ifdef __LITTLE_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	60fb      	str	r3, [r7, #12]
	return (u_p[1] | (u_p[0] << 8));
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f103 0301 	add.w	r3, r3, #1
 80067de:	781b      	ldrb	r3, [r3, #0]
 80067e0:	461a      	mov	r2, r3
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	781b      	ldrb	r3, [r3, #0]
 80067e6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	4313      	orrs	r3, r2
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	b29b      	uxth	r3, r3
#endif
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	f107 0714 	add.w	r7, r7, #20
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bc80      	pop	{r7}
 80067fc:	4770      	bx	lr
 80067fe:	bf00      	nop

08006800 <DWC_CPU_TO_BE16>:

uint16_t DWC_CPU_TO_BE16(uint16_t *p)
{
 8006800:	b480      	push	{r7}
 8006802:	b085      	sub	sp, #20
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
#ifdef __BIG_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	60fb      	str	r3, [r7, #12]
	return (u_p[1] | (u_p[0] << 8));
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f103 0301 	add.w	r3, r3, #1
 8006812:	781b      	ldrb	r3, [r3, #0]
 8006814:	461a      	mov	r2, r3
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	781b      	ldrb	r3, [r3, #0]
 800681a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800681e:	b29b      	uxth	r3, r3
 8006820:	4313      	orrs	r3, r2
 8006822:	b29b      	uxth	r3, r3
 8006824:	b29b      	uxth	r3, r3
#endif
}
 8006826:	4618      	mov	r0, r3
 8006828:	f107 0714 	add.w	r7, r7, #20
 800682c:	46bd      	mov	sp, r7
 800682e:	bc80      	pop	{r7}
 8006830:	4770      	bx	lr
 8006832:	bf00      	nop

08006834 <DWC_LE16_TO_CPU>:

uint16_t DWC_LE16_TO_CPU(uint16_t *p)
{
 8006834:	b480      	push	{r7}
 8006836:	b085      	sub	sp, #20
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
#ifdef __LITTLE_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	60fb      	str	r3, [r7, #12]
	return (u_p[1] | (u_p[0] << 8));
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f103 0301 	add.w	r3, r3, #1
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	461a      	mov	r2, r3
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	781b      	ldrb	r3, [r3, #0]
 800684e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006852:	b29b      	uxth	r3, r3
 8006854:	4313      	orrs	r3, r2
 8006856:	b29b      	uxth	r3, r3
 8006858:	b29b      	uxth	r3, r3
#endif
}
 800685a:	4618      	mov	r0, r3
 800685c:	f107 0714 	add.w	r7, r7, #20
 8006860:	46bd      	mov	sp, r7
 8006862:	bc80      	pop	{r7}
 8006864:	4770      	bx	lr
 8006866:	bf00      	nop

08006868 <DWC_BE16_TO_CPU>:

uint16_t DWC_BE16_TO_CPU(uint16_t *p)
{
 8006868:	b480      	push	{r7}
 800686a:	b085      	sub	sp, #20
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
#ifdef __BIG_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	60fb      	str	r3, [r7, #12]
	return (u_p[1] | (u_p[0] << 8));
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f103 0301 	add.w	r3, r3, #1
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	461a      	mov	r2, r3
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	781b      	ldrb	r3, [r3, #0]
 8006882:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006886:	b29b      	uxth	r3, r3
 8006888:	4313      	orrs	r3, r2
 800688a:	b29b      	uxth	r3, r3
 800688c:	b29b      	uxth	r3, r3
#endif
}
 800688e:	4618      	mov	r0, r3
 8006890:	f107 0714 	add.w	r7, r7, #20
 8006894:	46bd      	mov	sp, r7
 8006896:	bc80      	pop	{r7}
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop

0800689c <DWC_READ_REG32>:


/* Registers */

uint32_t DWC_READ_REG32(uint32_t volatile *reg)
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
#ifdef USE_IFX_DEV 
	return ((*(uint32_t *)reg));
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
#else
	return readl(reg);
#endif
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	f107 070c 	add.w	r7, r7, #12
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bc80      	pop	{r7}
 80068b2:	4770      	bx	lr

080068b4 <DWC_WRITE_REG32>:

void DWC_WRITE_REG32(uint32_t volatile *reg, uint32_t value)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	*(uint32_t *)reg = value;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	683a      	ldr	r2, [r7, #0]
 80068c2:	601a      	str	r2, [r3, #0]
#else
	writel(value, reg);
#endif
}
 80068c4:	f107 070c 	add.w	r7, r7, #12
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bc80      	pop	{r7}
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop

080068d0 <DWC_MODIFY_REG32>:

void DWC_MODIFY_REG32(uint32_t volatile *reg, uint32_t clear_mask, uint32_t set_mask)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b084      	sub	sp, #16
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	607a      	str	r2, [r7, #4]
#ifdef USE_IFX_DEV 
	DWC_WRITE_REG32(reg, (DWC_READ_REG32(reg) & ~clear_mask) | set_mask);
 80068dc:	68f8      	ldr	r0, [r7, #12]
 80068de:	f7ff ffdd 	bl	800689c <DWC_READ_REG32>
 80068e2:	4602      	mov	r2, r0
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	ea6f 0303 	mvn.w	r3, r3
 80068ea:	401a      	ands	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	68f8      	ldr	r0, [r7, #12]
 80068f2:	4619      	mov	r1, r3
 80068f4:	f7ff ffde 	bl	80068b4 <DWC_WRITE_REG32>
#else
	writel((readl(reg) & ~clear_mask) | set_mask, reg);
#endif
}
 80068f8:	f107 0710 	add.w	r7, r7, #16
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <DWC_SPINLOCK_ALLOC>:


/* Locking */

dwc_spinlock_t *DWC_SPINLOCK_ALLOC(void)
{
 8006900:	b480      	push	{r7}
 8006902:	af00      	add	r7, sp, #0

#endif

#ifdef USE_IFX_DEV 
	/* To remove compile time warning */
	return ((dwc_spinlock_t *)1);
 8006904:	f04f 0301 	mov.w	r3, #1
#endif
}
 8006908:	4618      	mov	r0, r3
 800690a:	46bd      	mov	sp, r7
 800690c:	bc80      	pop	{r7}
 800690e:	4770      	bx	lr

08006910 <DWC_SPINLOCK_FREE>:

void DWC_SPINLOCK_FREE(dwc_spinlock_t *lock)
{
 8006910:	b480      	push	{r7}
 8006912:	b083      	sub	sp, #12
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 
#if defined(CONFIG_PREEMPT) || defined(CONFIG_SMP)
	DWC_FREE(lock);
#endif
#endif
}
 8006918:	f107 070c 	add.w	r7, r7, #12
 800691c:	46bd      	mov	sp, r7
 800691e:	bc80      	pop	{r7}
 8006920:	4770      	bx	lr
 8006922:	bf00      	nop

08006924 <DWC_SPINLOCK>:

void DWC_SPINLOCK(dwc_spinlock_t *lock)
{
 8006924:	b480      	push	{r7}
 8006926:	b083      	sub	sp, #12
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
#if defined(CONFIG_PREEMPT) || defined(CONFIG_SMP)
	spin_lock((spinlock_t *)lock);
#endif
#endif
}
 800692c:	f107 070c 	add.w	r7, r7, #12
 8006930:	46bd      	mov	sp, r7
 8006932:	bc80      	pop	{r7}
 8006934:	4770      	bx	lr
 8006936:	bf00      	nop

08006938 <DWC_SPINUNLOCK>:

void DWC_SPINUNLOCK(dwc_spinlock_t *lock)
{
 8006938:	b480      	push	{r7}
 800693a:	b083      	sub	sp, #12
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
#if defined(CONFIG_PREEMPT) || defined(CONFIG_SMP)
	spin_unlock((spinlock_t *)lock);
#endif
#endif						 
}
 8006940:	f107 070c 	add.w	r7, r7, #12
 8006944:	46bd      	mov	sp, r7
 8006946:	bc80      	pop	{r7}
 8006948:	4770      	bx	lr
 800694a:	bf00      	nop

0800694c <DWC_SPINLOCK_IRQSAVE>:

void DWC_SPINLOCK_IRQSAVE(dwc_spinlock_t *lock, dwc_irqflags_t *flags)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b082      	sub	sp, #8
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	NVIC_DisableIRQ(USB0_0_IRQn);
 8006956:	f04f 006b 	mov.w	r0, #107	; 0x6b
 800695a:	f7ff fd73 	bl	8006444 <NVIC_DisableIRQ>
#else
	local_irq_save(f);
#endif
	*flags = f;
#endif
}
 800695e:	f107 0708 	add.w	r7, r7, #8
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
 8006966:	bf00      	nop

08006968 <DWC_SPINUNLOCK_IRQRESTORE>:

void DWC_SPINUNLOCK_IRQRESTORE(dwc_spinlock_t *lock, dwc_irqflags_t flags)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b082      	sub	sp, #8
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
 8006970:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	NVIC_EnableIRQ(USB0_0_IRQn);
 8006972:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8006976:	f7ff fd49 	bl	800640c <NVIC_EnableIRQ>
#else
	local_irq_restore(flags);
#endif

#endif
}
 800697a:	f107 0708 	add.w	r7, r7, #8
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}
 8006982:	bf00      	nop

08006984 <DWC_MUTEX_ALLOC>:

dwc_mutex_t *DWC_MUTEX_ALLOC(void)
{
 8006984:	b480      	push	{r7}
 8006986:	af00      	add	r7, sp, #0

	m = (struct mutex *)mutex;
	mutex_init(m);
	return mutex;
#endif
	return NULL;
 8006988:	f04f 0300 	mov.w	r3, #0
}
 800698c:	4618      	mov	r0, r3
 800698e:	46bd      	mov	sp, r7
 8006990:	bc80      	pop	{r7}
 8006992:	4770      	bx	lr

08006994 <DWC_MUTEX_FREE>:

#if (defined(DWC_LINUX) && defined(CONFIG_DEBUG_MUTEXES))
#else
void DWC_MUTEX_FREE(dwc_mutex_t *mutex)
{
 8006994:	b480      	push	{r7}
 8006996:	b083      	sub	sp, #12
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
	mutex_destroy((struct mutex *)mutex);
	DWC_FREE(mutex);
#endif
}
 800699c:	f107 070c 	add.w	r7, r7, #12
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bc80      	pop	{r7}
 80069a4:	4770      	bx	lr
 80069a6:	bf00      	nop

080069a8 <DWC_MUTEX_LOCK>:
#endif

void DWC_MUTEX_LOCK(dwc_mutex_t *mutex, uint16_t TimeOut)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b083      	sub	sp, #12
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	460b      	mov	r3, r1
 80069b2:	807b      	strh	r3, [r7, #2]
#ifndef USE_IFX_DEV
	struct mutex *m = (struct mutex *)mutex;
	mutex_lock(m);
#endif
}
 80069b4:	f107 070c 	add.w	r7, r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bc80      	pop	{r7}
 80069bc:	4770      	bx	lr
 80069be:	bf00      	nop

080069c0 <DWC_MUTEX_TRYLOCK>:

int DWC_MUTEX_TRYLOCK(dwc_mutex_t *mutex)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b083      	sub	sp, #12
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 
	struct mutex *m = (struct mutex *)mutex;
	return mutex_trylock(m);
#else
	/* To remove compile time warning */
	return 0;
 80069c8:	f04f 0300 	mov.w	r3, #0
#endif
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	f107 070c 	add.w	r7, r7, #12
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bc80      	pop	{r7}
 80069d6:	4770      	bx	lr

080069d8 <DWC_MUTEX_UNLOCK>:

void DWC_MUTEX_UNLOCK(dwc_mutex_t *mutex, uint16_t TimeOut)
{
 80069d8:	b480      	push	{r7}
 80069da:	b083      	sub	sp, #12
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	460b      	mov	r3, r1
 80069e2:	807b      	strh	r3, [r7, #2]
#ifndef USE_IFX_DEV
	struct mutex *m = (struct mutex *)mutex;
	mutex_unlock(m);
#endif
}
 80069e4:	f107 070c 	add.w	r7, r7, #12
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bc80      	pop	{r7}
 80069ec:	4770      	bx	lr
 80069ee:	bf00      	nop

080069f0 <DWC_UDELAY>:


/* Timing */

void DWC_UDELAY(uint32_t usecs)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b084      	sub	sp, #16
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
	volatile uint32_t u_secs = usecs;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	60fb      	str	r3, [r7, #12]

#ifdef USE_IFX_DEV 
	/* Minimum delay is 1ms.*/
	if(u_secs <= 1000)
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006a02:	d804      	bhi.n	8006a0e <DWC_UDELAY+0x1e>
	{
		USBLD001_lDelay(10);
 8006a04:	f04f 000a 	mov.w	r0, #10
 8006a08:	f7ff fcc8 	bl	800639c <USBLD001_lDelay>
 8006a0c:	e00d      	b.n	8006a2a <DWC_UDELAY+0x3a>
	}
	else
	{
		u_secs = usecs / 1000;
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8006a14:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8006a18:	fba3 1302 	umull	r1, r3, r3, r2
 8006a1c:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8006a20:	60fb      	str	r3, [r7, #12]
		USBLD001_lDelay(u_secs);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	4618      	mov	r0, r3
 8006a26:	f7ff fcb9 	bl	800639c <USBLD001_lDelay>
	}
#else
	udelay(usecs);
#endif
}
 8006a2a:	f107 0710 	add.w	r7, r7, #16
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	bf00      	nop

08006a34 <DWC_MDELAY>:

void DWC_MDELAY(uint32_t msecs)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b082      	sub	sp, #8
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
#ifdef USE_IFX_DEV 
  USBLD001_lDelay(msecs);
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f7ff fcad 	bl	800639c <USBLD001_lDelay>
#else
	mdelay(msecs);
#endif
}
 8006a42:	f107 0708 	add.w	r7, r7, #8
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}
 8006a4a:	bf00      	nop

08006a4c <DWC_MSLEEP>:

void DWC_MSLEEP(uint32_t msecs)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b084      	sub	sp, #16
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
#ifdef USE_IFX_DEV 
	volatile uint32_t m_secs = msecs;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	60fb      	str	r3, [r7, #12]
	USBLD001_lDelay(m_secs);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f7ff fc9e 	bl	800639c <USBLD001_lDelay>
#else
	msleep(msecs);
#endif
}
 8006a60:	f107 0710 	add.w	r7, r7, #16
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <DWC_TIME>:

uint32_t DWC_TIME(void)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	af00      	add	r7, sp, #0
#ifndef USE_IFX_DEV 
	return jiffies_to_msecs(jiffies);
#else
	/* To remove compile time warning. */
	return(0);
 8006a6c:	f04f 0300 	mov.w	r3, #0
#endif
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bc80      	pop	{r7}
 8006a76:	4770      	bx	lr

08006a78 <DWC_TIMER_ALLOC>:

}
#endif

dwc_timer_t *DWC_TIMER_ALLOC(char *name, dwc_timer_callback_t cb, void *data)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b086      	sub	sp, #24
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]
	dwc_timer_t *t = DWC_ALLOC(sizeof(*t));
 8006a84:	f04f 0000 	mov.w	r0, #0
 8006a88:	f04f 011c 	mov.w	r1, #28
 8006a8c:	f7ff fdd8 	bl	8006640 <__DWC_ALLOC>
 8006a90:	6178      	str	r0, [r7, #20]

	if (!t) {
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d102      	bne.n	8006a9e <DWC_TIMER_ALLOC+0x26>
		#ifndef USE_IFX_DEV 
		DWC_ERROR("Cannot allocate memory for timer");
		#endif
		return NULL;
 8006a98:	f04f 0300 	mov.w	r3, #0
 8006a9c:	e006      	b.n	8006aac <DWC_TIMER_ALLOC+0x34>
	t->t->base = &boot_tvec_bases;
	t->t->expires = jiffies;
	setup_timer(t->t, timer_callback, (unsigned long)t);
#endif

	t->cb = cb;
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	68ba      	ldr	r2, [r7, #8]
 8006aa2:	609a      	str	r2, [r3, #8]
	t->data = data;
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	60da      	str	r2, [r3, #12]

	return t;
 8006aaa:	697b      	ldr	r3, [r7, #20]
	DWC_FREE(t->t);
 no_timer:
	DWC_FREE(t);
	return NULL;
#endif
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	f107 0718 	add.w	r7, r7, #24
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop

08006ab8 <DWC_TIMER_FREE>:

void DWC_TIMER_FREE(dwc_timer_t *timer)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b082      	sub	sp, #8
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
	DWC_SPINUNLOCK_IRQRESTORE(timer->lock, flags);
	DWC_SPINLOCK_FREE(timer->lock);
	DWC_FREE(timer->t);
	DWC_FREE(timer->name);
#else
	DWC_TIMER_CANCEL(timer);
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f000 f813 	bl	8006aec <DWC_TIMER_CANCEL>
	DWC_FREE(timer);
 8006ac6:	f04f 0000 	mov.w	r0, #0
 8006aca:	6879      	ldr	r1, [r7, #4]
 8006acc:	f7ff fde2 	bl	8006694 <__DWC_FREE>
#endif
}
 8006ad0:	f107 0708 	add.w	r7, r7, #8
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bd80      	pop	{r7, pc}

08006ad8 <DWC_TIMER_SCHEDULE>:

void DWC_TIMER_SCHEDULE(dwc_timer_t *timer, uint32_t time)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b083      	sub	sp, #12
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]
	}

	DWC_SPINUNLOCK_IRQRESTORE(timer->lock, flags);
#endif	
		
}
 8006ae2:	f107 070c 	add.w	r7, r7, #12
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bc80      	pop	{r7}
 8006aea:	4770      	bx	lr

08006aec <DWC_TIMER_CANCEL>:

void DWC_TIMER_CANCEL(dwc_timer_t *timer)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b083      	sub	sp, #12
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
	del_timer(timer->t);
#endif
}
 8006af4:	f107 070c 	add.w	r7, r7, #12
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bc80      	pop	{r7}
 8006afc:	4770      	bx	lr
 8006afe:	bf00      	nop

08006b00 <DWC_WAITQ_ALLOC>:
#endif
	int abort;
};

dwc_waitq_t *DWC_WAITQ_ALLOC(void)
{
 8006b00:	b480      	push	{r7}
 8006b02:	af00      	add	r7, sp, #0
	init_waitqueue_head(&wq->queue);
	wq->abort = 0;
	return wq;
#else
	/* Just to remove compile time warning */ 
	return(0);
 8006b04:	f04f 0300 	mov.w	r3, #0
#endif
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bc80      	pop	{r7}
 8006b0e:	4770      	bx	lr

08006b10 <DWC_WAITQ_FREE>:

void DWC_WAITQ_FREE(dwc_waitq_t *wq)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b083      	sub	sp, #12
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 	
	DWC_FREE(wq);
#endif
}
 8006b18:	f107 070c 	add.w	r7, r7, #12
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bc80      	pop	{r7}
 8006b20:	4770      	bx	lr
 8006b22:	bf00      	nop

08006b24 <DWC_WAITQ_WAIT>:

int32_t DWC_WAITQ_WAIT(dwc_waitq_t *wq, dwc_waitq_condition_t cond, void *data)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b085      	sub	sp, #20
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	60f8      	str	r0, [r7, #12]
 8006b2c:	60b9      	str	r1, [r7, #8]
 8006b2e:	607a      	str	r2, [r7, #4]
	}

	return -DWC_E_UNKNOWN;
#else
	/* To remove compile time warning */
	return(0);
 8006b30:	f04f 0300 	mov.w	r3, #0
#endif
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	f107 0714 	add.w	r7, r7, #20
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bc80      	pop	{r7}
 8006b3e:	4770      	bx	lr

08006b40 <DWC_WAITQ_WAIT_TIMEOUT>:

int32_t DWC_WAITQ_WAIT_TIMEOUT(dwc_waitq_t *wq, dwc_waitq_condition_t cond,
			       void *data, int32_t msecs)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b085      	sub	sp, #20
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	607a      	str	r2, [r7, #4]
 8006b4c:	603b      	str	r3, [r7, #0]
	}

	return -DWC_E_UNKNOWN;
#else
	/* Just to remove compile time warning */
	return(0);
 8006b4e:	f04f 0300 	mov.w	r3, #0
#endif

}
 8006b52:	4618      	mov	r0, r3
 8006b54:	f107 0714 	add.w	r7, r7, #20
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bc80      	pop	{r7}
 8006b5c:	4770      	bx	lr
 8006b5e:	bf00      	nop

08006b60 <DWC_WAITQ_TRIGGER>:

void DWC_WAITQ_TRIGGER(dwc_waitq_t *wq)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b083      	sub	sp, #12
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 		
	wq->abort = 0;
	wake_up_interruptible(&wq->queue);
#endif
}
 8006b68:	f107 070c 	add.w	r7, r7, #12
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bc80      	pop	{r7}
 8006b70:	4770      	bx	lr
 8006b72:	bf00      	nop

08006b74 <DWC_WAITQ_ABORT>:

void DWC_WAITQ_ABORT(dwc_waitq_t *wq)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 		
	wq->abort = 1;
	wake_up_interruptible(&wq->queue);
#endif
}
 8006b7c:	f107 070c 	add.w	r7, r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bc80      	pop	{r7}
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop

08006b88 <DWC_THREAD_RUN>:


/* Threading */

dwc_thread_t *DWC_THREAD_RUN(dwc_thread_function_t func, char *name, void *data)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b085      	sub	sp, #20
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	60f8      	str	r0, [r7, #12]
 8006b90:	60b9      	str	r1, [r7, #8]
 8006b92:	607a      	str	r2, [r7, #4]
	}

	return (dwc_thread_t *)thread;
#else
	/* Just to remove compile time warning */
	return(0) ;
 8006b94:	f04f 0300 	mov.w	r3, #0
#endif
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f107 0714 	add.w	r7, r7, #20
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bc80      	pop	{r7}
 8006ba2:	4770      	bx	lr

08006ba4 <DWC_THREAD_STOP>:

int DWC_THREAD_STOP(dwc_thread_t *thread)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b083      	sub	sp, #12
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 		
	return kthread_stop((struct task_struct *)thread);
#else
	/* Just to remove compile time warning */
	return(0);
 8006bac:	f04f 0300 	mov.w	r3, #0
#endif
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f107 070c 	add.w	r7, r7, #12
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bc80      	pop	{r7}
 8006bba:	4770      	bx	lr

08006bbc <DWC_THREAD_SHOULD_STOP>:

dwc_bool_t DWC_THREAD_SHOULD_STOP(void)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	af00      	add	r7, sp, #0
#ifndef USE_IFX_DEV 		
	return kthread_should_stop();
#else
	/* Just to remove compile time warning */
	return(0);
 8006bc0:	f04f 0300 	mov.w	r3, #0
#endif
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bc80      	pop	{r7}
 8006bca:	4770      	bx	lr

08006bcc <DWC_TASK_ALLOC>:
	t->cb(t->data);
}
#endif

dwc_tasklet_t *DWC_TASK_ALLOC(char *name, dwc_tasklet_callback_t cb, void *data)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b086      	sub	sp, #24
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	60f8      	str	r0, [r7, #12]
 8006bd4:	60b9      	str	r1, [r7, #8]
 8006bd6:	607a      	str	r2, [r7, #4]
	dwc_tasklet_t *t = DWC_ALLOC(sizeof(*t));
 8006bd8:	f04f 0000 	mov.w	r0, #0
 8006bdc:	f04f 010c 	mov.w	r1, #12
 8006be0:	f7ff fd2e 	bl	8006640 <__DWC_ALLOC>
 8006be4:	6178      	str	r0, [r7, #20]

	if (t) {
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d005      	beq.n	8006bf8 <DWC_TASK_ALLOC+0x2c>
		t->cb = cb;
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	68ba      	ldr	r2, [r7, #8]
 8006bf0:	601a      	str	r2, [r3, #0]
		t->data = data;
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	605a      	str	r2, [r3, #4]
		#ifndef USE_IFX_DEV 		
		DWC_ERROR("Cannot allocate memory for tasklet\n");
		#endif
	}

	return t;
 8006bf8:	697b      	ldr	r3, [r7, #20]
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f107 0718 	add.w	r7, r7, #24
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}

08006c04 <DWC_TASK_FREE>:

void DWC_TASK_FREE(dwc_tasklet_t *task)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b082      	sub	sp, #8
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
#ifdef USE_IFX_DEV 		
	DWC_TIMER_CANCEL((dwc_timer_t *)task);
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f7ff ff6d 	bl	8006aec <DWC_TIMER_CANCEL>
#endif

	DWC_FREE(task);
 8006c12:	f04f 0000 	mov.w	r0, #0
 8006c16:	6879      	ldr	r1, [r7, #4]
 8006c18:	f7ff fd3c 	bl	8006694 <__DWC_FREE>
}
 8006c1c:	f107 0708 	add.w	r7, r7, #8
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}

08006c24 <DWC_TASK_SCHEDULE>:

void DWC_TASK_SCHEDULE(dwc_tasklet_t *task)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b083      	sub	sp, #12
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
	tasklet_schedule(&task->t);
#endif
}
 8006c2c:	f107 070c 	add.w	r7, r7, #12
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bc80      	pop	{r7}
 8006c34:	4770      	bx	lr
 8006c36:	bf00      	nop

08006c38 <DWC_WORKQ_WAIT_WORK_DONE>:
	return workq->pending == 0;
}
#endif

int DWC_WORKQ_WAIT_WORK_DONE(dwc_workq_t *workq, int timeout)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b083      	sub	sp, #12
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
#ifndef USE_IFX_DEV
	return DWC_WAITQ_WAIT_TIMEOUT(workq->waitq, work_done, workq, timeout);
#else
	/* Just to remove compile time warning */
	return 0;	
 8006c42:	f04f 0300 	mov.w	r3, #0
#endif		
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	f107 070c 	add.w	r7, r7, #12
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bc80      	pop	{r7}
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop

08006c54 <DWC_WORKQ_ALLOC>:


dwc_workq_t *DWC_WORKQ_ALLOC(char *name)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b084      	sub	sp, #16
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
	dwc_workq_t *wq = DWC_ALLOC(sizeof(*wq));
 8006c5c:	f04f 0000 	mov.w	r0, #0
 8006c60:	f04f 0114 	mov.w	r1, #20
 8006c64:	f7ff fcec 	bl	8006640 <__DWC_ALLOC>
 8006c68:	60f8      	str	r0, [r7, #12]

	if (!wq) {
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d102      	bne.n	8006c76 <DWC_WORKQ_ALLOC+0x22>
		return NULL;
 8006c70:	f04f 0300 	mov.w	r3, #0
 8006c74:	e000      	b.n	8006c78 <DWC_WORKQ_ALLOC+0x24>
#ifdef DEBUG
	DWC_CIRCLEQ_INIT(&wq->entries);
#endif
#endif

	return wq;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 no_wq:
	DWC_FREE(wq);

	return NULL;
#endif
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f107 0710 	add.w	r7, r7, #16
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop

08006c84 <DWC_WORKQ_FREE>:

void DWC_WORKQ_FREE(dwc_workq_t *wq)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b082      	sub	sp, #8
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
	destroy_workqueue(wq->wq);
	DWC_SPINLOCK_FREE(wq->lock);
	DWC_WAITQ_FREE(wq->waitq);
#endif

   	DWC_TIMER_CANCEL((dwc_timer_t *)wq);
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f7ff ff2d 	bl	8006aec <DWC_TIMER_CANCEL>
	DWC_FREE(wq);
 8006c92:	f04f 0000 	mov.w	r0, #0
 8006c96:	6879      	ldr	r1, [r7, #4]
 8006c98:	f7ff fcfc 	bl	8006694 <__DWC_FREE>
}
 8006c9c:	f107 0708 	add.w	r7, r7, #8
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}

08006ca4 <DWC_WORKQ_SCHEDULE>:


void DWC_WORKQ_SCHEDULE(dwc_workq_t *wq, dwc_work_callback_t cb, void *data,
			char *format, ...)
{
 8006ca4:	b408      	push	{r3}
 8006ca6:	b480      	push	{r7}
 8006ca8:	b084      	sub	sp, #16
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	60f8      	str	r0, [r7, #12]
 8006cae:	60b9      	str	r1, [r7, #8]
 8006cb0:	607a      	str	r2, [r7, #4]
	DWC_CIRCLEQ_INSERT_TAIL(&wq->entries, container, entry);
#endif
	queue_work(wq->wq, &container->work.work);

#endif
}
 8006cb2:	f107 0710 	add.w	r7, r7, #16
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bc80      	pop	{r7}
 8006cba:	b001      	add	sp, #4
 8006cbc:	4770      	bx	lr
 8006cbe:	bf00      	nop

08006cc0 <DWC_WORKQ_SCHEDULE_DELAYED>:

void DWC_WORKQ_SCHEDULE_DELAYED(dwc_workq_t *wq, dwc_work_callback_t cb,
				void *data, uint32_t time, char *format, ...)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b085      	sub	sp, #20
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	607a      	str	r2, [r7, #4]
 8006ccc:	603b      	str	r3, [r7, #0]
#ifdef DEBUG
	DWC_CIRCLEQ_INSERT_TAIL(&wq->entries, container, entry);
#endif
	queue_delayed_work(wq->wq, &container->work, msecs_to_jiffies(time));
#endif
}
 8006cce:	f107 0714 	add.w	r7, r7, #20
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bc80      	pop	{r7}
 8006cd6:	4770      	bx	lr

08006cd8 <DWC_WORKQ_PENDING>:

int DWC_WORKQ_PENDING(dwc_workq_t *wq)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b083      	sub	sp, #12
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
	return wq->pending;
#else
	/* Just to remove complie time warning */
	return(0);
 8006ce0:	f04f 0300 	mov.w	r3, #0
#endif
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f107 070c 	add.w	r7, r7, #12
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bc80      	pop	{r7}
 8006cee:	4770      	bx	lr

08006cf0 <dwc_otg_read_hprt0>:
 * This function Reads HPRT0 in preparation to modify. It keeps the
 * WC bits 0 so that if they are read as 1, they won't clear when you
 * write it back
 */
static inline uint32_t dwc_otg_read_hprt0(dwc_otg_core_if_t * _core_if)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b084      	sub	sp, #16
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(_core_if->host_if->hprt0);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	68db      	ldr	r3, [r3, #12]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	4618      	mov	r0, r3
 8006d00:	f7ff fdcc 	bl	800689c <DWC_READ_REG32>
 8006d04:	4603      	mov	r3, r0
 8006d06:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtena = 0;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f36f 0382 	bfc	r3, #2, #1
 8006d0e:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtconndet = 0;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f36f 0341 	bfc	r3, #1, #1
 8006d16:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtenchng = 0;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f36f 03c3 	bfc	r3, #3, #1
 8006d1e:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtovrcurrchng = 0;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f36f 1345 	bfc	r3, #5, #1
 8006d26:	60fb      	str	r3, [r7, #12]
	return hprt0.d32;
 8006d28:	68fb      	ldr	r3, [r7, #12]
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f107 0710 	add.w	r7, r7, #16
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <cil_hcd_start>:
/** Start the HCD.  Helper function for using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_start(dwc_otg_core_if_t * core_if)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b082      	sub	sp, #8
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->start) {
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d00c      	beq.n	8006d5e <cil_hcd_start+0x2a>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d007      	beq.n	8006d5e <cil_hcd_start+0x2a>
		core_if->hcd_cb->start(core_if->hcd_cb->p);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006d58:	6992      	ldr	r2, [r2, #24]
 8006d5a:	4610      	mov	r0, r2
 8006d5c:	4798      	blx	r3
	}
}
 8006d5e:	f107 0708 	add.w	r7, r7, #8
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}
 8006d66:	bf00      	nop

08006d68 <cil_hcd_session_start>:
 * using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_session_start(dwc_otg_core_if_t * core_if)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b082      	sub	sp, #8
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->session_start) {
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00c      	beq.n	8006d92 <cil_hcd_session_start+0x2a>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d7c:	695b      	ldr	r3, [r3, #20]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d007      	beq.n	8006d92 <cil_hcd_session_start+0x2a>
		core_if->hcd_cb->session_start(core_if->hcd_cb->p);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d86:	695b      	ldr	r3, [r3, #20]
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006d8c:	6992      	ldr	r2, [r2, #24]
 8006d8e:	4610      	mov	r0, r2
 8006d90:	4798      	blx	r3
	}
}
 8006d92:	f107 0708 	add.w	r7, r7, #8
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop

08006d9c <cil_pcd_start>:
/** Start the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_start(dwc_otg_core_if_t * core_if)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b082      	sub	sp, #8
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->start) {
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d00c      	beq.n	8006dc6 <cil_pcd_start+0x2a>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d007      	beq.n	8006dc6 <cil_pcd_start+0x2a>
		core_if->pcd_cb->start(core_if->pcd_cb->p);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006dc0:	6992      	ldr	r2, [r2, #24]
 8006dc2:	4610      	mov	r0, r2
 8006dc4:	4798      	blx	r3
	}
}
 8006dc6:	f107 0708 	add.w	r7, r7, #8
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
 8006dce:	bf00      	nop

08006dd0 <dwc_otg_adp_write_reg>:
 * the driver to support OTG Rev2.0.
 *
 */

void dwc_otg_adp_write_reg(dwc_otg_core_if_t * core_if, uint32_t value)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b084      	sub	sp, #16
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
 8006dd8:	6039      	str	r1, [r7, #0]
	adpctl_data_t adpctl;

	adpctl.d32 = value;
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	60fb      	str	r3, [r7, #12]
	adpctl.b.ar = 0x2;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f04f 0202 	mov.w	r2, #2
 8006de4:	f362 63dc 	bfi	r3, r2, #27, #2
 8006de8:	60fb      	str	r3, [r7, #12]

	DWC_WRITE_REG32(&core_if->core_global_regs->adpctl, adpctl.d32);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	4610      	mov	r0, r2
 8006df6:	4619      	mov	r1, r3
 8006df8:	f7ff fd5c 	bl	80068b4 <DWC_WRITE_REG32>

	while (adpctl.b.ar) {
 8006dfc:	e008      	b.n	8006e10 <dwc_otg_adp_write_reg+0x40>
		adpctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->adpctl);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	f103 0360 	add.w	r3, r3, #96	; 0x60
 8006e06:	4618      	mov	r0, r3
 8006e08:	f7ff fd48 	bl	800689c <DWC_READ_REG32>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	60fb      	str	r3, [r7, #12]
	adpctl.d32 = value;
	adpctl.b.ar = 0x2;

	DWC_WRITE_REG32(&core_if->core_global_regs->adpctl, adpctl.d32);

	while (adpctl.b.ar) {
 8006e10:	7bfb      	ldrb	r3, [r7, #15]
 8006e12:	f003 0318 	and.w	r3, r3, #24
 8006e16:	b2db      	uxtb	r3, r3
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d1f0      	bne.n	8006dfe <dwc_otg_adp_write_reg+0x2e>
		adpctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->adpctl);
	}

}
 8006e1c:	f107 0710 	add.w	r7, r7, #16
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <dwc_otg_adp_read_reg>:

/**
 * Function is called to read ADP registers
 */
uint32_t dwc_otg_adp_read_reg(dwc_otg_core_if_t * core_if)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
	adpctl_data_t adpctl;

	adpctl.d32 = 0;
 8006e2c:	f04f 0300 	mov.w	r3, #0
 8006e30:	60fb      	str	r3, [r7, #12]
	adpctl.b.ar = 0x1;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	f04f 0201 	mov.w	r2, #1
 8006e38:	f362 63dc 	bfi	r3, r2, #27, #2
 8006e3c:	60fb      	str	r3, [r7, #12]

	DWC_WRITE_REG32(&core_if->core_global_regs->adpctl, adpctl.d32);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	4610      	mov	r0, r2
 8006e4a:	4619      	mov	r1, r3
 8006e4c:	f7ff fd32 	bl	80068b4 <DWC_WRITE_REG32>

	while (adpctl.b.ar) {
 8006e50:	e008      	b.n	8006e64 <dwc_otg_adp_read_reg+0x40>
		adpctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->adpctl);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	f103 0360 	add.w	r3, r3, #96	; 0x60
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f7ff fd1e 	bl	800689c <DWC_READ_REG32>
 8006e60:	4603      	mov	r3, r0
 8006e62:	60fb      	str	r3, [r7, #12]
	adpctl.d32 = 0;
	adpctl.b.ar = 0x1;

	DWC_WRITE_REG32(&core_if->core_global_regs->adpctl, adpctl.d32);

	while (adpctl.b.ar) {
 8006e64:	7bfb      	ldrb	r3, [r7, #15]
 8006e66:	f003 0318 	and.w	r3, r3, #24
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d1f0      	bne.n	8006e52 <dwc_otg_adp_read_reg+0x2e>
		adpctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->adpctl);
	}

	return adpctl.d32;
 8006e70:	68fb      	ldr	r3, [r7, #12]
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	f107 0710 	add.w	r7, r7, #16
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}

08006e7c <dwc_otg_adp_modify_reg>:
/**
 * Function is called to write ADP registers
 */
void dwc_otg_adp_modify_reg(dwc_otg_core_if_t * core_if, uint32_t clr,
			    uint32_t set)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b084      	sub	sp, #16
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	60b9      	str	r1, [r7, #8]
 8006e86:	607a      	str	r2, [r7, #4]
	dwc_otg_adp_write_reg(core_if,
			      (dwc_otg_adp_read_reg(core_if) & (~clr)) | set);
 8006e88:	68f8      	ldr	r0, [r7, #12]
 8006e8a:	f7ff ffcb 	bl	8006e24 <dwc_otg_adp_read_reg>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	ea6f 0303 	mvn.w	r3, r3
 8006e96:	401a      	ands	r2, r3
 * Function is called to write ADP registers
 */
void dwc_otg_adp_modify_reg(dwc_otg_core_if_t * core_if, uint32_t clr,
			    uint32_t set)
{
	dwc_otg_adp_write_reg(core_if,
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	68f8      	ldr	r0, [r7, #12]
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	f7ff ff96 	bl	8006dd0 <dwc_otg_adp_write_reg>
			      (dwc_otg_adp_read_reg(core_if) & (~clr)) | set);
}
 8006ea4:	f107 0710 	add.w	r7, r7, #16
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}

08006eac <adp_sense_timeout>:

static void adp_sense_timeout(void *ptr)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b084      	sub	sp, #16
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = (dwc_otg_core_if_t *) ptr;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	60fb      	str	r3, [r7, #12]
	core_if->adp.sense_timer_started = 0;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f04f 0200 	mov.w	r2, #0
 8006ebe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

	if (core_if->adp_enable) {
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d005      	beq.n	8006ed8 <adp_sense_timeout+0x2c>
		dwc_otg_adp_sense_stop(core_if);
 8006ecc:	68f8      	ldr	r0, [r7, #12]
 8006ece:	f000 fb0b 	bl	80074e8 <dwc_otg_adp_sense_stop>
		dwc_otg_adp_probe_start(core_if);
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f000 fa26 	bl	8007324 <dwc_otg_adp_probe_start>
	}
}
 8006ed8:	f107 0710 	add.w	r7, r7, #16
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}

08006ee0 <adp_vbuson_timeout>:
/**
 * This function is called when the SRP timer expires. The SRP should
 * complete within 6 seconds.
 */
static void adp_vbuson_timeout(void *ptr)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b086      	sub	sp, #24
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn;
	dwc_otg_core_if_t *core_if = (dwc_otg_core_if_t *) ptr;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	617b      	str	r3, [r7, #20]

	hprt0_data_t hprt0 = {.d32 = 0 };
 8006eec:	f04f 0300 	mov.w	r3, #0
 8006ef0:	60fb      	str	r3, [r7, #12]
	pcgcctl_data_t pcgcctl = {.d32 = 0 };
 8006ef2:	f04f 0300 	mov.w	r3, #0
 8006ef6:	60bb      	str	r3, [r7, #8]

	core_if->adp.vbuson_timer_started = 0;
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	f04f 0200 	mov.w	r2, #0
 8006efe:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	if (core_if) {
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	f000 808d 	beq.w	8007024 <adp_vbuson_timeout+0x144>
		/* Turn off vbus */
		hprt0.b.prtpwr = 1;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006f10:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(core_if->host_if->hprt0, 0, hprt0.d32);
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	68db      	ldr	r3, [r3, #12]
 8006f16:	685a      	ldr	r2, [r3, #4]
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	4610      	mov	r0, r2
 8006f1c:	f04f 0100 	mov.w	r1, #0
 8006f20:	461a      	mov	r2, r3
 8006f22:	f7ff fcd5 	bl	80068d0 <DWC_MODIFY_REG32>

		gpwrdn.d32 = 0;
 8006f26:	f04f 0300 	mov.w	r3, #0
 8006f2a:	613b      	str	r3, [r7, #16]

		/* Power off the core */
		if (core_if->power_down == 2) {
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f32:	2b02      	cmp	r3, #2
 8006f34:	d13b      	bne.n	8006fae <adp_vbuson_timeout+0xce>
			/* Enable Wakeup Logic */
//                      gpwrdn.b.wkupactiv = 1;
			gpwrdn.b.pmuactv = 0;
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	f36f 0341 	bfc	r3, #1, #1
 8006f3c:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnrstn = 1;
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	f043 0310 	orr.w	r3, r3, #16
 8006f44:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnclmp = 1;
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	f043 0308 	orr.w	r3, r3, #8
 8006f4c:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0,
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	4610      	mov	r0, r2
 8006f5a:	f04f 0100 	mov.w	r1, #0
 8006f5e:	461a      	mov	r2, r3
 8006f60:	f7ff fcb6 	bl	80068d0 <DWC_MODIFY_REG32>
					 gpwrdn.d32);

			/* Suspend the Phy Clock */
			pcgcctl.b.stoppclk = 1;
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	f043 0301 	orr.w	r3, r3, #1
 8006f6a:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(core_if->pcgcctl, 0, pcgcctl.d32);
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	69da      	ldr	r2, [r3, #28]
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	4610      	mov	r0, r2
 8006f74:	f04f 0100 	mov.w	r1, #0
 8006f78:	461a      	mov	r2, r3
 8006f7a:	f7ff fca9 	bl	80068d0 <DWC_MODIFY_REG32>

			/* Switch on VDD */
//                      gpwrdn.b.wkupactiv = 1;
			gpwrdn.b.pmuactv = 1;
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	f043 0302 	orr.w	r3, r3, #2
 8006f84:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnrstn = 1;
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	f043 0310 	orr.w	r3, r3, #16
 8006f8c:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnclmp = 1;
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	f043 0308 	orr.w	r3, r3, #8
 8006f94:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0,
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	4610      	mov	r0, r2
 8006fa2:	f04f 0100 	mov.w	r1, #0
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	f7ff fc92 	bl	80068d0 <DWC_MODIFY_REG32>
 8006fac:	e00e      	b.n	8006fcc <adp_vbuson_timeout+0xec>
					 gpwrdn.d32);
		} else {
			/* Enable Power Down Logic */
			gpwrdn.b.pmuactv = 1;
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	f043 0302 	orr.w	r3, r3, #2
 8006fb4:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	4610      	mov	r0, r2
 8006fc2:	f04f 0100 	mov.w	r1, #0
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	f7ff fc82 	bl	80068d0 <DWC_MODIFY_REG32>
		}

		/* Power off the core */
		if (core_if->power_down == 2) {
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fd2:	2b02      	cmp	r3, #2
 8006fd4:	d111      	bne.n	8006ffa <adp_vbuson_timeout+0x11a>
			gpwrdn.d32 = 0;
 8006fd6:	f04f 0300 	mov.w	r3, #0
 8006fda:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnswtch = 1;
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	f043 0320 	orr.w	r3, r3, #32
 8006fe2:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn,
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	4610      	mov	r0, r2
 8006ff0:	4619      	mov	r1, r3
 8006ff2:	f04f 0200 	mov.w	r2, #0
 8006ff6:	f7ff fc6b 	bl	80068d0 <DWC_MODIFY_REG32>
					 gpwrdn.d32, 0);
		}

		/* Unmask SRP detected interrupt from Power Down Logic */
		gpwrdn.d32 = 0;
 8006ffa:	f04f 0300 	mov.w	r3, #0
 8006ffe:	613b      	str	r3, [r7, #16]
		gpwrdn.b.srp_det_msk = 1;
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007006:	613b      	str	r3, [r7, #16]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	4610      	mov	r0, r2
 8007014:	f04f 0100 	mov.w	r1, #0
 8007018:	461a      	mov	r2, r3
 800701a:	f7ff fc59 	bl	80068d0 <DWC_MODIFY_REG32>

		dwc_otg_adp_probe_start(core_if);
 800701e:	6978      	ldr	r0, [r7, #20]
 8007020:	f000 f980 	bl	8007324 <dwc_otg_adp_probe_start>
	}

}
 8007024:	f107 0718 	add.w	r7, r7, #24
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}

0800702c <dwc_otg_adp_vbuson_timer_start>:
 * 1.1 seconds.
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_adp_vbuson_timer_start(dwc_otg_core_if_t * core_if)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b082      	sub	sp, #8
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
	core_if->adp.vbuson_timer_started = 1;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f04f 0201 	mov.w	r2, #1
 800703a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	DWC_TIMER_SCHEDULE(core_if->adp.vbuson_timer, 1100 /* 1.1 secs */ );
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007044:	4618      	mov	r0, r3
 8007046:	f240 414c 	movw	r1, #1100	; 0x44c
 800704a:	f7ff fd45 	bl	8006ad8 <DWC_TIMER_SCHEDULE>
}
 800704e:	f107 0708 	add.w	r7, r7, #8
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
 8007056:	bf00      	nop

08007058 <mask_all_interrupts>:
/**
 * Masks all DWC OTG core interrupts
 *
 */
static void mask_all_interrupts(dwc_otg_core_if_t * core_if)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b084      	sub	sp, #16
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
	int i;

	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 8007060:	f04f 0300 	mov.w	r3, #0
 8007064:	60bb      	str	r3, [r7, #8]

	/* Mask Host Interrupts */

	/* Clear and disable HCINTs */
	for (i = 0; i < core_if->core_params->host_channels; i++) {
 8007066:	f04f 0300 	mov.w	r3, #0
 800706a:	60fb      	str	r3, [r7, #12]
 800706c:	e01f      	b.n	80070ae <mask_all_interrupts+0x56>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcintmsk, 0);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	68fa      	ldr	r2, [r7, #12]
 8007074:	f102 0202 	add.w	r2, r2, #2
 8007078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800707c:	f103 030c 	add.w	r3, r3, #12
 8007080:	4618      	mov	r0, r3
 8007082:	f04f 0100 	mov.w	r1, #0
 8007086:	f7ff fc15 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcint, 0xFFFFFFFF);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	68db      	ldr	r3, [r3, #12]
 800708e:	68fa      	ldr	r2, [r7, #12]
 8007090:	f102 0202 	add.w	r2, r2, #2
 8007094:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007098:	f103 0308 	add.w	r3, r3, #8
 800709c:	4618      	mov	r0, r3
 800709e:	f04f 31ff 	mov.w	r1, #4294967295
 80070a2:	f7ff fc07 	bl	80068b4 <DWC_WRITE_REG32>
	gahbcfg_data_t ahbcfg = {.d32 = 0 };

	/* Mask Host Interrupts */

	/* Clear and disable HCINTs */
	for (i = 0; i < core_if->core_params->host_channels; i++) {
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f103 0301 	add.w	r3, r3, #1
 80070ac:	60fb      	str	r3, [r7, #12]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	429a      	cmp	r2, r3
 80070ba:	dcd8      	bgt.n	800706e <mask_all_interrupts+0x16>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcint, 0xFFFFFFFF);

	}

	/* Clear and disable HAINT */
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk, 0x0000);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f103 0318 	add.w	r3, r3, #24
 80070c6:	4618      	mov	r0, r3
 80070c8:	f04f 0100 	mov.w	r1, #0
 80070cc:	f7ff fbf2 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haint, 0xFFFFFFFF);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	68db      	ldr	r3, [r3, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f103 0314 	add.w	r3, r3, #20
 80070da:	4618      	mov	r0, r3
 80070dc:	f04f 31ff 	mov.w	r1, #4294967295
 80070e0:	f7ff fbe8 	bl	80068b4 <DWC_WRITE_REG32>

	/* Mask Device Interrupts */
	if (!core_if->multiproc_int_enable) {
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d166      	bne.n	80071bc <mask_all_interrupts+0x164>
		/* Clear and disable IN Endpoint interrupts */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->diepmsk, 0);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f103 0310 	add.w	r3, r3, #16
 80070f8:	4618      	mov	r0, r3
 80070fa:	f04f 0100 	mov.w	r1, #0
 80070fe:	f7ff fbd9 	bl	80068b4 <DWC_WRITE_REG32>
		for (i = 0; i <= core_if->dev_if->num_in_eps; i++) {
 8007102:	f04f 0300 	mov.w	r3, #0
 8007106:	60fb      	str	r3, [r7, #12]
 8007108:	e011      	b.n	800712e <mask_all_interrupts+0xd6>
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	689a      	ldr	r2, [r3, #8]
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007114:	18d3      	adds	r3, r2, r3
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	f103 0308 	add.w	r3, r3, #8
 800711c:	4618      	mov	r0, r3
 800711e:	f04f 31ff 	mov.w	r1, #4294967295
 8007122:	f7ff fbc7 	bl	80068b4 <DWC_WRITE_REG32>

	/* Mask Device Interrupts */
	if (!core_if->multiproc_int_enable) {
		/* Clear and disable IN Endpoint interrupts */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->diepmsk, 0);
		for (i = 0; i <= core_if->dev_if->num_in_eps; i++) {
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f103 0301 	add.w	r3, r3, #1
 800712c:	60fb      	str	r3, [r7, #12]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007136:	461a      	mov	r2, r3
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	429a      	cmp	r2, r3
 800713c:	dae5      	bge.n	800710a <mask_all_interrupts+0xb2>
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
					diepint, 0xFFFFFFFF);
		}

		/* Clear and disable OUT Endpoint interrupts */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->doepmsk, 0);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f103 0314 	add.w	r3, r3, #20
 8007148:	4618      	mov	r0, r3
 800714a:	f04f 0100 	mov.w	r1, #0
 800714e:	f7ff fbb1 	bl	80068b4 <DWC_WRITE_REG32>
		for (i = 0; i <= core_if->dev_if->num_out_eps; i++) {
 8007152:	f04f 0300 	mov.w	r3, #0
 8007156:	60fb      	str	r3, [r7, #12]
 8007158:	e013      	b.n	8007182 <mask_all_interrupts+0x12a>
			DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	689a      	ldr	r2, [r3, #8]
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	f103 0308 	add.w	r3, r3, #8
 8007164:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007168:	18d3      	adds	r3, r2, r3
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f103 0308 	add.w	r3, r3, #8
 8007170:	4618      	mov	r0, r3
 8007172:	f04f 31ff 	mov.w	r1, #4294967295
 8007176:	f7ff fb9d 	bl	80068b4 <DWC_WRITE_REG32>
					diepint, 0xFFFFFFFF);
		}

		/* Clear and disable OUT Endpoint interrupts */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->doepmsk, 0);
		for (i = 0; i <= core_if->dev_if->num_out_eps; i++) {
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f103 0301 	add.w	r3, r3, #1
 8007180:	60fb      	str	r3, [r7, #12]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800718a:	461a      	mov	r2, r3
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	429a      	cmp	r2, r3
 8007190:	dae3      	bge.n	800715a <mask_all_interrupts+0x102>
			DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->
					doepint, 0xFFFFFFFF);
		}

		/* Clear and disable DAINT */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daint,
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	689b      	ldr	r3, [r3, #8]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f103 0318 	add.w	r3, r3, #24
 800719c:	4618      	mov	r0, r3
 800719e:	f04f 31ff 	mov.w	r1, #4294967295
 80071a2:	f7ff fb87 	bl	80068b4 <DWC_WRITE_REG32>
				0xFFFFFFFF);
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daintmsk, 0);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f103 031c 	add.w	r3, r3, #28
 80071b0:	4618      	mov	r0, r3
 80071b2:	f04f 0100 	mov.w	r1, #0
 80071b6:	f7ff fb7d 	bl	80068b4 <DWC_WRITE_REG32>
 80071ba:	e06d      	b.n	8007298 <mask_all_interrupts+0x240>
	} else {
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 80071bc:	f04f 0300 	mov.w	r3, #0
 80071c0:	60fb      	str	r3, [r7, #12]
 80071c2:	e01f      	b.n	8007204 <mask_all_interrupts+0x1ac>
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	689b      	ldr	r3, [r3, #8]
 80071c8:	681a      	ldr	r2, [r3, #0]
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f103 0310 	add.w	r3, r3, #16
 80071d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80071d4:	18d3      	adds	r3, r2, r3
 80071d6:	4618      	mov	r0, r3
 80071d8:	f04f 0100 	mov.w	r1, #0
 80071dc:	f7ff fb6a 	bl	80068b4 <DWC_WRITE_REG32>
					diepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	689a      	ldr	r2, [r3, #8]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80071ea:	18d3      	adds	r3, r2, r3
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	f103 0308 	add.w	r3, r3, #8
 80071f2:	4618      	mov	r0, r3
 80071f4:	f04f 31ff 	mov.w	r1, #4294967295
 80071f8:	f7ff fb5c 	bl	80068b4 <DWC_WRITE_REG32>
		/* Clear and disable DAINT */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daint,
				0xFFFFFFFF);
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daintmsk, 0);
	} else {
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f103 0301 	add.w	r3, r3, #1
 8007202:	60fb      	str	r3, [r7, #12]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800720c:	461a      	mov	r2, r3
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	429a      	cmp	r2, r3
 8007212:	dcd7      	bgt.n	80071c4 <mask_all_interrupts+0x16c>
					diepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
					diepint, 0xFFFFFFFF);
		}

		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 8007214:	f04f 0300 	mov.w	r3, #0
 8007218:	60fb      	str	r3, [r7, #12]
 800721a:	e021      	b.n	8007260 <mask_all_interrupts+0x208>
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f103 0318 	add.w	r3, r3, #24
 8007228:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800722c:	18d3      	adds	r3, r2, r3
 800722e:	4618      	mov	r0, r3
 8007230:	f04f 0100 	mov.w	r1, #0
 8007234:	f7ff fb3e 	bl	80068b4 <DWC_WRITE_REG32>
					doepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	689a      	ldr	r2, [r3, #8]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f103 0308 	add.w	r3, r3, #8
 8007242:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007246:	18d3      	adds	r3, r2, r3
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	f103 0308 	add.w	r3, r3, #8
 800724e:	4618      	mov	r0, r3
 8007250:	f04f 31ff 	mov.w	r1, #4294967295
 8007254:	f7ff fb2e 	bl	80068b4 <DWC_WRITE_REG32>
					diepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
					diepint, 0xFFFFFFFF);
		}

		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f103 0301 	add.w	r3, r3, #1
 800725e:	60fb      	str	r3, [r7, #12]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007268:	461a      	mov	r2, r3
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	429a      	cmp	r2, r3
 800726e:	dcd5      	bgt.n	800721c <mask_all_interrupts+0x1c4>
					doepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->
					doepint, 0xFFFFFFFF);
		}

		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->deachintmsk,
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800727a:	4618      	mov	r0, r3
 800727c:	f04f 0100 	mov.w	r1, #0
 8007280:	f7ff fb18 	bl	80068b4 <DWC_WRITE_REG32>
				0);
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->deachint,
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	689b      	ldr	r3, [r3, #8]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800728e:	4618      	mov	r0, r3
 8007290:	f04f 31ff 	mov.w	r1, #4294967295
 8007294:	f7ff fb0e 	bl	80068b4 <DWC_WRITE_REG32>
				0xFFFFFFFF);

	}

	/* Disable interrupts */
	ahbcfg.b.glblintrmsk = 1;
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	f043 0301 	orr.w	r3, r3, #1
 800729e:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, ahbcfg.d32, 0);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	f103 0208 	add.w	r2, r3, #8
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	4610      	mov	r0, r2
 80072ac:	4619      	mov	r1, r3
 80072ae:	f04f 0200 	mov.w	r2, #0
 80072b2:	f7ff fb0d 	bl	80068d0 <DWC_MODIFY_REG32>

	/* Disable all interrupts. */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, 0);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	f103 0318 	add.w	r3, r3, #24
 80072be:	4618      	mov	r0, r3
 80072c0:	f04f 0100 	mov.w	r1, #0
 80072c4:	f7ff faf6 	bl	80068b4 <DWC_WRITE_REG32>

	/* Clear any pending interrupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	f103 0314 	add.w	r3, r3, #20
 80072d0:	4618      	mov	r0, r3
 80072d2:	f04f 31ff 	mov.w	r1, #4294967295
 80072d6:	f7ff faed 	bl	80068b4 <DWC_WRITE_REG32>

	/* Clear any pending OTG Interrupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgint, 0xFFFFFFFF);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	f103 0304 	add.w	r3, r3, #4
 80072e2:	4618      	mov	r0, r3
 80072e4:	f04f 31ff 	mov.w	r1, #4294967295
 80072e8:	f7ff fae4 	bl	80068b4 <DWC_WRITE_REG32>
}
 80072ec:	f107 0710 	add.w	r7, r7, #16
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <unmask_sess_req_intr>:
/**
 * Unmask Session Request interrupt
 *
 */
static void unmask_sess_req_intr(dwc_otg_core_if_t * core_if)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b084      	sub	sp, #16
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
	gintmsk_data_t gintmsk = {.d32 = 0,.b.sessreqintr = 1 };
 80072fc:	f04f 0300 	mov.w	r3, #0
 8007300:	60fb      	str	r3, [r7, #12]
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007308:	60fb      	str	r3, [r7, #12]

	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, gintmsk.d32);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	f103 0218 	add.w	r2, r3, #24
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	4610      	mov	r0, r2
 8007316:	4619      	mov	r1, r3
 8007318:	f7ff facc 	bl	80068b4 <DWC_WRITE_REG32>
}
 800731c:	f107 0710 	add.w	r7, r7, #16
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}

08007324 <dwc_otg_adp_probe_start>:
 * Starts the ADP Probing
 *
 * @param core_if the pointer to core_if strucure.
 */
uint32_t dwc_otg_adp_probe_start(dwc_otg_core_if_t * core_if)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b084      	sub	sp, #16
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]

	adpctl_data_t adpctl;

	dwc_otg_disable_global_interrupts(core_if);
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f000 fe9d 	bl	800806c <dwc_otg_disable_global_interrupts>
	// TODO - check: most probably this is not required
	mask_all_interrupts(core_if);
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f7ff fe90 	bl	8007058 <mask_all_interrupts>

	// TODO - check: most probably this is not required
	if (dwc_otg_is_host_mode(core_if)) {
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f005 fe23 	bl	800cf84 <dwc_otg_is_host_mode>
 800733e:	4603      	mov	r3, r0
 8007340:	2b00      	cmp	r3, #0
 8007342:	d002      	beq.n	800734a <dwc_otg_adp_probe_start+0x26>
		unmask_sess_req_intr(core_if);
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f7ff ffd5 	bl	80072f4 <unmask_sess_req_intr>
	}
	dwc_otg_enable_global_interrupts(core_if);
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f000 fe74 	bl	8008038 <dwc_otg_enable_global_interrupts>

	core_if->adp.probe_enabled = 1;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f04f 0201 	mov.w	r2, #1
 8007356:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

	adpctl.b.adpres = 1;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007360:	60fb      	str	r3, [r7, #12]
	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	4619      	mov	r1, r3
 8007368:	f7ff fd32 	bl	8006dd0 <dwc_otg_adp_write_reg>

	while (adpctl.b.adpres) {
 800736c:	e004      	b.n	8007378 <dwc_otg_adp_probe_start+0x54>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f7ff fd58 	bl	8006e24 <dwc_otg_adp_read_reg>
 8007374:	4603      	mov	r3, r0
 8007376:	60fb      	str	r3, [r7, #12]
	core_if->adp.probe_enabled = 1;

	adpctl.b.adpres = 1;
	dwc_otg_adp_write_reg(core_if, adpctl.d32);

	while (adpctl.b.adpres) {
 8007378:	7bbb      	ldrb	r3, [r7, #14]
 800737a:	f003 0308 	and.w	r3, r3, #8
 800737e:	b2db      	uxtb	r3, r3
 8007380:	2b00      	cmp	r3, #0
 8007382:	d1f4      	bne.n	800736e <dwc_otg_adp_probe_start+0x4a>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
	}

	adpctl.d32 = 0;
 8007384:	f04f 0300 	mov.w	r3, #0
 8007388:	60fb      	str	r3, [r7, #12]
	adpctl.b.adp_tmout_int_msk = 1;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007390:	60fb      	str	r3, [r7, #12]
	adpctl.b.adp_prb_int_msk = 1;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007398:	60fb      	str	r3, [r7, #12]
	adpctl.b.prb_dschg = 1;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	f04f 0201 	mov.w	r2, #1
 80073a0:	f362 0301 	bfi	r3, r2, #0, #2
 80073a4:	60fb      	str	r3, [r7, #12]
	adpctl.b.prb_delta = 1;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	f04f 0201 	mov.w	r2, #1
 80073ac:	f362 0383 	bfi	r3, r2, #2, #2
 80073b0:	60fb      	str	r3, [r7, #12]
	adpctl.b.prb_per = 1;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f04f 0201 	mov.w	r2, #1
 80073b8:	f362 1305 	bfi	r3, r2, #4, #2
 80073bc:	60fb      	str	r3, [r7, #12]
	adpctl.b.adpen = 1;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80073c4:	60fb      	str	r3, [r7, #12]
	adpctl.b.enaprb = 1;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80073cc:	60fb      	str	r3, [r7, #12]

	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	4619      	mov	r1, r3
 80073d4:	f7ff fcfc 	bl	8006dd0 <dwc_otg_adp_write_reg>

	return 0;
 80073d8:	f04f 0300 	mov.w	r3, #0
}
 80073dc:	4618      	mov	r0, r3
 80073de:	f107 0710 	add.w	r7, r7, #16
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}
 80073e6:	bf00      	nop

080073e8 <dwc_otg_adp_sense_timer_start>:
 * 3 seconds.
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_adp_sense_timer_start(dwc_otg_core_if_t * core_if)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b082      	sub	sp, #8
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
	core_if->adp.sense_timer_started = 1;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f04f 0201 	mov.w	r2, #1
 80073f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	DWC_TIMER_SCHEDULE(core_if->adp.sense_timer, 3000 /* 3 secs */ );
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007400:	4618      	mov	r0, r3
 8007402:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8007406:	f7ff fb67 	bl	8006ad8 <DWC_TIMER_SCHEDULE>
}
 800740a:	f107 0708 	add.w	r7, r7, #8
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}
 8007412:	bf00      	nop

08007414 <dwc_otg_adp_sense_start>:
 * Starts the ADP Sense
 *
 * @param core_if the pointer to core_if strucure.
 */
uint32_t dwc_otg_adp_sense_start(dwc_otg_core_if_t * core_if)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b084      	sub	sp, #16
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
	adpctl_data_t adpctl;

	dwc_otg_disable_global_interrupts(core_if);
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f000 fe25 	bl	800806c <dwc_otg_disable_global_interrupts>

	core_if->adp.sense_enabled = 1;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f04f 0201 	mov.w	r2, #1
 8007428:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	adpctl.b.adpres = 1;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007432:	60fb      	str	r3, [r7, #12]
	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	4619      	mov	r1, r3
 800743a:	f7ff fcc9 	bl	8006dd0 <dwc_otg_adp_write_reg>

	while (adpctl.b.adpres) {
 800743e:	e004      	b.n	800744a <dwc_otg_adp_sense_start+0x36>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f7ff fcef 	bl	8006e24 <dwc_otg_adp_read_reg>
 8007446:	4603      	mov	r3, r0
 8007448:	60fb      	str	r3, [r7, #12]
	core_if->adp.sense_enabled = 1;

	adpctl.b.adpres = 1;
	dwc_otg_adp_write_reg(core_if, adpctl.d32);

	while (adpctl.b.adpres) {
 800744a:	7bbb      	ldrb	r3, [r7, #14]
 800744c:	f003 0308 	and.w	r3, r3, #8
 8007450:	b2db      	uxtb	r3, r3
 8007452:	2b00      	cmp	r3, #0
 8007454:	d1f4      	bne.n	8007440 <dwc_otg_adp_sense_start+0x2c>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
	}

	adpctl.b.adpen = 1;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800745c:	60fb      	str	r3, [r7, #12]
	adpctl.b.enasns = 1;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007464:	60fb      	str	r3, [r7, #12]
	adpctl.b.adp_sns_int_msk = 1;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800746c:	60fb      	str	r3, [r7, #12]

	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	4619      	mov	r1, r3
 8007474:	f7ff fcac 	bl	8006dd0 <dwc_otg_adp_write_reg>

	dwc_otg_adp_sense_timer_start(core_if);
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f7ff ffb5 	bl	80073e8 <dwc_otg_adp_sense_timer_start>

	return 0;
 800747e:	f04f 0300 	mov.w	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	f107 0710 	add.w	r7, r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <dwc_otg_adp_probe_stop>:
 * Stops the ADP Probing
 *
 * @param core_if the pointer to core_if strucure.
 */
uint32_t dwc_otg_adp_probe_stop(dwc_otg_core_if_t * core_if)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b084      	sub	sp, #16
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]

	adpctl_data_t adpctl;

	core_if->adp.probe_enabled = 0;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f04f 0200 	mov.w	r2, #0
 800749a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	adpctl.b.adpres = 1;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80074a4:	60fb      	str	r3, [r7, #12]
	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	4619      	mov	r1, r3
 80074ac:	f7ff fc90 	bl	8006dd0 <dwc_otg_adp_write_reg>

	/** todo: check if ADP is needed to be reset */
	while (adpctl.b.adpres) {
 80074b0:	e004      	b.n	80074bc <dwc_otg_adp_probe_stop+0x30>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f7ff fcb6 	bl	8006e24 <dwc_otg_adp_read_reg>
 80074b8:	4603      	mov	r3, r0
 80074ba:	60fb      	str	r3, [r7, #12]
	core_if->adp.probe_enabled = 0;
	adpctl.b.adpres = 1;
	dwc_otg_adp_write_reg(core_if, adpctl.d32);

	/** todo: check if ADP is needed to be reset */
	while (adpctl.b.adpres) {
 80074bc:	7bbb      	ldrb	r3, [r7, #14]
 80074be:	f003 0308 	and.w	r3, r3, #8
 80074c2:	b2db      	uxtb	r3, r3
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d1f4      	bne.n	80074b2 <dwc_otg_adp_probe_stop+0x26>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
	}

	dwc_otg_adp_write_reg(core_if, 0);
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f04f 0100 	mov.w	r1, #0
 80074ce:	f7ff fc7f 	bl	8006dd0 <dwc_otg_adp_write_reg>

	dwc_otg_enable_global_interrupts(core_if);
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f000 fdb0 	bl	8008038 <dwc_otg_enable_global_interrupts>

	return 0;
 80074d8:	f04f 0300 	mov.w	r3, #0
}
 80074dc:	4618      	mov	r0, r3
 80074de:	f107 0710 	add.w	r7, r7, #16
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}
 80074e6:	bf00      	nop

080074e8 <dwc_otg_adp_sense_stop>:
 * Stops the ADP Sensing
 *
 * @param core_if the pointer to core_if strucure.
 */
uint32_t dwc_otg_adp_sense_stop(dwc_otg_core_if_t * core_if)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b084      	sub	sp, #16
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
	adpctl_data_t adpctl;

	core_if->adp.sense_enabled = 0;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f04f 0200 	mov.w	r2, #0
 80074f6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	adpctl.b.adpres = 1;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007500:	60fb      	str	r3, [r7, #12]
	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	4619      	mov	r1, r3
 8007508:	f7ff fc62 	bl	8006dd0 <dwc_otg_adp_write_reg>

	/** todo: check if ADP is needed to be reset */
	while (adpctl.b.adpres) {
 800750c:	e004      	b.n	8007518 <dwc_otg_adp_sense_stop+0x30>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f7ff fc88 	bl	8006e24 <dwc_otg_adp_read_reg>
 8007514:	4603      	mov	r3, r0
 8007516:	60fb      	str	r3, [r7, #12]

	adpctl.b.adpres = 1;
	dwc_otg_adp_write_reg(core_if, adpctl.d32);

	/** todo: check if ADP is needed to be reset */
	while (adpctl.b.adpres) {
 8007518:	7bbb      	ldrb	r3, [r7, #14]
 800751a:	f003 0308 	and.w	r3, r3, #8
 800751e:	b2db      	uxtb	r3, r3
 8007520:	2b00      	cmp	r3, #0
 8007522:	d1f4      	bne.n	800750e <dwc_otg_adp_sense_stop+0x26>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
	}

	dwc_otg_adp_write_reg(core_if, 0);
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	f04f 0100 	mov.w	r1, #0
 800752a:	f7ff fc51 	bl	8006dd0 <dwc_otg_adp_write_reg>

	dwc_otg_enable_global_interrupts(core_if);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f000 fd82 	bl	8008038 <dwc_otg_enable_global_interrupts>

	return 0;
 8007534:	f04f 0300 	mov.w	r3, #0
}
 8007538:	4618      	mov	r0, r3
 800753a:	f107 0710 	add.w	r7, r7, #16
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}
 8007542:	bf00      	nop

08007544 <dwc_otg_adp_turnon_vbus>:
 * to perform initial actions for ADP
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_adp_turnon_vbus(dwc_otg_core_if_t * core_if)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0 = {.d32 = 0 };
 800754c:	f04f 0300 	mov.w	r3, #0
 8007550:	60fb      	str	r3, [r7, #12]

	hprt0.b.prtpwr = 1;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007558:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(core_if->host_if->hprt0, 0, hprt0.d32);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	68db      	ldr	r3, [r3, #12]
 800755e:	685a      	ldr	r2, [r3, #4]
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	4610      	mov	r0, r2
 8007564:	f04f 0100 	mov.w	r1, #0
 8007568:	461a      	mov	r2, r3
 800756a:	f7ff f9b1 	bl	80068d0 <DWC_MODIFY_REG32>

//      unmask_conn_det_intr(core_if);

//      dwc_otg_enable_global_interrupts(core_if);

	dwc_otg_adp_vbuson_timer_start(core_if);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f7ff fd5c 	bl	800702c <dwc_otg_adp_vbuson_timer_start>
}
 8007574:	f107 0710 	add.w	r7, r7, #16
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <dwc_otg_adp_start>:
 * to perform initial actions for ADP
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_adp_start(dwc_otg_core_if_t * core_if)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b084      	sub	sp, #16
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn;
	if (core_if->adp_enable) {
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800758a:	2b00      	cmp	r3, #0
 800758c:	d05f      	beq.n	800764e <dwc_otg_adp_start+0xd2>
#if 0				// most possibly should be removed
		mask_all_interrupts(core_if);
#endif
		/* Enable Power Down Logic */
		gpwrdn.d32 = 0;
 800758e:	f04f 0300 	mov.w	r3, #0
 8007592:	60fb      	str	r3, [r7, #12]
		gpwrdn.b.pmuactv = 1;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f043 0302 	orr.w	r3, r3, #2
 800759a:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	4610      	mov	r0, r2
 80075a8:	f04f 0100 	mov.w	r1, #0
 80075ac:	461a      	mov	r2, r3
 80075ae:	f7ff f98f 	bl	80068d0 <DWC_MODIFY_REG32>

		/* Unmask SRP detected interrupt from Power Down Logic */
		gpwrdn.d32 = 0;
 80075b2:	f04f 0300 	mov.w	r3, #0
 80075b6:	60fb      	str	r3, [r7, #12]
		gpwrdn.b.srp_det_msk = 1;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075be:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	4610      	mov	r0, r2
 80075cc:	f04f 0100 	mov.w	r1, #0
 80075d0:	461a      	mov	r2, r3
 80075d2:	f7ff f97d 	bl	80068d0 <DWC_MODIFY_REG32>

		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80075de:	4618      	mov	r0, r3
 80075e0:	f7ff f95c 	bl	800689c <DWC_READ_REG32>
 80075e4:	4603      	mov	r3, r0
 80075e6:	60fb      	str	r3, [r7, #12]

		/* check which value is for device mode and which for Host mode */
		if (gpwrdn.b.idsts) {	/* TODO - considered host mode value is 1 */
 80075e8:	7bbb      	ldrb	r3, [r7, #14]
 80075ea:	f003 0320 	and.w	r3, r3, #32
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d008      	beq.n	8007606 <dwc_otg_adp_start+0x8a>
			core_if->adp.initial_probe = 1;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f04f 0201 	mov.w	r2, #1
 80075fa:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			dwc_otg_adp_probe_start(core_if);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f7ff fe90 	bl	8007324 <dwc_otg_adp_probe_start>
 8007604:	e023      	b.n	800764e <dwc_otg_adp_start+0xd2>
		} else {
			gotgctl_data_t gotgctl;
			
			gotgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	4618      	mov	r0, r3
 800760c:	f7ff f946 	bl	800689c <DWC_READ_REG32>
 8007610:	4603      	mov	r3, r0
 8007612:	60bb      	str	r3, [r7, #8]

			if (gotgctl.b.bsesvld == 0) {
 8007614:	7abb      	ldrb	r3, [r7, #10]
 8007616:	f003 0308 	and.w	r3, r3, #8
 800761a:	b2db      	uxtb	r3, r3
 800761c:	2b00      	cmp	r3, #0
 800761e:	d108      	bne.n	8007632 <dwc_otg_adp_start+0xb6>
				core_if->adp.initial_probe = 1;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f04f 0201 	mov.w	r2, #1
 8007626:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
				dwc_otg_adp_probe_start(core_if);
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f7ff fe7a 	bl	8007324 <dwc_otg_adp_probe_start>
 8007630:	e00d      	b.n	800764e <dwc_otg_adp_start+0xd2>
			} else { /** @todo - check if device initialization should be performed here */
				core_if->op_state = B_PERIPHERAL;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f04f 0204 	mov.w	r2, #4
 8007638:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				dwc_otg_core_init(core_if);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f001 ff35 	bl	80094ac <dwc_otg_core_init>
				dwc_otg_enable_global_interrupts(core_if);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f000 fcf8 	bl	8008038 <dwc_otg_enable_global_interrupts>
				cil_pcd_start(core_if);
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f7ff fba7 	bl	8006d9c <cil_pcd_start>
			}
		}
	}
}
 800764e:	f107 0710 	add.w	r7, r7, #16
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop

08007658 <dwc_otg_adp_init>:

void dwc_otg_adp_init(dwc_otg_core_if_t * core_if)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b082      	sub	sp, #8
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
	core_if->adp.initial_probe = 0;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f04f 0200 	mov.w	r2, #0
 8007666:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	core_if->adp.probe_timer_values[0] = -1;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f04f 32ff 	mov.w	r2, #4294967295
 8007670:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	core_if->adp.probe_timer_values[1] = -1;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f04f 32ff 	mov.w	r2, #4294967295
 800767a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	core_if->adp.probe_enabled = 0;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f04f 0200 	mov.w	r2, #0
 8007684:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	core_if->adp.sense_enabled = 0;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f04f 0200 	mov.w	r2, #0
 800768e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	core_if->adp.sense_timer_started = 0;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f04f 0200 	mov.w	r2, #0
 8007698:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	core_if->adp.vbuson_timer_started = 0;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f04f 0200 	mov.w	r2, #0
 80076a2:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	core_if->adp.attached = DWC_OTG_ADP_UNKOWN;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f04f 0202 	mov.w	r2, #2
 80076ac:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	/* Initialize timers */
	core_if->adp.sense_timer =
	    DWC_TIMER_ALLOC("ADP SENSE TIMER", adp_sense_timeout, core_if);
 80076b0:	f647 6008 	movw	r0, #32264	; 0x7e08
 80076b4:	f6c0 0002 	movt	r0, #2050	; 0x802
 80076b8:	f646 61ad 	movw	r1, #28333	; 0x6ead
 80076bc:	f6c0 0100 	movt	r1, #2048	; 0x800
 80076c0:	687a      	ldr	r2, [r7, #4]
 80076c2:	f7ff f9d9 	bl	8006a78 <DWC_TIMER_ALLOC>
 80076c6:	4602      	mov	r2, r0
	core_if->adp.sense_enabled = 0;
	core_if->adp.sense_timer_started = 0;
	core_if->adp.vbuson_timer_started = 0;
	core_if->adp.attached = DWC_OTG_ADP_UNKOWN;
	/* Initialize timers */
	core_if->adp.sense_timer =
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	    DWC_TIMER_ALLOC("ADP SENSE TIMER", adp_sense_timeout, core_if);

	core_if->adp.vbuson_timer =
	    DWC_TIMER_ALLOC("ADP VBUS ON TIMER", adp_vbuson_timeout, core_if);
 80076ce:	f647 6018 	movw	r0, #32280	; 0x7e18
 80076d2:	f6c0 0002 	movt	r0, #2050	; 0x802
 80076d6:	f646 61e1 	movw	r1, #28385	; 0x6ee1
 80076da:	f6c0 0100 	movt	r1, #2048	; 0x800
 80076de:	687a      	ldr	r2, [r7, #4]
 80076e0:	f7ff f9ca 	bl	8006a78 <DWC_TIMER_ALLOC>
 80076e4:	4602      	mov	r2, r0
	core_if->adp.attached = DWC_OTG_ADP_UNKOWN;
	/* Initialize timers */
	core_if->adp.sense_timer =
	    DWC_TIMER_ALLOC("ADP SENSE TIMER", adp_sense_timeout, core_if);

	core_if->adp.vbuson_timer =
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	    DWC_TIMER_ALLOC("ADP VBUS ON TIMER", adp_vbuson_timeout, core_if);
}
 80076ec:	f107 0708 	add.w	r7, r7, #8
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}

080076f4 <dwc_otg_adp_remove>:

void dwc_otg_adp_remove(dwc_otg_core_if_t * core_if)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b082      	sub	sp, #8
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
	DWC_TIMER_FREE(core_if->adp.sense_timer);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007702:	4618      	mov	r0, r3
 8007704:	f7ff f9d8 	bl	8006ab8 <DWC_TIMER_FREE>
	DWC_TIMER_FREE(core_if->adp.vbuson_timer);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800770e:	4618      	mov	r0, r3
 8007710:	f7ff f9d2 	bl	8006ab8 <DWC_TIMER_FREE>
}
 8007714:	f107 0708 	add.w	r7, r7, #8
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}

0800771c <set_timer_value>:
/////////////////////////////////////////////////////////////////////
/**
 * This function compares Ramp Timer values
 */
static uint32_t set_timer_value(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800771c:	b480      	push	{r7}
 800771e:	b083      	sub	sp, #12
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	6039      	str	r1, [r7, #0]
	if (core_if->adp.probe_timer_values[0] == -1) {
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800772c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007730:	d10b      	bne.n	800774a <set_timer_value+0x2e>
		core_if->adp.probe_timer_values[0] = val;
 8007732:	683a      	ldr	r2, [r7, #0]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		core_if->adp.probe_timer_values[1] = -1;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f04f 32ff 	mov.w	r2, #4294967295
 8007740:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		return 1;
 8007744:	f04f 0301 	mov.w	r3, #1
 8007748:	e00b      	b.n	8007762 <set_timer_value+0x46>
	} else {
		core_if->adp.probe_timer_values[1] =
		    core_if->adp.probe_timer_values[0];
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	if (core_if->adp.probe_timer_values[0] == -1) {
		core_if->adp.probe_timer_values[0] = val;
		core_if->adp.probe_timer_values[1] = -1;
		return 1;
	} else {
		core_if->adp.probe_timer_values[1] =
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		    core_if->adp.probe_timer_values[0];
		core_if->adp.probe_timer_values[0] = val;
 8007756:	683a      	ldr	r2, [r7, #0]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		return 0;
 800775e:	f04f 0300 	mov.w	r3, #0
	}
}
 8007762:	4618      	mov	r0, r3
 8007764:	f107 070c 	add.w	r7, r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	bc80      	pop	{r7}
 800776c:	4770      	bx	lr
 800776e:	bf00      	nop

08007770 <compare_timer_values>:

/**
 * This function compares Ramp Timer values
 */
static uint32_t compare_timer_values(dwc_otg_core_if_t * core_if)
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
	if (core_if->adp.probe_timer_values[0] ==
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	    core_if->adp.probe_timer_values[1]) {
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
/**
 * This function compares Ramp Timer values
 */
static uint32_t compare_timer_values(dwc_otg_core_if_t * core_if)
{
	if (core_if->adp.probe_timer_values[0] ==
 8007784:	429a      	cmp	r2, r3
 8007786:	d102      	bne.n	800778e <compare_timer_values+0x1e>
	    core_if->adp.probe_timer_values[1]) {
		return 0;
 8007788:	f04f 0300 	mov.w	r3, #0
 800778c:	e001      	b.n	8007792 <compare_timer_values+0x22>
	} else {
		return 1;
 800778e:	f04f 0301 	mov.w	r3, #1
	}
}
 8007792:	4618      	mov	r0, r3
 8007794:	f107 070c 	add.w	r7, r7, #12
 8007798:	46bd      	mov	sp, r7
 800779a:	bc80      	pop	{r7}
 800779c:	4770      	bx	lr
 800779e:	bf00      	nop

080077a0 <dwc_otg_adp_handle_prb_tmout_intr>:
/**
 * This function hadles ADP Probe and Timeout Interrupts
 */
static int32_t dwc_otg_adp_handle_prb_tmout_intr(dwc_otg_core_if_t * core_if,
						 uint32_t val)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b084      	sub	sp, #16
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]
	adpctl_data_t adpctl = {.d32 = 0 };
 80077aa:	f04f 0300 	mov.w	r3, #0
 80077ae:	60fb      	str	r3, [r7, #12]
	
	gpwrdn_data_t gpwrdn;

	adpctl.d32 = val;
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	60fb      	str	r3, [r7, #12]

	if (!set_timer_value(core_if, adpctl.b.rtim) &&
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f3c3 138a 	ubfx	r3, r3, #6, #11
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	4619      	mov	r1, r3
 80077c0:	f7ff ffac 	bl	800771c <set_timer_value>
 80077c4:	4603      	mov	r3, r0
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d151      	bne.n	800786e <dwc_otg_adp_handle_prb_tmout_intr+0xce>
	    core_if->adp.initial_probe) {
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
	
	gpwrdn_data_t gpwrdn;

	adpctl.d32 = val;

	if (!set_timer_value(core_if, adpctl.b.rtim) &&
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d04c      	beq.n	800786e <dwc_otg_adp_handle_prb_tmout_intr+0xce>
	    core_if->adp.initial_probe) {
		core_if->adp.initial_probe = 0;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f04f 0200 	mov.w	r2, #0
 80077da:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		dwc_otg_adp_probe_stop(core_if);
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f7ff fe54 	bl	800748c <dwc_otg_adp_probe_stop>

		gpwrdn.d32 = 0;
 80077e4:	f04f 0300 	mov.w	r3, #0
 80077e8:	60bb      	str	r3, [r7, #8]
		gpwrdn.b.pmuactv = 0;
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	f36f 0341 	bfc	r3, #1, #1
 80077f0:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	4610      	mov	r0, r2
 80077fe:	f04f 0100 	mov.w	r1, #0
 8007802:	461a      	mov	r2, r3
 8007804:	f7ff f864 	bl	80068d0 <DWC_MODIFY_REG32>

		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8007810:	4618      	mov	r0, r3
 8007812:	f7ff f843 	bl	800689c <DWC_READ_REG32>
 8007816:	4603      	mov	r3, r0
 8007818:	60bb      	str	r3, [r7, #8]
		/* check which value is for device mode and which for Host mode */
		if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 800781a:	7abb      	ldrb	r3, [r7, #10]
 800781c:	f003 0320 	and.w	r3, r3, #32
 8007820:	b2db      	uxtb	r3, r3
 8007822:	2b00      	cmp	r3, #0
 8007824:	d011      	beq.n	800784a <dwc_otg_adp_handle_prb_tmout_intr+0xaa>
			/*
			 * Turn on VBUS after initial ADP probe.
			 */
			core_if->op_state = A_HOST;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f04f 0201 	mov.w	r2, #1
 800782c:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f001 fe3b 	bl	80094ac <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 fbfe 	bl	8008038 <dwc_otg_enable_global_interrupts>
			cil_hcd_start(core_if);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f7ff fa79 	bl	8006d34 <cil_hcd_start>
			dwc_otg_adp_turnon_vbus(core_if);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f7ff fe7e 	bl	8007544 <dwc_otg_adp_turnon_vbus>
		gpwrdn.b.pmuactv = 0;
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);

		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
		/* check which value is for device mode and which for Host mode */
		if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 8007848:	e0d1      	b.n	80079ee <dwc_otg_adp_handle_prb_tmout_intr+0x24e>
			dwc_otg_adp_turnon_vbus(core_if);
		} else {
			/*
			 * Initiate SRP after initial ADP probe.
			 */
			core_if->op_state = B_PERIPHERAL;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f04f 0204 	mov.w	r2, #4
 8007850:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f001 fe29 	bl	80094ac <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 fbec 	bl	8008038 <dwc_otg_enable_global_interrupts>
			cil_pcd_start(core_if);
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f7ff fa9b 	bl	8006d9c <cil_pcd_start>
			dwc_otg_initiate_srp(core_if);
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f007 fd5e 	bl	800f328 <dwc_otg_initiate_srp>
		gpwrdn.b.pmuactv = 0;
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);

		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
		/* check which value is for device mode and which for Host mode */
		if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 800786c:	e0bf      	b.n	80079ee <dwc_otg_adp_handle_prb_tmout_intr+0x24e>
			dwc_otg_enable_global_interrupts(core_if);
			cil_pcd_start(core_if);
			dwc_otg_initiate_srp(core_if);
		}
	} else {
		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8007876:	4618      	mov	r0, r3
 8007878:	f7ff f810 	bl	800689c <DWC_READ_REG32>
 800787c:	4603      	mov	r3, r0
 800787e:	60bb      	str	r3, [r7, #8]

		if (compare_timer_values(core_if)) {
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f7ff ff75 	bl	8007770 <compare_timer_values>
 8007886:	4603      	mov	r3, r0
 8007888:	2b00      	cmp	r3, #0
 800788a:	d078      	beq.n	800797e <dwc_otg_adp_handle_prb_tmout_intr+0x1de>
//                      core_if->adp.attached = DWC_OTG_ADP_ATTACHED;
			dwc_otg_adp_probe_stop(core_if);
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f7ff fdfd 	bl	800748c <dwc_otg_adp_probe_stop>

			/* Power on the core */
			if (core_if->power_down == 2) {
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007898:	2b02      	cmp	r3, #2
 800789a:	d10e      	bne.n	80078ba <dwc_otg_adp_handle_prb_tmout_intr+0x11a>
				gpwrdn.b.pwrdnswtch = 1;
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	f043 0320 	orr.w	r3, r3, #32
 80078a2:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	4610      	mov	r0, r2
 80078b0:	f04f 0100 	mov.w	r1, #0
 80078b4:	461a      	mov	r2, r3
 80078b6:	f7ff f80b 	bl	80068d0 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
			}

			/* check which value is for device mode and which for Host mode */
			if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 80078ba:	7abb      	ldrb	r3, [r7, #10]
 80078bc:	f003 0320 	and.w	r3, r3, #32
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d020      	beq.n	8007908 <dwc_otg_adp_handle_prb_tmout_intr+0x168>

				/* Disable Power Down Logic */
				gpwrdn.d32 = 0;
 80078c6:	f04f 0300 	mov.w	r3, #0
 80078ca:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.pmuactv = 1;
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	f043 0302 	orr.w	r3, r3, #2
 80078d2:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	4610      	mov	r0, r2
 80078e0:	4619      	mov	r1, r3
 80078e2:	f04f 0200 	mov.w	r2, #0
 80078e6:	f7fe fff3 	bl	80068d0 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/*
				 * Initialize the Core for Host mode.
				 */
				core_if->op_state = A_HOST;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f04f 0201 	mov.w	r2, #1
 80078f0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				dwc_otg_core_init(core_if);
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f001 fdd9 	bl	80094ac <dwc_otg_core_init>
				dwc_otg_enable_global_interrupts(core_if);
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f000 fb9c 	bl	8008038 <dwc_otg_enable_global_interrupts>
				cil_hcd_start(core_if);
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f7ff fa17 	bl	8006d34 <cil_hcd_start>
 8007906:	e03a      	b.n	800797e <dwc_otg_adp_handle_prb_tmout_intr+0x1de>
			} else {
				/* Mask SRP detected interrupt from Power Down Logic */
				gpwrdn.d32 = 0;
 8007908:	f04f 0300 	mov.w	r3, #0
 800790c:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.srp_det_msk = 1;
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007914:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	4610      	mov	r0, r2
 8007922:	4619      	mov	r1, r3
 8007924:	f04f 0200 	mov.w	r2, #0
 8007928:	f7fe ffd2 	bl	80068d0 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/* Disable Power Down Logic */
				gpwrdn.d32 = 0;
 800792c:	f04f 0300 	mov.w	r3, #0
 8007930:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.pmuactv = 1;
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	f043 0302 	orr.w	r3, r3, #2
 8007938:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	685b      	ldr	r3, [r3, #4]
 800793e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	4610      	mov	r0, r2
 8007946:	4619      	mov	r1, r3
 8007948:	f04f 0200 	mov.w	r2, #0
 800794c:	f7fe ffc0 	bl	80068d0 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/*
				 * Initialize the Core for Device mode.
				 */
				core_if->op_state = B_PERIPHERAL;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f04f 0204 	mov.w	r2, #4
 8007956:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				dwc_otg_core_init(core_if);
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f001 fda6 	bl	80094ac <dwc_otg_core_init>
				dwc_otg_enable_global_interrupts(core_if);
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f000 fb69 	bl	8008038 <dwc_otg_enable_global_interrupts>
				cil_pcd_start(core_if);
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f7ff fa18 	bl	8006d9c <cil_pcd_start>

				if (!gpwrdn.b.bsessvld) {
 800796c:	7abb      	ldrb	r3, [r7, #10]
 800796e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007972:	b2db      	uxtb	r3, r3
 8007974:	2b00      	cmp	r3, #0
 8007976:	d102      	bne.n	800797e <dwc_otg_adp_handle_prb_tmout_intr+0x1de>
					dwc_otg_initiate_srp(core_if);
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f007 fcd5 	bl	800f328 <dwc_otg_initiate_srp>
				}
			}
		}
		if (gpwrdn.b.bsessvld) {
 800797e:	7abb      	ldrb	r3, [r7, #10]
 8007980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007984:	b2db      	uxtb	r3, r3
 8007986:	2b00      	cmp	r3, #0
 8007988:	d031      	beq.n	80079ee <dwc_otg_adp_handle_prb_tmout_intr+0x24e>
			/* Mask SRP detected interrupt from Power Down Logic */
			gpwrdn.d32 = 0;
 800798a:	f04f 0300 	mov.w	r3, #0
 800798e:	60bb      	str	r3, [r7, #8]
			gpwrdn.b.srp_det_msk = 1;
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007996:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	4610      	mov	r0, r2
 80079a4:	4619      	mov	r1, r3
 80079a6:	f04f 0200 	mov.w	r2, #0
 80079aa:	f7fe ff91 	bl	80068d0 <DWC_MODIFY_REG32>
			
			/* Disable Power Down Logic */
			gpwrdn.d32 = 0;
 80079ae:	f04f 0300 	mov.w	r3, #0
 80079b2:	60bb      	str	r3, [r7, #8]
			gpwrdn.b.pmuactv = 1;
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	f043 0302 	orr.w	r3, r3, #2
 80079ba:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	4610      	mov	r0, r2
 80079c8:	4619      	mov	r1, r3
 80079ca:	f04f 0200 	mov.w	r2, #0
 80079ce:	f7fe ff7f 	bl	80068d0 <DWC_MODIFY_REG32>

			/*
			 * Initialize the Core for Device mode.
			 */
			core_if->op_state = B_PERIPHERAL;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f04f 0204 	mov.w	r2, #4
 80079d8:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f001 fd65 	bl	80094ac <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 fb28 	bl	8008038 <dwc_otg_enable_global_interrupts>
			cil_pcd_start(core_if);
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f7ff f9d7 	bl	8006d9c <cil_pcd_start>
		}

	}
	return 0;
 80079ee:	f04f 0300 	mov.w	r3, #0
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	f107 0710 	add.w	r7, r7, #16
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}

080079fc <dwc_otg_adp_handle_sns_intr>:

/**
 * This function hadles ADP Sense Interrupt
 */
static int32_t dwc_otg_adp_handle_sns_intr(dwc_otg_core_if_t * core_if)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b082      	sub	sp, #8
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
	/* Stop ADP Sense timer */
	DWC_TIMER_CANCEL(core_if->adp.sense_timer);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f7ff f86e 	bl	8006aec <DWC_TIMER_CANCEL>

	/* Restart ADP Sense timer */
	dwc_otg_adp_sense_timer_start(core_if);
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f7ff fce9 	bl	80073e8 <dwc_otg_adp_sense_timer_start>

	return 0;
 8007a16:	f04f 0300 	mov.w	r3, #0
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f107 0708 	add.w	r7, r7, #8
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}

08007a24 <dwc_otg_adp_handle_intr>:
/**
 * ADP Interrupt handler.
 *
 */
int32_t dwc_otg_adp_handle_intr(dwc_otg_core_if_t * core_if)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b084      	sub	sp, #16
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
	int retval = 0;
 8007a2c:	f04f 0300 	mov.w	r3, #0
 8007a30:	60fb      	str	r3, [r7, #12]
	adpctl_data_t adpctl;

	adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f7ff f9f6 	bl	8006e24 <dwc_otg_adp_read_reg>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	60bb      	str	r3, [r7, #8]

	if (adpctl.b.adp_sns_int & adpctl.b.adp_sns_int_msk) {
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	f3c3 5380 	ubfx	r3, r3, #22, #1
 8007a42:	b2db      	uxtb	r3, r3
 8007a44:	461a      	mov	r2, r3
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	f3c3 6340 	ubfx	r3, r3, #25, #1
 8007a4c:	b2db      	uxtb	r3, r3
 8007a4e:	4013      	ands	r3, r2
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d006      	beq.n	8007a62 <dwc_otg_adp_handle_intr+0x3e>
		retval |= dwc_otg_adp_handle_sns_intr(core_if);
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f7ff ffd1 	bl	80079fc <dwc_otg_adp_handle_sns_intr>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	68fa      	ldr	r2, [r7, #12]
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	60fb      	str	r3, [r7, #12]
	}
	if ((adpctl.b.adp_prb_int & adpctl.b.adp_prb_int_msk) ||
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	f3c3 5340 	ubfx	r3, r3, #21, #1
 8007a68:	b2db      	uxtb	r3, r3
 8007a6a:	461a      	mov	r2, r3
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	f3c3 6300 	ubfx	r3, r3, #24, #1
 8007a72:	b2db      	uxtb	r3, r3
 8007a74:	4013      	ands	r3, r2
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d10b      	bne.n	8007a92 <dwc_otg_adp_handle_intr+0x6e>
	    adpctl.b.adp_tmout_int & adpctl.b.adp_tmout_int_msk) {
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	f3c3 53c0 	ubfx	r3, r3, #23, #1
 8007a80:	b2db      	uxtb	r3, r3
 8007a82:	461a      	mov	r2, r3
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	f3c3 6380 	ubfx	r3, r3, #26, #1
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	4013      	ands	r3, r2
	adpctl.d32 = dwc_otg_adp_read_reg(core_if);

	if (adpctl.b.adp_sns_int & adpctl.b.adp_sns_int_msk) {
		retval |= dwc_otg_adp_handle_sns_intr(core_if);
	}
	if ((adpctl.b.adp_prb_int & adpctl.b.adp_prb_int_msk) ||
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d008      	beq.n	8007aa4 <dwc_otg_adp_handle_intr+0x80>
	    adpctl.b.adp_tmout_int & adpctl.b.adp_tmout_int_msk) {
			retval |= dwc_otg_adp_handle_prb_tmout_intr(core_if, adpctl.d32);
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	4619      	mov	r1, r3
 8007a98:	f7ff fe82 	bl	80077a0 <dwc_otg_adp_handle_prb_tmout_intr>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	68fa      	ldr	r2, [r7, #12]
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	60fb      	str	r3, [r7, #12]
	}

	adpctl.d32 = 0;
 8007aa4:	f04f 0300 	mov.w	r3, #0
 8007aa8:	60bb      	str	r3, [r7, #8]
	adpctl.b.adp_prb_int = 1;
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007ab0:	60bb      	str	r3, [r7, #8]
	adpctl.b.adp_tmout_int = 1;
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007ab8:	60bb      	str	r3, [r7, #8]
	adpctl.b.adp_sns_int = 1;
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007ac0:	60bb      	str	r3, [r7, #8]

	dwc_otg_adp_modify_reg(core_if, adpctl.d32, 0);
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	f04f 0200 	mov.w	r2, #0
 8007acc:	f7ff f9d6 	bl	8006e7c <dwc_otg_adp_modify_reg>

	return retval;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f107 0710 	add.w	r7, r7, #16
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}

08007adc <dwc_otg_adp_handle_srp_intr>:
/**
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_adp_handle_srp_intr(dwc_otg_core_if_t * core_if)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b084      	sub	sp, #16
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	gpwrdn_data_t gpwrdn;

	DWC_DEBUGPL(DBG_ANY, "++ Power Down Logic Session Request Interrupt++\n");

	gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8007aec:	4618      	mov	r0, r3
 8007aee:	f7fe fed5 	bl	800689c <DWC_READ_REG32>
 8007af2:	4603      	mov	r3, r0
 8007af4:	60bb      	str	r3, [r7, #8]
	/* check which value is for device mode and which for Host mode */
	if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 8007af6:	7abb      	ldrb	r3, [r7, #10]
 8007af8:	f003 0320 	and.w	r3, r3, #32
 8007afc:	b2db      	uxtb	r3, r3
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d03e      	beq.n	8007b80 <dwc_otg_adp_handle_srp_intr+0xa4>
		DWC_PRINTF("SRP: Host mode\n");

		if (core_if->adp_enable) {
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d024      	beq.n	8007b56 <dwc_otg_adp_handle_srp_intr+0x7a>
			dwc_otg_adp_probe_stop(core_if);
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f7ff fcbd 	bl	800748c <dwc_otg_adp_probe_stop>

			/* Power on the core */
			if (core_if->power_down == 2) {
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b18:	2b02      	cmp	r3, #2
 8007b1a:	d10e      	bne.n	8007b3a <dwc_otg_adp_handle_srp_intr+0x5e>
				gpwrdn.b.pwrdnswtch = 1;
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	f043 0320 	orr.w	r3, r3, #32
 8007b22:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	4610      	mov	r0, r2
 8007b30:	f04f 0100 	mov.w	r1, #0
 8007b34:	461a      	mov	r2, r3
 8007b36:	f7fe fecb 	bl	80068d0 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
			}

			core_if->op_state = A_HOST;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f04f 0201 	mov.w	r2, #1
 8007b40:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f001 fcb1 	bl	80094ac <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f000 fa74 	bl	8008038 <dwc_otg_enable_global_interrupts>
			cil_hcd_start(core_if);
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f7ff f8ef 	bl	8006d34 <cil_hcd_start>
		}

		/* Turn on the port power bit. */
		hprt0.d32 = dwc_otg_read_hprt0(core_if);
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f7ff f8ca 	bl	8006cf0 <dwc_otg_read_hprt0>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	60fb      	str	r3, [r7, #12]
		hprt0.b.prtpwr = 1;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007b66:	60fb      	str	r3, [r7, #12]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	68db      	ldr	r3, [r3, #12]
 8007b6c:	685a      	ldr	r2, [r3, #4]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	4610      	mov	r0, r2
 8007b72:	4619      	mov	r1, r3
 8007b74:	f7fe fe9e 	bl	80068b4 <DWC_WRITE_REG32>

		/* Start the Connection timer. So a message can be displayed
		 * if connect does not occur within 10 seconds. */
		cil_hcd_session_start(core_if);
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f7ff f8f5 	bl	8006d68 <cil_hcd_session_start>
 8007b7e:	e03b      	b.n	8007bf8 <dwc_otg_adp_handle_srp_intr+0x11c>
	} else {
		DWC_PRINTF("SRP: Device mode\n");
		if (core_if->adp_enable) {
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d036      	beq.n	8007bf8 <dwc_otg_adp_handle_srp_intr+0x11c>
			dwc_otg_adp_probe_stop(core_if);
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f7ff fc7e 	bl	800748c <dwc_otg_adp_probe_stop>

			/* Power on the core */
			if (core_if->power_down == 2) {
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b96:	2b02      	cmp	r3, #2
 8007b98:	d10e      	bne.n	8007bb8 <dwc_otg_adp_handle_srp_intr+0xdc>
				gpwrdn.b.pwrdnswtch = 1;
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	f043 0320 	orr.w	r3, r3, #32
 8007ba0:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	685b      	ldr	r3, [r3, #4]
 8007ba6:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	4610      	mov	r0, r2
 8007bae:	f04f 0100 	mov.w	r1, #0
 8007bb2:	461a      	mov	r2, r3
 8007bb4:	f7fe fe8c 	bl	80068d0 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
			}

			gpwrdn.d32 = 0;
 8007bb8:	f04f 0300 	mov.w	r3, #0
 8007bbc:	60bb      	str	r3, [r7, #8]
			gpwrdn.b.pmuactv = 0;
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	f36f 0341 	bfc	r3, #1, #1
 8007bc4:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0,
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	685b      	ldr	r3, [r3, #4]
 8007bca:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	4610      	mov	r0, r2
 8007bd2:	f04f 0100 	mov.w	r1, #0
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	f7fe fe7a 	bl	80068d0 <DWC_MODIFY_REG32>
					 gpwrdn.d32);

			core_if->op_state = B_PERIPHERAL;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f04f 0204 	mov.w	r2, #4
 8007be2:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f001 fc60 	bl	80094ac <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f000 fa23 	bl	8008038 <dwc_otg_enable_global_interrupts>
			cil_pcd_start(core_if);
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f7ff f8d2 	bl	8006d9c <cil_pcd_start>
		}
	}
#endif
	return 1;
 8007bf8:	f04f 0301 	mov.w	r3, #1
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f107 0710 	add.w	r7, r7, #16
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}
 8007c06:	bf00      	nop

08007c08 <dwc_otg_read_hprt0>:
 * This function Reads HPRT0 in preparation to modify. It keeps the
 * WC bits 0 so that if they are read as 1, they won't clear when you
 * write it back
 */
static inline uint32_t dwc_otg_read_hprt0(dwc_otg_core_if_t * _core_if)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(_core_if->host_if->hprt0);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	68db      	ldr	r3, [r3, #12]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	4618      	mov	r0, r3
 8007c18:	f7fe fe40 	bl	800689c <DWC_READ_REG32>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtena = 0;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f36f 0382 	bfc	r3, #2, #1
 8007c26:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtconndet = 0;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f36f 0341 	bfc	r3, #1, #1
 8007c2e:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtenchng = 0;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f36f 03c3 	bfc	r3, #3, #1
 8007c36:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtovrcurrchng = 0;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f36f 1345 	bfc	r3, #5, #1
 8007c3e:	60fb      	str	r3, [r7, #12]
	return hprt0.d32;
 8007c40:	68fb      	ldr	r3, [r7, #12]
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	f107 0710 	add.w	r7, r7, #16
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}

08007c4c <dwc_otg_mode>:
 * This function returns the mode of the operation, host or device.
 *
 * @return 0 - Device Mode, 1 - Host Mode
 */
static inline uint32_t dwc_otg_mode(dwc_otg_core_if_t * _core_if)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b082      	sub	sp, #8
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
	return (DWC_READ_REG32(&_core_if->core_global_regs->gintsts) & 0x1);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	f103 0314 	add.w	r3, r3, #20
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f7fe fe1d 	bl	800689c <DWC_READ_REG32>
 8007c62:	4603      	mov	r3, r0
 8007c64:	f003 0301 	and.w	r3, r3, #1
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f107 0708 	add.w	r7, r7, #8
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}
 8007c72:	bf00      	nop

08007c74 <dwc_otg_cil_init>:
 *
 */


dwc_otg_core_if_t *dwc_otg_cil_init(const uint32_t * reg_base_addr)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b088      	sub	sp, #32
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = 0;
 8007c7c:	f04f 0300 	mov.w	r3, #0
 8007c80:	61bb      	str	r3, [r7, #24]
	dwc_otg_dev_if_t *dev_if = 0;
 8007c82:	f04f 0300 	mov.w	r3, #0
 8007c86:	617b      	str	r3, [r7, #20]
	dwc_otg_host_if_t *host_if = 0;
 8007c88:	f04f 0300 	mov.w	r3, #0
 8007c8c:	613b      	str	r3, [r7, #16]
	uint8_t *reg_base = (uint8_t *) reg_base_addr;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	60fb      	str	r3, [r7, #12]
	int i = 0;
 8007c92:	f04f 0300 	mov.w	r3, #0
 8007c96:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL(DBG_CILV, "%s(%p)\n", __func__, reg_base_addr);

	core_if = (dwc_otg_core_if_t *)DWC_ALLOC(sizeof(dwc_otg_core_if_t));
 8007c98:	f04f 0000 	mov.w	r0, #0
 8007c9c:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8007ca0:	f7fe fcce 	bl	8006640 <__DWC_ALLOC>
 8007ca4:	61b8      	str	r0, [r7, #24]
	//core_if = (dwc_otg_core_if_t *)malloc(sizeof(dwc_otg_core_if_t));
	//core_if = &gcore_if;

	if (core_if == NULL) {
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d102      	bne.n	8007cb2 <dwc_otg_cil_init+0x3e>
		DWC_DEBUGPL(DBG_CIL,
			    "Allocation of dwc_otg_core_if_t failed\n");
		return 0;
 8007cac:	f04f 0300 	mov.w	r3, #0
 8007cb0:	e150      	b.n	8007f54 <dwc_otg_cil_init+0x2e0>
	}

	core_if->core_global_regs = (dwc_otg_core_global_regs_t *) reg_base;
 8007cb2:	69bb      	ldr	r3, [r7, #24]
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	605a      	str	r2, [r3, #4]

	/*
	 * Allocate the Device Mode structures.
	 */
	dev_if = DWC_ALLOC(sizeof(dwc_otg_dev_if_t));
 8007cb8:	f04f 0000 	mov.w	r0, #0
 8007cbc:	f04f 01bc 	mov.w	r1, #188	; 0xbc
 8007cc0:	f7fe fcbe 	bl	8006640 <__DWC_ALLOC>
 8007cc4:	6178      	str	r0, [r7, #20]
	//dev_if = &gdev_if ;

	if (dev_if == NULL) {
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d107      	bne.n	8007cdc <dwc_otg_cil_init+0x68>
		DWC_DEBUGPL(DBG_CIL, "Allocation of dwc_otg_dev_if_t failed\n");
		DWC_FREE(core_if);
 8007ccc:	f04f 0000 	mov.w	r0, #0
 8007cd0:	69b9      	ldr	r1, [r7, #24]
 8007cd2:	f7fe fcdf 	bl	8006694 <__DWC_FREE>
		return 0;
 8007cd6:	f04f 0300 	mov.w	r3, #0
 8007cda:	e13b      	b.n	8007f54 <dwc_otg_cil_init+0x2e0>
	}

	dev_if->dev_global_regs =
	    (dwc_otg_device_global_regs_t *) (reg_base +
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f503 6200 	add.w	r2, r3, #2048	; 0x800
		DWC_DEBUGPL(DBG_CIL, "Allocation of dwc_otg_dev_if_t failed\n");
		DWC_FREE(core_if);
		return 0;
	}

	dev_if->dev_global_regs =
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	601a      	str	r2, [r3, #0]
	    (dwc_otg_device_global_regs_t *) (reg_base +
					      DWC_DEV_GLOBAL_REG_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8007ce6:	f04f 0300 	mov.w	r3, #0
 8007cea:	61fb      	str	r3, [r7, #28]
 8007cec:	e01f      	b.n	8007d2e <dwc_otg_cil_init+0xba>
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));
 8007cee:	69fb      	ldr	r3, [r7, #28]
 8007cf0:	ea4f 1343 	mov.w	r3, r3, lsl #5
	    (dwc_otg_device_global_regs_t *) (reg_base +
					      DWC_DEV_GLOBAL_REG_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
 8007cf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cf8:	68fa      	ldr	r2, [r7, #12]
 8007cfa:	18d2      	adds	r2, r2, r3
	dev_if->dev_global_regs =
	    (dwc_otg_device_global_regs_t *) (reg_base +
					      DWC_DEV_GLOBAL_REG_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
 8007cfc:	6979      	ldr	r1, [r7, #20]
 8007cfe:	69fb      	ldr	r3, [r7, #28]
 8007d00:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007d04:	18cb      	adds	r3, r1, r3
 8007d06:	605a      	str	r2, [r3, #4]
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));

		dev_if->out_ep_regs[i] = (dwc_otg_dev_out_ep_regs_t *)
		    (reg_base + DWC_DEV_OUT_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));
 8007d08:	69fb      	ldr	r3, [r7, #28]
 8007d0a:	ea4f 1343 	mov.w	r3, r3, lsl #5
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));

		dev_if->out_ep_regs[i] = (dwc_otg_dev_out_ep_regs_t *)
		    (reg_base + DWC_DEV_OUT_EP_REG_OFFSET +
 8007d0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d12:	68fa      	ldr	r2, [r7, #12]
 8007d14:	18d2      	adds	r2, r2, r3
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));

		dev_if->out_ep_regs[i] = (dwc_otg_dev_out_ep_regs_t *)
 8007d16:	6979      	ldr	r1, [r7, #20]
 8007d18:	69fb      	ldr	r3, [r7, #28]
 8007d1a:	f103 0308 	add.w	r3, r3, #8
 8007d1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007d22:	18cb      	adds	r3, r1, r3
 8007d24:	605a      	str	r2, [r3, #4]

	dev_if->dev_global_regs =
	    (dwc_otg_device_global_regs_t *) (reg_base +
					      DWC_DEV_GLOBAL_REG_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8007d26:	69fb      	ldr	r3, [r7, #28]
 8007d28:	f103 0301 	add.w	r3, r3, #1
 8007d2c:	61fb      	str	r3, [r7, #28]
 8007d2e:	69fb      	ldr	r3, [r7, #28]
 8007d30:	2b07      	cmp	r3, #7
 8007d32:	dddc      	ble.n	8007cee <dwc_otg_cil_init+0x7a>
			    i, &dev_if->in_ep_regs[i]->diepctl);
		DWC_DEBUGPL(DBG_CILV, "out_ep_regs[%d]->doepctl=%p\n",
			    i, &dev_if->out_ep_regs[i]->doepctl);
	}

	dev_if->speed = 0;	// unknown
 8007d34:	697b      	ldr	r3, [r7, #20]
 8007d36:	f04f 0200 	mov.w	r2, #0
 8007d3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

	core_if->dev_if = dev_if;
 8007d3e:	69bb      	ldr	r3, [r7, #24]
 8007d40:	697a      	ldr	r2, [r7, #20]
 8007d42:	609a      	str	r2, [r3, #8]

	/*
	 * Allocate the Host Mode structures.
	 */
	host_if = DWC_ALLOC(sizeof(dwc_otg_host_if_t));
 8007d44:	f04f 0000 	mov.w	r0, #0
 8007d48:	f04f 012c 	mov.w	r1, #44	; 0x2c
 8007d4c:	f7fe fc78 	bl	8006640 <__DWC_ALLOC>
 8007d50:	6138      	str	r0, [r7, #16]
	//host_if = &ghost_if;

	if (host_if == NULL) {
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d10c      	bne.n	8007d72 <dwc_otg_cil_init+0xfe>
		DWC_DEBUGPL(DBG_CIL,
			    "Allocation of dwc_otg_host_if_t failed\n");
		DWC_FREE(dev_if);
 8007d58:	f04f 0000 	mov.w	r0, #0
 8007d5c:	6979      	ldr	r1, [r7, #20]
 8007d5e:	f7fe fc99 	bl	8006694 <__DWC_FREE>
		DWC_FREE(core_if);
 8007d62:	f04f 0000 	mov.w	r0, #0
 8007d66:	69b9      	ldr	r1, [r7, #24]
 8007d68:	f7fe fc94 	bl	8006694 <__DWC_FREE>
		return 0;
 8007d6c:	f04f 0300 	mov.w	r3, #0
 8007d70:	e0f0      	b.n	8007f54 <dwc_otg_cil_init+0x2e0>
	}

	host_if->host_global_regs = (dwc_otg_host_global_regs_t *)
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	601a      	str	r2, [r3, #0]
	    (reg_base + DWC_OTG_HOST_GLOBAL_REG_OFFSET);

	host_if->hprt0 =
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f503 6288 	add.w	r2, r3, #1088	; 0x440
	}

	host_if->host_global_regs = (dwc_otg_host_global_regs_t *)
	    (reg_base + DWC_OTG_HOST_GLOBAL_REG_OFFSET);

	host_if->hprt0 =
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	605a      	str	r2, [r3, #4]
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8007d86:	f04f 0300 	mov.w	r3, #0
 8007d8a:	61fb      	str	r3, [r7, #28]
 8007d8c:	e010      	b.n	8007db0 <dwc_otg_cil_init+0x13c>
		host_if->hc_regs[i] = (dwc_otg_hc_regs_t *)
		    (reg_base + DWC_OTG_HOST_CHAN_REGS_OFFSET +
		     (i * DWC_OTG_CHAN_REGS_OFFSET));
 8007d8e:	69fb      	ldr	r3, [r7, #28]
 8007d90:	ea4f 1343 	mov.w	r3, r3, lsl #5
	host_if->hprt0 =
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		host_if->hc_regs[i] = (dwc_otg_hc_regs_t *)
		    (reg_base + DWC_OTG_HOST_CHAN_REGS_OFFSET +
 8007d94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	18d1      	adds	r1, r2, r3

	host_if->hprt0 =
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		host_if->hc_regs[i] = (dwc_otg_hc_regs_t *)
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	69fa      	ldr	r2, [r7, #28]
 8007da0:	f102 0202 	add.w	r2, r2, #2
 8007da4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	    (reg_base + DWC_OTG_HOST_GLOBAL_REG_OFFSET);

	host_if->hprt0 =
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8007da8:	69fb      	ldr	r3, [r7, #28]
 8007daa:	f103 0301 	add.w	r3, r3, #1
 8007dae:	61fb      	str	r3, [r7, #28]
 8007db0:	69fb      	ldr	r3, [r7, #28]
 8007db2:	2b07      	cmp	r3, #7
 8007db4:	ddeb      	ble.n	8007d8e <dwc_otg_cil_init+0x11a>
		     (i * DWC_OTG_CHAN_REGS_OFFSET));
		DWC_DEBUGPL(DBG_CILV, "hc_reg[%d]->hcchar=%p\n",
			    i, &host_if->hc_regs[i]->hcchar);
	}

	host_if->num_host_channels = MAX_EPS_CHANNELS;
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	f04f 0208 	mov.w	r2, #8
 8007dbc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	core_if->host_if = host_if;
 8007dc0:	69bb      	ldr	r3, [r7, #24]
 8007dc2:	693a      	ldr	r2, [r7, #16]
 8007dc4:	60da      	str	r2, [r3, #12]

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8007dc6:	f04f 0300 	mov.w	r3, #0
 8007dca:	61fb      	str	r3, [r7, #28]
 8007dcc:	e010      	b.n	8007df0 <dwc_otg_cil_init+0x17c>
		core_if->data_fifo[i] =
		    (uint32_t *) (reg_base + DWC_OTG_DATA_FIFO_OFFSET +
				  (i * DWC_OTG_DATA_FIFO_SIZE));
 8007dce:	69fb      	ldr	r3, [r7, #28]
 8007dd0:	ea4f 3303 	mov.w	r3, r3, lsl #12
	host_if->num_host_channels = MAX_EPS_CHANNELS;
	core_if->host_if = host_if;

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		core_if->data_fifo[i] =
		    (uint32_t *) (reg_base + DWC_OTG_DATA_FIFO_OFFSET +
 8007dd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007dd8:	68fa      	ldr	r2, [r7, #12]
 8007dda:	18d1      	adds	r1, r2, r3

	host_if->num_host_channels = MAX_EPS_CHANNELS;
	core_if->host_if = host_if;

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		core_if->data_fifo[i] =
 8007ddc:	69bb      	ldr	r3, [r7, #24]
 8007dde:	69fa      	ldr	r2, [r7, #28]
 8007de0:	f102 0208 	add.w	r2, r2, #8
 8007de4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

	host_if->num_host_channels = MAX_EPS_CHANNELS;
	core_if->host_if = host_if;

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8007de8:	69fb      	ldr	r3, [r7, #28]
 8007dea:	f103 0301 	add.w	r3, r3, #1
 8007dee:	61fb      	str	r3, [r7, #28]
 8007df0:	69fb      	ldr	r3, [r7, #28]
 8007df2:	2b07      	cmp	r3, #7
 8007df4:	ddeb      	ble.n	8007dce <dwc_otg_cil_init+0x15a>
				  (i * DWC_OTG_DATA_FIFO_SIZE));
		DWC_DEBUGPL(DBG_CILV, "data_fifo[%d]=0x%08lx\n",
			    i, (unsigned long)core_if->data_fifo[i]);
	}

	core_if->pcgcctl = (uint32_t *) (reg_base + DWC_OTG_PCGCCTL_OFFSET);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	f503 6260 	add.w	r2, r3, #3584	; 0xe00
 8007dfc:	69bb      	ldr	r3, [r7, #24]
 8007dfe:	61da      	str	r2, [r3, #28]

	/* Initiate lx_state to L3 disconnected state */
	core_if->lx_state = DWC_OTG_L3;
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	f04f 0203 	mov.w	r2, #3
 8007e06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	/*
	 * Store the contents of the hardware configuration registers here for
	 * easy access later.
	 */
	core_if->hwcfg1.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
 8007e0a:	69bb      	ldr	r3, [r7, #24]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	f103 0344 	add.w	r3, r3, #68	; 0x44
 8007e12:	4618      	mov	r0, r3
 8007e14:	f7fe fd42 	bl	800689c <DWC_READ_REG32>
 8007e18:	4602      	mov	r2, r0
	core_if->lx_state = DWC_OTG_L3;
	/*
	 * Store the contents of the hardware configuration registers here for
	 * easy access later.
	 */
	core_if->hwcfg1.d32 =
 8007e1a:	69bb      	ldr	r3, [r7, #24]
 8007e1c:	64da      	str	r2, [r3, #76]	; 0x4c
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
	core_if->hwcfg2.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
 8007e1e:	69bb      	ldr	r3, [r7, #24]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8007e26:	4618      	mov	r0, r3
 8007e28:	f7fe fd38 	bl	800689c <DWC_READ_REG32>
 8007e2c:	4602      	mov	r2, r0
	 * Store the contents of the hardware configuration registers here for
	 * easy access later.
	 */
	core_if->hwcfg1.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
	core_if->hwcfg2.d32 =
 8007e2e:	69bb      	ldr	r3, [r7, #24]
 8007e30:	651a      	str	r2, [r3, #80]	; 0x50
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
	core_if->hwcfg3.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg3);
 8007e32:	69bb      	ldr	r3, [r7, #24]
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f7fe fd2e 	bl	800689c <DWC_READ_REG32>
 8007e40:	4602      	mov	r2, r0
	 */
	core_if->hwcfg1.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
	core_if->hwcfg2.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
	core_if->hwcfg3.d32 =
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	655a      	str	r2, [r3, #84]	; 0x54
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg3);
	core_if->hwcfg4.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg4);
 8007e46:	69bb      	ldr	r3, [r7, #24]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	f103 0350 	add.w	r3, r3, #80	; 0x50
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f7fe fd24 	bl	800689c <DWC_READ_REG32>
 8007e54:	4602      	mov	r2, r0
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
	core_if->hwcfg2.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
	core_if->hwcfg3.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg3);
	core_if->hwcfg4.d32 =
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	659a      	str	r2, [r3, #88]	; 0x58
	DWC_DEBUGPL(DBG_CILV, "hwcfg2=%08x\n", core_if->hwcfg2.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg3=%08x\n", core_if->hwcfg3.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg4=%08x\n", core_if->hwcfg4.d32);

	core_if->hcfg.d32 =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 8007e5a:	69bb      	ldr	r3, [r7, #24]
 8007e5c:	68db      	ldr	r3, [r3, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4618      	mov	r0, r3
 8007e62:	f7fe fd1b 	bl	800689c <DWC_READ_REG32>
 8007e66:	4602      	mov	r2, r0
	DWC_DEBUGPL(DBG_CILV, "hwcfg1=%08x\n", core_if->hwcfg1.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg2=%08x\n", core_if->hwcfg2.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg3=%08x\n", core_if->hwcfg3.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg4=%08x\n", core_if->hwcfg4.d32);

	core_if->hcfg.d32 =
 8007e68:	69bb      	ldr	r3, [r7, #24]
 8007e6a:	65da      	str	r2, [r3, #92]	; 0x5c
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	core_if->dcfg.d32 =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 8007e6c:	69bb      	ldr	r3, [r7, #24]
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7fe fd12 	bl	800689c <DWC_READ_REG32>
 8007e78:	4602      	mov	r2, r0
	DWC_DEBUGPL(DBG_CILV, "hwcfg3=%08x\n", core_if->hwcfg3.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg4=%08x\n", core_if->hwcfg4.d32);

	core_if->hcfg.d32 =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	core_if->dcfg.d32 =
 8007e7a:	69bb      	ldr	r3, [r7, #24]
 8007e7c:	661a      	str	r2, [r3, #96]	; 0x60
		    core_if->hwcfg3.b.xfer_size_cntr_width);

	/*
	 * Set the SRP sucess bit for FS-I2c
	 */
	core_if->srp_success = 0;
 8007e7e:	69bb      	ldr	r3, [r7, #24]
 8007e80:	f04f 0200 	mov.w	r2, #0
 8007e84:	755a      	strb	r2, [r3, #21]
	core_if->srp_timer_started = 0;
 8007e86:	69bb      	ldr	r3, [r7, #24]
 8007e88:	f04f 0200 	mov.w	r2, #0
 8007e8c:	759a      	strb	r2, [r3, #22]

	/*
	 * Create new workqueue and init works
	 */
	core_if->wq_otg = DWC_WORKQ_ALLOC("dwc_otg");
 8007e8e:	f647 602c 	movw	r0, #32300	; 0x7e2c
 8007e92:	f6c0 0002 	movt	r0, #2050	; 0x802
 8007e96:	f7fe fedd 	bl	8006c54 <DWC_WORKQ_ALLOC>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	69bb      	ldr	r3, [r7, #24]
 8007e9e:	679a      	str	r2, [r3, #120]	; 0x78
	if (core_if->wq_otg == 0) {
 8007ea0:	69bb      	ldr	r3, [r7, #24]
 8007ea2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d111      	bne.n	8007ecc <dwc_otg_cil_init+0x258>
		DWC_WARN("DWC_WORKQ_ALLOC failed\n");
		DWC_FREE(host_if);
 8007ea8:	f04f 0000 	mov.w	r0, #0
 8007eac:	6939      	ldr	r1, [r7, #16]
 8007eae:	f7fe fbf1 	bl	8006694 <__DWC_FREE>
		DWC_FREE(dev_if);
 8007eb2:	f04f 0000 	mov.w	r0, #0
 8007eb6:	6979      	ldr	r1, [r7, #20]
 8007eb8:	f7fe fbec 	bl	8006694 <__DWC_FREE>
		DWC_FREE(core_if);
 8007ebc:	f04f 0000 	mov.w	r0, #0
 8007ec0:	69b9      	ldr	r1, [r7, #24]
 8007ec2:	f7fe fbe7 	bl	8006694 <__DWC_FREE>
		return 0;
 8007ec6:	f04f 0300 	mov.w	r3, #0
 8007eca:	e043      	b.n	8007f54 <dwc_otg_cil_init+0x2e0>
	}

	core_if->snpsid = DWC_READ_REG32(&core_if->core_global_regs->gsnpsid);
 8007ecc:	69bb      	ldr	r3, [r7, #24]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f7fe fce1 	bl	800689c <DWC_READ_REG32>
 8007eda:	4602      	mov	r2, r0
 8007edc:	69bb      	ldr	r3, [r7, #24]
 8007ede:	611a      	str	r2, [r3, #16]
	DWC_PRINTF("Core Release: %x.%x%x%x\n",
		   (core_if->snpsid >> 12 & 0xF),
		   (core_if->snpsid >> 8 & 0xF),
		   (core_if->snpsid >> 4 & 0xF), (core_if->snpsid & 0xF));

	core_if->wkp_timer = DWC_TIMER_ALLOC("Wake Up Timer",
 8007ee0:	f647 6034 	movw	r0, #32308	; 0x7e34
 8007ee4:	f6c0 0002 	movt	r0, #2050	; 0x802
 8007ee8:	f64f 2155 	movw	r1, #64085	; 0xfa55
 8007eec:	f6c0 0100 	movt	r1, #2048	; 0x800
 8007ef0:	69ba      	ldr	r2, [r7, #24]
 8007ef2:	f7fe fdc1 	bl	8006a78 <DWC_TIMER_ALLOC>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	69bb      	ldr	r3, [r7, #24]
 8007efa:	67da      	str	r2, [r3, #124]	; 0x7c
					     w_wakeup_detected, core_if);
	if (core_if->wkp_timer == 0) {
 8007efc:	69bb      	ldr	r3, [r7, #24]
 8007efe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d116      	bne.n	8007f32 <dwc_otg_cil_init+0x2be>
		DWC_WARN("DWC_TIMER_ALLOC failed\n");
		DWC_FREE(host_if);
 8007f04:	f04f 0000 	mov.w	r0, #0
 8007f08:	6939      	ldr	r1, [r7, #16]
 8007f0a:	f7fe fbc3 	bl	8006694 <__DWC_FREE>
		DWC_FREE(dev_if);
 8007f0e:	f04f 0000 	mov.w	r0, #0
 8007f12:	6979      	ldr	r1, [r7, #20]
 8007f14:	f7fe fbbe 	bl	8006694 <__DWC_FREE>
		DWC_WORKQ_FREE(core_if->wq_otg);
 8007f18:	69bb      	ldr	r3, [r7, #24]
 8007f1a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f7fe feb1 	bl	8006c84 <DWC_WORKQ_FREE>
		DWC_FREE(core_if);
 8007f22:	f04f 0000 	mov.w	r0, #0
 8007f26:	69b9      	ldr	r1, [r7, #24]
 8007f28:	f7fe fbb4 	bl	8006694 <__DWC_FREE>
		return 0;
 8007f2c:	f04f 0300 	mov.w	r3, #0
 8007f30:	e010      	b.n	8007f54 <dwc_otg_cil_init+0x2e0>
	}

	if (dwc_otg_setup_params(core_if)) {
 8007f32:	69b8      	ldr	r0, [r7, #24]
 8007f34:	f005 f88c 	bl	800d050 <dwc_otg_setup_params>
		DWC_WARN("Error while setting core params\n");
	}

	core_if->hibernation_suspend = 0;
 8007f38:	69bb      	ldr	r3, [r7, #24]
 8007f3a:	f04f 0200 	mov.w	r2, #0
 8007f3e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/** ADP initialization */
	if (core_if->adp_enable) {
 8007f42:	69bb      	ldr	r3, [r7, #24]
 8007f44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d002      	beq.n	8007f52 <dwc_otg_cil_init+0x2de>
		dwc_otg_adp_init(core_if);
 8007f4c:	69b8      	ldr	r0, [r7, #24]
 8007f4e:	f7ff fb83 	bl	8007658 <dwc_otg_adp_init>
	}
	
	//core_if->op_state = 1;
	return core_if;
 8007f52:	69bb      	ldr	r3, [r7, #24]
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	f107 0720 	add.w	r7, r7, #32
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop

08007f60 <dwc_otg_cil_remove>:
 * @param core_if The core interface pointer returned from
 * 		  dwc_otg_cil_init().
 *
 */
void dwc_otg_cil_remove(dwc_otg_core_if_t * core_if)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b082      	sub	sp, #8
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
	/* Disable all interrupts */
	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, 1, 0);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	f103 0308 	add.w	r3, r3, #8
 8007f70:	4618      	mov	r0, r3
 8007f72:	f04f 0101 	mov.w	r1, #1
 8007f76:	f04f 0200 	mov.w	r2, #0
 8007f7a:	f7fe fca9 	bl	80068d0 <DWC_MODIFY_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, 0);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	f103 0318 	add.w	r3, r3, #24
 8007f86:	4618      	mov	r0, r3
 8007f88:	f04f 0100 	mov.w	r1, #0
 8007f8c:	f7fe fc92 	bl	80068b4 <DWC_WRITE_REG32>

	if (core_if->wq_otg) {
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d00b      	beq.n	8007fb0 <dwc_otg_cil_remove+0x50>
		DWC_WORKQ_WAIT_WORK_DONE(core_if->wq_otg, 500);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8007fa2:	f7fe fe49 	bl	8006c38 <DWC_WORKQ_WAIT_WORK_DONE>
		DWC_WORKQ_FREE(core_if->wq_otg);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007faa:	4618      	mov	r0, r3
 8007fac:	f7fe fe6a 	bl	8006c84 <DWC_WORKQ_FREE>
	}
	if (core_if->dev_if) {
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	689b      	ldr	r3, [r3, #8]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d006      	beq.n	8007fc6 <dwc_otg_cil_remove+0x66>
		DWC_FREE(core_if->dev_if);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	f04f 0000 	mov.w	r0, #0
 8007fc0:	4619      	mov	r1, r3
 8007fc2:	f7fe fb67 	bl	8006694 <__DWC_FREE>
	}
	if (core_if->host_if) {
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	68db      	ldr	r3, [r3, #12]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d006      	beq.n	8007fdc <dwc_otg_cil_remove+0x7c>
		DWC_FREE(core_if->host_if);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	68db      	ldr	r3, [r3, #12]
 8007fd2:	f04f 0000 	mov.w	r0, #0
 8007fd6:	4619      	mov	r1, r3
 8007fd8:	f7fe fb5c 	bl	8006694 <__DWC_FREE>
	}

	/** Remove ADP Timers  */
	if (core_if->adp_enable) {
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d002      	beq.n	8007fec <dwc_otg_cil_remove+0x8c>
		dwc_otg_adp_remove(core_if);
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f7ff fb84 	bl	80076f4 <dwc_otg_adp_remove>
	}
	if (core_if->core_params) {
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d006      	beq.n	8008002 <dwc_otg_cil_remove+0xa2>
		DWC_FREE(core_if->core_params);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f04f 0000 	mov.w	r0, #0
 8007ffc:	4619      	mov	r1, r3
 8007ffe:	f7fe fb49 	bl	8006694 <__DWC_FREE>
	}
	if (core_if->wkp_timer) {
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008006:	2b00      	cmp	r3, #0
 8008008:	d004      	beq.n	8008014 <dwc_otg_cil_remove+0xb4>
		DWC_TIMER_FREE(core_if->wkp_timer);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800800e:	4618      	mov	r0, r3
 8008010:	f7fe fd52 	bl	8006ab8 <DWC_TIMER_FREE>
	}
	if (core_if->srp_timer) {
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	699b      	ldr	r3, [r3, #24]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d004      	beq.n	8008026 <dwc_otg_cil_remove+0xc6>
		DWC_TIMER_FREE(core_if->srp_timer);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	699b      	ldr	r3, [r3, #24]
 8008020:	4618      	mov	r0, r3
 8008022:	f7fe fd49 	bl	8006ab8 <DWC_TIMER_FREE>
	}
	DWC_FREE(core_if);
 8008026:	f04f 0000 	mov.w	r0, #0
 800802a:	6879      	ldr	r1, [r7, #4]
 800802c:	f7fe fb32 	bl	8006694 <__DWC_FREE>
}
 8008030:	f107 0708 	add.w	r7, r7, #8
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <dwc_otg_enable_global_interrupts>:
 * register.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_enable_global_interrupts(dwc_otg_core_if_t * core_if)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 8008040:	f04f 0300 	mov.w	r3, #0
 8008044:	60fb      	str	r3, [r7, #12]

	ahbcfg.b.glblintrmsk = 1;	/* Enable interrupts */
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f043 0301 	orr.w	r3, r3, #1
 800804c:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, 0, ahbcfg.d32);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	f103 0208 	add.w	r2, r3, #8
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	4610      	mov	r0, r2
 800805a:	f04f 0100 	mov.w	r1, #0
 800805e:	461a      	mov	r2, r3
 8008060:	f7fe fc36 	bl	80068d0 <DWC_MODIFY_REG32>
}
 8008064:	f107 0710 	add.w	r7, r7, #16
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <dwc_otg_disable_global_interrupts>:
 * register.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_disable_global_interrupts(dwc_otg_core_if_t * core_if)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 8008074:	f04f 0300 	mov.w	r3, #0
 8008078:	60fb      	str	r3, [r7, #12]

	ahbcfg.b.glblintrmsk = 1;	/* Disable interrupts */
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	f043 0301 	orr.w	r3, r3, #1
 8008080:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, ahbcfg.d32, 0);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	f103 0208 	add.w	r2, r3, #8
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	4610      	mov	r0, r2
 800808e:	4619      	mov	r1, r3
 8008090:	f04f 0200 	mov.w	r2, #0
 8008094:	f7fe fc1c 	bl	80068d0 <DWC_MODIFY_REG32>
}
 8008098:	f107 0710 	add.w	r7, r7, #16
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}

080080a0 <dwc_otg_enable_common_interrupts>:
 *
 * @param core_if Programming view of the DWC_otg controller
 *
 */
static void dwc_otg_enable_common_interrupts(dwc_otg_core_if_t * core_if)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b084      	sub	sp, #16
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	60fb      	str	r3, [r7, #12]
	
	gintmsk_data_t intr_mask = {.d32 = 0 };
 80080ae:	f04f 0300 	mov.w	r3, #0
 80080b2:	60bb      	str	r3, [r7, #8]

	/* Clear any pending OTG Interrupts */
	DWC_WRITE_REG32(&global_regs->gotgint, 0xFFFFFFFF);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f103 0304 	add.w	r3, r3, #4
 80080ba:	4618      	mov	r0, r3
 80080bc:	f04f 31ff 	mov.w	r1, #4294967295
 80080c0:	f7fe fbf8 	bl	80068b4 <DWC_WRITE_REG32>

	/* Clear any pending interrupts */
	DWC_WRITE_REG32(&global_regs->gintsts, 0xFFFFFFFF);
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f103 0314 	add.w	r3, r3, #20
 80080ca:	4618      	mov	r0, r3
 80080cc:	f04f 31ff 	mov.w	r1, #4294967295
 80080d0:	f7fe fbf0 	bl	80068b4 <DWC_WRITE_REG32>

	/*
	 * Enable the interrupts in the GINTMSK.
	 */
	intr_mask.b.modemismatch = 1;
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	f043 0302 	orr.w	r3, r3, #2
 80080da:	60bb      	str	r3, [r7, #8]
	intr_mask.b.otgintr = 1;
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	f043 0304 	orr.w	r3, r3, #4
 80080e2:	60bb      	str	r3, [r7, #8]

	if (!core_if->dma_enable) {
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d103      	bne.n	80080f6 <dwc_otg_enable_common_interrupts+0x56>
		intr_mask.b.rxstsqlvl = 1;
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	f043 0310 	orr.w	r3, r3, #16
 80080f4:	60bb      	str	r3, [r7, #8]
	}

	intr_mask.b.conidstschng = 1;
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080fc:	60bb      	str	r3, [r7, #8]
	intr_mask.b.wkupintr = 1;
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008104:	60bb      	str	r3, [r7, #8]
	intr_mask.b.disconnect = 1;
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800810c:	60bb      	str	r3, [r7, #8]
	*/
#ifdef DWC_HOST_ONLY
	intr_mask.b.usbsuspend = 1;
#endif
#endif
	intr_mask.b.sessreqintr = 1;
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008114:	60bb      	str	r3, [r7, #8]
	 */
#ifdef DWC_HOST_ONLY
	intr_mask.d32 = 0xA3200818;
#endif
#endif
	DWC_WRITE_REG32(&global_regs->gintmsk, intr_mask.d32);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	f103 0218 	add.w	r2, r3, #24
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	4610      	mov	r0, r2
 8008120:	4619      	mov	r1, r3
 8008122:	f7fe fbc7 	bl	80068b4 <DWC_WRITE_REG32>
}
 8008126:	f107 0710 	add.w	r7, r7, #16
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}
 800812e:	bf00      	nop

08008130 <dwc_otg_device_hibernation_restore>:
 * @param rem_wakeup - indicates whether resume is initiated by Device or Host.
 * @param reset - indicates whether resume is initiated by Reset.
 */
int dwc_otg_device_hibernation_restore(dwc_otg_core_if_t * core_if,
				       int rem_wakeup, int reset)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b08a      	sub	sp, #40	; 0x28
 8008134:	af00      	add	r7, sp, #0
 8008136:	60f8      	str	r0, [r7, #12]
 8008138:	60b9      	str	r1, [r7, #8]
 800813a:	607a      	str	r2, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 800813c:	f04f 0300 	mov.w	r3, #0
 8008140:	623b      	str	r3, [r7, #32]
	pcgcctl_data_t pcgcctl = {.d32 = 0 };
 8008142:	f04f 0300 	mov.w	r3, #0
 8008146:	61fb      	str	r3, [r7, #28]
	dctl_data_t dctl = {.d32 = 0 };
 8008148:	f04f 0300 	mov.w	r3, #0
 800814c:	61bb      	str	r3, [r7, #24]

	int timeout = 2000;
 800814e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8008152:	627b      	str	r3, [r7, #36]	; 0x24

	if (!core_if->hibernation_suspend) {
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800815a:	2b00      	cmp	r3, #0
 800815c:	d102      	bne.n	8008164 <dwc_otg_device_hibernation_restore+0x34>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 800815e:	f04f 0301 	mov.w	r3, #1
 8008162:	e1a1      	b.n	80084a8 <dwc_otg_device_hibernation_restore+0x378>
	}

	DWC_DEBUGPL(DBG_PCD, "%s called\n", __FUNCTION__);
	/* Switch-on voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 8008164:	6a3b      	ldr	r3, [r7, #32]
 8008166:	f043 0320 	orr.w	r3, r3, #32
 800816a:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008174:	6a3b      	ldr	r3, [r7, #32]
 8008176:	4610      	mov	r0, r2
 8008178:	4619      	mov	r1, r3
 800817a:	f04f 0200 	mov.w	r2, #0
 800817e:	f7fe fba7 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8008182:	f04f 000a 	mov.w	r0, #10
 8008186:	f7fe fc33 	bl	80069f0 <DWC_UDELAY>

	/* Reset core */
	gpwrdn.d32 = 0;
 800818a:	f04f 0300 	mov.w	r3, #0
 800818e:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pwrdnrstn = 1;
 8008190:	6a3b      	ldr	r3, [r7, #32]
 8008192:	f043 0310 	orr.w	r3, r3, #16
 8008196:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80081a0:	6a3b      	ldr	r3, [r7, #32]
 80081a2:	4610      	mov	r0, r2
 80081a4:	4619      	mov	r1, r3
 80081a6:	f04f 0200 	mov.w	r2, #0
 80081aa:	f7fe fb91 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80081ae:	f04f 000a 	mov.w	r0, #10
 80081b2:	f7fe fc1d 	bl	80069f0 <DWC_UDELAY>

	/* Assert Restore signal */
	gpwrdn.d32 = 0;
 80081b6:	f04f 0300 	mov.w	r3, #0
 80081ba:	623b      	str	r3, [r7, #32]
	gpwrdn.b.restore = 1;
 80081bc:	6a3b      	ldr	r3, [r7, #32]
 80081be:	f043 0304 	orr.w	r3, r3, #4
 80081c2:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80081cc:	6a3b      	ldr	r3, [r7, #32]
 80081ce:	4610      	mov	r0, r2
 80081d0:	f04f 0100 	mov.w	r1, #0
 80081d4:	461a      	mov	r2, r3
 80081d6:	f7fe fb7b 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80081da:	f04f 000a 	mov.w	r0, #10
 80081de:	f7fe fc07 	bl	80069f0 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 80081e2:	f04f 0300 	mov.w	r3, #0
 80081e6:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pwrdnclmp = 1;
 80081e8:	6a3b      	ldr	r3, [r7, #32]
 80081ea:	f043 0308 	orr.w	r3, r3, #8
 80081ee:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80081f8:	6a3b      	ldr	r3, [r7, #32]
 80081fa:	4610      	mov	r0, r2
 80081fc:	4619      	mov	r1, r3
 80081fe:	f04f 0200 	mov.w	r2, #0
 8008202:	f7fe fb65 	bl	80068d0 <DWC_MODIFY_REG32>

	if (rem_wakeup) {
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d003      	beq.n	8008214 <dwc_otg_device_hibernation_restore+0xe4>
		dwc_udelay(70);
 800820c:	f04f 0046 	mov.w	r0, #70	; 0x46
 8008210:	f7fe fbee 	bl	80069f0 <DWC_UDELAY>
	}

	/* Deassert Reset core */
	gpwrdn.d32 = 0;
 8008214:	f04f 0300 	mov.w	r3, #0
 8008218:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pwrdnrstn = 1;
 800821a:	6a3b      	ldr	r3, [r7, #32]
 800821c:	f043 0310 	orr.w	r3, r3, #16
 8008220:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800822a:	6a3b      	ldr	r3, [r7, #32]
 800822c:	4610      	mov	r0, r2
 800822e:	f04f 0100 	mov.w	r1, #0
 8008232:	461a      	mov	r2, r3
 8008234:	f7fe fb4c 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8008238:	f04f 000a 	mov.w	r0, #10
 800823c:	f7fe fbd8 	bl	80069f0 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 8008240:	f04f 0300 	mov.w	r3, #0
 8008244:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pmuintsel = 1;
 8008246:	6a3b      	ldr	r3, [r7, #32]
 8008248:	f043 0301 	orr.w	r3, r3, #1
 800824c:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008256:	6a3b      	ldr	r3, [r7, #32]
 8008258:	4610      	mov	r0, r2
 800825a:	4619      	mov	r1, r3
 800825c:	f04f 0200 	mov.w	r2, #0
 8008260:	f7fe fb36 	bl	80068d0 <DWC_MODIFY_REG32>

	/* Mask interrupts from gpwrdn */
	gpwrdn.d32 = 0;
 8008264:	f04f 0300 	mov.w	r3, #0
 8008268:	623b      	str	r3, [r7, #32]
	gpwrdn.b.connect_det_msk = 1;
 800826a:	6a3b      	ldr	r3, [r7, #32]
 800826c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008270:	623b      	str	r3, [r7, #32]
	gpwrdn.b.srp_det_msk = 1;
 8008272:	6a3b      	ldr	r3, [r7, #32]
 8008274:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008278:	623b      	str	r3, [r7, #32]
	gpwrdn.b.disconn_det_msk = 1;
 800827a:	6a3b      	ldr	r3, [r7, #32]
 800827c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008280:	623b      	str	r3, [r7, #32]
	gpwrdn.b.rst_det_msk = 1;
 8008282:	6a3b      	ldr	r3, [r7, #32]
 8008284:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008288:	623b      	str	r3, [r7, #32]
	gpwrdn.b.lnstchng_msk = 1;
 800828a:	6a3b      	ldr	r3, [r7, #32]
 800828c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008290:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800829a:	6a3b      	ldr	r3, [r7, #32]
 800829c:	4610      	mov	r0, r2
 800829e:	4619      	mov	r1, r3
 80082a0:	f04f 0200 	mov.w	r2, #0
 80082a4:	f7fe fb14 	bl	80068d0 <DWC_MODIFY_REG32>

	/* Indicates that we are going out from hibernation */
	core_if->hibernation_suspend = 0;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	f04f 0200 	mov.w	r2, #0
 80082ae:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/*
	 * Set Restore Essential Regs bit in PCGCCTL register, restore_mode = 1
	 * indicates restore from remote_wakeup
	 */
	restore_essential_regs(core_if, rem_wakeup, 0);
 80082b2:	68f8      	ldr	r0, [r7, #12]
 80082b4:	68b9      	ldr	r1, [r7, #8]
 80082b6:	f04f 0200 	mov.w	r2, #0
 80082ba:	f000 fedd 	bl	8009078 <restore_essential_regs>

	/*
	 * Wait a little for seeing new value of variable hibernation_suspend if
	 * Restore done interrupt received before polling
	 */
	dwc_udelay(10);
 80082be:	f04f 000a 	mov.w	r0, #10
 80082c2:	f7fe fb95 	bl	80069f0 <DWC_UDELAY>

	if (core_if->hibernation_suspend == 0) {
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d12a      	bne.n	8008326 <dwc_otg_device_hibernation_restore+0x1f6>
		 * is introduced to avoid any possible race conditions
		 */
		do {
			gintsts_data_t gintsts;
			gintsts.d32 =
			    DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	f103 0314 	add.w	r3, r3, #20
 80082d8:	4618      	mov	r0, r3
 80082da:	f7fe fadf 	bl	800689c <DWC_READ_REG32>
 80082de:	4603      	mov	r3, r0
		 * Wait For Restore_done Interrupt. This mechanism of polling the interrupt
		 * is introduced to avoid any possible race conditions
		 */
		do {
			gintsts_data_t gintsts;
			gintsts.d32 =
 80082e0:	617b      	str	r3, [r7, #20]
			    DWC_READ_REG32(&core_if->core_global_regs->gintsts);
			if (gintsts.b.restoredone) {
 80082e2:	7dbb      	ldrb	r3, [r7, #22]
 80082e4:	f003 0301 	and.w	r3, r3, #1
 80082e8:	b2db      	uxtb	r3, r3
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d010      	beq.n	8008310 <dwc_otg_device_hibernation_restore+0x1e0>
				gintsts.d32 = 0;
 80082ee:	f04f 0300 	mov.w	r3, #0
 80082f2:	617b      	str	r3, [r7, #20]
				gintsts.b.restoredone = 1;
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082fa:	617b      	str	r3, [r7, #20]
				DWC_WRITE_REG32(&core_if->core_global_regs->
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	f103 0214 	add.w	r2, r3, #20
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	4610      	mov	r0, r2
 8008308:	4619      	mov	r1, r3
 800830a:	f7fe fad3 	bl	80068b4 <DWC_WRITE_REG32>
 800830e:	e00a      	b.n	8008326 <dwc_otg_device_hibernation_restore+0x1f6>
						gintsts, gintsts.d32);
				DWC_PRINTF("Restore Done Interrupt seen\n");
				break;
			}
			dwc_udelay(10);
 8008310:	f04f 000a 	mov.w	r0, #10
 8008314:	f7fe fb6c 	bl	80069f0 <DWC_UDELAY>
		} while (--timeout);
 8008318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800831a:	f103 33ff 	add.w	r3, r3, #4294967295
 800831e:	627b      	str	r3, [r7, #36]	; 0x24
 8008320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008322:	2b00      	cmp	r3, #0
 8008324:	d1d4      	bne.n	80082d0 <dwc_otg_device_hibernation_restore+0x1a0>
		if (!timeout) {
			DWC_PRINTF("Restore Done interrupt wasn't generated here\n");
		}
	}
	/* Clear all pending interupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	f103 0314 	add.w	r3, r3, #20
 800832e:	4618      	mov	r0, r3
 8008330:	f04f 31ff 	mov.w	r1, #4294967295
 8008334:	f7fe fabe 	bl	80068b4 <DWC_WRITE_REG32>

	/* De-assert Restore */
	gpwrdn.d32 = 0;
 8008338:	f04f 0300 	mov.w	r3, #0
 800833c:	623b      	str	r3, [r7, #32]
	gpwrdn.b.restore = 1;
 800833e:	6a3b      	ldr	r3, [r7, #32]
 8008340:	f043 0304 	orr.w	r3, r3, #4
 8008344:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800834e:	6a3b      	ldr	r3, [r7, #32]
 8008350:	4610      	mov	r0, r2
 8008352:	4619      	mov	r1, r3
 8008354:	f04f 0200 	mov.w	r2, #0
 8008358:	f7fe faba 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800835c:	f04f 000a 	mov.w	r0, #10
 8008360:	f7fe fb46 	bl	80069f0 <DWC_UDELAY>

	if (!rem_wakeup) {
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d10f      	bne.n	800838a <dwc_otg_device_hibernation_restore+0x25a>
		pcgcctl.d32 = 0;
 800836a:	f04f 0300 	mov.w	r3, #0
 800836e:	61fb      	str	r3, [r7, #28]
		pcgcctl.b.rstpdwnmodule = 1;
 8008370:	69fb      	ldr	r3, [r7, #28]
 8008372:	f043 0308 	orr.w	r3, r3, #8
 8008376:	61fb      	str	r3, [r7, #28]
		DWC_MODIFY_REG32(core_if->pcgcctl, pcgcctl.d32, 0);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	69da      	ldr	r2, [r3, #28]
 800837c:	69fb      	ldr	r3, [r7, #28]
 800837e:	4610      	mov	r0, r2
 8008380:	4619      	mov	r1, r3
 8008382:	f04f 0200 	mov.w	r2, #0
 8008386:	f7fe faa3 	bl	80068d0 <DWC_MODIFY_REG32>
	}

	/* Restore GUSBCFG and DCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	f103 020c 	add.w	r2, r3, #12
			core_if->gr_backup->gusbcfg_local);
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
		pcgcctl.b.rstpdwnmodule = 1;
		DWC_MODIFY_REG32(core_if->pcgcctl, pcgcctl.d32, 0);
	}

	/* Restore GUSBCFG and DCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 8008398:	68db      	ldr	r3, [r3, #12]
 800839a:	4610      	mov	r0, r2
 800839c:	4619      	mov	r1, r3
 800839e:	f7fe fa89 	bl	80068b4 <DWC_WRITE_REG32>
			core_if->gr_backup->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg,
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	461a      	mov	r2, r3
			core_if->dr_backup->dcfg);
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
	}

	/* Restore GUSBCFG and DCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
			core_if->gr_backup->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg,
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4610      	mov	r0, r2
 80083b4:	4619      	mov	r1, r3
 80083b6:	f7fe fa7d 	bl	80068b4 <DWC_WRITE_REG32>
			core_if->dr_backup->dcfg);

	/* De-assert Wakeup Logic */
	gpwrdn.d32 = 0;
 80083ba:	f04f 0300 	mov.w	r3, #0
 80083be:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pmuactv = 1;
 80083c0:	6a3b      	ldr	r3, [r7, #32]
 80083c2:	f043 0302 	orr.w	r3, r3, #2
 80083c6:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80083d0:	6a3b      	ldr	r3, [r7, #32]
 80083d2:	4610      	mov	r0, r2
 80083d4:	4619      	mov	r1, r3
 80083d6:	f04f 0200 	mov.w	r2, #0
 80083da:	f7fe fa79 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80083de:	f04f 000a 	mov.w	r0, #10
 80083e2:	f7fe fb05 	bl	80069f0 <DWC_UDELAY>

	if (!rem_wakeup) {
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d110      	bne.n	800840e <dwc_otg_device_hibernation_restore+0x2de>
		/* Set Device programming done bit */
		dctl.b.pwronprgdone = 1;
 80083ec:	69bb      	ldr	r3, [r7, #24]
 80083ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80083f2:	61bb      	str	r3, [r7, #24]
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, 0, dctl.d32);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	689b      	ldr	r3, [r3, #8]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f103 0204 	add.w	r2, r3, #4
 80083fe:	69bb      	ldr	r3, [r7, #24]
 8008400:	4610      	mov	r0, r2
 8008402:	f04f 0100 	mov.w	r1, #0
 8008406:	461a      	mov	r2, r3
 8008408:	f7fe fa62 	bl	80068d0 <DWC_MODIFY_REG32>
 800840c:	e012      	b.n	8008434 <dwc_otg_device_hibernation_restore+0x304>
	} else {
		/* Start Remote Wakeup Signaling */
		dctl.d32 = core_if->dr_backup->dctl;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	61bb      	str	r3, [r7, #24]
		dctl.b.rmtwkupsig = 1;
 8008418:	69bb      	ldr	r3, [r7, #24]
 800841a:	f043 0301 	orr.w	r3, r3, #1
 800841e:	61bb      	str	r3, [r7, #24]
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f103 0204 	add.w	r2, r3, #4
 800842a:	69bb      	ldr	r3, [r7, #24]
 800842c:	4610      	mov	r0, r2
 800842e:	4619      	mov	r1, r3
 8008430:	f7fe fa40 	bl	80068b4 <DWC_WRITE_REG32>
	}

	dwc_mdelay(2);
 8008434:	f04f 0002 	mov.w	r0, #2
 8008438:	f7fe fafc 	bl	8006a34 <DWC_MDELAY>
	/* Clear all pending interupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	f103 0314 	add.w	r3, r3, #20
 8008444:	4618      	mov	r0, r3
 8008446:	f04f 31ff 	mov.w	r1, #4294967295
 800844a:	f7fe fa33 	bl	80068b4 <DWC_WRITE_REG32>

	/* Restore global registers */
	dwc_otg_restore_global_regs(core_if);
 800844e:	68f8      	ldr	r0, [r7, #12]
 8008450:	f000 fc52 	bl	8008cf8 <dwc_otg_restore_global_regs>
	/* Restore device global registers */
	dwc_otg_restore_dev_regs(core_if, rem_wakeup);
 8008454:	68f8      	ldr	r0, [r7, #12]
 8008456:	68b9      	ldr	r1, [r7, #8]
 8008458:	f000 fcec 	bl	8008e34 <dwc_otg_restore_dev_regs>

	if (rem_wakeup) {
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d016      	beq.n	8008490 <dwc_otg_device_hibernation_restore+0x360>
		dwc_mdelay(7);
 8008462:	f04f 0007 	mov.w	r0, #7
 8008466:	f7fe fae5 	bl	8006a34 <DWC_MDELAY>
		dctl.d32 = 0;
 800846a:	f04f 0300 	mov.w	r3, #0
 800846e:	61bb      	str	r3, [r7, #24]
		dctl.b.rmtwkupsig = 1;
 8008470:	69bb      	ldr	r3, [r7, #24]
 8008472:	f043 0301 	orr.w	r3, r3, #1
 8008476:	61bb      	str	r3, [r7, #24]
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32, 0);
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	689b      	ldr	r3, [r3, #8]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f103 0204 	add.w	r2, r3, #4
 8008482:	69bb      	ldr	r3, [r7, #24]
 8008484:	4610      	mov	r0, r2
 8008486:	4619      	mov	r1, r3
 8008488:	f04f 0200 	mov.w	r2, #0
 800848c:	f7fe fa20 	bl	80068d0 <DWC_MODIFY_REG32>
	}

	core_if->hibernation_suspend = 0;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	f04f 0200 	mov.w	r2, #0
 8008496:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	/* The core will be in ON STATE */
	core_if->lx_state = DWC_OTG_L0;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f04f 0200 	mov.w	r2, #0
 80084a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	DWC_PRINTF("Hibernation recovery completes here\n");

	return 1;
 80084a4:	f04f 0301 	mov.w	r3, #1
}
 80084a8:	4618      	mov	r0, r3
 80084aa:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop

080084b4 <dwc_otg_host_hibernation_restore>:
 * @param rem_wakeup - indicates whether resume is initiated by Device or Host.
 * @param reset - indicates whether resume is initiated by Reset.
 */
int dwc_otg_host_hibernation_restore(dwc_otg_core_if_t * core_if,
				     int rem_wakeup, int reset)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b088      	sub	sp, #32
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	60f8      	str	r0, [r7, #12]
 80084bc:	60b9      	str	r1, [r7, #8]
 80084be:	607a      	str	r2, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 80084c0:	f04f 0300 	mov.w	r3, #0
 80084c4:	61bb      	str	r3, [r7, #24]
	hprt0_data_t hprt0 = {.d32 = 0 };
 80084c6:	f04f 0300 	mov.w	r3, #0
 80084ca:	617b      	str	r3, [r7, #20]

	int timeout = 2000;
 80084cc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80084d0:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL(DBG_HCD, "%s called\n", __FUNCTION__);
	/* Switch-on voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 80084d2:	69bb      	ldr	r3, [r7, #24]
 80084d4:	f043 0320 	orr.w	r3, r3, #32
 80084d8:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80084e2:	69bb      	ldr	r3, [r7, #24]
 80084e4:	4610      	mov	r0, r2
 80084e6:	4619      	mov	r1, r3
 80084e8:	f04f 0200 	mov.w	r2, #0
 80084ec:	f7fe f9f0 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80084f0:	f04f 000a 	mov.w	r0, #10
 80084f4:	f7fe fa7c 	bl	80069f0 <DWC_UDELAY>

	/* Reset core */
	gpwrdn.d32 = 0;
 80084f8:	f04f 0300 	mov.w	r3, #0
 80084fc:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pwrdnrstn = 1;
 80084fe:	69bb      	ldr	r3, [r7, #24]
 8008500:	f043 0310 	orr.w	r3, r3, #16
 8008504:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	685b      	ldr	r3, [r3, #4]
 800850a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800850e:	69bb      	ldr	r3, [r7, #24]
 8008510:	4610      	mov	r0, r2
 8008512:	4619      	mov	r1, r3
 8008514:	f04f 0200 	mov.w	r2, #0
 8008518:	f7fe f9da 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800851c:	f04f 000a 	mov.w	r0, #10
 8008520:	f7fe fa66 	bl	80069f0 <DWC_UDELAY>

	/* Assert Restore signal */
	gpwrdn.d32 = 0;
 8008524:	f04f 0300 	mov.w	r3, #0
 8008528:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.restore = 1;
 800852a:	69bb      	ldr	r3, [r7, #24]
 800852c:	f043 0304 	orr.w	r3, r3, #4
 8008530:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	685b      	ldr	r3, [r3, #4]
 8008536:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800853a:	69bb      	ldr	r3, [r7, #24]
 800853c:	4610      	mov	r0, r2
 800853e:	f04f 0100 	mov.w	r1, #0
 8008542:	461a      	mov	r2, r3
 8008544:	f7fe f9c4 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8008548:	f04f 000a 	mov.w	r0, #10
 800854c:	f7fe fa50 	bl	80069f0 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 8008550:	f04f 0300 	mov.w	r3, #0
 8008554:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pwrdnclmp = 1;
 8008556:	69bb      	ldr	r3, [r7, #24]
 8008558:	f043 0308 	orr.w	r3, r3, #8
 800855c:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008566:	69bb      	ldr	r3, [r7, #24]
 8008568:	4610      	mov	r0, r2
 800856a:	4619      	mov	r1, r3
 800856c:	f04f 0200 	mov.w	r2, #0
 8008570:	f7fe f9ae 	bl	80068d0 <DWC_MODIFY_REG32>

	if (!rem_wakeup) {
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d103      	bne.n	8008582 <dwc_otg_host_hibernation_restore+0xce>
		dwc_udelay(50);
 800857a:	f04f 0032 	mov.w	r0, #50	; 0x32
 800857e:	f7fe fa37 	bl	80069f0 <DWC_UDELAY>
	}

	/* Deassert Reset core */
	gpwrdn.d32 = 0;
 8008582:	f04f 0300 	mov.w	r3, #0
 8008586:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pwrdnrstn = 1;
 8008588:	69bb      	ldr	r3, [r7, #24]
 800858a:	f043 0310 	orr.w	r3, r3, #16
 800858e:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008598:	69bb      	ldr	r3, [r7, #24]
 800859a:	4610      	mov	r0, r2
 800859c:	f04f 0100 	mov.w	r1, #0
 80085a0:	461a      	mov	r2, r3
 80085a2:	f7fe f995 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80085a6:	f04f 000a 	mov.w	r0, #10
 80085aa:	f7fe fa21 	bl	80069f0 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 80085ae:	f04f 0300 	mov.w	r3, #0
 80085b2:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pmuintsel = 1;
 80085b4:	69bb      	ldr	r3, [r7, #24]
 80085b6:	f043 0301 	orr.w	r3, r3, #1
 80085ba:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	685b      	ldr	r3, [r3, #4]
 80085c0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80085c4:	69bb      	ldr	r3, [r7, #24]
 80085c6:	4610      	mov	r0, r2
 80085c8:	4619      	mov	r1, r3
 80085ca:	f04f 0200 	mov.w	r2, #0
 80085ce:	f7fe f97f 	bl	80068d0 <DWC_MODIFY_REG32>

	gpwrdn.d32 = 0;
 80085d2:	f04f 0300 	mov.w	r3, #0
 80085d6:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.connect_det_msk = 1;
 80085d8:	69bb      	ldr	r3, [r7, #24]
 80085da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80085de:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.srp_det_msk = 1;
 80085e0:	69bb      	ldr	r3, [r7, #24]
 80085e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80085e6:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.disconn_det_msk = 1;
 80085e8:	69bb      	ldr	r3, [r7, #24]
 80085ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80085ee:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.rst_det_msk = 1;
 80085f0:	69bb      	ldr	r3, [r7, #24]
 80085f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80085f6:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.lnstchng_msk = 1;
 80085f8:	69bb      	ldr	r3, [r7, #24]
 80085fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085fe:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008608:	69bb      	ldr	r3, [r7, #24]
 800860a:	4610      	mov	r0, r2
 800860c:	4619      	mov	r1, r3
 800860e:	f04f 0200 	mov.w	r2, #0
 8008612:	f7fe f95d 	bl	80068d0 <DWC_MODIFY_REG32>

	/* Indicates that we are going out from hibernation */
	core_if->hibernation_suspend = 0;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f04f 0200 	mov.w	r2, #0
 800861c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Set Restore Essential Regs bit in PCGCCTL register */
	restore_essential_regs(core_if, rem_wakeup, 1);
 8008620:	68f8      	ldr	r0, [r7, #12]
 8008622:	68b9      	ldr	r1, [r7, #8]
 8008624:	f04f 0201 	mov.w	r2, #1
 8008628:	f000 fd26 	bl	8009078 <restore_essential_regs>

	/* Wait a little for seeing new value of variable hibernation_suspend if
	 * Restore done interrupt received before polling */
	dwc_udelay(10);
 800862c:	f04f 000a 	mov.w	r0, #10
 8008630:	f7fe f9de 	bl	80069f0 <DWC_UDELAY>

	if (core_if->hibernation_suspend == 0) {
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800863a:	2b00      	cmp	r3, #0
 800863c:	d12a      	bne.n	8008694 <dwc_otg_host_hibernation_restore+0x1e0>
		/* Wait For Restore_done Interrupt. This mechanism of polling the
		 * interrupt is introduced to avoid any possible race conditions
		 */
		do {
			gintsts_data_t gintsts;
			gintsts.d32 = DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	f103 0314 	add.w	r3, r3, #20
 8008646:	4618      	mov	r0, r3
 8008648:	f7fe f928 	bl	800689c <DWC_READ_REG32>
 800864c:	4603      	mov	r3, r0
 800864e:	613b      	str	r3, [r7, #16]
			if (gintsts.b.restoredone) {
 8008650:	7cbb      	ldrb	r3, [r7, #18]
 8008652:	f003 0301 	and.w	r3, r3, #1
 8008656:	b2db      	uxtb	r3, r3
 8008658:	2b00      	cmp	r3, #0
 800865a:	d010      	beq.n	800867e <dwc_otg_host_hibernation_restore+0x1ca>
				gintsts.d32 = 0;
 800865c:	f04f 0300 	mov.w	r3, #0
 8008660:	613b      	str	r3, [r7, #16]
				gintsts.b.restoredone = 1;
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008668:	613b      	str	r3, [r7, #16]
         		DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	f103 0214 	add.w	r2, r3, #20
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	4610      	mov	r0, r2
 8008676:	4619      	mov	r1, r3
 8008678:	f7fe f91c 	bl	80068b4 <DWC_WRITE_REG32>
 800867c:	e00a      	b.n	8008694 <dwc_otg_host_hibernation_restore+0x1e0>
				DWC_DEBUGPL(DBG_HCD,"Restore Done Interrupt seen\n");	
				break;
			}
			dwc_udelay(10);
 800867e:	f04f 000a 	mov.w	r0, #10
 8008682:	f7fe f9b5 	bl	80069f0 <DWC_UDELAY>
		} while (--timeout);
 8008686:	69fb      	ldr	r3, [r7, #28]
 8008688:	f103 33ff 	add.w	r3, r3, #4294967295
 800868c:	61fb      	str	r3, [r7, #28]
 800868e:	69fb      	ldr	r3, [r7, #28]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d1d4      	bne.n	800863e <dwc_otg_host_hibernation_restore+0x18a>
			DWC_WARN("Restore Done interrupt wasn't generated\n");
		}
	}

	/* Set the flag's value to 0 again after receiving restore done interrupt */
	core_if->hibernation_suspend = 0;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f04f 0200 	mov.w	r2, #0
 800869a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* This step is not described in functional spec but if not wait for this
	 * delay, mismatch interrupts occurred because just after restore core is
	 * in Device mode(gintsts.curmode == 0) */
	dwc_mdelay(100);
 800869e:	f04f 0064 	mov.w	r0, #100	; 0x64
 80086a2:	f7fe f9c7 	bl	8006a34 <DWC_MDELAY>

	/* Clear all pending interrupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	f103 0314 	add.w	r3, r3, #20
 80086ae:	4618      	mov	r0, r3
 80086b0:	f04f 31ff 	mov.w	r1, #4294967295
 80086b4:	f7fe f8fe 	bl	80068b4 <DWC_WRITE_REG32>

	/* De-assert Restore */
	gpwrdn.d32 = 0;
 80086b8:	f04f 0300 	mov.w	r3, #0
 80086bc:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.restore = 1;
 80086be:	69bb      	ldr	r3, [r7, #24]
 80086c0:	f043 0304 	orr.w	r3, r3, #4
 80086c4:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	685b      	ldr	r3, [r3, #4]
 80086ca:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80086ce:	69bb      	ldr	r3, [r7, #24]
 80086d0:	4610      	mov	r0, r2
 80086d2:	4619      	mov	r1, r3
 80086d4:	f04f 0200 	mov.w	r2, #0
 80086d8:	f7fe f8fa 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80086dc:	f04f 000a 	mov.w	r0, #10
 80086e0:	f7fe f986 	bl	80069f0 <DWC_UDELAY>

	/* Restore GUSBCFG and HCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	f103 020c 	add.w	r2, r3, #12
			core_if->gr_backup->gusbcfg_local);
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
	gpwrdn.b.restore = 1;
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
	dwc_udelay(10);

	/* Restore GUSBCFG and HCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	4610      	mov	r0, r2
 80086f6:	4619      	mov	r1, r3
 80086f8:	f7fe f8dc 	bl	80068b4 <DWC_WRITE_REG32>
			core_if->gr_backup->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg,
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	68db      	ldr	r3, [r3, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	461a      	mov	r2, r3
			core_if->hr_backup->hcfg_local);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
	dwc_udelay(10);

	/* Restore GUSBCFG and HCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
			core_if->gr_backup->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg,
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4610      	mov	r0, r2
 800870e:	4619      	mov	r1, r3
 8008710:	f7fe f8d0 	bl	80068b4 <DWC_WRITE_REG32>
			core_if->hr_backup->hcfg_local);

	/* De-assert Wakeup Logic */
	gpwrdn.d32 = 0;
 8008714:	f04f 0300 	mov.w	r3, #0
 8008718:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pmuactv = 1;
 800871a:	69bb      	ldr	r3, [r7, #24]
 800871c:	f043 0302 	orr.w	r3, r3, #2
 8008720:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	685b      	ldr	r3, [r3, #4]
 8008726:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800872a:	69bb      	ldr	r3, [r7, #24]
 800872c:	4610      	mov	r0, r2
 800872e:	4619      	mov	r1, r3
 8008730:	f04f 0200 	mov.w	r2, #0
 8008734:	f7fe f8cc 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8008738:	f04f 000a 	mov.w	r0, #10
 800873c:	f7fe f958 	bl	80069f0 <DWC_UDELAY>

	/* Start the Resume operation by programming HPRT0 */
	hprt0.d32 = core_if->hr_backup->hprt0_local;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008748:	617b      	str	r3, [r7, #20]
	hprt0.b.prtpwr = 1;
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008750:	617b      	str	r3, [r7, #20]
	hprt0.b.prtena = 0;
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	f36f 0382 	bfc	r3, #2, #1
 8008758:	617b      	str	r3, [r7, #20]
	hprt0.b.prtsusp = 0;
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	f36f 13c7 	bfc	r3, #7, #1
 8008760:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	68db      	ldr	r3, [r3, #12]
 8008766:	685a      	ldr	r2, [r3, #4]
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	4610      	mov	r0, r2
 800876c:	4619      	mov	r1, r3
 800876e:	f7fe f8a1 	bl	80068b4 <DWC_WRITE_REG32>

	DWC_PRINTF("Resume Starts Now\n");
	if (!reset) {		// Indicates it is Resume Operation
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d130      	bne.n	80087da <dwc_otg_host_hibernation_restore+0x326>
		hprt0.d32 = core_if->hr_backup->hprt0_local;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800877e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008780:	617b      	str	r3, [r7, #20]
		hprt0.b.prtres = 1;
 8008782:	697b      	ldr	r3, [r7, #20]
 8008784:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008788:	617b      	str	r3, [r7, #20]
		hprt0.b.prtpwr = 1;
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008790:	617b      	str	r3, [r7, #20]
		hprt0.b.prtena = 0;
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	f36f 0382 	bfc	r3, #2, #1
 8008798:	617b      	str	r3, [r7, #20]
		hprt0.b.prtsusp = 0;
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	f36f 13c7 	bfc	r3, #7, #1
 80087a0:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	68db      	ldr	r3, [r3, #12]
 80087a6:	685a      	ldr	r2, [r3, #4]
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	4610      	mov	r0, r2
 80087ac:	4619      	mov	r1, r3
 80087ae:	f7fe f881 	bl	80068b4 <DWC_WRITE_REG32>

		if (!rem_wakeup)
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d103      	bne.n	80087c0 <dwc_otg_host_hibernation_restore+0x30c>
			hprt0.b.prtres = 0;
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	f36f 1386 	bfc	r3, #6, #1
 80087be:	617b      	str	r3, [r7, #20]
		/* Wait for Resume time and then program HPRT again */
		dwc_mdelay(100);
 80087c0:	f04f 0064 	mov.w	r0, #100	; 0x64
 80087c4:	f7fe f936 	bl	8006a34 <DWC_MDELAY>
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	68db      	ldr	r3, [r3, #12]
 80087cc:	685a      	ldr	r2, [r3, #4]
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	4610      	mov	r0, r2
 80087d2:	4619      	mov	r1, r3
 80087d4:	f7fe f86e 	bl	80068b4 <DWC_WRITE_REG32>
 80087d8:	e02c      	b.n	8008834 <dwc_otg_host_hibernation_restore+0x380>

	} else {		// Indicates it is Reset Operation
		hprt0.d32 = core_if->hr_backup->hprt0_local;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087e2:	617b      	str	r3, [r7, #20]
		hprt0.b.prtrst = 1;
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087ea:	617b      	str	r3, [r7, #20]
		hprt0.b.prtpwr = 1;
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80087f2:	617b      	str	r3, [r7, #20]
		hprt0.b.prtena = 0;
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	f36f 0382 	bfc	r3, #2, #1
 80087fa:	617b      	str	r3, [r7, #20]
		hprt0.b.prtsusp = 0;
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	f36f 13c7 	bfc	r3, #7, #1
 8008802:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	68db      	ldr	r3, [r3, #12]
 8008808:	685a      	ldr	r2, [r3, #4]
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	4610      	mov	r0, r2
 800880e:	4619      	mov	r1, r3
 8008810:	f7fe f850 	bl	80068b4 <DWC_WRITE_REG32>
		/* Wait for Reset time and then program HPRT again */
		dwc_mdelay(60);
 8008814:	f04f 003c 	mov.w	r0, #60	; 0x3c
 8008818:	f7fe f90c 	bl	8006a34 <DWC_MDELAY>
		hprt0.b.prtrst = 0;
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	f36f 2308 	bfc	r3, #8, #1
 8008822:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	68db      	ldr	r3, [r3, #12]
 8008828:	685a      	ldr	r2, [r3, #4]
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	4610      	mov	r0, r2
 800882e:	4619      	mov	r1, r3
 8008830:	f7fe f840 	bl	80068b4 <DWC_WRITE_REG32>
	}
	/* Clear all interrupt status */
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 8008834:	68f8      	ldr	r0, [r7, #12]
 8008836:	f7ff f9e7 	bl	8007c08 <dwc_otg_read_hprt0>
 800883a:	4603      	mov	r3, r0
 800883c:	617b      	str	r3, [r7, #20]
	hprt0.b.prtconndet = 1;
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	f043 0302 	orr.w	r3, r3, #2
 8008844:	617b      	str	r3, [r7, #20]
	hprt0.b.prtenchng = 1;
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	f043 0308 	orr.w	r3, r3, #8
 800884c:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	68db      	ldr	r3, [r3, #12]
 8008852:	685a      	ldr	r2, [r3, #4]
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	4610      	mov	r0, r2
 8008858:	4619      	mov	r1, r3
 800885a:	f7fe f82b 	bl	80068b4 <DWC_WRITE_REG32>

	/* Clear all pending interupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	f103 0314 	add.w	r3, r3, #20
 8008866:	4618      	mov	r0, r3
 8008868:	f04f 31ff 	mov.w	r1, #4294967295
 800886c:	f7fe f822 	bl	80068b4 <DWC_WRITE_REG32>

	/* Restore global registers */
	dwc_otg_restore_global_regs(core_if);
 8008870:	68f8      	ldr	r0, [r7, #12]
 8008872:	f000 fa41 	bl	8008cf8 <dwc_otg_restore_global_regs>
	/* Restore host global registers */
	dwc_otg_restore_host_regs(core_if, reset);
 8008876:	68f8      	ldr	r0, [r7, #12]
 8008878:	6879      	ldr	r1, [r7, #4]
 800887a:	f000 fb95 	bl	8008fa8 <dwc_otg_restore_host_regs>

	/* The core will be in ON STATE */
	core_if->lx_state = DWC_OTG_L0;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	f04f 0200 	mov.w	r2, #0
 8008884:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	DWC_PRINTF("Hibernation recovery is complete here\n");
	return 0;
 8008888:	f04f 0300 	mov.w	r3, #0
}
 800888c:	4618      	mov	r0, r3
 800888e:	f107 0720 	add.w	r7, r7, #32
 8008892:	46bd      	mov	sp, r7
 8008894:	bd80      	pop	{r7, pc}
 8008896:	bf00      	nop

08008898 <dwc_otg_save_global_regs>:

/** Saves some register values into system memory. */
int dwc_otg_save_global_regs(dwc_otg_core_if_t * core_if)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b084      	sub	sp, #16
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;
	int i;

	gr = core_if->gr_backup;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088a6:	60fb      	str	r3, [r7, #12]
	if (!gr) {
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d112      	bne.n	80088d4 <dwc_otg_save_global_regs+0x3c>
		gr = DWC_ALLOC(sizeof(*gr));
 80088ae:	f04f 0000 	mov.w	r0, #0
 80088b2:	f04f 014c 	mov.w	r1, #76	; 0x4c
 80088b6:	f7fd fec3 	bl	8006640 <__DWC_ALLOC>
 80088ba:	60f8      	str	r0, [r7, #12]
		if (!gr) {
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d104      	bne.n	80088cc <dwc_otg_save_global_regs+0x34>
			return -DWC_E_NO_MEMORY;
 80088c2:	f64f 4316 	movw	r3, #64534	; 0xfc16
 80088c6:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80088ca:	e084      	b.n	80089d6 <dwc_otg_save_global_regs+0x13e>
		}
		core_if->gr_backup = gr;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	68fa      	ldr	r2, [r7, #12]
 80088d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}

	gr->gotgctl_local = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	4618      	mov	r0, r3
 80088da:	f7fd ffdf 	bl	800689c <DWC_READ_REG32>
 80088de:	4602      	mov	r2, r0
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	601a      	str	r2, [r3, #0]
	gr->gintmsk_local = DWC_READ_REG32(&core_if->core_global_regs->gintmsk);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	f103 0318 	add.w	r3, r3, #24
 80088ec:	4618      	mov	r0, r3
 80088ee:	f7fd ffd5 	bl	800689c <DWC_READ_REG32>
 80088f2:	4602      	mov	r2, r0
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	605a      	str	r2, [r3, #4]
	gr->gahbcfg_local = DWC_READ_REG32(&core_if->core_global_regs->gahbcfg);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	685b      	ldr	r3, [r3, #4]
 80088fc:	f103 0308 	add.w	r3, r3, #8
 8008900:	4618      	mov	r0, r3
 8008902:	f7fd ffcb 	bl	800689c <DWC_READ_REG32>
 8008906:	4602      	mov	r2, r0
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	609a      	str	r2, [r3, #8]
	gr->gusbcfg_local = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	f103 030c 	add.w	r3, r3, #12
 8008914:	4618      	mov	r0, r3
 8008916:	f7fd ffc1 	bl	800689c <DWC_READ_REG32>
 800891a:	4602      	mov	r2, r0
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	60da      	str	r2, [r3, #12]
	gr->grxfsiz_local = DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8008928:	4618      	mov	r0, r3
 800892a:	f7fd ffb7 	bl	800689c <DWC_READ_REG32>
 800892e:	4602      	mov	r2, r0
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	611a      	str	r2, [r3, #16]
	gr->gnptxfsiz_local = DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800893c:	4618      	mov	r0, r3
 800893e:	f7fd ffad 	bl	800689c <DWC_READ_REG32>
 8008942:	4602      	mov	r2, r0
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	615a      	str	r2, [r3, #20]
	gr->hptxfsiz_local = DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8008950:	4618      	mov	r0, r3
 8008952:	f7fd ffa3 	bl	800689c <DWC_READ_REG32>
 8008956:	4602      	mov	r2, r0
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	61da      	str	r2, [r3, #28]
#ifdef CONFIG_USB_DWC_OTG_LPM
	gr->glpmcfg_local = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
#endif
	gr->gi2cctl_local = DWC_READ_REG32(&core_if->core_global_regs->gi2cctl);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	685b      	ldr	r3, [r3, #4]
 8008960:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8008964:	4618      	mov	r0, r3
 8008966:	f7fd ff99 	bl	800689c <DWC_READ_REG32>
 800896a:	4602      	mov	r2, r0
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	619a      	str	r2, [r3, #24]
	gr->pcgcctl_local = DWC_READ_REG32(core_if->pcgcctl);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	69db      	ldr	r3, [r3, #28]
 8008974:	4618      	mov	r0, r3
 8008976:	f7fd ff91 	bl	800689c <DWC_READ_REG32>
 800897a:	4602      	mov	r2, r0
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	621a      	str	r2, [r3, #32]
	gr->gdfifocfg_local =
	    DWC_READ_REG32(&core_if->core_global_regs->gdfifocfg);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8008988:	4618      	mov	r0, r3
 800898a:	f7fd ff87 	bl	800689c <DWC_READ_REG32>
 800898e:	4602      	mov	r2, r0
#ifdef CONFIG_USB_DWC_OTG_LPM
	gr->glpmcfg_local = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
#endif
	gr->gi2cctl_local = DWC_READ_REG32(&core_if->core_global_regs->gi2cctl);
	gr->pcgcctl_local = DWC_READ_REG32(core_if->pcgcctl);
	gr->gdfifocfg_local =
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	625a      	str	r2, [r3, #36]	; 0x24
	    DWC_READ_REG32(&core_if->core_global_regs->gdfifocfg);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8008994:	f04f 0300 	mov.w	r3, #0
 8008998:	60bb      	str	r3, [r7, #8]
 800899a:	e017      	b.n	80089cc <dwc_otg_save_global_regs+0x134>
		gr->dtxfsiz_local[i] =
		    DWC_READ_REG32(&(core_if->core_global_regs->dtxfsiz[i]));
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	685a      	ldr	r2, [r3, #4]
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	f103 0340 	add.w	r3, r3, #64	; 0x40
 80089a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80089aa:	18d3      	adds	r3, r2, r3
 80089ac:	f103 0304 	add.w	r3, r3, #4
 80089b0:	4618      	mov	r0, r3
 80089b2:	f7fd ff73 	bl	800689c <DWC_READ_REG32>
 80089b6:	4601      	mov	r1, r0
	gr->gi2cctl_local = DWC_READ_REG32(&core_if->core_global_regs->gi2cctl);
	gr->pcgcctl_local = DWC_READ_REG32(core_if->pcgcctl);
	gr->gdfifocfg_local =
	    DWC_READ_REG32(&core_if->core_global_regs->gdfifocfg);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		gr->dtxfsiz_local[i] =
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	68ba      	ldr	r2, [r7, #8]
 80089bc:	f102 020a 	add.w	r2, r2, #10
 80089c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
#endif
	gr->gi2cctl_local = DWC_READ_REG32(&core_if->core_global_regs->gi2cctl);
	gr->pcgcctl_local = DWC_READ_REG32(core_if->pcgcctl);
	gr->gdfifocfg_local =
	    DWC_READ_REG32(&core_if->core_global_regs->gdfifocfg);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	f103 0301 	add.w	r3, r3, #1
 80089ca:	60bb      	str	r3, [r7, #8]
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	2b07      	cmp	r3, #7
 80089d0:	dde4      	ble.n	800899c <dwc_otg_save_global_regs+0x104>
#endif
	DWC_DEBUGPL(DBG_ANY, "Backed up gi2cctl   = %08x\n", gr->gi2cctl_local);
	DWC_DEBUGPL(DBG_ANY, "Backed up pcgcctl   = %08x\n", gr->pcgcctl_local);
	DWC_DEBUGPL(DBG_ANY,"Backed up gdfifocfg   = %08x\n",gr->gdfifocfg_local);

	return 0;
 80089d2:	f04f 0300 	mov.w	r3, #0
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	f107 0710 	add.w	r7, r7, #16
 80089dc:	46bd      	mov	sp, r7
 80089de:	bd80      	pop	{r7, pc}

080089e0 <dwc_otg_save_gintmsk_reg>:

/** Saves GINTMSK register before setting the msk bits. */
int dwc_otg_save_gintmsk_reg(dwc_otg_core_if_t * core_if)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b084      	sub	sp, #16
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;

	gr = core_if->gr_backup;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80089ee:	60fb      	str	r3, [r7, #12]
	if (!gr) {
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d112      	bne.n	8008a1c <dwc_otg_save_gintmsk_reg+0x3c>
		gr = DWC_ALLOC(sizeof(*gr));
 80089f6:	f04f 0000 	mov.w	r0, #0
 80089fa:	f04f 014c 	mov.w	r1, #76	; 0x4c
 80089fe:	f7fd fe1f 	bl	8006640 <__DWC_ALLOC>
 8008a02:	60f8      	str	r0, [r7, #12]
		if (!gr) {
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d104      	bne.n	8008a14 <dwc_otg_save_gintmsk_reg+0x34>
			return -DWC_E_NO_MEMORY;
 8008a0a:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8008a0e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8008a12:	e00f      	b.n	8008a34 <dwc_otg_save_gintmsk_reg+0x54>
		}
		core_if->gr_backup = gr;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	68fa      	ldr	r2, [r7, #12]
 8008a18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}

	gr->gintmsk_local = DWC_READ_REG32(&core_if->core_global_regs->gintmsk);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	f103 0318 	add.w	r3, r3, #24
 8008a24:	4618      	mov	r0, r3
 8008a26:	f7fd ff39 	bl	800689c <DWC_READ_REG32>
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	605a      	str	r2, [r3, #4]

	DWC_DEBUGPL(DBG_ANY,"=============Backing GINTMSK registers============\n");
	DWC_DEBUGPL(DBG_ANY, "Backed up gintmsk   = %08x\n", gr->gintmsk_local);

	return 0;
 8008a30:	f04f 0300 	mov.w	r3, #0
}
 8008a34:	4618      	mov	r0, r3
 8008a36:	f107 0710 	add.w	r7, r7, #16
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}
 8008a3e:	bf00      	nop

08008a40 <dwc_otg_save_dev_regs>:

int dwc_otg_save_dev_regs(dwc_otg_core_if_t * core_if)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b084      	sub	sp, #16
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
	struct dwc_otg_dev_regs_backup *dr;
	int i;

	dr = core_if->dr_backup;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a4e:	60fb      	str	r3, [r7, #12]
	if (!dr) {
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d112      	bne.n	8008a7c <dwc_otg_save_dev_regs+0x3c>
		dr = DWC_ALLOC(sizeof(*dr));
 8008a56:	f04f 0000 	mov.w	r0, #0
 8008a5a:	f04f 0194 	mov.w	r1, #148	; 0x94
 8008a5e:	f7fd fdef 	bl	8006640 <__DWC_ALLOC>
 8008a62:	60f8      	str	r0, [r7, #12]
		if (!dr) {
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d104      	bne.n	8008a74 <dwc_otg_save_dev_regs+0x34>
			return -DWC_E_NO_MEMORY;
 8008a6a:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8008a6e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8008a72:	e0be      	b.n	8008bf2 <dwc_otg_save_dev_regs+0x1b2>
		}
		core_if->dr_backup = dr;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	68fa      	ldr	r2, [r7, #12]
 8008a78:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	}

	dr->dcfg = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	689b      	ldr	r3, [r3, #8]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7fd ff0a 	bl	800689c <DWC_READ_REG32>
 8008a88:	4602      	mov	r2, r0
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	601a      	str	r2, [r3, #0]
	dr->dctl = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f103 0304 	add.w	r3, r3, #4
 8008a98:	4618      	mov	r0, r3
 8008a9a:	f7fd feff 	bl	800689c <DWC_READ_REG32>
 8008a9e:	4602      	mov	r2, r0
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	605a      	str	r2, [r3, #4]
	dr->daintmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	689b      	ldr	r3, [r3, #8]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f103 031c 	add.w	r3, r3, #28
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f7fd fef4 	bl	800689c <DWC_READ_REG32>
 8008ab4:	4602      	mov	r2, r0
		core_if->dr_backup = dr;
	}

	dr->dcfg = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
	dr->dctl = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
	dr->daintmsk =
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	609a      	str	r2, [r3, #8]
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	dr->diepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	689b      	ldr	r3, [r3, #8]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f103 0310 	add.w	r3, r3, #16
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f7fd fee9 	bl	800689c <DWC_READ_REG32>
 8008aca:	4602      	mov	r2, r0

	dr->dcfg = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
	dr->dctl = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
	dr->daintmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	dr->diepmsk =
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	60da      	str	r2, [r3, #12]
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
	dr->doepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	689b      	ldr	r3, [r3, #8]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f103 0314 	add.w	r3, r3, #20
 8008ada:	4618      	mov	r0, r3
 8008adc:	f7fd fede 	bl	800689c <DWC_READ_REG32>
 8008ae0:	4602      	mov	r2, r0
	dr->dctl = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
	dr->daintmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	dr->diepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
	dr->doepmsk =
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	611a      	str	r2, [r3, #16]
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8008ae6:	f04f 0300 	mov.w	r3, #0
 8008aea:	60bb      	str	r3, [r7, #8]
 8008aec:	e040      	b.n	8008b70 <dwc_otg_save_dev_regs+0x130>
		dr->diepctl[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	689a      	ldr	r2, [r3, #8]
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008af8:	18d3      	adds	r3, r2, r3
 8008afa:	685b      	ldr	r3, [r3, #4]
 8008afc:	4618      	mov	r0, r3
 8008afe:	f7fd fecd 	bl	800689c <DWC_READ_REG32>
 8008b02:	4602      	mov	r2, r0
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
	dr->doepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
		dr->diepctl[i] =
 8008b04:	68f9      	ldr	r1, [r7, #12]
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	f103 0304 	add.w	r3, r3, #4
 8008b0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008b10:	18cb      	adds	r3, r1, r3
 8008b12:	605a      	str	r2, [r3, #4]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
		dr->dieptsiz[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	689a      	ldr	r2, [r3, #8]
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008b1e:	18d3      	adds	r3, r2, r3
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	f103 0310 	add.w	r3, r3, #16
 8008b26:	4618      	mov	r0, r3
 8008b28:	f7fd feb8 	bl	800689c <DWC_READ_REG32>
 8008b2c:	4602      	mov	r2, r0
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
		dr->diepctl[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
		dr->dieptsiz[i] =
 8008b2e:	68f9      	ldr	r1, [r7, #12]
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	f103 030c 	add.w	r3, r3, #12
 8008b36:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008b3a:	18cb      	adds	r3, r1, r3
 8008b3c:	605a      	str	r2, [r3, #4]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
		dr->diepdma[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	689a      	ldr	r2, [r3, #8]
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008b48:	18d3      	adds	r3, r2, r3
 8008b4a:	685b      	ldr	r3, [r3, #4]
 8008b4c:	f103 0314 	add.w	r3, r3, #20
 8008b50:	4618      	mov	r0, r3
 8008b52:	f7fd fea3 	bl	800689c <DWC_READ_REG32>
 8008b56:	4602      	mov	r2, r0
	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
		dr->diepctl[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
		dr->dieptsiz[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
		dr->diepdma[i] =
 8008b58:	68f9      	ldr	r1, [r7, #12]
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	f103 0314 	add.w	r3, r3, #20
 8008b60:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008b64:	18cb      	adds	r3, r1, r3
 8008b66:	605a      	str	r2, [r3, #4]
	dr->diepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
	dr->doepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	f103 0301 	add.w	r3, r3, #1
 8008b6e:	60bb      	str	r3, [r7, #8]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	689b      	ldr	r3, [r3, #8]
 8008b74:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008b78:	461a      	mov	r2, r3
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	dcb6      	bgt.n	8008aee <dwc_otg_save_dev_regs+0xae>
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
		dr->diepdma[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma);
	}

	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 8008b80:	f04f 0300 	mov.w	r3, #0
 8008b84:	60bb      	str	r3, [r7, #8]
 8008b86:	e01a      	b.n	8008bbe <dwc_otg_save_dev_regs+0x17e>
		dr->doepfn[i] =
		    DWC_READ_REG32(&core_if->dev_if->out_ep_regs[i]->doepfn);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	689a      	ldr	r2, [r3, #8]
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	f103 0308 	add.w	r3, r3, #8
 8008b92:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008b96:	18d3      	adds	r3, r2, r3
 8008b98:	685b      	ldr	r3, [r3, #4]
 8008b9a:	f103 0304 	add.w	r3, r3, #4
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	f7fd fe7c 	bl	800689c <DWC_READ_REG32>
 8008ba4:	4602      	mov	r2, r0
		dr->diepdma[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma);
	}

	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
		dr->doepfn[i] =
 8008ba6:	68f9      	ldr	r1, [r7, #12]
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	f103 031c 	add.w	r3, r3, #28
 8008bae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008bb2:	18cb      	adds	r3, r1, r3
 8008bb4:	605a      	str	r2, [r3, #4]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
		dr->diepdma[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma);
	}

	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	f103 0301 	add.w	r3, r3, #1
 8008bbc:	60bb      	str	r3, [r7, #8]
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	689b      	ldr	r3, [r3, #8]
 8008bc2:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008bc6:	461a      	mov	r2, r3
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	dcdc      	bgt.n	8008b88 <dwc_otg_save_dev_regs+0x148>
	DWC_DEBUGPL(DBG_ANY, "Backed up dctl        = %08x\n", dr->dctl);
	DWC_DEBUGPL(DBG_ANY, "Backed up daintmsk            = %08x\n",
		    dr->daintmsk);
	DWC_DEBUGPL(DBG_ANY, "Backed up diepmsk        = %08x\n", dr->diepmsk);
	DWC_DEBUGPL(DBG_ANY, "Backed up doepmsk        = %08x\n", dr->doepmsk);
	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8008bce:	f04f 0300 	mov.w	r3, #0
 8008bd2:	60bb      	str	r3, [r7, #8]
 8008bd4:	e003      	b.n	8008bde <dwc_otg_save_dev_regs+0x19e>
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	f103 0301 	add.w	r3, r3, #1
 8008bdc:	60bb      	str	r3, [r7, #8]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	689b      	ldr	r3, [r3, #8]
 8008be2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008be6:	461a      	mov	r2, r3
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	429a      	cmp	r2, r3
 8008bec:	dcf3      	bgt.n	8008bd6 <dwc_otg_save_dev_regs+0x196>
			    i, dr->dieptsiz[i]);
		DWC_DEBUGPL(DBG_ANY, "Backed up diepdma[%d]        = %08x\n", i,
			    dr->diepdma[i]);
	}

	return 0;
 8008bee:	f04f 0300 	mov.w	r3, #0
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f107 0710 	add.w	r7, r7, #16
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <dwc_otg_save_host_regs>:

int dwc_otg_save_host_regs(dwc_otg_core_if_t * core_if)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b084      	sub	sp, #16
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
	struct dwc_otg_host_regs_backup *hr;
	int i;

	hr = core_if->hr_backup;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c0a:	60fb      	str	r3, [r7, #12]
	if (!hr) {
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d112      	bne.n	8008c38 <dwc_otg_save_host_regs+0x3c>
		hr = DWC_ALLOC(sizeof(*hr));
 8008c12:	f04f 0000 	mov.w	r0, #0
 8008c16:	f04f 0130 	mov.w	r1, #48	; 0x30
 8008c1a:	f7fd fd11 	bl	8006640 <__DWC_ALLOC>
 8008c1e:	60f8      	str	r0, [r7, #12]
		if (!hr) {
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d104      	bne.n	8008c30 <dwc_otg_save_host_regs+0x34>
			return -DWC_E_NO_MEMORY;
 8008c26:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8008c2a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8008c2e:	e05e      	b.n	8008cee <dwc_otg_save_host_regs+0xf2>
		}
		core_if->hr_backup = hr;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	68fa      	ldr	r2, [r7, #12]
 8008c34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	}

	hr->hcfg_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	68db      	ldr	r3, [r3, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f7fd fe2c 	bl	800689c <DWC_READ_REG32>
 8008c44:	4602      	mov	r2, r0
			return -DWC_E_NO_MEMORY;
		}
		core_if->hr_backup = hr;
	}

	hr->hcfg_local =
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	601a      	str	r2, [r3, #0]
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	hr->haintmsk_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->haintmsk);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	68db      	ldr	r3, [r3, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f103 0318 	add.w	r3, r3, #24
 8008c54:	4618      	mov	r0, r3
 8008c56:	f7fd fe21 	bl	800689c <DWC_READ_REG32>
 8008c5a:	4602      	mov	r2, r0
		core_if->hr_backup = hr;
	}

	hr->hcfg_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	hr->haintmsk_local =
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	605a      	str	r2, [r3, #4]
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->haintmsk);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 8008c60:	f04f 0300 	mov.w	r3, #0
 8008c64:	60bb      	str	r3, [r7, #8]
 8008c66:	e016      	b.n	8008c96 <dwc_otg_save_host_regs+0x9a>
		hr->hcintmsk_local[i] =
		    DWC_READ_REG32(&core_if->host_if->hc_regs[i]->hcintmsk);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	68db      	ldr	r3, [r3, #12]
 8008c6c:	68ba      	ldr	r2, [r7, #8]
 8008c6e:	f102 0202 	add.w	r2, r2, #2
 8008c72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c76:	f103 030c 	add.w	r3, r3, #12
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f7fd fe0e 	bl	800689c <DWC_READ_REG32>
 8008c80:	4601      	mov	r1, r0
	hr->hcfg_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	hr->haintmsk_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->haintmsk);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
		hr->hcintmsk_local[i] =
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	68ba      	ldr	r2, [r7, #8]
 8008c86:	f102 0202 	add.w	r2, r2, #2
 8008c8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	hr->hcfg_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	hr->haintmsk_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->haintmsk);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	f103 0301 	add.w	r3, r3, #1
 8008c94:	60bb      	str	r3, [r7, #8]
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f004 ff3c 	bl	800db14 <dwc_otg_get_param_host_channels>
 8008c9c:	4602      	mov	r2, r0
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	dce1      	bgt.n	8008c68 <dwc_otg_save_host_regs+0x6c>
		hr->hcintmsk_local[i] =
		    DWC_READ_REG32(&core_if->host_if->hc_regs[i]->hcintmsk);
	}
	hr->hprt0_local = DWC_READ_REG32(core_if->host_if->hprt0);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	68db      	ldr	r3, [r3, #12]
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	4618      	mov	r0, r3
 8008cac:	f7fd fdf6 	bl	800689c <DWC_READ_REG32>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	629a      	str	r2, [r3, #40]	; 0x28
	hr->hfir_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hfir);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	68db      	ldr	r3, [r3, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f103 0304 	add.w	r3, r3, #4
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f7fd fdeb 	bl	800689c <DWC_READ_REG32>
 8008cc6:	4602      	mov	r2, r0
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
		hr->hcintmsk_local[i] =
		    DWC_READ_REG32(&core_if->host_if->hc_regs[i]->hcintmsk);
	}
	hr->hprt0_local = DWC_READ_REG32(core_if->host_if->hprt0);
	hr->hfir_local =
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	62da      	str	r2, [r3, #44]	; 0x2c
	DWC_DEBUGPL(DBG_ANY,
		    "=============Backing Host registers===============\n");
	DWC_DEBUGPL(DBG_ANY, "Backed up hcfg		= %08x\n",
		    hr->hcfg_local);
	DWC_DEBUGPL(DBG_ANY, "Backed up haintmsk = %08x\n", hr->haintmsk_local);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 8008ccc:	f04f 0300 	mov.w	r3, #0
 8008cd0:	60bb      	str	r3, [r7, #8]
 8008cd2:	e003      	b.n	8008cdc <dwc_otg_save_host_regs+0xe0>
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	f103 0301 	add.w	r3, r3, #1
 8008cda:	60bb      	str	r3, [r7, #8]
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f004 ff19 	bl	800db14 <dwc_otg_get_param_host_channels>
 8008ce2:	4602      	mov	r2, r0
 8008ce4:	68bb      	ldr	r3, [r7, #8]
 8008ce6:	429a      	cmp	r2, r3
 8008ce8:	dcf4      	bgt.n	8008cd4 <dwc_otg_save_host_regs+0xd8>
	DWC_DEBUGPL(DBG_ANY, "Backed up hprt0           = %08x\n",
		    hr->hprt0_local);
	DWC_DEBUGPL(DBG_ANY, "Backed up hfir           = %08x\n",
		    hr->hfir_local);

	return 0;
 8008cea:	f04f 0300 	mov.w	r3, #0
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f107 0710 	add.w	r7, r7, #16
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}

08008cf8 <dwc_otg_restore_global_regs>:

int dwc_otg_restore_global_regs(dwc_otg_core_if_t *core_if)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b084      	sub	sp, #16
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;
	int i;

	gr = core_if->gr_backup;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008d06:	60bb      	str	r3, [r7, #8]
	if (!gr) {
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d102      	bne.n	8008d14 <dwc_otg_restore_global_regs+0x1c>
		return -DWC_E_INVALID;
 8008d0e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8008d12:	e08a      	b.n	8008e2a <dwc_otg_restore_global_regs+0x132>
	}
   
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, gr->gotgctl_local);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	461a      	mov	r2, r3
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4610      	mov	r0, r2
 8008d20:	4619      	mov	r1, r3
 8008d22:	f7fd fdc7 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, gr->gintmsk_local);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	f103 0218 	add.w	r2, r3, #24
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	4610      	mov	r0, r2
 8008d34:	4619      	mov	r1, r3
 8008d36:	f7fd fdbd 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gr->gusbcfg_local);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	f103 020c 	add.w	r2, r3, #12
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	68db      	ldr	r3, [r3, #12]
 8008d46:	4610      	mov	r0, r2
 8008d48:	4619      	mov	r1, r3
 8008d4a:	f7fd fdb3 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg, gr->gahbcfg_local);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	f103 0208 	add.w	r2, r3, #8
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	689b      	ldr	r3, [r3, #8]
 8008d5a:	4610      	mov	r0, r2
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	f7fd fda9 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, gr->grxfsiz_local);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	691b      	ldr	r3, [r3, #16]
 8008d6e:	4610      	mov	r0, r2
 8008d70:	4619      	mov	r1, r3
 8008d72:	f7fd fd9f 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz,
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	685b      	ldr	r3, [r3, #4]
 8008d7a:	f103 0228 	add.w	r2, r3, #40	; 0x28
			gr->gnptxfsiz_local);
 8008d7e:	68bb      	ldr	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, gr->gotgctl_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, gr->gintmsk_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gr->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg, gr->gahbcfg_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, gr->grxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz,
 8008d80:	695b      	ldr	r3, [r3, #20]
 8008d82:	4610      	mov	r0, r2
 8008d84:	4619      	mov	r1, r3
 8008d86:	f7fd fd95 	bl	80068b4 <DWC_WRITE_REG32>
			gr->gnptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	685b      	ldr	r3, [r3, #4]
 8008d8e:	f503 7280 	add.w	r2, r3, #256	; 0x100
			gr->hptxfsiz_local);
 8008d92:	68bb      	ldr	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gr->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg, gr->gahbcfg_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, gr->grxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz,
			gr->gnptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
 8008d94:	69db      	ldr	r3, [r3, #28]
 8008d96:	4610      	mov	r0, r2
 8008d98:	4619      	mov	r1, r3
 8008d9a:	f7fd fd8b 	bl	80068b4 <DWC_WRITE_REG32>
			gr->hptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gdfifocfg,
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	685b      	ldr	r3, [r3, #4]
 8008da2:	f103 025c 	add.w	r2, r3, #92	; 0x5c
			gr->gdfifocfg_local);
 8008da6:	68bb      	ldr	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, gr->grxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz,
			gr->gnptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
			gr->hptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gdfifocfg,
 8008da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008daa:	4610      	mov	r0, r2
 8008dac:	4619      	mov	r1, r3
 8008dae:	f7fd fd81 	bl	80068b4 <DWC_WRITE_REG32>
			gr->gdfifocfg_local);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8008db2:	f04f 0300 	mov.w	r3, #0
 8008db6:	60fb      	str	r3, [r7, #12]
 8008db8:	e017      	b.n	8008dea <dwc_otg_restore_global_regs+0xf2>
		DWC_WRITE_REG32(&core_if->core_global_regs->dtxfsiz[i],
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	685a      	ldr	r2, [r3, #4]
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8008dc4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008dc8:	18d3      	adds	r3, r2, r3
 8008dca:	f103 0204 	add.w	r2, r3, #4
				gr->dtxfsiz_local[i]);
 8008dce:	68bb      	ldr	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
			gr->hptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gdfifocfg,
			gr->gdfifocfg_local);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		DWC_WRITE_REG32(&core_if->core_global_regs->dtxfsiz[i],
 8008dd0:	68f9      	ldr	r1, [r7, #12]
 8008dd2:	f101 010a 	add.w	r1, r1, #10
 8008dd6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008dda:	4610      	mov	r0, r2
 8008ddc:	4619      	mov	r1, r3
 8008dde:	f7fd fd69 	bl	80068b4 <DWC_WRITE_REG32>
			gr->gnptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
			gr->hptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gdfifocfg,
			gr->gdfifocfg_local);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	f103 0301 	add.w	r3, r3, #1
 8008de8:	60fb      	str	r3, [r7, #12]
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	2b07      	cmp	r3, #7
 8008dee:	dde4      	ble.n	8008dba <dwc_otg_restore_global_regs+0xc2>
		DWC_WRITE_REG32(&core_if->core_global_regs->dtxfsiz[i],
				gr->dtxfsiz_local[i]);
	}

	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	f103 0314 	add.w	r3, r3, #20
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f04f 31ff 	mov.w	r1, #4294967295
 8008dfe:	f7fd fd59 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(core_if->host_if->hprt0, 0x0000100A);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	68db      	ldr	r3, [r3, #12]
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	4618      	mov	r0, r3
 8008e0a:	f241 010a 	movw	r1, #4106	; 0x100a
 8008e0e:	f7fd fd51 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg,
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	f103 0208 	add.w	r2, r3, #8
			(gr->gahbcfg_local));
 8008e1a:	68bb      	ldr	r3, [r7, #8]
				gr->dtxfsiz_local[i]);
	}

	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
	DWC_WRITE_REG32(core_if->host_if->hprt0, 0x0000100A);
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg,
 8008e1c:	689b      	ldr	r3, [r3, #8]
 8008e1e:	4610      	mov	r0, r2
 8008e20:	4619      	mov	r1, r3
 8008e22:	f7fd fd47 	bl	80068b4 <DWC_WRITE_REG32>
			(gr->gahbcfg_local));
	return 0;
 8008e26:	f04f 0300 	mov.w	r3, #0
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f107 0710 	add.w	r7, r7, #16
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <dwc_otg_restore_dev_regs>:

int dwc_otg_restore_dev_regs(dwc_otg_core_if_t * core_if, int rem_wakeup)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b084      	sub	sp, #16
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
 8008e3c:	6039      	str	r1, [r7, #0]
	struct dwc_otg_dev_regs_backup *dr;
	int i;

	dr = core_if->dr_backup;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008e44:	60bb      	str	r3, [r7, #8]

	if (!dr) {
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d102      	bne.n	8008e52 <dwc_otg_restore_dev_regs+0x1e>
		return -DWC_E_INVALID;
 8008e4c:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8008e50:	e0a5      	b.n	8008f9e <dwc_otg_restore_dev_regs+0x16a>
	}

	if (!rem_wakeup)
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d10a      	bne.n	8008e6e <dwc_otg_restore_dev_regs+0x3a>
	{
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dctl, dr->dctl);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	689b      	ldr	r3, [r3, #8]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f103 0204 	add.w	r2, r3, #4
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	685b      	ldr	r3, [r3, #4]
 8008e66:	4610      	mov	r0, r2
 8008e68:	4619      	mov	r1, r3
 8008e6a:	f7fd fd23 	bl	80068b4 <DWC_WRITE_REG32>
	}
	
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daintmsk, dr->daintmsk);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	689b      	ldr	r3, [r3, #8]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f103 021c 	add.w	r2, r3, #28
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	689b      	ldr	r3, [r3, #8]
 8008e7c:	4610      	mov	r0, r2
 8008e7e:	4619      	mov	r1, r3
 8008e80:	f7fd fd18 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->diepmsk, dr->diepmsk);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	689b      	ldr	r3, [r3, #8]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f103 0210 	add.w	r2, r3, #16
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	68db      	ldr	r3, [r3, #12]
 8008e92:	4610      	mov	r0, r2
 8008e94:	4619      	mov	r1, r3
 8008e96:	f7fd fd0d 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->doepmsk, dr->doepmsk);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f103 0214 	add.w	r2, r3, #20
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	691b      	ldr	r3, [r3, #16]
 8008ea8:	4610      	mov	r0, r2
 8008eaa:	4619      	mov	r1, r3
 8008eac:	f7fd fd02 	bl	80068b4 <DWC_WRITE_REG32>

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8008eb0:	f04f 0300 	mov.w	r3, #0
 8008eb4:	60fb      	str	r3, [r7, #12]
 8008eb6:	e041      	b.n	8008f3c <dwc_otg_restore_dev_regs+0x108>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl, dr->diepctl[i]);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	689a      	ldr	r2, [r3, #8]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008ec2:	18d3      	adds	r3, r2, r3
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	461a      	mov	r2, r3
 8008ec8:	68b9      	ldr	r1, [r7, #8]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	f103 0304 	add.w	r3, r3, #4
 8008ed0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008ed4:	18cb      	adds	r3, r1, r3
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	4610      	mov	r0, r2
 8008eda:	4619      	mov	r1, r3
 8008edc:	f7fd fcea 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz, dr->dieptsiz[i]);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	689a      	ldr	r2, [r3, #8]
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008eea:	18d3      	adds	r3, r2, r3
 8008eec:	685b      	ldr	r3, [r3, #4]
 8008eee:	f103 0210 	add.w	r2, r3, #16
 8008ef2:	68b9      	ldr	r1, [r7, #8]
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f103 030c 	add.w	r3, r3, #12
 8008efa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008efe:	18cb      	adds	r3, r1, r3
 8008f00:	685b      	ldr	r3, [r3, #4]
 8008f02:	4610      	mov	r0, r2
 8008f04:	4619      	mov	r1, r3
 8008f06:	f7fd fcd5 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma, dr->diepdma[i]);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	689a      	ldr	r2, [r3, #8]
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008f14:	18d3      	adds	r3, r2, r3
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	f103 0214 	add.w	r2, r3, #20
 8008f1c:	68b9      	ldr	r1, [r7, #8]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	f103 0314 	add.w	r3, r3, #20
 8008f24:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008f28:	18cb      	adds	r3, r1, r3
 8008f2a:	685b      	ldr	r3, [r3, #4]
 8008f2c:	4610      	mov	r0, r2
 8008f2e:	4619      	mov	r1, r3
 8008f30:	f7fd fcc0 	bl	80068b4 <DWC_WRITE_REG32>
	
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daintmsk, dr->daintmsk);
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->diepmsk, dr->diepmsk);
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->doepmsk, dr->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f103 0301 	add.w	r3, r3, #1
 8008f3a:	60fb      	str	r3, [r7, #12]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	689b      	ldr	r3, [r3, #8]
 8008f40:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008f44:	461a      	mov	r2, r3
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	429a      	cmp	r2, r3
 8008f4a:	dcb5      	bgt.n	8008eb8 <dwc_otg_restore_dev_regs+0x84>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl, dr->diepctl[i]);
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz, dr->dieptsiz[i]);
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma, dr->diepdma[i]);
	}
	
	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 8008f4c:	f04f 0300 	mov.w	r3, #0
 8008f50:	60fb      	str	r3, [r7, #12]
 8008f52:	e01a      	b.n	8008f8a <dwc_otg_restore_dev_regs+0x156>
		DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->doepfn, dr->doepfn[i]);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	689a      	ldr	r2, [r3, #8]
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f103 0308 	add.w	r3, r3, #8
 8008f5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008f62:	18d3      	adds	r3, r2, r3
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	f103 0204 	add.w	r2, r3, #4
 8008f6a:	68b9      	ldr	r1, [r7, #8]
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f103 031c 	add.w	r3, r3, #28
 8008f72:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008f76:	18cb      	adds	r3, r1, r3
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	4610      	mov	r0, r2
 8008f7c:	4619      	mov	r1, r3
 8008f7e:	f7fd fc99 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl, dr->diepctl[i]);
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz, dr->dieptsiz[i]);
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma, dr->diepdma[i]);
	}
	
	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	f103 0301 	add.w	r3, r3, #1
 8008f88:	60fb      	str	r3, [r7, #12]
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	689b      	ldr	r3, [r3, #8]
 8008f8e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008f92:	461a      	mov	r2, r3
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	429a      	cmp	r2, r3
 8008f98:	dcdc      	bgt.n	8008f54 <dwc_otg_restore_dev_regs+0x120>
		DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->doepfn, dr->doepfn[i]);
	}

	return 0;
 8008f9a:	f04f 0300 	mov.w	r3, #0
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f107 0710 	add.w	r7, r7, #16
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}

08008fa8 <dwc_otg_restore_host_regs>:

int dwc_otg_restore_host_regs(dwc_otg_core_if_t * core_if, int reset)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b084      	sub	sp, #16
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	6039      	str	r1, [r7, #0]
	struct dwc_otg_host_regs_backup *hr;
	int i;
	hr = core_if->hr_backup;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008fb8:	60bb      	str	r3, [r7, #8]

	if (!hr) {
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d102      	bne.n	8008fc6 <dwc_otg_restore_host_regs+0x1e>
		return -DWC_E_INVALID;
 8008fc0:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8008fc4:	e038      	b.n	8009038 <dwc_otg_restore_host_regs+0x90>
	}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg, hr->hcfg_local);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	68db      	ldr	r3, [r3, #12]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	461a      	mov	r2, r3
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	4610      	mov	r0, r2
 8008fd4:	4619      	mov	r1, r3
 8008fd6:	f7fd fc6d 	bl	80068b4 <DWC_WRITE_REG32>
	//if (!reset)
	//{
	//      DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hfir, hr->hfir_local);
	//}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk,
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	68db      	ldr	r3, [r3, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f103 0218 	add.w	r2, r3, #24
			hr->haintmsk_local);
 8008fe4:	68bb      	ldr	r3, [r7, #8]
	//if (!reset)
	//{
	//      DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hfir, hr->hfir_local);
	//}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk,
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	4610      	mov	r0, r2
 8008fea:	4619      	mov	r1, r3
 8008fec:	f7fd fc62 	bl	80068b4 <DWC_WRITE_REG32>
			hr->haintmsk_local);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 8008ff0:	f04f 0300 	mov.w	r3, #0
 8008ff4:	60fb      	str	r3, [r7, #12]
 8008ff6:	e016      	b.n	8009026 <dwc_otg_restore_host_regs+0x7e>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcintmsk,
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	68db      	ldr	r3, [r3, #12]
 8008ffc:	68fa      	ldr	r2, [r7, #12]
 8008ffe:	f102 0202 	add.w	r2, r2, #2
 8009002:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009006:	f103 020c 	add.w	r2, r3, #12
				hr->hcintmsk_local[i]);
 800900a:	68bb      	ldr	r3, [r7, #8]
	//}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk,
			hr->haintmsk_local);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcintmsk,
 800900c:	68f9      	ldr	r1, [r7, #12]
 800900e:	f101 0102 	add.w	r1, r1, #2
 8009012:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009016:	4610      	mov	r0, r2
 8009018:	4619      	mov	r1, r3
 800901a:	f7fd fc4b 	bl	80068b4 <DWC_WRITE_REG32>
	//      DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hfir, hr->hfir_local);
	//}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk,
			hr->haintmsk_local);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	f103 0301 	add.w	r3, r3, #1
 8009024:	60fb      	str	r3, [r7, #12]
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f004 fd74 	bl	800db14 <dwc_otg_get_param_host_channels>
 800902c:	4602      	mov	r2, r0
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	429a      	cmp	r2, r3
 8009032:	dce1      	bgt.n	8008ff8 <dwc_otg_restore_host_regs+0x50>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcintmsk,
				hr->hcintmsk_local[i]);
	}

	return 0;
 8009034:	f04f 0300 	mov.w	r3, #0
}
 8009038:	4618      	mov	r0, r3
 800903a:	f107 0710 	add.w	r7, r7, #16
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}
 8009042:	bf00      	nop

08009044 <restore_lpm_i2c_regs>:

int restore_lpm_i2c_regs(dwc_otg_core_if_t * core_if)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b084      	sub	sp, #16
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;

	gr = core_if->gr_backup;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009052:	60fb      	str	r3, [r7, #12]

	/* Restore values for LPM and I2C */
#ifdef CONFIG_USB_DWC_OTG_LPM
	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, gr->glpmcfg_local);
#endif
	DWC_WRITE_REG32(&core_if->core_global_regs->gi2cctl, gr->gi2cctl_local);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	699b      	ldr	r3, [r3, #24]
 8009060:	4610      	mov	r0, r2
 8009062:	4619      	mov	r1, r3
 8009064:	f7fd fc26 	bl	80068b4 <DWC_WRITE_REG32>

	return 0;
 8009068:	f04f 0300 	mov.w	r3, #0
}
 800906c:	4618      	mov	r0, r3
 800906e:	f107 0710 	add.w	r7, r7, #16
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}
 8009076:	bf00      	nop

08009078 <restore_essential_regs>:

int restore_essential_regs(dwc_otg_core_if_t * core_if, int rmode, int is_host)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b08c      	sub	sp, #48	; 0x30
 800907c:	af00      	add	r7, sp, #0
 800907e:	60f8      	str	r0, [r7, #12]
 8009080:	60b9      	str	r1, [r7, #8]
 8009082:	607a      	str	r2, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;

	pcgcctl_data_t pcgcctl = {.d32 = 0 };
 8009084:	f04f 0300 	mov.w	r3, #0
 8009088:	62bb      	str	r3, [r7, #40]	; 0x28
	gahbcfg_data_t gahbcfg = {.d32 = 0 };
 800908a:	f04f 0300 	mov.w	r3, #0
 800908e:	627b      	str	r3, [r7, #36]	; 0x24
	gusbcfg_data_t gusbcfg = {.d32 = 0 };
 8009090:	f04f 0300 	mov.w	r3, #0
 8009094:	623b      	str	r3, [r7, #32]
	gintmsk_data_t gintmsk = {.d32 = 0 };
 8009096:	f04f 0300 	mov.w	r3, #0
 800909a:	61fb      	str	r3, [r7, #28]

	/* Restore LPM and I2C registers */
	restore_lpm_i2c_regs(core_if);
 800909c:	68f8      	ldr	r0, [r7, #12]
 800909e:	f7ff ffd1 	bl	8009044 <restore_lpm_i2c_regs>

	/* Set PCGCCTL to 0 */
	DWC_WRITE_REG32(core_if->pcgcctl, 0x00000000);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	69db      	ldr	r3, [r3, #28]
 80090a6:	4618      	mov	r0, r3
 80090a8:	f04f 0100 	mov.w	r1, #0
 80090ac:	f7fd fc02 	bl	80068b4 <DWC_WRITE_REG32>

	gr = core_if->gr_backup;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80090b6:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Load restore values for [31:14] bits */
	DWC_WRITE_REG32(core_if->pcgcctl,
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	69da      	ldr	r2, [r3, #28]
			((gr->pcgcctl_local & 0xffffc000) | 0x00020000));
 80090bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090be:	6a19      	ldr	r1, [r3, #32]
 80090c0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80090c4:	f6cf 73fd 	movt	r3, #65533	; 0xfffd
 80090c8:	400b      	ands	r3, r1
	/* Set PCGCCTL to 0 */
	DWC_WRITE_REG32(core_if->pcgcctl, 0x00000000);

	gr = core_if->gr_backup;
	/* Load restore values for [31:14] bits */
	DWC_WRITE_REG32(core_if->pcgcctl,
 80090ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80090ce:	4610      	mov	r0, r2
 80090d0:	4619      	mov	r1, r3
 80090d2:	f7fd fbef 	bl	80068b4 <DWC_WRITE_REG32>
			((gr->pcgcctl_local & 0xffffc000) | 0x00020000));

	/* Umnask global Interrupt in GAHBCFG and restore it */
	gahbcfg.d32 = gr->gahbcfg_local;
 80090d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090d8:	689b      	ldr	r3, [r3, #8]
 80090da:	627b      	str	r3, [r7, #36]	; 0x24
	gahbcfg.b.glblintrmsk = 1;
 80090dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090de:	f043 0301 	orr.w	r3, r3, #1
 80090e2:	627b      	str	r3, [r7, #36]	; 0x24
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg, gahbcfg.d32);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	f103 0208 	add.w	r2, r3, #8
 80090ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ee:	4610      	mov	r0, r2
 80090f0:	4619      	mov	r1, r3
 80090f2:	f7fd fbdf 	bl	80068b4 <DWC_WRITE_REG32>

	/* Clear all pending interupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	685b      	ldr	r3, [r3, #4]
 80090fa:	f103 0314 	add.w	r3, r3, #20
 80090fe:	4618      	mov	r0, r3
 8009100:	f04f 31ff 	mov.w	r1, #4294967295
 8009104:	f7fd fbd6 	bl	80068b4 <DWC_WRITE_REG32>

	/* Unmask restore done interrupt */
	gintmsk.b.restoredone = 1;
 8009108:	69fb      	ldr	r3, [r7, #28]
 800910a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800910e:	61fb      	str	r3, [r7, #28]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, gintmsk.d32);
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	685b      	ldr	r3, [r3, #4]
 8009114:	f103 0218 	add.w	r2, r3, #24
 8009118:	69fb      	ldr	r3, [r7, #28]
 800911a:	4610      	mov	r0, r2
 800911c:	4619      	mov	r1, r3
 800911e:	f7fd fbc9 	bl	80068b4 <DWC_WRITE_REG32>

	/* Restore GUSBCFG and HCFG/DCFG */
	gusbcfg.d32 = core_if->gr_backup->gusbcfg_local;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009128:	68db      	ldr	r3, [r3, #12]
 800912a:	623b      	str	r3, [r7, #32]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gusbcfg.d32);
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	f103 020c 	add.w	r2, r3, #12
 8009134:	6a3b      	ldr	r3, [r7, #32]
 8009136:	4610      	mov	r0, r2
 8009138:	4619      	mov	r1, r3
 800913a:	f7fd fbbb 	bl	80068b4 <DWC_WRITE_REG32>

	if (is_host) {
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d04f      	beq.n	80091e4 <restore_essential_regs+0x16c>

		hcfg_data_t hcfg = {.d32 = 0 };
 8009144:	f04f 0300 	mov.w	r3, #0
 8009148:	61bb      	str	r3, [r7, #24]

		hcfg.d32 = core_if->hr_backup->hcfg_local;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	61bb      	str	r3, [r7, #24]
		DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg,
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	68db      	ldr	r3, [r3, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	461a      	mov	r2, r3
 800915c:	69bb      	ldr	r3, [r7, #24]
 800915e:	4610      	mov	r0, r2
 8009160:	4619      	mov	r1, r3
 8009162:	f7fd fba7 	bl	80068b4 <DWC_WRITE_REG32>
				hcfg.d32);

		/* Load restore values for [31:14] bits */
		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 8009166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009168:	6a1b      	ldr	r3, [r3, #32]
 800916a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800916e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009172:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.d32 = gr->pcgcctl_local | 0x00020000;
 8009174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009176:	6a1b      	ldr	r3, [r3, #32]
 8009178:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800917c:	62bb      	str	r3, [r7, #40]	; 0x28

		if (rmode)
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d003      	beq.n	800918c <restore_essential_regs+0x114>
			pcgcctl.b.restoremode = 1;
 8009184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009186:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800918a:	62bb      	str	r3, [r7, #40]	; 0x28
		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	69da      	ldr	r2, [r3, #28]
 8009190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009192:	4610      	mov	r0, r2
 8009194:	4619      	mov	r1, r3
 8009196:	f7fd fb8d 	bl	80068b4 <DWC_WRITE_REG32>
		dwc_udelay(10);
 800919a:	f04f 000a 	mov.w	r0, #10
 800919e:	f7fd fc27 	bl	80069f0 <DWC_UDELAY>

		/* Load restore values for [31:14] bits and set EssRegRestored bit */
		pcgcctl.d32 = gr->pcgcctl_local | 0xffffc000;
 80091a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091a4:	6a1b      	ldr	r3, [r3, #32]
 80091a6:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 80091aa:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 80091ae:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 80091b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091b2:	6a1b      	ldr	r3, [r3, #32]
 80091b4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80091b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80091bc:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.b.ess_reg_restored = 1;
 80091be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80091c4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rmode)
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d003      	beq.n	80091d4 <restore_essential_regs+0x15c>
			pcgcctl.b.restoremode = 1;
 80091cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80091d2:	62bb      	str	r3, [r7, #40]	; 0x28
		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	69da      	ldr	r2, [r3, #28]
 80091d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091da:	4610      	mov	r0, r2
 80091dc:	4619      	mov	r1, r3
 80091de:	f7fd fb69 	bl	80068b4 <DWC_WRITE_REG32>
 80091e2:	e04c      	b.n	800927e <restore_essential_regs+0x206>
	} else {

		dcfg_data_t dcfg = {.d32 = 0 };
 80091e4:	f04f 0300 	mov.w	r3, #0
 80091e8:	617b      	str	r3, [r7, #20]

		dcfg.d32 = core_if->dr_backup->dcfg;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg, dcfg.d32);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	689b      	ldr	r3, [r3, #8]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	461a      	mov	r2, r3
 80091fc:	697b      	ldr	r3, [r7, #20]
 80091fe:	4610      	mov	r0, r2
 8009200:	4619      	mov	r1, r3
 8009202:	f7fd fb57 	bl	80068b4 <DWC_WRITE_REG32>

		/* Load restore values for [31:14] bits */
		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 8009206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009208:	6a1b      	ldr	r3, [r3, #32]
 800920a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800920e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009212:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.d32 = gr->pcgcctl_local | 0x00020000;
 8009214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009216:	6a1b      	ldr	r3, [r3, #32]
 8009218:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800921c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (!rmode) {
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d103      	bne.n	800922c <restore_essential_regs+0x1b4>
			pcgcctl.d32 |= 0x208;
 8009224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009226:	f443 7302 	orr.w	r3, r3, #520	; 0x208
 800922a:	62bb      	str	r3, [r7, #40]	; 0x28
		}
		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	69da      	ldr	r2, [r3, #28]
 8009230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009232:	4610      	mov	r0, r2
 8009234:	4619      	mov	r1, r3
 8009236:	f7fd fb3d 	bl	80068b4 <DWC_WRITE_REG32>
		dwc_udelay(10);
 800923a:	f04f 000a 	mov.w	r0, #10
 800923e:	f7fd fbd7 	bl	80069f0 <DWC_UDELAY>

		/* Load restore values for [31:14] bits */
		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 8009242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009244:	6a1b      	ldr	r3, [r3, #32]
 8009246:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800924a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800924e:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.d32 = gr->pcgcctl_local | 0x00020000;
 8009250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009252:	6a1b      	ldr	r3, [r3, #32]
 8009254:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009258:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.b.ess_reg_restored = 1;
 800925a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800925c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009260:	62bb      	str	r3, [r7, #40]	; 0x28
		if (!rmode)
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d103      	bne.n	8009270 <restore_essential_regs+0x1f8>
			pcgcctl.d32 |= 0x208;
 8009268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800926a:	f443 7302 	orr.w	r3, r3, #520	; 0x208
 800926e:	62bb      	str	r3, [r7, #40]	; 0x28
		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	69da      	ldr	r2, [r3, #28]
 8009274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009276:	4610      	mov	r0, r2
 8009278:	4619      	mov	r1, r3
 800927a:	f7fd fb1b 	bl	80068b4 <DWC_WRITE_REG32>
	}

	return 0;
 800927e:	f04f 0300 	mov.w	r3, #0
}
 8009282:	4618      	mov	r0, r3
 8009284:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8009288:	46bd      	mov	sp, r7
 800928a:	bd80      	pop	{r7, pc}

0800928c <init_fslspclksel>:
/**
 * Initializes the FSLSPClkSel field of the HCFG register depending on the PHY
 * type.
 */
static void init_fslspclksel(dwc_otg_core_if_t * core_if)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b084      	sub	sp, #16
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
	uint32_t val;
	hcfg_data_t hcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800929a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800929e:	b2db      	uxtb	r3, r3
 80092a0:	2b80      	cmp	r3, #128	; 0x80
 80092a2:	d10d      	bne.n	80092c0 <init_fslspclksel+0x34>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80092aa:	f003 0303 	and.w	r3, r3, #3
 80092ae:	b2db      	uxtb	r3, r3
static void init_fslspclksel(dwc_otg_core_if_t * core_if)
{
	uint32_t val;
	hcfg_data_t hcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	d105      	bne.n	80092c0 <init_fslspclksel+0x34>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls)) ||
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
{
	uint32_t val;
	hcfg_data_t hcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d105      	bne.n	80092cc <init_fslspclksel+0x40>
	     (core_if->core_params->ulpi_fs_ls)) ||
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
	uint32_t val;
	hcfg_data_t hcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls)) ||
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d103      	bne.n	80092d4 <init_fslspclksel+0x48>
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
		/* Full speed PHY */
		val = DWC_HCFG_48_MHZ;
 80092cc:	f04f 0301 	mov.w	r3, #1
 80092d0:	60fb      	str	r3, [r7, #12]
 80092d2:	e002      	b.n	80092da <init_fslspclksel+0x4e>
	} else {
		/* High speed PHY running at full speed or high speed */
		val = DWC_HCFG_30_60_MHZ;
 80092d4:	f04f 0300 	mov.w	r3, #0
 80092d8:	60fb      	str	r3, [r7, #12]
	}

	DWC_DEBUGPL(DBG_CIL, "Initializing HCFG.FSLSPClkSel to 0x%1x\n", val);
	hcfg.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	68db      	ldr	r3, [r3, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4618      	mov	r0, r3
 80092e2:	f7fd fadb 	bl	800689c <DWC_READ_REG32>
 80092e6:	4603      	mov	r3, r0
 80092e8:	60bb      	str	r3, [r7, #8]
	hcfg.b.fslspclksel = val;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	b2db      	uxtb	r3, r3
 80092ee:	f003 0303 	and.w	r3, r3, #3
 80092f2:	b2da      	uxtb	r2, r3
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	f362 0301 	bfi	r3, r2, #0, #2
 80092fa:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg, hcfg.d32);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	68db      	ldr	r3, [r3, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	461a      	mov	r2, r3
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	4610      	mov	r0, r2
 8009308:	4619      	mov	r1, r3
 800930a:	f7fd fad3 	bl	80068b4 <DWC_WRITE_REG32>
}
 800930e:	f107 0710 	add.w	r7, r7, #16
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}
 8009316:	bf00      	nop

08009318 <init_devspd>:
/**
 * Initializes the DevSpd field of the DCFG register depending on the PHY type
 * and the enumeration speed of the device.
 */
static void init_devspd(dwc_otg_core_if_t * core_if)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b084      	sub	sp, #16
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
	uint32_t val;
	dcfg_data_t dcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009326:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800932a:	b2db      	uxtb	r3, r3
 800932c:	2b80      	cmp	r3, #128	; 0x80
 800932e:	d10d      	bne.n	800934c <init_devspd+0x34>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009336:	f003 0303 	and.w	r3, r3, #3
 800933a:	b2db      	uxtb	r3, r3
static void init_devspd(dwc_otg_core_if_t * core_if)
{
	uint32_t val;
	dcfg_data_t dcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 800933c:	2b01      	cmp	r3, #1
 800933e:	d105      	bne.n	800934c <init_devspd+0x34>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls)) ||
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
{
	uint32_t val;
	dcfg_data_t dcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 8009348:	2b00      	cmp	r3, #0
 800934a:	d105      	bne.n	8009358 <init_devspd+0x40>
	     (core_if->core_params->ulpi_fs_ls)) ||
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
	uint32_t val;
	dcfg_data_t dcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls)) ||
 8009354:	2b00      	cmp	r3, #0
 8009356:	d103      	bne.n	8009360 <init_devspd+0x48>
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
		/* Full speed PHY */
		val = 0x3;
 8009358:	f04f 0303 	mov.w	r3, #3
 800935c:	60fb      	str	r3, [r7, #12]
 800935e:	e00b      	b.n	8009378 <init_devspd+0x60>
	} else if (core_if->core_params->speed == DWC_SPEED_PARAM_FULL) {
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	695b      	ldr	r3, [r3, #20]
 8009366:	2b01      	cmp	r3, #1
 8009368:	d103      	bne.n	8009372 <init_devspd+0x5a>
		/* High speed PHY running at full speed */
		val = 0x1;
 800936a:	f04f 0301 	mov.w	r3, #1
 800936e:	60fb      	str	r3, [r7, #12]
 8009370:	e002      	b.n	8009378 <init_devspd+0x60>
	} else {
		/* High speed PHY running at high speed */
		val = 0x0;
 8009372:	f04f 0300 	mov.w	r3, #0
 8009376:	60fb      	str	r3, [r7, #12]
	}

	DWC_DEBUGPL(DBG_CIL, "Initializing DCFG.DevSpd to 0x%1x\n", val);

	dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	4618      	mov	r0, r3
 8009380:	f7fd fa8c 	bl	800689c <DWC_READ_REG32>
 8009384:	4603      	mov	r3, r0
 8009386:	60bb      	str	r3, [r7, #8]
	dcfg.b.devspd = val;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	b2db      	uxtb	r3, r3
 800938c:	f003 0303 	and.w	r3, r3, #3
 8009390:	b2da      	uxtb	r2, r3
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	f362 0301 	bfi	r3, r2, #0, #2
 8009398:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg, dcfg.d32);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	461a      	mov	r2, r3
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	4610      	mov	r0, r2
 80093a6:	4619      	mov	r1, r3
 80093a8:	f7fd fa84 	bl	80068b4 <DWC_WRITE_REG32>
}
 80093ac:	f107 0710 	add.w	r7, r7, #16
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}

080093b4 <calc_num_in_eps>:
 * using GHWCFG1 and GHWCFG2 registers values
 *
 * @param core_if Programming view of the DWC_otg controller
 */
static uint32_t calc_num_in_eps(dwc_otg_core_if_t * core_if)
{
 80093b4:	b480      	push	{r7}
 80093b6:	b089      	sub	sp, #36	; 0x24
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
	uint32_t num_in_eps = 0;
 80093bc:	f04f 0300 	mov.w	r3, #0
 80093c0:	61fb      	str	r3, [r7, #28]
	uint32_t num_eps = core_if->hwcfg2.b.num_dev_ep;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80093c8:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	613b      	str	r3, [r7, #16]
	uint32_t hwcfg1 = core_if->hwcfg1.d32 >> 3;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093d4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80093d8:	61bb      	str	r3, [r7, #24]
	uint32_t num_tx_fifos = core_if->hwcfg4.b.num_in_eps;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 80093e0:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80093e4:	b2db      	uxtb	r3, r3
 80093e6:	60fb      	str	r3, [r7, #12]
	int i;

	for (i = 0; i < num_eps; ++i) {
 80093e8:	f04f 0300 	mov.w	r3, #0
 80093ec:	617b      	str	r3, [r7, #20]
 80093ee:	e010      	b.n	8009412 <calc_num_in_eps+0x5e>
		if (!(hwcfg1 & 0x1))
 80093f0:	69bb      	ldr	r3, [r7, #24]
 80093f2:	f003 0301 	and.w	r3, r3, #1
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d103      	bne.n	8009402 <calc_num_in_eps+0x4e>
			num_in_eps++;
 80093fa:	69fb      	ldr	r3, [r7, #28]
 80093fc:	f103 0301 	add.w	r3, r3, #1
 8009400:	61fb      	str	r3, [r7, #28]

		hwcfg1 >>= 2;
 8009402:	69bb      	ldr	r3, [r7, #24]
 8009404:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8009408:	61bb      	str	r3, [r7, #24]
	uint32_t num_eps = core_if->hwcfg2.b.num_dev_ep;
	uint32_t hwcfg1 = core_if->hwcfg1.d32 >> 3;
	uint32_t num_tx_fifos = core_if->hwcfg4.b.num_in_eps;
	int i;

	for (i = 0; i < num_eps; ++i) {
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	f103 0301 	add.w	r3, r3, #1
 8009410:	617b      	str	r3, [r7, #20]
 8009412:	697a      	ldr	r2, [r7, #20]
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	429a      	cmp	r2, r3
 8009418:	d3ea      	bcc.n	80093f0 <calc_num_in_eps+0x3c>
			num_in_eps++;

		hwcfg1 >>= 2;
	}

	if (core_if->hwcfg4.b.ded_fifo_en) {
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 8009420:	f003 0302 	and.w	r3, r3, #2
 8009424:	b2db      	uxtb	r3, r3
 8009426:	2b00      	cmp	r3, #0
 8009428:	d005      	beq.n	8009436 <calc_num_in_eps+0x82>
		num_in_eps =
 800942a:	69fa      	ldr	r2, [r7, #28]
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	429a      	cmp	r2, r3
 8009430:	bf38      	it	cc
 8009432:	4613      	movcc	r3, r2
 8009434:	61fb      	str	r3, [r7, #28]
		    (num_in_eps > num_tx_fifos) ? num_tx_fifos : num_in_eps;
	}

	return num_in_eps;
 8009436:	69fb      	ldr	r3, [r7, #28]
}
 8009438:	4618      	mov	r0, r3
 800943a:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800943e:	46bd      	mov	sp, r7
 8009440:	bc80      	pop	{r7}
 8009442:	4770      	bx	lr

08009444 <calc_num_out_eps>:
 * using GHWCFG1 and GHWCFG2 registers values
 *
 * @param core_if Programming view of the DWC_otg controller
 */
static uint32_t calc_num_out_eps(dwc_otg_core_if_t * core_if)
{
 8009444:	b480      	push	{r7}
 8009446:	b087      	sub	sp, #28
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
	uint32_t num_out_eps = 0;
 800944c:	f04f 0300 	mov.w	r3, #0
 8009450:	617b      	str	r3, [r7, #20]
	uint32_t num_eps = core_if->hwcfg2.b.num_dev_ep;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009458:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800945c:	b2db      	uxtb	r3, r3
 800945e:	60bb      	str	r3, [r7, #8]
	uint32_t hwcfg1 = core_if->hwcfg1.d32 >> 2;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009464:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8009468:	613b      	str	r3, [r7, #16]
	int i;

	for (i = 0; i < num_eps; ++i) {
 800946a:	f04f 0300 	mov.w	r3, #0
 800946e:	60fb      	str	r3, [r7, #12]
 8009470:	e010      	b.n	8009494 <calc_num_out_eps+0x50>
		if (!(hwcfg1 & 0x1))
 8009472:	693b      	ldr	r3, [r7, #16]
 8009474:	f003 0301 	and.w	r3, r3, #1
 8009478:	2b00      	cmp	r3, #0
 800947a:	d103      	bne.n	8009484 <calc_num_out_eps+0x40>
			num_out_eps++;
 800947c:	697b      	ldr	r3, [r7, #20]
 800947e:	f103 0301 	add.w	r3, r3, #1
 8009482:	617b      	str	r3, [r7, #20]

		hwcfg1 >>= 2;
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800948a:	613b      	str	r3, [r7, #16]
	uint32_t num_out_eps = 0;
	uint32_t num_eps = core_if->hwcfg2.b.num_dev_ep;
	uint32_t hwcfg1 = core_if->hwcfg1.d32 >> 2;
	int i;

	for (i = 0; i < num_eps; ++i) {
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	f103 0301 	add.w	r3, r3, #1
 8009492:	60fb      	str	r3, [r7, #12]
 8009494:	68fa      	ldr	r2, [r7, #12]
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	429a      	cmp	r2, r3
 800949a:	d3ea      	bcc.n	8009472 <calc_num_out_eps+0x2e>
		if (!(hwcfg1 & 0x1))
			num_out_eps++;

		hwcfg1 >>= 2;
	}
	return num_out_eps;
 800949c:	697b      	ldr	r3, [r7, #20]
}
 800949e:	4618      	mov	r0, r3
 80094a0:	f107 071c 	add.w	r7, r7, #28
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bc80      	pop	{r7}
 80094a8:	4770      	bx	lr
 80094aa:	bf00      	nop

080094ac <dwc_otg_core_init>:
 *
 * @param core_if Programming view of the DWC_otg controller
 *
 */
void dwc_otg_core_init(dwc_otg_core_if_t * core_if)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b08e      	sub	sp, #56	; 0x38
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
	int i = 0;
 80094b4:	f04f 0300 	mov.w	r3, #0
 80094b8:	637b      	str	r3, [r7, #52]	; 0x34
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	685b      	ldr	r3, [r3, #4]
 80094be:	62fb      	str	r3, [r7, #44]	; 0x2c
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;	  
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	689b      	ldr	r3, [r3, #8]
 80094c4:	62bb      	str	r3, [r7, #40]	; 0x28

	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 80094c6:	f04f 0300 	mov.w	r3, #0
 80094ca:	627b      	str	r3, [r7, #36]	; 0x24
	gusbcfg_data_t usbcfg = {.d32 = 0 };
 80094cc:	f04f 0300 	mov.w	r3, #0
 80094d0:	623b      	str	r3, [r7, #32]
	gi2cctl_data_t i2cctl = {.d32 = 0 };
 80094d2:	f04f 0300 	mov.w	r3, #0
 80094d6:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL(DBG_CILV, "dwc_otg_core_init(%p)\n", core_if);

	/* Common Initialization */
	usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 80094d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094da:	f103 030c 	add.w	r3, r3, #12
 80094de:	4618      	mov	r0, r3
 80094e0:	f7fd f9dc 	bl	800689c <DWC_READ_REG32>
 80094e4:	4603      	mov	r3, r0
 80094e6:	623b      	str	r3, [r7, #32]

	/* Program the ULPI External VBUS bit if needed */
	usbcfg.b.ulpi_ext_vbus_drv =
	    (core_if->core_params->phy_ulpi_ext_vbus ==
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
	     DWC_PHY_ULPI_EXTERNAL_VBUS) ? 1 : 0;
 80094f0:	2b01      	cmp	r3, #1
 80094f2:	bf14      	ite	ne
 80094f4:	2300      	movne	r3, #0
 80094f6:	2301      	moveq	r3, #1
 80094f8:	b2da      	uxtb	r2, r3

	/* Common Initialization */
	usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);

	/* Program the ULPI External VBUS bit if needed */
	usbcfg.b.ulpi_ext_vbus_drv =
 80094fa:	6a3b      	ldr	r3, [r7, #32]
 80094fc:	f362 5314 	bfi	r3, r2, #20, #1
 8009500:	623b      	str	r3, [r7, #32]
	    (core_if->core_params->phy_ulpi_ext_vbus ==
	     DWC_PHY_ULPI_EXTERNAL_VBUS) ? 1 : 0;

	/* Set external TS Dline pulsing */
	usbcfg.b.term_sel_dl_pulse =
	    (core_if->core_params->ts_dline == 1) ? 1 : 0;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800950a:	2b01      	cmp	r3, #1
 800950c:	bf14      	ite	ne
 800950e:	2300      	movne	r3, #0
 8009510:	2301      	moveq	r3, #1
 8009512:	b2da      	uxtb	r2, r3
	usbcfg.b.ulpi_ext_vbus_drv =
	    (core_if->core_params->phy_ulpi_ext_vbus ==
	     DWC_PHY_ULPI_EXTERNAL_VBUS) ? 1 : 0;

	/* Set external TS Dline pulsing */
	usbcfg.b.term_sel_dl_pulse =
 8009514:	6a3b      	ldr	r3, [r7, #32]
 8009516:	f362 5396 	bfi	r3, r2, #22, #1
 800951a:	623b      	str	r3, [r7, #32]
	    (core_if->core_params->ts_dline == 1) ? 1 : 0;
	DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800951c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800951e:	f103 020c 	add.w	r2, r3, #12
 8009522:	6a3b      	ldr	r3, [r7, #32]
 8009524:	4610      	mov	r0, r2
 8009526:	4619      	mov	r1, r3
 8009528:	f7fd f9c4 	bl	80068b4 <DWC_WRITE_REG32>

	/* Reset the Controller */
	dwc_otg_core_reset(core_if);
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f003 fcb9 	bl	800cea4 <dwc_otg_core_reset>
	dctl_data_t dctl = { .d32 = core_if->dev_if->dev_global_regs->dctl };
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	61bb      	str	r3, [r7, #24]
	dctl.b.sftdiscon = 1; /* Disconnect until we are finished */
 800953c:	69bb      	ldr	r3, [r7, #24]
 800953e:	f043 0302 	orr.w	r3, r3, #2
 8009542:	61bb      	str	r3, [r7, #24]
	core_if->dev_if->dev_global_regs->dctl = dctl.d32;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	689b      	ldr	r3, [r3, #8]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	69ba      	ldr	r2, [r7, #24]
 800954c:	605a      	str	r2, [r3, #4]

	core_if->adp_enable = core_if->core_params->adp_supp_enable;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8009556:	461a      	mov	r2, r3
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	core_if->power_down = core_if->core_params->power_down;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8009566:	461a      	mov	r2, r3
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	/* Initialize parameters from Hardware configuration registers. */
	dev_if->num_in_eps = calc_num_in_eps(core_if);
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f7ff ff20 	bl	80093b4 <calc_num_in_eps>
 8009574:	4603      	mov	r3, r0
 8009576:	b2da      	uxtb	r2, r3
 8009578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800957a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	dev_if->num_out_eps = calc_num_out_eps(core_if);
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f7ff ff60 	bl	8009444 <calc_num_out_eps>
 8009584:	4603      	mov	r3, r0
 8009586:	b2da      	uxtb	r2, r3
 8009588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800958a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

	DWC_DEBUGPL(DBG_CIL, "num_dev_perio_in_ep=%d\n",
		    core_if->hwcfg4.b.num_dev_perio_in_ep);

	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 800958e:	f04f 0300 	mov.w	r3, #0
 8009592:	637b      	str	r3, [r7, #52]	; 0x34
 8009594:	e019      	b.n	80095ca <dwc_otg_core_init+0x11e>
		dev_if->perio_tx_fifo_size[i] =
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
 8009596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009598:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800959c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80095a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80095a2:	18d3      	adds	r3, r2, r3
 80095a4:	f103 0304 	add.w	r3, r3, #4
 80095a8:	4618      	mov	r0, r3
 80095aa:	f7fd f977 	bl	800689c <DWC_READ_REG32>
 80095ae:	4603      	mov	r3, r0
 80095b0:	ea4f 4313 	mov.w	r3, r3, lsr #16

	DWC_DEBUGPL(DBG_CIL, "num_dev_perio_in_ep=%d\n",
		    core_if->hwcfg4.b.num_dev_perio_in_ep);

	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
		dev_if->perio_tx_fifo_size[i] =
 80095b4:	b299      	uxth	r1, r3
 80095b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80095ba:	f102 0224 	add.w	r2, r2, #36	; 0x24
 80095be:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	dev_if->num_out_eps = calc_num_out_eps(core_if);

	DWC_DEBUGPL(DBG_CIL, "num_dev_perio_in_ep=%d\n",
		    core_if->hwcfg4.b.num_dev_perio_in_ep);

	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 80095c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095c4:	f103 0301 	add.w	r3, r3, #1
 80095c8:	637b      	str	r3, [r7, #52]	; 0x34
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80095d0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80095d4:	b2db      	uxtb	r3, r3
 80095d6:	461a      	mov	r2, r3
 80095d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095da:	429a      	cmp	r2, r3
 80095dc:	dcdb      	bgt.n	8009596 <dwc_otg_core_init+0xea>
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
		DWC_DEBUGPL(DBG_CIL, "Periodic Tx FIFO SZ #%d=0x%0x\n",
			    i, dev_if->perio_tx_fifo_size[i]);
	}

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 80095de:	f04f 0300 	mov.w	r3, #0
 80095e2:	637b      	str	r3, [r7, #52]	; 0x34
 80095e4:	e01b      	b.n	800961e <dwc_otg_core_init+0x172>
		dev_if->tx_fifo_size[i] =
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
 80095e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095e8:	f103 0340 	add.w	r3, r3, #64	; 0x40
 80095ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80095f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80095f2:	18d3      	adds	r3, r2, r3
 80095f4:	f103 0304 	add.w	r3, r3, #4
 80095f8:	4618      	mov	r0, r3
 80095fa:	f7fd f94f 	bl	800689c <DWC_READ_REG32>
 80095fe:	4603      	mov	r3, r0
 8009600:	ea4f 4313 	mov.w	r3, r3, lsr #16
		DWC_DEBUGPL(DBG_CIL, "Periodic Tx FIFO SZ #%d=0x%0x\n",
			    i, dev_if->perio_tx_fifo_size[i]);
	}

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
		dev_if->tx_fifo_size[i] =
 8009604:	b29a      	uxth	r2, r3
 8009606:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800960a:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800960e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009612:	18cb      	adds	r3, r1, r3
 8009614:	80da      	strh	r2, [r3, #6]
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
		DWC_DEBUGPL(DBG_CIL, "Periodic Tx FIFO SZ #%d=0x%0x\n",
			    i, dev_if->perio_tx_fifo_size[i]);
	}

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 8009616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009618:	f103 0301 	add.w	r3, r3, #1
 800961c:	637b      	str	r3, [r7, #52]	; 0x34
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 8009624:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8009628:	b2db      	uxtb	r3, r3
 800962a:	461a      	mov	r2, r3
 800962c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800962e:	429a      	cmp	r2, r3
 8009630:	dcd9      	bgt.n	80095e6 <dwc_otg_core_init+0x13a>
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
		DWC_DEBUGPL(DBG_CIL, "Tx FIFO SZ #%d=0x%0x\n",
			    i, dev_if->tx_fifo_size[i]);
	}

	core_if->total_fifo_size = core_if->hwcfg3.b.dfifo_depth;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f8b3 2056 	ldrh.w	r2, [r3, #86]	; 0x56
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	core_if->rx_fifo_size = DWC_READ_REG32(&global_regs->grxfsiz);
 800963e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009640:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8009644:	4618      	mov	r0, r3
 8009646:	f7fd f929 	bl	800689c <DWC_READ_REG32>
 800964a:	4603      	mov	r3, r0
 800964c:	b29a      	uxth	r2, r3
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	core_if->nperio_tx_fifo_size =
	    DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16;
 8009654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009656:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800965a:	4618      	mov	r0, r3
 800965c:	f7fd f91e 	bl	800689c <DWC_READ_REG32>
 8009660:	4603      	mov	r3, r0
 8009662:	ea4f 4313 	mov.w	r3, r3, lsr #16
			    i, dev_if->tx_fifo_size[i]);
	}

	core_if->total_fifo_size = core_if->hwcfg3.b.dfifo_depth;
	core_if->rx_fifo_size = DWC_READ_REG32(&global_regs->grxfsiz);
	core_if->nperio_tx_fifo_size =
 8009666:	b29a      	uxth	r2, r3
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		usbcfg.b.force_host_mode = 1;
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
#endif
#endif

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) &&
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	695b      	ldr	r3, [r3, #20]
 8009674:	2b01      	cmp	r3, #1
 8009676:	f040 8082 	bne.w	800977e <dwc_otg_core_init+0x2d2>
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
		usbcfg.b.force_host_mode = 1;
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
#endif
#endif

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) &&
 8009682:	2b00      	cmp	r3, #0
 8009684:	d17b      	bne.n	800977e <dwc_otg_core_init+0x2d2>
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
		/* If FS mode with FS PHY */

		/* core_init() is now called on every switch so only call the
		 * following for the first time through. */
		if (!core_if->phy_init_done) {
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	7d1b      	ldrb	r3, [r3, #20]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d11a      	bne.n	80096c4 <dwc_otg_core_init+0x218>
			core_if->phy_init_done = 1;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	f04f 0201 	mov.w	r2, #1
 8009694:	751a      	strb	r2, [r3, #20]
			DWC_DEBUGPL(DBG_CIL, "FS_PHY detected\n");
			usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 8009696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009698:	f103 030c 	add.w	r3, r3, #12
 800969c:	4618      	mov	r0, r3
 800969e:	f7fd f8fd 	bl	800689c <DWC_READ_REG32>
 80096a2:	4603      	mov	r3, r0
 80096a4:	623b      	str	r3, [r7, #32]
			usbcfg.b.physel = 1;
 80096a6:	6a3b      	ldr	r3, [r7, #32]
 80096a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80096ac:	623b      	str	r3, [r7, #32]
			DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 80096ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096b0:	f103 020c 	add.w	r2, r3, #12
 80096b4:	6a3b      	ldr	r3, [r7, #32]
 80096b6:	4610      	mov	r0, r2
 80096b8:	4619      	mov	r1, r3
 80096ba:	f7fd f8fb 	bl	80068b4 <DWC_WRITE_REG32>

			/* Reset after a PHY select */
			dwc_otg_core_reset(core_if);
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f003 fbf0 	bl	800cea4 <dwc_otg_core_reset>
		}
		dctl_data_t dctl = { .d32 = core_if->dev_if->dev_global_regs->dctl };
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	689b      	ldr	r3, [r3, #8]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	685b      	ldr	r3, [r3, #4]
 80096cc:	617b      	str	r3, [r7, #20]
		dctl.b.sftdiscon = 1; /* Disconnect until we are finished */
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	f043 0302 	orr.w	r3, r3, #2
 80096d4:	617b      	str	r3, [r7, #20]
		core_if->dev_if->dev_global_regs->dctl = dctl.d32;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	689b      	ldr	r3, [r3, #8]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	697a      	ldr	r2, [r7, #20]
 80096de:	605a      	str	r2, [r3, #4]

		/* Program DCFG.DevSpd or HCFG.FSLSPclkSel to 48Mhz in FS.      Also
		 * do this on HNP Dev/Host mode switches (done in dev_init and
		 * host_init). */

		if (dwc_otg_is_host_mode(core_if)) {
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f003 fc4f 	bl	800cf84 <dwc_otg_is_host_mode>
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d003      	beq.n	80096f4 <dwc_otg_core_init+0x248>
			init_fslspclksel(core_if);
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f7ff fdcd 	bl	800928c <init_fslspclksel>
 80096f2:	e002      	b.n	80096fa <dwc_otg_core_init+0x24e>
		} else {
			init_devspd(core_if);
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f7ff fe0f 	bl	8009318 <init_devspd>
		}

		if (core_if->core_params->i2c_enable) {
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009702:	2b00      	cmp	r3, #0
 8009704:	f000 8083 	beq.w	800980e <dwc_otg_core_init+0x362>
			DWC_DEBUGPL(DBG_CIL, "FS_PHY Enabling I2c\n");
			/* Program GUSBCFG.OtgUtmifsSel to I2C */
			usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 8009708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800970a:	f103 030c 	add.w	r3, r3, #12
 800970e:	4618      	mov	r0, r3
 8009710:	f7fd f8c4 	bl	800689c <DWC_READ_REG32>
 8009714:	4603      	mov	r3, r0
 8009716:	623b      	str	r3, [r7, #32]
			usbcfg.b.otgutmifssel = 1;
 8009718:	6a3b      	ldr	r3, [r7, #32]
 800971a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800971e:	623b      	str	r3, [r7, #32]
			DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 8009720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009722:	f103 020c 	add.w	r2, r3, #12
 8009726:	6a3b      	ldr	r3, [r7, #32]
 8009728:	4610      	mov	r0, r2
 800972a:	4619      	mov	r1, r3
 800972c:	f7fd f8c2 	bl	80068b4 <DWC_WRITE_REG32>

			/* Program GI2CCTL.I2CEn */
			i2cctl.d32 = DWC_READ_REG32(&global_regs->gi2cctl);
 8009730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009732:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8009736:	4618      	mov	r0, r3
 8009738:	f7fd f8b0 	bl	800689c <DWC_READ_REG32>
 800973c:	4603      	mov	r3, r0
 800973e:	61fb      	str	r3, [r7, #28]
			i2cctl.b.i2cdevaddr = 1;
 8009740:	69fb      	ldr	r3, [r7, #28]
 8009742:	f04f 0201 	mov.w	r2, #1
 8009746:	f362 639b 	bfi	r3, r2, #26, #2
 800974a:	61fb      	str	r3, [r7, #28]
			i2cctl.b.i2cen = 0;
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	f36f 53d7 	bfc	r3, #23, #1
 8009752:	61fb      	str	r3, [r7, #28]
			DWC_WRITE_REG32(&global_regs->gi2cctl, i2cctl.d32);
 8009754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009756:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800975a:	69fb      	ldr	r3, [r7, #28]
 800975c:	4610      	mov	r0, r2
 800975e:	4619      	mov	r1, r3
 8009760:	f7fd f8a8 	bl	80068b4 <DWC_WRITE_REG32>
			i2cctl.b.i2cen = 1;
 8009764:	69fb      	ldr	r3, [r7, #28]
 8009766:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800976a:	61fb      	str	r3, [r7, #28]
			DWC_WRITE_REG32(&global_regs->gi2cctl, i2cctl.d32);
 800976c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800976e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009772:	69fb      	ldr	r3, [r7, #28]
 8009774:	4610      	mov	r0, r2
 8009776:	4619      	mov	r1, r3
 8009778:	f7fd f89c 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
#endif
#endif

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) &&
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 800977c:	e047      	b.n	800980e <dwc_otg_core_init+0x362>
		}

	} /* endif speed == DWC_SPEED_PARAM_FULL */
	else {
		/* High speed PHY. */
		if (!core_if->phy_init_done) {
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	7d1b      	ldrb	r3, [r3, #20]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d144      	bne.n	8009810 <dwc_otg_core_init+0x364>
			core_if->phy_init_done = 1;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f04f 0201 	mov.w	r2, #1
 800978c:	751a      	strb	r2, [r3, #20]
			/* HS PHY parameters.  These parameters are preserved
			 * during soft reset so only program the first time.  Do
			 * a soft reset immediately after setting phyif.  */

			if (core_if->core_params->phy_type == 2) {
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009796:	2b02      	cmp	r3, #2
 8009798:	d114      	bne.n	80097c4 <dwc_otg_core_init+0x318>
				/* ULPI interface */
				usbcfg.b.ulpi_utmi_sel = 1;
 800979a:	6a3b      	ldr	r3, [r7, #32]
 800979c:	f043 0310 	orr.w	r3, r3, #16
 80097a0:	623b      	str	r3, [r7, #32]
				usbcfg.b.phyif = 0;
 80097a2:	6a3b      	ldr	r3, [r7, #32]
 80097a4:	f36f 03c3 	bfc	r3, #3, #1
 80097a8:	623b      	str	r3, [r7, #32]
				usbcfg.b.ddrsel =
				    core_if->core_params->phy_ulpi_ddr;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90

			if (core_if->core_params->phy_type == 2) {
				/* ULPI interface */
				usbcfg.b.ulpi_utmi_sel = 1;
				usbcfg.b.phyif = 0;
				usbcfg.b.ddrsel =
 80097b2:	b2db      	uxtb	r3, r3
 80097b4:	f003 0301 	and.w	r3, r3, #1
 80097b8:	b2da      	uxtb	r2, r3
 80097ba:	6a3b      	ldr	r3, [r7, #32]
 80097bc:	f362 13c7 	bfi	r3, r2, #7, #1
 80097c0:	623b      	str	r3, [r7, #32]
 80097c2:	e018      	b.n	80097f6 <dwc_otg_core_init+0x34a>
				    core_if->core_params->phy_ulpi_ddr;
			} else if (core_if->core_params->phy_type == 1) {
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d112      	bne.n	80097f6 <dwc_otg_core_init+0x34a>
				/* UTMI+ interface */
				usbcfg.b.ulpi_utmi_sel = 0;
 80097d0:	6a3b      	ldr	r3, [r7, #32]
 80097d2:	f36f 1304 	bfc	r3, #4, #1
 80097d6:	623b      	str	r3, [r7, #32]
				if (core_if->core_params->phy_utmi_width == 16) {
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80097e0:	2b10      	cmp	r3, #16
 80097e2:	d104      	bne.n	80097ee <dwc_otg_core_init+0x342>
					usbcfg.b.phyif = 1;
 80097e4:	6a3b      	ldr	r3, [r7, #32]
 80097e6:	f043 0308 	orr.w	r3, r3, #8
 80097ea:	623b      	str	r3, [r7, #32]
 80097ec:	e003      	b.n	80097f6 <dwc_otg_core_init+0x34a>

				} else {
					usbcfg.b.phyif = 0;
 80097ee:	6a3b      	ldr	r3, [r7, #32]
 80097f0:	f36f 03c3 	bfc	r3, #3, #1
 80097f4:	623b      	str	r3, [r7, #32]
				}
			} else {
				DWC_ERROR("FS PHY TYPE\n");
			}
			DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 80097f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097f8:	f103 020c 	add.w	r2, r3, #12
 80097fc:	6a3b      	ldr	r3, [r7, #32]
 80097fe:	4610      	mov	r0, r2
 8009800:	4619      	mov	r1, r3
 8009802:	f7fd f857 	bl	80068b4 <DWC_WRITE_REG32>
			/* Reset after setting the PHY parameters */
			dwc_otg_core_reset(core_if);
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f003 fb4c 	bl	800cea4 <dwc_otg_core_reset>
 800980c:	e000      	b.n	8009810 <dwc_otg_core_init+0x364>
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
#endif
#endif

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) &&
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 800980e:	bf00      	nop
			dwc_otg_core_reset(core_if);

		}
	}

	if ((core_if->hwcfg2.b.hs_phy_type == 2) &&
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009816:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800981a:	b2db      	uxtb	r3, r3
 800981c:	2b80      	cmp	r3, #128	; 0x80
 800981e:	d126      	bne.n	800986e <dwc_otg_core_init+0x3c2>
	    (core_if->hwcfg2.b.fs_phy_type == 1) &&
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009826:	f003 0303 	and.w	r3, r3, #3
 800982a:	b2db      	uxtb	r3, r3
			dwc_otg_core_reset(core_if);

		}
	}

	if ((core_if->hwcfg2.b.hs_phy_type == 2) &&
 800982c:	2b01      	cmp	r3, #1
 800982e:	d11e      	bne.n	800986e <dwc_otg_core_init+0x3c2>
	    (core_if->hwcfg2.b.fs_phy_type == 1) &&
	    (core_if->core_params->ulpi_fs_ls)) {
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c

		}
	}

	if ((core_if->hwcfg2.b.hs_phy_type == 2) &&
	    (core_if->hwcfg2.b.fs_phy_type == 1) &&
 8009838:	2b00      	cmp	r3, #0
 800983a:	d018      	beq.n	800986e <dwc_otg_core_init+0x3c2>
	    (core_if->core_params->ulpi_fs_ls)) {
		DWC_DEBUGPL(DBG_CIL, "Setting ULPI FSLS\n");
		usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 800983c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800983e:	f103 030c 	add.w	r3, r3, #12
 8009842:	4618      	mov	r0, r3
 8009844:	f7fd f82a 	bl	800689c <DWC_READ_REG32>
 8009848:	4603      	mov	r3, r0
 800984a:	623b      	str	r3, [r7, #32]
		usbcfg.b.ulpi_fsls = 1;
 800984c:	6a3b      	ldr	r3, [r7, #32]
 800984e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009852:	623b      	str	r3, [r7, #32]
		usbcfg.b.ulpi_clk_sus_m = 1;
 8009854:	6a3b      	ldr	r3, [r7, #32]
 8009856:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800985a:	623b      	str	r3, [r7, #32]
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800985c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800985e:	f103 020c 	add.w	r2, r3, #12
 8009862:	6a3b      	ldr	r3, [r7, #32]
 8009864:	4610      	mov	r0, r2
 8009866:	4619      	mov	r1, r3
 8009868:	f7fd f824 	bl	80068b4 <DWC_WRITE_REG32>
 800986c:	e017      	b.n	800989e <dwc_otg_core_init+0x3f2>
	} else {
		usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 800986e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009870:	f103 030c 	add.w	r3, r3, #12
 8009874:	4618      	mov	r0, r3
 8009876:	f7fd f811 	bl	800689c <DWC_READ_REG32>
 800987a:	4603      	mov	r3, r0
 800987c:	623b      	str	r3, [r7, #32]
		usbcfg.b.ulpi_fsls = 0;
 800987e:	6a3b      	ldr	r3, [r7, #32]
 8009880:	f36f 4351 	bfc	r3, #17, #1
 8009884:	623b      	str	r3, [r7, #32]
		usbcfg.b.ulpi_clk_sus_m = 0;
 8009886:	6a3b      	ldr	r3, [r7, #32]
 8009888:	f36f 43d3 	bfc	r3, #19, #1
 800988c:	623b      	str	r3, [r7, #32]
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800988e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009890:	f103 020c 	add.w	r2, r3, #12
 8009894:	6a3b      	ldr	r3, [r7, #32]
 8009896:	4610      	mov	r0, r2
 8009898:	4619      	mov	r1, r3
 800989a:	f7fd f80b 	bl	80068b4 <DWC_WRITE_REG32>
	}

	/* Program the GAHBCFG Register. */
	switch (core_if->hwcfg2.b.architecture) {
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80098a4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80098a8:	b2db      	uxtb	r3, r3
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	d016      	beq.n	80098dc <dwc_otg_core_init+0x430>
 80098ae:	2b02      	cmp	r3, #2
 80098b0:	d04e      	beq.n	8009950 <dwc_otg_core_init+0x4a4>
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d16b      	bne.n	800998e <dwc_otg_core_init+0x4e2>

	case DWC_SLAVE_ONLY_ARCH:
		DWC_DEBUGPL(DBG_CIL, "Slave Only Mode\n");
		ahbcfg.b.nptxfemplvl_txfemplvl =
 80098b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098b8:	f36f 13c7 	bfc	r3, #7, #1
 80098bc:	627b      	str	r3, [r7, #36]	; 0x24
		    DWC_GAHBCFG_TXFEMPTYLVL_HALFEMPTY;
		ahbcfg.b.ptxfemplvl = DWC_GAHBCFG_TXFEMPTYLVL_HALFEMPTY;
 80098be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098c0:	f36f 2308 	bfc	r3, #8, #1
 80098c4:	627b      	str	r3, [r7, #36]	; 0x24
		core_if->dma_enable = 0;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f04f 0200 	mov.w	r2, #0
 80098cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		core_if->dma_desc_enable = 0;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f04f 0200 	mov.w	r2, #0
 80098d6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
		break;
 80098da:	e058      	b.n	800998e <dwc_otg_core_init+0x4e2>

	case DWC_EXT_DMA_ARCH:
		DWC_DEBUGPL(DBG_CIL, "External DMA Mode\n");
		{
			uint8_t brst_sz = core_if->core_params->dma_burst_size;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	691b      	ldr	r3, [r3, #16]
 80098e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			ahbcfg.b.hburstlen = 0;
 80098e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098e8:	f36f 0344 	bfc	r3, #1, #4
 80098ec:	627b      	str	r3, [r7, #36]	; 0x24
			while (brst_sz > 1) {
 80098ee:	e012      	b.n	8009916 <dwc_otg_core_init+0x46a>
				ahbcfg.b.hburstlen++;
 80098f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098f2:	f3c3 0343 	ubfx	r3, r3, #1, #4
 80098f6:	b2db      	uxtb	r3, r3
 80098f8:	f103 0301 	add.w	r3, r3, #1
 80098fc:	f003 030f 	and.w	r3, r3, #15
 8009900:	b2da      	uxtb	r2, r3
 8009902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009904:	f362 0344 	bfi	r3, r2, #1, #4
 8009908:	627b      	str	r3, [r7, #36]	; 0x24
				brst_sz >>= 1;
 800990a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800990e:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8009912:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	case DWC_EXT_DMA_ARCH:
		DWC_DEBUGPL(DBG_CIL, "External DMA Mode\n");
		{
			uint8_t brst_sz = core_if->core_params->dma_burst_size;
			ahbcfg.b.hburstlen = 0;
			while (brst_sz > 1) {
 8009916:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800991a:	2b01      	cmp	r3, #1
 800991c:	d8e8      	bhi.n	80098f0 <dwc_otg_core_init+0x444>
				ahbcfg.b.hburstlen++;
				brst_sz >>= 1;
			}
		}
		core_if->dma_enable = (core_if->core_params->dma_enable != 0);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	689b      	ldr	r3, [r3, #8]
 8009924:	2b00      	cmp	r3, #0
 8009926:	bf0c      	ite	eq
 8009928:	2300      	moveq	r3, #0
 800992a:	2301      	movne	r3, #1
 800992c:	b2db      	uxtb	r3, r3
 800992e:	461a      	mov	r2, r3
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		core_if->dma_desc_enable =
		    (core_if->core_params->dma_desc_enable != 0);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	68db      	ldr	r3, [r3, #12]
 800993c:	2b00      	cmp	r3, #0
 800993e:	bf0c      	ite	eq
 8009940:	2300      	moveq	r3, #0
 8009942:	2301      	movne	r3, #1
 8009944:	b2db      	uxtb	r3, r3
 8009946:	461a      	mov	r2, r3
				ahbcfg.b.hburstlen++;
				brst_sz >>= 1;
			}
		}
		core_if->dma_enable = (core_if->core_params->dma_enable != 0);
		core_if->dma_desc_enable =
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
		    (core_if->core_params->dma_desc_enable != 0);
		break;
 800994e:	e01e      	b.n	800998e <dwc_otg_core_init+0x4e2>

	case DWC_INT_DMA_ARCH:
		DWC_DEBUGPL(DBG_CIL, "Internal DMA Mode\n");
		ahbcfg.b.hburstlen = DWC_GAHBCFG_INT_DMA_BURST_INCR;
 8009950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009952:	f04f 0201 	mov.w	r2, #1
 8009956:	f362 0344 	bfi	r3, r2, #1, #4
 800995a:	627b      	str	r3, [r7, #36]	; 0x24
		core_if->dma_enable = (core_if->core_params->dma_enable != 0);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	689b      	ldr	r3, [r3, #8]
 8009962:	2b00      	cmp	r3, #0
 8009964:	bf0c      	ite	eq
 8009966:	2300      	moveq	r3, #0
 8009968:	2301      	movne	r3, #1
 800996a:	b2db      	uxtb	r3, r3
 800996c:	461a      	mov	r2, r3
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		core_if->dma_desc_enable =
		    (core_if->core_params->dma_desc_enable != 0);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	68db      	ldr	r3, [r3, #12]
 800997a:	2b00      	cmp	r3, #0
 800997c:	bf0c      	ite	eq
 800997e:	2300      	moveq	r3, #0
 8009980:	2301      	movne	r3, #1
 8009982:	b2db      	uxtb	r3, r3
 8009984:	461a      	mov	r2, r3

	case DWC_INT_DMA_ARCH:
		DWC_DEBUGPL(DBG_CIL, "Internal DMA Mode\n");
		ahbcfg.b.hburstlen = DWC_GAHBCFG_INT_DMA_BURST_INCR;
		core_if->dma_enable = (core_if->core_params->dma_enable != 0);
		core_if->dma_desc_enable =
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
		    (core_if->core_params->dma_desc_enable != 0);
		break;
 800998c:	bf00      	nop

	}
	if (core_if->dma_enable) {
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009994:	2b00      	cmp	r3, #0
 8009996:	d104      	bne.n	80099a2 <dwc_otg_core_init+0x4f6>
			DWC_PRINTF("Using Buffer DMA mode\n");

		}
	} else {
		DWC_PRINTF("Using Slave mode\n");
		core_if->dma_desc_enable = 0;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f04f 0200 	mov.w	r2, #0
 800999e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	}

	ahbcfg.b.dmaenable = core_if->dma_enable;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80099a8:	f003 0301 	and.w	r3, r3, #1
 80099ac:	b2da      	uxtb	r2, r3
 80099ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b0:	f362 1345 	bfi	r3, r2, #5, #1
 80099b4:	627b      	str	r3, [r7, #36]	; 0x24
	DWC_WRITE_REG32(&global_regs->gahbcfg, ahbcfg.d32);
 80099b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099b8:	f103 0208 	add.w	r2, r3, #8
 80099bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099be:	4610      	mov	r0, r2
 80099c0:	4619      	mov	r1, r3
 80099c2:	f7fc ff77 	bl	80068b4 <DWC_WRITE_REG32>

	core_if->en_multiple_tx_fifo = core_if->hwcfg4.b.ded_fifo_en;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 80099cc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80099d0:	b2db      	uxtb	r3, r3
 80099d2:	461a      	mov	r2, r3
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a

	core_if->pti_enh_enable = core_if->core_params->pti_enable != 0;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	bf0c      	ite	eq
 80099e6:	2300      	moveq	r3, #0
 80099e8:	2301      	movne	r3, #1
 80099ea:	b2db      	uxtb	r3, r3
 80099ec:	461a      	mov	r2, r3
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	core_if->multiproc_int_enable = core_if->core_params->mpi_enable;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 80099fc:	b2da      	uxtb	r2, r3
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
		   ((core_if->multiproc_int_enable) ? "enabled" : "disabled"));

	/*
	 * Program the GUSBCFG register.
	 */
	usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 8009a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a06:	f103 030c 	add.w	r3, r3, #12
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f7fc ff46 	bl	800689c <DWC_READ_REG32>
 8009a10:	4603      	mov	r3, r0
 8009a12:	623b      	str	r3, [r7, #32]

	switch (core_if->hwcfg2.b.op_mode) {
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009a1a:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	2b06      	cmp	r3, #6
 8009a22:	d878      	bhi.n	8009b16 <dwc_otg_core_init+0x66a>
 8009a24:	a201      	add	r2, pc, #4	; (adr r2, 8009a2c <dwc_otg_core_init+0x580>)
 8009a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a2a:	bf00      	nop
 8009a2c:	08009a49 	.word	0x08009a49
 8009a30:	08009a7b 	.word	0x08009a7b
 8009a34:	08009a9d 	.word	0x08009a9d
 8009a38:	08009aaf 	.word	0x08009aaf
 8009a3c:	08009ad1 	.word	0x08009ad1
 8009a40:	08009ae3 	.word	0x08009ae3
 8009a44:	08009b05 	.word	0x08009b05
	case DWC_MODE_HNP_SRP_CAPABLE:
		usbcfg.b.hnpcap = (core_if->core_params->otg_cap ==
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	bf14      	ite	ne
 8009a52:	2300      	movne	r3, #0
 8009a54:	2301      	moveq	r3, #1
 8009a56:	b2da      	uxtb	r2, r3
 8009a58:	6a3b      	ldr	r3, [r7, #32]
 8009a5a:	f362 2349 	bfi	r3, r2, #9, #1
 8009a5e:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE);
		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	685b      	ldr	r3, [r3, #4]
 8009a66:	2b02      	cmp	r3, #2
 8009a68:	bf0c      	ite	eq
 8009a6a:	2300      	moveq	r3, #0
 8009a6c:	2301      	movne	r3, #1
 8009a6e:	b2da      	uxtb	r2, r3
 8009a70:	6a3b      	ldr	r3, [r7, #32]
 8009a72:	f362 2308 	bfi	r3, r2, #8, #1
 8009a76:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		break;
 8009a78:	e04d      	b.n	8009b16 <dwc_otg_core_init+0x66a>

	case DWC_MODE_SRP_ONLY_CAPABLE:
		usbcfg.b.hnpcap = 0;
 8009a7a:	6a3b      	ldr	r3, [r7, #32]
 8009a7c:	f36f 2349 	bfc	r3, #9, #1
 8009a80:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	685b      	ldr	r3, [r3, #4]
 8009a88:	2b02      	cmp	r3, #2
 8009a8a:	bf0c      	ite	eq
 8009a8c:	2300      	moveq	r3, #0
 8009a8e:	2301      	movne	r3, #1
 8009a90:	b2da      	uxtb	r2, r3
 8009a92:	6a3b      	ldr	r3, [r7, #32]
 8009a94:	f362 2308 	bfi	r3, r2, #8, #1
 8009a98:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		break;
 8009a9a:	e03c      	b.n	8009b16 <dwc_otg_core_init+0x66a>

	case DWC_MODE_NO_HNP_SRP_CAPABLE:
		usbcfg.b.hnpcap = 0;
 8009a9c:	6a3b      	ldr	r3, [r7, #32]
 8009a9e:	f36f 2349 	bfc	r3, #9, #1
 8009aa2:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = 0;
 8009aa4:	6a3b      	ldr	r3, [r7, #32]
 8009aa6:	f36f 2308 	bfc	r3, #8, #1
 8009aaa:	623b      	str	r3, [r7, #32]
		break;
 8009aac:	e033      	b.n	8009b16 <dwc_otg_core_init+0x66a>

	case DWC_MODE_SRP_CAPABLE_DEVICE:
		usbcfg.b.hnpcap = 0;
 8009aae:	6a3b      	ldr	r3, [r7, #32]
 8009ab0:	f36f 2349 	bfc	r3, #9, #1
 8009ab4:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	685b      	ldr	r3, [r3, #4]
 8009abc:	2b02      	cmp	r3, #2
 8009abe:	bf0c      	ite	eq
 8009ac0:	2300      	moveq	r3, #0
 8009ac2:	2301      	movne	r3, #1
 8009ac4:	b2da      	uxtb	r2, r3
 8009ac6:	6a3b      	ldr	r3, [r7, #32]
 8009ac8:	f362 2308 	bfi	r3, r2, #8, #1
 8009acc:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		break;
 8009ace:	e022      	b.n	8009b16 <dwc_otg_core_init+0x66a>

	case DWC_MODE_NO_SRP_CAPABLE_DEVICE:
		usbcfg.b.hnpcap = 0;
 8009ad0:	6a3b      	ldr	r3, [r7, #32]
 8009ad2:	f36f 2349 	bfc	r3, #9, #1
 8009ad6:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = 0;
 8009ad8:	6a3b      	ldr	r3, [r7, #32]
 8009ada:	f36f 2308 	bfc	r3, #8, #1
 8009ade:	623b      	str	r3, [r7, #32]
		break;
 8009ae0:	e019      	b.n	8009b16 <dwc_otg_core_init+0x66a>

	case DWC_MODE_SRP_CAPABLE_HOST:
		usbcfg.b.hnpcap = 0;
 8009ae2:	6a3b      	ldr	r3, [r7, #32]
 8009ae4:	f36f 2349 	bfc	r3, #9, #1
 8009ae8:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	2b02      	cmp	r3, #2
 8009af2:	bf0c      	ite	eq
 8009af4:	2300      	moveq	r3, #0
 8009af6:	2301      	movne	r3, #1
 8009af8:	b2da      	uxtb	r2, r3
 8009afa:	6a3b      	ldr	r3, [r7, #32]
 8009afc:	f362 2308 	bfi	r3, r2, #8, #1
 8009b00:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		break;
 8009b02:	e008      	b.n	8009b16 <dwc_otg_core_init+0x66a>

	case DWC_MODE_NO_SRP_CAPABLE_HOST:
		usbcfg.b.hnpcap = 0;
 8009b04:	6a3b      	ldr	r3, [r7, #32]
 8009b06:	f36f 2349 	bfc	r3, #9, #1
 8009b0a:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = 0;
 8009b0c:	6a3b      	ldr	r3, [r7, #32]
 8009b0e:	f36f 2308 	bfc	r3, #8, #1
 8009b12:	623b      	str	r3, [r7, #32]
		break;
 8009b14:	bf00      	nop
	}

	DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 8009b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b18:	f103 020c 	add.w	r2, r3, #12
 8009b1c:	6a3b      	ldr	r3, [r7, #32]
 8009b1e:	4610      	mov	r0, r2
 8009b20:	4619      	mov	r1, r3
 8009b22:	f7fc fec7 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_MODIFY_REG32(&core_if->core_global_regs->glpmcfg,
				 0, lpmcfg.d32);

	}
#endif
	if (core_if->core_params->ic_usb_cap) {
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d011      	beq.n	8009b56 <dwc_otg_core_init+0x6aa>

		gusbcfg_data_t gusbcfg = {.d32 = 0 };
 8009b32:	f04f 0300 	mov.w	r3, #0
 8009b36:	613b      	str	r3, [r7, #16]

		gusbcfg.b.ic_usb_cap = 1;
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009b3e:	613b      	str	r3, [r7, #16]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gusbcfg,
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	685b      	ldr	r3, [r3, #4]
 8009b44:	f103 020c 	add.w	r2, r3, #12
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	4610      	mov	r0, r2
 8009b4c:	f04f 0100 	mov.w	r1, #0
 8009b50:	461a      	mov	r2, r3
 8009b52:	f7fc febd 	bl	80068d0 <DWC_MODIFY_REG32>
				 0, gusbcfg.d32);
	}
	{
		gotgctl_data_t gotgctl = {.d32 = 0 };
 8009b56:	f04f 0300 	mov.w	r3, #0
 8009b5a:	60fb      	str	r3, [r7, #12]

		gotgctl.b.otgver = core_if->core_params->otg_ver;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8009b64:	b2db      	uxtb	r3, r3
 8009b66:	f003 0301 	and.w	r3, r3, #1
 8009b6a:	b2da      	uxtb	r2, r3
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	f362 5314 	bfi	r3, r2, #20, #1
 8009b72:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gotgctl, 0,
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	685b      	ldr	r3, [r3, #4]
 8009b78:	461a      	mov	r2, r3
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	4610      	mov	r0, r2
 8009b7e:	f04f 0100 	mov.w	r1, #0
 8009b82:	461a      	mov	r2, r3
 8009b84:	f7fc fea4 	bl	80068d0 <DWC_MODIFY_REG32>
				 gotgctl.d32);
		/* Set OTG version supported */
		core_if->otg_ver = core_if->core_params->otg_ver;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8009b90:	461a      	mov	r2, r3
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
			   core_if->core_params->otg_ver, core_if->otg_ver);
	}
	

	/* Enable common interrupts */
	dwc_otg_enable_common_interrupts(core_if);
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f7fe fa81 	bl	80080a0 <dwc_otg_enable_common_interrupts>

	/* Do device or host intialization based on mode during PCD
	 * and HCD initialization  */
	if (dwc_otg_is_host_mode(core_if)) {
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f003 f9f0 	bl	800cf84 <dwc_otg_is_host_mode>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d005      	beq.n	8009bb6 <dwc_otg_core_init+0x70a>
		DWC_DEBUGPL(DBG_ANY, "Host Mode\n");
		core_if->op_state = A_HOST;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	f04f 0201 	mov.w	r2, #1
 8009bb0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8009bb4:	e007      	b.n	8009bc6 <dwc_otg_core_init+0x71a>
	} else {
		DWC_DEBUGPL(DBG_ANY, "Device Mode\n");
		core_if->op_state = B_PERIPHERAL;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f04f 0204 	mov.w	r2, #4
 8009bbc:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
#ifdef DWC_DEVICE_ONLY
		dwc_otg_core_dev_init(core_if);
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f000 f853 	bl	8009c6c <dwc_otg_core_dev_init>
#endif
	}
}
 8009bc6:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}
 8009bce:	bf00      	nop

08009bd0 <dwc_otg_enable_device_interrupts>:
 * This function enables the Device mode interrupts.
 *
 * @param core_if Programming view of DWC_otg controller
 */
void dwc_otg_enable_device_interrupts(dwc_otg_core_if_t * core_if)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b084      	sub	sp, #16
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8009bd8:	f04f 0300 	mov.w	r3, #0
 8009bdc:	60bb      	str	r3, [r7, #8]

	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	685b      	ldr	r3, [r3, #4]
 8009be2:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_CIL, "%s()\n", __func__);

	/* Disable all interrupts. */
	DWC_WRITE_REG32(&global_regs->gintmsk, 0);
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f103 0318 	add.w	r3, r3, #24
 8009bea:	4618      	mov	r0, r3
 8009bec:	f04f 0100 	mov.w	r1, #0
 8009bf0:	f7fc fe60 	bl	80068b4 <DWC_WRITE_REG32>

	/* Clear any pending interrupts */
	DWC_WRITE_REG32(&global_regs->gintsts, 0xFFFFFFFF);
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f103 0314 	add.w	r3, r3, #20
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f04f 31ff 	mov.w	r1, #4294967295
 8009c00:	f7fc fe58 	bl	80068b4 <DWC_WRITE_REG32>

	/* Enable the common interrupts */
	dwc_otg_enable_common_interrupts(core_if);
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f7fe fa4b 	bl	80080a0 <dwc_otg_enable_common_interrupts>

	/* Enable interrupts */
	intr_mask.b.usbreset = 1;
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009c10:	60bb      	str	r3, [r7, #8]
	intr_mask.b.enumdone = 1;
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009c18:	60bb      	str	r3, [r7, #8]

	if (!core_if->multiproc_int_enable) {
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d107      	bne.n	8009c34 <dwc_otg_enable_device_interrupts+0x64>
		intr_mask.b.inepintr = 1;
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009c2a:	60bb      	str	r3, [r7, #8]
		intr_mask.b.outepintr = 1;
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009c32:	60bb      	str	r3, [r7, #8]
	}

	intr_mask.b.erlysuspend = 1;
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009c3a:	60bb      	str	r3, [r7, #8]

	if (core_if->en_multiple_tx_fifo == 0) {
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d103      	bne.n	8009c4e <dwc_otg_enable_device_interrupts+0x7e>
		intr_mask.b.epmismatch = 1;
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009c4c:	60bb      	str	r3, [r7, #8]
	intr_mask.b.eopframe = 1;
	intr_mask.b.incomplisoin = 1;
	intr_mask.b.incomplisoout = 1;
#endif

	DWC_MODIFY_REG32(&global_regs->gintmsk, intr_mask.d32, intr_mask.d32);
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	f103 0118 	add.w	r1, r3, #24
 8009c54:	68ba      	ldr	r2, [r7, #8]
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	4608      	mov	r0, r1
 8009c5a:	4611      	mov	r1, r2
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	f7fc fe37 	bl	80068d0 <DWC_MODIFY_REG32>

	DWC_DEBUGPL(DBG_CIL, "%s() gintmsk=%0x\n", __func__,
		    DWC_READ_REG32(&global_regs->gintmsk));
}
 8009c62:	f107 0710 	add.w	r7, r7, #16
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}
 8009c6a:	bf00      	nop

08009c6c <dwc_otg_core_dev_init>:
 *
 * @param core_if Programming view of DWC_otg controller
 *
 */
void dwc_otg_core_dev_init(dwc_otg_core_if_t * core_if)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b094      	sub	sp, #80	; 0x50
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
	int i;
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	685b      	ldr	r3, [r3, #4]
 8009c78:	64bb      	str	r3, [r7, #72]	; 0x48
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	689b      	ldr	r3, [r3, #8]
 8009c7e:	647b      	str	r3, [r7, #68]	; 0x44
	dwc_otg_core_params_t *params = core_if->core_params;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	643b      	str	r3, [r7, #64]	; 0x40

	dcfg_data_t dcfg = {.d32 = 0 };
 8009c86:	f04f 0300 	mov.w	r3, #0
 8009c8a:	637b      	str	r3, [r7, #52]	; 0x34
	grstctl_t resetctl = {.d32 = 0 };
 8009c8c:	f04f 0300 	mov.w	r3, #0
 8009c90:	633b      	str	r3, [r7, #48]	; 0x30
	fifosize_data_t txfifosize;
	dthrctl_data_t dthrctl;
	fifosize_data_t ptxfifosize;
	uint16_t rxfsiz, nptxfsiz;

	gdfifocfg_data_t gdfifocfg = {.d32 = 0 };
 8009c92:	f04f 0300 	mov.w	r3, #0
 8009c96:	61fb      	str	r3, [r7, #28]
	//hwcfg3_data_t hwcfg3 = {.d32 = 0 };

	/* Restart the Phy Clock */
	DWC_WRITE_REG32(core_if->pcgcctl, 0);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	69db      	ldr	r3, [r3, #28]
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	f04f 0100 	mov.w	r1, #0
 8009ca2:	f7fc fe07 	bl	80068b4 <DWC_WRITE_REG32>

	/* Device configuration register */
	init_devspd(core_if);
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f7ff fb36 	bl	8009318 <init_devspd>
	dcfg.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->dcfg);
 8009cac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f7fc fdf3 	bl	800689c <DWC_READ_REG32>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	637b      	str	r3, [r7, #52]	; 0x34
	dcfg.b.descdma = (core_if->dma_desc_enable) ? 1 : 0;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	bf0c      	ite	eq
 8009cc4:	2300      	moveq	r3, #0
 8009cc6:	2301      	movne	r3, #1
 8009cc8:	b2da      	uxtb	r2, r3
 8009cca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ccc:	f362 53d7 	bfi	r3, r2, #23, #1
 8009cd0:	637b      	str	r3, [r7, #52]	; 0x34
	dcfg.b.perfrint = DWC_DCFG_FRAME_INTERVAL_80;
 8009cd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009cd4:	f36f 23cc 	bfc	r3, #11, #2
 8009cd8:	637b      	str	r3, [r7, #52]	; 0x34

	DWC_WRITE_REG32(&dev_if->dev_global_regs->dcfg, dcfg.d32);
 8009cda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	461a      	mov	r2, r3
 8009ce0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ce2:	4610      	mov	r0, r2
 8009ce4:	4619      	mov	r1, r3
 8009ce6:	f7fc fde5 	bl	80068b4 <DWC_WRITE_REG32>

	/* Configure data FIFO sizes */
	if (core_if->hwcfg2.b.dynamic_fifo && params->enable_dynamic_fifo) {
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009cf0:	f003 0308 	and.w	r3, r3, #8
 8009cf4:	b2db      	uxtb	r3, r3
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	f000 80ad 	beq.w	8009e56 <dwc_otg_core_dev_init+0x1ea>
 8009cfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009cfe:	6a1b      	ldr	r3, [r3, #32]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	f000 80a8 	beq.w	8009e56 <dwc_otg_core_dev_init+0x1ea>

#ifdef DWC_UTE_CFI
		core_if->pwron_rxfsiz = DWC_READ_REG32(&global_regs->grxfsiz);
		core_if->init_rxfsiz = params->dev_rx_fifo_size;
#endif
		rx_fifo_size = params->dev_rx_fifo_size;
 8009d06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
		DWC_WRITE_REG32(&global_regs->grxfsiz, rx_fifo_size);
 8009d0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d0e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8009d12:	4618      	mov	r0, r3
 8009d14:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009d16:	f7fc fdcd 	bl	80068b4 <DWC_WRITE_REG32>

		DWC_DEBUGPL(DBG_CIL, "new grxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->grxfsiz));

		/** Set Periodic Tx FIFO Mask all bits 0 */
		core_if->p_tx_msk = 0;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f04f 0200 	mov.w	r2, #0
 8009d20:	671a      	str	r2, [r3, #112]	; 0x70

		/** Set Tx FIFO Mask all bits 0 */
		core_if->tx_msk = 0;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f04f 0200 	mov.w	r2, #0
 8009d28:	675a      	str	r2, [r3, #116]	; 0x74

		if (core_if->en_multiple_tx_fifo == 0) {
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d148      	bne.n	8009dc6 <dwc_otg_core_dev_init+0x15a>
			/* Non-periodic Tx FIFO */
			DWC_DEBUGPL(DBG_CIL, "initial gnptxfsiz=%08x\n",
				    DWC_READ_REG32(&global_regs->gnptxfsiz));

			nptxfifosize.b.depth = params->dev_nperio_tx_fifo_size;
 8009d34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d38:	b29a      	uxth	r2, r3
 8009d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d3c:	f362 431f 	bfi	r3, r2, #16, #16
 8009d40:	62fb      	str	r3, [r7, #44]	; 0x2c
			nptxfifosize.b.startaddr = params->dev_rx_fifo_size;
 8009d42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d46:	b29b      	uxth	r3, r3
 8009d48:	85bb      	strh	r3, [r7, #44]	; 0x2c

			DWC_WRITE_REG32(&global_regs->gnptxfsiz,
 8009d4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d4c:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8009d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d52:	4610      	mov	r0, r2
 8009d54:	4619      	mov	r1, r3
 8009d56:	f7fc fdad 	bl	80068b4 <DWC_WRITE_REG32>
			 * dev_perio_tx_fifo_size array and the FIFO size registers in
			 * the dptxfsiz array run from 0 to 14.
			 */
			/** @todo Finish debug of this */
			ptxfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 8009d5a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8009d5c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
			 * Indexes of the FIFO size module parameters in the
			 * dev_perio_tx_fifo_size array and the FIFO size registers in
			 * the dptxfsiz array run from 0 to 14.
			 */
			/** @todo Finish debug of this */
			ptxfifosize.b.startaddr =
 8009d5e:	18d3      	adds	r3, r2, r3
 8009d60:	b29b      	uxth	r3, r3
 8009d62:	843b      	strh	r3, [r7, #32]
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
			for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 8009d64:	f04f 0300 	mov.w	r3, #0
 8009d68:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d6a:	e021      	b.n	8009db0 <dwc_otg_core_dev_init+0x144>
				ptxfifosize.b.depth =
				    params->dev_perio_tx_fifo_size[i];
 8009d6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d6e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009d70:	f102 020c 	add.w	r2, r2, #12
 8009d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
			 */
			/** @todo Finish debug of this */
			ptxfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
			for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
				ptxfifosize.b.depth =
 8009d78:	b29a      	uxth	r2, r3
 8009d7a:	6a3b      	ldr	r3, [r7, #32]
 8009d7c:	f362 431f 	bfi	r3, r2, #16, #16
 8009d80:	623b      	str	r3, [r7, #32]
				    params->dev_perio_tx_fifo_size[i];
				DWC_DEBUGPL(DBG_CIL,
					    "initial dtxfsiz[%d]=%08x\n", i,
					    DWC_READ_REG32(&global_regs->dtxfsiz
							   [i]));
				DWC_WRITE_REG32(&global_regs->dtxfsiz[i],
 8009d82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d84:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8009d88:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009d8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009d8e:	18d3      	adds	r3, r2, r3
 8009d90:	f103 0204 	add.w	r2, r3, #4
 8009d94:	6a3b      	ldr	r3, [r7, #32]
 8009d96:	4610      	mov	r0, r2
 8009d98:	4619      	mov	r1, r3
 8009d9a:	f7fc fd8b 	bl	80068b4 <DWC_WRITE_REG32>
						ptxfifosize.d32);
				DWC_DEBUGPL(DBG_CIL, "new dtxfsiz[%d]=%08x\n",
					    i,
					    DWC_READ_REG32(&global_regs->dtxfsiz
							   [i]));
				ptxfifosize.b.startaddr += ptxfifosize.b.depth;
 8009d9e:	8c3a      	ldrh	r2, [r7, #32]
 8009da0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009da2:	18d3      	adds	r3, r2, r3
 8009da4:	b29b      	uxth	r3, r3
 8009da6:	843b      	strh	r3, [r7, #32]
			 * the dptxfsiz array run from 0 to 14.
			 */
			/** @todo Finish debug of this */
			ptxfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
			for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 8009da8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009daa:	f103 0301 	add.w	r3, r3, #1
 8009dae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8009db6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8009dba:	b2db      	uxtb	r3, r3
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dc0:	429a      	cmp	r2, r3
 8009dc2:	dcd3      	bgt.n	8009d6c <dwc_otg_core_dev_init+0x100>
 8009dc4:	e047      	b.n	8009e56 <dwc_otg_core_dev_init+0x1ea>
			core_if->pwron_gnptxfsiz =
			    (DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16);
			core_if->init_gnptxfsiz =
			    params->dev_nperio_tx_fifo_size;
#endif
			nptxfifosize.b.depth = params->dev_nperio_tx_fifo_size;
 8009dc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dca:	b29a      	uxth	r2, r3
 8009dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dce:	f362 431f 	bfi	r3, r2, #16, #16
 8009dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
			nptxfifosize.b.startaddr = params->dev_rx_fifo_size;
 8009dd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dd8:	b29b      	uxth	r3, r3
 8009dda:	85bb      	strh	r3, [r7, #44]	; 0x2c

			DWC_WRITE_REG32(&global_regs->gnptxfsiz,
 8009ddc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009dde:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8009de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009de4:	4610      	mov	r0, r2
 8009de6:	4619      	mov	r1, r3
 8009de8:	f7fc fd64 	bl	80068b4 <DWC_WRITE_REG32>

			DWC_DEBUGPL(DBG_CIL, "new gnptxfsiz=%08x\n",
				    DWC_READ_REG32(&global_regs->gnptxfsiz));

			txfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 8009dec:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8009dee:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
					nptxfifosize.d32);

			DWC_DEBUGPL(DBG_CIL, "new gnptxfsiz=%08x\n",
				    DWC_READ_REG32(&global_regs->gnptxfsiz));

			txfifosize.b.startaddr =
 8009df0:	18d3      	adds	r3, r2, r3
 8009df2:	b29b      	uxth	r3, r3
 8009df4:	853b      	strh	r3, [r7, #40]	; 0x28
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;

			for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 8009df6:	f04f 0300 	mov.w	r3, #0
 8009dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009dfc:	e021      	b.n	8009e42 <dwc_otg_core_dev_init+0x1d6>

				txfifosize.b.depth =
				    params->dev_tx_fifo_size[i];
 8009dfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e00:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009e02:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 8009e06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
			txfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;

			for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {

				txfifosize.b.depth =
 8009e0a:	b29a      	uxth	r2, r3
 8009e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e0e:	f362 431f 	bfi	r3, r2, #16, #16
 8009e12:	62bb      	str	r3, [r7, #40]	; 0x28
				    (DWC_READ_REG32
				     (&global_regs->dtxfsiz[i]) >> 16);
				core_if->init_txfsiz[i] =
				    params->dev_tx_fifo_size[i];
#endif
				DWC_WRITE_REG32(&global_regs->dtxfsiz[i],
 8009e14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e16:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8009e1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009e1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009e20:	18d3      	adds	r3, r2, r3
 8009e22:	f103 0204 	add.w	r2, r3, #4
 8009e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e28:	4610      	mov	r0, r2
 8009e2a:	4619      	mov	r1, r3
 8009e2c:	f7fc fd42 	bl	80068b4 <DWC_WRITE_REG32>
					    "new dtxfsiz[%d]=%08x\n",
					    i,
					    DWC_READ_REG32(&global_regs->dtxfsiz
							   [i]));

				txfifosize.b.startaddr += txfifosize.b.depth;
 8009e30:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8009e32:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009e34:	18d3      	adds	r3, r2, r3
 8009e36:	b29b      	uxth	r3, r3
 8009e38:	853b      	strh	r3, [r7, #40]	; 0x28
				    DWC_READ_REG32(&global_regs->gnptxfsiz));

			txfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;

			for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 8009e3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e3c:	f103 0301 	add.w	r3, r3, #1
 8009e40:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 8009e48:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8009e4c:	b2db      	uxtb	r3, r3
 8009e4e:	461a      	mov	r2, r3
 8009e50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e52:	429a      	cmp	r2, r3
 8009e54:	dcd3      	bgt.n	8009dfe <dwc_otg_core_dev_init+0x192>
			}
		}
	}

	/* Calculating DFIFOCFG for Device mode to include RxFIFO and NPTXFIFO */
	gdfifocfg.d32 = DWC_READ_REG32(&global_regs->gdfifocfg);
 8009e56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e58:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	f7fc fd1d 	bl	800689c <DWC_READ_REG32>
 8009e62:	4603      	mov	r3, r0
 8009e64:	61fb      	str	r3, [r7, #28]
	//hwcfg3.d32 = DWC_READ_REG32(&global_regs->ghwcfg3);
	gdfifocfg.b.gdfifocfg = (DWC_READ_REG32(&global_regs->ghwcfg3) >> 16);
 8009e66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e68:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	f7fc fd15 	bl	800689c <DWC_READ_REG32>
 8009e72:	4603      	mov	r3, r0
 8009e74:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8009e78:	b29b      	uxth	r3, r3
 8009e7a:	83bb      	strh	r3, [r7, #28]
	DWC_WRITE_REG32(&global_regs->gdfifocfg, gdfifocfg.d32);
 8009e7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e7e:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 8009e82:	69fb      	ldr	r3, [r7, #28]
 8009e84:	4610      	mov	r0, r2
 8009e86:	4619      	mov	r1, r3
 8009e88:	f7fc fd14 	bl	80068b4 <DWC_WRITE_REG32>
	rxfsiz = (DWC_READ_REG32(&global_regs->grxfsiz) & 0x0000ffff);
 8009e8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e8e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8009e92:	4618      	mov	r0, r3
 8009e94:	f7fc fd02 	bl	800689c <DWC_READ_REG32>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	877b      	strh	r3, [r7, #58]	; 0x3a
	nptxfsiz = (DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16);
 8009e9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e9e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	f7fc fcfa 	bl	800689c <DWC_READ_REG32>
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8009eae:	873b      	strh	r3, [r7, #56]	; 0x38
	gdfifocfg.b.epinfobase = rxfsiz + nptxfsiz;
 8009eb0:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8009eb2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009eb4:	18d3      	adds	r3, r2, r3
 8009eb6:	b29a      	uxth	r2, r3
 8009eb8:	69fb      	ldr	r3, [r7, #28]
 8009eba:	f362 431f 	bfi	r3, r2, #16, #16
 8009ebe:	61fb      	str	r3, [r7, #28]
	DWC_WRITE_REG32(&global_regs->gdfifocfg, gdfifocfg.d32);
 8009ec0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009ec2:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 8009ec6:	69fb      	ldr	r3, [r7, #28]
 8009ec8:	4610      	mov	r0, r2
 8009eca:	4619      	mov	r1, r3
 8009ecc:	f7fc fcf2 	bl	80068b4 <DWC_WRITE_REG32>

	/* Flush the FIFOs */
	dwc_otg_flush_tx_fifo(core_if, 0x10);	/* all Tx FIFOs */
 8009ed0:	6878      	ldr	r0, [r7, #4]
 8009ed2:	f04f 0110 	mov.w	r1, #16
 8009ed6:	f002 ff5f 	bl	800cd98 <dwc_otg_flush_tx_fifo>
	dwc_otg_flush_rx_fifo(core_if);
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f002 ffa4 	bl	800ce28 <dwc_otg_flush_rx_fifo>

	/* Flush the Learning Queue. */
	resetctl.b.intknqflsh = 1;
 8009ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ee2:	f043 0308 	orr.w	r3, r3, #8
 8009ee6:	633b      	str	r3, [r7, #48]	; 0x30
	DWC_WRITE_REG32(&core_if->core_global_regs->grstctl, resetctl.d32);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	685b      	ldr	r3, [r3, #4]
 8009eec:	f103 0210 	add.w	r2, r3, #16
 8009ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ef2:	4610      	mov	r0, r2
 8009ef4:	4619      	mov	r1, r3
 8009ef6:	f7fc fcdd 	bl	80068b4 <DWC_WRITE_REG32>

	/* Clear all pending Device Interrupts */
	/** @todo - if the condition needed to be checked
	 *  or in any case all pending interrutps should be cleared?
     */
	if (core_if->multiproc_int_enable) {
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d04c      	beq.n	8009f9e <dwc_otg_core_dev_init+0x332>
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8009f04:	f04f 0300 	mov.w	r3, #0
 8009f08:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009f0a:	e010      	b.n	8009f2e <dwc_otg_core_dev_init+0x2c2>
			DWC_WRITE_REG32(&dev_if->
 8009f0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f0e:	681a      	ldr	r2, [r3, #0]
 8009f10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f12:	f103 0310 	add.w	r3, r3, #16
 8009f16:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009f1a:	18d3      	adds	r3, r2, r3
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f04f 0100 	mov.w	r1, #0
 8009f22:	f7fc fcc7 	bl	80068b4 <DWC_WRITE_REG32>
	/* Clear all pending Device Interrupts */
	/** @todo - if the condition needed to be checked
	 *  or in any case all pending interrutps should be cleared?
     */
	if (core_if->multiproc_int_enable) {
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8009f26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f28:	f103 0301 	add.w	r3, r3, #1
 8009f2c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	689b      	ldr	r3, [r3, #8]
 8009f32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f36:	461a      	mov	r2, r3
 8009f38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f3a:	429a      	cmp	r2, r3
 8009f3c:	dce6      	bgt.n	8009f0c <dwc_otg_core_dev_init+0x2a0>
			DWC_WRITE_REG32(&dev_if->
					dev_global_regs->diepeachintmsk[i], 0);
		}

		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 8009f3e:	f04f 0300 	mov.w	r3, #0
 8009f42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009f44:	e010      	b.n	8009f68 <dwc_otg_core_dev_init+0x2fc>
			DWC_WRITE_REG32(&dev_if->
 8009f46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f48:	681a      	ldr	r2, [r3, #0]
 8009f4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f4c:	f103 0318 	add.w	r3, r3, #24
 8009f50:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009f54:	18d3      	adds	r3, r2, r3
 8009f56:	4618      	mov	r0, r3
 8009f58:	f04f 0100 	mov.w	r1, #0
 8009f5c:	f7fc fcaa 	bl	80068b4 <DWC_WRITE_REG32>
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
			DWC_WRITE_REG32(&dev_if->
					dev_global_regs->diepeachintmsk[i], 0);
		}

		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 8009f60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f62:	f103 0301 	add.w	r3, r3, #1
 8009f66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	689b      	ldr	r3, [r3, #8]
 8009f6c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009f70:	461a      	mov	r2, r3
 8009f72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f74:	429a      	cmp	r2, r3
 8009f76:	dce6      	bgt.n	8009f46 <dwc_otg_core_dev_init+0x2da>
			DWC_WRITE_REG32(&dev_if->
					dev_global_regs->doepeachintmsk[i], 0);
		}

		DWC_WRITE_REG32(&dev_if->dev_global_regs->deachint, 0xFFFFFFFF);
 8009f78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8009f80:	4618      	mov	r0, r3
 8009f82:	f04f 31ff 	mov.w	r1, #4294967295
 8009f86:	f7fc fc95 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->deachintmsk, 0);
 8009f8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8009f92:	4618      	mov	r0, r3
 8009f94:	f04f 0100 	mov.w	r1, #0
 8009f98:	f7fc fc8c 	bl	80068b4 <DWC_WRITE_REG32>
 8009f9c:	e023      	b.n	8009fe6 <dwc_otg_core_dev_init+0x37a>
	} else {
		DWC_WRITE_REG32(&dev_if->dev_global_regs->diepmsk, 0);
 8009f9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	f103 0310 	add.w	r3, r3, #16
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	f04f 0100 	mov.w	r1, #0
 8009fac:	f7fc fc82 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->doepmsk, 0);
 8009fb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f103 0314 	add.w	r3, r3, #20
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f04f 0100 	mov.w	r1, #0
 8009fbe:	f7fc fc79 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daint, 0xFFFFFFFF);
 8009fc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f103 0318 	add.w	r3, r3, #24
 8009fca:	4618      	mov	r0, r3
 8009fcc:	f04f 31ff 	mov.w	r1, #4294967295
 8009fd0:	f7fc fc70 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daintmsk, 0);
 8009fd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	f103 031c 	add.w	r3, r3, #28
 8009fdc:	4618      	mov	r0, r3
 8009fde:	f04f 0100 	mov.w	r1, #0
 8009fe2:	f7fc fc67 	bl	80068b4 <DWC_WRITE_REG32>
	}

	for (i = 0; i <= dev_if->num_in_eps; i++) {
 8009fe6:	f04f 0300 	mov.w	r3, #0
 8009fea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009fec:	e056      	b.n	800a09c <dwc_otg_core_dev_init+0x430>
		depctl_data_t depctl;
		depctl.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[i]->diepctl);
 8009fee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009ff0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ff2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009ff6:	18d3      	adds	r3, r2, r3
 8009ff8:	685b      	ldr	r3, [r3, #4]
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	f7fc fc4e 	bl	800689c <DWC_READ_REG32>
 800a000:	4603      	mov	r3, r0
 800a002:	61bb      	str	r3, [r7, #24]
		if (depctl.b.epena) {
 800a004:	7efb      	ldrb	r3, [r7, #27]
 800a006:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a00a:	b2db      	uxtb	r3, r3
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d00b      	beq.n	800a028 <dwc_otg_core_dev_init+0x3bc>
			depctl.d32 = 0;
 800a010:	f04f 0300 	mov.w	r3, #0
 800a014:	61bb      	str	r3, [r7, #24]
			depctl.b.epdis = 1;
 800a016:	69bb      	ldr	r3, [r7, #24]
 800a018:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a01c:	61bb      	str	r3, [r7, #24]
			depctl.b.snak = 1;
 800a01e:	69bb      	ldr	r3, [r7, #24]
 800a020:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a024:	61bb      	str	r3, [r7, #24]
 800a026:	e002      	b.n	800a02e <dwc_otg_core_dev_init+0x3c2>
		} else {
			depctl.d32 = 0;
 800a028:	f04f 0300 	mov.w	r3, #0
 800a02c:	61bb      	str	r3, [r7, #24]
		}

		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepctl, depctl.d32);
 800a02e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a030:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a032:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a036:	18d3      	adds	r3, r2, r3
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	461a      	mov	r2, r3
 800a03c:	69bb      	ldr	r3, [r7, #24]
 800a03e:	4610      	mov	r0, r2
 800a040:	4619      	mov	r1, r3
 800a042:	f7fc fc37 	bl	80068b4 <DWC_WRITE_REG32>

		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->dieptsiz, 0);
 800a046:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a048:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a04a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a04e:	18d3      	adds	r3, r2, r3
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	f103 0310 	add.w	r3, r3, #16
 800a056:	4618      	mov	r0, r3
 800a058:	f04f 0100 	mov.w	r1, #0
 800a05c:	f7fc fc2a 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepdma, 0);
 800a060:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a062:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a064:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a068:	18d3      	adds	r3, r2, r3
 800a06a:	685b      	ldr	r3, [r3, #4]
 800a06c:	f103 0314 	add.w	r3, r3, #20
 800a070:	4618      	mov	r0, r3
 800a072:	f04f 0100 	mov.w	r1, #0
 800a076:	f7fc fc1d 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepint, 0xFF);
 800a07a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a07c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a07e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a082:	18d3      	adds	r3, r2, r3
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	f103 0308 	add.w	r3, r3, #8
 800a08a:	4618      	mov	r0, r3
 800a08c:	f04f 01ff 	mov.w	r1, #255	; 0xff
 800a090:	f7fc fc10 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->doepmsk, 0);
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daint, 0xFFFFFFFF);
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daintmsk, 0);
	}

	for (i = 0; i <= dev_if->num_in_eps; i++) {
 800a094:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a096:	f103 0301 	add.w	r3, r3, #1
 800a09a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a09c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a09e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a0a2:	461a      	mov	r2, r3
 800a0a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0a6:	429a      	cmp	r2, r3
 800a0a8:	daa1      	bge.n	8009fee <dwc_otg_core_dev_init+0x382>
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->dieptsiz, 0);
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepdma, 0);
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepint, 0xFF);
	}

	for (i = 0; i <= dev_if->num_out_eps; i++) {
 800a0aa:	f04f 0300 	mov.w	r3, #0
 800a0ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a0b0:	e060      	b.n	800a174 <dwc_otg_core_dev_init+0x508>
		depctl_data_t depctl;
		depctl.d32 = DWC_READ_REG32(&dev_if->out_ep_regs[i]->doepctl);
 800a0b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a0b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0b6:	f103 0308 	add.w	r3, r3, #8
 800a0ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a0be:	18d3      	adds	r3, r2, r3
 800a0c0:	685b      	ldr	r3, [r3, #4]
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f7fc fbea 	bl	800689c <DWC_READ_REG32>
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	617b      	str	r3, [r7, #20]
		if (depctl.b.epena) {
 800a0cc:	7dfb      	ldrb	r3, [r7, #23]
 800a0ce:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a0d2:	b2db      	uxtb	r3, r3
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d00b      	beq.n	800a0f0 <dwc_otg_core_dev_init+0x484>
			depctl.d32 = 0;
 800a0d8:	f04f 0300 	mov.w	r3, #0
 800a0dc:	617b      	str	r3, [r7, #20]
			depctl.b.epdis = 1;
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a0e4:	617b      	str	r3, [r7, #20]
			depctl.b.snak = 1;
 800a0e6:	697b      	ldr	r3, [r7, #20]
 800a0e8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a0ec:	617b      	str	r3, [r7, #20]
 800a0ee:	e002      	b.n	800a0f6 <dwc_otg_core_dev_init+0x48a>
		} else {
			depctl.d32 = 0;
 800a0f0:	f04f 0300 	mov.w	r3, #0
 800a0f4:	617b      	str	r3, [r7, #20]
		}

		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepctl, depctl.d32);
 800a0f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a0f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0fa:	f103 0308 	add.w	r3, r3, #8
 800a0fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a102:	18d3      	adds	r3, r2, r3
 800a104:	685b      	ldr	r3, [r3, #4]
 800a106:	461a      	mov	r2, r3
 800a108:	697b      	ldr	r3, [r7, #20]
 800a10a:	4610      	mov	r0, r2
 800a10c:	4619      	mov	r1, r3
 800a10e:	f7fc fbd1 	bl	80068b4 <DWC_WRITE_REG32>

		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doeptsiz, 0);
 800a112:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a114:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a116:	f103 0308 	add.w	r3, r3, #8
 800a11a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a11e:	18d3      	adds	r3, r2, r3
 800a120:	685b      	ldr	r3, [r3, #4]
 800a122:	f103 0310 	add.w	r3, r3, #16
 800a126:	4618      	mov	r0, r3
 800a128:	f04f 0100 	mov.w	r1, #0
 800a12c:	f7fc fbc2 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepdma, 0);
 800a130:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a132:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a134:	f103 0308 	add.w	r3, r3, #8
 800a138:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a13c:	18d3      	adds	r3, r2, r3
 800a13e:	685b      	ldr	r3, [r3, #4]
 800a140:	f103 0314 	add.w	r3, r3, #20
 800a144:	4618      	mov	r0, r3
 800a146:	f04f 0100 	mov.w	r1, #0
 800a14a:	f7fc fbb3 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepint, 0xFF);
 800a14e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a150:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a152:	f103 0308 	add.w	r3, r3, #8
 800a156:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a15a:	18d3      	adds	r3, r2, r3
 800a15c:	685b      	ldr	r3, [r3, #4]
 800a15e:	f103 0308 	add.w	r3, r3, #8
 800a162:	4618      	mov	r0, r3
 800a164:	f04f 01ff 	mov.w	r1, #255	; 0xff
 800a168:	f7fc fba4 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->dieptsiz, 0);
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepdma, 0);
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepint, 0xFF);
	}

	for (i = 0; i <= dev_if->num_out_eps; i++) {
 800a16c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a16e:	f103 0301 	add.w	r3, r3, #1
 800a172:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a174:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a176:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a17a:	461a      	mov	r2, r3
 800a17c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a17e:	429a      	cmp	r2, r3
 800a180:	da97      	bge.n	800a0b2 <dwc_otg_core_dev_init+0x446>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doeptsiz, 0);
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepdma, 0);
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepint, 0xFF);
	}

	if (core_if->en_multiple_tx_fifo && core_if->dma_enable) {
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800a188:	2b00      	cmp	r3, #0
 800a18a:	f000 808b 	beq.w	800a2a4 <dwc_otg_core_dev_init+0x638>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a194:	2b00      	cmp	r3, #0
 800a196:	f000 8085 	beq.w	800a2a4 <dwc_otg_core_dev_init+0x638>
		dev_if->non_iso_tx_thr_en = params->thr_ctl & 0x1;
 800a19a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a19c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800a1a0:	b29b      	uxth	r3, r3
 800a1a2:	f003 0301 	and.w	r3, r3, #1
 800a1a6:	b29a      	uxth	r2, r3
 800a1a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1aa:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
		dev_if->iso_tx_thr_en = (params->thr_ctl >> 1) & 0x1;
 800a1ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1b0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800a1b4:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800a1b8:	b29b      	uxth	r3, r3
 800a1ba:	f003 0301 	and.w	r3, r3, #1
 800a1be:	b29a      	uxth	r2, r3
 800a1c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1c2:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
		dev_if->rx_thr_en = (params->thr_ctl >> 2) & 0x1;
 800a1c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800a1cc:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800a1d0:	b29b      	uxth	r3, r3
 800a1d2:	f003 0301 	and.w	r3, r3, #1
 800a1d6:	b29a      	uxth	r2, r3
 800a1d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1da:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84

		dev_if->rx_thr_length = params->rx_thr_length;
 800a1de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1e0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800a1e4:	b29a      	uxth	r2, r3
 800a1e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1e8:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
		dev_if->tx_thr_length = params->tx_thr_length;
 800a1ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800a1f2:	b29a      	uxth	r2, r3
 800a1f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1f6:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c

		dev_if->setup_desc_index = 0;
 800a1fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1fc:	f04f 0200 	mov.w	r2, #0
 800a200:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

		dthrctl.d32 = 0;
 800a204:	f04f 0300 	mov.w	r3, #0
 800a208:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.non_iso_thr_en = dev_if->non_iso_tx_thr_en;
 800a20a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a20c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800a210:	b2db      	uxtb	r3, r3
 800a212:	f003 0301 	and.w	r3, r3, #1
 800a216:	b2da      	uxtb	r2, r3
 800a218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a21a:	f362 0300 	bfi	r3, r2, #0, #1
 800a21e:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.iso_thr_en = dev_if->iso_tx_thr_en;
 800a220:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a222:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 800a226:	b2db      	uxtb	r3, r3
 800a228:	f003 0301 	and.w	r3, r3, #1
 800a22c:	b2da      	uxtb	r2, r3
 800a22e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a230:	f362 0341 	bfi	r3, r2, #1, #1
 800a234:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.tx_thr_len = dev_if->tx_thr_length;
 800a236:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a238:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 800a23c:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 800a240:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 800a244:	b29a      	uxth	r2, r3
 800a246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a248:	f362 038a 	bfi	r3, r2, #2, #9
 800a24c:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.rx_thr_en = dev_if->rx_thr_en;
 800a24e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a250:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 800a254:	b2db      	uxtb	r3, r3
 800a256:	f003 0301 	and.w	r3, r3, #1
 800a25a:	b2da      	uxtb	r2, r3
 800a25c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a25e:	f362 4310 	bfi	r3, r2, #16, #1
 800a262:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.rx_thr_len = dev_if->rx_thr_length;
 800a264:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a266:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800a26a:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 800a26e:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 800a272:	b29a      	uxth	r2, r3
 800a274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a276:	f362 4359 	bfi	r3, r2, #17, #9
 800a27a:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.ahb_thr_ratio = params->ahb_thr_ratio;
 800a27c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a27e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800a282:	b2db      	uxtb	r3, r3
 800a284:	f003 0303 	and.w	r3, r3, #3
 800a288:	b2da      	uxtb	r2, r3
 800a28a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a28c:	f362 23cc 	bfi	r3, r2, #11, #2
 800a290:	627b      	str	r3, [r7, #36]	; 0x24

		DWC_WRITE_REG32(&dev_if->dev_global_regs->dtknqr3_dthrctl,
 800a292:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a29c:	4610      	mov	r0, r2
 800a29e:	4619      	mov	r1, r3
 800a2a0:	f7fc fb08 	bl	80068b4 <DWC_WRITE_REG32>
			    dthrctl.b.rx_thr_en, dthrctl.b.tx_thr_len,
			    dthrctl.b.rx_thr_len);

	}

	dwc_otg_enable_device_interrupts(core_if);
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f7ff fc93 	bl	8009bd0 <dwc_otg_enable_device_interrupts>

	{
		diepmsk_data_t msk = {.d32 = 0 };
 800a2aa:	f04f 0300 	mov.w	r3, #0
 800a2ae:	613b      	str	r3, [r7, #16]

		msk.b.txfifoundrn = 1;
 800a2b0:	693b      	ldr	r3, [r7, #16]
 800a2b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a2b6:	613b      	str	r3, [r7, #16]
		if (core_if->multiproc_int_enable) {
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d00b      	beq.n	800a2da <dwc_otg_core_dev_init+0x66e>
			DWC_MODIFY_REG32(&dev_if->
 800a2c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f103 0140 	add.w	r1, r3, #64	; 0x40
 800a2ca:	693a      	ldr	r2, [r7, #16]
 800a2cc:	693b      	ldr	r3, [r7, #16]
 800a2ce:	4608      	mov	r0, r1
 800a2d0:	4611      	mov	r1, r2
 800a2d2:	461a      	mov	r2, r3
 800a2d4:	f7fc fafc 	bl	80068d0 <DWC_MODIFY_REG32>
 800a2d8:	e00a      	b.n	800a2f0 <dwc_otg_core_dev_init+0x684>
					 dev_global_regs->diepeachintmsk[0],
					 msk.d32, msk.d32);
		} else {
			DWC_MODIFY_REG32(&dev_if->dev_global_regs->diepmsk,
 800a2da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f103 0110 	add.w	r1, r3, #16
 800a2e2:	693a      	ldr	r2, [r7, #16]
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	4608      	mov	r0, r1
 800a2e8:	4611      	mov	r1, r2
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	f7fc faf0 	bl	80068d0 <DWC_MODIFY_REG32>
					 msk.d32, msk.d32);
		}
	}

	if (core_if->multiproc_int_enable) {
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d011      	beq.n	800a31e <dwc_otg_core_dev_init+0x6b2>
		/* Set NAK on Babble */
		
		dctl_data_t dctl = {.d32 = 0 };
 800a2fa:	f04f 0300 	mov.w	r3, #0
 800a2fe:	60fb      	str	r3, [r7, #12]

		dctl.b.nakonbble = 1;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a306:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->dctl, 0, dctl.d32);
 800a308:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	f103 0204 	add.w	r2, r3, #4
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	4610      	mov	r0, r2
 800a314:	f04f 0100 	mov.w	r1, #0
 800a318:	461a      	mov	r2, r3
 800a31a:	f7fc fad9 	bl	80068d0 <DWC_MODIFY_REG32>
	}
}
 800a31e:	f107 0750 	add.w	r7, r7, #80	; 0x50
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}
 800a326:	bf00      	nop

0800a328 <dwc_otg_enable_host_interrupts>:
 * This function enables the Host mode interrupts.
 *
 * @param core_if Programming view of DWC_otg controller
 */
void dwc_otg_enable_host_interrupts(dwc_otg_core_if_t * core_if)
{
 800a328:	b580      	push	{r7, lr}
 800a32a:	b084      	sub	sp, #16
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	60fb      	str	r3, [r7, #12]

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800a336:	f04f 0300 	mov.w	r3, #0
 800a33a:	60bb      	str	r3, [r7, #8]

	DWC_DEBUGPL(DBG_CIL, "%s()\n", __func__);

	/* Disable all interrupts. */
	DWC_WRITE_REG32(&global_regs->gintmsk, 0);
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	f103 0318 	add.w	r3, r3, #24
 800a342:	4618      	mov	r0, r3
 800a344:	f04f 0100 	mov.w	r1, #0
 800a348:	f7fc fab4 	bl	80068b4 <DWC_WRITE_REG32>

	/* Clear any pending interrupts. */
	DWC_WRITE_REG32(&global_regs->gintsts, 0xFFFFFFFF);
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	f103 0314 	add.w	r3, r3, #20
 800a352:	4618      	mov	r0, r3
 800a354:	f04f 31ff 	mov.w	r1, #4294967295
 800a358:	f7fc faac 	bl	80068b4 <DWC_WRITE_REG32>

	/* Enable the common interrupts */
	dwc_otg_enable_common_interrupts(core_if);
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f7fd fe9f 	bl	80080a0 <dwc_otg_enable_common_interrupts>
	 * Enable host mode interrupts without disturbing common
	 * interrupts.
	 */

	/* Do not need sof interrupt for Descriptor DMA */
	if (!core_if->dma_desc_enable)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d103      	bne.n	800a374 <dwc_otg_enable_host_interrupts+0x4c>
		intr_mask.b.sofintr = 1;
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	f043 0308 	orr.w	r3, r3, #8
 800a372:	60bb      	str	r3, [r7, #8]
	intr_mask.b.portintr = 1;
 800a374:	68bb      	ldr	r3, [r7, #8]
 800a376:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a37a:	60bb      	str	r3, [r7, #8]
	intr_mask.b.hcintr = 1;
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a382:	60bb      	str	r3, [r7, #8]

#ifdef USE_IFX_DEV 
	/* This is to mask interuupts that we need and will decide later on if needed to 
	 * change or not.
	 */
	intr_mask.d32 = 0xA3200818;
 800a384:	f640 0318 	movw	r3, #2072	; 0x818
 800a388:	f2ca 3320 	movt	r3, #41760	; 0xa320
 800a38c:	60bb      	str	r3, [r7, #8]
#endif
	DWC_MODIFY_REG32(&global_regs->gintmsk, intr_mask.d32, intr_mask.d32);
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	f103 0118 	add.w	r1, r3, #24
 800a394:	68ba      	ldr	r2, [r7, #8]
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	4608      	mov	r0, r1
 800a39a:	4611      	mov	r1, r2
 800a39c:	461a      	mov	r2, r3
 800a39e:	f7fc fa97 	bl	80068d0 <DWC_MODIFY_REG32>
}
 800a3a2:	f107 0710 	add.w	r7, r7, #16
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	bd80      	pop	{r7, pc}
 800a3aa:	bf00      	nop

0800a3ac <dwc_otg_disable_host_interrupts>:
 * This function disables the Host Mode interrupts.
 *
 * @param core_if Programming view of DWC_otg controller
 */
void dwc_otg_disable_host_interrupts(dwc_otg_core_if_t * core_if)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b084      	sub	sp, #16
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	685b      	ldr	r3, [r3, #4]
 800a3b8:	60fb      	str	r3, [r7, #12]

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800a3ba:	f04f 0300 	mov.w	r3, #0
 800a3be:	60bb      	str	r3, [r7, #8]

	/*
	 * Disable host mode interrupts without disturbing common
	 * interrupts.
	 */
	intr_mask.b.sofintr = 1;
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	f043 0308 	orr.w	r3, r3, #8
 800a3c6:	60bb      	str	r3, [r7, #8]
	intr_mask.b.portintr = 1;
 800a3c8:	68bb      	ldr	r3, [r7, #8]
 800a3ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a3ce:	60bb      	str	r3, [r7, #8]
	intr_mask.b.hcintr = 1;
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a3d6:	60bb      	str	r3, [r7, #8]
	intr_mask.b.ptxfempty = 1;
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a3de:	60bb      	str	r3, [r7, #8]
	intr_mask.b.nptxfempty = 1;
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	f043 0320 	orr.w	r3, r3, #32
 800a3e6:	60bb      	str	r3, [r7, #8]

	DWC_MODIFY_REG32(&global_regs->gintmsk, intr_mask.d32, 0);
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	f103 0218 	add.w	r2, r3, #24
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	4610      	mov	r0, r2
 800a3f2:	4619      	mov	r1, r3
 800a3f4:	f04f 0200 	mov.w	r2, #0
 800a3f8:	f7fc fa6a 	bl	80068d0 <DWC_MODIFY_REG32>
}
 800a3fc:	f107 0710 	add.w	r7, r7, #16
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}

0800a404 <dwc_otg_core_host_init>:
 *
 * @param core_if Programming view of DWC_otg controller
 *
 */
void dwc_otg_core_host_init(dwc_otg_core_if_t * core_if)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b094      	sub	sp, #80	; 0x50
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	685b      	ldr	r3, [r3, #4]
 800a410:	647b      	str	r3, [r7, #68]	; 0x44
	dwc_otg_host_if_t *host_if = core_if->host_if;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	68db      	ldr	r3, [r3, #12]
 800a416:	643b      	str	r3, [r7, #64]	; 0x40
	dwc_otg_core_params_t *params = core_if->core_params;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	63fb      	str	r3, [r7, #60]	; 0x3c

	hprt0_data_t hprt0 = {.d32 = 0 };
 800a41e:	f04f 0300 	mov.w	r3, #0
 800a422:	62bb      	str	r3, [r7, #40]	; 0x28

	fifosize_data_t nptxfifosize;
	fifosize_data_t ptxfifosize;
	uint16_t rxfsiz, nptxfsiz, hptxfsiz;

	gdfifocfg_data_t gdfifocfg = {.d32 = 0 };
 800a424:	f04f 0300 	mov.w	r3, #0
 800a428:	61fb      	str	r3, [r7, #28]
	hcfg_data_t hcfg;
	hfir_data_t hfir;
	dwc_otg_hc_regs_t *hc_regs;
	int num_channels;

	gotgctl_data_t gotgctl = {.d32 = 0 };
 800a42a:	f04f 0300 	mov.w	r3, #0
 800a42e:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_CILV, "%s(%p)\n", __func__, core_if);

	/* Restart the Phy Clock */
	DWC_WRITE_REG32(core_if->pcgcctl, 0);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	69db      	ldr	r3, [r3, #28]
 800a434:	4618      	mov	r0, r3
 800a436:	f04f 0100 	mov.w	r1, #0
 800a43a:	f7fc fa3b 	bl	80068b4 <DWC_WRITE_REG32>

	/* Initialize Host Configuration Register */
	init_fslspclksel(core_if);
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	f7fe ff24 	bl	800928c <init_fslspclksel>
	if (core_if->core_params->speed == DWC_SPEED_PARAM_FULL) {
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	695b      	ldr	r3, [r3, #20]
 800a44a:	2b01      	cmp	r3, #1
 800a44c:	d112      	bne.n	800a474 <dwc_otg_core_host_init+0x70>
		hcfg.d32 = DWC_READ_REG32(&host_if->host_global_regs->hcfg);
 800a44e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	4618      	mov	r0, r3
 800a454:	f7fc fa22 	bl	800689c <DWC_READ_REG32>
 800a458:	4603      	mov	r3, r0
 800a45a:	617b      	str	r3, [r7, #20]
		hcfg.b.fslssupp = 1;
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	f043 0304 	orr.w	r3, r3, #4
 800a462:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&host_if->host_global_regs->hcfg, hcfg.d32);
 800a464:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	461a      	mov	r2, r3
 800a46a:	697b      	ldr	r3, [r7, #20]
 800a46c:	4610      	mov	r0, r2
 800a46e:	4619      	mov	r1, r3
 800a470:	f7fc fa20 	bl	80068b4 <DWC_WRITE_REG32>

	/* This bit allows dynamic reloading of the HFIR register
	 * during runtime. This bit needs to be programmed during 
	 * initial configuration and its value must not be changed
	 * during runtime.*/
	if (core_if->core_params->reload_ctl == 1) {
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d115      	bne.n	800a4ac <dwc_otg_core_host_init+0xa8>
		hfir.d32 = DWC_READ_REG32(&host_if->host_global_regs->hfir);
 800a480:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	f103 0304 	add.w	r3, r3, #4
 800a488:	4618      	mov	r0, r3
 800a48a:	f7fc fa07 	bl	800689c <DWC_READ_REG32>
 800a48e:	4603      	mov	r3, r0
 800a490:	613b      	str	r3, [r7, #16]
		hfir.b.hfirrldctrl = 1;
 800a492:	693b      	ldr	r3, [r7, #16]
 800a494:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a498:	613b      	str	r3, [r7, #16]
		DWC_WRITE_REG32(&host_if->host_global_regs->hfir, hfir.d32);
 800a49a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f103 0204 	add.w	r2, r3, #4
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	4610      	mov	r0, r2
 800a4a6:	4619      	mov	r1, r3
 800a4a8:	f7fc fa04 	bl	80068b4 <DWC_WRITE_REG32>
	}

	if (core_if->core_params->dma_desc_enable) {
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	68db      	ldr	r3, [r3, #12]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d041      	beq.n	800a53a <dwc_otg_core_host_init+0x136>
		uint8_t op_mode = core_if->hwcfg2.b.op_mode;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a4bc:	f3c3 0302 	ubfx	r3, r3, #0, #3
 800a4c0:	b2db      	uxtb	r3, r3
 800a4c2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		if (!
		    (core_if->hwcfg4.b.desc_dma
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800a4cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4d0:	b2db      	uxtb	r3, r3
		DWC_WRITE_REG32(&host_if->host_global_regs->hfir, hfir.d32);
	}

	if (core_if->core_params->dma_desc_enable) {
		uint8_t op_mode = core_if->hwcfg2.b.op_mode;
		if (!
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	f000 8162 	beq.w	800a79c <dwc_otg_core_host_init+0x398>
		    (core_if->hwcfg4.b.desc_dma
		     && (core_if->snpsid >= OTG_CORE_REV_2_90a)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	691a      	ldr	r2, [r3, #16]
 800a4dc:	f642 1309 	movw	r3, #10505	; 0x2909
 800a4e0:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800a4e4:	429a      	cmp	r2, r3
 800a4e6:	f240 8159 	bls.w	800a79c <dwc_otg_core_host_init+0x398>
		DWC_WRITE_REG32(&host_if->host_global_regs->hfir, hfir.d32);
	}

	if (core_if->core_params->dma_desc_enable) {
		uint8_t op_mode = core_if->hwcfg2.b.op_mode;
		if (!
 800a4ea:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d010      	beq.n	800a514 <dwc_otg_core_host_init+0x110>
		    (core_if->hwcfg4.b.desc_dma
		     && (core_if->snpsid >= OTG_CORE_REV_2_90a)
		     && ((op_mode == DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
			 || (op_mode == DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG)
 800a4f2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a4f6:	2b01      	cmp	r3, #1
 800a4f8:	d00c      	beq.n	800a514 <dwc_otg_core_host_init+0x110>
			 || (op_mode ==
 800a4fa:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a4fe:	2b02      	cmp	r3, #2
 800a500:	d008      	beq.n	800a514 <dwc_otg_core_host_init+0x110>
			     DWC_HWCFG2_OP_MODE_NO_HNP_SRP_CAPABLE_OTG)
			 || (op_mode == DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)
 800a502:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a506:	2b05      	cmp	r3, #5
 800a508:	d004      	beq.n	800a514 <dwc_otg_core_host_init+0x110>
			 || (op_mode ==
 800a50a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a50e:	2b06      	cmp	r3, #6
 800a510:	f040 8144 	bne.w	800a79c <dwc_otg_core_host_init+0x398>
				  "GHWCFG2, GHWCFG4 registers' values do not allow Descriptor DMA in host mode.\n"
				  "To run the driver in Buffer DMA host mode set dma_desc_enable "
				  "module parameter to 0.\n");
			return;
		}
		hcfg.d32 = DWC_READ_REG32(&host_if->host_global_regs->hcfg);
 800a514:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	4618      	mov	r0, r3
 800a51a:	f7fc f9bf 	bl	800689c <DWC_READ_REG32>
 800a51e:	4603      	mov	r3, r0
 800a520:	617b      	str	r3, [r7, #20]
		hcfg.b.descdma = 1;
 800a522:	697b      	ldr	r3, [r7, #20]
 800a524:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a528:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&host_if->host_global_regs->hcfg, hcfg.d32);
 800a52a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	461a      	mov	r2, r3
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	4610      	mov	r0, r2
 800a534:	4619      	mov	r1, r3
 800a536:	f7fc f9bd 	bl	80068b4 <DWC_WRITE_REG32>
	}

	/* Configure data FIFO sizes */
	if (core_if->hwcfg2.b.dynamic_fifo && params->enable_dynamic_fifo) {
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800a540:	f003 0308 	and.w	r3, r3, #8
 800a544:	b2db      	uxtb	r3, r3
 800a546:	2b00      	cmp	r3, #0
 800a548:	d06a      	beq.n	800a620 <dwc_otg_core_host_init+0x21c>
 800a54a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a54c:	6a1b      	ldr	r3, [r3, #32]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d066      	beq.n	800a620 <dwc_otg_core_host_init+0x21c>
			    params->host_perio_tx_fifo_size);

		/* Rx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial grxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->grxfsiz));
		DWC_WRITE_REG32(&global_regs->grxfsiz,
 800a552:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a554:	f103 0224 	add.w	r2, r3, #36	; 0x24
				params->host_rx_fifo_size);
 800a558:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a55a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
			    params->host_perio_tx_fifo_size);

		/* Rx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial grxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->grxfsiz));
		DWC_WRITE_REG32(&global_regs->grxfsiz,
 800a55c:	4610      	mov	r0, r2
 800a55e:	4619      	mov	r1, r3
 800a560:	f7fc f9a8 	bl	80068b4 <DWC_WRITE_REG32>
			    DWC_READ_REG32(&global_regs->grxfsiz));

		/* Non-periodic Tx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial gnptxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->gnptxfsiz));
		nptxfifosize.b.depth = params->host_nperio_tx_fifo_size;
 800a564:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a568:	b29a      	uxth	r2, r3
 800a56a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a56c:	f362 431f 	bfi	r3, r2, #16, #16
 800a570:	627b      	str	r3, [r7, #36]	; 0x24
		nptxfifosize.b.startaddr = params->host_rx_fifo_size;
 800a572:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a574:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a576:	b29b      	uxth	r3, r3
 800a578:	84bb      	strh	r3, [r7, #36]	; 0x24
		DWC_WRITE_REG32(&global_regs->gnptxfsiz, nptxfifosize.d32);
 800a57a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a57c:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800a580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a582:	4610      	mov	r0, r2
 800a584:	4619      	mov	r1, r3
 800a586:	f7fc f995 	bl	80068b4 <DWC_WRITE_REG32>
			    DWC_READ_REG32(&global_regs->gnptxfsiz));

		/* Periodic Tx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial hptxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->hptxfsiz));
		ptxfifosize.b.depth = params->host_perio_tx_fifo_size;
 800a58a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a58c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a58e:	b29a      	uxth	r2, r3
 800a590:	6a3b      	ldr	r3, [r7, #32]
 800a592:	f362 431f 	bfi	r3, r2, #16, #16
 800a596:	623b      	str	r3, [r7, #32]
		ptxfifosize.b.startaddr =
		    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 800a598:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a59a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26

		/* Periodic Tx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial hptxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->hptxfsiz));
		ptxfifosize.b.depth = params->host_perio_tx_fifo_size;
		ptxfifosize.b.startaddr =
 800a59c:	18d3      	adds	r3, r2, r3
 800a59e:	b29b      	uxth	r3, r3
 800a5a0:	843b      	strh	r3, [r7, #32]
		    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
		DWC_WRITE_REG32(&global_regs->hptxfsiz, ptxfifosize.d32);
 800a5a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a5a4:	f503 7280 	add.w	r2, r3, #256	; 0x100
 800a5a8:	6a3b      	ldr	r3, [r7, #32]
 800a5aa:	4610      	mov	r0, r2
 800a5ac:	4619      	mov	r1, r3
 800a5ae:	f7fc f981 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_DEBUGPL(DBG_CIL, "new hptxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->hptxfsiz));

		/* Global DFIFOCFG calculation for Host mode - include RxFIFO, NPTXFIFO and HPTXFIFO */
		gdfifocfg.d32 = DWC_READ_REG32(&global_regs->gdfifocfg);
 800a5b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a5b4:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	f7fc f96f 	bl	800689c <DWC_READ_REG32>
 800a5be:	4603      	mov	r3, r0
 800a5c0:	61fb      	str	r3, [r7, #28]
		rxfsiz = (DWC_READ_REG32(&global_regs->grxfsiz) & 0x0000ffff);
 800a5c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a5c4:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	f7fc f967 	bl	800689c <DWC_READ_REG32>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	873b      	strh	r3, [r7, #56]	; 0x38
		nptxfsiz = (DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16);
 800a5d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a5d4:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800a5d8:	4618      	mov	r0, r3
 800a5da:	f7fc f95f 	bl	800689c <DWC_READ_REG32>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800a5e4:	86fb      	strh	r3, [r7, #54]	; 0x36
		hptxfsiz = (DWC_READ_REG32(&global_regs->hptxfsiz) >> 16);
 800a5e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a5e8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	f7fc f955 	bl	800689c <DWC_READ_REG32>
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800a5f8:	86bb      	strh	r3, [r7, #52]	; 0x34
		gdfifocfg.b.epinfobase = rxfsiz + nptxfsiz + hptxfsiz;
 800a5fa:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800a5fc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a5fe:	18d3      	adds	r3, r2, r3
 800a600:	b29a      	uxth	r2, r3
 800a602:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800a604:	18d3      	adds	r3, r2, r3
 800a606:	b29a      	uxth	r2, r3
 800a608:	69fb      	ldr	r3, [r7, #28]
 800a60a:	f362 431f 	bfi	r3, r2, #16, #16
 800a60e:	61fb      	str	r3, [r7, #28]
		DWC_WRITE_REG32(&global_regs->gdfifocfg, gdfifocfg.d32);
 800a610:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a612:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 800a616:	69fb      	ldr	r3, [r7, #28]
 800a618:	4610      	mov	r0, r2
 800a61a:	4619      	mov	r1, r3
 800a61c:	f7fc f94a 	bl	80068b4 <DWC_WRITE_REG32>
	}

	/* TODO - check this */
	/* Clear Host Set HNP Enable in the OTG Control Register */
	gotgctl.b.hstsethnpen = 1;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a626:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&global_regs->gotgctl, gotgctl.d32, 0);
 800a628:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	4610      	mov	r0, r2
 800a62e:	4619      	mov	r1, r3
 800a630:	f04f 0200 	mov.w	r2, #0
 800a634:	f7fc f94c 	bl	80068d0 <DWC_MODIFY_REG32>
	/* Make sure the FIFOs are flushed. */
	dwc_otg_flush_tx_fifo(core_if, 0x10 /* all Tx FIFOs */ );
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f04f 0110 	mov.w	r1, #16
 800a63e:	f002 fbab 	bl	800cd98 <dwc_otg_flush_tx_fifo>
	dwc_otg_flush_rx_fifo(core_if);
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f002 fbf0 	bl	800ce28 <dwc_otg_flush_rx_fifo>

	/* Clear Host Set HNP Enable in the OTG Control Register */
	gotgctl.b.hstsethnpen = 1;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a64e:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&global_regs->gotgctl, gotgctl.d32, 0);
 800a650:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	4610      	mov	r0, r2
 800a656:	4619      	mov	r1, r3
 800a658:	f04f 0200 	mov.w	r2, #0
 800a65c:	f7fc f938 	bl	80068d0 <DWC_MODIFY_REG32>

	if (!core_if->core_params->dma_desc_enable) {
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	68db      	ldr	r3, [r3, #12]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d179      	bne.n	800a75e <dwc_otg_core_host_init+0x35a>
		/* Flush out any leftover queued requests. */
		num_channels = core_if->core_params->host_channels;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a672:	633b      	str	r3, [r7, #48]	; 0x30

		for (i = 0; i < num_channels; i++) {
 800a674:	f04f 0300 	mov.w	r3, #0
 800a678:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a67a:	e023      	b.n	800a6c4 <dwc_otg_core_host_init+0x2c0>
			hc_regs = core_if->host_if->hc_regs[i];
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	68db      	ldr	r3, [r3, #12]
 800a680:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a682:	f102 0202 	add.w	r2, r2, #2
 800a686:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a68a:	62fb      	str	r3, [r7, #44]	; 0x2c
			hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800a68c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a68e:	4618      	mov	r0, r3
 800a690:	f7fc f904 	bl	800689c <DWC_READ_REG32>
 800a694:	4603      	mov	r3, r0
 800a696:	61bb      	str	r3, [r7, #24]
			hcchar.b.chen = 0;
 800a698:	69bb      	ldr	r3, [r7, #24]
 800a69a:	f36f 73df 	bfc	r3, #31, #1
 800a69e:	61bb      	str	r3, [r7, #24]
			hcchar.b.chdis = 1;
 800a6a0:	69bb      	ldr	r3, [r7, #24]
 800a6a2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a6a6:	61bb      	str	r3, [r7, #24]
			hcchar.b.epdir = 0;
 800a6a8:	69bb      	ldr	r3, [r7, #24]
 800a6aa:	f36f 33cf 	bfc	r3, #15, #1
 800a6ae:	61bb      	str	r3, [r7, #24]
			DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800a6b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a6b2:	69bb      	ldr	r3, [r7, #24]
 800a6b4:	4610      	mov	r0, r2
 800a6b6:	4619      	mov	r1, r3
 800a6b8:	f7fc f8fc 	bl	80068b4 <DWC_WRITE_REG32>

	if (!core_if->core_params->dma_desc_enable) {
		/* Flush out any leftover queued requests. */
		num_channels = core_if->core_params->host_channels;

		for (i = 0; i < num_channels; i++) {
 800a6bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6be:	f103 0301 	add.w	r3, r3, #1
 800a6c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a6c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	dbd7      	blt.n	800a67c <dwc_otg_core_host_init+0x278>
			hcchar.b.epdir = 0;
			DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
		}

		/* Halt all channels to put them into a known state. */
		for (i = 0; i < num_channels; i++) {
 800a6cc:	f04f 0300 	mov.w	r3, #0
 800a6d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a6d2:	e040      	b.n	800a756 <dwc_otg_core_host_init+0x352>
			int count = 0;
 800a6d4:	f04f 0300 	mov.w	r3, #0
 800a6d8:	64bb      	str	r3, [r7, #72]	; 0x48
			hc_regs = core_if->host_if->hc_regs[i];
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	68db      	ldr	r3, [r3, #12]
 800a6de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a6e0:	f102 0202 	add.w	r2, r2, #2
 800a6e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6e8:	62fb      	str	r3, [r7, #44]	; 0x2c
			hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800a6ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	f7fc f8d5 	bl	800689c <DWC_READ_REG32>
 800a6f2:	4603      	mov	r3, r0
 800a6f4:	61bb      	str	r3, [r7, #24]
			hcchar.b.chen = 1;
 800a6f6:	69bb      	ldr	r3, [r7, #24]
 800a6f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a6fc:	61bb      	str	r3, [r7, #24]
			hcchar.b.chdis = 1;
 800a6fe:	69bb      	ldr	r3, [r7, #24]
 800a700:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a704:	61bb      	str	r3, [r7, #24]
			hcchar.b.epdir = 0;
 800a706:	69bb      	ldr	r3, [r7, #24]
 800a708:	f36f 33cf 	bfc	r3, #15, #1
 800a70c:	61bb      	str	r3, [r7, #24]
			DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800a70e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a710:	69bb      	ldr	r3, [r7, #24]
 800a712:	4610      	mov	r0, r2
 800a714:	4619      	mov	r1, r3
 800a716:	f7fc f8cd 	bl	80068b4 <DWC_WRITE_REG32>
			DWC_DEBUGPL(DBG_HCDV, "%s: Halt channel %d\n", __func__, i);
			do {
				hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800a71a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a71c:	4618      	mov	r0, r3
 800a71e:	f7fc f8bd 	bl	800689c <DWC_READ_REG32>
 800a722:	4603      	mov	r3, r0
 800a724:	61bb      	str	r3, [r7, #24]
				if (++count > 1000) {
 800a726:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a728:	f103 0301 	add.w	r3, r3, #1
 800a72c:	64bb      	str	r3, [r7, #72]	; 0x48
 800a72e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a730:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a734:	dc0a      	bgt.n	800a74c <dwc_otg_core_host_init+0x348>
					DWC_ERROR
					    ("%s: Unable to clear halt on channel %d\n",
					     __func__, i);
					break;
				}
				dwc_udelay(1);
 800a736:	f04f 0001 	mov.w	r0, #1
 800a73a:	f7fc f959 	bl	80069f0 <DWC_UDELAY>
			} while (hcchar.b.chen);
 800a73e:	7efb      	ldrb	r3, [r7, #27]
 800a740:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a744:	b2db      	uxtb	r3, r3
 800a746:	2b00      	cmp	r3, #0
 800a748:	d1e7      	bne.n	800a71a <dwc_otg_core_host_init+0x316>
 800a74a:	e000      	b.n	800a74e <dwc_otg_core_host_init+0x34a>
				hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
				if (++count > 1000) {
					DWC_ERROR
					    ("%s: Unable to clear halt on channel %d\n",
					     __func__, i);
					break;
 800a74c:	bf00      	nop
			hcchar.b.epdir = 0;
			DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
		}

		/* Halt all channels to put them into a known state. */
		for (i = 0; i < num_channels; i++) {
 800a74e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a750:	f103 0301 	add.w	r3, r3, #1
 800a754:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a756:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a75a:	429a      	cmp	r2, r3
 800a75c:	dbba      	blt.n	800a6d4 <dwc_otg_core_host_init+0x2d0>
		}
	}

	/* Turn on the vbus power. */
	DWC_PRINTF("Init: Port Power? op_state=%d\n", core_if->op_state);
	if (core_if->op_state == A_HOST) {
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800a764:	2b01      	cmp	r3, #1
 800a766:	d116      	bne.n	800a796 <dwc_otg_core_host_init+0x392>
		hprt0.d32 = dwc_otg_read_hprt0(core_if);
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f7fd fa4d 	bl	8007c08 <dwc_otg_read_hprt0>
 800a76e:	4603      	mov	r3, r0
 800a770:	62bb      	str	r3, [r7, #40]	; 0x28
		DWC_PRINTF("Init: Power Port (%d)\n", hprt0.b.prtpwr);
		if (hprt0.b.prtpwr == 0) {
 800a772:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800a776:	f003 0310 	and.w	r3, r3, #16
 800a77a:	b2db      	uxtb	r3, r3
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d10a      	bne.n	800a796 <dwc_otg_core_host_init+0x392>
			hprt0.b.prtpwr = 1;
 800a780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a782:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a786:	62bb      	str	r3, [r7, #40]	; 0x28
			DWC_WRITE_REG32(host_if->hprt0, hprt0.d32);
 800a788:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a78a:	685a      	ldr	r2, [r3, #4]
 800a78c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a78e:	4610      	mov	r0, r2
 800a790:	4619      	mov	r1, r3
 800a792:	f7fc f88f 	bl	80068b4 <DWC_WRITE_REG32>
		}
	}

	dwc_otg_enable_host_interrupts(core_if);
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f7ff fdc6 	bl	800a328 <dwc_otg_enable_host_interrupts>
}
 800a79c:	f107 0750 	add.w	r7, r7, #80	; 0x50
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	bd80      	pop	{r7, pc}

0800a7a4 <dwc_otg_hc_init>:
 *
 * @param core_if Programming view of DWC_otg controller
 * @param hc Information needed to initialize the host channel
 */
void dwc_otg_hc_init(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b08a      	sub	sp, #40	; 0x28
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
 800a7ac:	6039      	str	r1, [r7, #0]
	uint32_t intr_enable;
	hcintmsk_data_t hc_intr_mask;

	gintmsk_data_t gintmsk = {.d32 = 0 };
 800a7ae:	f04f 0300 	mov.w	r3, #0
 800a7b2:	613b      	str	r3, [r7, #16]

	hcchar_data_t hcchar;
	hcsplt_data_t hcsplt;

	uint8_t hc_num = hc->hc_num;
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	781b      	ldrb	r3, [r3, #0]
 800a7b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	dwc_otg_host_if_t *host_if = core_if->host_if;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	68db      	ldr	r3, [r3, #12]
 800a7c0:	623b      	str	r3, [r7, #32]
	dwc_otg_hc_regs_t *hc_regs = host_if->hc_regs[hc_num];
 800a7c2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a7c6:	6a3b      	ldr	r3, [r7, #32]
 800a7c8:	f102 0202 	add.w	r2, r2, #2
 800a7cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7d0:	61fb      	str	r3, [r7, #28]

	/* Clear old interrupt conditions for this host channel. */
	hc_intr_mask.d32 = 0xFFFFFFFF;
 800a7d2:	f04f 33ff 	mov.w	r3, #4294967295
 800a7d6:	617b      	str	r3, [r7, #20]
	hc_intr_mask.b.reserved14_31 = 0;
 800a7d8:	697b      	ldr	r3, [r7, #20]
 800a7da:	f36f 339f 	bfc	r3, #14, #18
 800a7de:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(&hc_regs->hcint, hc_intr_mask.d32);
 800a7e0:	69fb      	ldr	r3, [r7, #28]
 800a7e2:	f103 0208 	add.w	r2, r3, #8
 800a7e6:	697b      	ldr	r3, [r7, #20]
 800a7e8:	4610      	mov	r0, r2
 800a7ea:	4619      	mov	r1, r3
 800a7ec:	f7fc f862 	bl	80068b4 <DWC_WRITE_REG32>

	/* Enable channel interrupts required for this transfer. */
	hc_intr_mask.d32 = 0;
 800a7f0:	f04f 0300 	mov.w	r3, #0
 800a7f4:	617b      	str	r3, [r7, #20]
	hc_intr_mask.b.chhltd = 1;
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	f043 0302 	orr.w	r3, r3, #2
 800a7fc:	617b      	str	r3, [r7, #20]
	if (core_if->dma_enable) {
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a804:	2b00      	cmp	r3, #0
 800a806:	d044      	beq.n	800a892 <dwc_otg_hc_init+0xee>
		/* For Descriptor DMA mode core halts the channel on AHB error. Interrupt is not required */
		if (!core_if->dma_desc_enable)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d104      	bne.n	800a81c <dwc_otg_hc_init+0x78>
			hc_intr_mask.b.ahberr = 1;
 800a812:	697b      	ldr	r3, [r7, #20]
 800a814:	f043 0304 	orr.w	r3, r3, #4
 800a818:	617b      	str	r3, [r7, #20]
 800a81a:	e00a      	b.n	800a832 <dwc_otg_hc_init+0x8e>
		else {
			if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	789b      	ldrb	r3, [r3, #2]
 800a820:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a824:	b2db      	uxtb	r3, r3
 800a826:	2b40      	cmp	r3, #64	; 0x40
 800a828:	d103      	bne.n	800a832 <dwc_otg_hc_init+0x8e>
				hc_intr_mask.b.xfercompl = 1;
 800a82a:	697b      	ldr	r3, [r7, #20]
 800a82c:	f043 0301 	orr.w	r3, r3, #1
 800a830:	617b      	str	r3, [r7, #20]
		}

		if (hc->error_state && !hc->do_split &&
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	7f1b      	ldrb	r3, [r3, #28]
 800a836:	2b00      	cmp	r3, #0
 800a838:	f000 80e1 	beq.w	800a9fe <dwc_otg_hc_init+0x25a>
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a842:	2b00      	cmp	r3, #0
 800a844:	f040 80db 	bne.w	800a9fe <dwc_otg_hc_init+0x25a>
		    hc->ep_type != DWC_OTG_EP_TYPE_ISOC) {
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	789b      	ldrb	r3, [r3, #2]
 800a84c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a850:	b2db      	uxtb	r3, r3
		else {
			if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
				hc_intr_mask.b.xfercompl = 1;
		}

		if (hc->error_state && !hc->do_split &&
 800a852:	2b40      	cmp	r3, #64	; 0x40
 800a854:	f000 80d3 	beq.w	800a9fe <dwc_otg_hc_init+0x25a>
		    hc->ep_type != DWC_OTG_EP_TYPE_ISOC) {
			hc_intr_mask.b.ack = 1;
 800a858:	697b      	ldr	r3, [r7, #20]
 800a85a:	f043 0320 	orr.w	r3, r3, #32
 800a85e:	617b      	str	r3, [r7, #20]
			if (hc->ep_is_in) {
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	789b      	ldrb	r3, [r3, #2]
 800a864:	f003 0308 	and.w	r3, r3, #8
 800a868:	b2db      	uxtb	r3, r3
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	f000 80c7 	beq.w	800a9fe <dwc_otg_hc_init+0x25a>
				hc_intr_mask.b.datatglerr = 1;
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a876:	617b      	str	r3, [r7, #20]
				if (hc->ep_type != DWC_OTG_EP_TYPE_INTR) {
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	789b      	ldrb	r3, [r3, #2]
 800a87c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a880:	b2db      	uxtb	r3, r3
 800a882:	2bc0      	cmp	r3, #192	; 0xc0
 800a884:	f000 80bb 	beq.w	800a9fe <dwc_otg_hc_init+0x25a>
					hc_intr_mask.b.nak = 1;
 800a888:	697b      	ldr	r3, [r7, #20]
 800a88a:	f043 0310 	orr.w	r3, r3, #16
 800a88e:	617b      	str	r3, [r7, #20]
 800a890:	e0b5      	b.n	800a9fe <dwc_otg_hc_init+0x25a>
				}
			}
		}
	} else {
		switch (hc->ep_type) {
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	789b      	ldrb	r3, [r3, #2]
 800a896:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800a89a:	b2db      	uxtb	r3, r3
 800a89c:	2b01      	cmp	r3, #1
 800a89e:	f000 808d 	beq.w	800a9bc <dwc_otg_hc_init+0x218>
 800a8a2:	2b03      	cmp	r3, #3
 800a8a4:	d04b      	beq.n	800a93e <dwc_otg_hc_init+0x19a>
		case DWC_OTG_EP_TYPE_CONTROL:
		case DWC_OTG_EP_TYPE_BULK:
			hc_intr_mask.b.xfercompl = 1;
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	f043 0301 	orr.w	r3, r3, #1
 800a8ac:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.stall = 1;
 800a8ae:	697b      	ldr	r3, [r7, #20]
 800a8b0:	f043 0308 	orr.w	r3, r3, #8
 800a8b4:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.xacterr = 1;
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a8bc:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.datatglerr = 1;
 800a8be:	697b      	ldr	r3, [r7, #20]
 800a8c0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a8c4:	617b      	str	r3, [r7, #20]
			if (hc->ep_is_in) {
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	789b      	ldrb	r3, [r3, #2]
 800a8ca:	f003 0308 	and.w	r3, r3, #8
 800a8ce:	b2db      	uxtb	r3, r3
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d004      	beq.n	800a8de <dwc_otg_hc_init+0x13a>
				hc_intr_mask.b.bblerr = 1;
 800a8d4:	697b      	ldr	r3, [r7, #20]
 800a8d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a8da:	617b      	str	r3, [r7, #20]
 800a8dc:	e00f      	b.n	800a8fe <dwc_otg_hc_init+0x15a>
			} else {
				hc_intr_mask.b.nak = 1;
 800a8de:	697b      	ldr	r3, [r7, #20]
 800a8e0:	f043 0310 	orr.w	r3, r3, #16
 800a8e4:	617b      	str	r3, [r7, #20]
				hc_intr_mask.b.nyet = 1;
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8ec:	617b      	str	r3, [r7, #20]
				if (hc->do_ping) {
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	7edb      	ldrb	r3, [r3, #27]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d003      	beq.n	800a8fe <dwc_otg_hc_init+0x15a>
					hc_intr_mask.b.ack = 1;
 800a8f6:	697b      	ldr	r3, [r7, #20]
 800a8f8:	f043 0320 	orr.w	r3, r3, #32
 800a8fc:	617b      	str	r3, [r7, #20]
				}
			}

			if (hc->do_split) {
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d011      	beq.n	800a92c <dwc_otg_hc_init+0x188>
				hc_intr_mask.b.nak = 1;
 800a908:	697b      	ldr	r3, [r7, #20]
 800a90a:	f043 0310 	orr.w	r3, r3, #16
 800a90e:	617b      	str	r3, [r7, #20]
				if (hc->complete_split) {
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800a916:	2b00      	cmp	r3, #0
 800a918:	d004      	beq.n	800a924 <dwc_otg_hc_init+0x180>
					hc_intr_mask.b.nyet = 1;
 800a91a:	697b      	ldr	r3, [r7, #20]
 800a91c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a920:	617b      	str	r3, [r7, #20]
 800a922:	e003      	b.n	800a92c <dwc_otg_hc_init+0x188>
				} else {
					hc_intr_mask.b.ack = 1;
 800a924:	697b      	ldr	r3, [r7, #20]
 800a926:	f043 0320 	orr.w	r3, r3, #32
 800a92a:	617b      	str	r3, [r7, #20]
				}
			}

			if (hc->error_state) {
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	7f1b      	ldrb	r3, [r3, #28]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d05f      	beq.n	800a9f4 <dwc_otg_hc_init+0x250>
				hc_intr_mask.b.ack = 1;
 800a934:	697b      	ldr	r3, [r7, #20]
 800a936:	f043 0320 	orr.w	r3, r3, #32
 800a93a:	617b      	str	r3, [r7, #20]
			}
			break;
 800a93c:	e05a      	b.n	800a9f4 <dwc_otg_hc_init+0x250>
		case DWC_OTG_EP_TYPE_INTR:
			hc_intr_mask.b.xfercompl = 1;
 800a93e:	697b      	ldr	r3, [r7, #20]
 800a940:	f043 0301 	orr.w	r3, r3, #1
 800a944:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.nak = 1;
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	f043 0310 	orr.w	r3, r3, #16
 800a94c:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.stall = 1;
 800a94e:	697b      	ldr	r3, [r7, #20]
 800a950:	f043 0308 	orr.w	r3, r3, #8
 800a954:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.xacterr = 1;
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a95c:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.datatglerr = 1;
 800a95e:	697b      	ldr	r3, [r7, #20]
 800a960:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a964:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.frmovrun = 1;
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a96c:	617b      	str	r3, [r7, #20]

			if (hc->ep_is_in) {
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	789b      	ldrb	r3, [r3, #2]
 800a972:	f003 0308 	and.w	r3, r3, #8
 800a976:	b2db      	uxtb	r3, r3
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d003      	beq.n	800a984 <dwc_otg_hc_init+0x1e0>
				hc_intr_mask.b.bblerr = 1;
 800a97c:	697b      	ldr	r3, [r7, #20]
 800a97e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a982:	617b      	str	r3, [r7, #20]
			}
			if (hc->error_state) {
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	7f1b      	ldrb	r3, [r3, #28]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d003      	beq.n	800a994 <dwc_otg_hc_init+0x1f0>
				hc_intr_mask.b.ack = 1;
 800a98c:	697b      	ldr	r3, [r7, #20]
 800a98e:	f043 0320 	orr.w	r3, r3, #32
 800a992:	617b      	str	r3, [r7, #20]
			}
			if (hc->do_split) {
 800a994:	683b      	ldr	r3, [r7, #0]
 800a996:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d02c      	beq.n	800a9f8 <dwc_otg_hc_init+0x254>
				if (hc->complete_split) {
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d004      	beq.n	800a9b2 <dwc_otg_hc_init+0x20e>
					hc_intr_mask.b.nyet = 1;
 800a9a8:	697b      	ldr	r3, [r7, #20]
 800a9aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9ae:	617b      	str	r3, [r7, #20]
				} else {
					hc_intr_mask.b.ack = 1;
				}
			}
			break;
 800a9b0:	e022      	b.n	800a9f8 <dwc_otg_hc_init+0x254>
			}
			if (hc->do_split) {
				if (hc->complete_split) {
					hc_intr_mask.b.nyet = 1;
				} else {
					hc_intr_mask.b.ack = 1;
 800a9b2:	697b      	ldr	r3, [r7, #20]
 800a9b4:	f043 0320 	orr.w	r3, r3, #32
 800a9b8:	617b      	str	r3, [r7, #20]
				}
			}
			break;
 800a9ba:	e01d      	b.n	800a9f8 <dwc_otg_hc_init+0x254>
		case DWC_OTG_EP_TYPE_ISOC:
			hc_intr_mask.b.xfercompl = 1;
 800a9bc:	697b      	ldr	r3, [r7, #20]
 800a9be:	f043 0301 	orr.w	r3, r3, #1
 800a9c2:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.frmovrun = 1;
 800a9c4:	697b      	ldr	r3, [r7, #20]
 800a9c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a9ca:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.ack = 1;
 800a9cc:	697b      	ldr	r3, [r7, #20]
 800a9ce:	f043 0320 	orr.w	r3, r3, #32
 800a9d2:	617b      	str	r3, [r7, #20]

			if (hc->ep_is_in) {
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	789b      	ldrb	r3, [r3, #2]
 800a9d8:	f003 0308 	and.w	r3, r3, #8
 800a9dc:	b2db      	uxtb	r3, r3
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d00c      	beq.n	800a9fc <dwc_otg_hc_init+0x258>
				hc_intr_mask.b.xacterr = 1;
 800a9e2:	697b      	ldr	r3, [r7, #20]
 800a9e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9e8:	617b      	str	r3, [r7, #20]
				hc_intr_mask.b.bblerr = 1;
 800a9ea:	697b      	ldr	r3, [r7, #20]
 800a9ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a9f0:	617b      	str	r3, [r7, #20]
			}
			break;
 800a9f2:	e003      	b.n	800a9fc <dwc_otg_hc_init+0x258>
			}

			if (hc->error_state) {
				hc_intr_mask.b.ack = 1;
			}
			break;
 800a9f4:	bf00      	nop
 800a9f6:	e002      	b.n	800a9fe <dwc_otg_hc_init+0x25a>
					hc_intr_mask.b.nyet = 1;
				} else {
					hc_intr_mask.b.ack = 1;
				}
			}
			break;
 800a9f8:	bf00      	nop
 800a9fa:	e000      	b.n	800a9fe <dwc_otg_hc_init+0x25a>

			if (hc->ep_is_in) {
				hc_intr_mask.b.xacterr = 1;
				hc_intr_mask.b.bblerr = 1;
			}
			break;
 800a9fc:	bf00      	nop
		}
	}
	DWC_WRITE_REG32(&hc_regs->hcintmsk, hc_intr_mask.d32);
 800a9fe:	69fb      	ldr	r3, [r7, #28]
 800aa00:	f103 020c 	add.w	r2, r3, #12
 800aa04:	697b      	ldr	r3, [r7, #20]
 800aa06:	4610      	mov	r0, r2
 800aa08:	4619      	mov	r1, r3
 800aa0a:	f7fb ff53 	bl	80068b4 <DWC_WRITE_REG32>

	/* Enable the top level host channel interrupt. */
	intr_enable = (1 << hc_num);
 800aa0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aa12:	f04f 0201 	mov.w	r2, #1
 800aa16:	fa02 f303 	lsl.w	r3, r2, r3
 800aa1a:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&host_if->host_global_regs->haintmsk, 0, intr_enable);
 800aa1c:	6a3b      	ldr	r3, [r7, #32]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f103 0318 	add.w	r3, r3, #24
 800aa24:	4618      	mov	r0, r3
 800aa26:	f04f 0100 	mov.w	r1, #0
 800aa2a:	69ba      	ldr	r2, [r7, #24]
 800aa2c:	f7fb ff50 	bl	80068d0 <DWC_MODIFY_REG32>

	/* Make sure host channel interrupts are enabled. */
	gintmsk.b.hcintr = 1;
 800aa30:	693b      	ldr	r3, [r7, #16]
 800aa32:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800aa36:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk, 0, gintmsk.d32);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	685b      	ldr	r3, [r3, #4]
 800aa3c:	f103 0218 	add.w	r2, r3, #24
 800aa40:	693b      	ldr	r3, [r7, #16]
 800aa42:	4610      	mov	r0, r2
 800aa44:	f04f 0100 	mov.w	r1, #0
 800aa48:	461a      	mov	r2, r3
 800aa4a:	f7fb ff41 	bl	80068d0 <DWC_MODIFY_REG32>

	/*
	 * Program the HCCHARn register with the endpoint characteristics for
	 * the current transfer.
	 */
	hcchar.d32 = 0;
 800aa4e:	f04f 0300 	mov.w	r3, #0
 800aa52:	60fb      	str	r3, [r7, #12]
	hcchar.b.devaddr = hc->dev_addr;
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	785b      	ldrb	r3, [r3, #1]
 800aa58:	f3c3 0306 	ubfx	r3, r3, #0, #7
 800aa5c:	b2da      	uxtb	r2, r3
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	f362 539c 	bfi	r3, r2, #22, #7
 800aa64:	60fb      	str	r3, [r7, #12]
	hcchar.b.epnum = hc->ep_num;
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	f3c3 33c3 	ubfx	r3, r3, #15, #4
 800aa6e:	b2da      	uxtb	r2, r3
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	f362 23ce 	bfi	r3, r2, #11, #4
 800aa76:	60fb      	str	r3, [r7, #12]
	hcchar.b.epdir = hc->ep_is_in;
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	789b      	ldrb	r3, [r3, #2]
 800aa7c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800aa80:	b2da      	uxtb	r2, r3
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	f362 33cf 	bfi	r3, r2, #15, #1
 800aa88:	60fb      	str	r3, [r7, #12]
	hcchar.b.lspddev = (hc->speed == DWC_OTG_EP_SPEED_LOW);
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	789b      	ldrb	r3, [r3, #2]
 800aa8e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800aa92:	b2db      	uxtb	r3, r3
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	bf14      	ite	ne
 800aa98:	2300      	movne	r3, #0
 800aa9a:	2301      	moveq	r3, #1
 800aa9c:	b2da      	uxtb	r2, r3
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	f362 4351 	bfi	r3, r2, #17, #1
 800aaa4:	60fb      	str	r3, [r7, #12]
	hcchar.b.eptype = hc->ep_type;
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	789b      	ldrb	r3, [r3, #2]
 800aaaa:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800aaae:	b2da      	uxtb	r2, r3
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	f362 4393 	bfi	r3, r2, #18, #2
 800aab6:	60fb      	str	r3, [r7, #12]
	hcchar.b.mps = hc->max_packet;
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	889b      	ldrh	r3, [r3, #4]
 800aabc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800aac0:	b29a      	uxth	r2, r3
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	f362 030a 	bfi	r3, r2, #0, #11
 800aac8:	60fb      	str	r3, [r7, #12]

	DWC_WRITE_REG32(&host_if->hc_regs[hc_num]->hcchar, hcchar.d32);
 800aaca:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800aace:	6a3b      	ldr	r3, [r7, #32]
 800aad0:	f102 0202 	add.w	r2, r2, #2
 800aad4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aad8:	461a      	mov	r2, r3
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	4610      	mov	r0, r2
 800aade:	4619      	mov	r1, r3
 800aae0:	f7fb fee8 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_HCDV, "	 Multi Cnt: %d\n", hcchar.b.multicnt);

	/*
	 * Program the HCSPLIT register for SPLITs
	 */
	hcsplt.d32 = 0;
 800aae4:	f04f 0300 	mov.w	r3, #0
 800aae8:	60bb      	str	r3, [r7, #8]
	if (hc->do_split) {
 800aaea:	683b      	ldr	r3, [r7, #0]
 800aaec:	f893 3020 	ldrb.w	r3, [r3, #32]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d027      	beq.n	800ab44 <dwc_otg_hc_init+0x3a0>
		DWC_DEBUGPL(DBG_HCDV, "Programming HC %d with split --> %s\n",
			    hc->hc_num,
			    hc->complete_split ? "CSPLIT" : "SSPLIT");
		hcsplt.b.compsplt = hc->complete_split;
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800aafa:	f003 0301 	and.w	r3, r3, #1
 800aafe:	b2da      	uxtb	r2, r3
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	f362 4310 	bfi	r3, r2, #16, #1
 800ab06:	60bb      	str	r3, [r7, #8]
		hcsplt.b.xactpos = hc->xact_pos;
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ab0e:	f003 0303 	and.w	r3, r3, #3
 800ab12:	b2da      	uxtb	r2, r3
 800ab14:	68bb      	ldr	r3, [r7, #8]
 800ab16:	f362 338f 	bfi	r3, r2, #14, #2
 800ab1a:	60bb      	str	r3, [r7, #8]
		hcsplt.b.hubaddr = hc->hub_addr;
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800ab22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab26:	b2da      	uxtb	r2, r3
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	f362 13cd 	bfi	r3, r2, #7, #7
 800ab2e:	60bb      	str	r3, [r7, #8]
		hcsplt.b.prtaddr = hc->port_addr;
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800ab36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab3a:	b2da      	uxtb	r2, r3
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	f362 0306 	bfi	r3, r2, #0, #7
 800ab42:	60bb      	str	r3, [r7, #8]
		DWC_DEBUGPL(DBG_HCDV, "	  port addr %d\n", hc->port_addr);
		DWC_DEBUGPL(DBG_HCDV, "	  is_in %d\n", hc->ep_is_in);
		DWC_DEBUGPL(DBG_HCDV, "	  Max Pkt: %d\n", hcchar.b.mps);
		DWC_DEBUGPL(DBG_HCDV, "	  xferlen: %d\n", hc->xfer_len);
	}
	DWC_WRITE_REG32(&host_if->hc_regs[hc_num]->hcsplt, hcsplt.d32);
 800ab44:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800ab48:	6a3b      	ldr	r3, [r7, #32]
 800ab4a:	f102 0202 	add.w	r2, r2, #2
 800ab4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab52:	f103 0204 	add.w	r2, r3, #4
 800ab56:	68bb      	ldr	r3, [r7, #8]
 800ab58:	4610      	mov	r0, r2
 800ab5a:	4619      	mov	r1, r3
 800ab5c:	f7fb feaa 	bl	80068b4 <DWC_WRITE_REG32>

}
 800ab60:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800ab64:	46bd      	mov	sp, r7
 800ab66:	bd80      	pop	{r7, pc}

0800ab68 <dwc_otg_hc_halt>:
 * @param hc Host channel to halt.
 * @param halt_status Reason for halting the channel.
 */
void dwc_otg_hc_halt(dwc_otg_core_if_t * core_if,
		     dwc_hc_t * hc, dwc_otg_halt_status_e halt_status)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b08c      	sub	sp, #48	; 0x30
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	60f8      	str	r0, [r7, #12]
 800ab70:	60b9      	str	r1, [r7, #8]
 800ab72:	4613      	mov	r3, r2
 800ab74:	71fb      	strb	r3, [r7, #7]
	hcchar_data_t hcchar;
	dwc_otg_hc_regs_t *hc_regs;
	dwc_otg_core_global_regs_t *global_regs;
	dwc_otg_host_global_regs_t *host_global_regs;

	hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	68db      	ldr	r3, [r3, #12]
 800ab7a:	68ba      	ldr	r2, [r7, #8]
 800ab7c:	7812      	ldrb	r2, [r2, #0]
 800ab7e:	f102 0202 	add.w	r2, r2, #2
 800ab82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab86:	62fb      	str	r3, [r7, #44]	; 0x2c
	global_regs = core_if->core_global_regs;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	685b      	ldr	r3, [r3, #4]
 800ab8c:	62bb      	str	r3, [r7, #40]	; 0x28
	host_global_regs = core_if->host_if->host_global_regs;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	68db      	ldr	r3, [r3, #12]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	627b      	str	r3, [r7, #36]	; 0x24

	DWC_ASSERT(!(halt_status == DWC_OTG_HC_XFER_NO_HALT_STATUS),
		   "halt_status = %d\n", halt_status);

	if (halt_status == DWC_OTG_HC_XFER_URB_DEQUEUE ||
 800ab96:	79fb      	ldrb	r3, [r7, #7]
 800ab98:	2b0d      	cmp	r3, #13
 800ab9a:	d002      	beq.n	800aba2 <dwc_otg_hc_halt+0x3a>
 800ab9c:	79fb      	ldrb	r3, [r7, #7]
 800ab9e:	2b0b      	cmp	r3, #11
 800aba0:	d127      	bne.n	800abf2 <dwc_otg_hc_halt+0x8a>
		 * and QH state associated with this transfer has been cleared
		 * (in the case of URB_DEQUEUE), so the channel needs to be
		 * shut down carefully to prevent crashes.
		 */
		hcintmsk_data_t hcintmsk;
		hcintmsk.d32 = 0;
 800aba2:	f04f 0300 	mov.w	r3, #0
 800aba6:	617b      	str	r3, [r7, #20]
		hcintmsk.b.chhltd = 1;
 800aba8:	697b      	ldr	r3, [r7, #20]
 800abaa:	f043 0302 	orr.w	r3, r3, #2
 800abae:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&hc_regs->hcintmsk, hcintmsk.d32);
 800abb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abb2:	f103 020c 	add.w	r2, r3, #12
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	4610      	mov	r0, r2
 800abba:	4619      	mov	r1, r3
 800abbc:	f7fb fe7a 	bl	80068b4 <DWC_WRITE_REG32>
		/*
		 * Make sure no other interrupts besides halt are currently
		 * pending. Handling another interrupt could cause a crash due
		 * to the QTD and QH state.
		 */
		DWC_WRITE_REG32(&hc_regs->hcint, ~hcintmsk.d32);
 800abc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abc2:	f103 0208 	add.w	r2, r3, #8
 800abc6:	697b      	ldr	r3, [r7, #20]
 800abc8:	ea6f 0303 	mvn.w	r3, r3
 800abcc:	4610      	mov	r0, r2
 800abce:	4619      	mov	r1, r3
 800abd0:	f7fb fe70 	bl	80068b4 <DWC_WRITE_REG32>
		/*
		 * Make sure the halt status is set to URB_DEQUEUE or AHB_ERR
		 * even if the channel was already halted for some other
		 * reason.
		 */
		hc->halt_status = halt_status;
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	79fa      	ldrb	r2, [r7, #7]
 800abd8:	77da      	strb	r2, [r3, #31]

		hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800abda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abdc:	4618      	mov	r0, r3
 800abde:	f7fb fe5d 	bl	800689c <DWC_READ_REG32>
 800abe2:	4603      	mov	r3, r0
 800abe4:	61bb      	str	r3, [r7, #24]
		if (hcchar.b.chen == 0) {
 800abe6:	7efb      	ldrb	r3, [r7, #27]
 800abe8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800abec:	b2db      	uxtb	r3, r3
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d06a      	beq.n	800acc8 <dwc_otg_hc_halt+0x160>
			 * started yet.
			 */
			return;
		}
	}
	if (hc->halt_pending) {
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	7f9b      	ldrb	r3, [r3, #30]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d166      	bne.n	800acc8 <dwc_otg_hc_halt+0x160>

#endif
		return;
	}

	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800abfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abfc:	4618      	mov	r0, r3
 800abfe:	f7fb fe4d 	bl	800689c <DWC_READ_REG32>
 800ac02:	4603      	mov	r3, r0
 800ac04:	61bb      	str	r3, [r7, #24]

	/* No need to set the bit in DDMA for disabling the channel */
	//TODO check it everywhere channel is disabled          
	if (!core_if->core_params->dma_desc_enable)
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	68db      	ldr	r3, [r3, #12]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d103      	bne.n	800ac18 <dwc_otg_hc_halt+0xb0>
		hcchar.b.chen = 1;
 800ac10:	69bb      	ldr	r3, [r7, #24]
 800ac12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ac16:	61bb      	str	r3, [r7, #24]
	hcchar.b.chdis = 1;
 800ac18:	69bb      	ldr	r3, [r7, #24]
 800ac1a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ac1e:	61bb      	str	r3, [r7, #24]

	if (!core_if->dma_enable) {
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d132      	bne.n	800ac90 <dwc_otg_hc_halt+0x128>
		/* Check for space in the request queue to issue the halt. */
		if (hc->ep_type == DWC_OTG_EP_TYPE_CONTROL ||
 800ac2a:	68bb      	ldr	r3, [r7, #8]
 800ac2c:	789b      	ldrb	r3, [r3, #2]
 800ac2e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ac32:	b2db      	uxtb	r3, r3
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d006      	beq.n	800ac46 <dwc_otg_hc_halt+0xde>
		    hc->ep_type == DWC_OTG_EP_TYPE_BULK) {
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	789b      	ldrb	r3, [r3, #2]
 800ac3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ac40:	b2db      	uxtb	r3, r3
		hcchar.b.chen = 1;
	hcchar.b.chdis = 1;

	if (!core_if->dma_enable) {
		/* Check for space in the request queue to issue the halt. */
		if (hc->ep_type == DWC_OTG_EP_TYPE_CONTROL ||
 800ac42:	2b80      	cmp	r3, #128	; 0x80
 800ac44:	d110      	bne.n	800ac68 <dwc_otg_hc_halt+0x100>
		    hc->ep_type == DWC_OTG_EP_TYPE_BULK) {
			nptxsts.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
 800ac46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac48:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	f7fb fe25 	bl	800689c <DWC_READ_REG32>
 800ac52:	4603      	mov	r3, r0
 800ac54:	623b      	str	r3, [r7, #32]
			if (nptxsts.b.nptxqspcavail == 0) {
 800ac56:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d118      	bne.n	800ac90 <dwc_otg_hc_halt+0x128>
				hcchar.b.chen = 0;
 800ac5e:	69bb      	ldr	r3, [r7, #24]
 800ac60:	f36f 73df 	bfc	r3, #31, #1
 800ac64:	61bb      	str	r3, [r7, #24]
	if (!core_if->dma_enable) {
		/* Check for space in the request queue to issue the halt. */
		if (hc->ep_type == DWC_OTG_EP_TYPE_CONTROL ||
		    hc->ep_type == DWC_OTG_EP_TYPE_BULK) {
			nptxsts.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
			if (nptxsts.b.nptxqspcavail == 0) {
 800ac66:	e013      	b.n	800ac90 <dwc_otg_hc_halt+0x128>
				hcchar.b.chen = 0;
			}
		} else {
			hptxsts.d32 =
			    DWC_READ_REG32(&host_global_regs->hptxsts);
 800ac68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac6a:	f103 0310 	add.w	r3, r3, #16
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f7fb fe14 	bl	800689c <DWC_READ_REG32>
 800ac74:	4603      	mov	r3, r0
			nptxsts.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
			if (nptxsts.b.nptxqspcavail == 0) {
				hcchar.b.chen = 0;
			}
		} else {
			hptxsts.d32 =
 800ac76:	61fb      	str	r3, [r7, #28]
			    DWC_READ_REG32(&host_global_regs->hptxsts);
			if ((hptxsts.b.ptxqspcavail == 0)
 800ac78:	7fbb      	ldrb	r3, [r7, #30]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d004      	beq.n	800ac88 <dwc_otg_hc_halt+0x120>
			    || (core_if->queuing_high_bandwidth)) {
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d003      	beq.n	800ac90 <dwc_otg_hc_halt+0x128>
				hcchar.b.chen = 0;
 800ac88:	69bb      	ldr	r3, [r7, #24]
 800ac8a:	f36f 73df 	bfc	r3, #31, #1
 800ac8e:	61bb      	str	r3, [r7, #24]
			}
		}
	}
	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800ac90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ac92:	69bb      	ldr	r3, [r7, #24]
 800ac94:	4610      	mov	r0, r2
 800ac96:	4619      	mov	r1, r3
 800ac98:	f7fb fe0c 	bl	80068b4 <DWC_WRITE_REG32>

	hc->halt_status = halt_status;
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	79fa      	ldrb	r2, [r7, #7]
 800aca0:	77da      	strb	r2, [r3, #31]

	if (hcchar.b.chen) {
 800aca2:	7efb      	ldrb	r3, [r7, #27]
 800aca4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800aca8:	b2db      	uxtb	r3, r3
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d008      	beq.n	800acc0 <dwc_otg_hc_halt+0x158>
		hc->halt_pending = 1;
 800acae:	68bb      	ldr	r3, [r7, #8]
 800acb0:	f04f 0201 	mov.w	r2, #1
 800acb4:	779a      	strb	r2, [r3, #30]
		hc->halt_on_queue = 0;
 800acb6:	68bb      	ldr	r3, [r7, #8]
 800acb8:	f04f 0200 	mov.w	r2, #0
 800acbc:	775a      	strb	r2, [r3, #29]
 800acbe:	e003      	b.n	800acc8 <dwc_otg_hc_halt+0x160>
	} else {
		hc->halt_on_queue = 1;
 800acc0:	68bb      	ldr	r3, [r7, #8]
 800acc2:	f04f 0201 	mov.w	r2, #1
 800acc6:	775a      	strb	r2, [r3, #29]
	DWC_DEBUGPL(DBG_HCDV, "	 halt_pending: %d\n", hc->halt_pending);
	DWC_DEBUGPL(DBG_HCDV, "	 halt_on_queue: %d\n", hc->halt_on_queue);
	DWC_DEBUGPL(DBG_HCDV, "	 halt_status: %d\n", hc->halt_status);

	return;
}
 800acc8:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800accc:	46bd      	mov	sp, r7
 800acce:	bd80      	pop	{r7, pc}

0800acd0 <dwc_otg_hc_cleanup>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param hc Identifies the host channel to clean up.
 */
void dwc_otg_hc_cleanup(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800acd0:	b580      	push	{r7, lr}
 800acd2:	b084      	sub	sp, #16
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
 800acd8:	6039      	str	r1, [r7, #0]
	dwc_otg_hc_regs_t *hc_regs;

	hc->xfer_started = 0;
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	f04f 0200 	mov.w	r2, #0
 800ace0:	769a      	strb	r2, [r3, #26]

	/*
	 * Clear channel interrupt enables and any unhandled channel interrupt
	 * conditions.
	 */
	hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	68db      	ldr	r3, [r3, #12]
 800ace6:	683a      	ldr	r2, [r7, #0]
 800ace8:	7812      	ldrb	r2, [r2, #0]
 800acea:	f102 0202 	add.w	r2, r2, #2
 800acee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acf2:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&hc_regs->hcintmsk, 0);
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	f103 030c 	add.w	r3, r3, #12
 800acfa:	4618      	mov	r0, r3
 800acfc:	f04f 0100 	mov.w	r1, #0
 800ad00:	f7fb fdd8 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&hc_regs->hcint, 0xFFFFFFFF);
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	f103 0308 	add.w	r3, r3, #8
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	f04f 31ff 	mov.w	r1, #4294967295
 800ad10:	f7fb fdd0 	bl	80068b4 <DWC_WRITE_REG32>
#ifdef DEBUG
	DWC_TIMER_CANCEL(core_if->hc_xfer_timer[hc->hc_num]);
#endif
}
 800ad14:	f107 0710 	add.w	r7, r7, #16
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bd80      	pop	{r7, pc}

0800ad1c <hc_set_even_odd_frame>:
 * @param hcchar Current value of the HCCHAR register for the specified host
 * channel.
 */
static inline void hc_set_even_odd_frame(dwc_otg_core_if_t * core_if,
					 dwc_hc_t * hc, hcchar_data_t * hcchar)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b086      	sub	sp, #24
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	60f8      	str	r0, [r7, #12]
 800ad24:	60b9      	str	r1, [r7, #8]
 800ad26:	607a      	str	r2, [r7, #4]
	if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800ad28:	68bb      	ldr	r3, [r7, #8]
 800ad2a:	789b      	ldrb	r3, [r3, #2]
 800ad2c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ad30:	b2db      	uxtb	r3, r3
 800ad32:	2bc0      	cmp	r3, #192	; 0xc0
 800ad34:	d006      	beq.n	800ad44 <hc_set_even_odd_frame+0x28>
	    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800ad36:	68bb      	ldr	r3, [r7, #8]
 800ad38:	789b      	ldrb	r3, [r3, #2]
 800ad3a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ad3e:	b2db      	uxtb	r3, r3
 * channel.
 */
static inline void hc_set_even_odd_frame(dwc_otg_core_if_t * core_if,
					 dwc_hc_t * hc, hcchar_data_t * hcchar)
{
	if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800ad40:	2b40      	cmp	r3, #64	; 0x40
 800ad42:	d116      	bne.n	800ad72 <hc_set_even_odd_frame+0x56>
	    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
		hfnum_data_t hfnum;
		hfnum.d32 =
		    DWC_READ_REG32(&core_if->host_if->host_global_regs->hfnum);
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	68db      	ldr	r3, [r3, #12]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	f103 0308 	add.w	r3, r3, #8
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f7fb fda4 	bl	800689c <DWC_READ_REG32>
 800ad54:	4603      	mov	r3, r0
					 dwc_hc_t * hc, hcchar_data_t * hcchar)
{
	if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
	    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
		hfnum_data_t hfnum;
		hfnum.d32 =
 800ad56:	617b      	str	r3, [r7, #20]
		    DWC_READ_REG32(&core_if->host_if->host_global_regs->hfnum);

		/* 1 if _next_ frame is odd, 0 if it's even */
		hcchar->b.oddfrm = (hfnum.b.frnum & 0x1) ? 0 : 1;
 800ad58:	8abb      	ldrh	r3, [r7, #20]
 800ad5a:	f003 0301 	and.w	r3, r3, #1
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	bf14      	ite	ne
 800ad62:	2300      	movne	r3, #0
 800ad64:	2301      	moveq	r3, #1
 800ad66:	b2d9      	uxtb	r1, r3
 800ad68:	687a      	ldr	r2, [r7, #4]
 800ad6a:	6813      	ldr	r3, [r2, #0]
 800ad6c:	f361 735d 	bfi	r3, r1, #29, #1
 800ad70:	6013      	str	r3, [r2, #0]
				break;
			}
		}
#endif
	}
}
 800ad72:	f107 0718 	add.w	r7, r7, #24
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bd80      	pop	{r7, pc}
 800ad7a:	bf00      	nop

0800ad7c <set_pid_isoc>:
		 xfer_info->core_if->start_hcchar_val[hc_num]);
}
#endif

void set_pid_isoc(dwc_hc_t * hc)
{
 800ad7c:	b480      	push	{r7}
 800ad7e:	b083      	sub	sp, #12
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
	/* Set up the initial PID for the transfer. */
	if (hc->speed == DWC_OTG_EP_SPEED_HIGH) {
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	789b      	ldrb	r3, [r3, #2]
 800ad88:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ad8c:	b2db      	uxtb	r3, r3
 800ad8e:	2b20      	cmp	r3, #32
 800ad90:	d13d      	bne.n	800ae0e <set_pid_isoc+0x92>
		if (hc->ep_is_in) {
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	789b      	ldrb	r3, [r3, #2]
 800ad96:	f003 0308 	and.w	r3, r3, #8
 800ad9a:	b2db      	uxtb	r3, r3
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d023      	beq.n	800ade8 <set_pid_isoc+0x6c>
			if (hc->multi_count == 1) {
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	795b      	ldrb	r3, [r3, #5]
 800ada4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ada8:	b2db      	uxtb	r3, r3
 800adaa:	2b20      	cmp	r3, #32
 800adac:	d105      	bne.n	800adba <set_pid_isoc+0x3e>
				hc->data_pid_start = DWC_OTG_HC_PID_DATA0;
 800adae:	687a      	ldr	r2, [r7, #4]
 800adb0:	7953      	ldrb	r3, [r2, #5]
 800adb2:	f36f 03c4 	bfc	r3, #3, #2
 800adb6:	7153      	strb	r3, [r2, #5]
 800adb8:	e02e      	b.n	800ae18 <set_pid_isoc+0x9c>
			} else if (hc->multi_count == 2) {
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	795b      	ldrb	r3, [r3, #5]
 800adbe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800adc2:	b2db      	uxtb	r3, r3
 800adc4:	2b40      	cmp	r3, #64	; 0x40
 800adc6:	d107      	bne.n	800add8 <set_pid_isoc+0x5c>
				hc->data_pid_start = DWC_OTG_HC_PID_DATA1;
 800adc8:	687a      	ldr	r2, [r7, #4]
 800adca:	7953      	ldrb	r3, [r2, #5]
 800adcc:	f04f 0102 	mov.w	r1, #2
 800add0:	f361 03c4 	bfi	r3, r1, #3, #2
 800add4:	7153      	strb	r3, [r2, #5]
 800add6:	e01f      	b.n	800ae18 <set_pid_isoc+0x9c>
			} else {
				hc->data_pid_start = DWC_OTG_HC_PID_DATA2;
 800add8:	687a      	ldr	r2, [r7, #4]
 800adda:	7953      	ldrb	r3, [r2, #5]
 800addc:	f04f 0101 	mov.w	r1, #1
 800ade0:	f361 03c4 	bfi	r3, r1, #3, #2
 800ade4:	7153      	strb	r3, [r2, #5]
 800ade6:	e017      	b.n	800ae18 <set_pid_isoc+0x9c>
			}
		} else {
			if (hc->multi_count == 1) {
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	795b      	ldrb	r3, [r3, #5]
 800adec:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800adf0:	b2db      	uxtb	r3, r3
 800adf2:	2b20      	cmp	r3, #32
 800adf4:	d105      	bne.n	800ae02 <set_pid_isoc+0x86>
				hc->data_pid_start = DWC_OTG_HC_PID_DATA0;
 800adf6:	687a      	ldr	r2, [r7, #4]
 800adf8:	7953      	ldrb	r3, [r2, #5]
 800adfa:	f36f 03c4 	bfc	r3, #3, #2
 800adfe:	7153      	strb	r3, [r2, #5]
 800ae00:	e00a      	b.n	800ae18 <set_pid_isoc+0x9c>
			} else {
				hc->data_pid_start = DWC_OTG_HC_PID_MDATA;
 800ae02:	687a      	ldr	r2, [r7, #4]
 800ae04:	7953      	ldrb	r3, [r2, #5]
 800ae06:	f043 0318 	orr.w	r3, r3, #24
 800ae0a:	7153      	strb	r3, [r2, #5]
 800ae0c:	e004      	b.n	800ae18 <set_pid_isoc+0x9c>
			}
		}
	} else {
		hc->data_pid_start = DWC_OTG_HC_PID_DATA0;
 800ae0e:	687a      	ldr	r2, [r7, #4]
 800ae10:	7953      	ldrb	r3, [r2, #5]
 800ae12:	f36f 03c4 	bfc	r3, #3, #2
 800ae16:	7153      	strb	r3, [r2, #5]
	}
}
 800ae18:	f107 070c 	add.w	r7, r7, #12
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	bc80      	pop	{r7}
 800ae20:	4770      	bx	lr
 800ae22:	bf00      	nop

0800ae24 <dwc_otg_hc_start_transfer>:
 * value may be reduced to accommodate the max widths of the XferSize and
 * PktCnt fields in the HCTSIZn register. The multi_count value may be changed
 * to reflect the final xfer_len value.
 */
void dwc_otg_hc_start_transfer(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b08c      	sub	sp, #48	; 0x30
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
 800ae2c:	6039      	str	r1, [r7, #0]
	hcchar_data_t hcchar;
	hctsiz_data_t hctsiz;
	uint16_t num_packets;
	uint32_t max_hc_xfer_size = core_if->core_params->max_transfer_size;
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ae34:	627b      	str	r3, [r7, #36]	; 0x24
	uint16_t max_hc_pkt_count = core_if->core_params->max_packet_count;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ae3c:	847b      	strh	r3, [r7, #34]	; 0x22
	dwc_otg_hc_regs_t *hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	68db      	ldr	r3, [r3, #12]
 800ae42:	683a      	ldr	r2, [r7, #0]
 800ae44:	7812      	ldrb	r2, [r2, #0]
 800ae46:	f102 0202 	add.w	r2, r2, #2
 800ae4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae4e:	61fb      	str	r3, [r7, #28]

	hctsiz.d32 = 0;
 800ae50:	f04f 0300 	mov.w	r3, #0
 800ae54:	613b      	str	r3, [r7, #16]

	if (hc->do_ping) {
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	7edb      	ldrb	r3, [r3, #27]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d011      	beq.n	800ae82 <dwc_otg_hc_start_transfer+0x5e>
		if (!core_if->dma_enable) {
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d108      	bne.n	800ae7a <dwc_otg_hc_start_transfer+0x56>
			dwc_otg_hc_do_ping(core_if, hc);
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	6839      	ldr	r1, [r7, #0]
 800ae6c:	f000 faaa 	bl	800b3c4 <dwc_otg_hc_do_ping>
			hc->xfer_started = 1;
 800ae70:	683b      	ldr	r3, [r7, #0]
 800ae72:	f04f 0201 	mov.w	r2, #1
 800ae76:	769a      	strb	r2, [r3, #26]
 800ae78:	e181      	b.n	800b17e <dwc_otg_hc_start_transfer+0x35a>
			return;
		} else {
			hctsiz.b.dopng = 1;
 800ae7a:	693b      	ldr	r3, [r7, #16]
 800ae7c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ae80:	613b      	str	r3, [r7, #16]
		}
	}

	if (hc->do_split) {
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d046      	beq.n	800af1a <dwc_otg_hc_start_transfer+0xf6>
		num_packets = 1;
 800ae8c:	f04f 0301 	mov.w	r3, #1
 800ae90:	85fb      	strh	r3, [r7, #46]	; 0x2e

		if (hc->complete_split && !hc->ep_is_in) {
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d00b      	beq.n	800aeb4 <dwc_otg_hc_start_transfer+0x90>
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	789b      	ldrb	r3, [r3, #2]
 800aea0:	f003 0308 	and.w	r3, r3, #8
 800aea4:	b2db      	uxtb	r3, r3
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d104      	bne.n	800aeb4 <dwc_otg_hc_start_transfer+0x90>
			/* For CSPLIT OUT Transfer, set the size to 0 so the
			 * core doesn't expect any data written to the FIFO */
			hc->xfer_len = 0;
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	f04f 0200 	mov.w	r2, #0
 800aeb0:	611a      	str	r2, [r3, #16]
 800aeb2:	e027      	b.n	800af04 <dwc_otg_hc_start_transfer+0xe0>
		} else if (hc->ep_is_in || (hc->xfer_len > hc->max_packet)) {
 800aeb4:	683b      	ldr	r3, [r7, #0]
 800aeb6:	789b      	ldrb	r3, [r3, #2]
 800aeb8:	f003 0308 	and.w	r3, r3, #8
 800aebc:	b2db      	uxtb	r3, r3
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d108      	bne.n	800aed4 <dwc_otg_hc_start_transfer+0xb0>
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	691a      	ldr	r2, [r3, #16]
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	889b      	ldrh	r3, [r3, #4]
 800aeca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800aece:	b29b      	uxth	r3, r3
 800aed0:	429a      	cmp	r2, r3
 800aed2:	d908      	bls.n	800aee6 <dwc_otg_hc_start_transfer+0xc2>
			hc->xfer_len = hc->max_packet;
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	889b      	ldrh	r3, [r3, #4]
 800aed8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800aedc:	b29b      	uxth	r3, r3
 800aede:	461a      	mov	r2, r3
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	611a      	str	r2, [r3, #16]
 800aee4:	e00e      	b.n	800af04 <dwc_otg_hc_start_transfer+0xe0>
		} else if (!hc->ep_is_in && (hc->xfer_len > 188)) {
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	789b      	ldrb	r3, [r3, #2]
 800aeea:	f003 0308 	and.w	r3, r3, #8
 800aeee:	b2db      	uxtb	r3, r3
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d107      	bne.n	800af04 <dwc_otg_hc_start_transfer+0xe0>
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	691b      	ldr	r3, [r3, #16]
 800aef8:	2bbc      	cmp	r3, #188	; 0xbc
 800aefa:	d903      	bls.n	800af04 <dwc_otg_hc_start_transfer+0xe0>
			hc->xfer_len = 188;
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	f04f 02bc 	mov.w	r2, #188	; 0xbc
 800af02:	611a      	str	r2, [r3, #16]
		}

		hctsiz.b.xfersize = hc->xfer_len;
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	691b      	ldr	r3, [r3, #16]
 800af08:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800af0c:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800af10:	693b      	ldr	r3, [r7, #16]
 800af12:	f362 0312 	bfi	r3, r2, #0, #19
 800af16:	613b      	str	r3, [r7, #16]
 800af18:	e09e      	b.n	800b058 <dwc_otg_hc_start_transfer+0x234>
	} else {
		/*
		 * Ensure that the transfer length and packet count will fit
		 * in the widths allocated for them in the HCTSIZn register.
		 */
		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	789b      	ldrb	r3, [r3, #2]
 800af1e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800af22:	b2db      	uxtb	r3, r3
 800af24:	2bc0      	cmp	r3, #192	; 0xc0
 800af26:	d006      	beq.n	800af36 <dwc_otg_hc_start_transfer+0x112>
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	789b      	ldrb	r3, [r3, #2]
 800af2c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800af30:	b2db      	uxtb	r3, r3
	} else {
		/*
		 * Ensure that the transfer length and packet count will fit
		 * in the widths allocated for them in the HCTSIZn register.
		 */
		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800af32:	2b40      	cmp	r3, #64	; 0x40
 800af34:	d115      	bne.n	800af62 <dwc_otg_hc_start_transfer+0x13e>
			 * when the periodic transfer was accepted to ensure
			 * that a (micro)frame's worth of data can be
			 * programmed into a channel.)
			 */
			uint32_t max_periodic_len =
			    hc->multi_count * hc->max_packet;
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	795b      	ldrb	r3, [r3, #5]
 800af3a:	f3c3 1341 	ubfx	r3, r3, #5, #2
 800af3e:	b2db      	uxtb	r3, r3
 800af40:	683a      	ldr	r2, [r7, #0]
 800af42:	8892      	ldrh	r2, [r2, #4]
 800af44:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800af48:	b292      	uxth	r2, r2
 800af4a:	fb02 f303 	mul.w	r3, r2, r3
			 * (micro)frame's worth of data. (A check was done
			 * when the periodic transfer was accepted to ensure
			 * that a (micro)frame's worth of data can be
			 * programmed into a channel.)
			 */
			uint32_t max_periodic_len =
 800af4e:	61bb      	str	r3, [r7, #24]
			    hc->multi_count * hc->max_packet;
			if (hc->xfer_len > max_periodic_len) {
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	691a      	ldr	r2, [r3, #16]
 800af54:	69bb      	ldr	r3, [r7, #24]
 800af56:	429a      	cmp	r2, r3
 800af58:	d914      	bls.n	800af84 <dwc_otg_hc_start_transfer+0x160>
				hc->xfer_len = max_periodic_len;
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	69ba      	ldr	r2, [r7, #24]
 800af5e:	611a      	str	r2, [r3, #16]
		/*
		 * Ensure that the transfer length and packet count will fit
		 * in the widths allocated for them in the HCTSIZn register.
		 */
		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800af60:	e010      	b.n	800af84 <dwc_otg_hc_start_transfer+0x160>
			    hc->multi_count * hc->max_packet;
			if (hc->xfer_len > max_periodic_len) {
				hc->xfer_len = max_periodic_len;
			} else {
			}
		} else if (hc->xfer_len > max_hc_xfer_size) {
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	691a      	ldr	r2, [r3, #16]
 800af66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af68:	429a      	cmp	r2, r3
 800af6a:	d90c      	bls.n	800af86 <dwc_otg_hc_start_transfer+0x162>
			/* Make sure that xfer_len is a multiple of max packet size. */
			hc->xfer_len = max_hc_xfer_size - hc->max_packet + 1;
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	889b      	ldrh	r3, [r3, #4]
 800af70:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800af74:	b29b      	uxth	r3, r3
 800af76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af78:	1ad3      	subs	r3, r2, r3
 800af7a:	f103 0201 	add.w	r2, r3, #1
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	611a      	str	r2, [r3, #16]
 800af82:	e000      	b.n	800af86 <dwc_otg_hc_start_transfer+0x162>
		/*
		 * Ensure that the transfer length and packet count will fit
		 * in the widths allocated for them in the HCTSIZn register.
		 */
		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800af84:	bf00      	nop
		} else if (hc->xfer_len > max_hc_xfer_size) {
			/* Make sure that xfer_len is a multiple of max packet size. */
			hc->xfer_len = max_hc_xfer_size - hc->max_packet + 1;
		}

		if (hc->xfer_len > 0) {
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	691b      	ldr	r3, [r3, #16]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d023      	beq.n	800afd6 <dwc_otg_hc_start_transfer+0x1b2>
			num_packets =
			    (hc->xfer_len + hc->max_packet -
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	691a      	ldr	r2, [r3, #16]
 800af92:	683b      	ldr	r3, [r7, #0]
 800af94:	889b      	ldrh	r3, [r3, #4]
 800af96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800af9a:	b29b      	uxth	r3, r3
 800af9c:	18d3      	adds	r3, r2, r3
 800af9e:	f103 32ff 	add.w	r2, r3, #4294967295
			     1) / hc->max_packet;
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	889b      	ldrh	r3, [r3, #4]
 800afa6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800afaa:	b29b      	uxth	r3, r3
 800afac:	fbb2 f3f3 	udiv	r3, r2, r3
			/* Make sure that xfer_len is a multiple of max packet size. */
			hc->xfer_len = max_hc_xfer_size - hc->max_packet + 1;
		}

		if (hc->xfer_len > 0) {
			num_packets =
 800afb0:	85fb      	strh	r3, [r7, #46]	; 0x2e
			    (hc->xfer_len + hc->max_packet -
			     1) / hc->max_packet;
			if (num_packets > max_hc_pkt_count) {
 800afb2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800afb4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800afb6:	429a      	cmp	r2, r3
 800afb8:	d910      	bls.n	800afdc <dwc_otg_hc_start_transfer+0x1b8>
				num_packets = max_hc_pkt_count;
 800afba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800afbc:	85fb      	strh	r3, [r7, #46]	; 0x2e
				hc->xfer_len = num_packets * hc->max_packet;
 800afbe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800afc0:	683a      	ldr	r2, [r7, #0]
 800afc2:	8892      	ldrh	r2, [r2, #4]
 800afc4:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800afc8:	b292      	uxth	r2, r2
 800afca:	fb02 f303 	mul.w	r3, r2, r3
 800afce:	461a      	mov	r2, r3
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	611a      	str	r2, [r3, #16]
 800afd4:	e002      	b.n	800afdc <dwc_otg_hc_start_transfer+0x1b8>
			}
		} else {
			/* Need 1 packet for transfer length of 0. */
			num_packets = 1;
 800afd6:	f04f 0301 	mov.w	r3, #1
 800afda:	85fb      	strh	r3, [r7, #46]	; 0x2e
		}

		if (hc->ep_is_in) {
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	789b      	ldrb	r3, [r3, #2]
 800afe0:	f003 0308 	and.w	r3, r3, #8
 800afe4:	b2db      	uxtb	r3, r3
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d00a      	beq.n	800b000 <dwc_otg_hc_start_transfer+0x1dc>
			/* Always program an integral # of max packets for IN transfers. */
			hc->xfer_len = num_packets * hc->max_packet;
 800afea:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800afec:	683a      	ldr	r2, [r7, #0]
 800afee:	8892      	ldrh	r2, [r2, #4]
 800aff0:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800aff4:	b292      	uxth	r2, r2
 800aff6:	fb02 f303 	mul.w	r3, r2, r3
 800affa:	461a      	mov	r2, r3
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	611a      	str	r2, [r3, #16]
		}

		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	789b      	ldrb	r3, [r3, #2]
 800b004:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b008:	b2db      	uxtb	r3, r3
 800b00a:	2bc0      	cmp	r3, #192	; 0xc0
 800b00c:	d006      	beq.n	800b01c <dwc_otg_hc_start_transfer+0x1f8>
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800b00e:	683b      	ldr	r3, [r7, #0]
 800b010:	789b      	ldrb	r3, [r3, #2]
 800b012:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b016:	b2db      	uxtb	r3, r3
		if (hc->ep_is_in) {
			/* Always program an integral # of max packets for IN transfers. */
			hc->xfer_len = num_packets * hc->max_packet;
		}

		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800b018:	2b40      	cmp	r3, #64	; 0x40
 800b01a:	d109      	bne.n	800b030 <dwc_otg_hc_start_transfer+0x20c>
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
			/*
			 * Make sure that the multi_count field matches the
			 * actual transfer length.
			 */
			hc->multi_count = num_packets;
 800b01c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b01e:	b2db      	uxtb	r3, r3
 800b020:	f003 0303 	and.w	r3, r3, #3
 800b024:	b2d9      	uxtb	r1, r3
 800b026:	683a      	ldr	r2, [r7, #0]
 800b028:	7953      	ldrb	r3, [r2, #5]
 800b02a:	f361 1346 	bfi	r3, r1, #5, #2
 800b02e:	7153      	strb	r3, [r2, #5]
		}

		if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	789b      	ldrb	r3, [r3, #2]
 800b034:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b038:	b2db      	uxtb	r3, r3
 800b03a:	2b40      	cmp	r3, #64	; 0x40
 800b03c:	d102      	bne.n	800b044 <dwc_otg_hc_start_transfer+0x220>
			set_pid_isoc(hc);
 800b03e:	6838      	ldr	r0, [r7, #0]
 800b040:	f7ff fe9c 	bl	800ad7c <set_pid_isoc>

		hctsiz.b.xfersize = hc->xfer_len;
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	691b      	ldr	r3, [r3, #16]
 800b048:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800b04c:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800b050:	693b      	ldr	r3, [r7, #16]
 800b052:	f362 0312 	bfi	r3, r2, #0, #19
 800b056:	613b      	str	r3, [r7, #16]
	}

	hc->start_pkt_count = num_packets;
 800b058:	683b      	ldr	r3, [r7, #0]
 800b05a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b05c:	831a      	strh	r2, [r3, #24]
	hctsiz.b.pktcnt = num_packets;
 800b05e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b060:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800b064:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800b068:	b29a      	uxth	r2, r3
 800b06a:	693b      	ldr	r3, [r7, #16]
 800b06c:	f362 43dc 	bfi	r3, r2, #19, #10
 800b070:	613b      	str	r3, [r7, #16]
	hctsiz.b.pid = hc->data_pid_start;
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	795b      	ldrb	r3, [r3, #5]
 800b076:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b07a:	b2da      	uxtb	r2, r3
 800b07c:	693b      	ldr	r3, [r7, #16]
 800b07e:	f362 735e 	bfi	r3, r2, #29, #2
 800b082:	613b      	str	r3, [r7, #16]
	DWC_WRITE_REG32(&hc_regs->hctsiz, hctsiz.d32);
 800b084:	69fb      	ldr	r3, [r7, #28]
 800b086:	f103 0210 	add.w	r2, r3, #16
 800b08a:	693b      	ldr	r3, [r7, #16]
 800b08c:	4610      	mov	r0, r2
 800b08e:	4619      	mov	r1, r3
 800b090:	f7fb fc10 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);
	DWC_DEBUGPL(DBG_HCDV, "	 Xfer Size: %d\n", hctsiz.b.xfersize);
	DWC_DEBUGPL(DBG_HCDV, "	 Num Pkts: %d\n", hctsiz.b.pktcnt);
	DWC_DEBUGPL(DBG_HCDV, "	 Start PID: %d\n", hctsiz.b.pid);

	if (core_if->dma_enable) {
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d011      	beq.n	800b0c2 <dwc_otg_hc_start_transfer+0x29e>
		dwc_dma_t dma_addr;
		if (hc->align_buff) {
 800b09e:	683b      	ldr	r3, [r7, #0]
 800b0a0:	68db      	ldr	r3, [r3, #12]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d003      	beq.n	800b0ae <dwc_otg_hc_start_transfer+0x28a>
			dma_addr = hc->align_buff;
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	68db      	ldr	r3, [r3, #12]
 800b0aa:	62bb      	str	r3, [r7, #40]	; 0x28
 800b0ac:	e002      	b.n	800b0b4 <dwc_otg_hc_start_transfer+0x290>
		} else {
			dma_addr = ((unsigned long)hc->xfer_buff & 0xffffffff);
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	689b      	ldr	r3, [r3, #8]
 800b0b2:	62bb      	str	r3, [r7, #40]	; 0x28
		}
		DWC_WRITE_REG32(&hc_regs->hcdma, dma_addr);
 800b0b4:	69fb      	ldr	r3, [r7, #28]
 800b0b6:	f103 0314 	add.w	r3, r3, #20
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b0be:	f7fb fbf9 	bl	80068b4 <DWC_WRITE_REG32>
	}

	/* Start the split */
	if (hc->do_split) {
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d013      	beq.n	800b0f4 <dwc_otg_hc_start_transfer+0x2d0>
		hcsplt_data_t hcsplt;
		hcsplt.d32 = DWC_READ_REG32(&hc_regs->hcsplt);
 800b0cc:	69fb      	ldr	r3, [r7, #28]
 800b0ce:	f103 0304 	add.w	r3, r3, #4
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f7fb fbe2 	bl	800689c <DWC_READ_REG32>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	60fb      	str	r3, [r7, #12]
		hcsplt.b.spltena = 1;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b0e2:	60fb      	str	r3, [r7, #12]
		DWC_WRITE_REG32(&hc_regs->hcsplt, hcsplt.d32);
 800b0e4:	69fb      	ldr	r3, [r7, #28]
 800b0e6:	f103 0204 	add.w	r2, r3, #4
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	4610      	mov	r0, r2
 800b0ee:	4619      	mov	r1, r3
 800b0f0:	f7fb fbe0 	bl	80068b4 <DWC_WRITE_REG32>
	}

	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800b0f4:	69fb      	ldr	r3, [r7, #28]
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	f7fb fbd0 	bl	800689c <DWC_READ_REG32>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	617b      	str	r3, [r7, #20]
	hcchar.b.multicnt = hc->multi_count;
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	795b      	ldrb	r3, [r3, #5]
 800b104:	f3c3 1341 	ubfx	r3, r3, #5, #2
 800b108:	b2da      	uxtb	r2, r3
 800b10a:	697b      	ldr	r3, [r7, #20]
 800b10c:	f362 5315 	bfi	r3, r2, #20, #2
 800b110:	617b      	str	r3, [r7, #20]
	hc_set_even_odd_frame(core_if, hc, &hcchar);
 800b112:	f107 0314 	add.w	r3, r7, #20
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	6839      	ldr	r1, [r7, #0]
 800b11a:	461a      	mov	r2, r3
 800b11c:	f7ff fdfe 	bl	800ad1c <hc_set_even_odd_frame>
			 __func__, hc->hc_num, hcchar.d32);
	}
#endif

	/* Set host channel enable after all other setup is complete. */
	hcchar.b.chen = 1;
 800b120:	697b      	ldr	r3, [r7, #20]
 800b122:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b126:	617b      	str	r3, [r7, #20]
	hcchar.b.chdis = 0;
 800b128:	697b      	ldr	r3, [r7, #20]
 800b12a:	f36f 739e 	bfc	r3, #30, #1
 800b12e:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800b130:	69fa      	ldr	r2, [r7, #28]
 800b132:	697b      	ldr	r3, [r7, #20]
 800b134:	4610      	mov	r0, r2
 800b136:	4619      	mov	r1, r3
 800b138:	f7fb fbbc 	bl	80068b4 <DWC_WRITE_REG32>

	hc->xfer_started = 1;
 800b13c:	683b      	ldr	r3, [r7, #0]
 800b13e:	f04f 0201 	mov.w	r2, #1
 800b142:	769a      	strb	r2, [r3, #26]
	hc->requests++;
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800b14a:	f103 0301 	add.w	r3, r3, #1
 800b14e:	b2da      	uxtb	r2, r3
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	if (!core_if->dma_enable && !hc->ep_is_in && hc->xfer_len > 0) {
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d10e      	bne.n	800b17e <dwc_otg_hc_start_transfer+0x35a>
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	789b      	ldrb	r3, [r3, #2]
 800b164:	f003 0308 	and.w	r3, r3, #8
 800b168:	b2db      	uxtb	r3, r3
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d107      	bne.n	800b17e <dwc_otg_hc_start_transfer+0x35a>
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	691b      	ldr	r3, [r3, #16]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d003      	beq.n	800b17e <dwc_otg_hc_start_transfer+0x35a>
		/* Load OUT packet into the appropriate Tx FIFO. */
		dwc_otg_hc_write_packet(core_if, hc);
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	6839      	ldr	r1, [r7, #0]
 800b17a:	f000 f95f 	bl	800b43c <dwc_otg_hc_write_packet>

		/* Start a timer for this transfer. */
		DWC_TIMER_SCHEDULE(core_if->hc_xfer_timer[hc->hc_num], 10000);
	}
#endif
}
 800b17e:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800b182:	46bd      	mov	sp, r7
 800b184:	bd80      	pop	{r7, pc}
 800b186:	bf00      	nop

0800b188 <dwc_otg_hc_start_transfer_ddma>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param hc Information needed to initialize the host channel.
 */
void dwc_otg_hc_start_transfer_ddma(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b086      	sub	sp, #24
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
 800b190:	6039      	str	r1, [r7, #0]
	dwc_otg_hc_regs_t *hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	68db      	ldr	r3, [r3, #12]
 800b196:	683a      	ldr	r2, [r7, #0]
 800b198:	7812      	ldrb	r2, [r2, #0]
 800b19a:	f102 0202 	add.w	r2, r2, #2
 800b19e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1a2:	617b      	str	r3, [r7, #20]
	hcchar_data_t hcchar;
	hctsiz_data_t hctsiz;
	hcdma_data_t hcdma;

	hctsiz.d32 = 0;
 800b1a4:	f04f 0300 	mov.w	r3, #0
 800b1a8:	60fb      	str	r3, [r7, #12]

	if (hc->do_ping)
 800b1aa:	683b      	ldr	r3, [r7, #0]
 800b1ac:	7edb      	ldrb	r3, [r3, #27]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d003      	beq.n	800b1ba <dwc_otg_hc_start_transfer_ddma+0x32>
		hctsiz.b_ddma.dopng = 1;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b1b8:	60fb      	str	r3, [r7, #12]

	if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	789b      	ldrb	r3, [r3, #2]
 800b1be:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b1c2:	b2db      	uxtb	r3, r3
 800b1c4:	2b40      	cmp	r3, #64	; 0x40
 800b1c6:	d102      	bne.n	800b1ce <dwc_otg_hc_start_transfer_ddma+0x46>
		set_pid_isoc(hc);
 800b1c8:	6838      	ldr	r0, [r7, #0]
 800b1ca:	f7ff fdd7 	bl	800ad7c <set_pid_isoc>

	/* Packet Count and Xfer Size are not used in Descriptor DMA mode */
	hctsiz.b_ddma.pid = hc->data_pid_start;
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	795b      	ldrb	r3, [r3, #5]
 800b1d2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b1d6:	b2da      	uxtb	r2, r3
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	f362 735e 	bfi	r3, r2, #29, #2
 800b1de:	60fb      	str	r3, [r7, #12]
	hctsiz.b_ddma.ntd = hc->ntd - 1;	/* 0 - 1 descriptor, 1 - 2 descriptors, etc. */
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800b1e4:	b2db      	uxtb	r3, r3
 800b1e6:	f103 33ff 	add.w	r3, r3, #4294967295
 800b1ea:	b2da      	uxtb	r2, r3
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	f362 230f 	bfi	r3, r2, #8, #8
 800b1f2:	60fb      	str	r3, [r7, #12]
	hctsiz.b_ddma.schinfo = hc->schinfo;	/* Non-zero only for high-speed interrupt endpoints */
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	f362 0307 	bfi	r3, r2, #0, #8
 800b200:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);
	DWC_DEBUGPL(DBG_HCDV, "	 Start PID: %d\n", hctsiz.b.pid);
	DWC_DEBUGPL(DBG_HCDV, "	 NTD: %d\n", hctsiz.b_ddma.ntd);

	DWC_WRITE_REG32(&hc_regs->hctsiz, hctsiz.d32);
 800b202:	697b      	ldr	r3, [r7, #20]
 800b204:	f103 0210 	add.w	r2, r3, #16
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	4610      	mov	r0, r2
 800b20c:	4619      	mov	r1, r3
 800b20e:	f7fb fb51 	bl	80068b4 <DWC_WRITE_REG32>

	hcdma.d32 = 0;
 800b212:	f04f 0300 	mov.w	r3, #0
 800b216:	60bb      	str	r3, [r7, #8]
	hcdma.b.dma_addr = ((uint32_t) hc->desc_list_addr) >> 11;
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b21c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800b220:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800b224:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 800b228:	68bb      	ldr	r3, [r7, #8]
 800b22a:	f362 23df 	bfi	r3, r2, #11, #21
 800b22e:	60bb      	str	r3, [r7, #8]

	/* Always start from first descriptor. */
	hcdma.b.ctd = 0;
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	f36f 03ca 	bfc	r3, #3, #8
 800b236:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&hc_regs->hcdma, hcdma.d32);
 800b238:	697b      	ldr	r3, [r7, #20]
 800b23a:	f103 0214 	add.w	r2, r3, #20
 800b23e:	68bb      	ldr	r3, [r7, #8]
 800b240:	4610      	mov	r0, r2
 800b242:	4619      	mov	r1, r3
 800b244:	f7fb fb36 	bl	80068b4 <DWC_WRITE_REG32>

	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800b248:	697b      	ldr	r3, [r7, #20]
 800b24a:	4618      	mov	r0, r3
 800b24c:	f7fb fb26 	bl	800689c <DWC_READ_REG32>
 800b250:	4603      	mov	r3, r0
 800b252:	613b      	str	r3, [r7, #16]
	hcchar.b.multicnt = hc->multi_count;
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	795b      	ldrb	r3, [r3, #5]
 800b258:	f3c3 1341 	ubfx	r3, r3, #5, #2
 800b25c:	b2da      	uxtb	r2, r3
 800b25e:	693b      	ldr	r3, [r7, #16]
 800b260:	f362 5315 	bfi	r3, r2, #20, #2
 800b264:	613b      	str	r3, [r7, #16]
			 __func__, hc->hc_num, hcchar.d32);
	}
#endif

	/* Set host channel enable after all other setup is complete. */
	hcchar.b.chen = 1;
 800b266:	693b      	ldr	r3, [r7, #16]
 800b268:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b26c:	613b      	str	r3, [r7, #16]
	hcchar.b.chdis = 0;
 800b26e:	693b      	ldr	r3, [r7, #16]
 800b270:	f36f 739e 	bfc	r3, #30, #1
 800b274:	613b      	str	r3, [r7, #16]

	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800b276:	697a      	ldr	r2, [r7, #20]
 800b278:	693b      	ldr	r3, [r7, #16]
 800b27a:	4610      	mov	r0, r2
 800b27c:	4619      	mov	r1, r3
 800b27e:	f7fb fb19 	bl	80068b4 <DWC_WRITE_REG32>

	hc->xfer_started = 1;
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	f04f 0201 	mov.w	r2, #1
 800b288:	769a      	strb	r2, [r3, #26]
	hc->requests++;
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800b290:	f103 0301 	add.w	r3, r3, #1
 800b294:	b2da      	uxtb	r2, r3
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		/* Start a timer for this transfer. */
		DWC_TIMER_SCHEDULE(core_if->hc_xfer_timer[hc->hc_num], 10000);
	}
#endif

}
 800b29c:	f107 0718 	add.w	r7, r7, #24
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bd80      	pop	{r7, pc}

0800b2a4 <dwc_otg_hc_continue_transfer>:
 *
 * @return 1 if a new request is queued, 0 if no more requests are required
 * for this transfer.
 */
int dwc_otg_hc_continue_transfer(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b086      	sub	sp, #24
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
 800b2ac:	6039      	str	r1, [r7, #0]
	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);

	if (hc->do_split) {
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d002      	beq.n	800b2be <dwc_otg_hc_continue_transfer+0x1a>
		/* SPLITs always queue just once per channel */
		return 0;
 800b2b8:	f04f 0300 	mov.w	r3, #0
 800b2bc:	e07c      	b.n	800b3b8 <dwc_otg_hc_continue_transfer+0x114>
	} else if (hc->data_pid_start == DWC_OTG_HC_PID_SETUP) {
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	795b      	ldrb	r3, [r3, #5]
 800b2c2:	f003 0318 	and.w	r3, r3, #24
 800b2c6:	b2db      	uxtb	r3, r3
 800b2c8:	2b18      	cmp	r3, #24
 800b2ca:	d102      	bne.n	800b2d2 <dwc_otg_hc_continue_transfer+0x2e>
		/* SETUPs are queued only once since they can't be NAKed. */
		return 0;
 800b2cc:	f04f 0300 	mov.w	r3, #0
 800b2d0:	e072      	b.n	800b3b8 <dwc_otg_hc_continue_transfer+0x114>
	} else if (hc->ep_is_in) {
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	789b      	ldrb	r3, [r3, #2]
 800b2d6:	f003 0308 	and.w	r3, r3, #8
 800b2da:	b2db      	uxtb	r3, r3
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d02f      	beq.n	800b340 <dwc_otg_hc_continue_transfer+0x9c>
		 * transfer completes, the extra requests for the channel will
		 * be flushed.
		 */
		hcchar_data_t hcchar;
		dwc_otg_hc_regs_t *hc_regs =
		    core_if->host_if->hc_regs[hc->hc_num];
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	68db      	ldr	r3, [r3, #12]
 800b2e4:	683a      	ldr	r2, [r7, #0]
 800b2e6:	7812      	ldrb	r2, [r2, #0]
		 * are issued each time this function is called. When the
		 * transfer completes, the extra requests for the channel will
		 * be flushed.
		 */
		hcchar_data_t hcchar;
		dwc_otg_hc_regs_t *hc_regs =
 800b2e8:	f102 0202 	add.w	r2, r2, #2
 800b2ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2f0:	617b      	str	r3, [r7, #20]
		    core_if->host_if->hc_regs[hc->hc_num];

		hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	f7fb fad1 	bl	800689c <DWC_READ_REG32>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	60fb      	str	r3, [r7, #12]
		hc_set_even_odd_frame(core_if, hc, &hcchar);
 800b2fe:	f107 030c 	add.w	r3, r7, #12
 800b302:	6878      	ldr	r0, [r7, #4]
 800b304:	6839      	ldr	r1, [r7, #0]
 800b306:	461a      	mov	r2, r3
 800b308:	f7ff fd08 	bl	800ad1c <hc_set_even_odd_frame>
		hcchar.b.chen = 1;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b312:	60fb      	str	r3, [r7, #12]
		hcchar.b.chdis = 0;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	f36f 739e 	bfc	r3, #30, #1
 800b31a:	60fb      	str	r3, [r7, #12]
		DWC_DEBUGPL(DBG_HCDV, "	 IN xfer: hcchar = 0x%08x\n",
			    hcchar.d32);
		DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800b31c:	697a      	ldr	r2, [r7, #20]
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	4610      	mov	r0, r2
 800b322:	4619      	mov	r1, r3
 800b324:	f7fb fac6 	bl	80068b4 <DWC_WRITE_REG32>
		hc->requests++;
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800b32e:	f103 0301 	add.w	r3, r3, #1
 800b332:	b2da      	uxtb	r2, r3
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		return 1;
 800b33a:	f04f 0301 	mov.w	r3, #1
 800b33e:	e03b      	b.n	800b3b8 <dwc_otg_hc_continue_transfer+0x114>
	} else {
		/* OUT transfers. */
		if (hc->xfer_count < hc->xfer_len) {
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	695a      	ldr	r2, [r3, #20]
 800b344:	683b      	ldr	r3, [r7, #0]
 800b346:	691b      	ldr	r3, [r3, #16]
 800b348:	429a      	cmp	r2, r3
 800b34a:	d233      	bcs.n	800b3b4 <dwc_otg_hc_continue_transfer+0x110>
			if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	789b      	ldrb	r3, [r3, #2]
 800b350:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b354:	b2db      	uxtb	r3, r3
 800b356:	2bc0      	cmp	r3, #192	; 0xc0
 800b358:	d006      	beq.n	800b368 <dwc_otg_hc_continue_transfer+0xc4>
			    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	789b      	ldrb	r3, [r3, #2]
 800b35e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b362:	b2db      	uxtb	r3, r3
		hc->requests++;
		return 1;
	} else {
		/* OUT transfers. */
		if (hc->xfer_count < hc->xfer_len) {
			if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800b364:	2b40      	cmp	r3, #64	; 0x40
 800b366:	d115      	bne.n	800b394 <dwc_otg_hc_continue_transfer+0xf0>
			    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
				hcchar_data_t hcchar;
				dwc_otg_hc_regs_t *hc_regs;
				hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	68db      	ldr	r3, [r3, #12]
 800b36c:	683a      	ldr	r2, [r7, #0]
 800b36e:	7812      	ldrb	r2, [r2, #0]
 800b370:	f102 0202 	add.w	r2, r2, #2
 800b374:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b378:	613b      	str	r3, [r7, #16]
				hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800b37a:	693b      	ldr	r3, [r7, #16]
 800b37c:	4618      	mov	r0, r3
 800b37e:	f7fb fa8d 	bl	800689c <DWC_READ_REG32>
 800b382:	4603      	mov	r3, r0
 800b384:	60bb      	str	r3, [r7, #8]
				hc_set_even_odd_frame(core_if, hc, &hcchar);
 800b386:	f107 0308 	add.w	r3, r7, #8
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	6839      	ldr	r1, [r7, #0]
 800b38e:	461a      	mov	r2, r3
 800b390:	f7ff fcc4 	bl	800ad1c <hc_set_even_odd_frame>
			}

			/* Load OUT packet into the appropriate Tx FIFO. */
			dwc_otg_hc_write_packet(core_if, hc);
 800b394:	6878      	ldr	r0, [r7, #4]
 800b396:	6839      	ldr	r1, [r7, #0]
 800b398:	f000 f850 	bl	800b43c <dwc_otg_hc_write_packet>
			hc->requests++;
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800b3a2:	f103 0301 	add.w	r3, r3, #1
 800b3a6:	b2da      	uxtb	r2, r3
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
			return 1;
 800b3ae:	f04f 0301 	mov.w	r3, #1
 800b3b2:	e001      	b.n	800b3b8 <dwc_otg_hc_continue_transfer+0x114>
		} else {
			return 0;
 800b3b4:	f04f 0300 	mov.w	r3, #0
		}
	}
}
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	f107 0718 	add.w	r7, r7, #24
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
 800b3c2:	bf00      	nop

0800b3c4 <dwc_otg_hc_do_ping>:
/**
 * Starts a PING transfer. This function should only be called in Slave mode.
 * The Do Ping bit is set in the HCTSIZ register, then the channel is enabled.
 */
void dwc_otg_hc_do_ping(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b086      	sub	sp, #24
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
 800b3cc:	6039      	str	r1, [r7, #0]
	hcchar_data_t hcchar;
	hctsiz_data_t hctsiz;
	dwc_otg_hc_regs_t *hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	68db      	ldr	r3, [r3, #12]
 800b3d2:	683a      	ldr	r2, [r7, #0]
 800b3d4:	7812      	ldrb	r2, [r2, #0]
 800b3d6:	f102 0202 	add.w	r2, r2, #2
 800b3da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3de:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);

	hctsiz.d32 = 0;
 800b3e0:	f04f 0300 	mov.w	r3, #0
 800b3e4:	60fb      	str	r3, [r7, #12]
	hctsiz.b.dopng = 1;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b3ec:	60fb      	str	r3, [r7, #12]
	hctsiz.b.pktcnt = 1;
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	f04f 0201 	mov.w	r2, #1
 800b3f4:	f362 43dc 	bfi	r3, r2, #19, #10
 800b3f8:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&hc_regs->hctsiz, hctsiz.d32);
 800b3fa:	697b      	ldr	r3, [r7, #20]
 800b3fc:	f103 0210 	add.w	r2, r3, #16
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	4610      	mov	r0, r2
 800b404:	4619      	mov	r1, r3
 800b406:	f7fb fa55 	bl	80068b4 <DWC_WRITE_REG32>

	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800b40a:	697b      	ldr	r3, [r7, #20]
 800b40c:	4618      	mov	r0, r3
 800b40e:	f7fb fa45 	bl	800689c <DWC_READ_REG32>
 800b412:	4603      	mov	r3, r0
 800b414:	613b      	str	r3, [r7, #16]
	hcchar.b.chen = 1;
 800b416:	693b      	ldr	r3, [r7, #16]
 800b418:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b41c:	613b      	str	r3, [r7, #16]
	hcchar.b.chdis = 0;
 800b41e:	693b      	ldr	r3, [r7, #16]
 800b420:	f36f 739e 	bfc	r3, #30, #1
 800b424:	613b      	str	r3, [r7, #16]
	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800b426:	697a      	ldr	r2, [r7, #20]
 800b428:	693b      	ldr	r3, [r7, #16]
 800b42a:	4610      	mov	r0, r2
 800b42c:	4619      	mov	r1, r3
 800b42e:	f7fb fa41 	bl	80068b4 <DWC_WRITE_REG32>
}
 800b432:	f107 0718 	add.w	r7, r7, #24
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}
 800b43a:	bf00      	nop

0800b43c <dwc_otg_hc_write_packet>:
 *
 * Upon return the xfer_buff and xfer_count fields in _hc are incremented by
 * then number of bytes written to the Tx FIFO.
 */
void dwc_otg_hc_write_packet(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b08a      	sub	sp, #40	; 0x28
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
 800b444:	6039      	str	r1, [r7, #0]
	uint32_t i;
	uint32_t remaining_count;
	uint32_t byte_count;
	uint32_t dword_count;

	uint32_t *data_buff = (uint32_t *) (hc->xfer_buff);
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	689b      	ldr	r3, [r3, #8]
 800b44a:	61fb      	str	r3, [r7, #28]
	uint32_t *data_fifo = core_if->data_fifo[hc->hc_num];
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	781b      	ldrb	r3, [r3, #0]
 800b450:	461a      	mov	r2, r3
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	f102 0208 	add.w	r2, r2, #8
 800b458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b45c:	61bb      	str	r3, [r7, #24]

	remaining_count = hc->xfer_len - hc->xfer_count;
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	691a      	ldr	r2, [r3, #16]
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	695b      	ldr	r3, [r3, #20]
 800b466:	1ad3      	subs	r3, r2, r3
 800b468:	617b      	str	r3, [r7, #20]
	if (remaining_count > hc->max_packet) {
 800b46a:	683b      	ldr	r3, [r7, #0]
 800b46c:	889b      	ldrh	r3, [r3, #4]
 800b46e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b472:	b29b      	uxth	r3, r3
 800b474:	461a      	mov	r2, r3
 800b476:	697b      	ldr	r3, [r7, #20]
 800b478:	429a      	cmp	r2, r3
 800b47a:	d206      	bcs.n	800b48a <dwc_otg_hc_write_packet+0x4e>
		byte_count = hc->max_packet;
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	889b      	ldrh	r3, [r3, #4]
 800b480:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b484:	b29b      	uxth	r3, r3
 800b486:	623b      	str	r3, [r7, #32]
 800b488:	e001      	b.n	800b48e <dwc_otg_hc_write_packet+0x52>
	} else {
		byte_count = remaining_count;
 800b48a:	697b      	ldr	r3, [r7, #20]
 800b48c:	623b      	str	r3, [r7, #32]
	}

	dword_count = (byte_count + 3) / 4;
 800b48e:	6a3b      	ldr	r3, [r7, #32]
 800b490:	f103 0303 	add.w	r3, r3, #3
 800b494:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800b498:	613b      	str	r3, [r7, #16]

	if ((((unsigned long)data_buff) & 0x3) == 0) {
 800b49a:	69fb      	ldr	r3, [r7, #28]
 800b49c:	f003 0303 	and.w	r3, r3, #3
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d116      	bne.n	800b4d2 <dwc_otg_hc_write_packet+0x96>
		/* xfer_buff is DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
 800b4a4:	f04f 0300 	mov.w	r3, #0
 800b4a8:	627b      	str	r3, [r7, #36]	; 0x24
 800b4aa:	e00d      	b.n	800b4c8 <dwc_otg_hc_write_packet+0x8c>
			DWC_WRITE_REG32(data_fifo, *data_buff);
 800b4ac:	69fb      	ldr	r3, [r7, #28]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	69b8      	ldr	r0, [r7, #24]
 800b4b2:	4619      	mov	r1, r3
 800b4b4:	f7fb f9fe 	bl	80068b4 <DWC_WRITE_REG32>

	dword_count = (byte_count + 3) / 4;

	if ((((unsigned long)data_buff) & 0x3) == 0) {
		/* xfer_buff is DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
 800b4b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4ba:	f103 0301 	add.w	r3, r3, #1
 800b4be:	627b      	str	r3, [r7, #36]	; 0x24
 800b4c0:	69fb      	ldr	r3, [r7, #28]
 800b4c2:	f103 0304 	add.w	r3, r3, #4
 800b4c6:	61fb      	str	r3, [r7, #28]
 800b4c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4ca:	693b      	ldr	r3, [r7, #16]
 800b4cc:	429a      	cmp	r2, r3
 800b4ce:	d3ed      	bcc.n	800b4ac <dwc_otg_hc_write_packet+0x70>
 800b4d0:	e02b      	b.n	800b52a <dwc_otg_hc_write_packet+0xee>
			DWC_WRITE_REG32(data_fifo, *data_buff);
		}
	} else {
		/* xfer_buff is not DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
 800b4d2:	f04f 0300 	mov.w	r3, #0
 800b4d6:	627b      	str	r3, [r7, #36]	; 0x24
 800b4d8:	e023      	b.n	800b522 <dwc_otg_hc_write_packet+0xe6>
			uint32_t data;
			data =
			    (data_buff[0] | data_buff[1] << 8 | data_buff[2] <<
 800b4da:	69fb      	ldr	r3, [r7, #28]
 800b4dc:	681a      	ldr	r2, [r3, #0]
 800b4de:	69fb      	ldr	r3, [r7, #28]
 800b4e0:	f103 0304 	add.w	r3, r3, #4
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800b4ea:	431a      	orrs	r2, r3
 800b4ec:	69fb      	ldr	r3, [r7, #28]
 800b4ee:	f103 0308 	add.w	r3, r3, #8
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800b4f8:	431a      	orrs	r2, r3
			     16 | data_buff[3] << 24);
 800b4fa:	69fb      	ldr	r3, [r7, #28]
 800b4fc:	f103 030c 	add.w	r3, r3, #12
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	ea4f 6303 	mov.w	r3, r3, lsl #24
		}
	} else {
		/* xfer_buff is not DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
			uint32_t data;
			data =
 800b506:	4313      	orrs	r3, r2
 800b508:	60fb      	str	r3, [r7, #12]
			    (data_buff[0] | data_buff[1] << 8 | data_buff[2] <<
			     16 | data_buff[3] << 24);
			DWC_WRITE_REG32(data_fifo, data);
 800b50a:	69b8      	ldr	r0, [r7, #24]
 800b50c:	68f9      	ldr	r1, [r7, #12]
 800b50e:	f7fb f9d1 	bl	80068b4 <DWC_WRITE_REG32>
		for (i = 0; i < dword_count; i++, data_buff++) {
			DWC_WRITE_REG32(data_fifo, *data_buff);
		}
	} else {
		/* xfer_buff is not DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
 800b512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b514:	f103 0301 	add.w	r3, r3, #1
 800b518:	627b      	str	r3, [r7, #36]	; 0x24
 800b51a:	69fb      	ldr	r3, [r7, #28]
 800b51c:	f103 0304 	add.w	r3, r3, #4
 800b520:	61fb      	str	r3, [r7, #28]
 800b522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b524:	693b      	ldr	r3, [r7, #16]
 800b526:	429a      	cmp	r2, r3
 800b528:	d3d7      	bcc.n	800b4da <dwc_otg_hc_write_packet+0x9e>
			     16 | data_buff[3] << 24);
			DWC_WRITE_REG32(data_fifo, data);
		}
	}

	hc->xfer_count += byte_count;
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	695a      	ldr	r2, [r3, #20]
 800b52e:	6a3b      	ldr	r3, [r7, #32]
 800b530:	18d2      	adds	r2, r2, r3
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	615a      	str	r2, [r3, #20]
	hc->xfer_buff += byte_count;
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	689a      	ldr	r2, [r3, #8]
 800b53a:	6a3b      	ldr	r3, [r7, #32]
 800b53c:	18d2      	adds	r2, r2, r3
 800b53e:	683b      	ldr	r3, [r7, #0]
 800b540:	609a      	str	r2, [r3, #8]
}
 800b542:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}
 800b54a:	bf00      	nop

0800b54c <dwc_otg_get_frame_number>:
/**
 * Gets the current USB frame number. This is the frame number from the last
 * SOF packet.
 */
uint32_t dwc_otg_get_frame_number(dwc_otg_core_if_t * core_if)
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b084      	sub	sp, #16
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
	dsts_data_t dsts;
	dsts.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	689b      	ldr	r3, [r3, #8]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	f103 0308 	add.w	r3, r3, #8
 800b55e:	4618      	mov	r0, r3
 800b560:	f7fb f99c 	bl	800689c <DWC_READ_REG32>
 800b564:	4603      	mov	r3, r0
 800b566:	60fb      	str	r3, [r7, #12]

	/* read current frame/microframe number from DSTS register */
	return dsts.b.soffn;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800b56e:	b29b      	uxth	r3, r3
}
 800b570:	4618      	mov	r0, r3
 800b572:	f107 0710 	add.w	r7, r7, #16
 800b576:	46bd      	mov	sp, r7
 800b578:	bd80      	pop	{r7, pc}
 800b57a:	bf00      	nop

0800b57c <calc_frame_interval>:
 * the Port Enable bit of the Host Port Control and Status register 
 * (HPRT.PrtEnaPort) has been set.
*/

uint32_t calc_frame_interval(dwc_otg_core_if_t * core_if)
{
 800b57c:	b580      	push	{r7, lr}
 800b57e:	b086      	sub	sp, #24
 800b580:	af00      	add	r7, sp, #0
 800b582:	6078      	str	r0, [r7, #4]
	gusbcfg_data_t usbcfg;
	hwcfg2_data_t hwcfg2;
	hprt0_data_t hprt0;
	int clock = 60;		// default value
 800b584:	f04f 033c 	mov.w	r3, #60	; 0x3c
 800b588:	617b      	str	r3, [r7, #20]
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	685b      	ldr	r3, [r3, #4]
 800b58e:	f103 030c 	add.w	r3, r3, #12
 800b592:	4618      	mov	r0, r3
 800b594:	f7fb f982 	bl	800689c <DWC_READ_REG32>
 800b598:	4603      	mov	r3, r0
 800b59a:	613b      	str	r3, [r7, #16]
	hwcfg2.d32 = DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	685b      	ldr	r3, [r3, #4]
 800b5a0:	f103 0348 	add.w	r3, r3, #72	; 0x48
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	f7fb f979 	bl	800689c <DWC_READ_REG32>
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	60fb      	str	r3, [r7, #12]
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	68db      	ldr	r3, [r3, #12]
 800b5b2:	685b      	ldr	r3, [r3, #4]
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	f7fb f971 	bl	800689c <DWC_READ_REG32>
 800b5ba:	4603      	mov	r3, r0
 800b5bc:	60bb      	str	r3, [r7, #8]
	if (!usbcfg.b.physel && usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
 800b5be:	7c3b      	ldrb	r3, [r7, #16]
 800b5c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b5c4:	b2db      	uxtb	r3, r3
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d10e      	bne.n	800b5e8 <calc_frame_interval+0x6c>
 800b5ca:	7c3b      	ldrb	r3, [r7, #16]
 800b5cc:	f003 0310 	and.w	r3, r3, #16
 800b5d0:	b2db      	uxtb	r3, r3
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d008      	beq.n	800b5e8 <calc_frame_interval+0x6c>
 800b5d6:	7c3b      	ldrb	r3, [r7, #16]
 800b5d8:	f003 0308 	and.w	r3, r3, #8
 800b5dc:	b2db      	uxtb	r3, r3
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d102      	bne.n	800b5e8 <calc_frame_interval+0x6c>
		clock = 60;
 800b5e2:	f04f 033c 	mov.w	r3, #60	; 0x3c
 800b5e6:	617b      	str	r3, [r7, #20]
	if (usbcfg.b.physel && hwcfg2.b.fs_phy_type == 3)
 800b5e8:	7c3b      	ldrb	r3, [r7, #16]
 800b5ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b5ee:	b2db      	uxtb	r3, r3
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d008      	beq.n	800b606 <calc_frame_interval+0x8a>
 800b5f4:	7b7b      	ldrb	r3, [r7, #13]
 800b5f6:	f003 0303 	and.w	r3, r3, #3
 800b5fa:	b2db      	uxtb	r3, r3
 800b5fc:	2b03      	cmp	r3, #3
 800b5fe:	d102      	bne.n	800b606 <calc_frame_interval+0x8a>
		clock = 48;
 800b600:	f04f 0330 	mov.w	r3, #48	; 0x30
 800b604:	617b      	str	r3, [r7, #20]
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800b606:	7c7b      	ldrb	r3, [r7, #17]
 800b608:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b60c:	b2db      	uxtb	r3, r3
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d114      	bne.n	800b63c <calc_frame_interval+0xc0>
 800b612:	7c3b      	ldrb	r3, [r7, #16]
 800b614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b618:	b2db      	uxtb	r3, r3
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d10e      	bne.n	800b63c <calc_frame_interval+0xc0>
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
 800b61e:	7c3b      	ldrb	r3, [r7, #16]
 800b620:	f003 0310 	and.w	r3, r3, #16
 800b624:	b2db      	uxtb	r3, r3
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
	if (!usbcfg.b.physel && usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
		clock = 60;
	if (usbcfg.b.physel && hwcfg2.b.fs_phy_type == 3)
		clock = 48;
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800b626:	2b00      	cmp	r3, #0
 800b628:	d108      	bne.n	800b63c <calc_frame_interval+0xc0>
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
 800b62a:	7c3b      	ldrb	r3, [r7, #16]
 800b62c:	f003 0308 	and.w	r3, r3, #8
 800b630:	b2db      	uxtb	r3, r3
 800b632:	2b00      	cmp	r3, #0
 800b634:	d002      	beq.n	800b63c <calc_frame_interval+0xc0>
		clock = 30;
 800b636:	f04f 031e 	mov.w	r3, #30
 800b63a:	617b      	str	r3, [r7, #20]
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800b63c:	7c7b      	ldrb	r3, [r7, #17]
 800b63e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b642:	b2db      	uxtb	r3, r3
 800b644:	2b00      	cmp	r3, #0
 800b646:	d114      	bne.n	800b672 <calc_frame_interval+0xf6>
 800b648:	7c3b      	ldrb	r3, [r7, #16]
 800b64a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b64e:	b2db      	uxtb	r3, r3
 800b650:	2b00      	cmp	r3, #0
 800b652:	d10e      	bne.n	800b672 <calc_frame_interval+0xf6>
	    !usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
 800b654:	7c3b      	ldrb	r3, [r7, #16]
 800b656:	f003 0310 	and.w	r3, r3, #16
 800b65a:	b2db      	uxtb	r3, r3
	if (usbcfg.b.physel && hwcfg2.b.fs_phy_type == 3)
		clock = 48;
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
		clock = 30;
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d108      	bne.n	800b672 <calc_frame_interval+0xf6>
	    !usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
 800b660:	7c3b      	ldrb	r3, [r7, #16]
 800b662:	f003 0308 	and.w	r3, r3, #8
 800b666:	b2db      	uxtb	r3, r3
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d102      	bne.n	800b672 <calc_frame_interval+0xf6>
		clock = 60;
 800b66c:	f04f 033c 	mov.w	r3, #60	; 0x3c
 800b670:	617b      	str	r3, [r7, #20]
	if (usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800b672:	7c7b      	ldrb	r3, [r7, #17]
 800b674:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b678:	b2db      	uxtb	r3, r3
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d014      	beq.n	800b6a8 <calc_frame_interval+0x12c>
 800b67e:	7c3b      	ldrb	r3, [r7, #16]
 800b680:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b684:	b2db      	uxtb	r3, r3
 800b686:	2b00      	cmp	r3, #0
 800b688:	d10e      	bne.n	800b6a8 <calc_frame_interval+0x12c>
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
 800b68a:	7c3b      	ldrb	r3, [r7, #16]
 800b68c:	f003 0310 	and.w	r3, r3, #16
 800b690:	b2db      	uxtb	r3, r3
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
		clock = 30;
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
	    !usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
		clock = 60;
	if (usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800b692:	2b00      	cmp	r3, #0
 800b694:	d108      	bne.n	800b6a8 <calc_frame_interval+0x12c>
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
 800b696:	7c3b      	ldrb	r3, [r7, #16]
 800b698:	f003 0308 	and.w	r3, r3, #8
 800b69c:	b2db      	uxtb	r3, r3
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d002      	beq.n	800b6a8 <calc_frame_interval+0x12c>
		clock = 48;
 800b6a2:	f04f 0330 	mov.w	r3, #48	; 0x30
 800b6a6:	617b      	str	r3, [r7, #20]
	if (usbcfg.b.physel && !usbcfg.b.phyif && hwcfg2.b.fs_phy_type == 2)
 800b6a8:	7c3b      	ldrb	r3, [r7, #16]
 800b6aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6ae:	b2db      	uxtb	r3, r3
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d00e      	beq.n	800b6d2 <calc_frame_interval+0x156>
 800b6b4:	7c3b      	ldrb	r3, [r7, #16]
 800b6b6:	f003 0308 	and.w	r3, r3, #8
 800b6ba:	b2db      	uxtb	r3, r3
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d108      	bne.n	800b6d2 <calc_frame_interval+0x156>
 800b6c0:	7b7b      	ldrb	r3, [r7, #13]
 800b6c2:	f003 0303 	and.w	r3, r3, #3
 800b6c6:	b2db      	uxtb	r3, r3
 800b6c8:	2b02      	cmp	r3, #2
 800b6ca:	d102      	bne.n	800b6d2 <calc_frame_interval+0x156>
		clock = 48;
 800b6cc:	f04f 0330 	mov.w	r3, #48	; 0x30
 800b6d0:	617b      	str	r3, [r7, #20]
	if (usbcfg.b.physel && hwcfg2.b.fs_phy_type == 1)
 800b6d2:	7c3b      	ldrb	r3, [r7, #16]
 800b6d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6d8:	b2db      	uxtb	r3, r3
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d008      	beq.n	800b6f0 <calc_frame_interval+0x174>
 800b6de:	7b7b      	ldrb	r3, [r7, #13]
 800b6e0:	f003 0303 	and.w	r3, r3, #3
 800b6e4:	b2db      	uxtb	r3, r3
 800b6e6:	2b01      	cmp	r3, #1
 800b6e8:	d102      	bne.n	800b6f0 <calc_frame_interval+0x174>
		clock = 48;
 800b6ea:	f04f 0330 	mov.w	r3, #48	; 0x30
 800b6ee:	617b      	str	r3, [r7, #20]
	if (hprt0.b.prtspd == 0)
 800b6f0:	7abb      	ldrb	r3, [r7, #10]
 800b6f2:	f003 0306 	and.w	r3, r3, #6
 800b6f6:	b2db      	uxtb	r3, r3
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d108      	bne.n	800b70e <calc_frame_interval+0x192>
		/* High speed case */
		return 125 * clock;
 800b6fc:	697a      	ldr	r2, [r7, #20]
 800b6fe:	4613      	mov	r3, r2
 800b700:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800b704:	1a9b      	subs	r3, r3, r2
 800b706:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b70a:	189b      	adds	r3, r3, r2
 800b70c:	e004      	b.n	800b718 <calc_frame_interval+0x19c>
	else
		/* FS/LS case */
		return 1000 * clock;
 800b70e:	697b      	ldr	r3, [r7, #20]
 800b710:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b714:	fb02 f303 	mul.w	r3, r2, r3
}
 800b718:	4618      	mov	r0, r3
 800b71a:	f107 0718 	add.w	r7, r7, #24
 800b71e:	46bd      	mov	sp, r7
 800b720:	bd80      	pop	{r7, pc}
 800b722:	bf00      	nop

0800b724 <dwc_otg_read_setup_packet>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param dest Destination buffer for packet data.
 */
void dwc_otg_read_setup_packet(dwc_otg_core_if_t * core_if, uint32_t * dest)
{
 800b724:	b590      	push	{r4, r7, lr}
 800b726:	b083      	sub	sp, #12
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
 800b72c:	6039      	str	r1, [r7, #0]
	/* Get the 8 bytes of a setup transaction data */

	/* Pop 2 DWORDS off the receive data FIFO into memory */
	dest[0] = DWC_READ_REG32(core_if->data_fifo[0]);
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	6a1b      	ldr	r3, [r3, #32]
 800b732:	4618      	mov	r0, r3
 800b734:	f7fb f8b2 	bl	800689c <DWC_READ_REG32>
 800b738:	4602      	mov	r2, r0
 800b73a:	683b      	ldr	r3, [r7, #0]
 800b73c:	601a      	str	r2, [r3, #0]
	dest[1] = DWC_READ_REG32(core_if->data_fifo[0]);
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	f103 0404 	add.w	r4, r3, #4
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	6a1b      	ldr	r3, [r3, #32]
 800b748:	4618      	mov	r0, r3
 800b74a:	f7fb f8a7 	bl	800689c <DWC_READ_REG32>
 800b74e:	4603      	mov	r3, r0
 800b750:	6023      	str	r3, [r4, #0]
}
 800b752:	f107 070c 	add.w	r7, r7, #12
 800b756:	46bd      	mov	sp, r7
 800b758:	bd90      	pop	{r4, r7, pc}
 800b75a:	bf00      	nop

0800b75c <dwc_otg_ep0_activate>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP0 data.
 */
void dwc_otg_ep0_activate(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b088      	sub	sp, #32
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
 800b764:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	689b      	ldr	r3, [r3, #8]
 800b76a:	61fb      	str	r3, [r7, #28]
	dsts_data_t dsts;
	depctl_data_t diepctl;
	depctl_data_t doepctl;

	dctl_data_t dctl = {.d32 = 0 };
 800b76c:	f04f 0300 	mov.w	r3, #0
 800b770:	60fb      	str	r3, [r7, #12]

	/* Read the Device Status and Endpoint 0 Control registers */
	dsts.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->dsts);
 800b772:	69fb      	ldr	r3, [r7, #28]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	f103 0308 	add.w	r3, r3, #8
 800b77a:	4618      	mov	r0, r3
 800b77c:	f7fb f88e 	bl	800689c <DWC_READ_REG32>
 800b780:	4603      	mov	r3, r0
 800b782:	61bb      	str	r3, [r7, #24]
	diepctl.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[0]->diepctl);
 800b784:	69fb      	ldr	r3, [r7, #28]
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	4618      	mov	r0, r3
 800b78a:	f7fb f887 	bl	800689c <DWC_READ_REG32>
 800b78e:	4603      	mov	r3, r0
 800b790:	617b      	str	r3, [r7, #20]
	doepctl.d32 = DWC_READ_REG32(&dev_if->out_ep_regs[0]->doepctl);
 800b792:	69fb      	ldr	r3, [r7, #28]
 800b794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b796:	4618      	mov	r0, r3
 800b798:	f7fb f880 	bl	800689c <DWC_READ_REG32>
 800b79c:	4603      	mov	r3, r0
 800b79e:	613b      	str	r3, [r7, #16]

	/* Set the MPS of the IN EP based on the enumeration speed */
	switch (dsts.b.enumspd) {
 800b7a0:	69bb      	ldr	r3, [r7, #24]
 800b7a2:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800b7a6:	b2db      	uxtb	r3, r3
 800b7a8:	2b02      	cmp	r3, #2
 800b7aa:	d004      	beq.n	800b7b6 <dwc_otg_ep0_activate+0x5a>
	case DWC_DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
	case DWC_DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
	case DWC_DSTS_ENUMSPD_FS_PHY_48MHZ:
		diepctl.b.mps = DWC_DEP0CTL_MPS_64;
 800b7ac:	697b      	ldr	r3, [r7, #20]
 800b7ae:	f36f 030a 	bfc	r3, #0, #11
 800b7b2:	617b      	str	r3, [r7, #20]
		break;
 800b7b4:	e006      	b.n	800b7c4 <dwc_otg_ep0_activate+0x68>
	case DWC_DSTS_ENUMSPD_LS_PHY_6MHZ:
		diepctl.b.mps = DWC_DEP0CTL_MPS_8;
 800b7b6:	697b      	ldr	r3, [r7, #20]
 800b7b8:	f04f 0203 	mov.w	r2, #3
 800b7bc:	f362 030a 	bfi	r3, r2, #0, #11
 800b7c0:	617b      	str	r3, [r7, #20]
		break;
 800b7c2:	bf00      	nop
	}

	DWC_WRITE_REG32(&dev_if->in_ep_regs[0]->diepctl, diepctl.d32);
 800b7c4:	69fb      	ldr	r3, [r7, #28]
 800b7c6:	685b      	ldr	r3, [r3, #4]
 800b7c8:	461a      	mov	r2, r3
 800b7ca:	697b      	ldr	r3, [r7, #20]
 800b7cc:	4610      	mov	r0, r2
 800b7ce:	4619      	mov	r1, r3
 800b7d0:	f7fb f870 	bl	80068b4 <DWC_WRITE_REG32>

	/* Enable OUT EP for receive */
	doepctl.b.epena = 1;
 800b7d4:	693b      	ldr	r3, [r7, #16]
 800b7d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b7da:	613b      	str	r3, [r7, #16]
	DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepctl, doepctl.d32);
 800b7dc:	69fb      	ldr	r3, [r7, #28]
 800b7de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7e0:	461a      	mov	r2, r3
 800b7e2:	693b      	ldr	r3, [r7, #16]
 800b7e4:	4610      	mov	r0, r2
 800b7e6:	4619      	mov	r1, r3
 800b7e8:	f7fb f864 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_PCDV, "doepctl0=%0x\n",
		    DWC_READ_REG32(&dev_if->out_ep_regs[0]->doepctl));
	DWC_DEBUGPL(DBG_PCDV, "diepctl0=%0x\n",
		    DWC_READ_REG32(&dev_if->in_ep_regs[0]->diepctl));
#endif
	dctl.b.cgnpinnak = 1;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b7f2:	60fb      	str	r3, [r7, #12]

	DWC_MODIFY_REG32(&dev_if->dev_global_regs->dctl, dctl.d32, dctl.d32);
 800b7f4:	69fb      	ldr	r3, [r7, #28]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	f103 0104 	add.w	r1, r3, #4
 800b7fc:	68fa      	ldr	r2, [r7, #12]
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	4608      	mov	r0, r1
 800b802:	4611      	mov	r1, r2
 800b804:	461a      	mov	r2, r3
 800b806:	f7fb f863 	bl	80068d0 <DWC_MODIFY_REG32>
	DWC_DEBUGPL(DBG_PCDV, "dctl=%0x\n",
		    DWC_READ_REG32(&dev_if->dev_global_regs->dctl));
}
 800b80a:	f107 0720 	add.w	r7, r7, #32
 800b80e:	46bd      	mov	sp, r7
 800b810:	bd80      	pop	{r7, pc}
 800b812:	bf00      	nop

0800b814 <dwc_otg_ep_activate>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to activate.
 */
void dwc_otg_ep_activate(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800b814:	b580      	push	{r7, lr}
 800b816:	b088      	sub	sp, #32
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
 800b81c:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	689b      	ldr	r3, [r3, #8]
 800b822:	61bb      	str	r3, [r7, #24]
	depctl_data_t depctl;
	volatile uint32_t *addr;

	daint_data_t daintmsk = {.d32 = 0 };
 800b824:	f04f 0300 	mov.w	r3, #0
 800b828:	613b      	str	r3, [r7, #16]
	ep->xiso_frame_num = 0xFFFFFFFF;
	ep->xiso_active_xfers = 0;
	ep->xiso_queued_xfers = 0;
#endif
	/* Read DEPCTLn register */
	if (ep->is_in == 1) {
 800b82a:	683b      	ldr	r3, [r7, #0]
 800b82c:	785b      	ldrb	r3, [r3, #1]
 800b82e:	f003 0301 	and.w	r3, r3, #1
 800b832:	b2db      	uxtb	r3, r3
 800b834:	2b00      	cmp	r3, #0
 800b836:	d010      	beq.n	800b85a <dwc_otg_ep_activate+0x46>
		addr = &dev_if->in_ep_regs[ep->num]->diepctl;
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	781b      	ldrb	r3, [r3, #0]
 800b83c:	69ba      	ldr	r2, [r7, #24]
 800b83e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b842:	18d3      	adds	r3, r2, r3
 800b844:	685b      	ldr	r3, [r3, #4]
 800b846:	61fb      	str	r3, [r7, #28]
		daintmsk.ep.in = 1 << ep->num;
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	f04f 0201 	mov.w	r2, #1
 800b850:	fa02 f303 	lsl.w	r3, r2, r3
 800b854:	b29b      	uxth	r3, r3
 800b856:	823b      	strh	r3, [r7, #16]
 800b858:	e014      	b.n	800b884 <dwc_otg_ep_activate+0x70>
	} else {
		addr = &dev_if->out_ep_regs[ep->num]->doepctl;
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	781b      	ldrb	r3, [r3, #0]
 800b85e:	69ba      	ldr	r2, [r7, #24]
 800b860:	f103 0308 	add.w	r3, r3, #8
 800b864:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b868:	18d3      	adds	r3, r2, r3
 800b86a:	685b      	ldr	r3, [r3, #4]
 800b86c:	61fb      	str	r3, [r7, #28]
		daintmsk.ep.out = 1 << ep->num;
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	781b      	ldrb	r3, [r3, #0]
 800b872:	f04f 0201 	mov.w	r2, #1
 800b876:	fa02 f303 	lsl.w	r3, r2, r3
 800b87a:	b29a      	uxth	r2, r3
 800b87c:	693b      	ldr	r3, [r7, #16]
 800b87e:	f362 431f 	bfi	r3, r2, #16, #16
 800b882:	613b      	str	r3, [r7, #16]
	}

	/* If the EP is already active don't change the EP Control
	 * register. */
	depctl.d32 = DWC_READ_REG32(addr);
 800b884:	69f8      	ldr	r0, [r7, #28]
 800b886:	f7fb f809 	bl	800689c <DWC_READ_REG32>
 800b88a:	4603      	mov	r3, r0
 800b88c:	617b      	str	r3, [r7, #20]
	if (!depctl.b.usbactep) {
 800b88e:	7d7b      	ldrb	r3, [r7, #21]
 800b890:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b894:	b2db      	uxtb	r3, r3
 800b896:	2b00      	cmp	r3, #0
 800b898:	d133      	bne.n	800b902 <dwc_otg_ep_activate+0xee>
		depctl.b.mps = ep->maxpacket;
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	885b      	ldrh	r3, [r3, #2]
 800b89e:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800b8a2:	b29a      	uxth	r2, r3
 800b8a4:	697b      	ldr	r3, [r7, #20]
 800b8a6:	f362 030a 	bfi	r3, r2, #0, #11
 800b8aa:	617b      	str	r3, [r7, #20]
		depctl.b.eptype = ep->type;
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	785b      	ldrb	r3, [r3, #1]
 800b8b0:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800b8b4:	b2da      	uxtb	r2, r3
 800b8b6:	697b      	ldr	r3, [r7, #20]
 800b8b8:	f362 4393 	bfi	r3, r2, #18, #2
 800b8bc:	617b      	str	r3, [r7, #20]
		depctl.b.txfnum = ep->tx_fifo_num;
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	785b      	ldrb	r3, [r3, #1]
 800b8c2:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800b8c6:	b2da      	uxtb	r2, r3
 800b8c8:	697b      	ldr	r3, [r7, #20]
 800b8ca:	f362 5399 	bfi	r3, r2, #22, #4
 800b8ce:	617b      	str	r3, [r7, #20]

		if (ep->type == DWC_OTG_EP_TYPE_ISOC) {
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	785b      	ldrb	r3, [r3, #1]
 800b8d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b8d8:	b2db      	uxtb	r3, r3
 800b8da:	2b40      	cmp	r3, #64	; 0x40
 800b8dc:	d104      	bne.n	800b8e8 <dwc_otg_ep_activate+0xd4>
			depctl.b.setd0pid = 1;	// ???
 800b8de:	697b      	ldr	r3, [r7, #20]
 800b8e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b8e4:	617b      	str	r3, [r7, #20]
 800b8e6:	e003      	b.n	800b8f0 <dwc_otg_ep_activate+0xdc>
		} else {
			depctl.b.setd0pid = 1;
 800b8e8:	697b      	ldr	r3, [r7, #20]
 800b8ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b8ee:	617b      	str	r3, [r7, #20]
		}
		depctl.b.usbactep = 1;
 800b8f0:	697b      	ldr	r3, [r7, #20]
 800b8f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b8f6:	617b      	str	r3, [r7, #20]

		DWC_WRITE_REG32(addr, depctl.d32);
 800b8f8:	697b      	ldr	r3, [r7, #20]
 800b8fa:	69f8      	ldr	r0, [r7, #28]
 800b8fc:	4619      	mov	r1, r3
 800b8fe:	f7fa ffd9 	bl	80068b4 <DWC_WRITE_REG32>
		DWC_DEBUGPL(DBG_PCDV, "DEPCTL=%08x\n", DWC_READ_REG32(addr));
	}

	/* Enable the Interrupt for this EP */
	if (core_if->multiproc_int_enable) {
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d059      	beq.n	800b9c0 <dwc_otg_ep_activate+0x1ac>
		if (ep->is_in == 1) {
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	785b      	ldrb	r3, [r3, #1]
 800b910:	f003 0301 	and.w	r3, r3, #1
 800b914:	b2db      	uxtb	r3, r3
 800b916:	2b00      	cmp	r3, #0
 800b918:	d029      	beq.n	800b96e <dwc_otg_ep_activate+0x15a>

			diepmsk_data_t diepmsk = {.d32 = 0 };
 800b91a:	f04f 0300 	mov.w	r3, #0
 800b91e:	60fb      	str	r3, [r7, #12]

			diepmsk.b.xfercompl = 1;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	f043 0301 	orr.w	r3, r3, #1
 800b926:	60fb      	str	r3, [r7, #12]
			diepmsk.b.timeout = 1;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	f043 0308 	orr.w	r3, r3, #8
 800b92e:	60fb      	str	r3, [r7, #12]
			diepmsk.b.epdisabled = 1;
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	f043 0302 	orr.w	r3, r3, #2
 800b936:	60fb      	str	r3, [r7, #12]
			diepmsk.b.ahberr = 1;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	f043 0304 	orr.w	r3, r3, #4
 800b93e:	60fb      	str	r3, [r7, #12]
			diepmsk.b.intknepmis = 1;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	f043 0320 	orr.w	r3, r3, #32
 800b946:	60fb      	str	r3, [r7, #12]
			diepmsk.b.txfifoundrn = 1;	//?????
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b94e:	60fb      	str	r3, [r7, #12]
/*			
			if (core_if->dma_enable) {
				doepmsk.b.nak = 1;
			}
*/
			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 800b950:	69bb      	ldr	r3, [r7, #24]
 800b952:	681a      	ldr	r2, [r3, #0]
					diepeachintmsk[ep->num], diepmsk.d32);
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	781b      	ldrb	r3, [r3, #0]
/*			
			if (core_if->dma_enable) {
				doepmsk.b.nak = 1;
			}
*/
			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 800b958:	f103 0310 	add.w	r3, r3, #16
 800b95c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b960:	18d2      	adds	r2, r2, r3
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	4610      	mov	r0, r2
 800b966:	4619      	mov	r1, r3
 800b968:	f7fa ffa4 	bl	80068b4 <DWC_WRITE_REG32>
 800b96c:	e01c      	b.n	800b9a8 <dwc_otg_ep_activate+0x194>
					diepeachintmsk[ep->num], diepmsk.d32);

		} else {

			doepmsk_data_t doepmsk = {.d32 = 0 };
 800b96e:	f04f 0300 	mov.w	r3, #0
 800b972:	60bb      	str	r3, [r7, #8]

			doepmsk.b.xfercompl = 1;
 800b974:	68bb      	ldr	r3, [r7, #8]
 800b976:	f043 0301 	orr.w	r3, r3, #1
 800b97a:	60bb      	str	r3, [r7, #8]
			doepmsk.b.ahberr = 1;
 800b97c:	68bb      	ldr	r3, [r7, #8]
 800b97e:	f043 0304 	orr.w	r3, r3, #4
 800b982:	60bb      	str	r3, [r7, #8]
			doepmsk.b.epdisabled = 1;
 800b984:	68bb      	ldr	r3, [r7, #8]
 800b986:	f043 0302 	orr.w	r3, r3, #2
 800b98a:	60bb      	str	r3, [r7, #8]
/*			
			doepmsk.b.babble = 1;
			doepmsk.b.nyet = 1;
			doepmsk.b.nak = 1;
*/
			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 800b98c:	69bb      	ldr	r3, [r7, #24]
 800b98e:	681a      	ldr	r2, [r3, #0]
					doepeachintmsk[ep->num], doepmsk.d32);
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	781b      	ldrb	r3, [r3, #0]
/*			
			doepmsk.b.babble = 1;
			doepmsk.b.nyet = 1;
			doepmsk.b.nak = 1;
*/
			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 800b994:	f103 0318 	add.w	r3, r3, #24
 800b998:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b99c:	18d2      	adds	r2, r2, r3
 800b99e:	68bb      	ldr	r3, [r7, #8]
 800b9a0:	4610      	mov	r0, r2
 800b9a2:	4619      	mov	r1, r3
 800b9a4:	f7fa ff86 	bl	80068b4 <DWC_WRITE_REG32>
					doepeachintmsk[ep->num], doepmsk.d32);
		}
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->deachintmsk,
 800b9a8:	69bb      	ldr	r3, [r7, #24]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800b9b0:	693b      	ldr	r3, [r7, #16]
 800b9b2:	4610      	mov	r0, r2
 800b9b4:	f04f 0100 	mov.w	r1, #0
 800b9b8:	461a      	mov	r2, r3
 800b9ba:	f7fa ff89 	bl	80068d0 <DWC_MODIFY_REG32>
 800b9be:	e00a      	b.n	800b9d6 <dwc_otg_ep_activate+0x1c2>
				 0, daintmsk.d32);
	} else {
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->daintmsk,
 800b9c0:	69bb      	ldr	r3, [r7, #24]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	f103 021c 	add.w	r2, r3, #28
 800b9c8:	693b      	ldr	r3, [r7, #16]
 800b9ca:	4610      	mov	r0, r2
 800b9cc:	f04f 0100 	mov.w	r1, #0
 800b9d0:	461a      	mov	r2, r3
 800b9d2:	f7fa ff7d 	bl	80068d0 <DWC_MODIFY_REG32>
	}

	DWC_DEBUGPL(DBG_PCDV, "DAINTMSK=%0x\n",
		    DWC_READ_REG32(&dev_if->dev_global_regs->daintmsk));

	ep->stall_clear_flag = 0;
 800b9d6:	683a      	ldr	r2, [r7, #0]
 800b9d8:	f892 3026 	ldrb.w	r3, [r2, #38]	; 0x26
 800b9dc:	f36f 03c3 	bfc	r3, #3, #1
 800b9e0:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	return;
}
 800b9e4:	f107 0720 	add.w	r7, r7, #32
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	bd80      	pop	{r7, pc}

0800b9ec <dwc_otg_ep_deactivate>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to deactivate.
 */
void dwc_otg_ep_deactivate(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b086      	sub	sp, #24
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
 800b9f4:	6039      	str	r1, [r7, #0]
	depctl_data_t depctl = {.d32 = 0 };
 800b9f6:	f04f 0300 	mov.w	r3, #0
 800b9fa:	613b      	str	r3, [r7, #16]

	volatile uint32_t *addr;

	daint_data_t daintmsk = {.d32 = 0 };
 800b9fc:	f04f 0300 	mov.w	r3, #0
 800ba00:	60fb      	str	r3, [r7, #12]
	ep->xiso_active_xfers = 0;
	ep->xiso_queued_xfers = 0;
#endif

	/* Read DEPCTLn register */
	if (ep->is_in == 1) {
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	785b      	ldrb	r3, [r3, #1]
 800ba06:	f003 0301 	and.w	r3, r3, #1
 800ba0a:	b2db      	uxtb	r3, r3
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d011      	beq.n	800ba34 <dwc_otg_ep_deactivate+0x48>
		addr = &core_if->dev_if->in_ep_regs[ep->num]->diepctl;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	689a      	ldr	r2, [r3, #8]
 800ba14:	683b      	ldr	r3, [r7, #0]
 800ba16:	781b      	ldrb	r3, [r3, #0]
 800ba18:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ba1c:	18d3      	adds	r3, r2, r3
 800ba1e:	685b      	ldr	r3, [r3, #4]
 800ba20:	617b      	str	r3, [r7, #20]
		daintmsk.ep.in = 1 << ep->num;
 800ba22:	683b      	ldr	r3, [r7, #0]
 800ba24:	781b      	ldrb	r3, [r3, #0]
 800ba26:	f04f 0201 	mov.w	r2, #1
 800ba2a:	fa02 f303 	lsl.w	r3, r2, r3
 800ba2e:	b29b      	uxth	r3, r3
 800ba30:	81bb      	strh	r3, [r7, #12]
 800ba32:	e015      	b.n	800ba60 <dwc_otg_ep_deactivate+0x74>
	} else {
		addr = &core_if->dev_if->out_ep_regs[ep->num]->doepctl;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	689a      	ldr	r2, [r3, #8]
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	781b      	ldrb	r3, [r3, #0]
 800ba3c:	f103 0308 	add.w	r3, r3, #8
 800ba40:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ba44:	18d3      	adds	r3, r2, r3
 800ba46:	685b      	ldr	r3, [r3, #4]
 800ba48:	617b      	str	r3, [r7, #20]
		daintmsk.ep.out = 1 << ep->num;
 800ba4a:	683b      	ldr	r3, [r7, #0]
 800ba4c:	781b      	ldrb	r3, [r3, #0]
 800ba4e:	f04f 0201 	mov.w	r2, #1
 800ba52:	fa02 f303 	lsl.w	r3, r2, r3
 800ba56:	b29a      	uxth	r2, r3
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	f362 431f 	bfi	r3, r2, #16, #16
 800ba5e:	60fb      	str	r3, [r7, #12]
	}

	depctl.d32 = DWC_READ_REG32(addr);
 800ba60:	6978      	ldr	r0, [r7, #20]
 800ba62:	f7fa ff1b 	bl	800689c <DWC_READ_REG32>
 800ba66:	4603      	mov	r3, r0
 800ba68:	613b      	str	r3, [r7, #16]

	depctl.b.usbactep = 0;
 800ba6a:	693b      	ldr	r3, [r7, #16]
 800ba6c:	f36f 33cf 	bfc	r3, #15, #1
 800ba70:	613b      	str	r3, [r7, #16]
	if (ep->is_in == 1)
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	785b      	ldrb	r3, [r3, #1]
 800ba76:	f003 0301 	and.w	r3, r3, #1
 800ba7a:	b2db      	uxtb	r3, r3
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d003      	beq.n	800ba88 <dwc_otg_ep_deactivate+0x9c>
		depctl.b.txfnum = 0;
 800ba80:	693b      	ldr	r3, [r7, #16]
 800ba82:	f36f 5399 	bfc	r3, #22, #4
 800ba86:	613b      	str	r3, [r7, #16]

	if (core_if->dma_desc_enable)
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d003      	beq.n	800ba9a <dwc_otg_ep_deactivate+0xae>
		depctl.b.epdis = 1;
 800ba92:	693b      	ldr	r3, [r7, #16]
 800ba94:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ba98:	613b      	str	r3, [r7, #16]

	DWC_WRITE_REG32(addr, depctl.d32);
 800ba9a:	693b      	ldr	r3, [r7, #16]
 800ba9c:	6978      	ldr	r0, [r7, #20]
 800ba9e:	4619      	mov	r1, r3
 800baa0:	f7fa ff08 	bl	80068b4 <DWC_WRITE_REG32>

	/* Disable the Interrupt for this EP */
	if (core_if->multiproc_int_enable) {
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d032      	beq.n	800bb14 <dwc_otg_ep_deactivate+0x128>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->deachintmsk,
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	689b      	ldr	r3, [r3, #8]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	4610      	mov	r0, r2
 800babc:	4619      	mov	r1, r3
 800babe:	f04f 0200 	mov.w	r2, #0
 800bac2:	f7fa ff05 	bl	80068d0 <DWC_MODIFY_REG32>
				 daintmsk.d32, 0);

		if (ep->is_in == 1) {
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	785b      	ldrb	r3, [r3, #1]
 800baca:	f003 0301 	and.w	r3, r3, #1
 800bace:	b2db      	uxtb	r3, r3
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d00f      	beq.n	800baf4 <dwc_otg_ep_deactivate+0x108>
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	689b      	ldr	r3, [r3, #8]
 800bad8:	681a      	ldr	r2, [r3, #0]
					diepeachintmsk[ep->num], 0);
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	781b      	ldrb	r3, [r3, #0]
	if (core_if->multiproc_int_enable) {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->deachintmsk,
				 daintmsk.d32, 0);

		if (ep->is_in == 1) {
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 800bade:	f103 0310 	add.w	r3, r3, #16
 800bae2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800bae6:	18d3      	adds	r3, r2, r3
 800bae8:	4618      	mov	r0, r3
 800baea:	f04f 0100 	mov.w	r1, #0
 800baee:	f7fa fee1 	bl	80068b4 <DWC_WRITE_REG32>
 800baf2:	e01b      	b.n	800bb2c <dwc_otg_ep_deactivate+0x140>
					diepeachintmsk[ep->num], 0);
		} else {
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	689b      	ldr	r3, [r3, #8]
 800baf8:	681a      	ldr	r2, [r3, #0]
					doepeachintmsk[ep->num], 0);
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	781b      	ldrb	r3, [r3, #0]

		if (ep->is_in == 1) {
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
					diepeachintmsk[ep->num], 0);
		} else {
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 800bafe:	f103 0318 	add.w	r3, r3, #24
 800bb02:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800bb06:	18d3      	adds	r3, r2, r3
 800bb08:	4618      	mov	r0, r3
 800bb0a:	f04f 0100 	mov.w	r1, #0
 800bb0e:	f7fa fed1 	bl	80068b4 <DWC_WRITE_REG32>
 800bb12:	e00b      	b.n	800bb2c <dwc_otg_ep_deactivate+0x140>
					doepeachintmsk[ep->num], 0);
		}
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->daintmsk,
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	689b      	ldr	r3, [r3, #8]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f103 021c 	add.w	r2, r3, #28
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	4610      	mov	r0, r2
 800bb22:	4619      	mov	r1, r3
 800bb24:	f04f 0200 	mov.w	r2, #0
 800bb28:	f7fa fed2 	bl	80068d0 <DWC_MODIFY_REG32>
				 daintmsk.d32, 0);
	}
}
 800bb2c:	f107 0718 	add.w	r7, r7, #24
 800bb30:	46bd      	mov	sp, r7
 800bb32:	bd80      	pop	{r7, pc}

0800bb34 <init_dma_desc_chain>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to start the transfer on.
 */
static void init_dma_desc_chain(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800bb34:	b480      	push	{r7}
 800bb36:	b087      	sub	sp, #28
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
 800bb3c:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_dma_desc_t *dma_desc;
	uint32_t offset;
	uint32_t xfer_est;
	int i;

	ep->desc_cnt = (ep->total_len / ep->maxxfer) +
 800bb3e:	683b      	ldr	r3, [r7, #0]
 800bb40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb46:	461a      	mov	r2, r3
 800bb48:	683b      	ldr	r3, [r7, #0]
 800bb4a:	685b      	ldr	r3, [r3, #4]
 800bb4c:	fbb2 f1f3 	udiv	r1, r2, r3
	    ((ep->total_len % ep->maxxfer) ? 1 : 0);
 800bb50:	683b      	ldr	r3, [r7, #0]
 800bb52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb58:	683a      	ldr	r2, [r7, #0]
 800bb5a:	6852      	ldr	r2, [r2, #4]
 800bb5c:	fbb3 f0f2 	udiv	r0, r3, r2
 800bb60:	fb02 f200 	mul.w	r2, r2, r0
 800bb64:	1a9b      	subs	r3, r3, r2
	dwc_otg_dev_dma_desc_t *dma_desc;
	uint32_t offset;
	uint32_t xfer_est;
	int i;

	ep->desc_cnt = (ep->total_len / ep->maxxfer) +
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d002      	beq.n	800bb70 <init_dma_desc_chain+0x3c>
 800bb6a:	f04f 0301 	mov.w	r3, #1
 800bb6e:	e001      	b.n	800bb74 <init_dma_desc_chain+0x40>
 800bb70:	f04f 0300 	mov.w	r3, #0
 800bb74:	18ca      	adds	r2, r1, r3
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	629a      	str	r2, [r3, #40]	; 0x28
	    ((ep->total_len % ep->maxxfer) ? 1 : 0);
	if (!ep->desc_cnt)
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d103      	bne.n	800bb8a <init_dma_desc_chain+0x56>
		ep->desc_cnt = 1;
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	f04f 0201 	mov.w	r2, #1
 800bb88:	629a      	str	r2, [r3, #40]	; 0x28

	dma_desc = ep->desc_addr;
 800bb8a:	683b      	ldr	r3, [r7, #0]
 800bb8c:	691b      	ldr	r3, [r3, #16]
 800bb8e:	617b      	str	r3, [r7, #20]
	xfer_est = ep->total_len;
 800bb90:	683b      	ldr	r3, [r7, #0]
 800bb92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb98:	60fb      	str	r3, [r7, #12]
	offset = 0;
 800bb9a:	f04f 0300 	mov.w	r3, #0
 800bb9e:	613b      	str	r3, [r7, #16]
	for (i = 0; i < ep->desc_cnt; ++i) {
 800bba0:	f04f 0300 	mov.w	r3, #0
 800bba4:	60bb      	str	r3, [r7, #8]
 800bba6:	e093      	b.n	800bcd0 <init_dma_desc_chain+0x19c>
		/** DMA Descriptor Setup */
		if (xfer_est > ep->maxxfer) {
 800bba8:	683b      	ldr	r3, [r7, #0]
 800bbaa:	685a      	ldr	r2, [r3, #4]
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	429a      	cmp	r2, r3
 800bbb0:	d22e      	bcs.n	800bc10 <init_dma_desc_chain+0xdc>
			dma_desc->status.b.bs = BS_HOST_BUSY;
 800bbb2:	697a      	ldr	r2, [r7, #20]
 800bbb4:	78d3      	ldrb	r3, [r2, #3]
 800bbb6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800bbba:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 0;
 800bbbc:	697a      	ldr	r2, [r7, #20]
 800bbbe:	78d3      	ldrb	r3, [r2, #3]
 800bbc0:	f36f 03c3 	bfc	r3, #3, #1
 800bbc4:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 0;
 800bbc6:	697a      	ldr	r2, [r7, #20]
 800bbc8:	78d3      	ldrb	r3, [r2, #3]
 800bbca:	f36f 0341 	bfc	r3, #1, #1
 800bbce:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.sp = 0;
 800bbd0:	697a      	ldr	r2, [r7, #20]
 800bbd2:	78d3      	ldrb	r3, [r2, #3]
 800bbd4:	f36f 0382 	bfc	r3, #2, #1
 800bbd8:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.bytes = ep->maxxfer;
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	685b      	ldr	r3, [r3, #4]
 800bbde:	b29a      	uxth	r2, r3
 800bbe0:	697b      	ldr	r3, [r7, #20]
 800bbe2:	801a      	strh	r2, [r3, #0]
			dma_desc->buf = ep->dma_addr + offset;
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	689a      	ldr	r2, [r3, #8]
 800bbe8:	693b      	ldr	r3, [r7, #16]
 800bbea:	18d2      	adds	r2, r2, r3
 800bbec:	697b      	ldr	r3, [r7, #20]
 800bbee:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 800bbf0:	697a      	ldr	r2, [r7, #20]
 800bbf2:	78d3      	ldrb	r3, [r2, #3]
 800bbf4:	f36f 1387 	bfc	r3, #6, #2
 800bbf8:	70d3      	strb	r3, [r2, #3]

			xfer_est -= ep->maxxfer;
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	685b      	ldr	r3, [r3, #4]
 800bbfe:	68fa      	ldr	r2, [r7, #12]
 800bc00:	1ad3      	subs	r3, r2, r3
 800bc02:	60fb      	str	r3, [r7, #12]
			offset += ep->maxxfer;
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	685b      	ldr	r3, [r3, #4]
 800bc08:	693a      	ldr	r2, [r7, #16]
 800bc0a:	18d3      	adds	r3, r2, r3
 800bc0c:	613b      	str	r3, [r7, #16]
 800bc0e:	e057      	b.n	800bcc0 <init_dma_desc_chain+0x18c>
		} else {
			dma_desc->status.b.bs = BS_HOST_BUSY;
 800bc10:	697a      	ldr	r2, [r7, #20]
 800bc12:	78d3      	ldrb	r3, [r2, #3]
 800bc14:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800bc18:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 1;
 800bc1a:	697a      	ldr	r2, [r7, #20]
 800bc1c:	78d3      	ldrb	r3, [r2, #3]
 800bc1e:	f043 0308 	orr.w	r3, r3, #8
 800bc22:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 1;
 800bc24:	697a      	ldr	r2, [r7, #20]
 800bc26:	78d3      	ldrb	r3, [r2, #3]
 800bc28:	f043 0302 	orr.w	r3, r3, #2
 800bc2c:	70d3      	strb	r3, [r2, #3]
			if (ep->is_in) {
 800bc2e:	683b      	ldr	r3, [r7, #0]
 800bc30:	785b      	ldrb	r3, [r3, #1]
 800bc32:	f003 0301 	and.w	r3, r3, #1
 800bc36:	b2db      	uxtb	r3, r3
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d028      	beq.n	800bc8e <init_dma_desc_chain+0x15a>
				dma_desc->status.b.sp =
				    (xfer_est %
				     ep->maxpacket) ? 1 : ((ep->
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	885b      	ldrh	r3, [r3, #2]
 800bc40:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800bc44:	b29b      	uxth	r3, r3
			dma_desc->status.b.bs = BS_HOST_BUSY;
			dma_desc->status.b.l = 1;
			dma_desc->status.b.ioc = 1;
			if (ep->is_in) {
				dma_desc->status.b.sp =
				    (xfer_est %
 800bc46:	461a      	mov	r2, r3
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	fbb3 f1f2 	udiv	r1, r3, r2
 800bc4e:	fb02 f201 	mul.w	r2, r2, r1
 800bc52:	1a9b      	subs	r3, r3, r2
				     ep->maxpacket) ? 1 : ((ep->
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d107      	bne.n	800bc68 <init_dma_desc_chain+0x134>
 800bc58:	683b      	ldr	r3, [r7, #0]
							    sent_zlp) ? 1 : 0);
 800bc5a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800bc5e:	f003 0308 	and.w	r3, r3, #8
 800bc62:	b2db      	uxtb	r3, r3
			dma_desc->status.b.l = 1;
			dma_desc->status.b.ioc = 1;
			if (ep->is_in) {
				dma_desc->status.b.sp =
				    (xfer_est %
				     ep->maxpacket) ? 1 : ((ep->
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d002      	beq.n	800bc6e <init_dma_desc_chain+0x13a>
 800bc68:	f04f 0301 	mov.w	r3, #1
 800bc6c:	e001      	b.n	800bc72 <init_dma_desc_chain+0x13e>
 800bc6e:	f04f 0300 	mov.w	r3, #0
		} else {
			dma_desc->status.b.bs = BS_HOST_BUSY;
			dma_desc->status.b.l = 1;
			dma_desc->status.b.ioc = 1;
			if (ep->is_in) {
				dma_desc->status.b.sp =
 800bc72:	b2db      	uxtb	r3, r3
 800bc74:	f003 0301 	and.w	r3, r3, #1
 800bc78:	b2d9      	uxtb	r1, r3
 800bc7a:	697a      	ldr	r2, [r7, #20]
 800bc7c:	78d3      	ldrb	r3, [r2, #3]
 800bc7e:	f361 0382 	bfi	r3, r1, #2, #1
 800bc82:	70d3      	strb	r3, [r2, #3]
				    (xfer_est %
				     ep->maxpacket) ? 1 : ((ep->
							    sent_zlp) ? 1 : 0);
				dma_desc->status.b.bytes = xfer_est;
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	b29a      	uxth	r2, r3
 800bc88:	697b      	ldr	r3, [r7, #20]
 800bc8a:	801a      	strh	r2, [r3, #0]
 800bc8c:	e00d      	b.n	800bcaa <init_dma_desc_chain+0x176>
			} else {
				dma_desc->status.b.bytes =
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	b29b      	uxth	r3, r3
 800bc92:	f1c3 0300 	rsb	r3, r3, #0
 800bc96:	b29b      	uxth	r3, r3
 800bc98:	f003 0303 	and.w	r3, r3, #3
 800bc9c:	b29a      	uxth	r2, r3
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	b29b      	uxth	r3, r3
 800bca2:	18d3      	adds	r3, r2, r3
 800bca4:	b29a      	uxth	r2, r3
 800bca6:	697b      	ldr	r3, [r7, #20]
 800bca8:	801a      	strh	r2, [r3, #0]
				    xfer_est + ((4 - (xfer_est & 0x3)) & 0x3);
			}

			dma_desc->buf = ep->dma_addr + offset;
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	689a      	ldr	r2, [r3, #8]
 800bcae:	693b      	ldr	r3, [r7, #16]
 800bcb0:	18d2      	adds	r2, r2, r3
 800bcb2:	697b      	ldr	r3, [r7, #20]
 800bcb4:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 800bcb6:	697a      	ldr	r2, [r7, #20]
 800bcb8:	78d3      	ldrb	r3, [r2, #3]
 800bcba:	f36f 1387 	bfc	r3, #6, #2
 800bcbe:	70d3      	strb	r3, [r2, #3]
		}
		dma_desc++;
 800bcc0:	697b      	ldr	r3, [r7, #20]
 800bcc2:	f103 0308 	add.w	r3, r3, #8
 800bcc6:	617b      	str	r3, [r7, #20]
		ep->desc_cnt = 1;

	dma_desc = ep->desc_addr;
	xfer_est = ep->total_len;
	offset = 0;
	for (i = 0; i < ep->desc_cnt; ++i) {
 800bcc8:	68bb      	ldr	r3, [r7, #8]
 800bcca:	f103 0301 	add.w	r3, r3, #1
 800bcce:	60bb      	str	r3, [r7, #8]
 800bcd0:	68ba      	ldr	r2, [r7, #8]
 800bcd2:	683b      	ldr	r3, [r7, #0]
 800bcd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bcd6:	429a      	cmp	r2, r3
 800bcd8:	f4ff af66 	bcc.w	800bba8 <init_dma_desc_chain+0x74>
			dma_desc->buf = ep->dma_addr + offset;
			dma_desc->status.b.bs = BS_HOST_READY;
		}
		dma_desc++;
	}
}
 800bcdc:	f107 071c 	add.w	r7, r7, #28
 800bce0:	46bd      	mov	sp, r7
 800bce2:	bc80      	pop	{r7}
 800bce4:	4770      	bx	lr
 800bce6:	bf00      	nop

0800bce8 <dwc_otg_ep_start_transfer>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to start the transfer on.
 */
void dwc_otg_ep_start_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b08a      	sub	sp, #40	; 0x28
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
 800bcf0:	6039      	str	r1, [r7, #0]
	depctl_data_t depctl;
	deptsiz_data_t deptsiz;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800bcf2:	f04f 0300 	mov.w	r3, #0
 800bcf6:	613b      	str	r3, [r7, #16]
		    "xfer_buff=%p start_xfer_buff=%p, total_len = %d\n",
		    ep->num, (ep->is_in ? "IN" : "OUT"), ep->xfer_len,
		    ep->xfer_count, ep->xfer_buff, ep->start_xfer_buff,
		    ep->total_len);
	/* IN endpoint */
	if (ep->is_in == 1) {
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	785b      	ldrb	r3, [r3, #1]
 800bcfc:	f003 0301 	and.w	r3, r3, #1
 800bd00:	b2db      	uxtb	r3, r3
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	f000 8124 	beq.w	800bf50 <dwc_otg_ep_start_transfer+0x268>
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[ep->num];
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	689a      	ldr	r2, [r3, #8]
 800bd0c:	683b      	ldr	r3, [r7, #0]
 800bd0e:	781b      	ldrb	r3, [r3, #0]
		    ep->num, (ep->is_in ? "IN" : "OUT"), ep->xfer_len,
		    ep->xfer_count, ep->xfer_buff, ep->start_xfer_buff,
		    ep->total_len);
	/* IN endpoint */
	if (ep->is_in == 1) {
		dwc_otg_dev_in_ep_regs_t *in_regs =
 800bd10:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800bd14:	18d3      	adds	r3, r2, r3
 800bd16:	685b      	ldr	r3, [r3, #4]
 800bd18:	627b      	str	r3, [r7, #36]	; 0x24
		    core_if->dev_if->in_ep_regs[ep->num];

		gnptxsts_data_t gtxstatus;

		gtxstatus.d32 =
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	685b      	ldr	r3, [r3, #4]
 800bd1e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800bd22:	4618      	mov	r0, r3
 800bd24:	f7fa fdba 	bl	800689c <DWC_READ_REG32>
 800bd28:	4603      	mov	r3, r0
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[ep->num];

		gnptxsts_data_t gtxstatus;

		gtxstatus.d32 =
 800bd2a:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);

		if (core_if->en_multiple_tx_fifo == 0
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d103      	bne.n	800bd3e <dwc_otg_ep_start_transfer+0x56>
		    && gtxstatus.b.nptxqspcavail == 0) {
 800bd36:	7bbb      	ldrb	r3, [r7, #14]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	f000 81ef 	beq.w	800c11c <dwc_otg_ep_start_transfer+0x434>
			DWC_PRINTF("TX Queue Full (0x%0x)\n", gtxstatus.d32);
#endif
			return;
		}

		depctl.d32 = DWC_READ_REG32(&(in_regs->diepctl));
 800bd3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd40:	4618      	mov	r0, r3
 800bd42:	f7fa fdab 	bl	800689c <DWC_READ_REG32>
 800bd46:	4603      	mov	r3, r0
 800bd48:	61bb      	str	r3, [r7, #24]
		deptsiz.d32 = DWC_READ_REG32(&(in_regs->dieptsiz));
 800bd4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd4c:	f103 0310 	add.w	r3, r3, #16
 800bd50:	4618      	mov	r0, r3
 800bd52:	f7fa fda3 	bl	800689c <DWC_READ_REG32>
 800bd56:	4603      	mov	r3, r0
 800bd58:	617b      	str	r3, [r7, #20]

		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 800bd5a:	683b      	ldr	r3, [r7, #0]
 800bd5c:	69db      	ldr	r3, [r3, #28]
 800bd5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd62:	461a      	mov	r2, r3
		    ep->maxxfer : (ep->total_len - ep->xfer_len);
 800bd64:	683b      	ldr	r3, [r7, #0]
 800bd66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd6c:	4619      	mov	r1, r3
 800bd6e:	683b      	ldr	r3, [r7, #0]
 800bd70:	69db      	ldr	r3, [r3, #28]
 800bd72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd76:	1acb      	subs	r3, r1, r3
 800bd78:	4619      	mov	r1, r3
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	685b      	ldr	r3, [r3, #4]
 800bd7e:	4299      	cmp	r1, r3
 800bd80:	bf38      	it	cc
 800bd82:	460b      	movcc	r3, r1
		}

		depctl.d32 = DWC_READ_REG32(&(in_regs->diepctl));
		deptsiz.d32 = DWC_READ_REG32(&(in_regs->dieptsiz));

		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 800bd84:	18d3      	adds	r3, r2, r3
 800bd86:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800bd8a:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800bd8e:	6839      	ldr	r1, [r7, #0]
 800bd90:	69cb      	ldr	r3, [r1, #28]
 800bd92:	f362 0312 	bfi	r3, r2, #0, #19
 800bd96:	61cb      	str	r3, [r1, #28]
		    ep->maxxfer : (ep->total_len - ep->xfer_len);

		/* Zero Length Packet? */
		if ((ep->xfer_len - ep->xfer_count) == 0) {
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	69db      	ldr	r3, [r3, #28]
 800bd9c:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800bda0:	683b      	ldr	r3, [r7, #0]
 800bda2:	6a1b      	ldr	r3, [r3, #32]
 800bda4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bda8:	429a      	cmp	r2, r3
 800bdaa:	d10a      	bne.n	800bdc2 <dwc_otg_ep_start_transfer+0xda>
			deptsiz.b.xfersize = 0;
 800bdac:	697b      	ldr	r3, [r7, #20]
 800bdae:	f36f 0312 	bfc	r3, #0, #19
 800bdb2:	617b      	str	r3, [r7, #20]
			deptsiz.b.pktcnt = 1;
 800bdb4:	697b      	ldr	r3, [r7, #20]
 800bdb6:	f04f 0201 	mov.w	r2, #1
 800bdba:	f362 43dc 	bfi	r3, r2, #19, #10
 800bdbe:	617b      	str	r3, [r7, #20]
 800bdc0:	e034      	b.n	800be2c <dwc_otg_ep_start_transfer+0x144>
			/* Program the transfer size and packet count
			 *      as follows: xfersize = N * maxpacket +
			 *      short_packet pktcnt = N + (short_packet
			 *      exist ? 1 : 0) 
			 */
			deptsiz.b.xfersize = ep->xfer_len - ep->xfer_count;
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	69db      	ldr	r3, [r3, #28]
 800bdc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bdca:	461a      	mov	r2, r3
 800bdcc:	683b      	ldr	r3, [r7, #0]
 800bdce:	6a1b      	ldr	r3, [r3, #32]
 800bdd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bdd4:	1ad3      	subs	r3, r2, r3
 800bdd6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800bdda:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800bdde:	697b      	ldr	r3, [r7, #20]
 800bde0:	f362 0312 	bfi	r3, r2, #0, #19
 800bde4:	617b      	str	r3, [r7, #20]
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count - 1 +
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	69db      	ldr	r3, [r3, #28]
 800bdea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bdee:	461a      	mov	r2, r3
 800bdf0:	683b      	ldr	r3, [r7, #0]
 800bdf2:	6a1b      	ldr	r3, [r3, #32]
 800bdf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bdf8:	1ad3      	subs	r3, r2, r3
 800bdfa:	f103 32ff 	add.w	r2, r3, #4294967295
			     ep->maxpacket) / ep->maxpacket;
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	885b      	ldrh	r3, [r3, #2]
 800be02:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800be06:	b29b      	uxth	r3, r3
			 *      short_packet pktcnt = N + (short_packet
			 *      exist ? 1 : 0) 
			 */
			deptsiz.b.xfersize = ep->xfer_len - ep->xfer_count;
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count - 1 +
 800be08:	18d2      	adds	r2, r2, r3
			     ep->maxpacket) / ep->maxpacket;
 800be0a:	683b      	ldr	r3, [r7, #0]
 800be0c:	885b      	ldrh	r3, [r3, #2]
 800be0e:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800be12:	b29b      	uxth	r3, r3
 800be14:	fb92 f3f3 	sdiv	r3, r2, r3
			 *      as follows: xfersize = N * maxpacket +
			 *      short_packet pktcnt = N + (short_packet
			 *      exist ? 1 : 0) 
			 */
			deptsiz.b.xfersize = ep->xfer_len - ep->xfer_count;
			deptsiz.b.pktcnt =
 800be18:	b29b      	uxth	r3, r3
 800be1a:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800be1e:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800be22:	b29a      	uxth	r2, r3
 800be24:	697b      	ldr	r3, [r7, #20]
 800be26:	f362 43dc 	bfi	r3, r2, #19, #10
 800be2a:	617b      	str	r3, [r7, #20]
			    (ep->xfer_len - ep->xfer_count - 1 +
			     ep->maxpacket) / ep->maxpacket;
		}

		/* Write the DMA register */
		if (core_if->dma_enable) {
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800be32:	2b00      	cmp	r3, #0
 800be34:	d024      	beq.n	800be80 <dwc_otg_ep_start_transfer+0x198>
			if (core_if->dma_desc_enable == 0) {
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d111      	bne.n	800be64 <dwc_otg_ep_start_transfer+0x17c>
				DWC_WRITE_REG32(&in_regs->dieptsiz,
 800be40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be42:	f103 0210 	add.w	r2, r3, #16
 800be46:	697b      	ldr	r3, [r7, #20]
 800be48:	4610      	mov	r0, r2
 800be4a:	4619      	mov	r1, r3
 800be4c:	f7fa fd32 	bl	80068b4 <DWC_WRITE_REG32>
						deptsiz.d32);
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800be50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be52:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800be56:	683b      	ldr	r3, [r7, #0]
		/* Write the DMA register */
		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				DWC_WRITE_REG32(&in_regs->dieptsiz,
						deptsiz.d32);
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800be58:	689b      	ldr	r3, [r3, #8]
 800be5a:	4610      	mov	r0, r2
 800be5c:	4619      	mov	r1, r3
 800be5e:	f7fa fd29 	bl	80068b4 <DWC_WRITE_REG32>
 800be62:	e04c      	b.n	800befe <dwc_otg_ep_start_transfer+0x216>
				if (ep->buff_mode != BM_STANDARD) {
					DWC_WRITE_REG32(&in_regs->diepdma,
							ep->descs_dma_addr);
				} else {
#endif
					init_dma_desc_chain(core_if, ep);
 800be64:	6878      	ldr	r0, [r7, #4]
 800be66:	6839      	ldr	r1, [r7, #0]
 800be68:	f7ff fe64 	bl	800bb34 <init_dma_desc_chain>
				/** DIEPDMAn Register write */
				DWC_WRITE_REG32(&in_regs->diepdma,
 800be6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be6e:	f103 0214 	add.w	r2, r3, #20
							ep->dma_desc_addr);
 800be72:	683b      	ldr	r3, [r7, #0]
							ep->descs_dma_addr);
				} else {
#endif
					init_dma_desc_chain(core_if, ep);
				/** DIEPDMAn Register write */
				DWC_WRITE_REG32(&in_regs->diepdma,
 800be74:	68db      	ldr	r3, [r3, #12]
 800be76:	4610      	mov	r0, r2
 800be78:	4619      	mov	r1, r3
 800be7a:	f7fa fd1b 	bl	80068b4 <DWC_WRITE_REG32>
 800be7e:	e03e      	b.n	800befe <dwc_otg_ep_start_transfer+0x216>
#ifdef DWC_UTE_CFI
				}
#endif
			}
		} else {
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 800be80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be82:	f103 0210 	add.w	r2, r3, #16
 800be86:	697b      	ldr	r3, [r7, #20]
 800be88:	4610      	mov	r0, r2
 800be8a:	4619      	mov	r1, r3
 800be8c:	f7fa fd12 	bl	80068b4 <DWC_WRITE_REG32>
			if (ep->type != DWC_OTG_EP_TYPE_ISOC) {
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	785b      	ldrb	r3, [r3, #1]
 800be94:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800be98:	b2db      	uxtb	r3, r3
 800be9a:	2b40      	cmp	r3, #64	; 0x40
 800be9c:	d02f      	beq.n	800befe <dwc_otg_ep_start_transfer+0x216>
				/**
				 * Enable the Non-Periodic Tx FIFO empty interrupt,
				 * or the Tx FIFO epmty interrupt in dedicated Tx FIFO mode,
				 * the data will be written into the fifo by the ISR.
				 */
				if (core_if->en_multiple_tx_fifo == 0) {
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d10f      	bne.n	800bec8 <dwc_otg_ep_start_transfer+0x1e0>
					intr_mask.b.nptxfempty = 1;
 800bea8:	693b      	ldr	r3, [r7, #16]
 800beaa:	f043 0320 	orr.w	r3, r3, #32
 800beae:	613b      	str	r3, [r7, #16]
					DWC_MODIFY_REG32
					    (&core_if->core_global_regs->gintmsk,
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	685b      	ldr	r3, [r3, #4]
 800beb4:	f103 0118 	add.w	r1, r3, #24
 800beb8:	693a      	ldr	r2, [r7, #16]
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	4608      	mov	r0, r1
 800bebe:	4611      	mov	r1, r2
 800bec0:	461a      	mov	r2, r3
 800bec2:	f7fa fd05 	bl	80068d0 <DWC_MODIFY_REG32>
 800bec6:	e01a      	b.n	800befe <dwc_otg_ep_start_transfer+0x216>
					     intr_mask.d32, intr_mask.d32);
				} else {
					/* Enable the Tx FIFO Empty Interrupt for this EP */
					if (ep->xfer_len > 0) {
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	69db      	ldr	r3, [r3, #28]
 800becc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	dd14      	ble.n	800befe <dwc_otg_ep_start_transfer+0x216>
						uint32_t fifoemptymsk = 0;
 800bed4:	f04f 0300 	mov.w	r3, #0
 800bed8:	623b      	str	r3, [r7, #32]
						fifoemptymsk = 1 << ep->num;
 800beda:	683b      	ldr	r3, [r7, #0]
 800bedc:	781b      	ldrb	r3, [r3, #0]
 800bede:	f04f 0201 	mov.w	r2, #1
 800bee2:	fa02 f303 	lsl.w	r3, r2, r3
 800bee6:	623b      	str	r3, [r7, #32]
						DWC_MODIFY_REG32
						    (&core_if->dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	689b      	ldr	r3, [r3, #8]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800bef2:	4618      	mov	r0, r3
 800bef4:	f04f 0100 	mov.w	r1, #0
 800bef8:	6a3a      	ldr	r2, [r7, #32]
 800befa:	f7fa fce9 	bl	80068d0 <DWC_MODIFY_REG32>
				}
			}
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800befe:	69bb      	ldr	r3, [r7, #24]
 800bf00:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800bf04:	61bb      	str	r3, [r7, #24]
		depctl.b.epena = 1;
 800bf06:	69bb      	ldr	r3, [r7, #24]
 800bf08:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800bf0c:	61bb      	str	r3, [r7, #24]
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 800bf0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf10:	69bb      	ldr	r3, [r7, #24]
 800bf12:	4610      	mov	r0, r2
 800bf14:	4619      	mov	r1, r3
 800bf16:	f7fa fccd 	bl	80068b4 <DWC_WRITE_REG32>

		depctl.d32 =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	689b      	ldr	r3, [r3, #8]
 800bf1e:	685b      	ldr	r3, [r3, #4]
 800bf20:	4618      	mov	r0, r3
 800bf22:	f7fa fcbb 	bl	800689c <DWC_READ_REG32>
 800bf26:	4603      	mov	r3, r0
		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
		depctl.b.epena = 1;
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);

		depctl.d32 =
 800bf28:	61bb      	str	r3, [r7, #24]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
		depctl.b.nextep = ep->num;
 800bf2a:	683b      	ldr	r3, [r7, #0]
 800bf2c:	781b      	ldrb	r3, [r3, #0]
 800bf2e:	f003 030f 	and.w	r3, r3, #15
 800bf32:	b2da      	uxtb	r2, r3
 800bf34:	69bb      	ldr	r3, [r7, #24]
 800bf36:	f362 23ce 	bfi	r3, r2, #11, #4
 800bf3a:	61bb      	str	r3, [r7, #24]
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl,
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	689b      	ldr	r3, [r3, #8]
 800bf40:	685b      	ldr	r3, [r3, #4]
 800bf42:	461a      	mov	r2, r3
 800bf44:	69bb      	ldr	r3, [r7, #24]
 800bf46:	4610      	mov	r0, r2
 800bf48:	4619      	mov	r1, r3
 800bf4a:	f7fa fcb3 	bl	80068b4 <DWC_WRITE_REG32>
 800bf4e:	e0e5      	b.n	800c11c <dwc_otg_ep_start_transfer+0x434>
				depctl.d32);

	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
		    core_if->dev_if->out_ep_regs[ep->num];
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	689a      	ldr	r2, [r3, #8]
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	781b      	ldrb	r3, [r3, #0]
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl,
				depctl.d32);

	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
 800bf58:	f103 0308 	add.w	r3, r3, #8
 800bf5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800bf60:	18d3      	adds	r3, r2, r3
 800bf62:	685b      	ldr	r3, [r3, #4]
 800bf64:	61fb      	str	r3, [r7, #28]
		    core_if->dev_if->out_ep_regs[ep->num];

		depctl.d32 = DWC_READ_REG32(&(out_regs->doepctl));
 800bf66:	69fb      	ldr	r3, [r7, #28]
 800bf68:	4618      	mov	r0, r3
 800bf6a:	f7fa fc97 	bl	800689c <DWC_READ_REG32>
 800bf6e:	4603      	mov	r3, r0
 800bf70:	61bb      	str	r3, [r7, #24]
		deptsiz.d32 = DWC_READ_REG32(&(out_regs->doeptsiz));
 800bf72:	69fb      	ldr	r3, [r7, #28]
 800bf74:	f103 0310 	add.w	r3, r3, #16
 800bf78:	4618      	mov	r0, r3
 800bf7a:	f7fa fc8f 	bl	800689c <DWC_READ_REG32>
 800bf7e:	4603      	mov	r3, r0
 800bf80:	617b      	str	r3, [r7, #20]

		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 800bf82:	683b      	ldr	r3, [r7, #0]
 800bf84:	69db      	ldr	r3, [r3, #28]
 800bf86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf8a:	461a      	mov	r2, r3
		    ep->maxxfer : (ep->total_len - ep->xfer_len);
 800bf8c:	683b      	ldr	r3, [r7, #0]
 800bf8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf94:	4619      	mov	r1, r3
 800bf96:	683b      	ldr	r3, [r7, #0]
 800bf98:	69db      	ldr	r3, [r3, #28]
 800bf9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf9e:	1acb      	subs	r3, r1, r3
 800bfa0:	4619      	mov	r1, r3
 800bfa2:	683b      	ldr	r3, [r7, #0]
 800bfa4:	685b      	ldr	r3, [r3, #4]
 800bfa6:	4299      	cmp	r1, r3
 800bfa8:	bf38      	it	cc
 800bfaa:	460b      	movcc	r3, r1
		    core_if->dev_if->out_ep_regs[ep->num];

		depctl.d32 = DWC_READ_REG32(&(out_regs->doepctl));
		deptsiz.d32 = DWC_READ_REG32(&(out_regs->doeptsiz));

		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 800bfac:	18d3      	adds	r3, r2, r3
 800bfae:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800bfb2:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800bfb6:	6839      	ldr	r1, [r7, #0]
 800bfb8:	69cb      	ldr	r3, [r1, #28]
 800bfba:	f362 0312 	bfi	r3, r2, #0, #19
 800bfbe:	61cb      	str	r3, [r1, #28]
		/* Program the transfer size and packet count as follows:
		 *
		 *      pktcnt = N                                                                                
		 *      xfersize = N * maxpacket
		 */
		if ((ep->xfer_len - ep->xfer_count) == 0) {
 800bfc0:	683b      	ldr	r3, [r7, #0]
 800bfc2:	69db      	ldr	r3, [r3, #28]
 800bfc4:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800bfc8:	683b      	ldr	r3, [r7, #0]
 800bfca:	6a1b      	ldr	r3, [r3, #32]
 800bfcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bfd0:	429a      	cmp	r2, r3
 800bfd2:	d115      	bne.n	800c000 <dwc_otg_ep_start_transfer+0x318>
			/* Zero Length Packet */
			deptsiz.b.xfersize = ep->maxpacket;
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	885b      	ldrh	r3, [r3, #2]
 800bfd8:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800bfdc:	b29b      	uxth	r3, r3
 800bfde:	461a      	mov	r2, r3
 800bfe0:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 800bfe4:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800bfe8:	461a      	mov	r2, r3
 800bfea:	697b      	ldr	r3, [r7, #20]
 800bfec:	f362 0312 	bfi	r3, r2, #0, #19
 800bff0:	617b      	str	r3, [r7, #20]
			deptsiz.b.pktcnt = 1;
 800bff2:	697b      	ldr	r3, [r7, #20]
 800bff4:	f04f 0201 	mov.w	r2, #1
 800bff8:	f362 43dc 	bfi	r3, r2, #19, #10
 800bffc:	617b      	str	r3, [r7, #20]
 800bffe:	e04d      	b.n	800c09c <dwc_otg_ep_start_transfer+0x3b4>
		} else {
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count +
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	69db      	ldr	r3, [r3, #28]
 800c004:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c008:	461a      	mov	r2, r3
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	6a1b      	ldr	r3, [r3, #32]
 800c00e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c012:	1ad2      	subs	r2, r2, r3
			     (ep->maxpacket - 1)) / ep->maxpacket;
 800c014:	683b      	ldr	r3, [r7, #0]
 800c016:	885b      	ldrh	r3, [r3, #2]
 800c018:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800c01c:	b29b      	uxth	r3, r3
 800c01e:	f103 33ff 	add.w	r3, r3, #4294967295
			/* Zero Length Packet */
			deptsiz.b.xfersize = ep->maxpacket;
			deptsiz.b.pktcnt = 1;
		} else {
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count +
 800c022:	18d2      	adds	r2, r2, r3
			     (ep->maxpacket - 1)) / ep->maxpacket;
 800c024:	683b      	ldr	r3, [r7, #0]
 800c026:	885b      	ldrh	r3, [r3, #2]
 800c028:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800c02c:	b29b      	uxth	r3, r3
 800c02e:	fb92 f3f3 	sdiv	r3, r2, r3
		if ((ep->xfer_len - ep->xfer_count) == 0) {
			/* Zero Length Packet */
			deptsiz.b.xfersize = ep->maxpacket;
			deptsiz.b.pktcnt = 1;
		} else {
			deptsiz.b.pktcnt =
 800c032:	b29b      	uxth	r3, r3
 800c034:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800c038:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800c03c:	b29a      	uxth	r2, r3
 800c03e:	697b      	ldr	r3, [r7, #20]
 800c040:	f362 43dc 	bfi	r3, r2, #19, #10
 800c044:	617b      	str	r3, [r7, #20]
			    (ep->xfer_len - ep->xfer_count +
			     (ep->maxpacket - 1)) / ep->maxpacket;
			ep->xfer_len =
			    deptsiz.b.pktcnt * ep->maxpacket + ep->xfer_count;
 800c046:	697b      	ldr	r3, [r7, #20]
 800c048:	f3c3 43c9 	ubfx	r3, r3, #19, #10
 800c04c:	b29b      	uxth	r3, r3
 800c04e:	683a      	ldr	r2, [r7, #0]
 800c050:	8852      	ldrh	r2, [r2, #2]
 800c052:	f3c2 028a 	ubfx	r2, r2, #2, #11
 800c056:	b292      	uxth	r2, r2
 800c058:	fb02 f203 	mul.w	r2, r2, r3
 800c05c:	683b      	ldr	r3, [r7, #0]
 800c05e:	6a1b      	ldr	r3, [r3, #32]
 800c060:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c064:	18d3      	adds	r3, r2, r3
			deptsiz.b.pktcnt = 1;
		} else {
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count +
			     (ep->maxpacket - 1)) / ep->maxpacket;
			ep->xfer_len =
 800c066:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800c06a:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800c06e:	6839      	ldr	r1, [r7, #0]
 800c070:	69cb      	ldr	r3, [r1, #28]
 800c072:	f362 0312 	bfi	r3, r2, #0, #19
 800c076:	61cb      	str	r3, [r1, #28]
			    deptsiz.b.pktcnt * ep->maxpacket + ep->xfer_count;
			deptsiz.b.xfersize = ep->xfer_len - ep->xfer_count;
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	69db      	ldr	r3, [r3, #28]
 800c07c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c080:	461a      	mov	r2, r3
 800c082:	683b      	ldr	r3, [r7, #0]
 800c084:	6a1b      	ldr	r3, [r3, #32]
 800c086:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c08a:	1ad3      	subs	r3, r2, r3
 800c08c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800c090:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800c094:	697b      	ldr	r3, [r7, #20]
 800c096:	f362 0312 	bfi	r3, r2, #0, #19
 800c09a:	617b      	str	r3, [r7, #20]
		}

		DWC_DEBUGPL(DBG_PCDV, "ep%d xfersize=%d pktcnt=%d\n",
			    ep->num, deptsiz.b.xfersize, deptsiz.b.pktcnt);

		if (core_if->dma_enable) {
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d024      	beq.n	800c0f0 <dwc_otg_ep_start_transfer+0x408>
			if (!core_if->dma_desc_enable) {
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d111      	bne.n	800c0d4 <dwc_otg_ep_start_transfer+0x3ec>
				DWC_WRITE_REG32(&out_regs->doeptsiz,
 800c0b0:	69fb      	ldr	r3, [r7, #28]
 800c0b2:	f103 0210 	add.w	r2, r3, #16
 800c0b6:	697b      	ldr	r3, [r7, #20]
 800c0b8:	4610      	mov	r0, r2
 800c0ba:	4619      	mov	r1, r3
 800c0bc:	f7fa fbfa 	bl	80068b4 <DWC_WRITE_REG32>
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800c0c0:	69fb      	ldr	r3, [r7, #28]
 800c0c2:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800c0c6:	683b      	ldr	r3, [r7, #0]
		if (core_if->dma_enable) {
			if (!core_if->dma_desc_enable) {
				DWC_WRITE_REG32(&out_regs->doeptsiz,
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800c0c8:	689b      	ldr	r3, [r3, #8]
 800c0ca:	4610      	mov	r0, r2
 800c0cc:	4619      	mov	r1, r3
 800c0ce:	f7fa fbf1 	bl	80068b4 <DWC_WRITE_REG32>
 800c0d2:	e015      	b.n	800c100 <dwc_otg_ep_start_transfer+0x418>
					DWC_WRITE_REG32(&out_regs->doepdma,
							ep->descs_dma_addr);
				} else {
#endif

					init_dma_desc_chain(core_if, ep);
 800c0d4:	6878      	ldr	r0, [r7, #4]
 800c0d6:	6839      	ldr	r1, [r7, #0]
 800c0d8:	f7ff fd2c 	bl	800bb34 <init_dma_desc_chain>

				/** DOEPDMAn Register write */
					DWC_WRITE_REG32(&out_regs->doepdma,
 800c0dc:	69fb      	ldr	r3, [r7, #28]
 800c0de:	f103 0214 	add.w	r2, r3, #20
							ep->dma_desc_addr);
 800c0e2:	683b      	ldr	r3, [r7, #0]
#endif

					init_dma_desc_chain(core_if, ep);

				/** DOEPDMAn Register write */
					DWC_WRITE_REG32(&out_regs->doepdma,
 800c0e4:	68db      	ldr	r3, [r3, #12]
 800c0e6:	4610      	mov	r0, r2
 800c0e8:	4619      	mov	r1, r3
 800c0ea:	f7fa fbe3 	bl	80068b4 <DWC_WRITE_REG32>
 800c0ee:	e007      	b.n	800c100 <dwc_otg_ep_start_transfer+0x418>
#ifdef DWC_UTE_CFI
				}
#endif
			}
		} else {
			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 800c0f0:	69fb      	ldr	r3, [r7, #28]
 800c0f2:	f103 0210 	add.w	r2, r3, #16
 800c0f6:	697b      	ldr	r3, [r7, #20]
 800c0f8:	4610      	mov	r0, r2
 800c0fa:	4619      	mov	r1, r3
 800c0fc:	f7fa fbda 	bl	80068b4 <DWC_WRITE_REG32>
		}

		/* EP enable */
		depctl.b.cnak = 1;
 800c100:	69bb      	ldr	r3, [r7, #24]
 800c102:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c106:	61bb      	str	r3, [r7, #24]
		depctl.b.epena = 1;
 800c108:	69bb      	ldr	r3, [r7, #24]
 800c10a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c10e:	61bb      	str	r3, [r7, #24]

		DWC_WRITE_REG32(&out_regs->doepctl, depctl.d32);
 800c110:	69fa      	ldr	r2, [r7, #28]
 800c112:	69bb      	ldr	r3, [r7, #24]
 800c114:	4610      	mov	r0, r2
 800c116:	4619      	mov	r1, r3
 800c118:	f7fa fbcc 	bl	80068b4 <DWC_WRITE_REG32>
			    DWC_READ_REG32(&core_if->dev_if->
					   dev_global_regs->daintmsk),
			    DWC_READ_REG32(&core_if->
					   core_global_regs->gintmsk));
	}
}
 800c11c:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800c120:	46bd      	mov	sp, r7
 800c122:	bd80      	pop	{r7, pc}

0800c124 <dwc_otg_ep_start_zl_transfer>:
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to start the transfer on.
 *
 */
void dwc_otg_ep_start_zl_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b088      	sub	sp, #32
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
 800c12c:	6039      	str	r1, [r7, #0]

	depctl_data_t depctl;
	deptsiz_data_t deptsiz;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800c12e:	f04f 0300 	mov.w	r3, #0
 800c132:	60bb      	str	r3, [r7, #8]

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s()\n", __func__);
	DWC_PRINTF("zero length transfer is called\n");

	/* IN endpoint */
	if (ep->is_in == 1) {
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	785b      	ldrb	r3, [r3, #1]
 800c138:	f003 0301 	and.w	r3, r3, #1
 800c13c:	b2db      	uxtb	r3, r3
 800c13e:	2b00      	cmp	r3, #0
 800c140:	f000 809e 	beq.w	800c280 <dwc_otg_ep_start_zl_transfer+0x15c>
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[ep->num];
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	689a      	ldr	r2, [r3, #8]
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	781b      	ldrb	r3, [r3, #0]
	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s()\n", __func__);
	DWC_PRINTF("zero length transfer is called\n");

	/* IN endpoint */
	if (ep->is_in == 1) {
		dwc_otg_dev_in_ep_regs_t *in_regs =
 800c14c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800c150:	18d3      	adds	r3, r2, r3
 800c152:	685b      	ldr	r3, [r3, #4]
 800c154:	61fb      	str	r3, [r7, #28]
		    core_if->dev_if->in_ep_regs[ep->num];

		depctl.d32 = DWC_READ_REG32(&(in_regs->diepctl));
 800c156:	69fb      	ldr	r3, [r7, #28]
 800c158:	4618      	mov	r0, r3
 800c15a:	f7fa fb9f 	bl	800689c <DWC_READ_REG32>
 800c15e:	4603      	mov	r3, r0
 800c160:	613b      	str	r3, [r7, #16]
		deptsiz.d32 = DWC_READ_REG32(&(in_regs->dieptsiz));
 800c162:	69fb      	ldr	r3, [r7, #28]
 800c164:	f103 0310 	add.w	r3, r3, #16
 800c168:	4618      	mov	r0, r3
 800c16a:	f7fa fb97 	bl	800689c <DWC_READ_REG32>
 800c16e:	4603      	mov	r3, r0
 800c170:	60fb      	str	r3, [r7, #12]

		deptsiz.b.xfersize = 0;
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	f36f 0312 	bfc	r3, #0, #19
 800c178:	60fb      	str	r3, [r7, #12]
		deptsiz.b.pktcnt = 1;
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	f04f 0201 	mov.w	r2, #1
 800c180:	f362 43dc 	bfi	r3, r2, #19, #10
 800c184:	60fb      	str	r3, [r7, #12]

		/* Write the DMA register */
		if (core_if->dma_enable) {
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d016      	beq.n	800c1be <dwc_otg_ep_start_zl_transfer+0x9a>
			if (core_if->dma_desc_enable == 0) {
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800c196:	2b00      	cmp	r3, #0
 800c198:	d149      	bne.n	800c22e <dwc_otg_ep_start_zl_transfer+0x10a>
				DWC_WRITE_REG32(&in_regs->dieptsiz,
 800c19a:	69fb      	ldr	r3, [r7, #28]
 800c19c:	f103 0210 	add.w	r2, r3, #16
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	4610      	mov	r0, r2
 800c1a4:	4619      	mov	r1, r3
 800c1a6:	f7fa fb85 	bl	80068b4 <DWC_WRITE_REG32>
						deptsiz.d32);
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800c1aa:	69fb      	ldr	r3, [r7, #28]
 800c1ac:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800c1b0:	683b      	ldr	r3, [r7, #0]
		/* Write the DMA register */
		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				DWC_WRITE_REG32(&in_regs->dieptsiz,
						deptsiz.d32);
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800c1b2:	689b      	ldr	r3, [r3, #8]
 800c1b4:	4610      	mov	r0, r2
 800c1b6:	4619      	mov	r1, r3
 800c1b8:	f7fa fb7c 	bl	80068b4 <DWC_WRITE_REG32>
 800c1bc:	e037      	b.n	800c22e <dwc_otg_ep_start_zl_transfer+0x10a>
						(uint32_t) ep->dma_addr);
			}
		} else {
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 800c1be:	69fb      	ldr	r3, [r7, #28]
 800c1c0:	f103 0210 	add.w	r2, r3, #16
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	4610      	mov	r0, r2
 800c1c8:	4619      	mov	r1, r3
 800c1ca:	f7fa fb73 	bl	80068b4 <DWC_WRITE_REG32>
			/**
			 * Enable the Non-Periodic Tx FIFO empty interrupt,
			 * or the Tx FIFO epmty interrupt in dedicated Tx FIFO mode,
			 * the data will be written into the fifo by the ISR.
			 */
			if (core_if->en_multiple_tx_fifo == 0) {
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d10f      	bne.n	800c1f8 <dwc_otg_ep_start_zl_transfer+0xd4>
				intr_mask.b.nptxfempty = 1;
 800c1d8:	68bb      	ldr	r3, [r7, #8]
 800c1da:	f043 0320 	orr.w	r3, r3, #32
 800c1de:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	685b      	ldr	r3, [r3, #4]
 800c1e4:	f103 0118 	add.w	r1, r3, #24
 800c1e8:	68ba      	ldr	r2, [r7, #8]
 800c1ea:	68bb      	ldr	r3, [r7, #8]
 800c1ec:	4608      	mov	r0, r1
 800c1ee:	4611      	mov	r1, r2
 800c1f0:	461a      	mov	r2, r3
 800c1f2:	f7fa fb6d 	bl	80068d0 <DWC_MODIFY_REG32>
 800c1f6:	e01a      	b.n	800c22e <dwc_otg_ep_start_zl_transfer+0x10a>
						 core_global_regs->gintmsk,
						 intr_mask.d32, intr_mask.d32);
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	69db      	ldr	r3, [r3, #28]
 800c1fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c200:	2b00      	cmp	r3, #0
 800c202:	dd14      	ble.n	800c22e <dwc_otg_ep_start_zl_transfer+0x10a>
					uint32_t fifoemptymsk = 0;
 800c204:	f04f 0300 	mov.w	r3, #0
 800c208:	61bb      	str	r3, [r7, #24]
					fifoemptymsk = 1 << ep->num;
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	781b      	ldrb	r3, [r3, #0]
 800c20e:	f04f 0201 	mov.w	r2, #1
 800c212:	fa02 f303 	lsl.w	r3, r2, r3
 800c216:	61bb      	str	r3, [r7, #24]
					DWC_MODIFY_REG32(&core_if->
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	689b      	ldr	r3, [r3, #8]
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 800c21c:	681b      	ldr	r3, [r3, #0]
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
					uint32_t fifoemptymsk = 0;
					fifoemptymsk = 1 << ep->num;
					DWC_MODIFY_REG32(&core_if->
 800c21e:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800c222:	4618      	mov	r0, r3
 800c224:	f04f 0100 	mov.w	r1, #0
 800c228:	69ba      	ldr	r2, [r7, #24]
 800c22a:	f7fa fb51 	bl	80068d0 <DWC_MODIFY_REG32>
				}
			}
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800c22e:	693b      	ldr	r3, [r7, #16]
 800c230:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c234:	613b      	str	r3, [r7, #16]
		depctl.b.epena = 1;
 800c236:	693b      	ldr	r3, [r7, #16]
 800c238:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c23c:	613b      	str	r3, [r7, #16]
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 800c23e:	69fa      	ldr	r2, [r7, #28]
 800c240:	693b      	ldr	r3, [r7, #16]
 800c242:	4610      	mov	r0, r2
 800c244:	4619      	mov	r1, r3
 800c246:	f7fa fb35 	bl	80068b4 <DWC_WRITE_REG32>

		depctl.d32 =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	689b      	ldr	r3, [r3, #8]
 800c24e:	685b      	ldr	r3, [r3, #4]
 800c250:	4618      	mov	r0, r3
 800c252:	f7fa fb23 	bl	800689c <DWC_READ_REG32>
 800c256:	4603      	mov	r3, r0
		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
		depctl.b.epena = 1;
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);

		depctl.d32 =
 800c258:	613b      	str	r3, [r7, #16]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
		depctl.b.nextep = ep->num;
 800c25a:	683b      	ldr	r3, [r7, #0]
 800c25c:	781b      	ldrb	r3, [r3, #0]
 800c25e:	f003 030f 	and.w	r3, r3, #15
 800c262:	b2da      	uxtb	r2, r3
 800c264:	693b      	ldr	r3, [r7, #16]
 800c266:	f362 23ce 	bfi	r3, r2, #11, #4
 800c26a:	613b      	str	r3, [r7, #16]
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl,
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	689b      	ldr	r3, [r3, #8]
 800c270:	685b      	ldr	r3, [r3, #4]
 800c272:	461a      	mov	r2, r3
 800c274:	693b      	ldr	r3, [r7, #16]
 800c276:	4610      	mov	r0, r2
 800c278:	4619      	mov	r1, r3
 800c27a:	f7fa fb1b 	bl	80068b4 <DWC_WRITE_REG32>
 800c27e:	e05f      	b.n	800c340 <dwc_otg_ep_start_zl_transfer+0x21c>
				depctl.d32);

	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
		    core_if->dev_if->out_ep_regs[ep->num];
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	689a      	ldr	r2, [r3, #8]
 800c284:	683b      	ldr	r3, [r7, #0]
 800c286:	781b      	ldrb	r3, [r3, #0]
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl,
				depctl.d32);

	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
 800c288:	f103 0308 	add.w	r3, r3, #8
 800c28c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800c290:	18d3      	adds	r3, r2, r3
 800c292:	685b      	ldr	r3, [r3, #4]
 800c294:	617b      	str	r3, [r7, #20]
		    core_if->dev_if->out_ep_regs[ep->num];

		depctl.d32 = DWC_READ_REG32(&(out_regs->doepctl));
 800c296:	697b      	ldr	r3, [r7, #20]
 800c298:	4618      	mov	r0, r3
 800c29a:	f7fa faff 	bl	800689c <DWC_READ_REG32>
 800c29e:	4603      	mov	r3, r0
 800c2a0:	613b      	str	r3, [r7, #16]
		deptsiz.d32 = DWC_READ_REG32(&(out_regs->doeptsiz));
 800c2a2:	697b      	ldr	r3, [r7, #20]
 800c2a4:	f103 0310 	add.w	r3, r3, #16
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	f7fa faf7 	bl	800689c <DWC_READ_REG32>
 800c2ae:	4603      	mov	r3, r0
 800c2b0:	60fb      	str	r3, [r7, #12]

		/* Zero Length Packet */
		deptsiz.b.xfersize = ep->maxpacket;
 800c2b2:	683b      	ldr	r3, [r7, #0]
 800c2b4:	885b      	ldrh	r3, [r3, #2]
 800c2b6:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800c2ba:	b29b      	uxth	r3, r3
 800c2bc:	461a      	mov	r2, r3
 800c2be:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 800c2c2:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800c2c6:	461a      	mov	r2, r3
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	f362 0312 	bfi	r3, r2, #0, #19
 800c2ce:	60fb      	str	r3, [r7, #12]
		deptsiz.b.pktcnt = 1;
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	f04f 0201 	mov.w	r2, #1
 800c2d6:	f362 43dc 	bfi	r3, r2, #19, #10
 800c2da:	60fb      	str	r3, [r7, #12]

		if (core_if->dma_enable) {
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d016      	beq.n	800c314 <dwc_otg_ep_start_zl_transfer+0x1f0>
			if (!core_if->dma_desc_enable) {
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d119      	bne.n	800c324 <dwc_otg_ep_start_zl_transfer+0x200>
				DWC_WRITE_REG32(&out_regs->doeptsiz,
 800c2f0:	697b      	ldr	r3, [r7, #20]
 800c2f2:	f103 0210 	add.w	r2, r3, #16
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	4610      	mov	r0, r2
 800c2fa:	4619      	mov	r1, r3
 800c2fc:	f7fa fada 	bl	80068b4 <DWC_WRITE_REG32>
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800c300:	697b      	ldr	r3, [r7, #20]
 800c302:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800c306:	683b      	ldr	r3, [r7, #0]
		if (core_if->dma_enable) {
			if (!core_if->dma_desc_enable) {
				DWC_WRITE_REG32(&out_regs->doeptsiz,
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800c308:	689b      	ldr	r3, [r3, #8]
 800c30a:	4610      	mov	r0, r2
 800c30c:	4619      	mov	r1, r3
 800c30e:	f7fa fad1 	bl	80068b4 <DWC_WRITE_REG32>
 800c312:	e007      	b.n	800c324 <dwc_otg_ep_start_zl_transfer+0x200>
						(uint32_t) ep->dma_addr);
			}
		} else {
			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 800c314:	697b      	ldr	r3, [r7, #20]
 800c316:	f103 0210 	add.w	r2, r3, #16
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	4610      	mov	r0, r2
 800c31e:	4619      	mov	r1, r3
 800c320:	f7fa fac8 	bl	80068b4 <DWC_WRITE_REG32>
		}

		/* EP enable */
		depctl.b.cnak = 1;
 800c324:	693b      	ldr	r3, [r7, #16]
 800c326:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c32a:	613b      	str	r3, [r7, #16]
		depctl.b.epena = 1;
 800c32c:	693b      	ldr	r3, [r7, #16]
 800c32e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c332:	613b      	str	r3, [r7, #16]

		DWC_WRITE_REG32(&out_regs->doepctl, depctl.d32);
 800c334:	697a      	ldr	r2, [r7, #20]
 800c336:	693b      	ldr	r3, [r7, #16]
 800c338:	4610      	mov	r0, r2
 800c33a:	4619      	mov	r1, r3
 800c33c:	f7fa faba 	bl	80068b4 <DWC_WRITE_REG32>

	}
}
 800c340:	f107 0720 	add.w	r7, r7, #32
 800c344:	46bd      	mov	sp, r7
 800c346:	bd80      	pop	{r7, pc}

0800c348 <dwc_otg_ep0_start_transfer>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP0 data.
 */
void dwc_otg_ep0_start_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b08c      	sub	sp, #48	; 0x30
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
 800c350:	6039      	str	r1, [r7, #0]
	depctl_data_t depctl;
	deptsiz0_data_t deptsiz;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800c352:	f04f 0300 	mov.w	r3, #0
 800c356:	613b      	str	r3, [r7, #16]
	DWC_DEBUGPL(DBG_PCD, "ep%d-%s xfer_len=%d xfer_cnt=%d "
		    "xfer_buff=%p start_xfer_buff=%p \n",
		    ep->num, (ep->is_in ? "IN" : "OUT"), ep->xfer_len,
		    ep->xfer_count, ep->xfer_buff, ep->start_xfer_buff);

	ep->total_len = ep->xfer_len;
 800c358:	683b      	ldr	r3, [r7, #0]
 800c35a:	69db      	ldr	r3, [r3, #28]
 800c35c:	f3c3 0112 	ubfx	r1, r3, #0, #19
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	ea4f 4201 	mov.w	r2, r1, lsl #16
 800c366:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800c36a:	f04f 0000 	mov.w	r0, #0
 800c36e:	4302      	orrs	r2, r0
 800c370:	849a      	strh	r2, [r3, #36]	; 0x24
 800c372:	ea4f 4211 	mov.w	r2, r1, lsr #16
 800c376:	f002 0207 	and.w	r2, r2, #7
 800c37a:	f002 0207 	and.w	r2, r2, #7
 800c37e:	f893 1026 	ldrb.w	r1, [r3, #38]	; 0x26
 800c382:	f021 0107 	bic.w	r1, r1, #7
 800c386:	430a      	orrs	r2, r1
 800c388:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	/* IN endpoint */
	if (ep->is_in == 1) {
 800c38c:	683b      	ldr	r3, [r7, #0]
 800c38e:	785b      	ldrb	r3, [r3, #1]
 800c390:	f003 0301 	and.w	r3, r3, #1
 800c394:	b2db      	uxtb	r3, r3
 800c396:	2b00      	cmp	r3, #0
 800c398:	f000 8126 	beq.w	800c5e8 <dwc_otg_ep0_start_transfer+0x2a0>
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[0];
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	689b      	ldr	r3, [r3, #8]

	ep->total_len = ep->xfer_len;

	/* IN endpoint */
	if (ep->is_in == 1) {
		dwc_otg_dev_in_ep_regs_t *in_regs =
 800c3a0:	685b      	ldr	r3, [r3, #4]
 800c3a2:	62fb      	str	r3, [r7, #44]	; 0x2c
		    core_if->dev_if->in_ep_regs[0];

		gnptxsts_data_t gtxstatus;

		gtxstatus.d32 =
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	685b      	ldr	r3, [r3, #4]
 800c3a8:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	f7fa fa75 	bl	800689c <DWC_READ_REG32>
 800c3b2:	4603      	mov	r3, r0
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[0];

		gnptxsts_data_t gtxstatus;

		gtxstatus.d32 =
 800c3b4:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);

		if (core_if->en_multiple_tx_fifo == 0
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d103      	bne.n	800c3c8 <dwc_otg_ep0_start_transfer+0x80>
		    && gtxstatus.b.nptxqspcavail == 0) {
 800c3c0:	7bbb      	ldrb	r3, [r7, #14]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	f000 8198 	beq.w	800c6f8 <dwc_otg_ep0_start_transfer+0x3b0>
				   gtxstatus.d32);
#endif
			return;
		}

		depctl.d32 = DWC_READ_REG32(&in_regs->diepctl);
 800c3c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	f7fa fa66 	bl	800689c <DWC_READ_REG32>
 800c3d0:	4603      	mov	r3, r0
 800c3d2:	61fb      	str	r3, [r7, #28]
		deptsiz.d32 = DWC_READ_REG32(&in_regs->dieptsiz);
 800c3d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3d6:	f103 0310 	add.w	r3, r3, #16
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f7fa fa5e 	bl	800689c <DWC_READ_REG32>
 800c3e0:	4603      	mov	r3, r0
 800c3e2:	617b      	str	r3, [r7, #20]

		/* Zero Length Packet? */
		if (ep->xfer_len == 0) {
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	69db      	ldr	r3, [r3, #28]
 800c3e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c3ec:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d10a      	bne.n	800c40a <dwc_otg_ep0_start_transfer+0xc2>
			deptsiz.b.xfersize = 0;
 800c3f4:	7d3b      	ldrb	r3, [r7, #20]
 800c3f6:	f36f 0306 	bfc	r3, #0, #7
 800c3fa:	753b      	strb	r3, [r7, #20]
			deptsiz.b.pktcnt = 1;
 800c3fc:	7dbb      	ldrb	r3, [r7, #22]
 800c3fe:	f04f 0201 	mov.w	r2, #1
 800c402:	f362 03c4 	bfi	r3, r2, #3, #2
 800c406:	75bb      	strb	r3, [r7, #22]
 800c408:	e03b      	b.n	800c482 <dwc_otg_ep0_start_transfer+0x13a>
			/* Program the transfer size and packet count
			 *      as follows: xfersize = N * maxpacket +
			 *      short_packet pktcnt = N + (short_packet
			 *      exist ? 1 : 0) 
			 */
			if (ep->xfer_len > ep->maxpacket) {
 800c40a:	683b      	ldr	r3, [r7, #0]
 800c40c:	69db      	ldr	r3, [r3, #28]
 800c40e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c412:	461a      	mov	r2, r3
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	885b      	ldrh	r3, [r3, #2]
 800c418:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800c41c:	b29b      	uxth	r3, r3
 800c41e:	429a      	cmp	r2, r3
 800c420:	dd1d      	ble.n	800c45e <dwc_otg_ep0_start_transfer+0x116>
				ep->xfer_len = ep->maxpacket;
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	885b      	ldrh	r3, [r3, #2]
 800c426:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800c42a:	b29b      	uxth	r3, r3
 800c42c:	461a      	mov	r2, r3
 800c42e:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 800c432:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800c436:	461a      	mov	r2, r3
 800c438:	6839      	ldr	r1, [r7, #0]
 800c43a:	69cb      	ldr	r3, [r1, #28]
 800c43c:	f362 0312 	bfi	r3, r2, #0, #19
 800c440:	61cb      	str	r3, [r1, #28]
				deptsiz.b.xfersize = ep->maxpacket;
 800c442:	683b      	ldr	r3, [r7, #0]
 800c444:	885b      	ldrh	r3, [r3, #2]
 800c446:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800c44a:	b29b      	uxth	r3, r3
 800c44c:	b2db      	uxtb	r3, r3
 800c44e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c452:	b2da      	uxtb	r2, r3
 800c454:	7d3b      	ldrb	r3, [r7, #20]
 800c456:	f362 0306 	bfi	r3, r2, #0, #7
 800c45a:	753b      	strb	r3, [r7, #20]
 800c45c:	e00b      	b.n	800c476 <dwc_otg_ep0_start_transfer+0x12e>
			} else {
				deptsiz.b.xfersize = ep->xfer_len;
 800c45e:	683b      	ldr	r3, [r7, #0]
 800c460:	69db      	ldr	r3, [r3, #28]
 800c462:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c466:	b2db      	uxtb	r3, r3
 800c468:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c46c:	b2da      	uxtb	r2, r3
 800c46e:	7d3b      	ldrb	r3, [r7, #20]
 800c470:	f362 0306 	bfi	r3, r2, #0, #7
 800c474:	753b      	strb	r3, [r7, #20]
			}
			deptsiz.b.pktcnt = 1;
 800c476:	7dbb      	ldrb	r3, [r7, #22]
 800c478:	f04f 0201 	mov.w	r2, #1
 800c47c:	f362 03c4 	bfi	r3, r2, #3, #2
 800c480:	75bb      	strb	r3, [r7, #22]
			    "IN len=%d  xfersize=%d pktcnt=%d [%08x]\n",
			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt,
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->dma_enable) {
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d05d      	beq.n	800c548 <dwc_otg_ep0_start_transfer+0x200>
			if (core_if->dma_desc_enable == 0) {
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800c492:	2b00      	cmp	r3, #0
 800c494:	d111      	bne.n	800c4ba <dwc_otg_ep0_start_transfer+0x172>
				DWC_WRITE_REG32(&in_regs->dieptsiz,
 800c496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c498:	f103 0210 	add.w	r2, r3, #16
 800c49c:	697b      	ldr	r3, [r7, #20]
 800c49e:	4610      	mov	r0, r2
 800c4a0:	4619      	mov	r1, r3
 800c4a2:	f7fa fa07 	bl	80068b4 <DWC_WRITE_REG32>
						deptsiz.d32);

				DWC_WRITE_REG32(&(in_regs->diepdma),
 800c4a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4a8:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800c4ac:	683b      	ldr	r3, [r7, #0]
		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				DWC_WRITE_REG32(&in_regs->dieptsiz,
						deptsiz.d32);

				DWC_WRITE_REG32(&(in_regs->diepdma),
 800c4ae:	689b      	ldr	r3, [r3, #8]
 800c4b0:	4610      	mov	r0, r2
 800c4b2:	4619      	mov	r1, r3
 800c4b4:	f7fa f9fe 	bl	80068b4 <DWC_WRITE_REG32>
 800c4b8:	e04e      	b.n	800c558 <dwc_otg_ep0_start_transfer+0x210>
						(uint32_t) ep->dma_addr);
			} else {
				dma_desc = core_if->dev_if->in_desc_addr;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	689b      	ldr	r3, [r3, #8]
 800c4be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c4c2:	62bb      	str	r3, [r7, #40]	; 0x28

				/** DMA Descriptor Setup */
				dma_desc->status.b.bs = BS_HOST_BUSY;
 800c4c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c4c6:	78d3      	ldrb	r3, [r2, #3]
 800c4c8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c4cc:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.l = 1;
 800c4ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c4d0:	78d3      	ldrb	r3, [r2, #3]
 800c4d2:	f043 0308 	orr.w	r3, r3, #8
 800c4d6:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.ioc = 1;
 800c4d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c4da:	78d3      	ldrb	r3, [r2, #3]
 800c4dc:	f043 0302 	orr.w	r3, r3, #2
 800c4e0:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.sp =
				    (ep->xfer_len == ep->maxpacket) ? 0 : 1;
 800c4e2:	683b      	ldr	r3, [r7, #0]
 800c4e4:	69db      	ldr	r3, [r3, #28]
 800c4e6:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800c4ea:	683b      	ldr	r3, [r7, #0]
 800c4ec:	885b      	ldrh	r3, [r3, #2]
 800c4ee:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800c4f2:	b29b      	uxth	r3, r3
 800c4f4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c4f8:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800c4fc:	429a      	cmp	r2, r3
 800c4fe:	bf0c      	ite	eq
 800c500:	2300      	moveq	r3, #0
 800c502:	2301      	movne	r3, #1
 800c504:	b2d9      	uxtb	r1, r3

				/** DMA Descriptor Setup */
				dma_desc->status.b.bs = BS_HOST_BUSY;
				dma_desc->status.b.l = 1;
				dma_desc->status.b.ioc = 1;
				dma_desc->status.b.sp =
 800c506:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c508:	78d3      	ldrb	r3, [r2, #3]
 800c50a:	f361 0382 	bfi	r3, r1, #2, #1
 800c50e:	70d3      	strb	r3, [r2, #3]
				    (ep->xfer_len == ep->maxpacket) ? 0 : 1;
				dma_desc->status.b.bytes = ep->xfer_len;
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	69db      	ldr	r3, [r3, #28]
 800c514:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c518:	b29a      	uxth	r2, r3
 800c51a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c51c:	801a      	strh	r2, [r3, #0]
				dma_desc->buf = ep->dma_addr;
 800c51e:	683b      	ldr	r3, [r7, #0]
 800c520:	689a      	ldr	r2, [r3, #8]
 800c522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c524:	605a      	str	r2, [r3, #4]
				dma_desc->status.b.bs = BS_HOST_READY;
 800c526:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c528:	78d3      	ldrb	r3, [r2, #3]
 800c52a:	f36f 1387 	bfc	r3, #6, #2
 800c52e:	70d3      	strb	r3, [r2, #3]

				/** DIEPDMA0 Register write */
				DWC_WRITE_REG32(&in_regs->diepdma,
 800c530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c532:	f103 0214 	add.w	r2, r3, #20
						core_if->
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	689b      	ldr	r3, [r3, #8]
				dma_desc->status.b.bytes = ep->xfer_len;
				dma_desc->buf = ep->dma_addr;
				dma_desc->status.b.bs = BS_HOST_READY;

				/** DIEPDMA0 Register write */
				DWC_WRITE_REG32(&in_regs->diepdma,
 800c53a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800c53e:	4610      	mov	r0, r2
 800c540:	4619      	mov	r1, r3
 800c542:	f7fa f9b7 	bl	80068b4 <DWC_WRITE_REG32>
 800c546:	e007      	b.n	800c558 <dwc_otg_ep0_start_transfer+0x210>
						core_if->
						dev_if->dma_in_desc_addr);
			}
		} else {
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 800c548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c54a:	f103 0210 	add.w	r2, r3, #16
 800c54e:	697b      	ldr	r3, [r7, #20]
 800c550:	4610      	mov	r0, r2
 800c552:	4619      	mov	r1, r3
 800c554:	f7fa f9ae 	bl	80068b4 <DWC_WRITE_REG32>
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800c558:	69fb      	ldr	r3, [r7, #28]
 800c55a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c55e:	61fb      	str	r3, [r7, #28]
		depctl.b.epena = 1;
 800c560:	69fb      	ldr	r3, [r7, #28]
 800c562:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c566:	61fb      	str	r3, [r7, #28]
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 800c568:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c56a:	69fb      	ldr	r3, [r7, #28]
 800c56c:	4610      	mov	r0, r2
 800c56e:	4619      	mov	r1, r3
 800c570:	f7fa f9a0 	bl	80068b4 <DWC_WRITE_REG32>

		/**
		 * Enable the Non-Periodic Tx FIFO empty interrupt, the
		 * data will be written into the fifo by the ISR.
		 */
		if (!core_if->dma_enable) {
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	f040 80bc 	bne.w	800c6f8 <dwc_otg_ep0_start_transfer+0x3b0>
			if (core_if->en_multiple_tx_fifo == 0) {
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800c586:	2b00      	cmp	r3, #0
 800c588:	d10f      	bne.n	800c5aa <dwc_otg_ep0_start_transfer+0x262>
				intr_mask.b.nptxfempty = 1;
 800c58a:	693b      	ldr	r3, [r7, #16]
 800c58c:	f043 0320 	orr.w	r3, r3, #32
 800c590:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	685b      	ldr	r3, [r3, #4]
 800c596:	f103 0118 	add.w	r1, r3, #24
 800c59a:	693a      	ldr	r2, [r7, #16]
 800c59c:	693b      	ldr	r3, [r7, #16]
 800c59e:	4608      	mov	r0, r1
 800c5a0:	4611      	mov	r1, r2
 800c5a2:	461a      	mov	r2, r3
 800c5a4:	f7fa f994 	bl	80068d0 <DWC_MODIFY_REG32>
 800c5a8:	e0a6      	b.n	800c6f8 <dwc_otg_ep0_start_transfer+0x3b0>
						 core_global_regs->gintmsk,
						 intr_mask.d32, intr_mask.d32);
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
 800c5aa:	683b      	ldr	r3, [r7, #0]
 800c5ac:	69db      	ldr	r3, [r3, #28]
 800c5ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	f340 80a0 	ble.w	800c6f8 <dwc_otg_ep0_start_transfer+0x3b0>
					uint32_t fifoemptymsk = 0;
 800c5b8:	f04f 0300 	mov.w	r3, #0
 800c5bc:	627b      	str	r3, [r7, #36]	; 0x24
					fifoemptymsk |= 1 << ep->num;
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	781b      	ldrb	r3, [r3, #0]
 800c5c2:	f04f 0201 	mov.w	r2, #1
 800c5c6:	fa02 f303 	lsl.w	r3, r2, r3
 800c5ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5cc:	4313      	orrs	r3, r2
 800c5ce:	627b      	str	r3, [r7, #36]	; 0x24
					DWC_MODIFY_REG32(&core_if->
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	689b      	ldr	r3, [r3, #8]
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 800c5d4:	681b      	ldr	r3, [r3, #0]
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
					uint32_t fifoemptymsk = 0;
					fifoemptymsk |= 1 << ep->num;
					DWC_MODIFY_REG32(&core_if->
 800c5d6:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800c5da:	4618      	mov	r0, r3
 800c5dc:	f04f 0100 	mov.w	r1, #0
 800c5e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5e2:	f7fa f975 	bl	80068d0 <DWC_MODIFY_REG32>
 800c5e6:	e087      	b.n	800c6f8 <dwc_otg_ep0_start_transfer+0x3b0>
			}
		}
	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
		    core_if->dev_if->out_ep_regs[0];
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	689b      	ldr	r3, [r3, #8]
				}
			}
		}
	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
 800c5ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5ee:	623b      	str	r3, [r7, #32]
		    core_if->dev_if->out_ep_regs[0];

		depctl.d32 = DWC_READ_REG32(&out_regs->doepctl);
 800c5f0:	6a3b      	ldr	r3, [r7, #32]
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	f7fa f952 	bl	800689c <DWC_READ_REG32>
 800c5f8:	4603      	mov	r3, r0
 800c5fa:	61fb      	str	r3, [r7, #28]
		deptsiz.d32 = DWC_READ_REG32(&out_regs->doeptsiz);
 800c5fc:	6a3b      	ldr	r3, [r7, #32]
 800c5fe:	f103 0310 	add.w	r3, r3, #16
 800c602:	4618      	mov	r0, r3
 800c604:	f7fa f94a 	bl	800689c <DWC_READ_REG32>
 800c608:	4603      	mov	r3, r0
 800c60a:	617b      	str	r3, [r7, #20]

		/* Program the transfer size and packet count as follows:
		 *      xfersize = N * (maxpacket + 4 - (maxpacket % 4))
		 *      pktcnt = N                                                                                      */
		/* Zero Length Packet */
		deptsiz.b.xfersize = ep->maxpacket;
 800c60c:	683b      	ldr	r3, [r7, #0]
 800c60e:	885b      	ldrh	r3, [r3, #2]
 800c610:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800c614:	b29b      	uxth	r3, r3
 800c616:	b2db      	uxtb	r3, r3
 800c618:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c61c:	b2da      	uxtb	r2, r3
 800c61e:	7d3b      	ldrb	r3, [r7, #20]
 800c620:	f362 0306 	bfi	r3, r2, #0, #7
 800c624:	753b      	strb	r3, [r7, #20]
		deptsiz.b.pktcnt = 1;
 800c626:	7dbb      	ldrb	r3, [r7, #22]
 800c628:	f04f 0201 	mov.w	r2, #1
 800c62c:	f362 03c4 	bfi	r3, r2, #3, #2
 800c630:	75bb      	strb	r3, [r7, #22]

		DWC_DEBUGPL(DBG_PCDV, "len=%d  xfersize=%d pktcnt=%d\n",
			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt);

		if (core_if->dma_enable) {
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d047      	beq.n	800c6cc <dwc_otg_ep0_start_transfer+0x384>
			if (!core_if->dma_desc_enable) {
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800c642:	2b00      	cmp	r3, #0
 800c644:	d111      	bne.n	800c66a <dwc_otg_ep0_start_transfer+0x322>
				DWC_WRITE_REG32(&out_regs->doeptsiz,
 800c646:	6a3b      	ldr	r3, [r7, #32]
 800c648:	f103 0210 	add.w	r2, r3, #16
 800c64c:	697b      	ldr	r3, [r7, #20]
 800c64e:	4610      	mov	r0, r2
 800c650:	4619      	mov	r1, r3
 800c652:	f7fa f92f 	bl	80068b4 <DWC_WRITE_REG32>
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800c656:	6a3b      	ldr	r3, [r7, #32]
 800c658:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800c65c:	683b      	ldr	r3, [r7, #0]
		if (core_if->dma_enable) {
			if (!core_if->dma_desc_enable) {
				DWC_WRITE_REG32(&out_regs->doeptsiz,
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800c65e:	689b      	ldr	r3, [r3, #8]
 800c660:	4610      	mov	r0, r2
 800c662:	4619      	mov	r1, r3
 800c664:	f7fa f926 	bl	80068b4 <DWC_WRITE_REG32>
 800c668:	e038      	b.n	800c6dc <dwc_otg_ep0_start_transfer+0x394>
						(uint32_t) ep->dma_addr);
			} else {
				dma_desc = core_if->dev_if->out_desc_addr;
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	689b      	ldr	r3, [r3, #8]
 800c66e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800c672:	62bb      	str	r3, [r7, #40]	; 0x28

				/** DMA Descriptor Setup */
				dma_desc->status.b.bs = BS_HOST_BUSY;
 800c674:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c676:	78d3      	ldrb	r3, [r2, #3]
 800c678:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c67c:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.l = 1;
 800c67e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c680:	78d3      	ldrb	r3, [r2, #3]
 800c682:	f043 0308 	orr.w	r3, r3, #8
 800c686:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.ioc = 1;
 800c688:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c68a:	78d3      	ldrb	r3, [r2, #3]
 800c68c:	f043 0302 	orr.w	r3, r3, #2
 800c690:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.bytes = ep->maxpacket;
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	885b      	ldrh	r3, [r3, #2]
 800c696:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800c69a:	b29b      	uxth	r3, r3
 800c69c:	461a      	mov	r2, r3
 800c69e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6a0:	801a      	strh	r2, [r3, #0]
				dma_desc->buf = ep->dma_addr;
 800c6a2:	683b      	ldr	r3, [r7, #0]
 800c6a4:	689a      	ldr	r2, [r3, #8]
 800c6a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6a8:	605a      	str	r2, [r3, #4]
				dma_desc->status.b.bs = BS_HOST_READY;
 800c6aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c6ac:	78d3      	ldrb	r3, [r2, #3]
 800c6ae:	f36f 1387 	bfc	r3, #6, #2
 800c6b2:	70d3      	strb	r3, [r2, #3]

				/** DOEPDMA0 Register write */
				DWC_WRITE_REG32(&out_regs->doepdma,
 800c6b4:	6a3b      	ldr	r3, [r7, #32]
 800c6b6:	f103 0214 	add.w	r2, r3, #20
						core_if->
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	689b      	ldr	r3, [r3, #8]
				dma_desc->status.b.bytes = ep->maxpacket;
				dma_desc->buf = ep->dma_addr;
				dma_desc->status.b.bs = BS_HOST_READY;

				/** DOEPDMA0 Register write */
				DWC_WRITE_REG32(&out_regs->doepdma,
 800c6be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c6c2:	4610      	mov	r0, r2
 800c6c4:	4619      	mov	r1, r3
 800c6c6:	f7fa f8f5 	bl	80068b4 <DWC_WRITE_REG32>
 800c6ca:	e007      	b.n	800c6dc <dwc_otg_ep0_start_transfer+0x394>
						core_if->
						dev_if->dma_out_desc_addr);
			}
		} else {
			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 800c6cc:	6a3b      	ldr	r3, [r7, #32]
 800c6ce:	f103 0210 	add.w	r2, r3, #16
 800c6d2:	697b      	ldr	r3, [r7, #20]
 800c6d4:	4610      	mov	r0, r2
 800c6d6:	4619      	mov	r1, r3
 800c6d8:	f7fa f8ec 	bl	80068b4 <DWC_WRITE_REG32>
		}

		/* EP enable */
		depctl.b.cnak = 1;
 800c6dc:	69fb      	ldr	r3, [r7, #28]
 800c6de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c6e2:	61fb      	str	r3, [r7, #28]
		depctl.b.epena = 1;
 800c6e4:	69fb      	ldr	r3, [r7, #28]
 800c6e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c6ea:	61fb      	str	r3, [r7, #28]
		DWC_WRITE_REG32(&(out_regs->doepctl), depctl.d32);
 800c6ec:	6a3a      	ldr	r2, [r7, #32]
 800c6ee:	69fb      	ldr	r3, [r7, #28]
 800c6f0:	4610      	mov	r0, r2
 800c6f2:	4619      	mov	r1, r3
 800c6f4:	f7fa f8de 	bl	80068b4 <DWC_WRITE_REG32>
	}
}
 800c6f8:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bd80      	pop	{r7, pc}

0800c700 <dwc_otg_ep0_continue_transfer>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP0 data.
 */
void dwc_otg_ep0_continue_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b08a      	sub	sp, #40	; 0x28
 800c704:	af00      	add	r7, sp, #0
 800c706:	6078      	str	r0, [r7, #4]
 800c708:	6039      	str	r1, [r7, #0]
	depctl_data_t depctl;
	deptsiz0_data_t deptsiz;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800c70a:	f04f 0300 	mov.w	r3, #0
 800c70e:	60bb      	str	r3, [r7, #8]

	dwc_otg_dev_dma_desc_t *dma_desc;

	if (ep->is_in == 1) {
 800c710:	683b      	ldr	r3, [r7, #0]
 800c712:	785b      	ldrb	r3, [r3, #1]
 800c714:	f003 0301 	and.w	r3, r3, #1
 800c718:	b2db      	uxtb	r3, r3
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	f000 8127 	beq.w	800c96e <dwc_otg_ep0_continue_transfer+0x26e>
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[0];
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	689b      	ldr	r3, [r3, #8]
	gintmsk_data_t intr_mask = {.d32 = 0 };

	dwc_otg_dev_dma_desc_t *dma_desc;

	if (ep->is_in == 1) {
		dwc_otg_dev_in_ep_regs_t *in_regs =
 800c724:	685b      	ldr	r3, [r3, #4]
 800c726:	627b      	str	r3, [r7, #36]	; 0x24
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);
#endif
		/** @todo Should there be check for room in the Tx
		 * Status Queue.  If not remove the code above this comment. */

		depctl.d32 = DWC_READ_REG32(&in_regs->diepctl);
 800c728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c72a:	4618      	mov	r0, r3
 800c72c:	f7fa f8b6 	bl	800689c <DWC_READ_REG32>
 800c730:	4603      	mov	r3, r0
 800c732:	617b      	str	r3, [r7, #20]
		deptsiz.d32 = DWC_READ_REG32(&in_regs->dieptsiz);
 800c734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c736:	f103 0310 	add.w	r3, r3, #16
 800c73a:	4618      	mov	r0, r3
 800c73c:	f7fa f8ae 	bl	800689c <DWC_READ_REG32>
 800c740:	4603      	mov	r3, r0
 800c742:	60fb      	str	r3, [r7, #12]
		 *      as follows: xfersize = N * maxpacket +
		 *      short_packet pktcnt = N + (short_packet
		 *      exist ? 1 : 0) 
		 */

		if (core_if->dma_desc_enable == 0) {
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d150      	bne.n	800c7f0 <dwc_otg_ep0_continue_transfer+0xf0>
			deptsiz.b.xfersize =
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 800c74e:	683b      	ldr	r3, [r7, #0]
 800c750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c752:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c756:	461a      	mov	r2, r3
							     ep->xfer_count);
 800c758:	683b      	ldr	r3, [r7, #0]
 800c75a:	6a1b      	ldr	r3, [r3, #32]
 800c75c:	f3c3 0312 	ubfx	r3, r3, #0, #19
		 */

		if (core_if->dma_desc_enable == 0) {
			deptsiz.b.xfersize =
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 800c760:	1ad2      	subs	r2, r2, r3
 800c762:	683b      	ldr	r3, [r7, #0]
 800c764:	885b      	ldrh	r3, [r3, #2]
 800c766:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800c76a:	b29b      	uxth	r3, r3
 800c76c:	429a      	cmp	r2, r3
 800c76e:	bfb8      	it	lt
 800c770:	4613      	movlt	r3, r2
		 *      short_packet pktcnt = N + (short_packet
		 *      exist ? 1 : 0) 
		 */

		if (core_if->dma_desc_enable == 0) {
			deptsiz.b.xfersize =
 800c772:	b2db      	uxtb	r3, r3
 800c774:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c778:	b2da      	uxtb	r2, r3
 800c77a:	7b3b      	ldrb	r3, [r7, #12]
 800c77c:	f362 0306 	bfi	r3, r2, #0, #7
 800c780:	733b      	strb	r3, [r7, #12]
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
							     ep->xfer_count);
			deptsiz.b.pktcnt = 1;
 800c782:	7bbb      	ldrb	r3, [r7, #14]
 800c784:	f04f 0201 	mov.w	r2, #1
 800c788:	f362 03c4 	bfi	r3, r2, #3, #2
 800c78c:	73bb      	strb	r3, [r7, #14]
			if (core_if->dma_enable == 0) {
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c794:	2b00      	cmp	r3, #0
 800c796:	d113      	bne.n	800c7c0 <dwc_otg_ep0_continue_transfer+0xc0>
				ep->xfer_len += deptsiz.b.xfersize;
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	69db      	ldr	r3, [r3, #28]
 800c79c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c7a0:	461a      	mov	r2, r3
 800c7a2:	7b3b      	ldrb	r3, [r7, #12]
 800c7a4:	f3c3 0306 	ubfx	r3, r3, #0, #7
 800c7a8:	b2db      	uxtb	r3, r3
 800c7aa:	18d3      	adds	r3, r2, r3
 800c7ac:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800c7b0:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800c7b4:	6839      	ldr	r1, [r7, #0]
 800c7b6:	69cb      	ldr	r3, [r1, #28]
 800c7b8:	f362 0312 	bfi	r3, r2, #0, #19
 800c7bc:	61cb      	str	r3, [r1, #28]
 800c7be:	e00e      	b.n	800c7de <dwc_otg_ep0_continue_transfer+0xde>
			} else {
				ep->xfer_len = deptsiz.b.xfersize;
 800c7c0:	7b3b      	ldrb	r3, [r7, #12]
 800c7c2:	f3c3 0306 	ubfx	r3, r3, #0, #7
 800c7c6:	b2db      	uxtb	r3, r3
 800c7c8:	461a      	mov	r2, r3
 800c7ca:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 800c7ce:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800c7d2:	461a      	mov	r2, r3
 800c7d4:	6839      	ldr	r1, [r7, #0]
 800c7d6:	69cb      	ldr	r3, [r1, #28]
 800c7d8:	f362 0312 	bfi	r3, r2, #0, #19
 800c7dc:	61cb      	str	r3, [r1, #28]
			}
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 800c7de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7e0:	f103 0210 	add.w	r2, r3, #16
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	4610      	mov	r0, r2
 800c7e8:	4619      	mov	r1, r3
 800c7ea:	f7fa f863 	bl	80068b4 <DWC_WRITE_REG32>
 800c7ee:	e060      	b.n	800c8b2 <dwc_otg_ep0_continue_transfer+0x1b2>
		} else {
			ep->xfer_len =
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c7f8:	461a      	mov	r2, r3
							     ep->xfer_count);
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	6a1b      	ldr	r3, [r3, #32]
 800c7fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
			}
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
		} else {
			ep->xfer_len =
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 800c802:	1ad2      	subs	r2, r2, r3
 800c804:	683b      	ldr	r3, [r7, #0]
 800c806:	885b      	ldrh	r3, [r3, #2]
 800c808:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800c80c:	b29b      	uxth	r3, r3
 800c80e:	429a      	cmp	r2, r3
 800c810:	bfb8      	it	lt
 800c812:	4613      	movlt	r3, r2
			} else {
				ep->xfer_len = deptsiz.b.xfersize;
			}
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
		} else {
			ep->xfer_len =
 800c814:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800c818:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800c81c:	6839      	ldr	r1, [r7, #0]
 800c81e:	69cb      	ldr	r3, [r1, #28]
 800c820:	f362 0312 	bfi	r3, r2, #0, #19
 800c824:	61cb      	str	r3, [r1, #28]
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
							     ep->xfer_count);

			dma_desc = core_if->dev_if->in_desc_addr;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	689b      	ldr	r3, [r3, #8]
 800c82a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c82e:	623b      	str	r3, [r7, #32]

			/** DMA Descriptor Setup */
			dma_desc->status.b.bs = BS_HOST_BUSY;
 800c830:	6a3a      	ldr	r2, [r7, #32]
 800c832:	78d3      	ldrb	r3, [r2, #3]
 800c834:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c838:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 1;
 800c83a:	6a3a      	ldr	r2, [r7, #32]
 800c83c:	78d3      	ldrb	r3, [r2, #3]
 800c83e:	f043 0308 	orr.w	r3, r3, #8
 800c842:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 1;
 800c844:	6a3a      	ldr	r2, [r7, #32]
 800c846:	78d3      	ldrb	r3, [r2, #3]
 800c848:	f043 0302 	orr.w	r3, r3, #2
 800c84c:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.sp =
			    (ep->xfer_len == ep->maxpacket) ? 0 : 1;
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	69db      	ldr	r3, [r3, #28]
 800c852:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	885b      	ldrh	r3, [r3, #2]
 800c85a:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800c85e:	b29b      	uxth	r3, r3
 800c860:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c864:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800c868:	429a      	cmp	r2, r3
 800c86a:	bf0c      	ite	eq
 800c86c:	2300      	moveq	r3, #0
 800c86e:	2301      	movne	r3, #1
 800c870:	b2d9      	uxtb	r1, r3

			/** DMA Descriptor Setup */
			dma_desc->status.b.bs = BS_HOST_BUSY;
			dma_desc->status.b.l = 1;
			dma_desc->status.b.ioc = 1;
			dma_desc->status.b.sp =
 800c872:	6a3a      	ldr	r2, [r7, #32]
 800c874:	78d3      	ldrb	r3, [r2, #3]
 800c876:	f361 0382 	bfi	r3, r1, #2, #1
 800c87a:	70d3      	strb	r3, [r2, #3]
			    (ep->xfer_len == ep->maxpacket) ? 0 : 1;
			dma_desc->status.b.bytes = ep->xfer_len;
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	69db      	ldr	r3, [r3, #28]
 800c880:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c884:	b29a      	uxth	r2, r3
 800c886:	6a3b      	ldr	r3, [r7, #32]
 800c888:	801a      	strh	r2, [r3, #0]
			dma_desc->buf = ep->dma_addr;
 800c88a:	683b      	ldr	r3, [r7, #0]
 800c88c:	689a      	ldr	r2, [r3, #8]
 800c88e:	6a3b      	ldr	r3, [r7, #32]
 800c890:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 800c892:	6a3a      	ldr	r2, [r7, #32]
 800c894:	78d3      	ldrb	r3, [r2, #3]
 800c896:	f36f 1387 	bfc	r3, #6, #2
 800c89a:	70d3      	strb	r3, [r2, #3]

			/** DIEPDMA0 Register write */
			DWC_WRITE_REG32(&in_regs->diepdma,
 800c89c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c89e:	f103 0214 	add.w	r2, r3, #20
					core_if->dev_if->dma_in_desc_addr);
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	689b      	ldr	r3, [r3, #8]
			dma_desc->status.b.bytes = ep->xfer_len;
			dma_desc->buf = ep->dma_addr;
			dma_desc->status.b.bs = BS_HOST_READY;

			/** DIEPDMA0 Register write */
			DWC_WRITE_REG32(&in_regs->diepdma,
 800c8a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800c8aa:	4610      	mov	r0, r2
 800c8ac:	4619      	mov	r1, r3
 800c8ae:	f7fa f801 	bl	80068b4 <DWC_WRITE_REG32>
			    "IN len=%d  xfersize=%d pktcnt=%d [%08x]\n",
			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt,
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->hwcfg2.b.architecture == DWC_INT_DMA_ARCH) {
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c8b8:	f003 0318 	and.w	r3, r3, #24
 800c8bc:	b2db      	uxtb	r3, r3
 800c8be:	2b10      	cmp	r3, #16
 800c8c0:	d10d      	bne.n	800c8de <dwc_otg_ep0_continue_transfer+0x1de>
			if (core_if->dma_desc_enable == 0)
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d108      	bne.n	800c8de <dwc_otg_ep0_continue_transfer+0x1de>
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800c8cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8ce:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800c8d2:	683b      	ldr	r3, [r7, #0]
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->hwcfg2.b.architecture == DWC_INT_DMA_ARCH) {
			if (core_if->dma_desc_enable == 0)
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800c8d4:	689b      	ldr	r3, [r3, #8]
 800c8d6:	4610      	mov	r0, r2
 800c8d8:	4619      	mov	r1, r3
 800c8da:	f7f9 ffeb 	bl	80068b4 <DWC_WRITE_REG32>
						(uint32_t) ep->dma_addr);
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800c8de:	697b      	ldr	r3, [r7, #20]
 800c8e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c8e4:	617b      	str	r3, [r7, #20]
		depctl.b.epena = 1;
 800c8e6:	697b      	ldr	r3, [r7, #20]
 800c8e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c8ec:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 800c8ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8f0:	697b      	ldr	r3, [r7, #20]
 800c8f2:	4610      	mov	r0, r2
 800c8f4:	4619      	mov	r1, r3
 800c8f6:	f7f9 ffdd 	bl	80068b4 <DWC_WRITE_REG32>

		/**
		 * Enable the Non-Periodic Tx FIFO empty interrupt, the
		 * data will be written into the fifo by the ISR.
		 */
		if (!core_if->dma_enable) {
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c900:	2b00      	cmp	r3, #0
 800c902:	f040 80bb 	bne.w	800ca7c <dwc_otg_ep0_continue_transfer+0x37c>
			if (core_if->en_multiple_tx_fifo == 0) {
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d10f      	bne.n	800c930 <dwc_otg_ep0_continue_transfer+0x230>
				/* First clear it from GINTSTS */
				intr_mask.b.nptxfempty = 1;
 800c910:	68bb      	ldr	r3, [r7, #8]
 800c912:	f043 0320 	orr.w	r3, r3, #32
 800c916:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	685b      	ldr	r3, [r3, #4]
 800c91c:	f103 0118 	add.w	r1, r3, #24
 800c920:	68ba      	ldr	r2, [r7, #8]
 800c922:	68bb      	ldr	r3, [r7, #8]
 800c924:	4608      	mov	r0, r1
 800c926:	4611      	mov	r1, r2
 800c928:	461a      	mov	r2, r3
 800c92a:	f7f9 ffd1 	bl	80068d0 <DWC_MODIFY_REG32>
 800c92e:	e0a5      	b.n	800ca7c <dwc_otg_ep0_continue_transfer+0x37c>
						 core_global_regs->gintmsk,
						 intr_mask.d32, intr_mask.d32);

			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	69db      	ldr	r3, [r3, #28]
 800c934:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c938:	2b00      	cmp	r3, #0
 800c93a:	f340 809f 	ble.w	800ca7c <dwc_otg_ep0_continue_transfer+0x37c>
					uint32_t fifoemptymsk = 0;
 800c93e:	f04f 0300 	mov.w	r3, #0
 800c942:	61fb      	str	r3, [r7, #28]
					fifoemptymsk |= 1 << ep->num;
 800c944:	683b      	ldr	r3, [r7, #0]
 800c946:	781b      	ldrb	r3, [r3, #0]
 800c948:	f04f 0201 	mov.w	r2, #1
 800c94c:	fa02 f303 	lsl.w	r3, r2, r3
 800c950:	69fa      	ldr	r2, [r7, #28]
 800c952:	4313      	orrs	r3, r2
 800c954:	61fb      	str	r3, [r7, #28]
					DWC_MODIFY_REG32(&core_if->
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	689b      	ldr	r3, [r3, #8]
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 800c95a:	681b      	ldr	r3, [r3, #0]
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
					uint32_t fifoemptymsk = 0;
					fifoemptymsk |= 1 << ep->num;
					DWC_MODIFY_REG32(&core_if->
 800c95c:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800c960:	4618      	mov	r0, r3
 800c962:	f04f 0100 	mov.w	r1, #0
 800c966:	69fa      	ldr	r2, [r7, #28]
 800c968:	f7f9 ffb2 	bl	80068d0 <DWC_MODIFY_REG32>
 800c96c:	e086      	b.n	800ca7c <dwc_otg_ep0_continue_transfer+0x37c>
				}
			}
		}
	} else {
		dwc_otg_dev_out_ep_regs_t *out_regs =
		    core_if->dev_if->out_ep_regs[0];
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	689b      	ldr	r3, [r3, #8]
							 0, fifoemptymsk);
				}
			}
		}
	} else {
		dwc_otg_dev_out_ep_regs_t *out_regs =
 800c972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c974:	61bb      	str	r3, [r7, #24]
		    core_if->dev_if->out_ep_regs[0];

		depctl.d32 = DWC_READ_REG32(&out_regs->doepctl);
 800c976:	69bb      	ldr	r3, [r7, #24]
 800c978:	4618      	mov	r0, r3
 800c97a:	f7f9 ff8f 	bl	800689c <DWC_READ_REG32>
 800c97e:	4603      	mov	r3, r0
 800c980:	617b      	str	r3, [r7, #20]
		deptsiz.d32 = DWC_READ_REG32(&out_regs->doeptsiz);
 800c982:	69bb      	ldr	r3, [r7, #24]
 800c984:	f103 0310 	add.w	r3, r3, #16
 800c988:	4618      	mov	r0, r3
 800c98a:	f7f9 ff87 	bl	800689c <DWC_READ_REG32>
 800c98e:	4603      	mov	r3, r0
 800c990:	60fb      	str	r3, [r7, #12]
		/* Program the transfer size and packet count
		 *      as follows: xfersize = N * maxpacket +
		 *      short_packet pktcnt = N + (short_packet
		 *      exist ? 1 : 0) 
		 */
		deptsiz.b.xfersize = ep->maxpacket;
 800c992:	683b      	ldr	r3, [r7, #0]
 800c994:	885b      	ldrh	r3, [r3, #2]
 800c996:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800c99a:	b29b      	uxth	r3, r3
 800c99c:	b2db      	uxtb	r3, r3
 800c99e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9a2:	b2da      	uxtb	r2, r3
 800c9a4:	7b3b      	ldrb	r3, [r7, #12]
 800c9a6:	f362 0306 	bfi	r3, r2, #0, #7
 800c9aa:	733b      	strb	r3, [r7, #12]
		deptsiz.b.pktcnt = 1;
 800c9ac:	7bbb      	ldrb	r3, [r7, #14]
 800c9ae:	f04f 0201 	mov.w	r2, #1
 800c9b2:	f362 03c4 	bfi	r3, r2, #3, #2
 800c9b6:	73bb      	strb	r3, [r7, #14]

		if (core_if->dma_desc_enable == 0) {
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d108      	bne.n	800c9d4 <dwc_otg_ep0_continue_transfer+0x2d4>
			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 800c9c2:	69bb      	ldr	r3, [r7, #24]
 800c9c4:	f103 0210 	add.w	r2, r3, #16
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	4610      	mov	r0, r2
 800c9cc:	4619      	mov	r1, r3
 800c9ce:	f7f9 ff71 	bl	80068b4 <DWC_WRITE_REG32>
 800c9d2:	e02f      	b.n	800ca34 <dwc_otg_ep0_continue_transfer+0x334>
		} else {
			dma_desc = core_if->dev_if->out_desc_addr;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	689b      	ldr	r3, [r3, #8]
 800c9d8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800c9dc:	623b      	str	r3, [r7, #32]

			/** DMA Descriptor Setup */
			dma_desc->status.b.bs = BS_HOST_BUSY;
 800c9de:	6a3a      	ldr	r2, [r7, #32]
 800c9e0:	78d3      	ldrb	r3, [r2, #3]
 800c9e2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c9e6:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 1;
 800c9e8:	6a3a      	ldr	r2, [r7, #32]
 800c9ea:	78d3      	ldrb	r3, [r2, #3]
 800c9ec:	f043 0308 	orr.w	r3, r3, #8
 800c9f0:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 1;
 800c9f2:	6a3a      	ldr	r2, [r7, #32]
 800c9f4:	78d3      	ldrb	r3, [r2, #3]
 800c9f6:	f043 0302 	orr.w	r3, r3, #2
 800c9fa:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.bytes = ep->maxpacket;
 800c9fc:	683b      	ldr	r3, [r7, #0]
 800c9fe:	885b      	ldrh	r3, [r3, #2]
 800ca00:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800ca04:	b29b      	uxth	r3, r3
 800ca06:	461a      	mov	r2, r3
 800ca08:	6a3b      	ldr	r3, [r7, #32]
 800ca0a:	801a      	strh	r2, [r3, #0]
			dma_desc->buf = ep->dma_addr;
 800ca0c:	683b      	ldr	r3, [r7, #0]
 800ca0e:	689a      	ldr	r2, [r3, #8]
 800ca10:	6a3b      	ldr	r3, [r7, #32]
 800ca12:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 800ca14:	6a3a      	ldr	r2, [r7, #32]
 800ca16:	78d3      	ldrb	r3, [r2, #3]
 800ca18:	f36f 1387 	bfc	r3, #6, #2
 800ca1c:	70d3      	strb	r3, [r2, #3]

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&out_regs->doepdma,
 800ca1e:	69bb      	ldr	r3, [r7, #24]
 800ca20:	f103 0214 	add.w	r2, r3, #20
					core_if->dev_if->dma_out_desc_addr);
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	689b      	ldr	r3, [r3, #8]
			dma_desc->status.b.bytes = ep->maxpacket;
			dma_desc->buf = ep->dma_addr;
			dma_desc->status.b.bs = BS_HOST_READY;

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&out_regs->doepdma,
 800ca28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ca2c:	4610      	mov	r0, r2
 800ca2e:	4619      	mov	r1, r3
 800ca30:	f7f9 ff40 	bl	80068b4 <DWC_WRITE_REG32>
			    "IN len=%d  xfersize=%d pktcnt=%d [%08x]\n",
			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt,
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->hwcfg2.b.architecture == DWC_INT_DMA_ARCH) {
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ca3a:	f003 0318 	and.w	r3, r3, #24
 800ca3e:	b2db      	uxtb	r3, r3
 800ca40:	2b10      	cmp	r3, #16
 800ca42:	d10d      	bne.n	800ca60 <dwc_otg_ep0_continue_transfer+0x360>
			if (core_if->dma_desc_enable == 0)
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d108      	bne.n	800ca60 <dwc_otg_ep0_continue_transfer+0x360>
				DWC_WRITE_REG32(&(out_regs->doepdma),
 800ca4e:	69bb      	ldr	r3, [r7, #24]
 800ca50:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800ca54:	683b      	ldr	r3, [r7, #0]
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->hwcfg2.b.architecture == DWC_INT_DMA_ARCH) {
			if (core_if->dma_desc_enable == 0)
				DWC_WRITE_REG32(&(out_regs->doepdma),
 800ca56:	689b      	ldr	r3, [r3, #8]
 800ca58:	4610      	mov	r0, r2
 800ca5a:	4619      	mov	r1, r3
 800ca5c:	f7f9 ff2a 	bl	80068b4 <DWC_WRITE_REG32>
						(uint32_t) ep->dma_addr);
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800ca60:	697b      	ldr	r3, [r7, #20]
 800ca62:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ca66:	617b      	str	r3, [r7, #20]
		depctl.b.epena = 1;
 800ca68:	697b      	ldr	r3, [r7, #20]
 800ca6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ca6e:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&out_regs->doepctl, depctl.d32);
 800ca70:	69ba      	ldr	r2, [r7, #24]
 800ca72:	697b      	ldr	r3, [r7, #20]
 800ca74:	4610      	mov	r0, r2
 800ca76:	4619      	mov	r1, r3
 800ca78:	f7f9 ff1c 	bl	80068b4 <DWC_WRITE_REG32>

	}
}
 800ca7c:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800ca80:	46bd      	mov	sp, r7
 800ca82:	bd80      	pop	{r7, pc}

0800ca84 <dwc_otg_ep_write_packet>:
 * @param ep The EP to write packet for.
 * @param dma Indicates if DMA is being used.
 */
void dwc_otg_ep_write_packet(dwc_otg_core_if_t * core_if, dwc_ep_t * ep,
			     int dma)
{
 800ca84:	b580      	push	{r7, lr}
 800ca86:	b08a      	sub	sp, #40	; 0x28
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	60f8      	str	r0, [r7, #12]
 800ca8c:	60b9      	str	r1, [r7, #8]
 800ca8e:	607a      	str	r2, [r7, #4]

	uint32_t i;
	uint32_t byte_count;
	uint32_t dword_count;
	uint32_t *fifo;
	uint32_t *data_buff = (uint32_t *) ep->xfer_buff;
 800ca90:	68bb      	ldr	r3, [r7, #8]
 800ca92:	699b      	ldr	r3, [r3, #24]
 800ca94:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s(%p,%p)\n", __func__, core_if,
		    ep);
	if (ep->xfer_count >= ep->xfer_len) {
 800ca96:	68bb      	ldr	r3, [r7, #8]
 800ca98:	6a1b      	ldr	r3, [r3, #32]
 800ca9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ca9e:	461a      	mov	r2, r3
 800caa0:	68bb      	ldr	r3, [r7, #8]
 800caa2:	69db      	ldr	r3, [r3, #28]
 800caa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800caa8:	429a      	cmp	r2, r3
 800caaa:	da67      	bge.n	800cb7c <dwc_otg_ep_write_packet+0xf8>
		DWC_WARN("%s() No data for EP%d!!!\n", __func__, ep->num);
		return;
	}

	/* Find the byte length of the packet either short packet or MPS */
	if ((ep->xfer_len - ep->xfer_count) < ep->maxpacket) {
 800caac:	68bb      	ldr	r3, [r7, #8]
 800caae:	69db      	ldr	r3, [r3, #28]
 800cab0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cab4:	461a      	mov	r2, r3
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	6a1b      	ldr	r3, [r3, #32]
 800caba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cabe:	1ad2      	subs	r2, r2, r3
 800cac0:	68bb      	ldr	r3, [r7, #8]
 800cac2:	885b      	ldrh	r3, [r3, #2]
 800cac4:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800cac8:	b29b      	uxth	r3, r3
 800caca:	429a      	cmp	r2, r3
 800cacc:	da0b      	bge.n	800cae6 <dwc_otg_ep_write_packet+0x62>
		byte_count = ep->xfer_len - ep->xfer_count;
 800cace:	68bb      	ldr	r3, [r7, #8]
 800cad0:	69db      	ldr	r3, [r3, #28]
 800cad2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cad6:	461a      	mov	r2, r3
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	6a1b      	ldr	r3, [r3, #32]
 800cadc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cae0:	1ad3      	subs	r3, r2, r3
 800cae2:	623b      	str	r3, [r7, #32]
 800cae4:	e005      	b.n	800caf2 <dwc_otg_ep_write_packet+0x6e>
	} else {
		byte_count = ep->maxpacket;
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	885b      	ldrh	r3, [r3, #2]
 800caea:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800caee:	b29b      	uxth	r3, r3
 800caf0:	623b      	str	r3, [r7, #32]
	}
	
	/* Find the DWORD length, padded by extra bytes as neccessary if MPS
	 * is not a multiple of DWORD */
	dword_count = (byte_count + 3) / 4;
 800caf2:	6a3b      	ldr	r3, [r7, #32]
 800caf4:	f103 0303 	add.w	r3, r3, #3
 800caf8:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800cafc:	61bb      	str	r3, [r7, #24]
#endif

	/**@todo NGS Where are the Periodic Tx FIFO addresses
	 * intialized?	What should this be? */

	fifo = core_if->data_fifo[ep->num];
 800cafe:	68bb      	ldr	r3, [r7, #8]
 800cb00:	781b      	ldrb	r3, [r3, #0]
 800cb02:	461a      	mov	r2, r3
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	f102 0208 	add.w	r2, r2, #8
 800cb0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb0e:	617b      	str	r3, [r7, #20]


	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "fifo=%p buff=%p *p=%08x bc=%d\n",
		    fifo, data_buff, *data_buff, byte_count);

	if (!dma) {
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d115      	bne.n	800cb42 <dwc_otg_ep_write_packet+0xbe>
		for (i = 0; i < dword_count; i++, data_buff++) {
 800cb16:	f04f 0300 	mov.w	r3, #0
 800cb1a:	627b      	str	r3, [r7, #36]	; 0x24
 800cb1c:	e00d      	b.n	800cb3a <dwc_otg_ep_write_packet+0xb6>
			DWC_WRITE_REG32(fifo, *data_buff);
 800cb1e:	69fb      	ldr	r3, [r7, #28]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	6978      	ldr	r0, [r7, #20]
 800cb24:	4619      	mov	r1, r3
 800cb26:	f7f9 fec5 	bl	80068b4 <DWC_WRITE_REG32>

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "fifo=%p buff=%p *p=%08x bc=%d\n",
		    fifo, data_buff, *data_buff, byte_count);

	if (!dma) {
		for (i = 0; i < dword_count; i++, data_buff++) {
 800cb2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb2c:	f103 0301 	add.w	r3, r3, #1
 800cb30:	627b      	str	r3, [r7, #36]	; 0x24
 800cb32:	69fb      	ldr	r3, [r7, #28]
 800cb34:	f103 0304 	add.w	r3, r3, #4
 800cb38:	61fb      	str	r3, [r7, #28]
 800cb3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb3c:	69bb      	ldr	r3, [r7, #24]
 800cb3e:	429a      	cmp	r2, r3
 800cb40:	d3ed      	bcc.n	800cb1e <dwc_otg_ep_write_packet+0x9a>
			DWC_WRITE_REG32(fifo, *data_buff);
		}
	}

	ep->xfer_count += byte_count;
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	6a1b      	ldr	r3, [r3, #32]
 800cb46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	6a3b      	ldr	r3, [r7, #32]
 800cb4e:	18d3      	adds	r3, r2, r3
 800cb50:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800cb54:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800cb58:	68b9      	ldr	r1, [r7, #8]
 800cb5a:	6a0b      	ldr	r3, [r1, #32]
 800cb5c:	f362 0312 	bfi	r3, r2, #0, #19
 800cb60:	620b      	str	r3, [r1, #32]
	ep->xfer_buff += byte_count;
 800cb62:	68bb      	ldr	r3, [r7, #8]
 800cb64:	699a      	ldr	r2, [r3, #24]
 800cb66:	6a3b      	ldr	r3, [r7, #32]
 800cb68:	18d2      	adds	r2, r2, r3
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	619a      	str	r2, [r3, #24]
	ep->dma_addr += byte_count;
 800cb6e:	68bb      	ldr	r3, [r7, #8]
 800cb70:	689a      	ldr	r2, [r3, #8]
 800cb72:	6a3b      	ldr	r3, [r7, #32]
 800cb74:	18d2      	adds	r2, r2, r3
 800cb76:	68bb      	ldr	r3, [r7, #8]
 800cb78:	609a      	str	r2, [r3, #8]
 800cb7a:	e000      	b.n	800cb7e <dwc_otg_ep_write_packet+0xfa>

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s(%p,%p)\n", __func__, core_if,
		    ep);
	if (ep->xfer_count >= ep->xfer_len) {
		DWC_WARN("%s() No data for EP%d!!!\n", __func__, ep->num);
		return;
 800cb7c:	bf00      	nop

	ep->xfer_count += byte_count;
	ep->xfer_buff += byte_count;
	ep->dma_addr += byte_count;

}
 800cb7e:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800cb82:	46bd      	mov	sp, r7
 800cb84:	bd80      	pop	{r7, pc}
 800cb86:	bf00      	nop

0800cb88 <dwc_otg_ep_set_stall>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to set the stall on.
 */
void dwc_otg_ep_set_stall(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b084      	sub	sp, #16
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
 800cb90:	6039      	str	r1, [r7, #0]
	volatile uint32_t *depctl_addr;

	DWC_DEBUGPL(DBG_PCD, "%s ep%d-%s\n", __func__, ep->num,
		    (ep->is_in ? "IN" : "OUT"));

	if (ep->is_in == 1) {
 800cb92:	683b      	ldr	r3, [r7, #0]
 800cb94:	785b      	ldrb	r3, [r3, #1]
 800cb96:	f003 0301 	and.w	r3, r3, #1
 800cb9a:	b2db      	uxtb	r3, r3
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d021      	beq.n	800cbe4 <dwc_otg_ep_set_stall+0x5c>
		depctl_addr = &(core_if->dev_if->in_ep_regs[ep->num]->diepctl);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	689a      	ldr	r2, [r3, #8]
 800cba4:	683b      	ldr	r3, [r7, #0]
 800cba6:	781b      	ldrb	r3, [r3, #0]
 800cba8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cbac:	18d3      	adds	r3, r2, r3
 800cbae:	685b      	ldr	r3, [r3, #4]
 800cbb0:	60fb      	str	r3, [r7, #12]
		depctl.d32 = DWC_READ_REG32(depctl_addr);
 800cbb2:	68f8      	ldr	r0, [r7, #12]
 800cbb4:	f7f9 fe72 	bl	800689c <DWC_READ_REG32>
 800cbb8:	4603      	mov	r3, r0
 800cbba:	60bb      	str	r3, [r7, #8]

		/* set the disable and stall bits */
		if (depctl.b.epena) {
 800cbbc:	7afb      	ldrb	r3, [r7, #11]
 800cbbe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cbc2:	b2db      	uxtb	r3, r3
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d003      	beq.n	800cbd0 <dwc_otg_ep_set_stall+0x48>
			depctl.b.epdis = 1;
 800cbc8:	68bb      	ldr	r3, [r7, #8]
 800cbca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cbce:	60bb      	str	r3, [r7, #8]
		}
		depctl.b.stall = 1;
 800cbd0:	68bb      	ldr	r3, [r7, #8]
 800cbd2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cbd6:	60bb      	str	r3, [r7, #8]
		DWC_WRITE_REG32(depctl_addr, depctl.d32);
 800cbd8:	68bb      	ldr	r3, [r7, #8]
 800cbda:	68f8      	ldr	r0, [r7, #12]
 800cbdc:	4619      	mov	r1, r3
 800cbde:	f7f9 fe69 	bl	80068b4 <DWC_WRITE_REG32>
 800cbe2:	e018      	b.n	800cc16 <dwc_otg_ep_set_stall+0x8e>
	} else {
		depctl_addr = &(core_if->dev_if->out_ep_regs[ep->num]->doepctl);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	689a      	ldr	r2, [r3, #8]
 800cbe8:	683b      	ldr	r3, [r7, #0]
 800cbea:	781b      	ldrb	r3, [r3, #0]
 800cbec:	f103 0308 	add.w	r3, r3, #8
 800cbf0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cbf4:	18d3      	adds	r3, r2, r3
 800cbf6:	685b      	ldr	r3, [r3, #4]
 800cbf8:	60fb      	str	r3, [r7, #12]
		depctl.d32 = DWC_READ_REG32(depctl_addr);
 800cbfa:	68f8      	ldr	r0, [r7, #12]
 800cbfc:	f7f9 fe4e 	bl	800689c <DWC_READ_REG32>
 800cc00:	4603      	mov	r3, r0
 800cc02:	60bb      	str	r3, [r7, #8]

		/* set the stall bit */
		depctl.b.stall = 1;
 800cc04:	68bb      	ldr	r3, [r7, #8]
 800cc06:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cc0a:	60bb      	str	r3, [r7, #8]
		DWC_WRITE_REG32(depctl_addr, depctl.d32);
 800cc0c:	68bb      	ldr	r3, [r7, #8]
 800cc0e:	68f8      	ldr	r0, [r7, #12]
 800cc10:	4619      	mov	r1, r3
 800cc12:	f7f9 fe4f 	bl	80068b4 <DWC_WRITE_REG32>
	}

	DWC_DEBUGPL(DBG_PCD, "DEPCTL=%0x\n", DWC_READ_REG32(depctl_addr));

	return;
}
 800cc16:	f107 0710 	add.w	r7, r7, #16
 800cc1a:	46bd      	mov	sp, r7
 800cc1c:	bd80      	pop	{r7, pc}
 800cc1e:	bf00      	nop

0800cc20 <dwc_otg_ep_clear_stall>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to clear stall from.
 */
void dwc_otg_ep_clear_stall(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b084      	sub	sp, #16
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	6078      	str	r0, [r7, #4]
 800cc28:	6039      	str	r1, [r7, #0]
	volatile uint32_t *depctl_addr;

	DWC_DEBUGPL(DBG_PCD, "%s ep%d-%s\n", __func__, ep->num,
		    (ep->is_in ? "IN" : "OUT"));

	if (ep->is_in == 1) {
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	785b      	ldrb	r3, [r3, #1]
 800cc2e:	f003 0301 	and.w	r3, r3, #1
 800cc32:	b2db      	uxtb	r3, r3
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d009      	beq.n	800cc4c <dwc_otg_ep_clear_stall+0x2c>
		depctl_addr = &(core_if->dev_if->in_ep_regs[ep->num]->diepctl);
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	689a      	ldr	r2, [r3, #8]
 800cc3c:	683b      	ldr	r3, [r7, #0]
 800cc3e:	781b      	ldrb	r3, [r3, #0]
 800cc40:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cc44:	18d3      	adds	r3, r2, r3
 800cc46:	685b      	ldr	r3, [r3, #4]
 800cc48:	60fb      	str	r3, [r7, #12]
 800cc4a:	e00a      	b.n	800cc62 <dwc_otg_ep_clear_stall+0x42>
	} else {
		depctl_addr = &(core_if->dev_if->out_ep_regs[ep->num]->doepctl);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	689a      	ldr	r2, [r3, #8]
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	781b      	ldrb	r3, [r3, #0]
 800cc54:	f103 0308 	add.w	r3, r3, #8
 800cc58:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cc5c:	18d3      	adds	r3, r2, r3
 800cc5e:	685b      	ldr	r3, [r3, #4]
 800cc60:	60fb      	str	r3, [r7, #12]
	}

	depctl.d32 = DWC_READ_REG32(depctl_addr);
 800cc62:	68f8      	ldr	r0, [r7, #12]
 800cc64:	f7f9 fe1a 	bl	800689c <DWC_READ_REG32>
 800cc68:	4603      	mov	r3, r0
 800cc6a:	60bb      	str	r3, [r7, #8]

	/* clear the stall bits */
	depctl.b.stall = 0;
 800cc6c:	68bb      	ldr	r3, [r7, #8]
 800cc6e:	f36f 5355 	bfc	r3, #21, #1
 800cc72:	60bb      	str	r3, [r7, #8]
	 * USB Spec 9.4.5: For endpoints using data toggle, regardless
	 * of whether an endpoint has the Halt feature set, a
	 * ClearFeature(ENDPOINT_HALT) request always results in the
	 * data toggle being reinitialized to DATA0.
	 */
	if (ep->type == DWC_OTG_EP_TYPE_INTR ||
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	785b      	ldrb	r3, [r3, #1]
 800cc78:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800cc7c:	b2db      	uxtb	r3, r3
 800cc7e:	2bc0      	cmp	r3, #192	; 0xc0
 800cc80:	d006      	beq.n	800cc90 <dwc_otg_ep_clear_stall+0x70>
	    ep->type == DWC_OTG_EP_TYPE_BULK) {
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	785b      	ldrb	r3, [r3, #1]
 800cc86:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800cc8a:	b2db      	uxtb	r3, r3
	 * USB Spec 9.4.5: For endpoints using data toggle, regardless
	 * of whether an endpoint has the Halt feature set, a
	 * ClearFeature(ENDPOINT_HALT) request always results in the
	 * data toggle being reinitialized to DATA0.
	 */
	if (ep->type == DWC_OTG_EP_TYPE_INTR ||
 800cc8c:	2b80      	cmp	r3, #128	; 0x80
 800cc8e:	d103      	bne.n	800cc98 <dwc_otg_ep_clear_stall+0x78>
	    ep->type == DWC_OTG_EP_TYPE_BULK) {
		depctl.b.setd0pid = 1;	/* DATA0 */
 800cc90:	68bb      	ldr	r3, [r7, #8]
 800cc92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cc96:	60bb      	str	r3, [r7, #8]
	}

	DWC_WRITE_REG32(depctl_addr, depctl.d32);
 800cc98:	68bb      	ldr	r3, [r7, #8]
 800cc9a:	68f8      	ldr	r0, [r7, #12]
 800cc9c:	4619      	mov	r1, r3
 800cc9e:	f7f9 fe09 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_PCD, "DEPCTL=%0x\n", DWC_READ_REG32(depctl_addr));
	return;
}
 800cca2:	f107 0710 	add.w	r7, r7, #16
 800cca6:	46bd      	mov	sp, r7
 800cca8:	bd80      	pop	{r7, pc}
 800ccaa:	bf00      	nop

0800ccac <dwc_otg_read_packet>:
 * @param dest	  Destination buffer for the packet.
 * @param bytes  Number of bytes to copy to the destination.
 */
void dwc_otg_read_packet(dwc_otg_core_if_t * core_if,
			 uint8_t * dest, uint16_t bytes)
{
 800ccac:	b580      	push	{r7, lr}
 800ccae:	b088      	sub	sp, #32
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	60f8      	str	r0, [r7, #12]
 800ccb4:	60b9      	str	r1, [r7, #8]
 800ccb6:	4613      	mov	r3, r2
 800ccb8:	80fb      	strh	r3, [r7, #6]
	int i;
	int word_count = (bytes + 3) / 4;
 800ccba:	88fb      	ldrh	r3, [r7, #6]
 800ccbc:	f103 0303 	add.w	r3, r3, #3
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	da01      	bge.n	800ccc8 <dwc_otg_read_packet+0x1c>
 800ccc4:	f103 0303 	add.w	r3, r3, #3
 800ccc8:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800cccc:	617b      	str	r3, [r7, #20]

	volatile uint32_t *fifo = core_if->data_fifo[0];
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	6a1b      	ldr	r3, [r3, #32]
 800ccd2:	613b      	str	r3, [r7, #16]
	uint32_t *data_buff = (uint32_t *) dest;
 800ccd4:	68bb      	ldr	r3, [r7, #8]
 800ccd6:	61bb      	str	r3, [r7, #24]
	 */

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s(%p,%p,%d)\n", __func__,
		    core_if, dest, bytes);

	for (i = 0; i < word_count; i++, data_buff++) {
 800ccd8:	f04f 0300 	mov.w	r3, #0
 800ccdc:	61fb      	str	r3, [r7, #28]
 800ccde:	e00d      	b.n	800ccfc <dwc_otg_read_packet+0x50>
		*data_buff = DWC_READ_REG32(fifo);
 800cce0:	6938      	ldr	r0, [r7, #16]
 800cce2:	f7f9 fddb 	bl	800689c <DWC_READ_REG32>
 800cce6:	4602      	mov	r2, r0
 800cce8:	69bb      	ldr	r3, [r7, #24]
 800ccea:	601a      	str	r2, [r3, #0]
	 */

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s(%p,%p,%d)\n", __func__,
		    core_if, dest, bytes);

	for (i = 0; i < word_count; i++, data_buff++) {
 800ccec:	69fb      	ldr	r3, [r7, #28]
 800ccee:	f103 0301 	add.w	r3, r3, #1
 800ccf2:	61fb      	str	r3, [r7, #28]
 800ccf4:	69bb      	ldr	r3, [r7, #24]
 800ccf6:	f103 0304 	add.w	r3, r3, #4
 800ccfa:	61bb      	str	r3, [r7, #24]
 800ccfc:	69fa      	ldr	r2, [r7, #28]
 800ccfe:	697b      	ldr	r3, [r7, #20]
 800cd00:	429a      	cmp	r2, r3
 800cd02:	dbed      	blt.n	800cce0 <dwc_otg_read_packet+0x34>
		*data_buff = DWC_READ_REG32(fifo);
	}

	return;
 800cd04:	bf00      	nop
}
 800cd06:	f107 0720 	add.w	r7, r7, #32
 800cd0a:	46bd      	mov	sp, r7
 800cd0c:	bd80      	pop	{r7, pc}
 800cd0e:	bf00      	nop

0800cd10 <dwc_otg_dump_dev_registers>:
 * This functions reads the device registers and prints them
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_dump_dev_registers(dwc_otg_core_if_t * core_if)
{
 800cd10:	b480      	push	{r7}
 800cd12:	b083      	sub	sp, #12
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	6078      	str	r0, [r7, #4]
				   (unsigned long)addr, DWC_READ_REG32(addr));
		}

	}
#endif
}
 800cd18:	f107 070c 	add.w	r7, r7, #12
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	bc80      	pop	{r7}
 800cd20:	4770      	bx	lr
 800cd22:	bf00      	nop

0800cd24 <dwc_otg_dump_spram>:
 * This functions reads the SPRAM and prints its content
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_dump_spram(dwc_otg_core_if_t * core_if)
{
 800cd24:	b480      	push	{r7}
 800cd26:	b087      	sub	sp, #28
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	6078      	str	r0, [r7, #4]
	volatile uint8_t *addr, *start_addr, *end_addr;

	DWC_PRINTF("SPRAM Data:\n");
	start_addr = (void *)core_if->core_global_regs;
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	685b      	ldr	r3, [r3, #4]
 800cd30:	613b      	str	r3, [r7, #16]
	DWC_PRINTF("Base Address: 0x%8lX\n", (unsigned long)start_addr);
	start_addr += 0x00028000;
 800cd32:	693b      	ldr	r3, [r7, #16]
 800cd34:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
 800cd38:	613b      	str	r3, [r7, #16]
	end_addr = (void *)core_if->core_global_regs;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	685b      	ldr	r3, [r3, #4]
 800cd3e:	60fb      	str	r3, [r7, #12]
	end_addr += 0x000280e0;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
 800cd46:	f103 03e0 	add.w	r3, r3, #224	; 0xe0
 800cd4a:	60fb      	str	r3, [r7, #12]

	for (addr = start_addr; addr < end_addr; addr += 16) {
 800cd4c:	693b      	ldr	r3, [r7, #16]
 800cd4e:	617b      	str	r3, [r7, #20]
 800cd50:	e003      	b.n	800cd5a <dwc_otg_dump_spram+0x36>
 800cd52:	697b      	ldr	r3, [r7, #20]
 800cd54:	f103 0310 	add.w	r3, r3, #16
 800cd58:	617b      	str	r3, [r7, #20]
 800cd5a:	697a      	ldr	r2, [r7, #20]
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	429a      	cmp	r2, r3
 800cd60:	d3f7      	bcc.n	800cd52 <dwc_otg_dump_spram+0x2e>
		     addr[4], addr[5], addr[6], addr[7], addr[8], addr[9],
		     addr[10], addr[11], addr[12], addr[13], addr[14], addr[15]
		    );
	}

	return;
 800cd62:	bf00      	nop
}
 800cd64:	f107 071c 	add.w	r7, r7, #28
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	bc80      	pop	{r7}
 800cd6c:	4770      	bx	lr
 800cd6e:	bf00      	nop

0800cd70 <dwc_otg_dump_host_registers>:
 * This function reads the host registers and prints them
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_dump_host_registers(dwc_otg_core_if_t * core_if)
{
 800cd70:	b480      	push	{r7}
 800cd72:	b083      	sub	sp, #12
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	6078      	str	r0, [r7, #4]
				   (unsigned long)addr, DWC_READ_REG32(addr));
		}

	}
#endif
	return;
 800cd78:	bf00      	nop
}
 800cd7a:	f107 070c 	add.w	r7, r7, #12
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	bc80      	pop	{r7}
 800cd82:	4770      	bx	lr

0800cd84 <dwc_otg_dump_global_registers>:
 * This function reads the core global registers and prints them
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_dump_global_registers(dwc_otg_core_if_t * core_if)
{
 800cd84:	b480      	push	{r7}
 800cd86:	b083      	sub	sp, #12
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
	}
	addr = core_if->pcgcctl;
	DWC_PRINTF("PCGCCTL	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
		   DWC_READ_REG32(addr));
#endif
}
 800cd8c:	f107 070c 	add.w	r7, r7, #12
 800cd90:	46bd      	mov	sp, r7
 800cd92:	bc80      	pop	{r7}
 800cd94:	4770      	bx	lr
 800cd96:	bf00      	nop

0800cd98 <dwc_otg_flush_tx_fifo>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param num Tx FIFO to flush.
 */
void dwc_otg_flush_tx_fifo(dwc_otg_core_if_t * core_if, const int num)
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b086      	sub	sp, #24
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
 800cda0:	6039      	str	r1, [r7, #0]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	685b      	ldr	r3, [r3, #4]
 800cda6:	613b      	str	r3, [r7, #16]

	volatile grstctl_t greset = {.d32 = 0 };
 800cda8:	f04f 0300 	mov.w	r3, #0
 800cdac:	60fb      	str	r3, [r7, #12]

	int count = 0;
 800cdae:	f04f 0300 	mov.w	r3, #0
 800cdb2:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL((DBG_CIL | DBG_PCDV), "Flush Tx FIFO %d\n", num);

	greset.b.txfflsh = 1;
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	f043 0320 	orr.w	r3, r3, #32
 800cdba:	60fb      	str	r3, [r7, #12]
	greset.b.txfnum = num;
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	b2db      	uxtb	r3, r3
 800cdc0:	f003 031f 	and.w	r3, r3, #31
 800cdc4:	b2da      	uxtb	r2, r3
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	f362 138a 	bfi	r3, r2, #6, #5
 800cdcc:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&global_regs->grstctl, greset.d32);
 800cdce:	693b      	ldr	r3, [r7, #16]
 800cdd0:	f103 0210 	add.w	r2, r3, #16
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	4610      	mov	r0, r2
 800cdd8:	4619      	mov	r1, r3
 800cdda:	f7f9 fd6b 	bl	80068b4 <DWC_WRITE_REG32>

	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 800cdde:	693b      	ldr	r3, [r7, #16]
 800cde0:	f103 0310 	add.w	r3, r3, #16
 800cde4:	4618      	mov	r0, r3
 800cde6:	f7f9 fd59 	bl	800689c <DWC_READ_REG32>
 800cdea:	4603      	mov	r3, r0
 800cdec:	60fb      	str	r3, [r7, #12]
		if (++count > 10000) {
 800cdee:	697b      	ldr	r3, [r7, #20]
 800cdf0:	f103 0301 	add.w	r3, r3, #1
 800cdf4:	617b      	str	r3, [r7, #20]
 800cdf6:	697a      	ldr	r2, [r7, #20]
 800cdf8:	f242 7310 	movw	r3, #10000	; 0x2710
 800cdfc:	429a      	cmp	r2, r3
 800cdfe:	dc09      	bgt.n	800ce14 <dwc_otg_flush_tx_fifo+0x7c>
			DWC_WARN("%s() HANG! GRSTCTL=%0x GNPTXSTS=0x%08x\n",
				 __func__, greset.d32,
				 DWC_READ_REG32(&global_regs->gnptxsts));
			break;
		}
		dwc_udelay(1);
 800ce00:	f04f 0001 	mov.w	r0, #1
 800ce04:	f7f9 fdf4 	bl	80069f0 <DWC_UDELAY>
	} while (greset.b.txfflsh == 1);
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	f003 0320 	and.w	r3, r3, #32
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d1e5      	bne.n	800cdde <dwc_otg_flush_tx_fifo+0x46>
 800ce12:	e000      	b.n	800ce16 <dwc_otg_flush_tx_fifo+0x7e>
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
		if (++count > 10000) {
			DWC_WARN("%s() HANG! GRSTCTL=%0x GNPTXSTS=0x%08x\n",
				 __func__, greset.d32,
				 DWC_READ_REG32(&global_regs->gnptxsts));
			break;
 800ce14:	bf00      	nop
		}
		dwc_udelay(1);
	} while (greset.b.txfflsh == 1);

	/* Wait for 3 PHY Clocks */
	dwc_udelay(1);
 800ce16:	f04f 0001 	mov.w	r0, #1
 800ce1a:	f7f9 fde9 	bl	80069f0 <DWC_UDELAY>
}
 800ce1e:	f107 0718 	add.w	r7, r7, #24
 800ce22:	46bd      	mov	sp, r7
 800ce24:	bd80      	pop	{r7, pc}
 800ce26:	bf00      	nop

0800ce28 <dwc_otg_flush_rx_fifo>:
 * Flush Rx FIFO.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_flush_rx_fifo(dwc_otg_core_if_t * core_if)
{
 800ce28:	b580      	push	{r7, lr}
 800ce2a:	b086      	sub	sp, #24
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	685b      	ldr	r3, [r3, #4]
 800ce34:	613b      	str	r3, [r7, #16]

	volatile grstctl_t greset = {.d32 = 0 };
 800ce36:	f04f 0300 	mov.w	r3, #0
 800ce3a:	60fb      	str	r3, [r7, #12]
	int count = 0;
 800ce3c:	f04f 0300 	mov.w	r3, #0
 800ce40:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL((DBG_CIL | DBG_PCDV), "%s\n", __func__);
	/*
	 *
	 */
	greset.b.rxfflsh = 1;
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	f043 0310 	orr.w	r3, r3, #16
 800ce48:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&global_regs->grstctl, greset.d32);
 800ce4a:	693b      	ldr	r3, [r7, #16]
 800ce4c:	f103 0210 	add.w	r2, r3, #16
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	4610      	mov	r0, r2
 800ce54:	4619      	mov	r1, r3
 800ce56:	f7f9 fd2d 	bl	80068b4 <DWC_WRITE_REG32>

	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 800ce5a:	693b      	ldr	r3, [r7, #16]
 800ce5c:	f103 0310 	add.w	r3, r3, #16
 800ce60:	4618      	mov	r0, r3
 800ce62:	f7f9 fd1b 	bl	800689c <DWC_READ_REG32>
 800ce66:	4603      	mov	r3, r0
 800ce68:	60fb      	str	r3, [r7, #12]
		if (++count > 10000) {
 800ce6a:	697b      	ldr	r3, [r7, #20]
 800ce6c:	f103 0301 	add.w	r3, r3, #1
 800ce70:	617b      	str	r3, [r7, #20]
 800ce72:	697a      	ldr	r2, [r7, #20]
 800ce74:	f242 7310 	movw	r3, #10000	; 0x2710
 800ce78:	429a      	cmp	r2, r3
 800ce7a:	dc09      	bgt.n	800ce90 <dwc_otg_flush_rx_fifo+0x68>
			DWC_WARN("%s() HANG! GRSTCTL=%0x\n", __func__,
				 greset.d32);
			break;
		}
		dwc_udelay(1);
 800ce7c:	f04f 0001 	mov.w	r0, #1
 800ce80:	f7f9 fdb6 	bl	80069f0 <DWC_UDELAY>
	} while (greset.b.rxfflsh == 1);
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	f003 0310 	and.w	r3, r3, #16
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d1e5      	bne.n	800ce5a <dwc_otg_flush_rx_fifo+0x32>
 800ce8e:	e000      	b.n	800ce92 <dwc_otg_flush_rx_fifo+0x6a>
	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
		if (++count > 10000) {
			DWC_WARN("%s() HANG! GRSTCTL=%0x\n", __func__,
				 greset.d32);
			break;
 800ce90:	bf00      	nop
		}
		dwc_udelay(1);
	} while (greset.b.rxfflsh == 1);

	/* Wait for 3 PHY Clocks */
	dwc_udelay(1);
 800ce92:	f04f 0001 	mov.w	r0, #1
 800ce96:	f7f9 fdab 	bl	80069f0 <DWC_UDELAY>
}
 800ce9a:	f107 0718 	add.w	r7, r7, #24
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bd80      	pop	{r7, pc}
 800cea2:	bf00      	nop

0800cea4 <dwc_otg_core_reset>:
/**
 * Do core a soft reset of the core.  Be careful with this because it
 * resets all the internal state machines of the core.
 */
void dwc_otg_core_reset(dwc_otg_core_if_t * core_if)
{
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b086      	sub	sp, #24
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	685b      	ldr	r3, [r3, #4]
 800ceb0:	613b      	str	r3, [r7, #16]

	volatile grstctl_t greset = {.d32 = 0 };
 800ceb2:	f04f 0300 	mov.w	r3, #0
 800ceb6:	60fb      	str	r3, [r7, #12]

	int count = 0;
 800ceb8:	f04f 0300 	mov.w	r3, #0
 800cebc:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL(DBG_CILV, "%s\n", __func__);
	/* Wait for AHB master IDLE state. */
	do {
		dwc_udelay(10);
 800cebe:	f04f 000a 	mov.w	r0, #10
 800cec2:	f7f9 fd95 	bl	80069f0 <DWC_UDELAY>
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 800cec6:	693b      	ldr	r3, [r7, #16]
 800cec8:	f103 0310 	add.w	r3, r3, #16
 800cecc:	4618      	mov	r0, r3
 800cece:	f7f9 fce5 	bl	800689c <DWC_READ_REG32>
 800ced2:	4603      	mov	r3, r0
 800ced4:	60fb      	str	r3, [r7, #12]
		if (++count > 100000) {
 800ced6:	697b      	ldr	r3, [r7, #20]
 800ced8:	f103 0301 	add.w	r3, r3, #1
 800cedc:	617b      	str	r3, [r7, #20]
 800cede:	697a      	ldr	r2, [r7, #20]
 800cee0:	f248 63a0 	movw	r3, #34464	; 0x86a0
 800cee4:	f2c0 0301 	movt	r3, #1
 800cee8:	429a      	cmp	r2, r3
 800ceea:	dc34      	bgt.n	800cf56 <dwc_otg_core_reset+0xb2>
			DWC_WARN("%s() HANG! AHB Idle GRSTCTL=%0x\n", __func__,
				 greset.d32);
			return;
		}
	}
	while (greset.b.ahbidle == 0);
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d0e3      	beq.n	800cebe <dwc_otg_core_reset+0x1a>

	/* Core Soft Reset */
	count = 0;
 800cef6:	f04f 0300 	mov.w	r3, #0
 800cefa:	617b      	str	r3, [r7, #20]
	greset.b.csftrst = 1;
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	f043 0301 	orr.w	r3, r3, #1
 800cf02:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&global_regs->grstctl, greset.d32);
 800cf04:	693b      	ldr	r3, [r7, #16]
 800cf06:	f103 0210 	add.w	r2, r3, #16
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	4610      	mov	r0, r2
 800cf0e:	4619      	mov	r1, r3
 800cf10:	f7f9 fcd0 	bl	80068b4 <DWC_WRITE_REG32>
	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 800cf14:	693b      	ldr	r3, [r7, #16]
 800cf16:	f103 0310 	add.w	r3, r3, #16
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	f7f9 fcbe 	bl	800689c <DWC_READ_REG32>
 800cf20:	4603      	mov	r3, r0
 800cf22:	60fb      	str	r3, [r7, #12]
		if (++count > 10000) {
 800cf24:	697b      	ldr	r3, [r7, #20]
 800cf26:	f103 0301 	add.w	r3, r3, #1
 800cf2a:	617b      	str	r3, [r7, #20]
 800cf2c:	697a      	ldr	r2, [r7, #20]
 800cf2e:	f242 7310 	movw	r3, #10000	; 0x2710
 800cf32:	429a      	cmp	r2, r3
 800cf34:	dc09      	bgt.n	800cf4a <dwc_otg_core_reset+0xa6>
			DWC_WARN("%s() HANG! Soft Reset GRSTCTL=%0x\n",
				 __func__, greset.d32);
			break;
		}
		dwc_udelay(1);
 800cf36:	f04f 0001 	mov.w	r0, #1
 800cf3a:	f7f9 fd59 	bl	80069f0 <DWC_UDELAY>
	}
	while (greset.b.csftrst == 1);
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	f003 0301 	and.w	r3, r3, #1
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d1e5      	bne.n	800cf14 <dwc_otg_core_reset+0x70>
 800cf48:	e000      	b.n	800cf4c <dwc_otg_core_reset+0xa8>
	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
		if (++count > 10000) {
			DWC_WARN("%s() HANG! Soft Reset GRSTCTL=%0x\n",
				 __func__, greset.d32);
			break;
 800cf4a:	bf00      	nop
		dwc_udelay(1);
	}
	while (greset.b.csftrst == 1);

	/* Wait for 3 PHY Clocks */
	dwc_mdelay(100);
 800cf4c:	f04f 0064 	mov.w	r0, #100	; 0x64
 800cf50:	f7f9 fd70 	bl	8006a34 <DWC_MDELAY>
 800cf54:	e000      	b.n	800cf58 <dwc_otg_core_reset+0xb4>
		dwc_udelay(10);
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
		if (++count > 100000) {
			DWC_WARN("%s() HANG! AHB Idle GRSTCTL=%0x\n", __func__,
				 greset.d32);
			return;
 800cf56:	bf00      	nop
	}
	while (greset.b.csftrst == 1);

	/* Wait for 3 PHY Clocks */
	dwc_mdelay(100);
}
 800cf58:	f107 0718 	add.w	r7, r7, #24
 800cf5c:	46bd      	mov	sp, r7
 800cf5e:	bd80      	pop	{r7, pc}

0800cf60 <dwc_otg_is_device_mode>:

uint8_t dwc_otg_is_device_mode(dwc_otg_core_if_t * _core_if)
{
 800cf60:	b580      	push	{r7, lr}
 800cf62:	b082      	sub	sp, #8
 800cf64:	af00      	add	r7, sp, #0
 800cf66:	6078      	str	r0, [r7, #4]
	return (dwc_otg_mode(_core_if) != DWC_HOST_MODE);
 800cf68:	6878      	ldr	r0, [r7, #4]
 800cf6a:	f7fa fe6f 	bl	8007c4c <dwc_otg_mode>
 800cf6e:	4603      	mov	r3, r0
 800cf70:	2b01      	cmp	r3, #1
 800cf72:	bf0c      	ite	eq
 800cf74:	2300      	moveq	r3, #0
 800cf76:	2301      	movne	r3, #1
 800cf78:	b2db      	uxtb	r3, r3
}
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	f107 0708 	add.w	r7, r7, #8
 800cf80:	46bd      	mov	sp, r7
 800cf82:	bd80      	pop	{r7, pc}

0800cf84 <dwc_otg_is_host_mode>:

uint8_t dwc_otg_is_host_mode(dwc_otg_core_if_t * _core_if)
{
 800cf84:	b580      	push	{r7, lr}
 800cf86:	b082      	sub	sp, #8
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	6078      	str	r0, [r7, #4]
	return (dwc_otg_mode(_core_if) == DWC_HOST_MODE);
 800cf8c:	6878      	ldr	r0, [r7, #4]
 800cf8e:	f7fa fe5d 	bl	8007c4c <dwc_otg_mode>
 800cf92:	4603      	mov	r3, r0
 800cf94:	2b01      	cmp	r3, #1
 800cf96:	bf14      	ite	ne
 800cf98:	2300      	movne	r3, #0
 800cf9a:	2301      	moveq	r3, #1
 800cf9c:	b2db      	uxtb	r3, r3
}
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	f107 0708 	add.w	r7, r7, #8
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	bd80      	pop	{r7, pc}

0800cfa8 <dwc_otg_cil_register_hcd_callbacks>:
 * @param cb the HCD callback structure.
 * @param p pointer to be passed to callback function (usb_hcd*).
 */
void dwc_otg_cil_register_hcd_callbacks(dwc_otg_core_if_t * core_if,
					dwc_otg_cil_callbacks_t * cb, void *p)
{
 800cfa8:	b480      	push	{r7}
 800cfaa:	b085      	sub	sp, #20
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	60f8      	str	r0, [r7, #12]
 800cfb0:	60b9      	str	r1, [r7, #8]
 800cfb2:	607a      	str	r2, [r7, #4]
	core_if->hcd_cb = cb;
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	68ba      	ldr	r2, [r7, #8]
 800cfb8:	669a      	str	r2, [r3, #104]	; 0x68
	cb->p = p;
 800cfba:	68bb      	ldr	r3, [r7, #8]
 800cfbc:	687a      	ldr	r2, [r7, #4]
 800cfbe:	619a      	str	r2, [r3, #24]
}
 800cfc0:	f107 0714 	add.w	r7, r7, #20
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	bc80      	pop	{r7}
 800cfc8:	4770      	bx	lr
 800cfca:	bf00      	nop

0800cfcc <dwc_otg_cil_register_pcd_callbacks>:
 * @param cb the PCD callback structure.
 * @param p pointer to be passed to callback function (pcd*).
 */
void dwc_otg_cil_register_pcd_callbacks(dwc_otg_core_if_t * core_if,
					dwc_otg_cil_callbacks_t * cb, void *p)
{
 800cfcc:	b480      	push	{r7}
 800cfce:	b085      	sub	sp, #20
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	60f8      	str	r0, [r7, #12]
 800cfd4:	60b9      	str	r1, [r7, #8]
 800cfd6:	607a      	str	r2, [r7, #4]
	core_if->pcd_cb = cb;
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	68ba      	ldr	r2, [r7, #8]
 800cfdc:	66da      	str	r2, [r3, #108]	; 0x6c
	cb->p = p;
 800cfde:	68bb      	ldr	r3, [r7, #8]
 800cfe0:	687a      	ldr	r2, [r7, #4]
 800cfe2:	619a      	str	r2, [r3, #24]
}
 800cfe4:	f107 0714 	add.w	r7, r7, #20
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	bc80      	pop	{r7}
 800cfec:	4770      	bx	lr
 800cfee:	bf00      	nop

0800cff0 <dwc_otg_set_uninitialized>:

}
#endif /* DWC_EN_ISOC */

static void dwc_otg_set_uninitialized(int32_t * p, int size)
{
 800cff0:	b480      	push	{r7}
 800cff2:	b085      	sub	sp, #20
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
 800cff8:	6039      	str	r1, [r7, #0]
	int i;
	for (i = 0; i < size; i++) {
 800cffa:	f04f 0300 	mov.w	r3, #0
 800cffe:	60fb      	str	r3, [r7, #12]
 800d000:	e00b      	b.n	800d01a <dwc_otg_set_uninitialized+0x2a>
		p[i] = -1;
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d008:	687a      	ldr	r2, [r7, #4]
 800d00a:	18d3      	adds	r3, r2, r3
 800d00c:	f04f 32ff 	mov.w	r2, #4294967295
 800d010:	601a      	str	r2, [r3, #0]
#endif /* DWC_EN_ISOC */

static void dwc_otg_set_uninitialized(int32_t * p, int size)
{
	int i;
	for (i = 0; i < size; i++) {
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	f103 0301 	add.w	r3, r3, #1
 800d018:	60fb      	str	r3, [r7, #12]
 800d01a:	68fa      	ldr	r2, [r7, #12]
 800d01c:	683b      	ldr	r3, [r7, #0]
 800d01e:	429a      	cmp	r2, r3
 800d020:	dbef      	blt.n	800d002 <dwc_otg_set_uninitialized+0x12>
		p[i] = -1;
	}
}
 800d022:	f107 0714 	add.w	r7, r7, #20
 800d026:	46bd      	mov	sp, r7
 800d028:	bc80      	pop	{r7}
 800d02a:	4770      	bx	lr

0800d02c <dwc_otg_param_initialized>:

static int dwc_otg_param_initialized(int32_t val)
{
 800d02c:	b480      	push	{r7}
 800d02e:	b083      	sub	sp, #12
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
	return val != -1;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d03a:	bf0c      	ite	eq
 800d03c:	2300      	moveq	r3, #0
 800d03e:	2301      	movne	r3, #1
 800d040:	b2db      	uxtb	r3, r3
}
 800d042:	4618      	mov	r0, r3
 800d044:	f107 070c 	add.w	r7, r7, #12
 800d048:	46bd      	mov	sp, r7
 800d04a:	bc80      	pop	{r7}
 800d04c:	4770      	bx	lr
 800d04e:	bf00      	nop

0800d050 <dwc_otg_setup_params>:

static int dwc_otg_setup_params(dwc_otg_core_if_t * core_if)
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b084      	sub	sp, #16
 800d054:	af00      	add	r7, sp, #0
 800d056:	6078      	str	r0, [r7, #4]
	int i;
	core_if->core_params = DWC_ALLOC(sizeof(*core_if->core_params));
 800d058:	f04f 0000 	mov.w	r0, #0
 800d05c:	f44f 718a 	mov.w	r1, #276	; 0x114
 800d060:	f7f9 faee 	bl	8006640 <__DWC_ALLOC>
 800d064:	4602      	mov	r2, r0
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	601a      	str	r2, [r3, #0]
	if (!core_if->core_params) {
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d104      	bne.n	800d07c <dwc_otg_setup_params+0x2c>
		return -DWC_E_NO_MEMORY;
 800d072:	f64f 4316 	movw	r3, #64534	; 0xfc16
 800d076:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 800d07a:	e0ed      	b.n	800d258 <dwc_otg_setup_params+0x208>
	}
	dwc_otg_set_uninitialized((int32_t *) core_if->core_params,
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	4618      	mov	r0, r3
 800d082:	f04f 0145 	mov.w	r1, #69	; 0x45
 800d086:	f7ff ffb3 	bl	800cff0 <dwc_otg_set_uninitialized>
				  sizeof(*core_if->core_params) /
				  sizeof(int32_t));
	DWC_PRINTF("Setting default values for core params\n");
	dwc_otg_set_param_otg_cap(core_if, dwc_param_otg_cap_default);
 800d08a:	6878      	ldr	r0, [r7, #4]
 800d08c:	f04f 0100 	mov.w	r1, #0
 800d090:	f000 f8f6 	bl	800d280 <dwc_otg_set_param_otg_cap>
	dwc_otg_set_param_dma_enable(core_if, dwc_param_dma_enable_default);
 800d094:	6878      	ldr	r0, [r7, #4]
 800d096:	f04f 0101 	mov.w	r1, #1
 800d09a:	f000 f9b5 	bl	800d408 <dwc_otg_set_param_dma_enable>
	dwc_otg_set_param_dma_desc_enable(core_if,
 800d09e:	6878      	ldr	r0, [r7, #4]
 800d0a0:	f04f 0101 	mov.w	r1, #1
 800d0a4:	f000 f9f8 	bl	800d498 <dwc_otg_set_param_dma_desc_enable>
					  dwc_param_dma_desc_enable_default);
	dwc_otg_set_param_opt(core_if, dwc_param_opt_default);
 800d0a8:	6878      	ldr	r0, [r7, #4]
 800d0aa:	f04f 0101 	mov.w	r1, #1
 800d0ae:	f000 f983 	bl	800d3b8 <dwc_otg_set_param_opt>
	dwc_otg_set_param_dma_burst_size(core_if,
 800d0b2:	6878      	ldr	r0, [r7, #4]
 800d0b4:	f04f 0120 	mov.w	r1, #32
 800d0b8:	f001 f99c 	bl	800e3f4 <dwc_otg_set_param_dma_burst_size>
					 dwc_param_dma_burst_size_default);
	dwc_otg_set_param_host_support_fs_ls_low_power(core_if,
 800d0bc:	6878      	ldr	r0, [r7, #4]
 800d0be:	f04f 0100 	mov.w	r1, #0
 800d0c2:	f000 fa2f 	bl	800d524 <dwc_otg_set_param_host_support_fs_ls_low_power>
						       dwc_param_host_support_fs_ls_low_power_default);
	dwc_otg_set_param_enable_dynamic_fifo(core_if,
 800d0c6:	6878      	ldr	r0, [r7, #4]
 800d0c8:	f04f 0101 	mov.w	r1, #1
 800d0cc:	f000 fa52 	bl	800d574 <dwc_otg_set_param_enable_dynamic_fifo>
					      dwc_param_enable_dynamic_fifo_default);
	dwc_otg_set_param_data_fifo_size(core_if,
 800d0d0:	6878      	ldr	r0, [r7, #4]
 800d0d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d0d6:	f000 fa8d 	bl	800d5f4 <dwc_otg_set_param_data_fifo_size>
					 dwc_param_data_fifo_size_default);
	dwc_otg_set_param_dev_rx_fifo_size(core_if,
 800d0da:	6878      	ldr	r0, [r7, #4]
 800d0dc:	f44f 6185 	mov.w	r1, #1064	; 0x428
 800d0e0:	f000 fac6 	bl	800d670 <dwc_otg_set_param_dev_rx_fifo_size>
					   dwc_param_dev_rx_fifo_size_default);
	dwc_otg_set_param_dev_nperio_tx_fifo_size(core_if,
 800d0e4:	6878      	ldr	r0, [r7, #4]
 800d0e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d0ea:	f000 fb09 	bl	800d700 <dwc_otg_set_param_dev_nperio_tx_fifo_size>
						  dwc_param_dev_nperio_tx_fifo_size_default);
	dwc_otg_set_param_host_rx_fifo_size(core_if,
 800d0ee:	6878      	ldr	r0, [r7, #4]
 800d0f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d0f4:	f000 fb50 	bl	800d798 <dwc_otg_set_param_host_rx_fifo_size>
					    dwc_param_host_rx_fifo_size_default);
	dwc_otg_set_param_host_nperio_tx_fifo_size(core_if,
 800d0f8:	6878      	ldr	r0, [r7, #4]
 800d0fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d0fe:	f000 fb93 	bl	800d828 <dwc_otg_set_param_host_nperio_tx_fifo_size>
						   dwc_param_host_nperio_tx_fifo_size_default);
	dwc_otg_set_param_host_perio_tx_fifo_size(core_if,
 800d102:	6878      	ldr	r0, [r7, #4]
 800d104:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d108:	f000 fbda 	bl	800d8c0 <dwc_otg_set_param_host_perio_tx_fifo_size>
						  dwc_param_host_perio_tx_fifo_size_default);
	dwc_otg_set_param_max_transfer_size(core_if,
 800d10c:	6878      	ldr	r0, [r7, #4]
 800d10e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800d112:	f000 fc21 	bl	800d958 <dwc_otg_set_param_max_transfer_size>
					    dwc_param_max_transfer_size_default);
	dwc_otg_set_param_max_packet_count(core_if,
 800d116:	6878      	ldr	r0, [r7, #4]
 800d118:	f240 11ff 	movw	r1, #511	; 0x1ff
 800d11c:	f000 fc70 	bl	800da00 <dwc_otg_set_param_max_packet_count>
					   dwc_param_max_packet_count_default);
	dwc_otg_set_param_host_channels(core_if,
 800d120:	6878      	ldr	r0, [r7, #4]
 800d122:	f04f 010c 	mov.w	r1, #12
 800d126:	f000 fcbd 	bl	800daa4 <dwc_otg_set_param_host_channels>
					dwc_param_host_channels_default);
	dwc_otg_set_param_dev_endpoints(core_if,
 800d12a:	6878      	ldr	r0, [r7, #4]
 800d12c:	f04f 0106 	mov.w	r1, #6
 800d130:	f000 fcfe 	bl	800db30 <dwc_otg_set_param_dev_endpoints>
					dwc_param_dev_endpoints_default);
	dwc_otg_set_param_phy_type(core_if, dwc_param_phy_type_default);
 800d134:	6878      	ldr	r0, [r7, #4]
 800d136:	f04f 0101 	mov.w	r1, #1
 800d13a:	f000 fd3f 	bl	800dbbc <dwc_otg_set_param_phy_type>
	dwc_otg_set_param_speed(core_if, dwc_param_speed_default);
 800d13e:	6878      	ldr	r0, [r7, #4]
 800d140:	f04f 0100 	mov.w	r1, #0
 800d144:	f000 fdd0 	bl	800dce8 <dwc_otg_set_param_speed>
	dwc_otg_set_param_host_ls_low_power_phy_clk(core_if,
 800d148:	6878      	ldr	r0, [r7, #4]
 800d14a:	f04f 0100 	mov.w	r1, #0
 800d14e:	f000 fe11 	bl	800dd74 <dwc_otg_set_param_host_ls_low_power_phy_clk>
						    dwc_param_host_ls_low_power_phy_clk_default);
	dwc_otg_set_param_phy_ulpi_ddr(core_if, dwc_param_phy_ulpi_ddr_default);
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f04f 0100 	mov.w	r1, #0
 800d158:	f000 fe52 	bl	800de00 <dwc_otg_set_param_phy_ulpi_ddr>
	dwc_otg_set_param_phy_ulpi_ext_vbus(core_if,
 800d15c:	6878      	ldr	r0, [r7, #4]
 800d15e:	f04f 0100 	mov.w	r1, #0
 800d162:	f000 fe77 	bl	800de54 <dwc_otg_set_param_phy_ulpi_ext_vbus>
					    dwc_param_phy_ulpi_ext_vbus_default);
	dwc_otg_set_param_phy_utmi_width(core_if,
 800d166:	6878      	ldr	r0, [r7, #4]
 800d168:	f04f 0110 	mov.w	r1, #16
 800d16c:	f000 fe9c 	bl	800dea8 <dwc_otg_set_param_phy_utmi_width>
					 dwc_param_phy_utmi_width_default);
	dwc_otg_set_param_ts_dline(core_if, dwc_param_ts_dline_default);
 800d170:	6878      	ldr	r0, [r7, #4]
 800d172:	f04f 0100 	mov.w	r1, #0
 800d176:	f000 fef1 	bl	800df5c <dwc_otg_set_param_ts_dline>
	dwc_otg_set_param_i2c_enable(core_if, dwc_param_i2c_enable_default);
 800d17a:	6878      	ldr	r0, [r7, #4]
 800d17c:	f04f 0100 	mov.w	r1, #0
 800d180:	f000 ff16 	bl	800dfb0 <dwc_otg_set_param_i2c_enable>
	dwc_otg_set_param_ulpi_fs_ls(core_if, dwc_param_ulpi_fs_ls_default);
 800d184:	6878      	ldr	r0, [r7, #4]
 800d186:	f04f 0100 	mov.w	r1, #0
 800d18a:	f000 febd 	bl	800df08 <dwc_otg_set_param_ulpi_fs_ls>
	dwc_otg_set_param_en_multiple_tx_fifo(core_if,
 800d18e:	6878      	ldr	r0, [r7, #4]
 800d190:	f04f 0101 	mov.w	r1, #1
 800d194:	f000 ffae 	bl	800e0f4 <dwc_otg_set_param_en_multiple_tx_fifo>
					      dwc_param_en_multiple_tx_fifo_default);
	for (i = 0; i < 15; i++) {
 800d198:	f04f 0300 	mov.w	r3, #0
 800d19c:	60fb      	str	r3, [r7, #12]
 800d19e:	e009      	b.n	800d1b4 <dwc_otg_setup_params+0x164>
		dwc_otg_set_param_dev_perio_tx_fifo_size(core_if,
 800d1a0:	6878      	ldr	r0, [r7, #4]
 800d1a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d1a6:	68fa      	ldr	r2, [r7, #12]
 800d1a8:	f000 ff44 	bl	800e034 <dwc_otg_set_param_dev_perio_tx_fifo_size>
	dwc_otg_set_param_ts_dline(core_if, dwc_param_ts_dline_default);
	dwc_otg_set_param_i2c_enable(core_if, dwc_param_i2c_enable_default);
	dwc_otg_set_param_ulpi_fs_ls(core_if, dwc_param_ulpi_fs_ls_default);
	dwc_otg_set_param_en_multiple_tx_fifo(core_if,
					      dwc_param_en_multiple_tx_fifo_default);
	for (i = 0; i < 15; i++) {
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	f103 0301 	add.w	r3, r3, #1
 800d1b2:	60fb      	str	r3, [r7, #12]
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	2b0e      	cmp	r3, #14
 800d1b8:	ddf2      	ble.n	800d1a0 <dwc_otg_setup_params+0x150>
		dwc_otg_set_param_dev_perio_tx_fifo_size(core_if,
							 dwc_param_dev_perio_tx_fifo_size_default,
							 i);
	}

	for (i = 0; i < 15; i++) {
 800d1ba:	f04f 0300 	mov.w	r3, #0
 800d1be:	60fb      	str	r3, [r7, #12]
 800d1c0:	e009      	b.n	800d1d6 <dwc_otg_setup_params+0x186>
		dwc_otg_set_param_dev_tx_fifo_size(core_if,
 800d1c2:	6878      	ldr	r0, [r7, #4]
 800d1c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d1c8:	68fa      	ldr	r2, [r7, #12]
 800d1ca:	f000 ffd5 	bl	800e178 <dwc_otg_set_param_dev_tx_fifo_size>
		dwc_otg_set_param_dev_perio_tx_fifo_size(core_if,
							 dwc_param_dev_perio_tx_fifo_size_default,
							 i);
	}

	for (i = 0; i < 15; i++) {
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	f103 0301 	add.w	r3, r3, #1
 800d1d4:	60fb      	str	r3, [r7, #12]
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	2b0e      	cmp	r3, #14
 800d1da:	ddf2      	ble.n	800d1c2 <dwc_otg_setup_params+0x172>
		dwc_otg_set_param_dev_tx_fifo_size(core_if,
						   dwc_param_dev_tx_fifo_size_default,
						   i);
	}
	dwc_otg_set_param_thr_ctl(core_if, dwc_param_thr_ctl_default);
 800d1dc:	6878      	ldr	r0, [r7, #4]
 800d1de:	f04f 0100 	mov.w	r1, #0
 800d1e2:	f001 f829 	bl	800e238 <dwc_otg_set_param_thr_ctl>
	dwc_otg_set_param_mpi_enable(core_if, dwc_param_mpi_enable_default);
 800d1e6:	6878      	ldr	r0, [r7, #4]
 800d1e8:	f04f 0100 	mov.w	r1, #0
 800d1ec:	f001 f998 	bl	800e520 <dwc_otg_set_param_mpi_enable>
	dwc_otg_set_param_pti_enable(core_if, dwc_param_pti_enable_default);
 800d1f0:	6878      	ldr	r0, [r7, #4]
 800d1f2:	f04f 0100 	mov.w	r1, #0
 800d1f6:	f001 f951 	bl	800e49c <dwc_otg_set_param_pti_enable>
	dwc_otg_set_param_lpm_enable(core_if, dwc_param_lpm_enable_default);
 800d1fa:	6878      	ldr	r0, [r7, #4]
 800d1fc:	f04f 0101 	mov.w	r1, #1
 800d200:	f001 f862 	bl	800e2c8 <dwc_otg_set_param_lpm_enable>
	dwc_otg_set_param_ic_usb_cap(core_if, dwc_param_ic_usb_cap_default);
 800d204:	6878      	ldr	r0, [r7, #4]
 800d206:	f04f 0100 	mov.w	r1, #0
 800d20a:	f001 fa0d 	bl	800e628 <dwc_otg_set_param_ic_usb_cap>
	dwc_otg_set_param_tx_thr_length(core_if,
 800d20e:	6878      	ldr	r0, [r7, #4]
 800d210:	f04f 0140 	mov.w	r1, #64	; 0x40
 800d214:	f001 f89a 	bl	800e34c <dwc_otg_set_param_tx_thr_length>
					dwc_param_tx_thr_length_default);
	dwc_otg_set_param_rx_thr_length(core_if,
 800d218:	6878      	ldr	r0, [r7, #4]
 800d21a:	f04f 0140 	mov.w	r1, #64	; 0x40
 800d21e:	f001 f8bf 	bl	800e3a0 <dwc_otg_set_param_rx_thr_length>
					dwc_param_rx_thr_length_default);
	dwc_otg_set_param_ahb_thr_ratio(core_if,
 800d222:	6878      	ldr	r0, [r7, #4]
 800d224:	f04f 0100 	mov.w	r1, #0
 800d228:	f001 fa40 	bl	800e6ac <dwc_otg_set_param_ahb_thr_ratio>
					dwc_param_ahb_thr_ratio_default);
	dwc_otg_set_param_power_down(core_if, dwc_param_power_down_default);
 800d22c:	6878      	ldr	r0, [r7, #4]
 800d22e:	f04f 0100 	mov.w	r1, #0
 800d232:	f001 faa1 	bl	800e778 <dwc_otg_set_param_power_down>
	dwc_otg_set_param_reload_ctl(core_if, dwc_param_reload_ctl_default);
 800d236:	6878      	ldr	r0, [r7, #4]
 800d238:	f04f 0100 	mov.w	r1, #0
 800d23c:	f001 fae8 	bl	800e810 <dwc_otg_set_param_reload_ctl>
	dwc_otg_set_param_otg_ver(core_if, dwc_param_otg_ver_default);
 800d240:	6878      	ldr	r0, [r7, #4]
 800d242:	f04f 0101 	mov.w	r1, #1
 800d246:	f001 fb2f 	bl	800e8a8 <dwc_otg_set_param_otg_ver>
	dwc_otg_set_param_adp_enable(core_if, dwc_param_adp_enable_default);
 800d24a:	6878      	ldr	r0, [r7, #4]
 800d24c:	f04f 0100 	mov.w	r1, #0
 800d250:	f001 f9a8 	bl	800e5a4 <dwc_otg_set_param_adp_enable>
	return 0;
 800d254:	f04f 0300 	mov.w	r3, #0
}
 800d258:	4618      	mov	r0, r3
 800d25a:	f107 0710 	add.w	r7, r7, #16
 800d25e:	46bd      	mov	sp, r7
 800d260:	bd80      	pop	{r7, pc}
 800d262:	bf00      	nop

0800d264 <dwc_otg_is_dma_enable>:

uint8_t dwc_otg_is_dma_enable(dwc_otg_core_if_t * core_if)
{
 800d264:	b480      	push	{r7}
 800d266:	b083      	sub	sp, #12
 800d268:	af00      	add	r7, sp, #0
 800d26a:	6078      	str	r0, [r7, #4]
	return core_if->dma_enable;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
}
 800d272:	4618      	mov	r0, r3
 800d274:	f107 070c 	add.w	r7, r7, #12
 800d278:	46bd      	mov	sp, r7
 800d27a:	bc80      	pop	{r7}
 800d27c:	4770      	bx	lr
 800d27e:	bf00      	nop

0800d280 <dwc_otg_set_param_otg_cap>:
		(((_param_) < (_low_)) || \
		((_param_) > (_high_)))

/* Parameter access functions */
int dwc_otg_set_param_otg_cap(dwc_otg_core_if_t * core_if, int32_t val)
{
 800d280:	b580      	push	{r7, lr}
 800d282:	b084      	sub	sp, #16
 800d284:	af00      	add	r7, sp, #0
 800d286:	6078      	str	r0, [r7, #4]
 800d288:	6039      	str	r1, [r7, #0]
	int valid;
	int retval = 0;
 800d28a:	f04f 0300 	mov.w	r3, #0
 800d28e:	60bb      	str	r3, [r7, #8]
	if (DWC_OTG_PARAM_TEST(val, 0, 2)) {
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	2b00      	cmp	r3, #0
 800d294:	db02      	blt.n	800d29c <dwc_otg_set_param_otg_cap+0x1c>
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	2b02      	cmp	r3, #2
 800d29a:	dd03      	ble.n	800d2a4 <dwc_otg_set_param_otg_cap+0x24>
		DWC_WARN("Wrong value for otg_cap parameter\n");
		DWC_WARN("otg_cap parameter must be 0,1 or 2\n");
		retval = -DWC_E_INVALID;
 800d29c:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d2a0:	60bb      	str	r3, [r7, #8]
		goto out;
 800d2a2:	e074      	b.n	800d38e <dwc_otg_set_param_otg_cap+0x10e>
	}

	valid = 1;
 800d2a4:	f04f 0301 	mov.w	r3, #1
 800d2a8:	60fb      	str	r3, [r7, #12]
	switch (val) {
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	2b01      	cmp	r3, #1
 800d2ae:	d00f      	beq.n	800d2d0 <dwc_otg_set_param_otg_cap+0x50>
 800d2b0:	2b02      	cmp	r3, #2
 800d2b2:	d031      	beq.n	800d318 <dwc_otg_set_param_otg_cap+0x98>
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d134      	bne.n	800d322 <dwc_otg_set_param_otg_cap+0xa2>
	case DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE:
		if (core_if->hwcfg2.b.op_mode !=
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d2be:	f003 0307 	and.w	r3, r3, #7
 800d2c2:	b2db      	uxtb	r3, r3
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d029      	beq.n	800d31c <dwc_otg_set_param_otg_cap+0x9c>
		    DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
			valid = 0;
 800d2c8:	f04f 0300 	mov.w	r3, #0
 800d2cc:	60fb      	str	r3, [r7, #12]
		break;
 800d2ce:	e025      	b.n	800d31c <dwc_otg_set_param_otg_cap+0x9c>
	case DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE:
		if ((core_if->hwcfg2.b.op_mode !=
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d2d6:	f003 0307 	and.w	r3, r3, #7
 800d2da:	b2db      	uxtb	r3, r3
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d01f      	beq.n	800d320 <dwc_otg_set_param_otg_cap+0xa0>
		     DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
		    && (core_if->hwcfg2.b.op_mode !=
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d2e6:	f003 0307 	and.w	r3, r3, #7
 800d2ea:	b2db      	uxtb	r3, r3
 800d2ec:	2b01      	cmp	r3, #1
 800d2ee:	d017      	beq.n	800d320 <dwc_otg_set_param_otg_cap+0xa0>
			DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG)
		    && (core_if->hwcfg2.b.op_mode !=
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d2f6:	f003 0307 	and.w	r3, r3, #7
 800d2fa:	b2db      	uxtb	r3, r3
 800d2fc:	2b03      	cmp	r3, #3
 800d2fe:	d00f      	beq.n	800d320 <dwc_otg_set_param_otg_cap+0xa0>
			DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE)
		    && (core_if->hwcfg2.b.op_mode !=
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d306:	f003 0307 	and.w	r3, r3, #7
 800d30a:	b2db      	uxtb	r3, r3
 800d30c:	2b05      	cmp	r3, #5
 800d30e:	d007      	beq.n	800d320 <dwc_otg_set_param_otg_cap+0xa0>
			DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)) {
			valid = 0;
 800d310:	f04f 0300 	mov.w	r3, #0
 800d314:	60fb      	str	r3, [r7, #12]
		}
		break;
 800d316:	e003      	b.n	800d320 <dwc_otg_set_param_otg_cap+0xa0>
	case DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE:
		/* always valid */
		break;
 800d318:	bf00      	nop
 800d31a:	e002      	b.n	800d322 <dwc_otg_set_param_otg_cap+0xa2>
	switch (val) {
	case DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE:
		if (core_if->hwcfg2.b.op_mode !=
		    DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
			valid = 0;
		break;
 800d31c:	bf00      	nop
 800d31e:	e000      	b.n	800d322 <dwc_otg_set_param_otg_cap+0xa2>
			DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE)
		    && (core_if->hwcfg2.b.op_mode !=
			DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)) {
			valid = 0;
		}
		break;
 800d320:	bf00      	nop
	case DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE:
		/* always valid */
		break;
	}
	if (!valid) {
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d12e      	bne.n	800d386 <dwc_otg_set_param_otg_cap+0x106>
		if (dwc_otg_param_initialized(core_if->core_params->otg_cap)) {
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	685b      	ldr	r3, [r3, #4]
 800d32e:	4618      	mov	r0, r3
 800d330:	f7ff fe7c 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for otg_cap paremter. Check HW configuration.\n",
			     val);
		}
		val =
		    (((core_if->hwcfg2.b.op_mode ==
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d33a:	f003 0307 	and.w	r3, r3, #7
 800d33e:	b2db      	uxtb	r3, r3
		if (dwc_otg_param_initialized(core_if->core_params->otg_cap)) {
			DWC_ERROR
			    ("%d invalid for otg_cap paremter. Check HW configuration.\n",
			     val);
		}
		val =
 800d340:	2b00      	cmp	r3, #0
 800d342:	d017      	beq.n	800d374 <dwc_otg_set_param_otg_cap+0xf4>
		    (((core_if->hwcfg2.b.op_mode ==
		       DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
		      || (core_if->hwcfg2.b.op_mode ==
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d34a:	f003 0307 	and.w	r3, r3, #7
 800d34e:	b2db      	uxtb	r3, r3
 800d350:	2b01      	cmp	r3, #1
 800d352:	d00f      	beq.n	800d374 <dwc_otg_set_param_otg_cap+0xf4>
			  DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG)
		      || (core_if->hwcfg2.b.op_mode ==
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d35a:	f003 0307 	and.w	r3, r3, #7
 800d35e:	b2db      	uxtb	r3, r3
 800d360:	2b03      	cmp	r3, #3
 800d362:	d007      	beq.n	800d374 <dwc_otg_set_param_otg_cap+0xf4>
			  DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE)
		      || (core_if->hwcfg2.b.op_mode ==
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d36a:	f003 0307 	and.w	r3, r3, #7
 800d36e:	b2db      	uxtb	r3, r3
 800d370:	2b05      	cmp	r3, #5
 800d372:	d102      	bne.n	800d37a <dwc_otg_set_param_otg_cap+0xfa>
		if (dwc_otg_param_initialized(core_if->core_params->otg_cap)) {
			DWC_ERROR
			    ("%d invalid for otg_cap paremter. Check HW configuration.\n",
			     val);
		}
		val =
 800d374:	f04f 0301 	mov.w	r3, #1
 800d378:	e001      	b.n	800d37e <dwc_otg_set_param_otg_cap+0xfe>
 800d37a:	f04f 0302 	mov.w	r3, #2
 800d37e:	603b      	str	r3, [r7, #0]
			  DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE)
		      || (core_if->hwcfg2.b.op_mode ==
			  DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)) ?
		     DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE :
		     DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		retval = -DWC_E_INVALID;
 800d380:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d384:	60bb      	str	r3, [r7, #8]
	}

	core_if->core_params->otg_cap = val;
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	683a      	ldr	r2, [r7, #0]
 800d38c:	605a      	str	r2, [r3, #4]
out:
	return retval;
 800d38e:	68bb      	ldr	r3, [r7, #8]
}
 800d390:	4618      	mov	r0, r3
 800d392:	f107 0710 	add.w	r7, r7, #16
 800d396:	46bd      	mov	sp, r7
 800d398:	bd80      	pop	{r7, pc}
 800d39a:	bf00      	nop

0800d39c <dwc_otg_get_param_otg_cap>:

int32_t dwc_otg_get_param_otg_cap(dwc_otg_core_if_t * core_if)
{
 800d39c:	b480      	push	{r7}
 800d39e:	b083      	sub	sp, #12
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	6078      	str	r0, [r7, #4]
	return core_if->core_params->otg_cap;
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	685b      	ldr	r3, [r3, #4]
}
 800d3aa:	4618      	mov	r0, r3
 800d3ac:	f107 070c 	add.w	r7, r7, #12
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	bc80      	pop	{r7}
 800d3b4:	4770      	bx	lr
 800d3b6:	bf00      	nop

0800d3b8 <dwc_otg_set_param_opt>:

int dwc_otg_set_param_opt(dwc_otg_core_if_t * core_if, int32_t val)
{
 800d3b8:	b480      	push	{r7}
 800d3ba:	b083      	sub	sp, #12
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	6078      	str	r0, [r7, #4]
 800d3c0:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800d3c2:	683b      	ldr	r3, [r7, #0]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	db02      	blt.n	800d3ce <dwc_otg_set_param_opt+0x16>
 800d3c8:	683b      	ldr	r3, [r7, #0]
 800d3ca:	2b01      	cmp	r3, #1
 800d3cc:	dd02      	ble.n	800d3d4 <dwc_otg_set_param_opt+0x1c>
		DWC_WARN("Wrong value for opt parameter\n");
		return -DWC_E_INVALID;
 800d3ce:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d3d2:	e005      	b.n	800d3e0 <dwc_otg_set_param_opt+0x28>
	}
	core_if->core_params->opt = val;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	683a      	ldr	r2, [r7, #0]
 800d3da:	601a      	str	r2, [r3, #0]
	return 0;
 800d3dc:	f04f 0300 	mov.w	r3, #0
}
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	f107 070c 	add.w	r7, r7, #12
 800d3e6:	46bd      	mov	sp, r7
 800d3e8:	bc80      	pop	{r7}
 800d3ea:	4770      	bx	lr

0800d3ec <dwc_otg_get_param_opt>:

int32_t dwc_otg_get_param_opt(dwc_otg_core_if_t * core_if)
{
 800d3ec:	b480      	push	{r7}
 800d3ee:	b083      	sub	sp, #12
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
	return core_if->core_params->opt;
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	681b      	ldr	r3, [r3, #0]
}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	f107 070c 	add.w	r7, r7, #12
 800d400:	46bd      	mov	sp, r7
 800d402:	bc80      	pop	{r7}
 800d404:	4770      	bx	lr
 800d406:	bf00      	nop

0800d408 <dwc_otg_set_param_dma_enable>:

int dwc_otg_set_param_dma_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	b084      	sub	sp, #16
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	6078      	str	r0, [r7, #4]
 800d410:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800d412:	f04f 0300 	mov.w	r3, #0
 800d416:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800d418:	683b      	ldr	r3, [r7, #0]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	db02      	blt.n	800d424 <dwc_otg_set_param_dma_enable+0x1c>
 800d41e:	683b      	ldr	r3, [r7, #0]
 800d420:	2b01      	cmp	r3, #1
 800d422:	dd02      	ble.n	800d42a <dwc_otg_set_param_dma_enable+0x22>
		DWC_WARN("Wrong value for dma enable\n");
		return -DWC_E_INVALID;
 800d424:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d428:	e023      	b.n	800d472 <dwc_otg_set_param_dma_enable+0x6a>
	}

	if ((val == 1) && (core_if->hwcfg2.b.architecture == 0)) {
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	2b01      	cmp	r3, #1
 800d42e:	d113      	bne.n	800d458 <dwc_otg_set_param_dma_enable+0x50>
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d436:	f003 0318 	and.w	r3, r3, #24
 800d43a:	b2db      	uxtb	r3, r3
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d10b      	bne.n	800d458 <dwc_otg_set_param_dma_enable+0x50>
		if (dwc_otg_param_initialized(core_if->core_params->dma_enable)) {
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	689b      	ldr	r3, [r3, #8]
 800d446:	4618      	mov	r0, r3
 800d448:	f7ff fdf0 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for dma_enable paremter. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800d44c:	f04f 0300 	mov.w	r3, #0
 800d450:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800d452:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d456:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->dma_enable = val;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	683a      	ldr	r2, [r7, #0]
 800d45e:	609a      	str	r2, [r3, #8]
	if (val == 0) {
 800d460:	683b      	ldr	r3, [r7, #0]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d104      	bne.n	800d470 <dwc_otg_set_param_dma_enable+0x68>
		dwc_otg_set_param_dma_desc_enable(core_if, 0);
 800d466:	6878      	ldr	r0, [r7, #4]
 800d468:	f04f 0100 	mov.w	r1, #0
 800d46c:	f000 f814 	bl	800d498 <dwc_otg_set_param_dma_desc_enable>
	}
	return retval;
 800d470:	68fb      	ldr	r3, [r7, #12]
}
 800d472:	4618      	mov	r0, r3
 800d474:	f107 0710 	add.w	r7, r7, #16
 800d478:	46bd      	mov	sp, r7
 800d47a:	bd80      	pop	{r7, pc}

0800d47c <dwc_otg_get_param_dma_enable>:

int32_t dwc_otg_get_param_dma_enable(dwc_otg_core_if_t * core_if)
{
 800d47c:	b480      	push	{r7}
 800d47e:	b083      	sub	sp, #12
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dma_enable;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	689b      	ldr	r3, [r3, #8]
}
 800d48a:	4618      	mov	r0, r3
 800d48c:	f107 070c 	add.w	r7, r7, #12
 800d490:	46bd      	mov	sp, r7
 800d492:	bc80      	pop	{r7}
 800d494:	4770      	bx	lr
 800d496:	bf00      	nop

0800d498 <dwc_otg_set_param_dma_desc_enable>:

int dwc_otg_set_param_dma_desc_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b084      	sub	sp, #16
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
 800d4a0:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800d4a2:	f04f 0300 	mov.w	r3, #0
 800d4a6:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	db02      	blt.n	800d4b4 <dwc_otg_set_param_dma_desc_enable+0x1c>
 800d4ae:	683b      	ldr	r3, [r7, #0]
 800d4b0:	2b01      	cmp	r3, #1
 800d4b2:	dd02      	ble.n	800d4ba <dwc_otg_set_param_dma_desc_enable+0x22>
		DWC_WARN("Wrong value for dma_enable\n");
		DWC_WARN("dma_desc_enable must be 0 or 1\n");
		return -DWC_E_INVALID;
 800d4b4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d4b8:	e021      	b.n	800d4fe <dwc_otg_set_param_dma_desc_enable+0x66>
	}

	if ((val == 1)
 800d4ba:	683b      	ldr	r3, [r7, #0]
 800d4bc:	2b01      	cmp	r3, #1
 800d4be:	d119      	bne.n	800d4f4 <dwc_otg_set_param_dma_desc_enable+0x5c>
	    && ((dwc_otg_get_param_dma_enable(core_if) == 0)
 800d4c0:	6878      	ldr	r0, [r7, #4]
 800d4c2:	f7ff ffdb 	bl	800d47c <dwc_otg_get_param_dma_enable>
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d007      	beq.n	800d4dc <dwc_otg_set_param_dma_desc_enable+0x44>
		|| (core_if->hwcfg4.b.desc_dma == 0))) {
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800d4d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d4d6:	b2db      	uxtb	r3, r3
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d10b      	bne.n	800d4f4 <dwc_otg_set_param_dma_desc_enable+0x5c>
		if (dwc_otg_param_initialized
		    (core_if->core_params->dma_desc_enable)) {
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	68db      	ldr	r3, [r3, #12]
 800d4e2:	4618      	mov	r0, r3
 800d4e4:	f7ff fda2 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for dma_desc_enable paremter. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800d4e8:	f04f 0300 	mov.w	r3, #0
 800d4ec:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800d4ee:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d4f2:	60fb      	str	r3, [r7, #12]
	}
	core_if->core_params->dma_desc_enable = val;
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	683a      	ldr	r2, [r7, #0]
 800d4fa:	60da      	str	r2, [r3, #12]
	return retval;
 800d4fc:	68fb      	ldr	r3, [r7, #12]
}
 800d4fe:	4618      	mov	r0, r3
 800d500:	f107 0710 	add.w	r7, r7, #16
 800d504:	46bd      	mov	sp, r7
 800d506:	bd80      	pop	{r7, pc}

0800d508 <dwc_otg_get_param_dma_desc_enable>:

int32_t dwc_otg_get_param_dma_desc_enable(dwc_otg_core_if_t * core_if)
{
 800d508:	b480      	push	{r7}
 800d50a:	b083      	sub	sp, #12
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dma_desc_enable;
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	68db      	ldr	r3, [r3, #12]
}
 800d516:	4618      	mov	r0, r3
 800d518:	f107 070c 	add.w	r7, r7, #12
 800d51c:	46bd      	mov	sp, r7
 800d51e:	bc80      	pop	{r7}
 800d520:	4770      	bx	lr
 800d522:	bf00      	nop

0800d524 <dwc_otg_set_param_host_support_fs_ls_low_power>:

int dwc_otg_set_param_host_support_fs_ls_low_power(dwc_otg_core_if_t * core_if,
						   int32_t val)
{
 800d524:	b480      	push	{r7}
 800d526:	b083      	sub	sp, #12
 800d528:	af00      	add	r7, sp, #0
 800d52a:	6078      	str	r0, [r7, #4]
 800d52c:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800d52e:	683b      	ldr	r3, [r7, #0]
 800d530:	2b00      	cmp	r3, #0
 800d532:	db02      	blt.n	800d53a <dwc_otg_set_param_host_support_fs_ls_low_power+0x16>
 800d534:	683b      	ldr	r3, [r7, #0]
 800d536:	2b01      	cmp	r3, #1
 800d538:	dd02      	ble.n	800d540 <dwc_otg_set_param_host_support_fs_ls_low_power+0x1c>
		DWC_WARN("Wrong value for host_support_fs_low_power\n");
		DWC_WARN("host_support_fs_low_power must be 0 or 1\n");
		return -DWC_E_INVALID;
 800d53a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d53e:	e005      	b.n	800d54c <dwc_otg_set_param_host_support_fs_ls_low_power+0x28>
	}
	core_if->core_params->host_support_fs_ls_low_power = val;
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	683a      	ldr	r2, [r7, #0]
 800d546:	619a      	str	r2, [r3, #24]
	return 0;
 800d548:	f04f 0300 	mov.w	r3, #0
}
 800d54c:	4618      	mov	r0, r3
 800d54e:	f107 070c 	add.w	r7, r7, #12
 800d552:	46bd      	mov	sp, r7
 800d554:	bc80      	pop	{r7}
 800d556:	4770      	bx	lr

0800d558 <dwc_otg_get_param_host_support_fs_ls_low_power>:

int32_t dwc_otg_get_param_host_support_fs_ls_low_power(dwc_otg_core_if_t *
						       core_if)
{
 800d558:	b480      	push	{r7}
 800d55a:	b083      	sub	sp, #12
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_support_fs_ls_low_power;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	699b      	ldr	r3, [r3, #24]
}
 800d566:	4618      	mov	r0, r3
 800d568:	f107 070c 	add.w	r7, r7, #12
 800d56c:	46bd      	mov	sp, r7
 800d56e:	bc80      	pop	{r7}
 800d570:	4770      	bx	lr
 800d572:	bf00      	nop

0800d574 <dwc_otg_set_param_enable_dynamic_fifo>:

int dwc_otg_set_param_enable_dynamic_fifo(dwc_otg_core_if_t * core_if,
					  int32_t val)
{
 800d574:	b580      	push	{r7, lr}
 800d576:	b084      	sub	sp, #16
 800d578:	af00      	add	r7, sp, #0
 800d57a:	6078      	str	r0, [r7, #4]
 800d57c:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800d57e:	f04f 0300 	mov.w	r3, #0
 800d582:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800d584:	683b      	ldr	r3, [r7, #0]
 800d586:	2b00      	cmp	r3, #0
 800d588:	db02      	blt.n	800d590 <dwc_otg_set_param_enable_dynamic_fifo+0x1c>
 800d58a:	683b      	ldr	r3, [r7, #0]
 800d58c:	2b01      	cmp	r3, #1
 800d58e:	dd02      	ble.n	800d596 <dwc_otg_set_param_enable_dynamic_fifo+0x22>
		DWC_WARN("Wrong value for enable_dynamic_fifo\n");
		DWC_WARN("enable_dynamic_fifo must be 0 or 1\n");
		return -DWC_E_INVALID;
 800d590:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d594:	e01b      	b.n	800d5ce <dwc_otg_set_param_enable_dynamic_fifo+0x5a>
	}

	if ((val == 1) && (core_if->hwcfg2.b.dynamic_fifo == 0)) {
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	2b01      	cmp	r3, #1
 800d59a:	d113      	bne.n	800d5c4 <dwc_otg_set_param_enable_dynamic_fifo+0x50>
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d5a2:	f003 0308 	and.w	r3, r3, #8
 800d5a6:	b2db      	uxtb	r3, r3
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d10b      	bne.n	800d5c4 <dwc_otg_set_param_enable_dynamic_fifo+0x50>
		if (dwc_otg_param_initialized
		    (core_if->core_params->enable_dynamic_fifo)) {
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	6a1b      	ldr	r3, [r3, #32]
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	f7ff fd3a 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for enable_dynamic_fifo paremter. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800d5b8:	f04f 0300 	mov.w	r3, #0
 800d5bc:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800d5be:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d5c2:	60fb      	str	r3, [r7, #12]
	}
	core_if->core_params->enable_dynamic_fifo = val;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	683a      	ldr	r2, [r7, #0]
 800d5ca:	621a      	str	r2, [r3, #32]
	return retval;
 800d5cc:	68fb      	ldr	r3, [r7, #12]
}
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	f107 0710 	add.w	r7, r7, #16
 800d5d4:	46bd      	mov	sp, r7
 800d5d6:	bd80      	pop	{r7, pc}

0800d5d8 <dwc_otg_get_param_enable_dynamic_fifo>:

int32_t dwc_otg_get_param_enable_dynamic_fifo(dwc_otg_core_if_t * core_if)
{
 800d5d8:	b480      	push	{r7}
 800d5da:	b083      	sub	sp, #12
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	6078      	str	r0, [r7, #4]
	return core_if->core_params->enable_dynamic_fifo;
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	6a1b      	ldr	r3, [r3, #32]
}
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f107 070c 	add.w	r7, r7, #12
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	bc80      	pop	{r7}
 800d5f0:	4770      	bx	lr
 800d5f2:	bf00      	nop

0800d5f4 <dwc_otg_set_param_data_fifo_size>:

int dwc_otg_set_param_data_fifo_size(dwc_otg_core_if_t * core_if, int32_t val)
{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	b084      	sub	sp, #16
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	6078      	str	r0, [r7, #4]
 800d5fc:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800d5fe:	f04f 0300 	mov.w	r3, #0
 800d602:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 32, 32768)) {
 800d604:	683b      	ldr	r3, [r7, #0]
 800d606:	2b1f      	cmp	r3, #31
 800d608:	dd03      	ble.n	800d612 <dwc_otg_set_param_data_fifo_size+0x1e>
 800d60a:	683b      	ldr	r3, [r7, #0]
 800d60c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d610:	dd02      	ble.n	800d618 <dwc_otg_set_param_data_fifo_size+0x24>
		DWC_WARN("Wrong value for data_fifo_size\n");
		DWC_WARN("data_fifo_size must be 32-32768\n");
		return -DWC_E_INVALID;
 800d612:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d616:	e018      	b.n	800d64a <dwc_otg_set_param_data_fifo_size+0x56>
	}

	if (val > core_if->hwcfg3.b.dfifo_depth) {
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800d61e:	461a      	mov	r2, r3
 800d620:	683b      	ldr	r3, [r7, #0]
 800d622:	429a      	cmp	r2, r3
 800d624:	da0c      	bge.n	800d640 <dwc_otg_set_param_data_fifo_size+0x4c>
		if (dwc_otg_param_initialized
		    (core_if->core_params->data_fifo_size)) {
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d62c:	4618      	mov	r0, r3
 800d62e:	f7ff fcfd 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for data_fifo_size parameter. Check HW configuration.\n",
			     val);
		}
		val = core_if->hwcfg3.b.dfifo_depth;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800d638:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800d63a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d63e:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->data_fifo_size = val;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	683a      	ldr	r2, [r7, #0]
 800d646:	625a      	str	r2, [r3, #36]	; 0x24
	return retval;
 800d648:	68fb      	ldr	r3, [r7, #12]
}
 800d64a:	4618      	mov	r0, r3
 800d64c:	f107 0710 	add.w	r7, r7, #16
 800d650:	46bd      	mov	sp, r7
 800d652:	bd80      	pop	{r7, pc}

0800d654 <dwc_otg_get_param_data_fifo_size>:

int32_t dwc_otg_get_param_data_fifo_size(dwc_otg_core_if_t * core_if)
{
 800d654:	b480      	push	{r7}
 800d656:	b083      	sub	sp, #12
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->data_fifo_size;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800d662:	4618      	mov	r0, r3
 800d664:	f107 070c 	add.w	r7, r7, #12
 800d668:	46bd      	mov	sp, r7
 800d66a:	bc80      	pop	{r7}
 800d66c:	4770      	bx	lr
 800d66e:	bf00      	nop

0800d670 <dwc_otg_set_param_dev_rx_fifo_size>:

int dwc_otg_set_param_dev_rx_fifo_size(dwc_otg_core_if_t * core_if, int32_t val)
{
 800d670:	b590      	push	{r4, r7, lr}
 800d672:	b085      	sub	sp, #20
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
 800d678:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800d67a:	f04f 0300 	mov.w	r3, #0
 800d67e:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800d680:	683b      	ldr	r3, [r7, #0]
 800d682:	2b0f      	cmp	r3, #15
 800d684:	dd03      	ble.n	800d68e <dwc_otg_set_param_dev_rx_fifo_size+0x1e>
 800d686:	683b      	ldr	r3, [r7, #0]
 800d688:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d68c:	dd02      	ble.n	800d694 <dwc_otg_set_param_dev_rx_fifo_size+0x24>
		DWC_WARN("Wrong value for dev_rx_fifo_size\n");
		DWC_WARN("dev_rx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
 800d68e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d692:	e021      	b.n	800d6d8 <dwc_otg_set_param_dev_rx_fifo_size+0x68>
	}

	if (val > DWC_READ_REG32(&core_if->core_global_regs->grxfsiz)) {
 800d694:	683c      	ldr	r4, [r7, #0]
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	685b      	ldr	r3, [r3, #4]
 800d69a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800d69e:	4618      	mov	r0, r3
 800d6a0:	f7f9 f8fc 	bl	800689c <DWC_READ_REG32>
 800d6a4:	4603      	mov	r3, r0
 800d6a6:	429c      	cmp	r4, r3
 800d6a8:	d911      	bls.n	800d6ce <dwc_otg_set_param_dev_rx_fifo_size+0x5e>
		if (dwc_otg_param_initialized(core_if->core_params->dev_rx_fifo_size)) {
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d6b0:	4618      	mov	r0, r3
 800d6b2:	f7ff fcbb 	bl	800d02c <dwc_otg_param_initialized>
		DWC_WARN("%d invalid for dev_rx_fifo_size parameter\n", val);
		}
		val = DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	685b      	ldr	r3, [r3, #4]
 800d6ba:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800d6be:	4618      	mov	r0, r3
 800d6c0:	f7f9 f8ec 	bl	800689c <DWC_READ_REG32>
 800d6c4:	4603      	mov	r3, r0
 800d6c6:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800d6c8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d6cc:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->dev_rx_fifo_size = val;
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	683a      	ldr	r2, [r7, #0]
 800d6d4:	629a      	str	r2, [r3, #40]	; 0x28
	return retval;
 800d6d6:	68fb      	ldr	r3, [r7, #12]
}
 800d6d8:	4618      	mov	r0, r3
 800d6da:	f107 0714 	add.w	r7, r7, #20
 800d6de:	46bd      	mov	sp, r7
 800d6e0:	bd90      	pop	{r4, r7, pc}
 800d6e2:	bf00      	nop

0800d6e4 <dwc_otg_get_param_dev_rx_fifo_size>:

int32_t dwc_otg_get_param_dev_rx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800d6e4:	b480      	push	{r7}
 800d6e6:	b083      	sub	sp, #12
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dev_rx_fifo_size;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 800d6f2:	4618      	mov	r0, r3
 800d6f4:	f107 070c 	add.w	r7, r7, #12
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	bc80      	pop	{r7}
 800d6fc:	4770      	bx	lr
 800d6fe:	bf00      	nop

0800d700 <dwc_otg_set_param_dev_nperio_tx_fifo_size>:

int dwc_otg_set_param_dev_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if,
					      int32_t val)
{
 800d700:	b590      	push	{r4, r7, lr}
 800d702:	b085      	sub	sp, #20
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]
 800d708:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800d70a:	f04f 0300 	mov.w	r3, #0
 800d70e:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800d710:	683b      	ldr	r3, [r7, #0]
 800d712:	2b0f      	cmp	r3, #15
 800d714:	dd03      	ble.n	800d71e <dwc_otg_set_param_dev_nperio_tx_fifo_size+0x1e>
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d71c:	dd02      	ble.n	800d724 <dwc_otg_set_param_dev_nperio_tx_fifo_size+0x24>
		DWC_WARN("Wrong value for dev_nperio_tx_fifo\n");
		DWC_WARN("dev_nperio_tx_fifo must be 16-32768\n");
		return -DWC_E_INVALID;
 800d71e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d722:	e025      	b.n	800d770 <dwc_otg_set_param_dev_nperio_tx_fifo_size+0x70>
	}

	if (val > (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >> 16)) {
 800d724:	683c      	ldr	r4, [r7, #0]
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	685b      	ldr	r3, [r3, #4]
 800d72a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800d72e:	4618      	mov	r0, r3
 800d730:	f7f9 f8b4 	bl	800689c <DWC_READ_REG32>
 800d734:	4603      	mov	r3, r0
 800d736:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800d73a:	429c      	cmp	r4, r3
 800d73c:	d913      	bls.n	800d766 <dwc_otg_set_param_dev_nperio_tx_fifo_size+0x66>
		if (dwc_otg_param_initialized
		    (core_if->core_params->dev_nperio_tx_fifo_size)) {
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d744:	4618      	mov	r0, r3
 800d746:	f7ff fc71 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for dev_nperio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
		    (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >>
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	685b      	ldr	r3, [r3, #4]
 800d74e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800d752:	4618      	mov	r0, r3
 800d754:	f7f9 f8a2 	bl	800689c <DWC_READ_REG32>
 800d758:	4603      	mov	r3, r0
 800d75a:	ea4f 4313 	mov.w	r3, r3, lsr #16
		    (core_if->core_params->dev_nperio_tx_fifo_size)) {
			DWC_ERROR
			    ("%d invalid for dev_nperio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
 800d75e:	603b      	str	r3, [r7, #0]
		    (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >>
		     16);
		retval = -DWC_E_INVALID;
 800d760:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d764:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->dev_nperio_tx_fifo_size = val;
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	683a      	ldr	r2, [r7, #0]
 800d76c:	62da      	str	r2, [r3, #44]	; 0x2c
	return retval;
 800d76e:	68fb      	ldr	r3, [r7, #12]
}
 800d770:	4618      	mov	r0, r3
 800d772:	f107 0714 	add.w	r7, r7, #20
 800d776:	46bd      	mov	sp, r7
 800d778:	bd90      	pop	{r4, r7, pc}
 800d77a:	bf00      	nop

0800d77c <dwc_otg_get_param_dev_nperio_tx_fifo_size>:

int32_t dwc_otg_get_param_dev_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800d77c:	b480      	push	{r7}
 800d77e:	b083      	sub	sp, #12
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dev_nperio_tx_fifo_size;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 800d78a:	4618      	mov	r0, r3
 800d78c:	f107 070c 	add.w	r7, r7, #12
 800d790:	46bd      	mov	sp, r7
 800d792:	bc80      	pop	{r7}
 800d794:	4770      	bx	lr
 800d796:	bf00      	nop

0800d798 <dwc_otg_set_param_host_rx_fifo_size>:

int dwc_otg_set_param_host_rx_fifo_size(dwc_otg_core_if_t * core_if,
					int32_t val)
{
 800d798:	b590      	push	{r4, r7, lr}
 800d79a:	b085      	sub	sp, #20
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	6078      	str	r0, [r7, #4]
 800d7a0:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800d7a2:	f04f 0300 	mov.w	r3, #0
 800d7a6:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800d7a8:	683b      	ldr	r3, [r7, #0]
 800d7aa:	2b0f      	cmp	r3, #15
 800d7ac:	dd03      	ble.n	800d7b6 <dwc_otg_set_param_host_rx_fifo_size+0x1e>
 800d7ae:	683b      	ldr	r3, [r7, #0]
 800d7b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d7b4:	dd02      	ble.n	800d7bc <dwc_otg_set_param_host_rx_fifo_size+0x24>
		DWC_WARN("Wrong value for host_rx_fifo_size\n");
		DWC_WARN("host_rx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
 800d7b6:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d7ba:	e021      	b.n	800d800 <dwc_otg_set_param_host_rx_fifo_size+0x68>
	}

	if (val > DWC_READ_REG32(&core_if->core_global_regs->grxfsiz)) {
 800d7bc:	683c      	ldr	r4, [r7, #0]
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	685b      	ldr	r3, [r3, #4]
 800d7c2:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800d7c6:	4618      	mov	r0, r3
 800d7c8:	f7f9 f868 	bl	800689c <DWC_READ_REG32>
 800d7cc:	4603      	mov	r3, r0
 800d7ce:	429c      	cmp	r4, r3
 800d7d0:	d911      	bls.n	800d7f6 <dwc_otg_set_param_host_rx_fifo_size+0x5e>
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_rx_fifo_size)) {
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d7d8:	4618      	mov	r0, r3
 800d7da:	f7ff fc27 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_rx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val = DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	685b      	ldr	r3, [r3, #4]
 800d7e2:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	f7f9 f858 	bl	800689c <DWC_READ_REG32>
 800d7ec:	4603      	mov	r3, r0
 800d7ee:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800d7f0:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d7f4:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_rx_fifo_size = val;
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	683a      	ldr	r2, [r7, #0]
 800d7fc:	66da      	str	r2, [r3, #108]	; 0x6c
	return retval;
 800d7fe:	68fb      	ldr	r3, [r7, #12]

}
 800d800:	4618      	mov	r0, r3
 800d802:	f107 0714 	add.w	r7, r7, #20
 800d806:	46bd      	mov	sp, r7
 800d808:	bd90      	pop	{r4, r7, pc}
 800d80a:	bf00      	nop

0800d80c <dwc_otg_get_param_host_rx_fifo_size>:

int32_t dwc_otg_get_param_host_rx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800d80c:	b480      	push	{r7}
 800d80e:	b083      	sub	sp, #12
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_rx_fifo_size;
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	6edb      	ldr	r3, [r3, #108]	; 0x6c
}
 800d81a:	4618      	mov	r0, r3
 800d81c:	f107 070c 	add.w	r7, r7, #12
 800d820:	46bd      	mov	sp, r7
 800d822:	bc80      	pop	{r7}
 800d824:	4770      	bx	lr
 800d826:	bf00      	nop

0800d828 <dwc_otg_set_param_host_nperio_tx_fifo_size>:

int dwc_otg_set_param_host_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if,
					       int32_t val)
{
 800d828:	b590      	push	{r4, r7, lr}
 800d82a:	b085      	sub	sp, #20
 800d82c:	af00      	add	r7, sp, #0
 800d82e:	6078      	str	r0, [r7, #4]
 800d830:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800d832:	f04f 0300 	mov.w	r3, #0
 800d836:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800d838:	683b      	ldr	r3, [r7, #0]
 800d83a:	2b0f      	cmp	r3, #15
 800d83c:	dd03      	ble.n	800d846 <dwc_otg_set_param_host_nperio_tx_fifo_size+0x1e>
 800d83e:	683b      	ldr	r3, [r7, #0]
 800d840:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d844:	dd02      	ble.n	800d84c <dwc_otg_set_param_host_nperio_tx_fifo_size+0x24>
		DWC_WARN("Wrong value for host_nperio_tx_fifo_size\n");
		DWC_WARN("host_nperio_tx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
 800d846:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d84a:	e025      	b.n	800d898 <dwc_otg_set_param_host_nperio_tx_fifo_size+0x70>
	}

	if (val > (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >> 16)) {
 800d84c:	683c      	ldr	r4, [r7, #0]
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	685b      	ldr	r3, [r3, #4]
 800d852:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800d856:	4618      	mov	r0, r3
 800d858:	f7f9 f820 	bl	800689c <DWC_READ_REG32>
 800d85c:	4603      	mov	r3, r0
 800d85e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800d862:	429c      	cmp	r4, r3
 800d864:	d913      	bls.n	800d88e <dwc_otg_set_param_host_nperio_tx_fifo_size+0x66>
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_nperio_tx_fifo_size)) {
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d86c:	4618      	mov	r0, r3
 800d86e:	f7ff fbdd 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_nperio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
		    (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >>
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	685b      	ldr	r3, [r3, #4]
 800d876:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800d87a:	4618      	mov	r0, r3
 800d87c:	f7f9 f80e 	bl	800689c <DWC_READ_REG32>
 800d880:	4603      	mov	r3, r0
 800d882:	ea4f 4313 	mov.w	r3, r3, lsr #16
		    (core_if->core_params->host_nperio_tx_fifo_size)) {
			DWC_ERROR
			    ("%d invalid for host_nperio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
 800d886:	603b      	str	r3, [r7, #0]
		    (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >>
		     16);
		retval = -DWC_E_INVALID;
 800d888:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d88c:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_nperio_tx_fifo_size = val;
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	683a      	ldr	r2, [r7, #0]
 800d894:	671a      	str	r2, [r3, #112]	; 0x70
	return retval;
 800d896:	68fb      	ldr	r3, [r7, #12]
}
 800d898:	4618      	mov	r0, r3
 800d89a:	f107 0714 	add.w	r7, r7, #20
 800d89e:	46bd      	mov	sp, r7
 800d8a0:	bd90      	pop	{r4, r7, pc}
 800d8a2:	bf00      	nop

0800d8a4 <dwc_otg_get_param_host_nperio_tx_fifo_size>:

int32_t dwc_otg_get_param_host_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800d8a4:	b480      	push	{r7}
 800d8a6:	b083      	sub	sp, #12
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_nperio_tx_fifo_size;
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
}
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f107 070c 	add.w	r7, r7, #12
 800d8b8:	46bd      	mov	sp, r7
 800d8ba:	bc80      	pop	{r7}
 800d8bc:	4770      	bx	lr
 800d8be:	bf00      	nop

0800d8c0 <dwc_otg_set_param_host_perio_tx_fifo_size>:

int dwc_otg_set_param_host_perio_tx_fifo_size(dwc_otg_core_if_t * core_if,
					      int32_t val)
{
 800d8c0:	b590      	push	{r4, r7, lr}
 800d8c2:	b085      	sub	sp, #20
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	6078      	str	r0, [r7, #4]
 800d8c8:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800d8ca:	f04f 0300 	mov.w	r3, #0
 800d8ce:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800d8d0:	683b      	ldr	r3, [r7, #0]
 800d8d2:	2b0f      	cmp	r3, #15
 800d8d4:	dd03      	ble.n	800d8de <dwc_otg_set_param_host_perio_tx_fifo_size+0x1e>
 800d8d6:	683b      	ldr	r3, [r7, #0]
 800d8d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d8dc:	dd02      	ble.n	800d8e4 <dwc_otg_set_param_host_perio_tx_fifo_size+0x24>
		DWC_WARN("Wrong value for host_perio_tx_fifo_size\n");
		DWC_WARN("host_perio_tx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
 800d8de:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d8e2:	e025      	b.n	800d930 <dwc_otg_set_param_host_perio_tx_fifo_size+0x70>
	}

	if (val >
 800d8e4:	683c      	ldr	r4, [r7, #0]
	    ((DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz) >> 16))) {
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	685b      	ldr	r3, [r3, #4]
 800d8ea:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	f7f8 ffd4 	bl	800689c <DWC_READ_REG32>
 800d8f4:	4603      	mov	r3, r0
 800d8f6:	ea4f 4313 	mov.w	r3, r3, lsr #16
		DWC_WARN("Wrong value for host_perio_tx_fifo_size\n");
		DWC_WARN("host_perio_tx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
	}

	if (val >
 800d8fa:	429c      	cmp	r4, r3
 800d8fc:	d913      	bls.n	800d926 <dwc_otg_set_param_host_perio_tx_fifo_size+0x66>
	    ((DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz) >> 16))) {
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_perio_tx_fifo_size)) {
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d904:	4618      	mov	r0, r3
 800d906:	f7ff fb91 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_perio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
		    (DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz) >>
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	685b      	ldr	r3, [r3, #4]
 800d90e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800d912:	4618      	mov	r0, r3
 800d914:	f7f8 ffc2 	bl	800689c <DWC_READ_REG32>
 800d918:	4603      	mov	r3, r0
 800d91a:	ea4f 4313 	mov.w	r3, r3, lsr #16
		    (core_if->core_params->host_perio_tx_fifo_size)) {
			DWC_ERROR
			    ("%d invalid for host_perio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
 800d91e:	603b      	str	r3, [r7, #0]
		    (DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz) >>
		     16);
		retval = -DWC_E_INVALID;
 800d920:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d924:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_perio_tx_fifo_size = val;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	683a      	ldr	r2, [r7, #0]
 800d92c:	675a      	str	r2, [r3, #116]	; 0x74
	return retval;
 800d92e:	68fb      	ldr	r3, [r7, #12]
}
 800d930:	4618      	mov	r0, r3
 800d932:	f107 0714 	add.w	r7, r7, #20
 800d936:	46bd      	mov	sp, r7
 800d938:	bd90      	pop	{r4, r7, pc}
 800d93a:	bf00      	nop

0800d93c <dwc_otg_get_param_host_perio_tx_fifo_size>:

int32_t dwc_otg_get_param_host_perio_tx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800d93c:	b480      	push	{r7}
 800d93e:	b083      	sub	sp, #12
 800d940:	af00      	add	r7, sp, #0
 800d942:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_perio_tx_fifo_size;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	6f5b      	ldr	r3, [r3, #116]	; 0x74
}
 800d94a:	4618      	mov	r0, r3
 800d94c:	f107 070c 	add.w	r7, r7, #12
 800d950:	46bd      	mov	sp, r7
 800d952:	bc80      	pop	{r7}
 800d954:	4770      	bx	lr
 800d956:	bf00      	nop

0800d958 <dwc_otg_set_param_max_transfer_size>:

int dwc_otg_set_param_max_transfer_size(dwc_otg_core_if_t * core_if,
					int32_t val)
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b084      	sub	sp, #16
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	6078      	str	r0, [r7, #4]
 800d960:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800d962:	f04f 0300 	mov.w	r3, #0
 800d966:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 2047, 524288)) {
 800d968:	683a      	ldr	r2, [r7, #0]
 800d96a:	f240 73fe 	movw	r3, #2046	; 0x7fe
 800d96e:	429a      	cmp	r2, r3
 800d970:	dd03      	ble.n	800d97a <dwc_otg_set_param_max_transfer_size+0x22>
 800d972:	683b      	ldr	r3, [r7, #0]
 800d974:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800d978:	dd02      	ble.n	800d980 <dwc_otg_set_param_max_transfer_size+0x28>
		DWC_WARN("Wrong value for max_transfer_size\n");
		DWC_WARN("max_transfer_size must be 2047-524288\n");
		return -DWC_E_INVALID;
 800d97a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d97e:	e02b      	b.n	800d9d8 <dwc_otg_set_param_max_transfer_size+0x80>
	}

	if (val >= (1 << (core_if->hwcfg3.b.xfer_size_cntr_width + 11))) {
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800d986:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800d98a:	b2db      	uxtb	r3, r3
 800d98c:	f103 030b 	add.w	r3, r3, #11
 800d990:	f04f 0201 	mov.w	r2, #1
 800d994:	fa02 f203 	lsl.w	r2, r2, r3
 800d998:	683b      	ldr	r3, [r7, #0]
 800d99a:	429a      	cmp	r2, r3
 800d99c:	dc17      	bgt.n	800d9ce <dwc_otg_set_param_max_transfer_size+0x76>
		if (dwc_otg_param_initialized
		    (core_if->core_params->max_transfer_size)) {
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	f7ff fb41 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for max_transfer_size. Check HW configuration.\n",
			     val);
		}
		val =
		    ((1 << (core_if->hwcfg3.b.packet_size_cntr_width + 11)) -
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800d9b0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800d9b4:	b2db      	uxtb	r3, r3
 800d9b6:	f103 030b 	add.w	r3, r3, #11
 800d9ba:	f04f 0201 	mov.w	r2, #1
 800d9be:	fa02 f303 	lsl.w	r3, r2, r3
		    (core_if->core_params->max_transfer_size)) {
			DWC_ERROR
			    ("%d invalid for max_transfer_size. Check HW configuration.\n",
			     val);
		}
		val =
 800d9c2:	f103 33ff 	add.w	r3, r3, #4294967295
 800d9c6:	603b      	str	r3, [r7, #0]
		    ((1 << (core_if->hwcfg3.b.packet_size_cntr_width + 11)) -
		     1);
		retval = -DWC_E_INVALID;
 800d9c8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800d9cc:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->max_transfer_size = val;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	683a      	ldr	r2, [r7, #0]
 800d9d4:	679a      	str	r2, [r3, #120]	; 0x78
	return retval;
 800d9d6:	68fb      	ldr	r3, [r7, #12]
}
 800d9d8:	4618      	mov	r0, r3
 800d9da:	f107 0710 	add.w	r7, r7, #16
 800d9de:	46bd      	mov	sp, r7
 800d9e0:	bd80      	pop	{r7, pc}
 800d9e2:	bf00      	nop

0800d9e4 <dwc_otg_get_param_max_transfer_size>:

int32_t dwc_otg_get_param_max_transfer_size(dwc_otg_core_if_t * core_if)
{
 800d9e4:	b480      	push	{r7}
 800d9e6:	b083      	sub	sp, #12
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	6078      	str	r0, [r7, #4]
	return core_if->core_params->max_transfer_size;
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
}
 800d9f2:	4618      	mov	r0, r3
 800d9f4:	f107 070c 	add.w	r7, r7, #12
 800d9f8:	46bd      	mov	sp, r7
 800d9fa:	bc80      	pop	{r7}
 800d9fc:	4770      	bx	lr
 800d9fe:	bf00      	nop

0800da00 <dwc_otg_set_param_max_packet_count>:

int dwc_otg_set_param_max_packet_count(dwc_otg_core_if_t * core_if, int32_t val)
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b084      	sub	sp, #16
 800da04:	af00      	add	r7, sp, #0
 800da06:	6078      	str	r0, [r7, #4]
 800da08:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800da0a:	f04f 0300 	mov.w	r3, #0
 800da0e:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 15, 511)) {
 800da10:	683b      	ldr	r3, [r7, #0]
 800da12:	2b0e      	cmp	r3, #14
 800da14:	dd04      	ble.n	800da20 <dwc_otg_set_param_max_packet_count+0x20>
 800da16:	683a      	ldr	r2, [r7, #0]
 800da18:	f240 13ff 	movw	r3, #511	; 0x1ff
 800da1c:	429a      	cmp	r2, r3
 800da1e:	dd02      	ble.n	800da26 <dwc_otg_set_param_max_packet_count+0x26>
		DWC_WARN("Wrong value for max_packet_count\n");
		DWC_WARN("max_packet_count must be 15-511\n");
		return -DWC_E_INVALID;
 800da20:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800da24:	e02b      	b.n	800da7e <dwc_otg_set_param_max_packet_count+0x7e>
	}

	if (val > (1 << (core_if->hwcfg3.b.packet_size_cntr_width + 4))) {
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800da2c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800da30:	b2db      	uxtb	r3, r3
 800da32:	f103 0304 	add.w	r3, r3, #4
 800da36:	f04f 0201 	mov.w	r2, #1
 800da3a:	fa02 f203 	lsl.w	r2, r2, r3
 800da3e:	683b      	ldr	r3, [r7, #0]
 800da40:	429a      	cmp	r2, r3
 800da42:	da17      	bge.n	800da74 <dwc_otg_set_param_max_packet_count+0x74>
		if (dwc_otg_param_initialized
		    (core_if->core_params->max_packet_count)) {
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800da4a:	4618      	mov	r0, r3
 800da4c:	f7ff faee 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for max_packet_count. Check HW configuration.\n",
			     val);
		}
		val =
		    ((1 << (core_if->hwcfg3.b.packet_size_cntr_width + 4)) - 1);
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800da56:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800da5a:	b2db      	uxtb	r3, r3
 800da5c:	f103 0304 	add.w	r3, r3, #4
 800da60:	f04f 0201 	mov.w	r2, #1
 800da64:	fa02 f303 	lsl.w	r3, r2, r3
		    (core_if->core_params->max_packet_count)) {
			DWC_ERROR
			    ("%d invalid for max_packet_count. Check HW configuration.\n",
			     val);
		}
		val =
 800da68:	f103 33ff 	add.w	r3, r3, #4294967295
 800da6c:	603b      	str	r3, [r7, #0]
		    ((1 << (core_if->hwcfg3.b.packet_size_cntr_width + 4)) - 1);
		retval = -DWC_E_INVALID;
 800da6e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800da72:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->max_packet_count = val;
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	683a      	ldr	r2, [r7, #0]
 800da7a:	67da      	str	r2, [r3, #124]	; 0x7c
	return retval;
 800da7c:	68fb      	ldr	r3, [r7, #12]
}
 800da7e:	4618      	mov	r0, r3
 800da80:	f107 0710 	add.w	r7, r7, #16
 800da84:	46bd      	mov	sp, r7
 800da86:	bd80      	pop	{r7, pc}

0800da88 <dwc_otg_get_param_max_packet_count>:

int32_t dwc_otg_get_param_max_packet_count(dwc_otg_core_if_t * core_if)
{
 800da88:	b480      	push	{r7}
 800da8a:	b083      	sub	sp, #12
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->max_packet_count;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
}
 800da96:	4618      	mov	r0, r3
 800da98:	f107 070c 	add.w	r7, r7, #12
 800da9c:	46bd      	mov	sp, r7
 800da9e:	bc80      	pop	{r7}
 800daa0:	4770      	bx	lr
 800daa2:	bf00      	nop

0800daa4 <dwc_otg_set_param_host_channels>:

int dwc_otg_set_param_host_channels(dwc_otg_core_if_t * core_if, int32_t val)
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b084      	sub	sp, #16
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	6078      	str	r0, [r7, #4]
 800daac:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800daae:	f04f 0300 	mov.w	r3, #0
 800dab2:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 1, 16)) {
 800dab4:	683b      	ldr	r3, [r7, #0]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	dd02      	ble.n	800dac0 <dwc_otg_set_param_host_channels+0x1c>
 800daba:	683b      	ldr	r3, [r7, #0]
 800dabc:	2b10      	cmp	r3, #16
 800dabe:	dd02      	ble.n	800dac6 <dwc_otg_set_param_host_channels+0x22>
		DWC_WARN("Wrong value for host_channels\n");
		DWC_WARN("host_channels must be 1-16\n");
		return -DWC_E_INVALID;
 800dac0:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800dac4:	e021      	b.n	800db0a <dwc_otg_set_param_host_channels+0x66>
	}

	if (val > (core_if->hwcfg2.b.num_host_chan + 1)) {
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800daca:	f3c3 3383 	ubfx	r3, r3, #14, #4
 800dace:	b2db      	uxtb	r3, r3
 800dad0:	f103 0201 	add.w	r2, r3, #1
 800dad4:	683b      	ldr	r3, [r7, #0]
 800dad6:	429a      	cmp	r2, r3
 800dad8:	da11      	bge.n	800dafe <dwc_otg_set_param_host_channels+0x5a>
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_channels)) {
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dae2:	4618      	mov	r0, r3
 800dae4:	f7ff faa2 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_channels. Check HW configurations.\n",
			     val);
		}
		val = (core_if->hwcfg2.b.num_host_chan + 1);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800daec:	f3c3 3383 	ubfx	r3, r3, #14, #4
 800daf0:	b2db      	uxtb	r3, r3
 800daf2:	f103 0301 	add.w	r3, r3, #1
 800daf6:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800daf8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800dafc:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_channels = val;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	683a      	ldr	r2, [r7, #0]
 800db04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	return retval;
 800db08:	68fb      	ldr	r3, [r7, #12]
}
 800db0a:	4618      	mov	r0, r3
 800db0c:	f107 0710 	add.w	r7, r7, #16
 800db10:	46bd      	mov	sp, r7
 800db12:	bd80      	pop	{r7, pc}

0800db14 <dwc_otg_get_param_host_channels>:

int32_t dwc_otg_get_param_host_channels(dwc_otg_core_if_t * core_if)
{
 800db14:	b480      	push	{r7}
 800db16:	b083      	sub	sp, #12
 800db18:	af00      	add	r7, sp, #0
 800db1a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_channels;
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800db24:	4618      	mov	r0, r3
 800db26:	f107 070c 	add.w	r7, r7, #12
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bc80      	pop	{r7}
 800db2e:	4770      	bx	lr

0800db30 <dwc_otg_set_param_dev_endpoints>:

int dwc_otg_set_param_dev_endpoints(dwc_otg_core_if_t * core_if, int32_t val)
{
 800db30:	b580      	push	{r7, lr}
 800db32:	b084      	sub	sp, #16
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
 800db38:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800db3a:	f04f 0300 	mov.w	r3, #0
 800db3e:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 1, 15)) {
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	2b00      	cmp	r3, #0
 800db44:	dd02      	ble.n	800db4c <dwc_otg_set_param_dev_endpoints+0x1c>
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	2b0f      	cmp	r3, #15
 800db4a:	dd02      	ble.n	800db52 <dwc_otg_set_param_dev_endpoints+0x22>
		DWC_WARN("Wrong value for dev_endpoints\n");
		DWC_WARN("dev_endpoints must be 1-15\n");
		return -DWC_E_INVALID;
 800db4c:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800db50:	e020      	b.n	800db94 <dwc_otg_set_param_dev_endpoints+0x64>
	}

	if (val > (core_if->hwcfg2.b.num_dev_ep)) {
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800db58:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800db5c:	b2db      	uxtb	r3, r3
 800db5e:	461a      	mov	r2, r3
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	429a      	cmp	r2, r3
 800db64:	da10      	bge.n	800db88 <dwc_otg_set_param_dev_endpoints+0x58>
		if (dwc_otg_param_initialized
		    (core_if->core_params->dev_endpoints)) {
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800db6e:	4618      	mov	r0, r3
 800db70:	f7ff fa5c 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for dev_endpoints. Check HW configurations.\n",
			     val);
		}
		val = core_if->hwcfg2.b.num_dev_ep;
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800db7a:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800db7e:	b2db      	uxtb	r3, r3
 800db80:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800db82:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800db86:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->dev_endpoints = val;
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	683a      	ldr	r2, [r7, #0]
 800db8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	return retval;
 800db92:	68fb      	ldr	r3, [r7, #12]
}
 800db94:	4618      	mov	r0, r3
 800db96:	f107 0710 	add.w	r7, r7, #16
 800db9a:	46bd      	mov	sp, r7
 800db9c:	bd80      	pop	{r7, pc}
 800db9e:	bf00      	nop

0800dba0 <dwc_otg_get_param_dev_endpoints>:

int32_t dwc_otg_get_param_dev_endpoints(dwc_otg_core_if_t * core_if)
{
 800dba0:	b480      	push	{r7}
 800dba2:	b083      	sub	sp, #12
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dev_endpoints;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	f107 070c 	add.w	r7, r7, #12
 800dbb6:	46bd      	mov	sp, r7
 800dbb8:	bc80      	pop	{r7}
 800dbba:	4770      	bx	lr

0800dbbc <dwc_otg_set_param_phy_type>:

int dwc_otg_set_param_phy_type(dwc_otg_core_if_t * core_if, int32_t val)
{
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	b084      	sub	sp, #16
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	6078      	str	r0, [r7, #4]
 800dbc4:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800dbc6:	f04f 0300 	mov.w	r3, #0
 800dbca:	60fb      	str	r3, [r7, #12]
	int valid = 0;
 800dbcc:	f04f 0300 	mov.w	r3, #0
 800dbd0:	60bb      	str	r3, [r7, #8]

	if (DWC_OTG_PARAM_TEST(val, 0, 2)) {
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	db02      	blt.n	800dbde <dwc_otg_set_param_phy_type+0x22>
 800dbd8:	683b      	ldr	r3, [r7, #0]
 800dbda:	2b02      	cmp	r3, #2
 800dbdc:	dd02      	ble.n	800dbe4 <dwc_otg_set_param_phy_type+0x28>
		DWC_WARN("Wrong value for phy_type\n");
		DWC_WARN("phy_type must be 0,1 or 2\n");
		return -DWC_E_INVALID;
 800dbde:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800dbe2:	e06d      	b.n	800dcc0 <dwc_otg_set_param_phy_type+0x104>
	}
#ifndef NO_FS_PHY_HW_CHECKS
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
 800dbe4:	683b      	ldr	r3, [r7, #0]
 800dbe6:	2b01      	cmp	r3, #1
 800dbe8:	d113      	bne.n	800dc12 <dwc_otg_set_param_phy_type+0x56>
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800dbf0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800dbf4:	b2db      	uxtb	r3, r3
		DWC_WARN("Wrong value for phy_type\n");
		DWC_WARN("phy_type must be 0,1 or 2\n");
		return -DWC_E_INVALID;
	}
#ifndef NO_FS_PHY_HW_CHECKS
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
 800dbf6:	2b40      	cmp	r3, #64	; 0x40
 800dbf8:	d007      	beq.n	800dc0a <dwc_otg_set_param_phy_type+0x4e>
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
	     (core_if->hwcfg2.b.hs_phy_type == 3))) {
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800dc00:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800dc04:	b2db      	uxtb	r3, r3
		DWC_WARN("phy_type must be 0,1 or 2\n");
		return -DWC_E_INVALID;
	}
#ifndef NO_FS_PHY_HW_CHECKS
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
 800dc06:	2bc0      	cmp	r3, #192	; 0xc0
 800dc08:	d103      	bne.n	800dc12 <dwc_otg_set_param_phy_type+0x56>
	     (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
 800dc0a:	f04f 0301 	mov.w	r3, #1
 800dc0e:	60bb      	str	r3, [r7, #8]
 800dc10:	e024      	b.n	800dc5c <dwc_otg_set_param_phy_type+0xa0>
	} else if ((val == DWC_PHY_TYPE_PARAM_ULPI) &&
 800dc12:	683b      	ldr	r3, [r7, #0]
 800dc14:	2b02      	cmp	r3, #2
 800dc16:	d113      	bne.n	800dc40 <dwc_otg_set_param_phy_type+0x84>
		   ((core_if->hwcfg2.b.hs_phy_type == 2) ||
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800dc1e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800dc22:	b2db      	uxtb	r3, r3
#ifndef NO_FS_PHY_HW_CHECKS
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
	     (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
	} else if ((val == DWC_PHY_TYPE_PARAM_ULPI) &&
 800dc24:	2b80      	cmp	r3, #128	; 0x80
 800dc26:	d007      	beq.n	800dc38 <dwc_otg_set_param_phy_type+0x7c>
		   ((core_if->hwcfg2.b.hs_phy_type == 2) ||
		    (core_if->hwcfg2.b.hs_phy_type == 3))) {
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800dc2e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800dc32:	b2db      	uxtb	r3, r3
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
	     (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
	} else if ((val == DWC_PHY_TYPE_PARAM_ULPI) &&
		   ((core_if->hwcfg2.b.hs_phy_type == 2) ||
 800dc34:	2bc0      	cmp	r3, #192	; 0xc0
 800dc36:	d103      	bne.n	800dc40 <dwc_otg_set_param_phy_type+0x84>
		    (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
 800dc38:	f04f 0301 	mov.w	r3, #1
 800dc3c:	60bb      	str	r3, [r7, #8]
 800dc3e:	e00d      	b.n	800dc5c <dwc_otg_set_param_phy_type+0xa0>
	} else if ((val == DWC_PHY_TYPE_PARAM_FS) &&
 800dc40:	683b      	ldr	r3, [r7, #0]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d10a      	bne.n	800dc5c <dwc_otg_set_param_phy_type+0xa0>
		   (core_if->hwcfg2.b.fs_phy_type == 1)) {
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800dc4c:	f003 0303 	and.w	r3, r3, #3
 800dc50:	b2db      	uxtb	r3, r3
		valid = 1;
	} else if ((val == DWC_PHY_TYPE_PARAM_ULPI) &&
		   ((core_if->hwcfg2.b.hs_phy_type == 2) ||
		    (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
	} else if ((val == DWC_PHY_TYPE_PARAM_FS) &&
 800dc52:	2b01      	cmp	r3, #1
 800dc54:	d102      	bne.n	800dc5c <dwc_otg_set_param_phy_type+0xa0>
		   (core_if->hwcfg2.b.fs_phy_type == 1)) {
		valid = 1;
 800dc56:	f04f 0301 	mov.w	r3, #1
 800dc5a:	60bb      	str	r3, [r7, #8]
	}
	if (!valid) {
 800dc5c:	68bb      	ldr	r3, [r7, #8]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d128      	bne.n	800dcb4 <dwc_otg_set_param_phy_type+0xf8>
		if (dwc_otg_param_initialized(core_if->core_params->phy_type)) {
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	f7ff f9de 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for phy_type. Check HW configurations.\n",
			     val);
		}
		if (core_if->hwcfg2.b.hs_phy_type) {
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800dc76:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800dc7a:	b2db      	uxtb	r3, r3
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d016      	beq.n	800dcae <dwc_otg_set_param_phy_type+0xf2>
			if ((core_if->hwcfg2.b.hs_phy_type == 3) ||
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800dc86:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800dc8a:	b2db      	uxtb	r3, r3
 800dc8c:	2bc0      	cmp	r3, #192	; 0xc0
 800dc8e:	d007      	beq.n	800dca0 <dwc_otg_set_param_phy_type+0xe4>
			    (core_if->hwcfg2.b.hs_phy_type == 1)) {
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800dc96:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800dc9a:	b2db      	uxtb	r3, r3
			DWC_ERROR
			    ("%d invalid for phy_type. Check HW configurations.\n",
			     val);
		}
		if (core_if->hwcfg2.b.hs_phy_type) {
			if ((core_if->hwcfg2.b.hs_phy_type == 3) ||
 800dc9c:	2b40      	cmp	r3, #64	; 0x40
 800dc9e:	d103      	bne.n	800dca8 <dwc_otg_set_param_phy_type+0xec>
			    (core_if->hwcfg2.b.hs_phy_type == 1)) {
				val = DWC_PHY_TYPE_PARAM_UTMI;
 800dca0:	f04f 0301 	mov.w	r3, #1
 800dca4:	603b      	str	r3, [r7, #0]
 800dca6:	e002      	b.n	800dcae <dwc_otg_set_param_phy_type+0xf2>
			} else {
				val = DWC_PHY_TYPE_PARAM_ULPI;
 800dca8:	f04f 0302 	mov.w	r3, #2
 800dcac:	603b      	str	r3, [r7, #0]
			}
		}
		retval = -DWC_E_INVALID;
 800dcae:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800dcb2:	60fb      	str	r3, [r7, #12]
	}
#endif
	core_if->core_params->phy_type = val;
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	683a      	ldr	r2, [r7, #0]
 800dcba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	return retval;
 800dcbe:	68fb      	ldr	r3, [r7, #12]
}
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	f107 0710 	add.w	r7, r7, #16
 800dcc6:	46bd      	mov	sp, r7
 800dcc8:	bd80      	pop	{r7, pc}
 800dcca:	bf00      	nop

0800dccc <dwc_otg_get_param_phy_type>:

int32_t dwc_otg_get_param_phy_type(dwc_otg_core_if_t * core_if)
{
 800dccc:	b480      	push	{r7}
 800dcce:	b083      	sub	sp, #12
 800dcd0:	af00      	add	r7, sp, #0
 800dcd2:	6078      	str	r0, [r7, #4]
	return core_if->core_params->phy_type;
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 800dcdc:	4618      	mov	r0, r3
 800dcde:	f107 070c 	add.w	r7, r7, #12
 800dce2:	46bd      	mov	sp, r7
 800dce4:	bc80      	pop	{r7}
 800dce6:	4770      	bx	lr

0800dce8 <dwc_otg_set_param_speed>:

int dwc_otg_set_param_speed(dwc_otg_core_if_t * core_if, int32_t val)
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b084      	sub	sp, #16
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
 800dcf0:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800dcf2:	f04f 0300 	mov.w	r3, #0
 800dcf6:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800dcf8:	683b      	ldr	r3, [r7, #0]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	db02      	blt.n	800dd04 <dwc_otg_set_param_speed+0x1c>
 800dcfe:	683b      	ldr	r3, [r7, #0]
 800dd00:	2b01      	cmp	r3, #1
 800dd02:	dd02      	ble.n	800dd0a <dwc_otg_set_param_speed+0x22>
		DWC_WARN("Wrong value for speed parameter\n");
		DWC_WARN("max_speed parameter must be 0 or 1\n");
		return -DWC_E_INVALID;
 800dd04:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800dd08:	e020      	b.n	800dd4c <dwc_otg_set_param_speed+0x64>
	}
	if ((val == 0)
 800dd0a:	683b      	ldr	r3, [r7, #0]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d118      	bne.n	800dd42 <dwc_otg_set_param_speed+0x5a>
	    && dwc_otg_get_param_phy_type(core_if) == DWC_PHY_TYPE_PARAM_FS) {
 800dd10:	6878      	ldr	r0, [r7, #4]
 800dd12:	f7ff ffdb 	bl	800dccc <dwc_otg_get_param_phy_type>
 800dd16:	4603      	mov	r3, r0
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d112      	bne.n	800dd42 <dwc_otg_set_param_speed+0x5a>
		if (dwc_otg_param_initialized(core_if->core_params->speed)) {
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	695b      	ldr	r3, [r3, #20]
 800dd22:	4618      	mov	r0, r3
 800dd24:	f7ff f982 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for speed paremter. Check HW configuration.\n",
			     val);
		}
		val =
		    (dwc_otg_get_param_phy_type(core_if) ==
 800dd28:	6878      	ldr	r0, [r7, #4]
 800dd2a:	f7ff ffcf 	bl	800dccc <dwc_otg_get_param_phy_type>
 800dd2e:	4603      	mov	r3, r0
		     DWC_PHY_TYPE_PARAM_FS ? 1 : 0);
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	bf14      	ite	ne
 800dd34:	2300      	movne	r3, #0
 800dd36:	2301      	moveq	r3, #1
 800dd38:	b2db      	uxtb	r3, r3
		if (dwc_otg_param_initialized(core_if->core_params->speed)) {
			DWC_ERROR
			    ("%d invalid for speed paremter. Check HW configuration.\n",
			     val);
		}
		val =
 800dd3a:	603b      	str	r3, [r7, #0]
		    (dwc_otg_get_param_phy_type(core_if) ==
		     DWC_PHY_TYPE_PARAM_FS ? 1 : 0);
		retval = -DWC_E_INVALID;
 800dd3c:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800dd40:	60fb      	str	r3, [r7, #12]
	}
	core_if->core_params->speed = val;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	683a      	ldr	r2, [r7, #0]
 800dd48:	615a      	str	r2, [r3, #20]
	return retval;
 800dd4a:	68fb      	ldr	r3, [r7, #12]
}
 800dd4c:	4618      	mov	r0, r3
 800dd4e:	f107 0710 	add.w	r7, r7, #16
 800dd52:	46bd      	mov	sp, r7
 800dd54:	bd80      	pop	{r7, pc}
 800dd56:	bf00      	nop

0800dd58 <dwc_otg_get_param_speed>:

int32_t dwc_otg_get_param_speed(dwc_otg_core_if_t * core_if)
{
 800dd58:	b480      	push	{r7}
 800dd5a:	b083      	sub	sp, #12
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->speed;
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	695b      	ldr	r3, [r3, #20]
}
 800dd66:	4618      	mov	r0, r3
 800dd68:	f107 070c 	add.w	r7, r7, #12
 800dd6c:	46bd      	mov	sp, r7
 800dd6e:	bc80      	pop	{r7}
 800dd70:	4770      	bx	lr
 800dd72:	bf00      	nop

0800dd74 <dwc_otg_set_param_host_ls_low_power_phy_clk>:

int dwc_otg_set_param_host_ls_low_power_phy_clk(dwc_otg_core_if_t * core_if,
						int32_t val)
{
 800dd74:	b580      	push	{r7, lr}
 800dd76:	b084      	sub	sp, #16
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	6078      	str	r0, [r7, #4]
 800dd7c:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800dd7e:	f04f 0300 	mov.w	r3, #0
 800dd82:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800dd84:	683b      	ldr	r3, [r7, #0]
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	db02      	blt.n	800dd90 <dwc_otg_set_param_host_ls_low_power_phy_clk+0x1c>
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	2b01      	cmp	r3, #1
 800dd8e:	dd02      	ble.n	800dd96 <dwc_otg_set_param_host_ls_low_power_phy_clk+0x22>
		DWC_WARN
		    ("Wrong value for host_ls_low_power_phy_clk parameter\n");
		DWC_WARN("host_ls_low_power_phy_clk must be 0 or 1\n");
		return -DWC_E_INVALID;
 800dd90:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800dd94:	e020      	b.n	800ddd8 <dwc_otg_set_param_host_ls_low_power_phy_clk+0x64>
	}

	if ((val == DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_48MHZ)
 800dd96:	683b      	ldr	r3, [r7, #0]
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d118      	bne.n	800ddce <dwc_otg_set_param_host_ls_low_power_phy_clk+0x5a>
	    && (dwc_otg_get_param_phy_type(core_if) == DWC_PHY_TYPE_PARAM_FS)) {
 800dd9c:	6878      	ldr	r0, [r7, #4]
 800dd9e:	f7ff ff95 	bl	800dccc <dwc_otg_get_param_phy_type>
 800dda2:	4603      	mov	r3, r0
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d112      	bne.n	800ddce <dwc_otg_set_param_host_ls_low_power_phy_clk+0x5a>
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_ls_low_power_phy_clk)) {
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	69db      	ldr	r3, [r3, #28]
 800ddae:	4618      	mov	r0, r3
 800ddb0:	f7ff f93c 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_ls_low_power_phy_clk. Check HW configuration.\n",
			     val);
		}
		val =
		    (dwc_otg_get_param_phy_type(core_if) ==
 800ddb4:	6878      	ldr	r0, [r7, #4]
 800ddb6:	f7ff ff89 	bl	800dccc <dwc_otg_get_param_phy_type>
 800ddba:	4603      	mov	r3, r0
		     DWC_PHY_TYPE_PARAM_FS) ?
		    DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_6MHZ :
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	bf14      	ite	ne
 800ddc0:	2300      	movne	r3, #0
 800ddc2:	2301      	moveq	r3, #1
 800ddc4:	b2db      	uxtb	r3, r3
		    (core_if->core_params->host_ls_low_power_phy_clk)) {
			DWC_ERROR
			    ("%d invalid for host_ls_low_power_phy_clk. Check HW configuration.\n",
			     val);
		}
		val =
 800ddc6:	603b      	str	r3, [r7, #0]
		    (dwc_otg_get_param_phy_type(core_if) ==
		     DWC_PHY_TYPE_PARAM_FS) ?
		    DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_6MHZ :
		    DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_48MHZ;
		retval = -DWC_E_INVALID;
 800ddc8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ddcc:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_ls_low_power_phy_clk = val;
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	683a      	ldr	r2, [r7, #0]
 800ddd4:	61da      	str	r2, [r3, #28]
	return retval;
 800ddd6:	68fb      	ldr	r3, [r7, #12]
}
 800ddd8:	4618      	mov	r0, r3
 800ddda:	f107 0710 	add.w	r7, r7, #16
 800ddde:	46bd      	mov	sp, r7
 800dde0:	bd80      	pop	{r7, pc}
 800dde2:	bf00      	nop

0800dde4 <dwc_otg_get_param_host_ls_low_power_phy_clk>:

int32_t dwc_otg_get_param_host_ls_low_power_phy_clk(dwc_otg_core_if_t * core_if)
{
 800dde4:	b480      	push	{r7}
 800dde6:	b083      	sub	sp, #12
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_ls_low_power_phy_clk;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	69db      	ldr	r3, [r3, #28]
}
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	f107 070c 	add.w	r7, r7, #12
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	bc80      	pop	{r7}
 800ddfc:	4770      	bx	lr
 800ddfe:	bf00      	nop

0800de00 <dwc_otg_set_param_phy_ulpi_ddr>:

int dwc_otg_set_param_phy_ulpi_ddr(dwc_otg_core_if_t * core_if, int32_t val)
{
 800de00:	b480      	push	{r7}
 800de02:	b083      	sub	sp, #12
 800de04:	af00      	add	r7, sp, #0
 800de06:	6078      	str	r0, [r7, #4]
 800de08:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800de0a:	683b      	ldr	r3, [r7, #0]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	db02      	blt.n	800de16 <dwc_otg_set_param_phy_ulpi_ddr+0x16>
 800de10:	683b      	ldr	r3, [r7, #0]
 800de12:	2b01      	cmp	r3, #1
 800de14:	dd02      	ble.n	800de1c <dwc_otg_set_param_phy_ulpi_ddr+0x1c>
		DWC_WARN("Wrong value for phy_ulpi_ddr\n");
		DWC_WARN("phy_upli_ddr must be 0 or 1\n");
		return -DWC_E_INVALID;
 800de16:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800de1a:	e006      	b.n	800de2a <dwc_otg_set_param_phy_ulpi_ddr+0x2a>
	}

	core_if->core_params->phy_ulpi_ddr = val;
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	683a      	ldr	r2, [r7, #0]
 800de22:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	return 0;
 800de26:	f04f 0300 	mov.w	r3, #0
}
 800de2a:	4618      	mov	r0, r3
 800de2c:	f107 070c 	add.w	r7, r7, #12
 800de30:	46bd      	mov	sp, r7
 800de32:	bc80      	pop	{r7}
 800de34:	4770      	bx	lr
 800de36:	bf00      	nop

0800de38 <dwc_otg_get_param_phy_ulpi_ddr>:

int32_t dwc_otg_get_param_phy_ulpi_ddr(dwc_otg_core_if_t * core_if)
{
 800de38:	b480      	push	{r7}
 800de3a:	b083      	sub	sp, #12
 800de3c:	af00      	add	r7, sp, #0
 800de3e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->phy_ulpi_ddr;
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 800de48:	4618      	mov	r0, r3
 800de4a:	f107 070c 	add.w	r7, r7, #12
 800de4e:	46bd      	mov	sp, r7
 800de50:	bc80      	pop	{r7}
 800de52:	4770      	bx	lr

0800de54 <dwc_otg_set_param_phy_ulpi_ext_vbus>:

int dwc_otg_set_param_phy_ulpi_ext_vbus(dwc_otg_core_if_t * core_if,
					int32_t val)
{
 800de54:	b480      	push	{r7}
 800de56:	b083      	sub	sp, #12
 800de58:	af00      	add	r7, sp, #0
 800de5a:	6078      	str	r0, [r7, #4]
 800de5c:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800de5e:	683b      	ldr	r3, [r7, #0]
 800de60:	2b00      	cmp	r3, #0
 800de62:	db02      	blt.n	800de6a <dwc_otg_set_param_phy_ulpi_ext_vbus+0x16>
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	2b01      	cmp	r3, #1
 800de68:	dd02      	ble.n	800de70 <dwc_otg_set_param_phy_ulpi_ext_vbus+0x1c>
		DWC_WARN("Wrong valaue for phy_ulpi_ext_vbus\n");
		DWC_WARN("phy_ulpi_ext_vbus must be 0 or 1\n");
		return -DWC_E_INVALID;
 800de6a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800de6e:	e006      	b.n	800de7e <dwc_otg_set_param_phy_ulpi_ext_vbus+0x2a>
	}

	core_if->core_params->phy_ulpi_ext_vbus = val;
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	683a      	ldr	r2, [r7, #0]
 800de76:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	return 0;
 800de7a:	f04f 0300 	mov.w	r3, #0
}
 800de7e:	4618      	mov	r0, r3
 800de80:	f107 070c 	add.w	r7, r7, #12
 800de84:	46bd      	mov	sp, r7
 800de86:	bc80      	pop	{r7}
 800de88:	4770      	bx	lr
 800de8a:	bf00      	nop

0800de8c <dwc_otg_get_param_phy_ulpi_ext_vbus>:

int32_t dwc_otg_get_param_phy_ulpi_ext_vbus(dwc_otg_core_if_t * core_if)
{
 800de8c:	b480      	push	{r7}
 800de8e:	b083      	sub	sp, #12
 800de90:	af00      	add	r7, sp, #0
 800de92:	6078      	str	r0, [r7, #4]
	return core_if->core_params->phy_ulpi_ext_vbus;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 800de9c:	4618      	mov	r0, r3
 800de9e:	f107 070c 	add.w	r7, r7, #12
 800dea2:	46bd      	mov	sp, r7
 800dea4:	bc80      	pop	{r7}
 800dea6:	4770      	bx	lr

0800dea8 <dwc_otg_set_param_phy_utmi_width>:

int dwc_otg_set_param_phy_utmi_width(dwc_otg_core_if_t * core_if, int32_t val)
{
 800dea8:	b480      	push	{r7}
 800deaa:	b083      	sub	sp, #12
 800deac:	af00      	add	r7, sp, #0
 800deae:	6078      	str	r0, [r7, #4]
 800deb0:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 8, 8) && DWC_OTG_PARAM_TEST(val, 16, 16)) {
 800deb2:	683b      	ldr	r3, [r7, #0]
 800deb4:	2b07      	cmp	r3, #7
 800deb6:	dd02      	ble.n	800debe <dwc_otg_set_param_phy_utmi_width+0x16>
 800deb8:	683b      	ldr	r3, [r7, #0]
 800deba:	2b08      	cmp	r3, #8
 800debc:	dd08      	ble.n	800ded0 <dwc_otg_set_param_phy_utmi_width+0x28>
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	2b0f      	cmp	r3, #15
 800dec2:	dd02      	ble.n	800deca <dwc_otg_set_param_phy_utmi_width+0x22>
 800dec4:	683b      	ldr	r3, [r7, #0]
 800dec6:	2b10      	cmp	r3, #16
 800dec8:	dd02      	ble.n	800ded0 <dwc_otg_set_param_phy_utmi_width+0x28>
		DWC_WARN("Wrong valaue for phy_utmi_width\n");
		DWC_WARN("phy_utmi_width must be 8 or 16\n");
		return -DWC_E_INVALID;
 800deca:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800dece:	e006      	b.n	800dede <dwc_otg_set_param_phy_utmi_width+0x36>
	}

	core_if->core_params->phy_utmi_width = val;
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	683a      	ldr	r2, [r7, #0]
 800ded6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	return 0;
 800deda:	f04f 0300 	mov.w	r3, #0
}
 800dede:	4618      	mov	r0, r3
 800dee0:	f107 070c 	add.w	r7, r7, #12
 800dee4:	46bd      	mov	sp, r7
 800dee6:	bc80      	pop	{r7}
 800dee8:	4770      	bx	lr
 800deea:	bf00      	nop

0800deec <dwc_otg_get_param_phy_utmi_width>:

int32_t dwc_otg_get_param_phy_utmi_width(dwc_otg_core_if_t * core_if)
{
 800deec:	b480      	push	{r7}
 800deee:	b083      	sub	sp, #12
 800def0:	af00      	add	r7, sp, #0
 800def2:	6078      	str	r0, [r7, #4]
	return core_if->core_params->phy_utmi_width;
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 800defc:	4618      	mov	r0, r3
 800defe:	f107 070c 	add.w	r7, r7, #12
 800df02:	46bd      	mov	sp, r7
 800df04:	bc80      	pop	{r7}
 800df06:	4770      	bx	lr

0800df08 <dwc_otg_set_param_ulpi_fs_ls>:

int dwc_otg_set_param_ulpi_fs_ls(dwc_otg_core_if_t * core_if, int32_t val)
{
 800df08:	b480      	push	{r7}
 800df0a:	b083      	sub	sp, #12
 800df0c:	af00      	add	r7, sp, #0
 800df0e:	6078      	str	r0, [r7, #4]
 800df10:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800df12:	683b      	ldr	r3, [r7, #0]
 800df14:	2b00      	cmp	r3, #0
 800df16:	db02      	blt.n	800df1e <dwc_otg_set_param_ulpi_fs_ls+0x16>
 800df18:	683b      	ldr	r3, [r7, #0]
 800df1a:	2b01      	cmp	r3, #1
 800df1c:	dd02      	ble.n	800df24 <dwc_otg_set_param_ulpi_fs_ls+0x1c>
		DWC_WARN("Wrong valaue for ulpi_fs_ls\n");
		DWC_WARN("ulpi_fs_ls must be 0 or 1\n");
		return -DWC_E_INVALID;
 800df1e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800df22:	e006      	b.n	800df32 <dwc_otg_set_param_ulpi_fs_ls+0x2a>
	}

	core_if->core_params->ulpi_fs_ls = val;
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	683a      	ldr	r2, [r7, #0]
 800df2a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	return 0;
 800df2e:	f04f 0300 	mov.w	r3, #0
}
 800df32:	4618      	mov	r0, r3
 800df34:	f107 070c 	add.w	r7, r7, #12
 800df38:	46bd      	mov	sp, r7
 800df3a:	bc80      	pop	{r7}
 800df3c:	4770      	bx	lr
 800df3e:	bf00      	nop

0800df40 <dwc_otg_get_param_ulpi_fs_ls>:

int32_t dwc_otg_get_param_ulpi_fs_ls(dwc_otg_core_if_t * core_if)
{
 800df40:	b480      	push	{r7}
 800df42:	b083      	sub	sp, #12
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
	return core_if->core_params->ulpi_fs_ls;
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 800df50:	4618      	mov	r0, r3
 800df52:	f107 070c 	add.w	r7, r7, #12
 800df56:	46bd      	mov	sp, r7
 800df58:	bc80      	pop	{r7}
 800df5a:	4770      	bx	lr

0800df5c <dwc_otg_set_param_ts_dline>:

int dwc_otg_set_param_ts_dline(dwc_otg_core_if_t * core_if, int32_t val)
{
 800df5c:	b480      	push	{r7}
 800df5e:	b083      	sub	sp, #12
 800df60:	af00      	add	r7, sp, #0
 800df62:	6078      	str	r0, [r7, #4]
 800df64:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800df66:	683b      	ldr	r3, [r7, #0]
 800df68:	2b00      	cmp	r3, #0
 800df6a:	db02      	blt.n	800df72 <dwc_otg_set_param_ts_dline+0x16>
 800df6c:	683b      	ldr	r3, [r7, #0]
 800df6e:	2b01      	cmp	r3, #1
 800df70:	dd02      	ble.n	800df78 <dwc_otg_set_param_ts_dline+0x1c>
		DWC_WARN("Wrong valaue for ts_dline\n");
		DWC_WARN("ts_dline must be 0 or 1\n");
		return -DWC_E_INVALID;
 800df72:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800df76:	e006      	b.n	800df86 <dwc_otg_set_param_ts_dline+0x2a>
	}

	core_if->core_params->ts_dline = val;
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	683a      	ldr	r2, [r7, #0]
 800df7e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	return 0;
 800df82:	f04f 0300 	mov.w	r3, #0
}
 800df86:	4618      	mov	r0, r3
 800df88:	f107 070c 	add.w	r7, r7, #12
 800df8c:	46bd      	mov	sp, r7
 800df8e:	bc80      	pop	{r7}
 800df90:	4770      	bx	lr
 800df92:	bf00      	nop

0800df94 <dwc_otg_get_param_ts_dline>:

int32_t dwc_otg_get_param_ts_dline(dwc_otg_core_if_t * core_if)
{
 800df94:	b480      	push	{r7}
 800df96:	b083      	sub	sp, #12
 800df98:	af00      	add	r7, sp, #0
 800df9a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->ts_dline;
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
}
 800dfa4:	4618      	mov	r0, r3
 800dfa6:	f107 070c 	add.w	r7, r7, #12
 800dfaa:	46bd      	mov	sp, r7
 800dfac:	bc80      	pop	{r7}
 800dfae:	4770      	bx	lr

0800dfb0 <dwc_otg_set_param_i2c_enable>:

int dwc_otg_set_param_i2c_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800dfb0:	b580      	push	{r7, lr}
 800dfb2:	b084      	sub	sp, #16
 800dfb4:	af00      	add	r7, sp, #0
 800dfb6:	6078      	str	r0, [r7, #4]
 800dfb8:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800dfba:	f04f 0300 	mov.w	r3, #0
 800dfbe:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800dfc0:	683b      	ldr	r3, [r7, #0]
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	db02      	blt.n	800dfcc <dwc_otg_set_param_i2c_enable+0x1c>
 800dfc6:	683b      	ldr	r3, [r7, #0]
 800dfc8:	2b01      	cmp	r3, #1
 800dfca:	dd02      	ble.n	800dfd2 <dwc_otg_set_param_i2c_enable+0x22>
		DWC_WARN("Wrong valaue for i2c_enable\n");
		DWC_WARN("i2c_enable must be 0 or 1\n");
		return -DWC_E_INVALID;
 800dfcc:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800dfd0:	e01d      	b.n	800e00e <dwc_otg_set_param_i2c_enable+0x5e>
	}
#ifndef NO_FS_PHY_HW_CHECK
	if (val == 1 && core_if->hwcfg3.b.i2c == 0) {
 800dfd2:	683b      	ldr	r3, [r7, #0]
 800dfd4:	2b01      	cmp	r3, #1
 800dfd6:	d114      	bne.n	800e002 <dwc_otg_set_param_i2c_enable+0x52>
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800dfde:	f003 0301 	and.w	r3, r3, #1
 800dfe2:	b2db      	uxtb	r3, r3
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d10c      	bne.n	800e002 <dwc_otg_set_param_i2c_enable+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->i2c_enable)) {
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800dff0:	4618      	mov	r0, r3
 800dff2:	f7ff f81b 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for i2c_enable. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800dff6:	f04f 0300 	mov.w	r3, #0
 800dffa:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800dffc:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e000:	60fb      	str	r3, [r7, #12]
	}
#endif

	core_if->core_params->i2c_enable = val;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	683a      	ldr	r2, [r7, #0]
 800e008:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	return retval;
 800e00c:	68fb      	ldr	r3, [r7, #12]
}
 800e00e:	4618      	mov	r0, r3
 800e010:	f107 0710 	add.w	r7, r7, #16
 800e014:	46bd      	mov	sp, r7
 800e016:	bd80      	pop	{r7, pc}

0800e018 <dwc_otg_get_param_i2c_enable>:

int32_t dwc_otg_get_param_i2c_enable(dwc_otg_core_if_t * core_if)
{
 800e018:	b480      	push	{r7}
 800e01a:	b083      	sub	sp, #12
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->i2c_enable;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 800e028:	4618      	mov	r0, r3
 800e02a:	f107 070c 	add.w	r7, r7, #12
 800e02e:	46bd      	mov	sp, r7
 800e030:	bc80      	pop	{r7}
 800e032:	4770      	bx	lr

0800e034 <dwc_otg_set_param_dev_perio_tx_fifo_size>:

int dwc_otg_set_param_dev_perio_tx_fifo_size(dwc_otg_core_if_t * core_if,
					     int32_t val, int fifo_num)
{
 800e034:	b590      	push	{r4, r7, lr}
 800e036:	b087      	sub	sp, #28
 800e038:	af00      	add	r7, sp, #0
 800e03a:	60f8      	str	r0, [r7, #12]
 800e03c:	60b9      	str	r1, [r7, #8]
 800e03e:	607a      	str	r2, [r7, #4]
	int retval = 0;
 800e040:	f04f 0300 	mov.w	r3, #0
 800e044:	617b      	str	r3, [r7, #20]

	if (DWC_OTG_PARAM_TEST(val, 4, 768)) {
 800e046:	68bb      	ldr	r3, [r7, #8]
 800e048:	2b03      	cmp	r3, #3
 800e04a:	dd03      	ble.n	800e054 <dwc_otg_set_param_dev_perio_tx_fifo_size+0x20>
 800e04c:	68bb      	ldr	r3, [r7, #8]
 800e04e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e052:	dd02      	ble.n	800e05a <dwc_otg_set_param_dev_perio_tx_fifo_size+0x26>
		DWC_WARN("Wrong value for dev_perio_tx_fifo_size\n");
		DWC_WARN("dev_perio_tx_fifo_size must be 4-768\n");
		return -DWC_E_INVALID;
 800e054:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e058:	e035      	b.n	800e0c6 <dwc_otg_set_param_dev_perio_tx_fifo_size+0x92>
	}

	if (val >
 800e05a:	68bc      	ldr	r4, [r7, #8]
	    (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]))) {
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	685a      	ldr	r2, [r3, #4]
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800e066:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e06a:	18d3      	adds	r3, r2, r3
 800e06c:	f103 0304 	add.w	r3, r3, #4
 800e070:	4618      	mov	r0, r3
 800e072:	f7f8 fc13 	bl	800689c <DWC_READ_REG32>
 800e076:	4603      	mov	r3, r0
		DWC_WARN("Wrong value for dev_perio_tx_fifo_size\n");
		DWC_WARN("dev_perio_tx_fifo_size must be 4-768\n");
		return -DWC_E_INVALID;
	}

	if (val >
 800e078:	429c      	cmp	r4, r3
 800e07a:	d91b      	bls.n	800e0b4 <dwc_otg_set_param_dev_perio_tx_fifo_size+0x80>
	    (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]))) {
		if (dwc_otg_param_initialized
		    (core_if->core_params->dev_perio_tx_fifo_size[fifo_num])) {
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	687a      	ldr	r2, [r7, #4]
 800e082:	f102 020c 	add.w	r2, r2, #12
 800e086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e08a:	4618      	mov	r0, r3
 800e08c:	f7fe ffce 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("`%d' invalid for parameter `dev_perio_fifo_size_%d'. Check HW configuration.\n",
			     val, fifo_num);
		}
		val = (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]));
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	685a      	ldr	r2, [r3, #4]
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800e09a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e09e:	18d3      	adds	r3, r2, r3
 800e0a0:	f103 0304 	add.w	r3, r3, #4
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	f7f8 fbf9 	bl	800689c <DWC_READ_REG32>
 800e0aa:	4603      	mov	r3, r0
 800e0ac:	60bb      	str	r3, [r7, #8]
		retval = -DWC_E_INVALID;
 800e0ae:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e0b2:	617b      	str	r3, [r7, #20]
	}

	core_if->core_params->dev_perio_tx_fifo_size[fifo_num] = val;
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	68b9      	ldr	r1, [r7, #8]
 800e0ba:	687a      	ldr	r2, [r7, #4]
 800e0bc:	f102 020c 	add.w	r2, r2, #12
 800e0c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	return retval;
 800e0c4:	697b      	ldr	r3, [r7, #20]
}
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	f107 071c 	add.w	r7, r7, #28
 800e0cc:	46bd      	mov	sp, r7
 800e0ce:	bd90      	pop	{r4, r7, pc}

0800e0d0 <dwc_otg_get_param_dev_perio_tx_fifo_size>:

int32_t dwc_otg_get_param_dev_perio_tx_fifo_size(dwc_otg_core_if_t * core_if,
						 int fifo_num)
{
 800e0d0:	b480      	push	{r7}
 800e0d2:	b083      	sub	sp, #12
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
 800e0d8:	6039      	str	r1, [r7, #0]
	return core_if->core_params->dev_perio_tx_fifo_size[fifo_num];
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	683a      	ldr	r2, [r7, #0]
 800e0e0:	f102 020c 	add.w	r2, r2, #12
 800e0e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	f107 070c 	add.w	r7, r7, #12
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	bc80      	pop	{r7}
 800e0f2:	4770      	bx	lr

0800e0f4 <dwc_otg_set_param_en_multiple_tx_fifo>:

int dwc_otg_set_param_en_multiple_tx_fifo(dwc_otg_core_if_t * core_if,
					  int32_t val)
{
 800e0f4:	b580      	push	{r7, lr}
 800e0f6:	b084      	sub	sp, #16
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	6078      	str	r0, [r7, #4]
 800e0fc:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e0fe:	f04f 0300 	mov.w	r3, #0
 800e102:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e104:	683b      	ldr	r3, [r7, #0]
 800e106:	2b00      	cmp	r3, #0
 800e108:	db02      	blt.n	800e110 <dwc_otg_set_param_en_multiple_tx_fifo+0x1c>
 800e10a:	683b      	ldr	r3, [r7, #0]
 800e10c:	2b01      	cmp	r3, #1
 800e10e:	dd02      	ble.n	800e116 <dwc_otg_set_param_en_multiple_tx_fifo+0x22>
		DWC_WARN("Wrong valaue for en_multiple_tx_fifo,\n");
		DWC_WARN("en_multiple_tx_fifo must be 0 or 1\n");
		return -DWC_E_INVALID;
 800e110:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e114:	e01d      	b.n	800e152 <dwc_otg_set_param_en_multiple_tx_fifo+0x5e>
	}

	if (val == 1 && core_if->hwcfg4.b.ded_fifo_en == 0) {
 800e116:	683b      	ldr	r3, [r7, #0]
 800e118:	2b01      	cmp	r3, #1
 800e11a:	d114      	bne.n	800e146 <dwc_otg_set_param_en_multiple_tx_fifo+0x52>
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800e122:	f003 0302 	and.w	r3, r3, #2
 800e126:	b2db      	uxtb	r3, r3
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d10c      	bne.n	800e146 <dwc_otg_set_param_en_multiple_tx_fifo+0x52>
		if (dwc_otg_param_initialized
		    (core_if->core_params->en_multiple_tx_fifo)) {
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800e134:	4618      	mov	r0, r3
 800e136:	f7fe ff79 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter en_multiple_tx_fifo. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800e13a:	f04f 0300 	mov.w	r3, #0
 800e13e:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800e140:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e144:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->en_multiple_tx_fifo = val;
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	683a      	ldr	r2, [r7, #0]
 800e14c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	return retval;
 800e150:	68fb      	ldr	r3, [r7, #12]
}
 800e152:	4618      	mov	r0, r3
 800e154:	f107 0710 	add.w	r7, r7, #16
 800e158:	46bd      	mov	sp, r7
 800e15a:	bd80      	pop	{r7, pc}

0800e15c <dwc_otg_get_param_en_multiple_tx_fifo>:

int32_t dwc_otg_get_param_en_multiple_tx_fifo(dwc_otg_core_if_t * core_if)
{
 800e15c:	b480      	push	{r7}
 800e15e:	b083      	sub	sp, #12
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
	return core_if->core_params->en_multiple_tx_fifo;
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
}
 800e16c:	4618      	mov	r0, r3
 800e16e:	f107 070c 	add.w	r7, r7, #12
 800e172:	46bd      	mov	sp, r7
 800e174:	bc80      	pop	{r7}
 800e176:	4770      	bx	lr

0800e178 <dwc_otg_set_param_dev_tx_fifo_size>:

int dwc_otg_set_param_dev_tx_fifo_size(dwc_otg_core_if_t * core_if, int32_t val,
				       int fifo_num)
{
 800e178:	b590      	push	{r4, r7, lr}
 800e17a:	b087      	sub	sp, #28
 800e17c:	af00      	add	r7, sp, #0
 800e17e:	60f8      	str	r0, [r7, #12]
 800e180:	60b9      	str	r1, [r7, #8]
 800e182:	607a      	str	r2, [r7, #4]
	int retval = 0;
 800e184:	f04f 0300 	mov.w	r3, #0
 800e188:	617b      	str	r3, [r7, #20]

	if (DWC_OTG_PARAM_TEST(val, 4, 768)) {
 800e18a:	68bb      	ldr	r3, [r7, #8]
 800e18c:	2b03      	cmp	r3, #3
 800e18e:	dd03      	ble.n	800e198 <dwc_otg_set_param_dev_tx_fifo_size+0x20>
 800e190:	68bb      	ldr	r3, [r7, #8]
 800e192:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e196:	dd02      	ble.n	800e19e <dwc_otg_set_param_dev_tx_fifo_size+0x26>
		DWC_WARN("Wrong value for dev_tx_fifo_size\n");
		DWC_WARN("dev_tx_fifo_size must be 4-768\n");
		return -DWC_E_INVALID;
 800e198:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e19c:	e035      	b.n	800e20a <dwc_otg_set_param_dev_tx_fifo_size+0x92>
	}

	if (val >
 800e19e:	68bc      	ldr	r4, [r7, #8]
	    (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]))) {
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	685a      	ldr	r2, [r3, #4]
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800e1aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e1ae:	18d3      	adds	r3, r2, r3
 800e1b0:	f103 0304 	add.w	r3, r3, #4
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	f7f8 fb71 	bl	800689c <DWC_READ_REG32>
 800e1ba:	4603      	mov	r3, r0
		DWC_WARN("Wrong value for dev_tx_fifo_size\n");
		DWC_WARN("dev_tx_fifo_size must be 4-768\n");
		return -DWC_E_INVALID;
	}

	if (val >
 800e1bc:	429c      	cmp	r4, r3
 800e1be:	d91b      	bls.n	800e1f8 <dwc_otg_set_param_dev_tx_fifo_size+0x80>
	    (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]))) {
		if (dwc_otg_param_initialized
		    (core_if->core_params->dev_tx_fifo_size[fifo_num])) {
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	687a      	ldr	r2, [r7, #4]
 800e1c6:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 800e1ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	f7fe ff2c 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("`%d' invalid for parameter `dev_tx_fifo_size_%d'. Check HW configuration.\n",
			     val, fifo_num);
		}
		val = (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]));
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	685a      	ldr	r2, [r3, #4]
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800e1de:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e1e2:	18d3      	adds	r3, r2, r3
 800e1e4:	f103 0304 	add.w	r3, r3, #4
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	f7f8 fb57 	bl	800689c <DWC_READ_REG32>
 800e1ee:	4603      	mov	r3, r0
 800e1f0:	60bb      	str	r3, [r7, #8]
		retval = -DWC_E_INVALID;
 800e1f2:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e1f6:	617b      	str	r3, [r7, #20]
	}

	core_if->core_params->dev_tx_fifo_size[fifo_num] = val;
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	68b9      	ldr	r1, [r7, #8]
 800e1fe:	687a      	ldr	r2, [r7, #4]
 800e200:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 800e204:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	return retval;
 800e208:	697b      	ldr	r3, [r7, #20]
}
 800e20a:	4618      	mov	r0, r3
 800e20c:	f107 071c 	add.w	r7, r7, #28
 800e210:	46bd      	mov	sp, r7
 800e212:	bd90      	pop	{r4, r7, pc}

0800e214 <dwc_otg_get_param_dev_tx_fifo_size>:

int32_t dwc_otg_get_param_dev_tx_fifo_size(dwc_otg_core_if_t * core_if,
					   int fifo_num)
{
 800e214:	b480      	push	{r7}
 800e216:	b083      	sub	sp, #12
 800e218:	af00      	add	r7, sp, #0
 800e21a:	6078      	str	r0, [r7, #4]
 800e21c:	6039      	str	r1, [r7, #0]
	return core_if->core_params->dev_tx_fifo_size[fifo_num];
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	683a      	ldr	r2, [r7, #0]
 800e224:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 800e228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 800e22c:	4618      	mov	r0, r3
 800e22e:	f107 070c 	add.w	r7, r7, #12
 800e232:	46bd      	mov	sp, r7
 800e234:	bc80      	pop	{r7}
 800e236:	4770      	bx	lr

0800e238 <dwc_otg_set_param_thr_ctl>:

int dwc_otg_set_param_thr_ctl(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e238:	b580      	push	{r7, lr}
 800e23a:	b084      	sub	sp, #16
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	6078      	str	r0, [r7, #4]
 800e240:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e242:	f04f 0300 	mov.w	r3, #0
 800e246:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 0, 7)) {
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	db02      	blt.n	800e254 <dwc_otg_set_param_thr_ctl+0x1c>
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	2b07      	cmp	r3, #7
 800e252:	dd02      	ble.n	800e25a <dwc_otg_set_param_thr_ctl+0x22>
		DWC_WARN("Wrong value for thr_ctl\n");
		DWC_WARN("thr_ctl must be 0-7\n");
		return -DWC_E_INVALID;
 800e254:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e258:	e023      	b.n	800e2a2 <dwc_otg_set_param_thr_ctl+0x6a>
	}

	if ((val != 0) &&
 800e25a:	683b      	ldr	r3, [r7, #0]
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d01a      	beq.n	800e296 <dwc_otg_set_param_thr_ctl+0x5e>
	    (!dwc_otg_get_param_dma_enable(core_if) ||
 800e260:	6878      	ldr	r0, [r7, #4]
 800e262:	f7ff f90b 	bl	800d47c <dwc_otg_get_param_dma_enable>
 800e266:	4603      	mov	r3, r0
		DWC_WARN("Wrong value for thr_ctl\n");
		DWC_WARN("thr_ctl must be 0-7\n");
		return -DWC_E_INVALID;
	}

	if ((val != 0) &&
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d007      	beq.n	800e27c <dwc_otg_set_param_thr_ctl+0x44>
	    (!dwc_otg_get_param_dma_enable(core_if) ||
	     !core_if->hwcfg4.b.ded_fifo_en)) {
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800e272:	f003 0302 	and.w	r3, r3, #2
 800e276:	b2db      	uxtb	r3, r3
		DWC_WARN("thr_ctl must be 0-7\n");
		return -DWC_E_INVALID;
	}

	if ((val != 0) &&
	    (!dwc_otg_get_param_dma_enable(core_if) ||
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d10c      	bne.n	800e296 <dwc_otg_set_param_thr_ctl+0x5e>
	     !core_if->hwcfg4.b.ded_fifo_en)) {
		if (dwc_otg_param_initialized(core_if->core_params->thr_ctl)) {
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800e284:	4618      	mov	r0, r3
 800e286:	f7fe fed1 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter thr_ctl. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800e28a:	f04f 0300 	mov.w	r3, #0
 800e28e:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800e290:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e294:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->thr_ctl = val;
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	683a      	ldr	r2, [r7, #0]
 800e29c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	return retval;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
}
 800e2a2:	4618      	mov	r0, r3
 800e2a4:	f107 0710 	add.w	r7, r7, #16
 800e2a8:	46bd      	mov	sp, r7
 800e2aa:	bd80      	pop	{r7, pc}

0800e2ac <dwc_otg_get_param_thr_ctl>:

int32_t dwc_otg_get_param_thr_ctl(dwc_otg_core_if_t * core_if)
{
 800e2ac:	b480      	push	{r7}
 800e2ae:	b083      	sub	sp, #12
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	6078      	str	r0, [r7, #4]
	return core_if->core_params->thr_ctl;
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
}
 800e2bc:	4618      	mov	r0, r3
 800e2be:	f107 070c 	add.w	r7, r7, #12
 800e2c2:	46bd      	mov	sp, r7
 800e2c4:	bc80      	pop	{r7}
 800e2c6:	4770      	bx	lr

0800e2c8 <dwc_otg_set_param_lpm_enable>:

int dwc_otg_set_param_lpm_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e2c8:	b580      	push	{r7, lr}
 800e2ca:	b084      	sub	sp, #16
 800e2cc:	af00      	add	r7, sp, #0
 800e2ce:	6078      	str	r0, [r7, #4]
 800e2d0:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e2d2:	f04f 0300 	mov.w	r3, #0
 800e2d6:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e2d8:	683b      	ldr	r3, [r7, #0]
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	db02      	blt.n	800e2e4 <dwc_otg_set_param_lpm_enable+0x1c>
 800e2de:	683b      	ldr	r3, [r7, #0]
 800e2e0:	2b01      	cmp	r3, #1
 800e2e2:	dd02      	ble.n	800e2ea <dwc_otg_set_param_lpm_enable+0x22>
		DWC_WARN("Wrong value for lpm_enable\n");
		DWC_WARN("lpm_enable must be 0 or 1\n");
		return -DWC_E_INVALID;
 800e2e4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e2e8:	e01d      	b.n	800e326 <dwc_otg_set_param_lpm_enable+0x5e>
	}

	if (val && !core_if->hwcfg3.b.otg_lpm_en) {
 800e2ea:	683b      	ldr	r3, [r7, #0]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d014      	beq.n	800e31a <dwc_otg_set_param_lpm_enable+0x52>
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800e2f6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e2fa:	b2db      	uxtb	r3, r3
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d10c      	bne.n	800e31a <dwc_otg_set_param_lpm_enable+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->lpm_enable)) {
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e308:	4618      	mov	r0, r3
 800e30a:	f7fe fe8f 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter lpm_enable. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800e30e:	f04f 0300 	mov.w	r3, #0
 800e312:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800e314:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e318:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->lpm_enable = val;
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	683a      	ldr	r2, [r7, #0]
 800e320:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	return retval;
 800e324:	68fb      	ldr	r3, [r7, #12]
}
 800e326:	4618      	mov	r0, r3
 800e328:	f107 0710 	add.w	r7, r7, #16
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bd80      	pop	{r7, pc}

0800e330 <dwc_otg_get_param_lpm_enable>:

int32_t dwc_otg_get_param_lpm_enable(dwc_otg_core_if_t * core_if)
{
 800e330:	b480      	push	{r7}
 800e332:	b083      	sub	sp, #12
 800e334:	af00      	add	r7, sp, #0
 800e336:	6078      	str	r0, [r7, #4]
	return core_if->core_params->lpm_enable;
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
}
 800e340:	4618      	mov	r0, r3
 800e342:	f107 070c 	add.w	r7, r7, #12
 800e346:	46bd      	mov	sp, r7
 800e348:	bc80      	pop	{r7}
 800e34a:	4770      	bx	lr

0800e34c <dwc_otg_set_param_tx_thr_length>:

int dwc_otg_set_param_tx_thr_length(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e34c:	b480      	push	{r7}
 800e34e:	b083      	sub	sp, #12
 800e350:	af00      	add	r7, sp, #0
 800e352:	6078      	str	r0, [r7, #4]
 800e354:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 8, 128)) {
 800e356:	683b      	ldr	r3, [r7, #0]
 800e358:	2b07      	cmp	r3, #7
 800e35a:	dd02      	ble.n	800e362 <dwc_otg_set_param_tx_thr_length+0x16>
 800e35c:	683b      	ldr	r3, [r7, #0]
 800e35e:	2b80      	cmp	r3, #128	; 0x80
 800e360:	dd02      	ble.n	800e368 <dwc_otg_set_param_tx_thr_length+0x1c>
		DWC_WARN("Wrong valaue for tx_thr_length\n");
		DWC_WARN("tx_thr_length must be 8 - 128\n");
		return -DWC_E_INVALID;
 800e362:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e366:	e006      	b.n	800e376 <dwc_otg_set_param_tx_thr_length+0x2a>
	}

	core_if->core_params->tx_thr_length = val;
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	683a      	ldr	r2, [r7, #0]
 800e36e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	return 0;
 800e372:	f04f 0300 	mov.w	r3, #0
}
 800e376:	4618      	mov	r0, r3
 800e378:	f107 070c 	add.w	r7, r7, #12
 800e37c:	46bd      	mov	sp, r7
 800e37e:	bc80      	pop	{r7}
 800e380:	4770      	bx	lr
 800e382:	bf00      	nop

0800e384 <dwc_otg_get_param_tx_thr_length>:

int32_t dwc_otg_get_param_tx_thr_length(dwc_otg_core_if_t * core_if)
{
 800e384:	b480      	push	{r7}
 800e386:	b083      	sub	sp, #12
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->tx_thr_length;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
}
 800e394:	4618      	mov	r0, r3
 800e396:	f107 070c 	add.w	r7, r7, #12
 800e39a:	46bd      	mov	sp, r7
 800e39c:	bc80      	pop	{r7}
 800e39e:	4770      	bx	lr

0800e3a0 <dwc_otg_set_param_rx_thr_length>:

int dwc_otg_set_param_rx_thr_length(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e3a0:	b480      	push	{r7}
 800e3a2:	b083      	sub	sp, #12
 800e3a4:	af00      	add	r7, sp, #0
 800e3a6:	6078      	str	r0, [r7, #4]
 800e3a8:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 8, 128)) {
 800e3aa:	683b      	ldr	r3, [r7, #0]
 800e3ac:	2b07      	cmp	r3, #7
 800e3ae:	dd02      	ble.n	800e3b6 <dwc_otg_set_param_rx_thr_length+0x16>
 800e3b0:	683b      	ldr	r3, [r7, #0]
 800e3b2:	2b80      	cmp	r3, #128	; 0x80
 800e3b4:	dd02      	ble.n	800e3bc <dwc_otg_set_param_rx_thr_length+0x1c>
		DWC_WARN("Wrong valaue for rx_thr_length\n");
		DWC_WARN("rx_thr_length must be 8 - 128\n");
		return -DWC_E_INVALID;
 800e3b6:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e3ba:	e006      	b.n	800e3ca <dwc_otg_set_param_rx_thr_length+0x2a>
	}

	core_if->core_params->rx_thr_length = val;
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	683a      	ldr	r2, [r7, #0]
 800e3c2:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	return 0;
 800e3c6:	f04f 0300 	mov.w	r3, #0
}
 800e3ca:	4618      	mov	r0, r3
 800e3cc:	f107 070c 	add.w	r7, r7, #12
 800e3d0:	46bd      	mov	sp, r7
 800e3d2:	bc80      	pop	{r7}
 800e3d4:	4770      	bx	lr
 800e3d6:	bf00      	nop

0800e3d8 <dwc_otg_get_param_rx_thr_length>:

int32_t dwc_otg_get_param_rx_thr_length(dwc_otg_core_if_t * core_if)
{
 800e3d8:	b480      	push	{r7}
 800e3da:	b083      	sub	sp, #12
 800e3dc:	af00      	add	r7, sp, #0
 800e3de:	6078      	str	r0, [r7, #4]
	return core_if->core_params->rx_thr_length;
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
}
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	f107 070c 	add.w	r7, r7, #12
 800e3ee:	46bd      	mov	sp, r7
 800e3f0:	bc80      	pop	{r7}
 800e3f2:	4770      	bx	lr

0800e3f4 <dwc_otg_set_param_dma_burst_size>:

int dwc_otg_set_param_dma_burst_size(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e3f4:	b480      	push	{r7}
 800e3f6:	b083      	sub	sp, #12
 800e3f8:	af00      	add	r7, sp, #0
 800e3fa:	6078      	str	r0, [r7, #4]
 800e3fc:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 1, 1) &&
 800e3fe:	683b      	ldr	r3, [r7, #0]
 800e400:	2b00      	cmp	r3, #0
 800e402:	dd02      	ble.n	800e40a <dwc_otg_set_param_dma_burst_size+0x16>
 800e404:	683b      	ldr	r3, [r7, #0]
 800e406:	2b01      	cmp	r3, #1
 800e408:	dd2d      	ble.n	800e466 <dwc_otg_set_param_dma_burst_size+0x72>
 800e40a:	683b      	ldr	r3, [r7, #0]
 800e40c:	2b03      	cmp	r3, #3
 800e40e:	dd02      	ble.n	800e416 <dwc_otg_set_param_dma_burst_size+0x22>
	    DWC_OTG_PARAM_TEST(val, 4, 4) &&
 800e410:	683b      	ldr	r3, [r7, #0]
 800e412:	2b04      	cmp	r3, #4
 800e414:	dd27      	ble.n	800e466 <dwc_otg_set_param_dma_burst_size+0x72>
 800e416:	683b      	ldr	r3, [r7, #0]
 800e418:	2b07      	cmp	r3, #7
 800e41a:	dd02      	ble.n	800e422 <dwc_otg_set_param_dma_burst_size+0x2e>
	    DWC_OTG_PARAM_TEST(val, 8, 8) &&
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	2b08      	cmp	r3, #8
 800e420:	dd21      	ble.n	800e466 <dwc_otg_set_param_dma_burst_size+0x72>
 800e422:	683b      	ldr	r3, [r7, #0]
 800e424:	2b0f      	cmp	r3, #15
 800e426:	dd02      	ble.n	800e42e <dwc_otg_set_param_dma_burst_size+0x3a>
	    DWC_OTG_PARAM_TEST(val, 16, 16) &&
 800e428:	683b      	ldr	r3, [r7, #0]
 800e42a:	2b10      	cmp	r3, #16
 800e42c:	dd1b      	ble.n	800e466 <dwc_otg_set_param_dma_burst_size+0x72>
 800e42e:	683b      	ldr	r3, [r7, #0]
 800e430:	2b1f      	cmp	r3, #31
 800e432:	dd02      	ble.n	800e43a <dwc_otg_set_param_dma_burst_size+0x46>
	    DWC_OTG_PARAM_TEST(val, 32, 32) &&
 800e434:	683b      	ldr	r3, [r7, #0]
 800e436:	2b20      	cmp	r3, #32
 800e438:	dd15      	ble.n	800e466 <dwc_otg_set_param_dma_burst_size+0x72>
 800e43a:	683b      	ldr	r3, [r7, #0]
 800e43c:	2b3f      	cmp	r3, #63	; 0x3f
 800e43e:	dd02      	ble.n	800e446 <dwc_otg_set_param_dma_burst_size+0x52>
	    DWC_OTG_PARAM_TEST(val, 64, 64) &&
 800e440:	683b      	ldr	r3, [r7, #0]
 800e442:	2b40      	cmp	r3, #64	; 0x40
 800e444:	dd0f      	ble.n	800e466 <dwc_otg_set_param_dma_burst_size+0x72>
 800e446:	683b      	ldr	r3, [r7, #0]
 800e448:	2b7f      	cmp	r3, #127	; 0x7f
 800e44a:	dd02      	ble.n	800e452 <dwc_otg_set_param_dma_burst_size+0x5e>
	    DWC_OTG_PARAM_TEST(val, 128, 128) &&
 800e44c:	683b      	ldr	r3, [r7, #0]
 800e44e:	2b80      	cmp	r3, #128	; 0x80
 800e450:	dd09      	ble.n	800e466 <dwc_otg_set_param_dma_burst_size+0x72>
 800e452:	683b      	ldr	r3, [r7, #0]
 800e454:	2bff      	cmp	r3, #255	; 0xff
 800e456:	dd03      	ble.n	800e460 <dwc_otg_set_param_dma_burst_size+0x6c>
	    DWC_OTG_PARAM_TEST(val, 256, 256)) {
 800e458:	683b      	ldr	r3, [r7, #0]
 800e45a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e45e:	dd02      	ble.n	800e466 <dwc_otg_set_param_dma_burst_size+0x72>
		DWC_WARN("`%d' invalid for parameter `dma_burst_size'\n", val);
		return -DWC_E_INVALID;
 800e460:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e464:	e005      	b.n	800e472 <dwc_otg_set_param_dma_burst_size+0x7e>
	}
	core_if->core_params->dma_burst_size = val;
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	683a      	ldr	r2, [r7, #0]
 800e46c:	611a      	str	r2, [r3, #16]
	return 0;
 800e46e:	f04f 0300 	mov.w	r3, #0
}
 800e472:	4618      	mov	r0, r3
 800e474:	f107 070c 	add.w	r7, r7, #12
 800e478:	46bd      	mov	sp, r7
 800e47a:	bc80      	pop	{r7}
 800e47c:	4770      	bx	lr
 800e47e:	bf00      	nop

0800e480 <dwc_otg_get_param_dma_burst_size>:

int32_t dwc_otg_get_param_dma_burst_size(dwc_otg_core_if_t * core_if)
{
 800e480:	b480      	push	{r7}
 800e482:	b083      	sub	sp, #12
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dma_burst_size;
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	691b      	ldr	r3, [r3, #16]
}
 800e48e:	4618      	mov	r0, r3
 800e490:	f107 070c 	add.w	r7, r7, #12
 800e494:	46bd      	mov	sp, r7
 800e496:	bc80      	pop	{r7}
 800e498:	4770      	bx	lr
 800e49a:	bf00      	nop

0800e49c <dwc_otg_set_param_pti_enable>:

int dwc_otg_set_param_pti_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b084      	sub	sp, #16
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	6078      	str	r0, [r7, #4]
 800e4a4:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e4a6:	f04f 0300 	mov.w	r3, #0
 800e4aa:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e4ac:	683b      	ldr	r3, [r7, #0]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	db02      	blt.n	800e4b8 <dwc_otg_set_param_pti_enable+0x1c>
 800e4b2:	683b      	ldr	r3, [r7, #0]
 800e4b4:	2b01      	cmp	r3, #1
 800e4b6:	dd02      	ble.n	800e4be <dwc_otg_set_param_pti_enable+0x22>
		DWC_WARN("`%d' invalid for parameter `pti_enable'\n", val);
		return -DWC_E_INVALID;
 800e4b8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e4bc:	e01d      	b.n	800e4fa <dwc_otg_set_param_pti_enable+0x5e>
	}
	if (val && (core_if->snpsid < OTG_CORE_REV_2_72a)) {
 800e4be:	683b      	ldr	r3, [r7, #0]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d014      	beq.n	800e4ee <dwc_otg_set_param_pti_enable+0x52>
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	691a      	ldr	r2, [r3, #16]
 800e4c8:	f242 7329 	movw	r3, #10025	; 0x2729
 800e4cc:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800e4d0:	429a      	cmp	r2, r3
 800e4d2:	d80c      	bhi.n	800e4ee <dwc_otg_set_param_pti_enable+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->pti_enable)) {
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e4dc:	4618      	mov	r0, r3
 800e4de:	f7fe fda5 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter pti_enable. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800e4e2:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e4e6:	60fb      	str	r3, [r7, #12]
		val = 0;
 800e4e8:	f04f 0300 	mov.w	r3, #0
 800e4ec:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->pti_enable = val;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	683a      	ldr	r2, [r7, #0]
 800e4f4:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	return retval;
 800e4f8:	68fb      	ldr	r3, [r7, #12]
}
 800e4fa:	4618      	mov	r0, r3
 800e4fc:	f107 0710 	add.w	r7, r7, #16
 800e500:	46bd      	mov	sp, r7
 800e502:	bd80      	pop	{r7, pc}

0800e504 <dwc_otg_get_param_pti_enable>:

int32_t dwc_otg_get_param_pti_enable(dwc_otg_core_if_t * core_if)
{
 800e504:	b480      	push	{r7}
 800e506:	b083      	sub	sp, #12
 800e508:	af00      	add	r7, sp, #0
 800e50a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->pti_enable;
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
}
 800e514:	4618      	mov	r0, r3
 800e516:	f107 070c 	add.w	r7, r7, #12
 800e51a:	46bd      	mov	sp, r7
 800e51c:	bc80      	pop	{r7}
 800e51e:	4770      	bx	lr

0800e520 <dwc_otg_set_param_mpi_enable>:

int dwc_otg_set_param_mpi_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e520:	b580      	push	{r7, lr}
 800e522:	b084      	sub	sp, #16
 800e524:	af00      	add	r7, sp, #0
 800e526:	6078      	str	r0, [r7, #4]
 800e528:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e52a:	f04f 0300 	mov.w	r3, #0
 800e52e:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e530:	683b      	ldr	r3, [r7, #0]
 800e532:	2b00      	cmp	r3, #0
 800e534:	db02      	blt.n	800e53c <dwc_otg_set_param_mpi_enable+0x1c>
 800e536:	683b      	ldr	r3, [r7, #0]
 800e538:	2b01      	cmp	r3, #1
 800e53a:	dd02      	ble.n	800e542 <dwc_otg_set_param_mpi_enable+0x22>
		DWC_WARN("`%d' invalid for parameter `mpi_enable'\n", val);
		return -DWC_E_INVALID;
 800e53c:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e540:	e01d      	b.n	800e57e <dwc_otg_set_param_mpi_enable+0x5e>
	}
	if (val && (core_if->hwcfg2.b.multi_proc_int == 0)) {
 800e542:	683b      	ldr	r3, [r7, #0]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d014      	beq.n	800e572 <dwc_otg_set_param_mpi_enable+0x52>
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800e54e:	f003 0310 	and.w	r3, r3, #16
 800e552:	b2db      	uxtb	r3, r3
 800e554:	2b00      	cmp	r3, #0
 800e556:	d10c      	bne.n	800e572 <dwc_otg_set_param_mpi_enable+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->mpi_enable)) {
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800e560:	4618      	mov	r0, r3
 800e562:	f7fe fd63 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter mpi_enable. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800e566:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e56a:	60fb      	str	r3, [r7, #12]
		val = 0;
 800e56c:	f04f 0300 	mov.w	r3, #0
 800e570:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->mpi_enable = val;
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	683a      	ldr	r2, [r7, #0]
 800e578:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	return retval;
 800e57c:	68fb      	ldr	r3, [r7, #12]
}
 800e57e:	4618      	mov	r0, r3
 800e580:	f107 0710 	add.w	r7, r7, #16
 800e584:	46bd      	mov	sp, r7
 800e586:	bd80      	pop	{r7, pc}

0800e588 <dwc_otg_get_param_mpi_enable>:

int32_t dwc_otg_get_param_mpi_enable(dwc_otg_core_if_t * core_if)
{
 800e588:	b480      	push	{r7}
 800e58a:	b083      	sub	sp, #12
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->mpi_enable;
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
}
 800e598:	4618      	mov	r0, r3
 800e59a:	f107 070c 	add.w	r7, r7, #12
 800e59e:	46bd      	mov	sp, r7
 800e5a0:	bc80      	pop	{r7}
 800e5a2:	4770      	bx	lr

0800e5a4 <dwc_otg_set_param_adp_enable>:

int dwc_otg_set_param_adp_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e5a4:	b580      	push	{r7, lr}
 800e5a6:	b084      	sub	sp, #16
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	6078      	str	r0, [r7, #4]
 800e5ac:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e5ae:	f04f 0300 	mov.w	r3, #0
 800e5b2:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e5b4:	683b      	ldr	r3, [r7, #0]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	db02      	blt.n	800e5c0 <dwc_otg_set_param_adp_enable+0x1c>
 800e5ba:	683b      	ldr	r3, [r7, #0]
 800e5bc:	2b01      	cmp	r3, #1
 800e5be:	dd02      	ble.n	800e5c6 <dwc_otg_set_param_adp_enable+0x22>
		DWC_WARN("`%d' invalid for parameter `adp_enable'\n", val);
		return -DWC_E_INVALID;
 800e5c0:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e5c4:	e01d      	b.n	800e602 <dwc_otg_set_param_adp_enable+0x5e>
	}
	if (val && (core_if->hwcfg3.b.adp_supp == 0)) {
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d014      	beq.n	800e5f6 <dwc_otg_set_param_adp_enable+0x52>
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800e5d2:	f003 0310 	and.w	r3, r3, #16
 800e5d6:	b2db      	uxtb	r3, r3
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d10c      	bne.n	800e5f6 <dwc_otg_set_param_adp_enable+0x52>
		if (dwc_otg_param_initialized
		    (core_if->core_params->adp_supp_enable)) {
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800e5e4:	4618      	mov	r0, r3
 800e5e6:	f7fe fd21 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter adp_enable. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800e5ea:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e5ee:	60fb      	str	r3, [r7, #12]
		val = 0;
 800e5f0:	f04f 0300 	mov.w	r3, #0
 800e5f4:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->adp_supp_enable = val;
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	683a      	ldr	r2, [r7, #0]
 800e5fc:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	return retval;
 800e600:	68fb      	ldr	r3, [r7, #12]
}
 800e602:	4618      	mov	r0, r3
 800e604:	f107 0710 	add.w	r7, r7, #16
 800e608:	46bd      	mov	sp, r7
 800e60a:	bd80      	pop	{r7, pc}

0800e60c <dwc_otg_get_param_adp_enable>:

int32_t dwc_otg_get_param_adp_enable(dwc_otg_core_if_t * core_if)
{
 800e60c:	b480      	push	{r7}
 800e60e:	b083      	sub	sp, #12
 800e610:	af00      	add	r7, sp, #0
 800e612:	6078      	str	r0, [r7, #4]
	return core_if->core_params->adp_supp_enable;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
}
 800e61c:	4618      	mov	r0, r3
 800e61e:	f107 070c 	add.w	r7, r7, #12
 800e622:	46bd      	mov	sp, r7
 800e624:	bc80      	pop	{r7}
 800e626:	4770      	bx	lr

0800e628 <dwc_otg_set_param_ic_usb_cap>:

int dwc_otg_set_param_ic_usb_cap(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e628:	b580      	push	{r7, lr}
 800e62a:	b084      	sub	sp, #16
 800e62c:	af00      	add	r7, sp, #0
 800e62e:	6078      	str	r0, [r7, #4]
 800e630:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e632:	f04f 0300 	mov.w	r3, #0
 800e636:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e638:	683b      	ldr	r3, [r7, #0]
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	db02      	blt.n	800e644 <dwc_otg_set_param_ic_usb_cap+0x1c>
 800e63e:	683b      	ldr	r3, [r7, #0]
 800e640:	2b01      	cmp	r3, #1
 800e642:	dd02      	ble.n	800e64a <dwc_otg_set_param_ic_usb_cap+0x22>
		DWC_WARN("`%d' invalid for parameter `ic_usb_cap'\n", val);
		DWC_WARN("ic_usb_cap must be 0 or 1\n");
		return -DWC_E_INVALID;
 800e644:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e648:	e01d      	b.n	800e686 <dwc_otg_set_param_ic_usb_cap+0x5e>
	}

	if (val && (core_if->hwcfg2.b.otg_enable_ic_usb == 0)) {
 800e64a:	683b      	ldr	r3, [r7, #0]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d014      	beq.n	800e67a <dwc_otg_set_param_ic_usb_cap+0x52>
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800e656:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e65a:	b2db      	uxtb	r3, r3
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d10c      	bne.n	800e67a <dwc_otg_set_param_ic_usb_cap+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->ic_usb_cap)) {
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800e668:	4618      	mov	r0, r3
 800e66a:	f7fe fcdf 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter ic_usb_cap. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800e66e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e672:	60fb      	str	r3, [r7, #12]
		val = 0;
 800e674:	f04f 0300 	mov.w	r3, #0
 800e678:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->ic_usb_cap = val;
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	683a      	ldr	r2, [r7, #0]
 800e680:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	return retval;
 800e684:	68fb      	ldr	r3, [r7, #12]
}
 800e686:	4618      	mov	r0, r3
 800e688:	f107 0710 	add.w	r7, r7, #16
 800e68c:	46bd      	mov	sp, r7
 800e68e:	bd80      	pop	{r7, pc}

0800e690 <dwc_otg_get_param_ic_usb_cap>:

int32_t dwc_otg_get_param_ic_usb_cap(dwc_otg_core_if_t * core_if)
{
 800e690:	b480      	push	{r7}
 800e692:	b083      	sub	sp, #12
 800e694:	af00      	add	r7, sp, #0
 800e696:	6078      	str	r0, [r7, #4]
	return core_if->core_params->ic_usb_cap;
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
}
 800e6a0:	4618      	mov	r0, r3
 800e6a2:	f107 070c 	add.w	r7, r7, #12
 800e6a6:	46bd      	mov	sp, r7
 800e6a8:	bc80      	pop	{r7}
 800e6aa:	4770      	bx	lr

0800e6ac <dwc_otg_set_param_ahb_thr_ratio>:

int dwc_otg_set_param_ahb_thr_ratio(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e6ac:	b580      	push	{r7, lr}
 800e6ae:	b084      	sub	sp, #16
 800e6b0:	af00      	add	r7, sp, #0
 800e6b2:	6078      	str	r0, [r7, #4]
 800e6b4:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e6b6:	f04f 0300 	mov.w	r3, #0
 800e6ba:	60fb      	str	r3, [r7, #12]
	int valid = 1;
 800e6bc:	f04f 0301 	mov.w	r3, #1
 800e6c0:	60bb      	str	r3, [r7, #8]

	if (DWC_OTG_PARAM_TEST(val, 0, 3)) {
 800e6c2:	683b      	ldr	r3, [r7, #0]
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	db02      	blt.n	800e6ce <dwc_otg_set_param_ahb_thr_ratio+0x22>
 800e6c8:	683b      	ldr	r3, [r7, #0]
 800e6ca:	2b03      	cmp	r3, #3
 800e6cc:	dd02      	ble.n	800e6d4 <dwc_otg_set_param_ahb_thr_ratio+0x28>
		DWC_WARN("`%d' invalid for parameter `ahb_thr_ratio'\n", val);
		DWC_WARN("ahb_thr_ratio must be 0 - 3\n");
		return -DWC_E_INVALID;
 800e6ce:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e6d2:	e03d      	b.n	800e750 <dwc_otg_set_param_ahb_thr_ratio+0xa4>
	}

	if (val
 800e6d4:	683b      	ldr	r3, [r7, #0]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d011      	beq.n	800e6fe <dwc_otg_set_param_ahb_thr_ratio+0x52>
	    && (core_if->snpsid < OTG_CORE_REV_2_81a
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	691a      	ldr	r2, [r3, #16]
 800e6de:	f642 0319 	movw	r3, #10265	; 0x2819
 800e6e2:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800e6e6:	429a      	cmp	r2, r3
 800e6e8:	d905      	bls.n	800e6f6 <dwc_otg_set_param_ahb_thr_ratio+0x4a>
		|| !dwc_otg_get_param_thr_ctl(core_if))) {
 800e6ea:	6878      	ldr	r0, [r7, #4]
 800e6ec:	f7ff fdde 	bl	800e2ac <dwc_otg_get_param_thr_ctl>
 800e6f0:	4603      	mov	r3, r0
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d103      	bne.n	800e6fe <dwc_otg_set_param_ahb_thr_ratio+0x52>
		valid = 0;
 800e6f6:	f04f 0300 	mov.w	r3, #0
 800e6fa:	60bb      	str	r3, [r7, #8]
 800e6fc:	e012      	b.n	800e724 <dwc_otg_set_param_ahb_thr_ratio+0x78>
	} else if (val
 800e6fe:	683b      	ldr	r3, [r7, #0]
 800e700:	2b00      	cmp	r3, #0
 800e702:	d00f      	beq.n	800e724 <dwc_otg_set_param_ahb_thr_ratio+0x78>
		   && ((dwc_otg_get_param_tx_thr_length(core_if) / (1 << val)) <
 800e704:	6878      	ldr	r0, [r7, #4]
 800e706:	f7ff fe3d 	bl	800e384 <dwc_otg_get_param_tx_thr_length>
 800e70a:	4602      	mov	r2, r0
 800e70c:	f04f 0101 	mov.w	r1, #1
 800e710:	683b      	ldr	r3, [r7, #0]
 800e712:	fa01 f303 	lsl.w	r3, r1, r3
 800e716:	fb92 f3f3 	sdiv	r3, r2, r3
 800e71a:	2b03      	cmp	r3, #3
 800e71c:	dc02      	bgt.n	800e724 <dwc_otg_set_param_ahb_thr_ratio+0x78>
		       4)) {
		valid = 0;
 800e71e:	f04f 0300 	mov.w	r3, #0
 800e722:	60bb      	str	r3, [r7, #8]
	}
	if (valid == 0) {
 800e724:	68bb      	ldr	r3, [r7, #8]
 800e726:	2b00      	cmp	r3, #0
 800e728:	d10c      	bne.n	800e744 <dwc_otg_set_param_ahb_thr_ratio+0x98>
		if (dwc_otg_param_initialized
		    (core_if->core_params->ahb_thr_ratio)) {
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800e732:	4618      	mov	r0, r3
 800e734:	f7fe fc7a 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter ahb_thr_ratio. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800e738:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e73c:	60fb      	str	r3, [r7, #12]
		val = 0;
 800e73e:	f04f 0300 	mov.w	r3, #0
 800e742:	603b      	str	r3, [r7, #0]
	}

	core_if->core_params->ahb_thr_ratio = val;
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	683a      	ldr	r2, [r7, #0]
 800e74a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	return retval;
 800e74e:	68fb      	ldr	r3, [r7, #12]
}
 800e750:	4618      	mov	r0, r3
 800e752:	f107 0710 	add.w	r7, r7, #16
 800e756:	46bd      	mov	sp, r7
 800e758:	bd80      	pop	{r7, pc}
 800e75a:	bf00      	nop

0800e75c <dwc_otg_get_param_ahb_thr_ratio>:

int32_t dwc_otg_get_param_ahb_thr_ratio(dwc_otg_core_if_t * core_if)
{
 800e75c:	b480      	push	{r7}
 800e75e:	b083      	sub	sp, #12
 800e760:	af00      	add	r7, sp, #0
 800e762:	6078      	str	r0, [r7, #4]
	return core_if->core_params->ahb_thr_ratio;
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 800e76c:	4618      	mov	r0, r3
 800e76e:	f107 070c 	add.w	r7, r7, #12
 800e772:	46bd      	mov	sp, r7
 800e774:	bc80      	pop	{r7}
 800e776:	4770      	bx	lr

0800e778 <dwc_otg_set_param_power_down>:

int dwc_otg_set_param_power_down(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b084      	sub	sp, #16
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]
 800e780:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e782:	f04f 0300 	mov.w	r3, #0
 800e786:	60fb      	str	r3, [r7, #12]
	int valid = 1;
 800e788:	f04f 0301 	mov.w	r3, #1
 800e78c:	60bb      	str	r3, [r7, #8]

	if (DWC_OTG_PARAM_TEST(val, 0, 2)) {
 800e78e:	683b      	ldr	r3, [r7, #0]
 800e790:	2b00      	cmp	r3, #0
 800e792:	db02      	blt.n	800e79a <dwc_otg_set_param_power_down+0x22>
 800e794:	683b      	ldr	r3, [r7, #0]
 800e796:	2b02      	cmp	r3, #2
 800e798:	dd02      	ble.n	800e7a0 <dwc_otg_set_param_power_down+0x28>
		DWC_WARN("`%d' invalid for parameter `power_down'\n", val);
		DWC_WARN("power_down must be 0 - 2\n");
		return -DWC_E_INVALID;
 800e79a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e79e:	e023      	b.n	800e7e8 <dwc_otg_set_param_power_down+0x70>
	}

	if ((val == 2) && (core_if->snpsid < OTG_CORE_REV_2_91a)) {
 800e7a0:	683b      	ldr	r3, [r7, #0]
 800e7a2:	2b02      	cmp	r3, #2
 800e7a4:	d10a      	bne.n	800e7bc <dwc_otg_set_param_power_down+0x44>
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	691a      	ldr	r2, [r3, #16]
 800e7aa:	f642 1319 	movw	r3, #10521	; 0x2919
 800e7ae:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800e7b2:	429a      	cmp	r2, r3
 800e7b4:	d802      	bhi.n	800e7bc <dwc_otg_set_param_power_down+0x44>
		valid = 0;
 800e7b6:	f04f 0300 	mov.w	r3, #0
 800e7ba:	60bb      	str	r3, [r7, #8]
	}
	if (valid == 0) {
 800e7bc:	68bb      	ldr	r3, [r7, #8]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d10c      	bne.n	800e7dc <dwc_otg_set_param_power_down+0x64>
		if (dwc_otg_param_initialized(core_if->core_params->power_down)) {
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	f7fe fc2e 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter power_down. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800e7d0:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e7d4:	60fb      	str	r3, [r7, #12]
		val = 0;
 800e7d6:	f04f 0300 	mov.w	r3, #0
 800e7da:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->power_down = val;
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	683a      	ldr	r2, [r7, #0]
 800e7e2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	return retval;
 800e7e6:	68fb      	ldr	r3, [r7, #12]
}
 800e7e8:	4618      	mov	r0, r3
 800e7ea:	f107 0710 	add.w	r7, r7, #16
 800e7ee:	46bd      	mov	sp, r7
 800e7f0:	bd80      	pop	{r7, pc}
 800e7f2:	bf00      	nop

0800e7f4 <dwc_otg_get_param_power_down>:

int32_t dwc_otg_get_param_power_down(dwc_otg_core_if_t * core_if)
{
 800e7f4:	b480      	push	{r7}
 800e7f6:	b083      	sub	sp, #12
 800e7f8:	af00      	add	r7, sp, #0
 800e7fa:	6078      	str	r0, [r7, #4]
	return core_if->core_params->power_down;
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
}
 800e804:	4618      	mov	r0, r3
 800e806:	f107 070c 	add.w	r7, r7, #12
 800e80a:	46bd      	mov	sp, r7
 800e80c:	bc80      	pop	{r7}
 800e80e:	4770      	bx	lr

0800e810 <dwc_otg_set_param_reload_ctl>:

int dwc_otg_set_param_reload_ctl(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b084      	sub	sp, #16
 800e814:	af00      	add	r7, sp, #0
 800e816:	6078      	str	r0, [r7, #4]
 800e818:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e81a:	f04f 0300 	mov.w	r3, #0
 800e81e:	60fb      	str	r3, [r7, #12]
	int valid = 1;
 800e820:	f04f 0301 	mov.w	r3, #1
 800e824:	60bb      	str	r3, [r7, #8]

	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e826:	683b      	ldr	r3, [r7, #0]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	db02      	blt.n	800e832 <dwc_otg_set_param_reload_ctl+0x22>
 800e82c:	683b      	ldr	r3, [r7, #0]
 800e82e:	2b01      	cmp	r3, #1
 800e830:	dd02      	ble.n	800e838 <dwc_otg_set_param_reload_ctl+0x28>
		DWC_WARN("`%d' invalid for parameter `reload_ctl'\n", val);
		DWC_WARN("reload_ctl must be 0 or 1\n");
		return -DWC_E_INVALID;
 800e832:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e836:	e023      	b.n	800e880 <dwc_otg_set_param_reload_ctl+0x70>
	}

	if ((val == 1) && (core_if->snpsid < OTG_CORE_REV_2_92a)) {
 800e838:	683b      	ldr	r3, [r7, #0]
 800e83a:	2b01      	cmp	r3, #1
 800e83c:	d10a      	bne.n	800e854 <dwc_otg_set_param_reload_ctl+0x44>
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	691a      	ldr	r2, [r3, #16]
 800e842:	f642 1329 	movw	r3, #10537	; 0x2929
 800e846:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800e84a:	429a      	cmp	r2, r3
 800e84c:	d802      	bhi.n	800e854 <dwc_otg_set_param_reload_ctl+0x44>
		valid = 0;
 800e84e:	f04f 0300 	mov.w	r3, #0
 800e852:	60bb      	str	r3, [r7, #8]
	}
	if (valid == 0) {
 800e854:	68bb      	ldr	r3, [r7, #8]
 800e856:	2b00      	cmp	r3, #0
 800e858:	d10c      	bne.n	800e874 <dwc_otg_set_param_reload_ctl+0x64>
		if (dwc_otg_param_initialized(core_if->core_params->reload_ctl)) {
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800e862:	4618      	mov	r0, r3
 800e864:	f7fe fbe2 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR("%d invalid for parameter reload_ctl."
				  "Check HW configuration.\n", val);
		}
		retval = -DWC_E_INVALID;
 800e868:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e86c:	60fb      	str	r3, [r7, #12]
		val = 0;
 800e86e:	f04f 0300 	mov.w	r3, #0
 800e872:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->reload_ctl = val;
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	683a      	ldr	r2, [r7, #0]
 800e87a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	return retval;
 800e87e:	68fb      	ldr	r3, [r7, #12]
}
 800e880:	4618      	mov	r0, r3
 800e882:	f107 0710 	add.w	r7, r7, #16
 800e886:	46bd      	mov	sp, r7
 800e888:	bd80      	pop	{r7, pc}
 800e88a:	bf00      	nop

0800e88c <dwc_otg_get_param_reload_ctl>:

int32_t dwc_otg_get_param_reload_ctl(dwc_otg_core_if_t * core_if)
{
 800e88c:	b480      	push	{r7}
 800e88e:	b083      	sub	sp, #12
 800e890:	af00      	add	r7, sp, #0
 800e892:	6078      	str	r0, [r7, #4]
	return core_if->core_params->reload_ctl;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 800e89c:	4618      	mov	r0, r3
 800e89e:	f107 070c 	add.w	r7, r7, #12
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	bc80      	pop	{r7}
 800e8a6:	4770      	bx	lr

0800e8a8 <dwc_otg_set_param_otg_ver>:

int dwc_otg_set_param_otg_ver(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e8a8:	b580      	push	{r7, lr}
 800e8aa:	b084      	sub	sp, #16
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	6078      	str	r0, [r7, #4]
 800e8b0:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e8b2:	f04f 0300 	mov.w	r3, #0
 800e8b6:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e8b8:	683b      	ldr	r3, [r7, #0]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	db02      	blt.n	800e8c4 <dwc_otg_set_param_otg_ver+0x1c>
 800e8be:	683b      	ldr	r3, [r7, #0]
 800e8c0:	2b01      	cmp	r3, #1
 800e8c2:	dd02      	ble.n	800e8ca <dwc_otg_set_param_otg_ver+0x22>
		DWC_WARN("`%d' invalid for parameter `otg_ver'\n", val);
		DWC_WARN
		    ("otg_ver must be 0(for OTG 1.3 support) or 1(for OTG 2.0 support)\n");
		return -DWC_E_INVALID;
 800e8c4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e8c8:	e01d      	b.n	800e906 <dwc_otg_set_param_otg_ver+0x5e>
	}

	if (val && (core_if->hwcfg3.b.otg_ver_support == 0)) {
 800e8ca:	683b      	ldr	r3, [r7, #0]
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d014      	beq.n	800e8fa <dwc_otg_set_param_otg_ver+0x52>
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800e8d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e8da:	b2db      	uxtb	r3, r3
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d10c      	bne.n	800e8fa <dwc_otg_set_param_otg_ver+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->otg_ver)) {
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	f7fe fb9f 	bl	800d02c <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter otg_ver. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800e8ee:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e8f2:	60fb      	str	r3, [r7, #12]
		val = 0;
 800e8f4:	f04f 0300 	mov.w	r3, #0
 800e8f8:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->otg_ver = val;
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	683a      	ldr	r2, [r7, #0]
 800e900:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	return retval;
 800e904:	68fb      	ldr	r3, [r7, #12]
}
 800e906:	4618      	mov	r0, r3
 800e908:	f107 0710 	add.w	r7, r7, #16
 800e90c:	46bd      	mov	sp, r7
 800e90e:	bd80      	pop	{r7, pc}

0800e910 <dwc_otg_get_param_otg_ver>:

int32_t dwc_otg_get_param_otg_ver(dwc_otg_core_if_t * core_if)
{
 800e910:	b480      	push	{r7}
 800e912:	b083      	sub	sp, #12
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]
	return core_if->core_params->otg_ver;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 800e920:	4618      	mov	r0, r3
 800e922:	f107 070c 	add.w	r7, r7, #12
 800e926:	46bd      	mov	sp, r7
 800e928:	bc80      	pop	{r7}
 800e92a:	4770      	bx	lr

0800e92c <dwc_otg_get_hnpstatus>:

uint32_t dwc_otg_get_hnpstatus(dwc_otg_core_if_t * core_if)
{
 800e92c:	b580      	push	{r7, lr}
 800e92e:	b084      	sub	sp, #16
 800e930:	af00      	add	r7, sp, #0
 800e932:	6078      	str	r0, [r7, #4]
	gotgctl_data_t otgctl;
	otgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	685b      	ldr	r3, [r3, #4]
 800e938:	4618      	mov	r0, r3
 800e93a:	f7f7 ffaf 	bl	800689c <DWC_READ_REG32>
 800e93e:	4603      	mov	r3, r0
 800e940:	60fb      	str	r3, [r7, #12]
	return otgctl.b.hstnegscs;
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	f3c3 2300 	ubfx	r3, r3, #8, #1
 800e948:	b2db      	uxtb	r3, r3
}
 800e94a:	4618      	mov	r0, r3
 800e94c:	f107 0710 	add.w	r7, r7, #16
 800e950:	46bd      	mov	sp, r7
 800e952:	bd80      	pop	{r7, pc}

0800e954 <dwc_otg_get_srpstatus>:

uint32_t dwc_otg_get_srpstatus(dwc_otg_core_if_t * core_if)
{
 800e954:	b580      	push	{r7, lr}
 800e956:	b084      	sub	sp, #16
 800e958:	af00      	add	r7, sp, #0
 800e95a:	6078      	str	r0, [r7, #4]
	gotgctl_data_t otgctl;
	otgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	685b      	ldr	r3, [r3, #4]
 800e960:	4618      	mov	r0, r3
 800e962:	f7f7 ff9b 	bl	800689c <DWC_READ_REG32>
 800e966:	4603      	mov	r3, r0
 800e968:	60fb      	str	r3, [r7, #12]
	return otgctl.b.sesreqscs;
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e970:	b2db      	uxtb	r3, r3
}
 800e972:	4618      	mov	r0, r3
 800e974:	f107 0710 	add.w	r7, r7, #16
 800e978:	46bd      	mov	sp, r7
 800e97a:	bd80      	pop	{r7, pc}

0800e97c <dwc_otg_set_hnpreq>:

void dwc_otg_set_hnpreq(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800e97c:	b580      	push	{r7, lr}
 800e97e:	b084      	sub	sp, #16
 800e980:	af00      	add	r7, sp, #0
 800e982:	6078      	str	r0, [r7, #4]
 800e984:	6039      	str	r1, [r7, #0]
	gotgctl_data_t otgctl;
	otgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	685b      	ldr	r3, [r3, #4]
 800e98a:	4618      	mov	r0, r3
 800e98c:	f7f7 ff86 	bl	800689c <DWC_READ_REG32>
 800e990:	4603      	mov	r3, r0
 800e992:	60fb      	str	r3, [r7, #12]
	otgctl.b.hnpreq = val;
 800e994:	683b      	ldr	r3, [r7, #0]
 800e996:	b2db      	uxtb	r3, r3
 800e998:	f003 0301 	and.w	r3, r3, #1
 800e99c:	b2da      	uxtb	r2, r3
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	f362 2349 	bfi	r3, r2, #9, #1
 800e9a4:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, otgctl.d32);
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	685b      	ldr	r3, [r3, #4]
 800e9aa:	461a      	mov	r2, r3
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	4610      	mov	r0, r2
 800e9b0:	4619      	mov	r1, r3
 800e9b2:	f7f7 ff7f 	bl	80068b4 <DWC_WRITE_REG32>
}
 800e9b6:	f107 0710 	add.w	r7, r7, #16
 800e9ba:	46bd      	mov	sp, r7
 800e9bc:	bd80      	pop	{r7, pc}
 800e9be:	bf00      	nop

0800e9c0 <dwc_otg_get_gsnpsid>:

uint32_t dwc_otg_get_gsnpsid(dwc_otg_core_if_t * core_if)
{
 800e9c0:	b480      	push	{r7}
 800e9c2:	b083      	sub	sp, #12
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
	return core_if->snpsid;
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	691b      	ldr	r3, [r3, #16]
}
 800e9cc:	4618      	mov	r0, r3
 800e9ce:	f107 070c 	add.w	r7, r7, #12
 800e9d2:	46bd      	mov	sp, r7
 800e9d4:	bc80      	pop	{r7}
 800e9d6:	4770      	bx	lr

0800e9d8 <dwc_otg_get_mode>:

uint32_t dwc_otg_get_mode(dwc_otg_core_if_t * core_if)
{
 800e9d8:	b580      	push	{r7, lr}
 800e9da:	b084      	sub	sp, #16
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	gintsts.d32 = DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	685b      	ldr	r3, [r3, #4]
 800e9e4:	f103 0314 	add.w	r3, r3, #20
 800e9e8:	4618      	mov	r0, r3
 800e9ea:	f7f7 ff57 	bl	800689c <DWC_READ_REG32>
 800e9ee:	4603      	mov	r3, r0
 800e9f0:	60fb      	str	r3, [r7, #12]
	return gintsts.b.curmode;
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e9f8:	b2db      	uxtb	r3, r3
}
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	f107 0710 	add.w	r7, r7, #16
 800ea00:	46bd      	mov	sp, r7
 800ea02:	bd80      	pop	{r7, pc}

0800ea04 <dwc_otg_get_hnpcapable>:

uint32_t dwc_otg_get_hnpcapable(dwc_otg_core_if_t * core_if)
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b084      	sub	sp, #16
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
	gusbcfg_data_t usbcfg;
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	685b      	ldr	r3, [r3, #4]
 800ea10:	f103 030c 	add.w	r3, r3, #12
 800ea14:	4618      	mov	r0, r3
 800ea16:	f7f7 ff41 	bl	800689c <DWC_READ_REG32>
 800ea1a:	4603      	mov	r3, r0
 800ea1c:	60fb      	str	r3, [r7, #12]
	return usbcfg.b.hnpcap;
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	f3c3 2340 	ubfx	r3, r3, #9, #1
 800ea24:	b2db      	uxtb	r3, r3
}
 800ea26:	4618      	mov	r0, r3
 800ea28:	f107 0710 	add.w	r7, r7, #16
 800ea2c:	46bd      	mov	sp, r7
 800ea2e:	bd80      	pop	{r7, pc}

0800ea30 <dwc_otg_set_hnpcapable>:

void dwc_otg_set_hnpcapable(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	b084      	sub	sp, #16
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	6078      	str	r0, [r7, #4]
 800ea38:	6039      	str	r1, [r7, #0]
	gusbcfg_data_t usbcfg;
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	685b      	ldr	r3, [r3, #4]
 800ea3e:	f103 030c 	add.w	r3, r3, #12
 800ea42:	4618      	mov	r0, r3
 800ea44:	f7f7 ff2a 	bl	800689c <DWC_READ_REG32>
 800ea48:	4603      	mov	r3, r0
 800ea4a:	60fb      	str	r3, [r7, #12]
	usbcfg.b.hnpcap = val;
 800ea4c:	683b      	ldr	r3, [r7, #0]
 800ea4e:	b2db      	uxtb	r3, r3
 800ea50:	f003 0301 	and.w	r3, r3, #1
 800ea54:	b2da      	uxtb	r2, r3
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	f362 2349 	bfi	r3, r2, #9, #1
 800ea5c:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, usbcfg.d32);
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	685b      	ldr	r3, [r3, #4]
 800ea62:	f103 020c 	add.w	r2, r3, #12
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	4610      	mov	r0, r2
 800ea6a:	4619      	mov	r1, r3
 800ea6c:	f7f7 ff22 	bl	80068b4 <DWC_WRITE_REG32>
}
 800ea70:	f107 0710 	add.w	r7, r7, #16
 800ea74:	46bd      	mov	sp, r7
 800ea76:	bd80      	pop	{r7, pc}

0800ea78 <dwc_otg_get_srpcapable>:

uint32_t dwc_otg_get_srpcapable(dwc_otg_core_if_t * core_if)
{
 800ea78:	b580      	push	{r7, lr}
 800ea7a:	b084      	sub	sp, #16
 800ea7c:	af00      	add	r7, sp, #0
 800ea7e:	6078      	str	r0, [r7, #4]
	gusbcfg_data_t usbcfg;
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	685b      	ldr	r3, [r3, #4]
 800ea84:	f103 030c 	add.w	r3, r3, #12
 800ea88:	4618      	mov	r0, r3
 800ea8a:	f7f7 ff07 	bl	800689c <DWC_READ_REG32>
 800ea8e:	4603      	mov	r3, r0
 800ea90:	60fb      	str	r3, [r7, #12]
	return usbcfg.b.srpcap;
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	f3c3 2300 	ubfx	r3, r3, #8, #1
 800ea98:	b2db      	uxtb	r3, r3
}
 800ea9a:	4618      	mov	r0, r3
 800ea9c:	f107 0710 	add.w	r7, r7, #16
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	bd80      	pop	{r7, pc}

0800eaa4 <dwc_otg_set_srpcapable>:

void dwc_otg_set_srpcapable(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800eaa4:	b580      	push	{r7, lr}
 800eaa6:	b084      	sub	sp, #16
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
 800eaac:	6039      	str	r1, [r7, #0]
	gusbcfg_data_t usbcfg;
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	685b      	ldr	r3, [r3, #4]
 800eab2:	f103 030c 	add.w	r3, r3, #12
 800eab6:	4618      	mov	r0, r3
 800eab8:	f7f7 fef0 	bl	800689c <DWC_READ_REG32>
 800eabc:	4603      	mov	r3, r0
 800eabe:	60fb      	str	r3, [r7, #12]
	usbcfg.b.srpcap = val;
 800eac0:	683b      	ldr	r3, [r7, #0]
 800eac2:	b2db      	uxtb	r3, r3
 800eac4:	f003 0301 	and.w	r3, r3, #1
 800eac8:	b2da      	uxtb	r2, r3
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	f362 2308 	bfi	r3, r2, #8, #1
 800ead0:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, usbcfg.d32);
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	685b      	ldr	r3, [r3, #4]
 800ead6:	f103 020c 	add.w	r2, r3, #12
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	4610      	mov	r0, r2
 800eade:	4619      	mov	r1, r3
 800eae0:	f7f7 fee8 	bl	80068b4 <DWC_WRITE_REG32>
}
 800eae4:	f107 0710 	add.w	r7, r7, #16
 800eae8:	46bd      	mov	sp, r7
 800eaea:	bd80      	pop	{r7, pc}

0800eaec <dwc_otg_get_devspeed>:

uint32_t dwc_otg_get_devspeed(dwc_otg_core_if_t * core_if)
{
 800eaec:	b580      	push	{r7, lr}
 800eaee:	b084      	sub	sp, #16
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	6078      	str	r0, [r7, #4]
	dcfg_data_t dcfg;
	dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	689b      	ldr	r3, [r3, #8]
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	4618      	mov	r0, r3
 800eafc:	f7f7 fece 	bl	800689c <DWC_READ_REG32>
 800eb00:	4603      	mov	r3, r0
 800eb02:	60fb      	str	r3, [r7, #12]
	return dcfg.b.devspd;
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800eb0a:	b2db      	uxtb	r3, r3
}
 800eb0c:	4618      	mov	r0, r3
 800eb0e:	f107 0710 	add.w	r7, r7, #16
 800eb12:	46bd      	mov	sp, r7
 800eb14:	bd80      	pop	{r7, pc}
 800eb16:	bf00      	nop

0800eb18 <dwc_otg_set_devspeed>:

void dwc_otg_set_devspeed(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800eb18:	b580      	push	{r7, lr}
 800eb1a:	b084      	sub	sp, #16
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	6078      	str	r0, [r7, #4]
 800eb20:	6039      	str	r1, [r7, #0]
	dcfg_data_t dcfg;
	dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	689b      	ldr	r3, [r3, #8]
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	4618      	mov	r0, r3
 800eb2a:	f7f7 feb7 	bl	800689c <DWC_READ_REG32>
 800eb2e:	4603      	mov	r3, r0
 800eb30:	60fb      	str	r3, [r7, #12]
	dcfg.b.devspd = val;
 800eb32:	683b      	ldr	r3, [r7, #0]
 800eb34:	b2db      	uxtb	r3, r3
 800eb36:	f003 0303 	and.w	r3, r3, #3
 800eb3a:	b2da      	uxtb	r2, r3
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	f362 0301 	bfi	r3, r2, #0, #2
 800eb42:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg, dcfg.d32);
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	689b      	ldr	r3, [r3, #8]
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	461a      	mov	r2, r3
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	4610      	mov	r0, r2
 800eb50:	4619      	mov	r1, r3
 800eb52:	f7f7 feaf 	bl	80068b4 <DWC_WRITE_REG32>
}
 800eb56:	f107 0710 	add.w	r7, r7, #16
 800eb5a:	46bd      	mov	sp, r7
 800eb5c:	bd80      	pop	{r7, pc}
 800eb5e:	bf00      	nop

0800eb60 <dwc_otg_get_busconnected>:

uint32_t dwc_otg_get_busconnected(dwc_otg_core_if_t * core_if)
{
 800eb60:	b580      	push	{r7, lr}
 800eb62:	b084      	sub	sp, #16
 800eb64:	af00      	add	r7, sp, #0
 800eb66:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	68db      	ldr	r3, [r3, #12]
 800eb6c:	685b      	ldr	r3, [r3, #4]
 800eb6e:	4618      	mov	r0, r3
 800eb70:	f7f7 fe94 	bl	800689c <DWC_READ_REG32>
 800eb74:	4603      	mov	r3, r0
 800eb76:	60fb      	str	r3, [r7, #12]
	return hprt0.b.prtconnsts;
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800eb7e:	b2db      	uxtb	r3, r3
}
 800eb80:	4618      	mov	r0, r3
 800eb82:	f107 0710 	add.w	r7, r7, #16
 800eb86:	46bd      	mov	sp, r7
 800eb88:	bd80      	pop	{r7, pc}
 800eb8a:	bf00      	nop

0800eb8c <dwc_otg_get_enumspeed>:

uint32_t dwc_otg_get_enumspeed(dwc_otg_core_if_t * core_if)
{
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	b084      	sub	sp, #16
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]
	dsts_data_t dsts;
	dsts.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	689b      	ldr	r3, [r3, #8]
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	f103 0308 	add.w	r3, r3, #8
 800eb9e:	4618      	mov	r0, r3
 800eba0:	f7f7 fe7c 	bl	800689c <DWC_READ_REG32>
 800eba4:	4603      	mov	r3, r0
 800eba6:	60fb      	str	r3, [r7, #12]
	return dsts.b.enumspd;
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800ebae:	b2db      	uxtb	r3, r3
}
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	f107 0710 	add.w	r7, r7, #16
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	bd80      	pop	{r7, pc}
 800ebba:	bf00      	nop

0800ebbc <dwc_otg_get_prtpower>:

uint32_t dwc_otg_get_prtpower(dwc_otg_core_if_t * core_if)
{
 800ebbc:	b580      	push	{r7, lr}
 800ebbe:	b084      	sub	sp, #16
 800ebc0:	af00      	add	r7, sp, #0
 800ebc2:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	68db      	ldr	r3, [r3, #12]
 800ebc8:	685b      	ldr	r3, [r3, #4]
 800ebca:	4618      	mov	r0, r3
 800ebcc:	f7f7 fe66 	bl	800689c <DWC_READ_REG32>
 800ebd0:	4603      	mov	r3, r0
 800ebd2:	60fb      	str	r3, [r7, #12]
	return hprt0.b.prtpwr;
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	f3c3 3300 	ubfx	r3, r3, #12, #1
 800ebda:	b2db      	uxtb	r3, r3

}
 800ebdc:	4618      	mov	r0, r3
 800ebde:	f107 0710 	add.w	r7, r7, #16
 800ebe2:	46bd      	mov	sp, r7
 800ebe4:	bd80      	pop	{r7, pc}
 800ebe6:	bf00      	nop

0800ebe8 <dwc_otg_get_core_state>:

uint32_t dwc_otg_get_core_state(dwc_otg_core_if_t * core_if)
{
 800ebe8:	b480      	push	{r7}
 800ebea:	b083      	sub	sp, #12
 800ebec:	af00      	add	r7, sp, #0
 800ebee:	6078      	str	r0, [r7, #4]
	return core_if->hibernation_suspend;
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
}
 800ebf6:	4618      	mov	r0, r3
 800ebf8:	f107 070c 	add.w	r7, r7, #12
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	bc80      	pop	{r7}
 800ec00:	4770      	bx	lr
 800ec02:	bf00      	nop

0800ec04 <dwc_otg_set_prtpower>:

void dwc_otg_set_prtpower(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800ec04:	b580      	push	{r7, lr}
 800ec06:	b084      	sub	sp, #16
 800ec08:	af00      	add	r7, sp, #0
 800ec0a:	6078      	str	r0, [r7, #4]
 800ec0c:	6039      	str	r1, [r7, #0]
	hprt0_data_t hprt0;
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 800ec0e:	6878      	ldr	r0, [r7, #4]
 800ec10:	f7f8 fffa 	bl	8007c08 <dwc_otg_read_hprt0>
 800ec14:	4603      	mov	r3, r0
 800ec16:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtpwr = val;
 800ec18:	683b      	ldr	r3, [r7, #0]
 800ec1a:	b2db      	uxtb	r3, r3
 800ec1c:	f003 0301 	and.w	r3, r3, #1
 800ec20:	b2da      	uxtb	r2, r3
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	f362 330c 	bfi	r3, r2, #12, #1
 800ec28:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	68db      	ldr	r3, [r3, #12]
 800ec2e:	685a      	ldr	r2, [r3, #4]
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	4610      	mov	r0, r2
 800ec34:	4619      	mov	r1, r3
 800ec36:	f7f7 fe3d 	bl	80068b4 <DWC_WRITE_REG32>
}
 800ec3a:	f107 0710 	add.w	r7, r7, #16
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd80      	pop	{r7, pc}
 800ec42:	bf00      	nop

0800ec44 <dwc_otg_get_prtsuspend>:

uint32_t dwc_otg_get_prtsuspend(dwc_otg_core_if_t * core_if)
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	b084      	sub	sp, #16
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	68db      	ldr	r3, [r3, #12]
 800ec50:	685b      	ldr	r3, [r3, #4]
 800ec52:	4618      	mov	r0, r3
 800ec54:	f7f7 fe22 	bl	800689c <DWC_READ_REG32>
 800ec58:	4603      	mov	r3, r0
 800ec5a:	60fb      	str	r3, [r7, #12]
	return hprt0.b.prtsusp;
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800ec62:	b2db      	uxtb	r3, r3

}
 800ec64:	4618      	mov	r0, r3
 800ec66:	f107 0710 	add.w	r7, r7, #16
 800ec6a:	46bd      	mov	sp, r7
 800ec6c:	bd80      	pop	{r7, pc}
 800ec6e:	bf00      	nop

0800ec70 <dwc_otg_set_prtsuspend>:

void dwc_otg_set_prtsuspend(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800ec70:	b580      	push	{r7, lr}
 800ec72:	b084      	sub	sp, #16
 800ec74:	af00      	add	r7, sp, #0
 800ec76:	6078      	str	r0, [r7, #4]
 800ec78:	6039      	str	r1, [r7, #0]
	hprt0_data_t hprt0;
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 800ec7a:	6878      	ldr	r0, [r7, #4]
 800ec7c:	f7f8 ffc4 	bl	8007c08 <dwc_otg_read_hprt0>
 800ec80:	4603      	mov	r3, r0
 800ec82:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtsusp = val;
 800ec84:	683b      	ldr	r3, [r7, #0]
 800ec86:	b2db      	uxtb	r3, r3
 800ec88:	f003 0301 	and.w	r3, r3, #1
 800ec8c:	b2da      	uxtb	r2, r3
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	f362 13c7 	bfi	r3, r2, #7, #1
 800ec94:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	68db      	ldr	r3, [r3, #12]
 800ec9a:	685a      	ldr	r2, [r3, #4]
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	4610      	mov	r0, r2
 800eca0:	4619      	mov	r1, r3
 800eca2:	f7f7 fe07 	bl	80068b4 <DWC_WRITE_REG32>
}
 800eca6:	f107 0710 	add.w	r7, r7, #16
 800ecaa:	46bd      	mov	sp, r7
 800ecac:	bd80      	pop	{r7, pc}
 800ecae:	bf00      	nop

0800ecb0 <dwc_otg_get_fr_interval>:

uint32_t dwc_otg_get_fr_interval(dwc_otg_core_if_t * core_if)
{
 800ecb0:	b580      	push	{r7, lr}
 800ecb2:	b084      	sub	sp, #16
 800ecb4:	af00      	add	r7, sp, #0
 800ecb6:	6078      	str	r0, [r7, #4]
	hfir_data_t hfir;
	hfir.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hfir);
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	68db      	ldr	r3, [r3, #12]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	f103 0304 	add.w	r3, r3, #4
 800ecc2:	4618      	mov	r0, r3
 800ecc4:	f7f7 fdea 	bl	800689c <DWC_READ_REG32>
 800ecc8:	4603      	mov	r3, r0
 800ecca:	60fb      	str	r3, [r7, #12]
	return hfir.b.frint;
 800eccc:	89bb      	ldrh	r3, [r7, #12]

}
 800ecce:	4618      	mov	r0, r3
 800ecd0:	f107 0710 	add.w	r7, r7, #16
 800ecd4:	46bd      	mov	sp, r7
 800ecd6:	bd80      	pop	{r7, pc}

0800ecd8 <dwc_otg_set_fr_interval>:

void dwc_otg_set_fr_interval(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800ecd8:	b580      	push	{r7, lr}
 800ecda:	b084      	sub	sp, #16
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	6078      	str	r0, [r7, #4]
 800ece0:	6039      	str	r1, [r7, #0]
	hfir_data_t hfir;
	uint32_t fram_int;
	fram_int = calc_frame_interval(core_if);
 800ece2:	6878      	ldr	r0, [r7, #4]
 800ece4:	f7fc fc4a 	bl	800b57c <calc_frame_interval>
 800ece8:	60f8      	str	r0, [r7, #12]
	hfir.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hfir);
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	68db      	ldr	r3, [r3, #12]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	f103 0304 	add.w	r3, r3, #4
 800ecf4:	4618      	mov	r0, r3
 800ecf6:	f7f7 fdd1 	bl	800689c <DWC_READ_REG32>
 800ecfa:	4603      	mov	r3, r0
 800ecfc:	60bb      	str	r3, [r7, #8]
	if (!core_if->core_params->reload_ctl) {
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d06c      	beq.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
		DWC_WARN("\nCannot reload HFIR register.HFIR.HFIRRldCtrl bit is"
			 "not set to 1.\nShould load driver with reload_ctl=1"
			 " module parameter\n");
		return;
	}
	switch (fram_int) {
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	f641 524c 	movw	r2, #7500	; 0x1d4c
 800ed10:	4293      	cmp	r3, r2
 800ed12:	d045      	beq.n	800eda0 <dwc_otg_set_fr_interval+0xc8>
 800ed14:	f641 524c 	movw	r2, #7500	; 0x1d4c
 800ed18:	4293      	cmp	r3, r2
 800ed1a:	d808      	bhi.n	800ed2e <dwc_otg_set_fr_interval+0x56>
 800ed1c:	f640 62a6 	movw	r2, #3750	; 0xea6
 800ed20:	4293      	cmp	r3, r2
 800ed22:	d011      	beq.n	800ed48 <dwc_otg_set_fr_interval+0x70>
 800ed24:	f241 7270 	movw	r2, #6000	; 0x1770
 800ed28:	4293      	cmp	r3, r2
 800ed2a:	d023      	beq.n	800ed74 <dwc_otg_set_fr_interval+0x9c>
 800ed2c:	e05a      	b.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
 800ed2e:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800ed32:	4293      	cmp	r3, r2
 800ed34:	d029      	beq.n	800ed8a <dwc_otg_set_fr_interval+0xb2>
 800ed36:	f64e 2260 	movw	r2, #60000	; 0xea60
 800ed3a:	4293      	cmp	r3, r2
 800ed3c:	d03b      	beq.n	800edb6 <dwc_otg_set_fr_interval+0xde>
 800ed3e:	f247 5230 	movw	r2, #30000	; 0x7530
 800ed42:	4293      	cmp	r3, r2
 800ed44:	d00b      	beq.n	800ed5e <dwc_otg_set_fr_interval+0x86>
 800ed46:	e04d      	b.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
	case 3750:
		if ((val < 3350) || (val > 4150)) {
 800ed48:	683a      	ldr	r2, [r7, #0]
 800ed4a:	f640 5315 	movw	r3, #3349	; 0xd15
 800ed4e:	429a      	cmp	r2, r3
 800ed50:	d948      	bls.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
 800ed52:	683a      	ldr	r2, [r7, #0]
 800ed54:	f241 0336 	movw	r3, #4150	; 0x1036
 800ed58:	429a      	cmp	r2, r3
 800ed5a:	d843      	bhi.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for HS core and 30 MHz"
				 "clock freq should be from 3350 to 4150\n");
			return;
		}
		break;
 800ed5c:	e035      	b.n	800edca <dwc_otg_set_fr_interval+0xf2>
	case 30000:
		if ((val < 26820) || (val > 33180)) {
 800ed5e:	683a      	ldr	r2, [r7, #0]
 800ed60:	f646 03c3 	movw	r3, #26819	; 0x68c3
 800ed64:	429a      	cmp	r2, r3
 800ed66:	d93d      	bls.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
 800ed68:	683a      	ldr	r2, [r7, #0]
 800ed6a:	f248 139c 	movw	r3, #33180	; 0x819c
 800ed6e:	429a      	cmp	r2, r3
 800ed70:	d838      	bhi.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for FS/LS core and 30 MHz"
				 "clock freq should be from 26820 to 33180\n");
			return;
		}
		break;
 800ed72:	e02a      	b.n	800edca <dwc_otg_set_fr_interval+0xf2>
	case 6000:
		if ((val < 5360) || (val > 6640)) {
 800ed74:	683a      	ldr	r2, [r7, #0]
 800ed76:	f241 43ef 	movw	r3, #5359	; 0x14ef
 800ed7a:	429a      	cmp	r2, r3
 800ed7c:	d932      	bls.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
 800ed7e:	683a      	ldr	r2, [r7, #0]
 800ed80:	f641 13f0 	movw	r3, #6640	; 0x19f0
 800ed84:	429a      	cmp	r2, r3
 800ed86:	d82d      	bhi.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for HS core and 48 MHz"
				 "clock freq should be from 5360 to 6640\n");
			return;
		}
		break;
 800ed88:	e01f      	b.n	800edca <dwc_otg_set_fr_interval+0xf2>
	case 48000:
		if ((val < 42912) || (val > 53088)) {
 800ed8a:	683a      	ldr	r2, [r7, #0]
 800ed8c:	f24a 739f 	movw	r3, #42911	; 0xa79f
 800ed90:	429a      	cmp	r2, r3
 800ed92:	d927      	bls.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
 800ed94:	683a      	ldr	r2, [r7, #0]
 800ed96:	f64c 7360 	movw	r3, #53088	; 0xcf60
 800ed9a:	429a      	cmp	r2, r3
 800ed9c:	d822      	bhi.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for FS/LS core and 48 MHz"
				 "clock freq should be from 42912 to 53088\n");
			return;
		}
		break;
 800ed9e:	e014      	b.n	800edca <dwc_otg_set_fr_interval+0xf2>
	case 7500:
		if ((val < 6700) || (val > 8300)) {
 800eda0:	683a      	ldr	r2, [r7, #0]
 800eda2:	f641 232b 	movw	r3, #6699	; 0x1a2b
 800eda6:	429a      	cmp	r2, r3
 800eda8:	d91c      	bls.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
 800edaa:	683a      	ldr	r2, [r7, #0]
 800edac:	f242 036c 	movw	r3, #8300	; 0x206c
 800edb0:	429a      	cmp	r2, r3
 800edb2:	d817      	bhi.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for HS core and 60 MHz"
				 "clock freq should be from 6700 to 8300\n");
			return;
		}
		break;
 800edb4:	e009      	b.n	800edca <dwc_otg_set_fr_interval+0xf2>
	case 60000:
		if ((val < 53640) || (val > 65536)) {
 800edb6:	683a      	ldr	r2, [r7, #0]
 800edb8:	f24d 1387 	movw	r3, #53639	; 0xd187
 800edbc:	429a      	cmp	r2, r3
 800edbe:	d911      	bls.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
 800edc0:	683b      	ldr	r3, [r7, #0]
 800edc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800edc6:	d80d      	bhi.n	800ede4 <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for FS/LS core and 60 MHz"
				 "clock freq should be from 53640 to 65536\n");
			return;
		}
		break;
 800edc8:	bf00      	nop
		DWC_WARN("Unknown frame interval\n");
		return;
		break;

	}
	hfir.b.frint = val;
 800edca:	683b      	ldr	r3, [r7, #0]
 800edcc:	b29b      	uxth	r3, r3
 800edce:	813b      	strh	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hfir, hfir.d32);
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	68db      	ldr	r3, [r3, #12]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	f103 0204 	add.w	r2, r3, #4
 800edda:	68bb      	ldr	r3, [r7, #8]
 800eddc:	4610      	mov	r0, r2
 800edde:	4619      	mov	r1, r3
 800ede0:	f7f7 fd68 	bl	80068b4 <DWC_WRITE_REG32>
}
 800ede4:	f107 0710 	add.w	r7, r7, #16
 800ede8:	46bd      	mov	sp, r7
 800edea:	bd80      	pop	{r7, pc}

0800edec <dwc_otg_get_mode_ch_tim>:

uint32_t dwc_otg_get_mode_ch_tim(dwc_otg_core_if_t * core_if)
{
 800edec:	b580      	push	{r7, lr}
 800edee:	b084      	sub	sp, #16
 800edf0:	af00      	add	r7, sp, #0
 800edf2:	6078      	str	r0, [r7, #4]
	hcfg_data_t hcfg;
	hcfg.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	68db      	ldr	r3, [r3, #12]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	4618      	mov	r0, r3
 800edfc:	f7f7 fd4e 	bl	800689c <DWC_READ_REG32>
 800ee00:	4603      	mov	r3, r0
 800ee02:	60fb      	str	r3, [r7, #12]
	return hcfg.b.modechtimen;
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	f3c3 73c0 	ubfx	r3, r3, #31, #1
 800ee0a:	b2db      	uxtb	r3, r3

}
 800ee0c:	4618      	mov	r0, r3
 800ee0e:	f107 0710 	add.w	r7, r7, #16
 800ee12:	46bd      	mov	sp, r7
 800ee14:	bd80      	pop	{r7, pc}
 800ee16:	bf00      	nop

0800ee18 <dwc_otg_set_mode_ch_tim>:

void dwc_otg_set_mode_ch_tim(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800ee18:	b580      	push	{r7, lr}
 800ee1a:	b084      	sub	sp, #16
 800ee1c:	af00      	add	r7, sp, #0
 800ee1e:	6078      	str	r0, [r7, #4]
 800ee20:	6039      	str	r1, [r7, #0]
	hcfg_data_t hcfg;
	hcfg.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	68db      	ldr	r3, [r3, #12]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	4618      	mov	r0, r3
 800ee2a:	f7f7 fd37 	bl	800689c <DWC_READ_REG32>
 800ee2e:	4603      	mov	r3, r0
 800ee30:	60fb      	str	r3, [r7, #12]
	hcfg.b.modechtimen = val;
 800ee32:	683b      	ldr	r3, [r7, #0]
 800ee34:	b2db      	uxtb	r3, r3
 800ee36:	f003 0301 	and.w	r3, r3, #1
 800ee3a:	b2da      	uxtb	r2, r3
 800ee3c:	68fb      	ldr	r3, [r7, #12]
 800ee3e:	f362 73df 	bfi	r3, r2, #31, #1
 800ee42:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg, hcfg.d32);
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	68db      	ldr	r3, [r3, #12]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	461a      	mov	r2, r3
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	4610      	mov	r0, r2
 800ee50:	4619      	mov	r1, r3
 800ee52:	f7f7 fd2f 	bl	80068b4 <DWC_WRITE_REG32>
}
 800ee56:	f107 0710 	add.w	r7, r7, #16
 800ee5a:	46bd      	mov	sp, r7
 800ee5c:	bd80      	pop	{r7, pc}
 800ee5e:	bf00      	nop

0800ee60 <dwc_otg_set_prtresume>:

void dwc_otg_set_prtresume(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800ee60:	b580      	push	{r7, lr}
 800ee62:	b084      	sub	sp, #16
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	6078      	str	r0, [r7, #4]
 800ee68:	6039      	str	r1, [r7, #0]
	hprt0_data_t hprt0;
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 800ee6a:	6878      	ldr	r0, [r7, #4]
 800ee6c:	f7f8 fecc 	bl	8007c08 <dwc_otg_read_hprt0>
 800ee70:	4603      	mov	r3, r0
 800ee72:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtres = val;
 800ee74:	683b      	ldr	r3, [r7, #0]
 800ee76:	b2db      	uxtb	r3, r3
 800ee78:	f003 0301 	and.w	r3, r3, #1
 800ee7c:	b2da      	uxtb	r2, r3
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	f362 1386 	bfi	r3, r2, #6, #1
 800ee84:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	68db      	ldr	r3, [r3, #12]
 800ee8a:	685a      	ldr	r2, [r3, #4]
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	4610      	mov	r0, r2
 800ee90:	4619      	mov	r1, r3
 800ee92:	f7f7 fd0f 	bl	80068b4 <DWC_WRITE_REG32>
}
 800ee96:	f107 0710 	add.w	r7, r7, #16
 800ee9a:	46bd      	mov	sp, r7
 800ee9c:	bd80      	pop	{r7, pc}
 800ee9e:	bf00      	nop

0800eea0 <dwc_otg_get_remotewakesig>:

uint32_t dwc_otg_get_remotewakesig(dwc_otg_core_if_t * core_if)
{
 800eea0:	b580      	push	{r7, lr}
 800eea2:	b084      	sub	sp, #16
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	6078      	str	r0, [r7, #4]
	dctl_data_t dctl;
	dctl.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	689b      	ldr	r3, [r3, #8]
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	f103 0304 	add.w	r3, r3, #4
 800eeb2:	4618      	mov	r0, r3
 800eeb4:	f7f7 fcf2 	bl	800689c <DWC_READ_REG32>
 800eeb8:	4603      	mov	r3, r0
 800eeba:	60fb      	str	r3, [r7, #12]
	return dctl.b.rmtwkupsig;
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800eec2:	b2db      	uxtb	r3, r3
}
 800eec4:	4618      	mov	r0, r3
 800eec6:	f107 0710 	add.w	r7, r7, #16
 800eeca:	46bd      	mov	sp, r7
 800eecc:	bd80      	pop	{r7, pc}
 800eece:	bf00      	nop

0800eed0 <dwc_otg_get_lpm_portsleepstatus>:

uint32_t dwc_otg_get_lpm_portsleepstatus(dwc_otg_core_if_t * core_if)
{
 800eed0:	b580      	push	{r7, lr}
 800eed2:	b084      	sub	sp, #16
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	685b      	ldr	r3, [r3, #4]
 800eedc:	f103 0354 	add.w	r3, r3, #84	; 0x54
 800eee0:	4618      	mov	r0, r3
 800eee2:	f7f7 fcdb 	bl	800689c <DWC_READ_REG32>
 800eee6:	4603      	mov	r3, r0
 800eee8:	60fb      	str	r3, [r7, #12]
	DWC_ASSERT(!
		   ((core_if->lx_state == DWC_OTG_L1) ^ lpmcfg.b.prt_sleep_sts),
		   "lx_state = %d, lmpcfg.prt_sleep_sts = %d\n",
		   core_if->lx_state, lpmcfg.b.prt_sleep_sts);

	return lpmcfg.b.prt_sleep_sts;
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 800eef0:	b2db      	uxtb	r3, r3
}
 800eef2:	4618      	mov	r0, r3
 800eef4:	f107 0710 	add.w	r7, r7, #16
 800eef8:	46bd      	mov	sp, r7
 800eefa:	bd80      	pop	{r7, pc}

0800eefc <dwc_otg_get_lpm_remotewakeenabled>:

uint32_t dwc_otg_get_lpm_remotewakeenabled(dwc_otg_core_if_t * core_if)
{
 800eefc:	b580      	push	{r7, lr}
 800eefe:	b084      	sub	sp, #16
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	685b      	ldr	r3, [r3, #4]
 800ef08:	f103 0354 	add.w	r3, r3, #84	; 0x54
 800ef0c:	4618      	mov	r0, r3
 800ef0e:	f7f7 fcc5 	bl	800689c <DWC_READ_REG32>
 800ef12:	4603      	mov	r3, r0
 800ef14:	60fb      	str	r3, [r7, #12]
	return lpmcfg.b.rem_wkup_en;
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800ef1c:	b2db      	uxtb	r3, r3
}
 800ef1e:	4618      	mov	r0, r3
 800ef20:	f107 0710 	add.w	r7, r7, #16
 800ef24:	46bd      	mov	sp, r7
 800ef26:	bd80      	pop	{r7, pc}

0800ef28 <dwc_otg_get_lpmresponse>:

uint32_t dwc_otg_get_lpmresponse(dwc_otg_core_if_t * core_if)
{
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b084      	sub	sp, #16
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	685b      	ldr	r3, [r3, #4]
 800ef34:	f103 0354 	add.w	r3, r3, #84	; 0x54
 800ef38:	4618      	mov	r0, r3
 800ef3a:	f7f7 fcaf 	bl	800689c <DWC_READ_REG32>
 800ef3e:	4603      	mov	r3, r0
 800ef40:	60fb      	str	r3, [r7, #12]
	return lpmcfg.b.appl_resp;
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800ef48:	b2db      	uxtb	r3, r3
}
 800ef4a:	4618      	mov	r0, r3
 800ef4c:	f107 0710 	add.w	r7, r7, #16
 800ef50:	46bd      	mov	sp, r7
 800ef52:	bd80      	pop	{r7, pc}

0800ef54 <dwc_otg_set_lpmresponse>:

void dwc_otg_set_lpmresponse(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	b084      	sub	sp, #16
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	6078      	str	r0, [r7, #4]
 800ef5c:	6039      	str	r1, [r7, #0]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	685b      	ldr	r3, [r3, #4]
 800ef62:	f103 0354 	add.w	r3, r3, #84	; 0x54
 800ef66:	4618      	mov	r0, r3
 800ef68:	f7f7 fc98 	bl	800689c <DWC_READ_REG32>
 800ef6c:	4603      	mov	r3, r0
 800ef6e:	60fb      	str	r3, [r7, #12]
	lpmcfg.b.appl_resp = val;
 800ef70:	683b      	ldr	r3, [r7, #0]
 800ef72:	b2db      	uxtb	r3, r3
 800ef74:	f003 0301 	and.w	r3, r3, #1
 800ef78:	b2da      	uxtb	r2, r3
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	f362 0341 	bfi	r3, r2, #1, #1
 800ef80:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, lpmcfg.d32);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	685b      	ldr	r3, [r3, #4]
 800ef86:	f103 0254 	add.w	r2, r3, #84	; 0x54
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	4610      	mov	r0, r2
 800ef8e:	4619      	mov	r1, r3
 800ef90:	f7f7 fc90 	bl	80068b4 <DWC_WRITE_REG32>
}
 800ef94:	f107 0710 	add.w	r7, r7, #16
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	bd80      	pop	{r7, pc}

0800ef9c <dwc_otg_get_hsic_connect>:

uint32_t dwc_otg_get_hsic_connect(dwc_otg_core_if_t * core_if)
{
 800ef9c:	b580      	push	{r7, lr}
 800ef9e:	b084      	sub	sp, #16
 800efa0:	af00      	add	r7, sp, #0
 800efa2:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	685b      	ldr	r3, [r3, #4]
 800efa8:	f103 0354 	add.w	r3, r3, #84	; 0x54
 800efac:	4618      	mov	r0, r3
 800efae:	f7f7 fc75 	bl	800689c <DWC_READ_REG32>
 800efb2:	4603      	mov	r3, r0
 800efb4:	60fb      	str	r3, [r7, #12]
	return lpmcfg.b.hsic_connect;
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	f3c3 7380 	ubfx	r3, r3, #30, #1
 800efbc:	b2db      	uxtb	r3, r3
}
 800efbe:	4618      	mov	r0, r3
 800efc0:	f107 0710 	add.w	r7, r7, #16
 800efc4:	46bd      	mov	sp, r7
 800efc6:	bd80      	pop	{r7, pc}

0800efc8 <dwc_otg_set_hsic_connect>:

void dwc_otg_set_hsic_connect(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800efc8:	b580      	push	{r7, lr}
 800efca:	b084      	sub	sp, #16
 800efcc:	af00      	add	r7, sp, #0
 800efce:	6078      	str	r0, [r7, #4]
 800efd0:	6039      	str	r1, [r7, #0]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	685b      	ldr	r3, [r3, #4]
 800efd6:	f103 0354 	add.w	r3, r3, #84	; 0x54
 800efda:	4618      	mov	r0, r3
 800efdc:	f7f7 fc5e 	bl	800689c <DWC_READ_REG32>
 800efe0:	4603      	mov	r3, r0
 800efe2:	60fb      	str	r3, [r7, #12]
	lpmcfg.b.hsic_connect = val;
 800efe4:	683b      	ldr	r3, [r7, #0]
 800efe6:	b2db      	uxtb	r3, r3
 800efe8:	f003 0301 	and.w	r3, r3, #1
 800efec:	b2da      	uxtb	r2, r3
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	f362 739e 	bfi	r3, r2, #30, #1
 800eff4:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, lpmcfg.d32);
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	685b      	ldr	r3, [r3, #4]
 800effa:	f103 0254 	add.w	r2, r3, #84	; 0x54
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	4610      	mov	r0, r2
 800f002:	4619      	mov	r1, r3
 800f004:	f7f7 fc56 	bl	80068b4 <DWC_WRITE_REG32>
}
 800f008:	f107 0710 	add.w	r7, r7, #16
 800f00c:	46bd      	mov	sp, r7
 800f00e:	bd80      	pop	{r7, pc}

0800f010 <dwc_otg_get_inv_sel_hsic>:

uint32_t dwc_otg_get_inv_sel_hsic(dwc_otg_core_if_t * core_if)
{
 800f010:	b580      	push	{r7, lr}
 800f012:	b084      	sub	sp, #16
 800f014:	af00      	add	r7, sp, #0
 800f016:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	685b      	ldr	r3, [r3, #4]
 800f01c:	f103 0354 	add.w	r3, r3, #84	; 0x54
 800f020:	4618      	mov	r0, r3
 800f022:	f7f7 fc3b 	bl	800689c <DWC_READ_REG32>
 800f026:	4603      	mov	r3, r0
 800f028:	60fb      	str	r3, [r7, #12]
	return lpmcfg.b.inv_sel_hsic;
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	f3c3 73c0 	ubfx	r3, r3, #31, #1
 800f030:	b2db      	uxtb	r3, r3

}
 800f032:	4618      	mov	r0, r3
 800f034:	f107 0710 	add.w	r7, r7, #16
 800f038:	46bd      	mov	sp, r7
 800f03a:	bd80      	pop	{r7, pc}

0800f03c <dwc_otg_set_inv_sel_hsic>:

void dwc_otg_set_inv_sel_hsic(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800f03c:	b580      	push	{r7, lr}
 800f03e:	b084      	sub	sp, #16
 800f040:	af00      	add	r7, sp, #0
 800f042:	6078      	str	r0, [r7, #4]
 800f044:	6039      	str	r1, [r7, #0]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	685b      	ldr	r3, [r3, #4]
 800f04a:	f103 0354 	add.w	r3, r3, #84	; 0x54
 800f04e:	4618      	mov	r0, r3
 800f050:	f7f7 fc24 	bl	800689c <DWC_READ_REG32>
 800f054:	4603      	mov	r3, r0
 800f056:	60fb      	str	r3, [r7, #12]
	lpmcfg.b.inv_sel_hsic = val;
 800f058:	683b      	ldr	r3, [r7, #0]
 800f05a:	b2db      	uxtb	r3, r3
 800f05c:	f003 0301 	and.w	r3, r3, #1
 800f060:	b2da      	uxtb	r2, r3
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	f362 73df 	bfi	r3, r2, #31, #1
 800f068:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, lpmcfg.d32);
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	685b      	ldr	r3, [r3, #4]
 800f06e:	f103 0254 	add.w	r2, r3, #84	; 0x54
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	4610      	mov	r0, r2
 800f076:	4619      	mov	r1, r3
 800f078:	f7f7 fc1c 	bl	80068b4 <DWC_WRITE_REG32>
}
 800f07c:	f107 0710 	add.w	r7, r7, #16
 800f080:	46bd      	mov	sp, r7
 800f082:	bd80      	pop	{r7, pc}

0800f084 <dwc_otg_get_gotgctl>:

uint32_t dwc_otg_get_gotgctl(dwc_otg_core_if_t * core_if)
{
 800f084:	b580      	push	{r7, lr}
 800f086:	b082      	sub	sp, #8
 800f088:	af00      	add	r7, sp, #0
 800f08a:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	685b      	ldr	r3, [r3, #4]
 800f090:	4618      	mov	r0, r3
 800f092:	f7f7 fc03 	bl	800689c <DWC_READ_REG32>
 800f096:	4603      	mov	r3, r0
}
 800f098:	4618      	mov	r0, r3
 800f09a:	f107 0708 	add.w	r7, r7, #8
 800f09e:	46bd      	mov	sp, r7
 800f0a0:	bd80      	pop	{r7, pc}
 800f0a2:	bf00      	nop

0800f0a4 <dwc_otg_set_gotgctl>:

void dwc_otg_set_gotgctl(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800f0a4:	b580      	push	{r7, lr}
 800f0a6:	b082      	sub	sp, #8
 800f0a8:	af00      	add	r7, sp, #0
 800f0aa:	6078      	str	r0, [r7, #4]
 800f0ac:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, val);
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	685b      	ldr	r3, [r3, #4]
 800f0b2:	4618      	mov	r0, r3
 800f0b4:	6839      	ldr	r1, [r7, #0]
 800f0b6:	f7f7 fbfd 	bl	80068b4 <DWC_WRITE_REG32>
}
 800f0ba:	f107 0708 	add.w	r7, r7, #8
 800f0be:	46bd      	mov	sp, r7
 800f0c0:	bd80      	pop	{r7, pc}
 800f0c2:	bf00      	nop

0800f0c4 <dwc_otg_get_gusbcfg>:

uint32_t dwc_otg_get_gusbcfg(dwc_otg_core_if_t * core_if)
{
 800f0c4:	b580      	push	{r7, lr}
 800f0c6:	b082      	sub	sp, #8
 800f0c8:	af00      	add	r7, sp, #0
 800f0ca:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	685b      	ldr	r3, [r3, #4]
 800f0d0:	f103 030c 	add.w	r3, r3, #12
 800f0d4:	4618      	mov	r0, r3
 800f0d6:	f7f7 fbe1 	bl	800689c <DWC_READ_REG32>
 800f0da:	4603      	mov	r3, r0
}
 800f0dc:	4618      	mov	r0, r3
 800f0de:	f107 0708 	add.w	r7, r7, #8
 800f0e2:	46bd      	mov	sp, r7
 800f0e4:	bd80      	pop	{r7, pc}
 800f0e6:	bf00      	nop

0800f0e8 <dwc_otg_set_gusbcfg>:

void dwc_otg_set_gusbcfg(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800f0e8:	b580      	push	{r7, lr}
 800f0ea:	b082      	sub	sp, #8
 800f0ec:	af00      	add	r7, sp, #0
 800f0ee:	6078      	str	r0, [r7, #4]
 800f0f0:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, val);
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	685b      	ldr	r3, [r3, #4]
 800f0f6:	f103 030c 	add.w	r3, r3, #12
 800f0fa:	4618      	mov	r0, r3
 800f0fc:	6839      	ldr	r1, [r7, #0]
 800f0fe:	f7f7 fbd9 	bl	80068b4 <DWC_WRITE_REG32>
}
 800f102:	f107 0708 	add.w	r7, r7, #8
 800f106:	46bd      	mov	sp, r7
 800f108:	bd80      	pop	{r7, pc}
 800f10a:	bf00      	nop

0800f10c <dwc_otg_get_grxfsiz>:

uint32_t dwc_otg_get_grxfsiz(dwc_otg_core_if_t * core_if)
{
 800f10c:	b580      	push	{r7, lr}
 800f10e:	b082      	sub	sp, #8
 800f110:	af00      	add	r7, sp, #0
 800f112:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	685b      	ldr	r3, [r3, #4]
 800f118:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800f11c:	4618      	mov	r0, r3
 800f11e:	f7f7 fbbd 	bl	800689c <DWC_READ_REG32>
 800f122:	4603      	mov	r3, r0
}
 800f124:	4618      	mov	r0, r3
 800f126:	f107 0708 	add.w	r7, r7, #8
 800f12a:	46bd      	mov	sp, r7
 800f12c:	bd80      	pop	{r7, pc}
 800f12e:	bf00      	nop

0800f130 <dwc_otg_set_grxfsiz>:

void dwc_otg_set_grxfsiz(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800f130:	b580      	push	{r7, lr}
 800f132:	b082      	sub	sp, #8
 800f134:	af00      	add	r7, sp, #0
 800f136:	6078      	str	r0, [r7, #4]
 800f138:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, val);
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	685b      	ldr	r3, [r3, #4]
 800f13e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800f142:	4618      	mov	r0, r3
 800f144:	6839      	ldr	r1, [r7, #0]
 800f146:	f7f7 fbb5 	bl	80068b4 <DWC_WRITE_REG32>
}
 800f14a:	f107 0708 	add.w	r7, r7, #8
 800f14e:	46bd      	mov	sp, r7
 800f150:	bd80      	pop	{r7, pc}
 800f152:	bf00      	nop

0800f154 <dwc_otg_get_gnptxfsiz>:

uint32_t dwc_otg_get_gnptxfsiz(dwc_otg_core_if_t * core_if)
{
 800f154:	b580      	push	{r7, lr}
 800f156:	b082      	sub	sp, #8
 800f158:	af00      	add	r7, sp, #0
 800f15a:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz);
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	685b      	ldr	r3, [r3, #4]
 800f160:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800f164:	4618      	mov	r0, r3
 800f166:	f7f7 fb99 	bl	800689c <DWC_READ_REG32>
 800f16a:	4603      	mov	r3, r0
}
 800f16c:	4618      	mov	r0, r3
 800f16e:	f107 0708 	add.w	r7, r7, #8
 800f172:	46bd      	mov	sp, r7
 800f174:	bd80      	pop	{r7, pc}
 800f176:	bf00      	nop

0800f178 <dwc_otg_set_gnptxfsiz>:

void dwc_otg_set_gnptxfsiz(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800f178:	b580      	push	{r7, lr}
 800f17a:	b082      	sub	sp, #8
 800f17c:	af00      	add	r7, sp, #0
 800f17e:	6078      	str	r0, [r7, #4]
 800f180:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz, val);
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	685b      	ldr	r3, [r3, #4]
 800f186:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800f18a:	4618      	mov	r0, r3
 800f18c:	6839      	ldr	r1, [r7, #0]
 800f18e:	f7f7 fb91 	bl	80068b4 <DWC_WRITE_REG32>
}
 800f192:	f107 0708 	add.w	r7, r7, #8
 800f196:	46bd      	mov	sp, r7
 800f198:	bd80      	pop	{r7, pc}
 800f19a:	bf00      	nop

0800f19c <dwc_otg_get_gpvndctl>:

uint32_t dwc_otg_get_gpvndctl(dwc_otg_core_if_t * core_if)
{
 800f19c:	b580      	push	{r7, lr}
 800f19e:	b082      	sub	sp, #8
 800f1a0:	af00      	add	r7, sp, #0
 800f1a2:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->gpvndctl);
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	685b      	ldr	r3, [r3, #4]
 800f1a8:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	f7f7 fb75 	bl	800689c <DWC_READ_REG32>
 800f1b2:	4603      	mov	r3, r0
}
 800f1b4:	4618      	mov	r0, r3
 800f1b6:	f107 0708 	add.w	r7, r7, #8
 800f1ba:	46bd      	mov	sp, r7
 800f1bc:	bd80      	pop	{r7, pc}
 800f1be:	bf00      	nop

0800f1c0 <dwc_otg_set_gpvndctl>:

void dwc_otg_set_gpvndctl(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800f1c0:	b580      	push	{r7, lr}
 800f1c2:	b082      	sub	sp, #8
 800f1c4:	af00      	add	r7, sp, #0
 800f1c6:	6078      	str	r0, [r7, #4]
 800f1c8:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->gpvndctl, val);
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	685b      	ldr	r3, [r3, #4]
 800f1ce:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800f1d2:	4618      	mov	r0, r3
 800f1d4:	6839      	ldr	r1, [r7, #0]
 800f1d6:	f7f7 fb6d 	bl	80068b4 <DWC_WRITE_REG32>
}
 800f1da:	f107 0708 	add.w	r7, r7, #8
 800f1de:	46bd      	mov	sp, r7
 800f1e0:	bd80      	pop	{r7, pc}
 800f1e2:	bf00      	nop

0800f1e4 <dwc_otg_get_ggpio>:

uint32_t dwc_otg_get_ggpio(dwc_otg_core_if_t * core_if)
{
 800f1e4:	b580      	push	{r7, lr}
 800f1e6:	b082      	sub	sp, #8
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->ggpio);
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	685b      	ldr	r3, [r3, #4]
 800f1f0:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	f7f7 fb51 	bl	800689c <DWC_READ_REG32>
 800f1fa:	4603      	mov	r3, r0
}
 800f1fc:	4618      	mov	r0, r3
 800f1fe:	f107 0708 	add.w	r7, r7, #8
 800f202:	46bd      	mov	sp, r7
 800f204:	bd80      	pop	{r7, pc}
 800f206:	bf00      	nop

0800f208 <dwc_otg_set_ggpio>:

void dwc_otg_set_ggpio(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b082      	sub	sp, #8
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
 800f210:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->ggpio, val);
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	685b      	ldr	r3, [r3, #4]
 800f216:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800f21a:	4618      	mov	r0, r3
 800f21c:	6839      	ldr	r1, [r7, #0]
 800f21e:	f7f7 fb49 	bl	80068b4 <DWC_WRITE_REG32>
}
 800f222:	f107 0708 	add.w	r7, r7, #8
 800f226:	46bd      	mov	sp, r7
 800f228:	bd80      	pop	{r7, pc}
 800f22a:	bf00      	nop

0800f22c <dwc_otg_get_hprt0>:

uint32_t dwc_otg_get_hprt0(dwc_otg_core_if_t * core_if)
{
 800f22c:	b580      	push	{r7, lr}
 800f22e:	b082      	sub	sp, #8
 800f230:	af00      	add	r7, sp, #0
 800f232:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(core_if->host_if->hprt0);
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	68db      	ldr	r3, [r3, #12]
 800f238:	685b      	ldr	r3, [r3, #4]
 800f23a:	4618      	mov	r0, r3
 800f23c:	f7f7 fb2e 	bl	800689c <DWC_READ_REG32>
 800f240:	4603      	mov	r3, r0

}
 800f242:	4618      	mov	r0, r3
 800f244:	f107 0708 	add.w	r7, r7, #8
 800f248:	46bd      	mov	sp, r7
 800f24a:	bd80      	pop	{r7, pc}

0800f24c <dwc_otg_set_hprt0>:

void dwc_otg_set_hprt0(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800f24c:	b580      	push	{r7, lr}
 800f24e:	b082      	sub	sp, #8
 800f250:	af00      	add	r7, sp, #0
 800f252:	6078      	str	r0, [r7, #4]
 800f254:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(core_if->host_if->hprt0, val);
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	68db      	ldr	r3, [r3, #12]
 800f25a:	685b      	ldr	r3, [r3, #4]
 800f25c:	4618      	mov	r0, r3
 800f25e:	6839      	ldr	r1, [r7, #0]
 800f260:	f7f7 fb28 	bl	80068b4 <DWC_WRITE_REG32>
}
 800f264:	f107 0708 	add.w	r7, r7, #8
 800f268:	46bd      	mov	sp, r7
 800f26a:	bd80      	pop	{r7, pc}

0800f26c <dwc_otg_get_guid>:

uint32_t dwc_otg_get_guid(dwc_otg_core_if_t * core_if)
{
 800f26c:	b580      	push	{r7, lr}
 800f26e:	b082      	sub	sp, #8
 800f270:	af00      	add	r7, sp, #0
 800f272:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->guid);
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	685b      	ldr	r3, [r3, #4]
 800f278:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800f27c:	4618      	mov	r0, r3
 800f27e:	f7f7 fb0d 	bl	800689c <DWC_READ_REG32>
 800f282:	4603      	mov	r3, r0
}
 800f284:	4618      	mov	r0, r3
 800f286:	f107 0708 	add.w	r7, r7, #8
 800f28a:	46bd      	mov	sp, r7
 800f28c:	bd80      	pop	{r7, pc}
 800f28e:	bf00      	nop

0800f290 <dwc_otg_set_guid>:

void dwc_otg_set_guid(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800f290:	b580      	push	{r7, lr}
 800f292:	b082      	sub	sp, #8
 800f294:	af00      	add	r7, sp, #0
 800f296:	6078      	str	r0, [r7, #4]
 800f298:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->guid, val);
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	685b      	ldr	r3, [r3, #4]
 800f29e:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800f2a2:	4618      	mov	r0, r3
 800f2a4:	6839      	ldr	r1, [r7, #0]
 800f2a6:	f7f7 fb05 	bl	80068b4 <DWC_WRITE_REG32>
}
 800f2aa:	f107 0708 	add.w	r7, r7, #8
 800f2ae:	46bd      	mov	sp, r7
 800f2b0:	bd80      	pop	{r7, pc}
 800f2b2:	bf00      	nop

0800f2b4 <dwc_otg_get_hptxfsiz>:

uint32_t dwc_otg_get_hptxfsiz(dwc_otg_core_if_t * core_if)
{
 800f2b4:	b580      	push	{r7, lr}
 800f2b6:	b082      	sub	sp, #8
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz);
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	685b      	ldr	r3, [r3, #4]
 800f2c0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800f2c4:	4618      	mov	r0, r3
 800f2c6:	f7f7 fae9 	bl	800689c <DWC_READ_REG32>
 800f2ca:	4603      	mov	r3, r0
}
 800f2cc:	4618      	mov	r0, r3
 800f2ce:	f107 0708 	add.w	r7, r7, #8
 800f2d2:	46bd      	mov	sp, r7
 800f2d4:	bd80      	pop	{r7, pc}
 800f2d6:	bf00      	nop

0800f2d8 <dwc_otg_get_otg_version>:

uint16_t dwc_otg_get_otg_version(dwc_otg_core_if_t * core_if)
{
 800f2d8:	b480      	push	{r7}
 800f2da:	b083      	sub	sp, #12
 800f2dc:	af00      	add	r7, sp, #0
 800f2de:	6078      	str	r0, [r7, #4]
	return ((core_if->otg_ver == 1) ? (uint16_t)0x0200 : (uint16_t)0x0103);
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800f2e6:	2b01      	cmp	r3, #1
 800f2e8:	d102      	bne.n	800f2f0 <dwc_otg_get_otg_version+0x18>
 800f2ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f2ee:	e001      	b.n	800f2f4 <dwc_otg_get_otg_version+0x1c>
 800f2f0:	f240 1303 	movw	r3, #259	; 0x103
}
 800f2f4:	4618      	mov	r0, r3
 800f2f6:	f107 070c 	add.w	r7, r7, #12
 800f2fa:	46bd      	mov	sp, r7
 800f2fc:	bc80      	pop	{r7}
 800f2fe:	4770      	bx	lr

0800f300 <dwc_otg_pcd_start_srp_timer>:
 * 6 seconds.
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_pcd_start_srp_timer(dwc_otg_core_if_t * core_if)
{
 800f300:	b580      	push	{r7, lr}
 800f302:	b082      	sub	sp, #8
 800f304:	af00      	add	r7, sp, #0
 800f306:	6078      	str	r0, [r7, #4]
	core_if->srp_timer_started = 1;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	f04f 0201 	mov.w	r2, #1
 800f30e:	759a      	strb	r2, [r3, #22]
	DWC_TIMER_SCHEDULE(core_if->srp_timer, 6000 /* 6 secs */ );
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	699b      	ldr	r3, [r3, #24]
 800f314:	4618      	mov	r0, r3
 800f316:	f241 7170 	movw	r1, #6000	; 0x1770
 800f31a:	f7f7 fbdd 	bl	8006ad8 <DWC_TIMER_SCHEDULE>
}
 800f31e:	f107 0708 	add.w	r7, r7, #8
 800f322:	46bd      	mov	sp, r7
 800f324:	bd80      	pop	{r7, pc}
 800f326:	bf00      	nop

0800f328 <dwc_otg_initiate_srp>:

void dwc_otg_initiate_srp(dwc_otg_core_if_t * core_if)
{
 800f328:	b580      	push	{r7, lr}
 800f32a:	b086      	sub	sp, #24
 800f32c:	af00      	add	r7, sp, #0
 800f32e:	6078      	str	r0, [r7, #4]
	uint32_t *addr = (uint32_t *) & (core_if->core_global_regs->gotgctl);
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	685b      	ldr	r3, [r3, #4]
 800f334:	617b      	str	r3, [r7, #20]
	gotgctl_data_t mem;
	gotgctl_data_t val;

	val.d32 = DWC_READ_REG32(addr);
 800f336:	6978      	ldr	r0, [r7, #20]
 800f338:	f7f7 fab0 	bl	800689c <DWC_READ_REG32>
 800f33c:	4603      	mov	r3, r0
 800f33e:	60fb      	str	r3, [r7, #12]
	if (val.b.sesreq) {
 800f340:	7b3b      	ldrb	r3, [r7, #12]
 800f342:	f003 0302 	and.w	r3, r3, #2
 800f346:	b2db      	uxtb	r3, r3
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d110      	bne.n	800f36e <dwc_otg_initiate_srp+0x46>
		DWC_ERROR("Session Request Already active!\n");
		return;
	}

	DWC_INFO("Session Request Initated\n");	//NOTICE
	mem.d32 = DWC_READ_REG32(addr);
 800f34c:	6978      	ldr	r0, [r7, #20]
 800f34e:	f7f7 faa5 	bl	800689c <DWC_READ_REG32>
 800f352:	4603      	mov	r3, r0
 800f354:	613b      	str	r3, [r7, #16]
	mem.b.sesreq = 1;
 800f356:	693b      	ldr	r3, [r7, #16]
 800f358:	f043 0302 	orr.w	r3, r3, #2
 800f35c:	613b      	str	r3, [r7, #16]
	DWC_WRITE_REG32(addr, mem.d32);
 800f35e:	693b      	ldr	r3, [r7, #16]
 800f360:	6978      	ldr	r0, [r7, #20]
 800f362:	4619      	mov	r1, r3
 800f364:	f7f7 faa6 	bl	80068b4 <DWC_WRITE_REG32>

	/* Start the SRP timer */
	dwc_otg_pcd_start_srp_timer(core_if);
 800f368:	6878      	ldr	r0, [r7, #4]
 800f36a:	f7ff ffc9 	bl	800f300 <dwc_otg_pcd_start_srp_timer>
	return;
}
 800f36e:	f107 0718 	add.w	r7, r7, #24
 800f372:	46bd      	mov	sp, r7
 800f374:	bd80      	pop	{r7, pc}
 800f376:	bf00      	nop

0800f378 <dwc_otg_read_hprt0>:
 * This function Reads HPRT0 in preparation to modify. It keeps the
 * WC bits 0 so that if they are read as 1, they won't clear when you
 * write it back
 */
static inline uint32_t dwc_otg_read_hprt0(dwc_otg_core_if_t * _core_if)
{
 800f378:	b580      	push	{r7, lr}
 800f37a:	b084      	sub	sp, #16
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(_core_if->host_if->hprt0);
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	68db      	ldr	r3, [r3, #12]
 800f384:	685b      	ldr	r3, [r3, #4]
 800f386:	4618      	mov	r0, r3
 800f388:	f7f7 fa88 	bl	800689c <DWC_READ_REG32>
 800f38c:	4603      	mov	r3, r0
 800f38e:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtena = 0;
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	f36f 0382 	bfc	r3, #2, #1
 800f396:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtconndet = 0;
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	f36f 0341 	bfc	r3, #1, #1
 800f39e:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtenchng = 0;
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	f36f 03c3 	bfc	r3, #3, #1
 800f3a6:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtovrcurrchng = 0;
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	f36f 1345 	bfc	r3, #5, #1
 800f3ae:	60fb      	str	r3, [r7, #12]
	return hprt0.d32;
 800f3b0:	68fb      	ldr	r3, [r7, #12]
}
 800f3b2:	4618      	mov	r0, r3
 800f3b4:	f107 0710 	add.w	r7, r7, #16
 800f3b8:	46bd      	mov	sp, r7
 800f3ba:	bd80      	pop	{r7, pc}

0800f3bc <cil_hcd_start>:
/** Start the HCD.  Helper function for using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_start(dwc_otg_core_if_t * core_if)
{
 800f3bc:	b580      	push	{r7, lr}
 800f3be:	b082      	sub	sp, #8
 800f3c0:	af00      	add	r7, sp, #0
 800f3c2:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->start) {
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d00c      	beq.n	800f3e6 <cil_hcd_start+0x2a>
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d007      	beq.n	800f3e6 <cil_hcd_start+0x2a>
		core_if->hcd_cb->start(core_if->hcd_cb->p);
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	687a      	ldr	r2, [r7, #4]
 800f3de:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800f3e0:	6992      	ldr	r2, [r2, #24]
 800f3e2:	4610      	mov	r0, r2
 800f3e4:	4798      	blx	r3
	}
}
 800f3e6:	f107 0708 	add.w	r7, r7, #8
 800f3ea:	46bd      	mov	sp, r7
 800f3ec:	bd80      	pop	{r7, pc}
 800f3ee:	bf00      	nop

0800f3f0 <cil_hcd_disconnect>:
/** Disconnect the HCD.  Helper function for using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_disconnect(dwc_otg_core_if_t * core_if)
{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b082      	sub	sp, #8
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->disconnect) {
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d00c      	beq.n	800f41a <cil_hcd_disconnect+0x2a>
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f404:	689b      	ldr	r3, [r3, #8]
 800f406:	2b00      	cmp	r3, #0
 800f408:	d007      	beq.n	800f41a <cil_hcd_disconnect+0x2a>
		core_if->hcd_cb->disconnect(core_if->hcd_cb->p);
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f40e:	689b      	ldr	r3, [r3, #8]
 800f410:	687a      	ldr	r2, [r7, #4]
 800f412:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800f414:	6992      	ldr	r2, [r2, #24]
 800f416:	4610      	mov	r0, r2
 800f418:	4798      	blx	r3
	}
}
 800f41a:	f107 0708 	add.w	r7, r7, #8
 800f41e:	46bd      	mov	sp, r7
 800f420:	bd80      	pop	{r7, pc}
 800f422:	bf00      	nop

0800f424 <cil_hcd_session_start>:
 * using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_session_start(dwc_otg_core_if_t * core_if)
{
 800f424:	b580      	push	{r7, lr}
 800f426:	b082      	sub	sp, #8
 800f428:	af00      	add	r7, sp, #0
 800f42a:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->session_start) {
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f430:	2b00      	cmp	r3, #0
 800f432:	d00c      	beq.n	800f44e <cil_hcd_session_start+0x2a>
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f438:	695b      	ldr	r3, [r3, #20]
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d007      	beq.n	800f44e <cil_hcd_session_start+0x2a>
		core_if->hcd_cb->session_start(core_if->hcd_cb->p);
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f442:	695b      	ldr	r3, [r3, #20]
 800f444:	687a      	ldr	r2, [r7, #4]
 800f446:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800f448:	6992      	ldr	r2, [r2, #24]
 800f44a:	4610      	mov	r0, r2
 800f44c:	4798      	blx	r3
	}
}
 800f44e:	f107 0708 	add.w	r7, r7, #8
 800f452:	46bd      	mov	sp, r7
 800f454:	bd80      	pop	{r7, pc}
 800f456:	bf00      	nop

0800f458 <cil_hcd_resume>:
/** Resume the HCD.  Helper function for using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_resume(dwc_otg_core_if_t * core_if)
{
 800f458:	b580      	push	{r7, lr}
 800f45a:	b082      	sub	sp, #8
 800f45c:	af00      	add	r7, sp, #0
 800f45e:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->resume_wakeup) {
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f464:	2b00      	cmp	r3, #0
 800f466:	d00c      	beq.n	800f482 <cil_hcd_resume+0x2a>
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f46c:	68db      	ldr	r3, [r3, #12]
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d007      	beq.n	800f482 <cil_hcd_resume+0x2a>
		core_if->hcd_cb->resume_wakeup(core_if->hcd_cb->p);
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f476:	68db      	ldr	r3, [r3, #12]
 800f478:	687a      	ldr	r2, [r7, #4]
 800f47a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800f47c:	6992      	ldr	r2, [r2, #24]
 800f47e:	4610      	mov	r0, r2
 800f480:	4798      	blx	r3
	}
}
 800f482:	f107 0708 	add.w	r7, r7, #8
 800f486:	46bd      	mov	sp, r7
 800f488:	bd80      	pop	{r7, pc}
 800f48a:	bf00      	nop

0800f48c <cil_pcd_start>:
/** Start the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_start(dwc_otg_core_if_t * core_if)
{
 800f48c:	b580      	push	{r7, lr}
 800f48e:	b082      	sub	sp, #8
 800f490:	af00      	add	r7, sp, #0
 800f492:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->start) {
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d00c      	beq.n	800f4b6 <cil_pcd_start+0x2a>
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d007      	beq.n	800f4b6 <cil_pcd_start+0x2a>
		core_if->pcd_cb->start(core_if->pcd_cb->p);
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	687a      	ldr	r2, [r7, #4]
 800f4ae:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800f4b0:	6992      	ldr	r2, [r2, #24]
 800f4b2:	4610      	mov	r0, r2
 800f4b4:	4798      	blx	r3
	}
}
 800f4b6:	f107 0708 	add.w	r7, r7, #8
 800f4ba:	46bd      	mov	sp, r7
 800f4bc:	bd80      	pop	{r7, pc}
 800f4be:	bf00      	nop

0800f4c0 <cil_pcd_stop>:
/** Stop the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_stop(dwc_otg_core_if_t * core_if)
{
 800f4c0:	b580      	push	{r7, lr}
 800f4c2:	b082      	sub	sp, #8
 800f4c4:	af00      	add	r7, sp, #0
 800f4c6:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->stop) {
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d00c      	beq.n	800f4ea <cil_pcd_stop+0x2a>
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f4d4:	685b      	ldr	r3, [r3, #4]
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d007      	beq.n	800f4ea <cil_pcd_stop+0x2a>
		core_if->pcd_cb->stop(core_if->pcd_cb->p);
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f4de:	685b      	ldr	r3, [r3, #4]
 800f4e0:	687a      	ldr	r2, [r7, #4]
 800f4e2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800f4e4:	6992      	ldr	r2, [r2, #24]
 800f4e6:	4610      	mov	r0, r2
 800f4e8:	4798      	blx	r3
	}
}
 800f4ea:	f107 0708 	add.w	r7, r7, #8
 800f4ee:	46bd      	mov	sp, r7
 800f4f0:	bd80      	pop	{r7, pc}
 800f4f2:	bf00      	nop

0800f4f4 <cil_pcd_suspend>:
/** Suspend the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_suspend(dwc_otg_core_if_t * core_if)
{
 800f4f4:	b580      	push	{r7, lr}
 800f4f6:	b082      	sub	sp, #8
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->suspend) {
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f500:	2b00      	cmp	r3, #0
 800f502:	d00c      	beq.n	800f51e <cil_pcd_suspend+0x2a>
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f508:	691b      	ldr	r3, [r3, #16]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d007      	beq.n	800f51e <cil_pcd_suspend+0x2a>
		core_if->pcd_cb->suspend(core_if->pcd_cb->p);
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f512:	691b      	ldr	r3, [r3, #16]
 800f514:	687a      	ldr	r2, [r7, #4]
 800f516:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800f518:	6992      	ldr	r2, [r2, #24]
 800f51a:	4610      	mov	r0, r2
 800f51c:	4798      	blx	r3
	}
}
 800f51e:	f107 0708 	add.w	r7, r7, #8
 800f522:	46bd      	mov	sp, r7
 800f524:	bd80      	pop	{r7, pc}
 800f526:	bf00      	nop

0800f528 <cil_pcd_resume>:
/** Resume the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_resume(dwc_otg_core_if_t * core_if)
{
 800f528:	b580      	push	{r7, lr}
 800f52a:	b082      	sub	sp, #8
 800f52c:	af00      	add	r7, sp, #0
 800f52e:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->resume_wakeup) {
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f534:	2b00      	cmp	r3, #0
 800f536:	d00c      	beq.n	800f552 <cil_pcd_resume+0x2a>
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f53c:	68db      	ldr	r3, [r3, #12]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d007      	beq.n	800f552 <cil_pcd_resume+0x2a>
		core_if->pcd_cb->resume_wakeup(core_if->pcd_cb->p);
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f546:	68db      	ldr	r3, [r3, #12]
 800f548:	687a      	ldr	r2, [r7, #4]
 800f54a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800f54c:	6992      	ldr	r2, [r2, #24]
 800f54e:	4610      	mov	r0, r2
 800f550:	4798      	blx	r3
	}
}
 800f552:	f107 0708 	add.w	r7, r7, #8
 800f556:	46bd      	mov	sp, r7
 800f558:	bd80      	pop	{r7, pc}
 800f55a:	bf00      	nop

0800f55c <dwc_otg_handle_mode_mismatch_intr>:
/** This function will log a debug message
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_handle_mode_mismatch_intr(dwc_otg_core_if_t * core_if)
{
 800f55c:	b580      	push	{r7, lr}
 800f55e:	b084      	sub	sp, #16
 800f560:	af00      	add	r7, sp, #0
 800f562:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	DWC_WARN("Mode Mismatch Interrupt: currently in %s mode\n",
		 dwc_otg_mode(core_if) ? "Host" : "Device");

	/* Clear interrupt */
	gintsts.d32 = 0;
 800f564:	f04f 0300 	mov.w	r3, #0
 800f568:	60fb      	str	r3, [r7, #12]
	gintsts.b.modemismatch = 1;
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	f043 0302 	orr.w	r3, r3, #2
 800f570:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	685b      	ldr	r3, [r3, #4]
 800f576:	f103 0214 	add.w	r2, r3, #20
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	4610      	mov	r0, r2
 800f57e:	4619      	mov	r1, r3
 800f580:	f7f7 f998 	bl	80068b4 <DWC_WRITE_REG32>
	return 1;
 800f584:	f04f 0301 	mov.w	r3, #1
}
 800f588:	4618      	mov	r0, r3
 800f58a:	f107 0710 	add.w	r7, r7, #16
 800f58e:	46bd      	mov	sp, r7
 800f590:	bd80      	pop	{r7, pc}
 800f592:	bf00      	nop

0800f594 <dwc_otg_handle_otg_intr>:
 * occurred.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_handle_otg_intr(dwc_otg_core_if_t * core_if)
{
 800f594:	b580      	push	{r7, lr}
 800f596:	b088      	sub	sp, #32
 800f598:	af00      	add	r7, sp, #0
 800f59a:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	685b      	ldr	r3, [r3, #4]
 800f5a0:	61fb      	str	r3, [r7, #28]
	gotgint_data_t gotgint;
	gotgctl_data_t gotgctl;
	gintmsk_data_t gintmsk;
	gpwrdn_data_t gpwrdn;

	gotgint.d32 = DWC_READ_REG32(&global_regs->gotgint);
 800f5a2:	69fb      	ldr	r3, [r7, #28]
 800f5a4:	f103 0304 	add.w	r3, r3, #4
 800f5a8:	4618      	mov	r0, r3
 800f5aa:	f7f7 f977 	bl	800689c <DWC_READ_REG32>
 800f5ae:	4603      	mov	r3, r0
 800f5b0:	61bb      	str	r3, [r7, #24]
	gotgctl.d32 = DWC_READ_REG32(&global_regs->gotgctl);
 800f5b2:	69fb      	ldr	r3, [r7, #28]
 800f5b4:	4618      	mov	r0, r3
 800f5b6:	f7f7 f971 	bl	800689c <DWC_READ_REG32>
 800f5ba:	4603      	mov	r3, r0
 800f5bc:	617b      	str	r3, [r7, #20]
	DWC_DEBUGPL(DBG_CIL, "++OTG Interrupt gotgint=%0x [%s]\n", gotgint.d32,
		    op_state_str(core_if));

	if (gotgint.b.sesenddet) {
 800f5be:	7e3b      	ldrb	r3, [r7, #24]
 800f5c0:	f003 0304 	and.w	r3, r3, #4
 800f5c4:	b2db      	uxtb	r3, r3
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d067      	beq.n	800f69a <dwc_otg_handle_otg_intr+0x106>
		DWC_DEBUGPL(DBG_ANY, " ++OTG Interrupt: "
			    "Session End Detected++ (%s)\n",
			    op_state_str(core_if));
		gotgctl.d32 = DWC_READ_REG32(&global_regs->gotgctl);
 800f5ca:	69fb      	ldr	r3, [r7, #28]
 800f5cc:	4618      	mov	r0, r3
 800f5ce:	f7f7 f965 	bl	800689c <DWC_READ_REG32>
 800f5d2:	4603      	mov	r3, r0
 800f5d4:	617b      	str	r3, [r7, #20]

		if (core_if->op_state == B_HOST) {
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800f5dc:	2b05      	cmp	r3, #5
 800f5de:	d108      	bne.n	800f5f2 <dwc_otg_handle_otg_intr+0x5e>
			cil_pcd_start(core_if);
 800f5e0:	6878      	ldr	r0, [r7, #4]
 800f5e2:	f7ff ff53 	bl	800f48c <cil_pcd_start>
			core_if->op_state = B_PERIPHERAL;
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	f04f 0204 	mov.w	r2, #4
 800f5ec:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 800f5f0:	e044      	b.n	800f67c <dwc_otg_handle_otg_intr+0xe8>

			/* If Session End Detected the B-Cable has
			 * been disconnected. */
			/* Reset PCD and Gadget driver to a
			 * clean state. */
			core_if->lx_state = DWC_OTG_L0;
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	f04f 0200 	mov.w	r2, #0
 800f5f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
			DWC_SPINUNLOCK(core_if->lock);
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800f602:	4618      	mov	r0, r3
 800f604:	f7f7 f998 	bl	8006938 <DWC_SPINUNLOCK>
			cil_pcd_stop(core_if);
 800f608:	6878      	ldr	r0, [r7, #4]
 800f60a:	f7ff ff59 	bl	800f4c0 <cil_pcd_stop>
			DWC_SPINLOCK(core_if->lock);
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800f614:	4618      	mov	r0, r3
 800f616:	f7f7 f985 	bl	8006924 <DWC_SPINLOCK>

			if (core_if->adp_enable) {
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800f620:	2b00      	cmp	r3, #0
 800f622:	d02b      	beq.n	800f67c <dwc_otg_handle_otg_intr+0xe8>
				if (core_if->power_down == 2) {
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f62a:	2b02      	cmp	r3, #2
 800f62c:	d111      	bne.n	800f652 <dwc_otg_handle_otg_intr+0xbe>
					gpwrdn.d32 = 0;
 800f62e:	f04f 0300 	mov.w	r3, #0
 800f632:	60fb      	str	r3, [r7, #12]
					gpwrdn.b.pwrdnswtch = 1;
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	f043 0320 	orr.w	r3, r3, #32
 800f63a:	60fb      	str	r3, [r7, #12]
					DWC_MODIFY_REG32(&core_if->
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	685b      	ldr	r3, [r3, #4]
 800f640:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	4610      	mov	r0, r2
 800f648:	4619      	mov	r1, r3
 800f64a:	f04f 0200 	mov.w	r2, #0
 800f64e:	f7f7 f93f 	bl	80068d0 <DWC_MODIFY_REG32>
							 core_global_regs->
							 gpwrdn, gpwrdn.d32, 0);
				}

				gpwrdn.d32 = 0;
 800f652:	f04f 0300 	mov.w	r3, #0
 800f656:	60fb      	str	r3, [r7, #12]
				gpwrdn.b.pmuactv = 1;
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	f043 0302 	orr.w	r3, r3, #2
 800f65e:	60fb      	str	r3, [r7, #12]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	685b      	ldr	r3, [r3, #4]
 800f664:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	4610      	mov	r0, r2
 800f66c:	f04f 0100 	mov.w	r1, #0
 800f670:	461a      	mov	r2, r3
 800f672:	f7f7 f92d 	bl	80068d0 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);

				dwc_otg_adp_sense_start(core_if);
 800f676:	6878      	ldr	r0, [r7, #4]
 800f678:	f7f7 fecc 	bl	8007414 <dwc_otg_adp_sense_start>
			}
		}

		gotgctl.d32 = 0;
 800f67c:	f04f 0300 	mov.w	r3, #0
 800f680:	617b      	str	r3, [r7, #20]
		gotgctl.b.devhnpen = 1;
 800f682:	697b      	ldr	r3, [r7, #20]
 800f684:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800f688:	617b      	str	r3, [r7, #20]
		DWC_MODIFY_REG32(&global_regs->gotgctl, gotgctl.d32, 0);
 800f68a:	69fa      	ldr	r2, [r7, #28]
 800f68c:	697b      	ldr	r3, [r7, #20]
 800f68e:	4610      	mov	r0, r2
 800f690:	4619      	mov	r1, r3
 800f692:	f04f 0200 	mov.w	r2, #0
 800f696:	f7f7 f91b 	bl	80068d0 <DWC_MODIFY_REG32>
	}
	if (gotgint.b.sesreqsucstschng) {
 800f69a:	7e7b      	ldrb	r3, [r7, #25]
 800f69c:	f003 0301 	and.w	r3, r3, #1
 800f6a0:	b2db      	uxtb	r3, r3
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d03a      	beq.n	800f71c <dwc_otg_handle_otg_intr+0x188>
		DWC_DEBUGPL(DBG_ANY, " ++OTG Interrupt: "
			    "Session Reqeust Success Status Change++\n");
		gotgctl.d32 = DWC_READ_REG32(&global_regs->gotgctl);
 800f6a6:	69fb      	ldr	r3, [r7, #28]
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	f7f7 f8f7 	bl	800689c <DWC_READ_REG32>
 800f6ae:	4603      	mov	r3, r0
 800f6b0:	617b      	str	r3, [r7, #20]
		if (gotgctl.b.sesreqscs) {
 800f6b2:	7d3b      	ldrb	r3, [r7, #20]
 800f6b4:	f003 0301 	and.w	r3, r3, #1
 800f6b8:	b2db      	uxtb	r3, r3
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d02e      	beq.n	800f71c <dwc_otg_handle_otg_intr+0x188>

			if ((core_if->core_params->phy_type ==
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	681b      	ldr	r3, [r3, #0]
 800f6c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d10a      	bne.n	800f6e0 <dwc_otg_handle_otg_intr+0x14c>
			     DWC_PHY_TYPE_PARAM_FS) && (core_if->core_params->i2c_enable)) {
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d004      	beq.n	800f6e0 <dwc_otg_handle_otg_intr+0x14c>
				core_if->srp_success = 1;
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	f04f 0201 	mov.w	r2, #1
 800f6dc:	755a      	strb	r2, [r3, #21]
 800f6de:	e01d      	b.n	800f71c <dwc_otg_handle_otg_intr+0x188>
			} else {
				DWC_SPINUNLOCK(core_if->lock);
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800f6e6:	4618      	mov	r0, r3
 800f6e8:	f7f7 f926 	bl	8006938 <DWC_SPINUNLOCK>
				cil_pcd_resume(core_if);
 800f6ec:	6878      	ldr	r0, [r7, #4]
 800f6ee:	f7ff ff1b 	bl	800f528 <cil_pcd_resume>
				DWC_SPINLOCK(core_if->lock);
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800f6f8:	4618      	mov	r0, r3
 800f6fa:	f7f7 f913 	bl	8006924 <DWC_SPINLOCK>
				/* Clear Session Request */
				gotgctl.d32 = 0;
 800f6fe:	f04f 0300 	mov.w	r3, #0
 800f702:	617b      	str	r3, [r7, #20]
				gotgctl.b.sesreq = 1;
 800f704:	697b      	ldr	r3, [r7, #20]
 800f706:	f043 0302 	orr.w	r3, r3, #2
 800f70a:	617b      	str	r3, [r7, #20]
				DWC_MODIFY_REG32(&global_regs->gotgctl,
 800f70c:	69fa      	ldr	r2, [r7, #28]
 800f70e:	697b      	ldr	r3, [r7, #20]
 800f710:	4610      	mov	r0, r2
 800f712:	4619      	mov	r1, r3
 800f714:	f04f 0200 	mov.w	r2, #0
 800f718:	f7f7 f8da 	bl	80068d0 <DWC_MODIFY_REG32>
						 gotgctl.d32, 0);
			}
		}
	}
	if (gotgint.b.hstnegsucstschng) {
 800f71c:	7e7b      	ldrb	r3, [r7, #25]
 800f71e:	f003 0302 	and.w	r3, r3, #2
 800f722:	b2db      	uxtb	r3, r3
 800f724:	2b00      	cmp	r3, #0
 800f726:	d052      	beq.n	800f7ce <dwc_otg_handle_otg_intr+0x23a>
		/* Print statements during the HNP interrupt handling
		 * can cause it to fail.*/
		gotgctl.d32 = DWC_READ_REG32(&global_regs->gotgctl);
 800f728:	69fb      	ldr	r3, [r7, #28]
 800f72a:	4618      	mov	r0, r3
 800f72c:	f7f7 f8b6 	bl	800689c <DWC_READ_REG32>
 800f730:	4603      	mov	r3, r0
 800f732:	617b      	str	r3, [r7, #20]
		if (gotgctl.b.hstnegscs) {
 800f734:	7d7b      	ldrb	r3, [r7, #21]
 800f736:	f003 0301 	and.w	r3, r3, #1
 800f73a:	b2db      	uxtb	r3, r3
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d033      	beq.n	800f7a8 <dwc_otg_handle_otg_intr+0x214>
			if (dwc_otg_is_host_mode(core_if)) {
 800f740:	6878      	ldr	r0, [r7, #4]
 800f742:	f7fd fc1f 	bl	800cf84 <dwc_otg_is_host_mode>
 800f746:	4603      	mov	r3, r0
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d040      	beq.n	800f7ce <dwc_otg_handle_otg_intr+0x23a>
				core_if->op_state = B_HOST;
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	f04f 0205 	mov.w	r2, #5
 800f752:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				 * HCD interrupt handler won't get called if
				 * the HCD state is HALT. This means that the
				 * interrupt does not get handled and Linux
				 * complains loudly.
				 */
				gintmsk.d32 = 0;
 800f756:	f04f 0300 	mov.w	r3, #0
 800f75a:	613b      	str	r3, [r7, #16]
				gintmsk.b.sofintr = 1;
 800f75c:	693b      	ldr	r3, [r7, #16]
 800f75e:	f043 0308 	orr.w	r3, r3, #8
 800f762:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&global_regs->gintmsk,
 800f764:	69fb      	ldr	r3, [r7, #28]
 800f766:	f103 0218 	add.w	r2, r3, #24
 800f76a:	693b      	ldr	r3, [r7, #16]
 800f76c:	4610      	mov	r0, r2
 800f76e:	4619      	mov	r1, r3
 800f770:	f04f 0200 	mov.w	r2, #0
 800f774:	f7f7 f8ac 	bl	80068d0 <DWC_MODIFY_REG32>
						 gintmsk.d32, 0);
				/* Call callback function with spin lock released */
				DWC_SPINUNLOCK(core_if->lock);
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800f77e:	4618      	mov	r0, r3
 800f780:	f7f7 f8da 	bl	8006938 <DWC_SPINUNLOCK>
				cil_pcd_stop(core_if);
 800f784:	6878      	ldr	r0, [r7, #4]
 800f786:	f7ff fe9b 	bl	800f4c0 <cil_pcd_stop>
				/*
				 * Initialize the Core for Host mode.
				 */
				cil_hcd_start(core_if);
 800f78a:	6878      	ldr	r0, [r7, #4]
 800f78c:	f7ff fe16 	bl	800f3bc <cil_hcd_start>
				DWC_SPINLOCK(core_if->lock);
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800f796:	4618      	mov	r0, r3
 800f798:	f7f7 f8c4 	bl	8006924 <DWC_SPINLOCK>
				core_if->op_state = B_HOST;
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	f04f 0205 	mov.w	r2, #5
 800f7a2:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 800f7a6:	e012      	b.n	800f7ce <dwc_otg_handle_otg_intr+0x23a>
			}
		} else {
			gotgctl.d32 = 0;
 800f7a8:	f04f 0300 	mov.w	r3, #0
 800f7ac:	617b      	str	r3, [r7, #20]
			gotgctl.b.hnpreq = 1;
 800f7ae:	697b      	ldr	r3, [r7, #20]
 800f7b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f7b4:	617b      	str	r3, [r7, #20]
			gotgctl.b.devhnpen = 1;
 800f7b6:	697b      	ldr	r3, [r7, #20]
 800f7b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800f7bc:	617b      	str	r3, [r7, #20]
			DWC_MODIFY_REG32(&global_regs->gotgctl, gotgctl.d32, 0);
 800f7be:	69fa      	ldr	r2, [r7, #28]
 800f7c0:	697b      	ldr	r3, [r7, #20]
 800f7c2:	4610      	mov	r0, r2
 800f7c4:	4619      	mov	r1, r3
 800f7c6:	f04f 0200 	mov.w	r2, #0
 800f7ca:	f7f7 f881 	bl	80068d0 <DWC_MODIFY_REG32>
			DWC_DEBUGPL(DBG_ANY, "HNP Failed\n");
			__DWC_ERROR("Device Not Connected/Responding\n");
		}
	}
	if (gotgint.b.hstnegdet) {
 800f7ce:	7ebb      	ldrb	r3, [r7, #26]
 800f7d0:	f003 0302 	and.w	r3, r3, #2
 800f7d4:	b2db      	uxtb	r3, r3
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d045      	beq.n	800f866 <dwc_otg_handle_otg_intr+0x2d2>
		 */
		DWC_DEBUGPL(DBG_ANY, " ++OTG Interrupt: "
			    "Host Negotiation Detected++ (%s)\n",
			    (dwc_otg_is_host_mode(core_if) ? "Host" :
			     "Device"));
		if (dwc_otg_is_device_mode(core_if)) {
 800f7da:	6878      	ldr	r0, [r7, #4]
 800f7dc:	f7fd fbc0 	bl	800cf60 <dwc_otg_is_device_mode>
 800f7e0:	4603      	mov	r3, r0
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d017      	beq.n	800f816 <dwc_otg_handle_otg_intr+0x282>
			DWC_DEBUGPL(DBG_ANY, "a_suspend->a_peripheral (%d)\n",
				    core_if->op_state);
			DWC_SPINUNLOCK(core_if->lock);
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	f7f7 f8a3 	bl	8006938 <DWC_SPINUNLOCK>
			cil_hcd_disconnect(core_if);
 800f7f2:	6878      	ldr	r0, [r7, #4]
 800f7f4:	f7ff fdfc 	bl	800f3f0 <cil_hcd_disconnect>
			cil_pcd_start(core_if);
 800f7f8:	6878      	ldr	r0, [r7, #4]
 800f7fa:	f7ff fe47 	bl	800f48c <cil_pcd_start>
			DWC_SPINLOCK(core_if->lock);
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800f804:	4618      	mov	r0, r3
 800f806:	f7f7 f88d 	bl	8006924 <DWC_SPINLOCK>
			core_if->op_state = A_PERIPHERAL;
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	f04f 0203 	mov.w	r2, #3
 800f810:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 800f814:	e027      	b.n	800f866 <dwc_otg_handle_otg_intr+0x2d2>
			 * already set. The HCD interrupt handler won't get
			 * called if the HCD state is HALT. This means that
			 * the interrupt does not get handled and Linux
			 * complains loudly.
			 */
			gintmsk.d32 = 0;
 800f816:	f04f 0300 	mov.w	r3, #0
 800f81a:	613b      	str	r3, [r7, #16]
			gintmsk.b.sofintr = 1;
 800f81c:	693b      	ldr	r3, [r7, #16]
 800f81e:	f043 0308 	orr.w	r3, r3, #8
 800f822:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&global_regs->gintmsk, gintmsk.d32, 0);
 800f824:	69fb      	ldr	r3, [r7, #28]
 800f826:	f103 0218 	add.w	r2, r3, #24
 800f82a:	693b      	ldr	r3, [r7, #16]
 800f82c:	4610      	mov	r0, r2
 800f82e:	4619      	mov	r1, r3
 800f830:	f04f 0200 	mov.w	r2, #0
 800f834:	f7f7 f84c 	bl	80068d0 <DWC_MODIFY_REG32>
			DWC_SPINUNLOCK(core_if->lock);
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800f83e:	4618      	mov	r0, r3
 800f840:	f7f7 f87a 	bl	8006938 <DWC_SPINUNLOCK>
			cil_pcd_stop(core_if);
 800f844:	6878      	ldr	r0, [r7, #4]
 800f846:	f7ff fe3b 	bl	800f4c0 <cil_pcd_stop>
			cil_hcd_start(core_if);
 800f84a:	6878      	ldr	r0, [r7, #4]
 800f84c:	f7ff fdb6 	bl	800f3bc <cil_hcd_start>
			DWC_SPINLOCK(core_if->lock);
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800f856:	4618      	mov	r0, r3
 800f858:	f7f7 f864 	bl	8006924 <DWC_SPINLOCK>
			core_if->op_state = A_HOST;
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	f04f 0201 	mov.w	r2, #1
 800f862:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	if (gotgint.b.debdone) {
		DWC_DEBUGPL(DBG_ANY, " ++OTG Interrupt: " "Debounce Done++\n");
	}

	/* Clear GOTGINT */
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgint, gotgint.d32);
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	685b      	ldr	r3, [r3, #4]
 800f86a:	f103 0204 	add.w	r2, r3, #4
 800f86e:	69bb      	ldr	r3, [r7, #24]
 800f870:	4610      	mov	r0, r2
 800f872:	4619      	mov	r1, r3
 800f874:	f7f7 f81e 	bl	80068b4 <DWC_WRITE_REG32>

	return 1;
 800f878:	f04f 0301 	mov.w	r3, #1
}
 800f87c:	4618      	mov	r0, r3
 800f87e:	f107 0720 	add.w	r7, r7, #32
 800f882:	46bd      	mov	sp, r7
 800f884:	bd80      	pop	{r7, pc}
 800f886:	bf00      	nop

0800f888 <w_conn_id_status_change>:

void w_conn_id_status_change(void *p)
{
 800f888:	b580      	push	{r7, lr}
 800f88a:	b086      	sub	sp, #24
 800f88c:	af00      	add	r7, sp, #0
 800f88e:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = p;
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	613b      	str	r3, [r7, #16]
	uint32_t count = 0;
 800f894:	f04f 0300 	mov.w	r3, #0
 800f898:	617b      	str	r3, [r7, #20]
	
	gotgctl_data_t gotgctl = {.d32 = 0 };
 800f89a:	f04f 0300 	mov.w	r3, #0
 800f89e:	60fb      	str	r3, [r7, #12]

	gotgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 800f8a0:	693b      	ldr	r3, [r7, #16]
 800f8a2:	685b      	ldr	r3, [r3, #4]
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	f7f6 fff9 	bl	800689c <DWC_READ_REG32>
 800f8aa:	4603      	mov	r3, r0
 800f8ac:	60fb      	str	r3, [r7, #12]
	DWC_DEBUGPL(DBG_CIL, "gotgctl=%0x\n", gotgctl.d32);
	DWC_DEBUGPL(DBG_CIL, "gotgctl.b.conidsts=%d\n", gotgctl.b.conidsts);

	/* B-Device connector (Device Mode) */
	if (gotgctl.b.conidsts) {
 800f8ae:	7bbb      	ldrb	r3, [r7, #14]
 800f8b0:	f003 0301 	and.w	r3, r3, #1
 800f8b4:	b2db      	uxtb	r3, r3
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d032      	beq.n	800f920 <w_conn_id_status_change+0x98>
		/* Wait for switch to device mode. */
		while (!dwc_otg_is_device_mode(core_if)) {
 800f8ba:	e00c      	b.n	800f8d6 <w_conn_id_status_change+0x4e>
			DWC_PRINTF("Waiting for Peripheral Mode, Mode=%s\n",
				   (dwc_otg_is_host_mode(core_if) ? "Host" :
				    "Peripheral"));
			dwc_mdelay(100);
 800f8bc:	f04f 0064 	mov.w	r0, #100	; 0x64
 800f8c0:	f7f7 f8b8 	bl	8006a34 <DWC_MDELAY>
			if (++count > 10000)
 800f8c4:	697b      	ldr	r3, [r7, #20]
 800f8c6:	f103 0301 	add.w	r3, r3, #1
 800f8ca:	617b      	str	r3, [r7, #20]
 800f8cc:	697a      	ldr	r2, [r7, #20]
 800f8ce:	f242 7310 	movw	r3, #10000	; 0x2710
 800f8d2:	429a      	cmp	r2, r3
 800f8d4:	d806      	bhi.n	800f8e4 <w_conn_id_status_change+0x5c>
	DWC_DEBUGPL(DBG_CIL, "gotgctl.b.conidsts=%d\n", gotgctl.b.conidsts);

	/* B-Device connector (Device Mode) */
	if (gotgctl.b.conidsts) {
		/* Wait for switch to device mode. */
		while (!dwc_otg_is_device_mode(core_if)) {
 800f8d6:	6938      	ldr	r0, [r7, #16]
 800f8d8:	f7fd fb42 	bl	800cf60 <dwc_otg_is_device_mode>
 800f8dc:	4603      	mov	r3, r0
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d0ec      	beq.n	800f8bc <w_conn_id_status_change+0x34>
 800f8e2:	e000      	b.n	800f8e6 <w_conn_id_status_change+0x5e>
			DWC_PRINTF("Waiting for Peripheral Mode, Mode=%s\n",
				   (dwc_otg_is_host_mode(core_if) ? "Host" :
				    "Peripheral"));
			dwc_mdelay(100);
			if (++count > 10000)
				break;
 800f8e4:	bf00      	nop
		}
		DWC_ASSERT(++count < 10000,
			   "Connection id status change timed out");
		core_if->op_state = B_PERIPHERAL;
 800f8e6:	693b      	ldr	r3, [r7, #16]
 800f8e8:	f04f 0204 	mov.w	r2, #4
 800f8ec:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 800f8f0:	6938      	ldr	r0, [r7, #16]
 800f8f2:	f7f9 fddb 	bl	80094ac <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 800f8f6:	6938      	ldr	r0, [r7, #16]
 800f8f8:	f7f8 fb9e 	bl	8008038 <dwc_otg_enable_global_interrupts>
		cil_pcd_start(core_if);
 800f8fc:	6938      	ldr	r0, [r7, #16]
 800f8fe:	f7ff fdc5 	bl	800f48c <cil_pcd_start>
 800f902:	e024      	b.n	800f94e <w_conn_id_status_change+0xc6>
		/* A-Device connector (Host Mode) */
		while (!dwc_otg_is_host_mode(core_if)) {
			DWC_PRINTF("Waiting for Host Mode, Mode=%s\n",
				   (dwc_otg_is_host_mode(core_if) ? "Host" :
				    "Peripheral"));
			dwc_mdelay(100);
 800f904:	f04f 0064 	mov.w	r0, #100	; 0x64
 800f908:	f7f7 f894 	bl	8006a34 <DWC_MDELAY>
			if (++count > 10000)
 800f90c:	697b      	ldr	r3, [r7, #20]
 800f90e:	f103 0301 	add.w	r3, r3, #1
 800f912:	617b      	str	r3, [r7, #20]
 800f914:	697a      	ldr	r2, [r7, #20]
 800f916:	f242 7310 	movw	r3, #10000	; 0x2710
 800f91a:	429a      	cmp	r2, r3
 800f91c:	d808      	bhi.n	800f930 <w_conn_id_status_change+0xa8>
 800f91e:	e000      	b.n	800f922 <w_conn_id_status_change+0x9a>
		dwc_otg_core_init(core_if);
		dwc_otg_enable_global_interrupts(core_if);
		cil_pcd_start(core_if);
	} else {
		/* A-Device connector (Host Mode) */
		while (!dwc_otg_is_host_mode(core_if)) {
 800f920:	bf00      	nop
 800f922:	6938      	ldr	r0, [r7, #16]
 800f924:	f7fd fb2e 	bl	800cf84 <dwc_otg_is_host_mode>
 800f928:	4603      	mov	r3, r0
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d0ea      	beq.n	800f904 <w_conn_id_status_change+0x7c>
 800f92e:	e000      	b.n	800f932 <w_conn_id_status_change+0xaa>
			DWC_PRINTF("Waiting for Host Mode, Mode=%s\n",
				   (dwc_otg_is_host_mode(core_if) ? "Host" :
				    "Peripheral"));
			dwc_mdelay(100);
			if (++count > 10000)
				break;
 800f930:	bf00      	nop
		}
		DWC_ASSERT(++count < 10000,
			   "Connection id status change timed out");
		core_if->op_state = A_HOST;
 800f932:	693b      	ldr	r3, [r7, #16]
 800f934:	f04f 0201 	mov.w	r2, #1
 800f938:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		/*
		 * Initialize the Core for Host mode.
		 */
		dwc_otg_core_init(core_if);
 800f93c:	6938      	ldr	r0, [r7, #16]
 800f93e:	f7f9 fdb5 	bl	80094ac <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 800f942:	6938      	ldr	r0, [r7, #16]
 800f944:	f7f8 fb78 	bl	8008038 <dwc_otg_enable_global_interrupts>
		cil_hcd_start(core_if);
 800f948:	6938      	ldr	r0, [r7, #16]
 800f94a:	f7ff fd37 	bl	800f3bc <cil_hcd_start>
	}
}
 800f94e:	f107 0718 	add.w	r7, r7, #24
 800f952:	46bd      	mov	sp, r7
 800f954:	bd80      	pop	{r7, pc}
 800f956:	bf00      	nop

0800f958 <dwc_otg_handle_conn_id_status_change_intr>:
 * connector.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_handle_conn_id_status_change_intr(dwc_otg_core_if_t * core_if)
{
 800f958:	b580      	push	{r7, lr}
 800f95a:	b084      	sub	sp, #16
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	6078      	str	r0, [r7, #4]
	 * to host, the PCD interrupt handler won't handle the interrupt if
	 * host mode is already set. The HCD interrupt handler won't get
	 * called if the HCD state is HALT. This means that the interrupt does
	 * not get handled and Linux complains loudly.
	 */
	gintmsk_data_t gintmsk = {.d32 = 0 };
 800f960:	f04f 0300 	mov.w	r3, #0
 800f964:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts = {.d32 = 0 };
 800f966:	f04f 0300 	mov.w	r3, #0
 800f96a:	60bb      	str	r3, [r7, #8]

	gintmsk.b.sofintr = 1;
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	f043 0308 	orr.w	r3, r3, #8
 800f972:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk, gintmsk.d32, 0);
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	685b      	ldr	r3, [r3, #4]
 800f978:	f103 0218 	add.w	r2, r3, #24
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	4610      	mov	r0, r2
 800f980:	4619      	mov	r1, r3
 800f982:	f04f 0200 	mov.w	r2, #0
 800f986:	f7f6 ffa3 	bl	80068d0 <DWC_MODIFY_REG32>
	/*
	 * Need to schedule a work, as there are possible DELAY function calls
	 * Release lock before scheduling workq as it holds spinlock during scheduling
	 */

	DWC_SPINUNLOCK(core_if->lock);
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800f990:	4618      	mov	r0, r3
 800f992:	f7f6 ffd1 	bl	8006938 <DWC_SPINUNLOCK>
	DWC_WORKQ_SCHEDULE(core_if->wq_otg, w_conn_id_status_change,
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f99a:	4618      	mov	r0, r3
 800f99c:	f64f 0189 	movw	r1, #63625	; 0xf889
 800f9a0:	f6c0 0100 	movt	r1, #2048	; 0x800
 800f9a4:	687a      	ldr	r2, [r7, #4]
 800f9a6:	f647 6344 	movw	r3, #32324	; 0x7e44
 800f9aa:	f6c0 0302 	movt	r3, #2050	; 0x802
 800f9ae:	f7f7 f979 	bl	8006ca4 <DWC_WORKQ_SCHEDULE>
			   core_if, "connection id status change");
	DWC_SPINLOCK(core_if->lock);
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f7f6 ffb3 	bl	8006924 <DWC_SPINLOCK>

	/* Set flag and clear interrupt */
	gintsts.b.conidstschng = 1;
 800f9be:	68bb      	ldr	r3, [r7, #8]
 800f9c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f9c4:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	685b      	ldr	r3, [r3, #4]
 800f9ca:	f103 0214 	add.w	r2, r3, #20
 800f9ce:	68bb      	ldr	r3, [r7, #8]
 800f9d0:	4610      	mov	r0, r2
 800f9d2:	4619      	mov	r1, r3
 800f9d4:	f7f6 ff6e 	bl	80068b4 <DWC_WRITE_REG32>

	return 1;
 800f9d8:	f04f 0301 	mov.w	r3, #1
}
 800f9dc:	4618      	mov	r0, r3
 800f9de:	f107 0710 	add.w	r7, r7, #16
 800f9e2:	46bd      	mov	sp, r7
 800f9e4:	bd80      	pop	{r7, pc}
 800f9e6:	bf00      	nop

0800f9e8 <dwc_otg_handle_session_req_intr>:
 * controller out of low power mode before turning on bus power.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_handle_session_req_intr(dwc_otg_core_if_t * core_if)
{
 800f9e8:	b580      	push	{r7, lr}
 800f9ea:	b084      	sub	sp, #16
 800f9ec:	af00      	add	r7, sp, #0
 800f9ee:	6078      	str	r0, [r7, #4]

#ifndef DWC_HOST_ONLY
	hprt0_data_t hprt0;
	DWC_DEBUGPL(DBG_ANY, "++Session Request Interrupt++\n");

	if (dwc_otg_is_device_mode(core_if)) {
 800f9f0:	6878      	ldr	r0, [r7, #4]
 800f9f2:	f7fd fab5 	bl	800cf60 <dwc_otg_is_device_mode>
 800f9f6:	4603      	mov	r3, r0
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	d113      	bne.n	800fa24 <dwc_otg_handle_session_req_intr+0x3c>
		DWC_PRINTF("SRP: Device mode\n");
	} else {
		DWC_PRINTF("SRP: Host mode\n");

		/* Turn on the port power bit. */
		hprt0.d32 = dwc_otg_read_hprt0(core_if);
 800f9fc:	6878      	ldr	r0, [r7, #4]
 800f9fe:	f7ff fcbb 	bl	800f378 <dwc_otg_read_hprt0>
 800fa02:	4603      	mov	r3, r0
 800fa04:	60bb      	str	r3, [r7, #8]
		hprt0.b.prtpwr = 1;
 800fa06:	68bb      	ldr	r3, [r7, #8]
 800fa08:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800fa0c:	60bb      	str	r3, [r7, #8]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	68db      	ldr	r3, [r3, #12]
 800fa12:	685a      	ldr	r2, [r3, #4]
 800fa14:	68bb      	ldr	r3, [r7, #8]
 800fa16:	4610      	mov	r0, r2
 800fa18:	4619      	mov	r1, r3
 800fa1a:	f7f6 ff4b 	bl	80068b4 <DWC_WRITE_REG32>

		/* Start the Connection timer. So a message can be displayed
		 * if connect does not occur within 10 seconds. */
		cil_hcd_session_start(core_if);
 800fa1e:	6878      	ldr	r0, [r7, #4]
 800fa20:	f7ff fd00 	bl	800f424 <cil_hcd_session_start>
	}
#endif

	/* Clear interrupt */
	gintsts.d32 = 0;
 800fa24:	f04f 0300 	mov.w	r3, #0
 800fa28:	60fb      	str	r3, [r7, #12]
	gintsts.b.sessreqintr = 1;
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fa30:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	685b      	ldr	r3, [r3, #4]
 800fa36:	f103 0214 	add.w	r2, r3, #20
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	4610      	mov	r0, r2
 800fa3e:	4619      	mov	r1, r3
 800fa40:	f7f6 ff38 	bl	80068b4 <DWC_WRITE_REG32>

	return 1;
 800fa44:	f04f 0301 	mov.w	r3, #1
}
 800fa48:	4618      	mov	r0, r3
 800fa4a:	f107 0710 	add.w	r7, r7, #16
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	bd80      	pop	{r7, pc}
 800fa52:	bf00      	nop

0800fa54 <w_wakeup_detected>:

void w_wakeup_detected(void *p)
{
 800fa54:	b580      	push	{r7, lr}
 800fa56:	b084      	sub	sp, #16
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = (dwc_otg_core_if_t *) p;
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	60fb      	str	r3, [r7, #12]
	/*
	 * Clear the Resume after 70ms. (Need 20 ms minimum. Use 70 ms
	 * so that OPT tests pass with all PHYs).
	 */

	hprt0_data_t hprt0 = {.d32 = 0 };
 800fa60:	f04f 0300 	mov.w	r3, #0
 800fa64:	60bb      	str	r3, [r7, #8]
	/* Restart the Phy Clock */
	pcgcctl.b.stoppclk = 1;
	DWC_MODIFY_REG32(core_if->pcgcctl, pcgcctl.d32, 0);
	dwc_udelay(10);
#endif //0
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 800fa66:	68f8      	ldr	r0, [r7, #12]
 800fa68:	f7ff fc86 	bl	800f378 <dwc_otg_read_hprt0>
 800fa6c:	4603      	mov	r3, r0
 800fa6e:	60bb      	str	r3, [r7, #8]
	DWC_DEBUGPL(DBG_ANY, "Resume: HPRT0=%0x\n", hprt0.d32);
//      dwc_mdelay(70);
	hprt0.b.prtres = 0;	/* Resume */
 800fa70:	68bb      	ldr	r3, [r7, #8]
 800fa72:	f36f 1386 	bfc	r3, #6, #1
 800fa76:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	68db      	ldr	r3, [r3, #12]
 800fa7c:	685a      	ldr	r2, [r3, #4]
 800fa7e:	68bb      	ldr	r3, [r7, #8]
 800fa80:	4610      	mov	r0, r2
 800fa82:	4619      	mov	r1, r3
 800fa84:	f7f6 ff16 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_ANY, "Clear Resume: HPRT0=%0x\n",
		    DWC_READ_REG32(core_if->host_if->hprt0));

	cil_hcd_resume(core_if);
 800fa88:	68f8      	ldr	r0, [r7, #12]
 800fa8a:	f7ff fce5 	bl	800f458 <cil_hcd_resume>

	/** Change to L0 state*/
	core_if->lx_state = DWC_OTG_L0;
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	f04f 0200 	mov.w	r2, #0
 800fa94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
}
 800fa98:	f107 0710 	add.w	r7, r7, #16
 800fa9c:	46bd      	mov	sp, r7
 800fa9e:	bd80      	pop	{r7, pc}

0800faa0 <dwc_otg_handle_wakeup_detected_intr>:
 * low power mode, the handler must brings the controller out of low
 * power mode. The controller automatically begins resume
 * signaling. The handler schedules a time to stop resume signaling.
 */
int32_t dwc_otg_handle_wakeup_detected_intr(dwc_otg_core_if_t * core_if)
{
 800faa0:	b580      	push	{r7, lr}
 800faa2:	b086      	sub	sp, #24
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	6078      	str	r0, [r7, #4]
	DWC_DEBUGPL(DBG_ANY,
		    "++Resume and Remote Wakeup Detected Interrupt++\n");

	DWC_PRINTF("%s lxstate = %d\n", __func__, core_if->lx_state);

	if (dwc_otg_is_device_mode(core_if)) {
 800faa8:	6878      	ldr	r0, [r7, #4]
 800faaa:	f7fd fa59 	bl	800cf60 <dwc_otg_is_device_mode>
 800faae:	4603      	mov	r3, r0
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d058      	beq.n	800fb66 <dwc_otg_handle_wakeup_detected_intr+0xc6>

		dctl_data_t dctl = {.d32 = 0 };
 800fab4:	f04f 0300 	mov.w	r3, #0
 800fab8:	613b      	str	r3, [r7, #16]

		DWC_DEBUGPL(DBG_PCD, "DSTS=0x%0x\n",
			    DWC_READ_REG32(&core_if->dev_if->
					   dev_global_regs->dsts));
		if (core_if->lx_state == DWC_OTG_L2) {
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fac0:	2b02      	cmp	r3, #2
 800fac2:	d12d      	bne.n	800fb20 <dwc_otg_handle_wakeup_detected_intr+0x80>
				power.b.rstpdwnmodule = 0;
				DWC_WRITE_REG32(core_if->pcgcctl, power.d32);
			}
#endif
			/* Clear the Remote Wakeup Signaling */
			dctl.b.rmtwkupsig = 1;
 800fac4:	693b      	ldr	r3, [r7, #16]
 800fac6:	f043 0301 	orr.w	r3, r3, #1
 800faca:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->dev_if->
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	689b      	ldr	r3, [r3, #8]
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	f103 0204 	add.w	r2, r3, #4
 800fad6:	693b      	ldr	r3, [r7, #16]
 800fad8:	4610      	mov	r0, r2
 800fada:	4619      	mov	r1, r3
 800fadc:	f04f 0200 	mov.w	r2, #0
 800fae0:	f7f6 fef6 	bl	80068d0 <DWC_MODIFY_REG32>
					 dev_global_regs->dctl, dctl.d32, 0);

			DWC_SPINUNLOCK(core_if->lock);
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800faea:	4618      	mov	r0, r3
 800faec:	f7f6 ff24 	bl	8006938 <DWC_SPINUNLOCK>
			if (core_if->pcd_cb && core_if->pcd_cb->resume_wakeup) {
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d00c      	beq.n	800fb12 <dwc_otg_handle_wakeup_detected_intr+0x72>
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fafc:	68db      	ldr	r3, [r3, #12]
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d007      	beq.n	800fb12 <dwc_otg_handle_wakeup_detected_intr+0x72>
				core_if->pcd_cb->resume_wakeup(core_if->pcd_cb->p);
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fb06:	68db      	ldr	r3, [r3, #12]
 800fb08:	687a      	ldr	r2, [r7, #4]
 800fb0a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800fb0c:	6992      	ldr	r2, [r2, #24]
 800fb0e:	4610      	mov	r0, r2
 800fb10:	4798      	blx	r3
			}
			DWC_SPINLOCK(core_if->lock);
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800fb18:	4618      	mov	r0, r3
 800fb1a:	f7f6 ff03 	bl	8006924 <DWC_SPINLOCK>
 800fb1e:	e01c      	b.n	800fb5a <dwc_otg_handle_wakeup_detected_intr+0xba>
		} else {
			glpmcfg_data_t lpmcfg;
			lpmcfg.d32 =
			    DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	685b      	ldr	r3, [r3, #4]
 800fb24:	f103 0354 	add.w	r3, r3, #84	; 0x54
 800fb28:	4618      	mov	r0, r3
 800fb2a:	f7f6 feb7 	bl	800689c <DWC_READ_REG32>
 800fb2e:	4603      	mov	r3, r0
				core_if->pcd_cb->resume_wakeup(core_if->pcd_cb->p);
			}
			DWC_SPINLOCK(core_if->lock);
		} else {
			glpmcfg_data_t lpmcfg;
			lpmcfg.d32 =
 800fb30:	60fb      	str	r3, [r7, #12]
			    DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
			lpmcfg.b.hird_thres &= (~(1 << 4));
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	f3c3 2304 	ubfx	r3, r3, #8, #5
 800fb38:	b2db      	uxtb	r3, r3
 800fb3a:	f003 030f 	and.w	r3, r3, #15
 800fb3e:	b2da      	uxtb	r2, r3
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	f362 230c 	bfi	r3, r2, #8, #5
 800fb46:	60fb      	str	r3, [r7, #12]
			DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg,
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	685b      	ldr	r3, [r3, #4]
 800fb4c:	f103 0254 	add.w	r2, r3, #84	; 0x54
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	4610      	mov	r0, r2
 800fb54:	4619      	mov	r1, r3
 800fb56:	f7f6 fead 	bl	80068b4 <DWC_WRITE_REG32>
					lpmcfg.d32);
		}
		/** Change to L0 state*/
		core_if->lx_state = DWC_OTG_L0;
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	f04f 0200 	mov.w	r2, #0
 800fb60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 800fb64:	e021      	b.n	800fbaa <dwc_otg_handle_wakeup_detected_intr+0x10a>
	} else {
		if (core_if->lx_state != DWC_OTG_L1) {
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fb6c:	2b01      	cmp	r3, #1
 800fb6e:	d017      	beq.n	800fba0 <dwc_otg_handle_wakeup_detected_intr+0x100>

			pcgcctl_data_t pcgcctl = {.d32 = 0 };
 800fb70:	f04f 0300 	mov.w	r3, #0
 800fb74:	60bb      	str	r3, [r7, #8]

			/* Restart the Phy Clock */
			pcgcctl.b.stoppclk = 1;
 800fb76:	68bb      	ldr	r3, [r7, #8]
 800fb78:	f043 0301 	orr.w	r3, r3, #1
 800fb7c:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(core_if->pcgcctl, pcgcctl.d32, 0);
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	69da      	ldr	r2, [r3, #28]
 800fb82:	68bb      	ldr	r3, [r7, #8]
 800fb84:	4610      	mov	r0, r2
 800fb86:	4619      	mov	r1, r3
 800fb88:	f04f 0200 	mov.w	r2, #0
 800fb8c:	f7f6 fea0 	bl	80068d0 <DWC_MODIFY_REG32>
			DWC_TIMER_SCHEDULE(core_if->wkp_timer, 71);
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fb94:	4618      	mov	r0, r3
 800fb96:	f04f 0147 	mov.w	r1, #71	; 0x47
 800fb9a:	f7f6 ff9d 	bl	8006ad8 <DWC_TIMER_SCHEDULE>
 800fb9e:	e004      	b.n	800fbaa <dwc_otg_handle_wakeup_detected_intr+0x10a>
		} else {
			/** Change to L0 state*/
			core_if->lx_state = DWC_OTG_L0;
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	f04f 0200 	mov.w	r2, #0
 800fba6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
		}
	}

	/* Clear interrupt */
	gintsts.d32 = 0;
 800fbaa:	f04f 0300 	mov.w	r3, #0
 800fbae:	617b      	str	r3, [r7, #20]
	gintsts.b.wkupintr = 1;
 800fbb0:	697b      	ldr	r3, [r7, #20]
 800fbb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800fbb6:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	685b      	ldr	r3, [r3, #4]
 800fbbc:	f103 0214 	add.w	r2, r3, #20
 800fbc0:	697b      	ldr	r3, [r7, #20]
 800fbc2:	4610      	mov	r0, r2
 800fbc4:	4619      	mov	r1, r3
 800fbc6:	f7f6 fe75 	bl	80068b4 <DWC_WRITE_REG32>

	return 1;
 800fbca:	f04f 0301 	mov.w	r3, #1
}
 800fbce:	4618      	mov	r0, r3
 800fbd0:	f107 0718 	add.w	r7, r7, #24
 800fbd4:	46bd      	mov	sp, r7
 800fbd6:	bd80      	pop	{r7, pc}

0800fbd8 <dwc_otg_handle_pwrdn_disconnect_intr>:
/**
 * This interrupt indicates that the Wakeup Logic has detected a
 * Device disconnect.
 */
static int32_t dwc_otg_handle_pwrdn_disconnect_intr(dwc_otg_core_if_t *core_if)
{
 800fbd8:	b580      	push	{r7, lr}
 800fbda:	b084      	sub	sp, #16
 800fbdc:	af00      	add	r7, sp, #0
 800fbde:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = { .d32 = 0 };
 800fbe0:	f04f 0300 	mov.w	r3, #0
 800fbe4:	60fb      	str	r3, [r7, #12]
	gpwrdn_data_t gpwrdn_temp = { .d32 = 0 };
 800fbe6:	f04f 0300 	mov.w	r3, #0
 800fbea:	60bb      	str	r3, [r7, #8]

	gpwrdn_temp.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	685b      	ldr	r3, [r3, #4]
 800fbf0:	f103 0358 	add.w	r3, r3, #88	; 0x58
 800fbf4:	4618      	mov	r0, r3
 800fbf6:	f7f6 fe51 	bl	800689c <DWC_READ_REG32>
 800fbfa:	4603      	mov	r3, r0
 800fbfc:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("%s called\n", __FUNCTION__);

	if (!core_if->hibernation_suspend) {
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d102      	bne.n	800fc0e <dwc_otg_handle_pwrdn_disconnect_intr+0x36>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 800fc08:	f04f 0301 	mov.w	r3, #1
 800fc0c:	e0a2      	b.n	800fd54 <dwc_otg_handle_pwrdn_disconnect_intr+0x17c>
	}

	/* Switch on the voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	f043 0320 	orr.w	r3, r3, #32
 800fc14:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	685b      	ldr	r3, [r3, #4]
 800fc1a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	4610      	mov	r0, r2
 800fc22:	4619      	mov	r1, r3
 800fc24:	f04f 0200 	mov.w	r2, #0
 800fc28:	f7f6 fe52 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800fc2c:	f04f 000a 	mov.w	r0, #10
 800fc30:	f7f6 fede 	bl	80069f0 <DWC_UDELAY>

	/* Reset the core */
	gpwrdn.d32 = 0;
 800fc34:	f04f 0300 	mov.w	r3, #0
 800fc38:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 800fc3a:	68fb      	ldr	r3, [r7, #12]
 800fc3c:	f043 0310 	orr.w	r3, r3, #16
 800fc40:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	685b      	ldr	r3, [r3, #4]
 800fc46:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	4610      	mov	r0, r2
 800fc4e:	4619      	mov	r1, r3
 800fc50:	f04f 0200 	mov.w	r2, #0
 800fc54:	f7f6 fe3c 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800fc58:	f04f 000a 	mov.w	r0, #10
 800fc5c:	f7f6 fec8 	bl	80069f0 <DWC_UDELAY>

	/* Disable power clamps*/
	gpwrdn.d32 = 0;
 800fc60:	f04f 0300 	mov.w	r3, #0
 800fc64:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnclmp = 1;
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	f043 0308 	orr.w	r3, r3, #8
 800fc6c:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	685b      	ldr	r3, [r3, #4]
 800fc72:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	4610      	mov	r0, r2
 800fc7a:	4619      	mov	r1, r3
 800fc7c:	f04f 0200 	mov.w	r2, #0
 800fc80:	f7f6 fe26 	bl	80068d0 <DWC_MODIFY_REG32>

	/* Remove reset the core signal */
	gpwrdn.d32 = 0;
 800fc84:	f04f 0300 	mov.w	r3, #0
 800fc88:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	f043 0310 	orr.w	r3, r3, #16
 800fc90:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	685b      	ldr	r3, [r3, #4]
 800fc96:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	4610      	mov	r0, r2
 800fc9e:	f04f 0100 	mov.w	r1, #0
 800fca2:	461a      	mov	r2, r3
 800fca4:	f7f6 fe14 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800fca8:	f04f 000a 	mov.w	r0, #10
 800fcac:	f7f6 fea0 	bl	80069f0 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 800fcb0:	f04f 0300 	mov.w	r3, #0
 800fcb4:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuintsel = 1;
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	f043 0301 	orr.w	r3, r3, #1
 800fcbc:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	685b      	ldr	r3, [r3, #4]
 800fcc2:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	4610      	mov	r0, r2
 800fcca:	4619      	mov	r1, r3
 800fccc:	f04f 0200 	mov.w	r2, #0
 800fcd0:	f7f6 fdfe 	bl	80068d0 <DWC_MODIFY_REG32>

	core_if->hibernation_suspend = 0;
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	f04f 0200 	mov.w	r2, #0
 800fcda:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Disable PMU */
	gpwrdn.d32 = 0;
 800fcde:	f04f 0300 	mov.w	r3, #0
 800fce2:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuactv = 1;
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	f043 0302 	orr.w	r3, r3, #2
 800fcea:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	685b      	ldr	r3, [r3, #4]
 800fcf0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	4610      	mov	r0, r2
 800fcf8:	4619      	mov	r1, r3
 800fcfa:	f04f 0200 	mov.w	r2, #0
 800fcfe:	f7f6 fde7 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800fd02:	f04f 000a 	mov.w	r0, #10
 800fd06:	f7f6 fe73 	bl	80069f0 <DWC_UDELAY>

	if (gpwrdn_temp.b.idsts) {
 800fd0a:	7abb      	ldrb	r3, [r7, #10]
 800fd0c:	f003 0320 	and.w	r3, r3, #32
 800fd10:	b2db      	uxtb	r3, r3
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d00e      	beq.n	800fd34 <dwc_otg_handle_pwrdn_disconnect_intr+0x15c>
		core_if->op_state = B_PERIPHERAL;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	f04f 0204 	mov.w	r2, #4
 800fd1c:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 800fd20:	6878      	ldr	r0, [r7, #4]
 800fd22:	f7f9 fbc3 	bl	80094ac <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 800fd26:	6878      	ldr	r0, [r7, #4]
 800fd28:	f7f8 f986 	bl	8008038 <dwc_otg_enable_global_interrupts>
		cil_pcd_start(core_if);
 800fd2c:	6878      	ldr	r0, [r7, #4]
 800fd2e:	f7ff fbad 	bl	800f48c <cil_pcd_start>
 800fd32:	e00d      	b.n	800fd50 <dwc_otg_handle_pwrdn_disconnect_intr+0x178>
	} else {
		core_if->op_state = A_HOST;
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	f04f 0201 	mov.w	r2, #1
 800fd3a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 800fd3e:	6878      	ldr	r0, [r7, #4]
 800fd40:	f7f9 fbb4 	bl	80094ac <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 800fd44:	6878      	ldr	r0, [r7, #4]
 800fd46:	f7f8 f977 	bl	8008038 <dwc_otg_enable_global_interrupts>
		cil_hcd_start(core_if);
 800fd4a:	6878      	ldr	r0, [r7, #4]
 800fd4c:	f7ff fb36 	bl	800f3bc <cil_hcd_start>
	}

	return 1;
 800fd50:	f04f 0301 	mov.w	r3, #1
}
 800fd54:	4618      	mov	r0, r3
 800fd56:	f107 0710 	add.w	r7, r7, #16
 800fd5a:	46bd      	mov	sp, r7
 800fd5c:	bd80      	pop	{r7, pc}
 800fd5e:	bf00      	nop

0800fd60 <dwc_otg_handle_pwrdn_wakeup_detected_intr>:
/**
 * This interrupt indicates that the Wakeup Logic has detected a
 * remote wakeup sequence.
 */
static int32_t dwc_otg_handle_pwrdn_wakeup_detected_intr(dwc_otg_core_if_t * core_if)
{
 800fd60:	b580      	push	{r7, lr}
 800fd62:	b084      	sub	sp, #16
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 800fd68:	f04f 0300 	mov.w	r3, #0
 800fd6c:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_ANY,
		    "++Powerdown Remote Wakeup Detected Interrupt++\n");

	if (!core_if->hibernation_suspend) {
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d102      	bne.n	800fd7e <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x1e>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 800fd78:	f04f 0301 	mov.w	r3, #1
 800fd7c:	e033      	b.n	800fde6 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x86>
	}

	gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	685b      	ldr	r3, [r3, #4]
 800fd82:	f103 0358 	add.w	r3, r3, #88	; 0x58
 800fd86:	4618      	mov	r0, r3
 800fd88:	f7f6 fd88 	bl	800689c <DWC_READ_REG32>
 800fd8c:	4603      	mov	r3, r0
 800fd8e:	60fb      	str	r3, [r7, #12]
	if (gpwrdn.b.idsts) {	// Device Mode
 800fd90:	7bbb      	ldrb	r3, [r7, #14]
 800fd92:	f003 0320 	and.w	r3, r3, #32
 800fd96:	b2db      	uxtb	r3, r3
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d011      	beq.n	800fdc0 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x60>
		if ((core_if->power_down == 2)
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fda2:	2b02      	cmp	r3, #2
 800fda4:	d11d      	bne.n	800fde2 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
		    && (core_if->hibernation_suspend == 1)) {
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800fdac:	2b01      	cmp	r3, #1
 800fdae:	d118      	bne.n	800fde2 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
			dwc_otg_device_hibernation_restore(core_if, 0, 0);
 800fdb0:	6878      	ldr	r0, [r7, #4]
 800fdb2:	f04f 0100 	mov.w	r1, #0
 800fdb6:	f04f 0200 	mov.w	r2, #0
 800fdba:	f7f8 f9b9 	bl	8008130 <dwc_otg_device_hibernation_restore>
 800fdbe:	e010      	b.n	800fde2 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
		}
	} else {
		if ((core_if->power_down == 2)
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fdc6:	2b02      	cmp	r3, #2
 800fdc8:	d10b      	bne.n	800fde2 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
		    && (core_if->hibernation_suspend == 1)) {
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800fdd0:	2b01      	cmp	r3, #1
 800fdd2:	d106      	bne.n	800fde2 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
			dwc_otg_host_hibernation_restore(core_if, 1, 0);
 800fdd4:	6878      	ldr	r0, [r7, #4]
 800fdd6:	f04f 0101 	mov.w	r1, #1
 800fdda:	f04f 0200 	mov.w	r2, #0
 800fdde:	f7f8 fb69 	bl	80084b4 <dwc_otg_host_hibernation_restore>
		}
	}
	return 1;
 800fde2:	f04f 0301 	mov.w	r3, #1
}
 800fde6:	4618      	mov	r0, r3
 800fde8:	f107 0710 	add.w	r7, r7, #16
 800fdec:	46bd      	mov	sp, r7
 800fdee:	bd80      	pop	{r7, pc}

0800fdf0 <dwc_otg_handle_pwrdn_idsts_change>:

static int32_t dwc_otg_handle_pwrdn_idsts_change(dwc_otg_core_if_t * core_if)
{
 800fdf0:	b580      	push	{r7, lr}
 800fdf2:	b084      	sub	sp, #16
 800fdf4:	af00      	add	r7, sp, #0
 800fdf6:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 800fdf8:	f04f 0300 	mov.w	r3, #0
 800fdfc:	60fb      	str	r3, [r7, #12]
	gpwrdn_data_t gpwrdn_temp = {.d32 = 0 };
 800fdfe:	f04f 0300 	mov.w	r3, #0
 800fe02:	60bb      	str	r3, [r7, #8]

	if (!core_if->hibernation_suspend) {
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d102      	bne.n	800fe14 <dwc_otg_handle_pwrdn_idsts_change+0x24>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 800fe0e:	f04f 0301 	mov.w	r3, #1
 800fe12:	e0c8      	b.n	800ffa6 <dwc_otg_handle_pwrdn_idsts_change+0x1b6>
	}

	DWC_DEBUGPL(DBG_ANY, "%s called\n", __FUNCTION__);
	gpwrdn_temp.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	685b      	ldr	r3, [r3, #4]
 800fe18:	f103 0358 	add.w	r3, r3, #88	; 0x58
 800fe1c:	4618      	mov	r0, r3
 800fe1e:	f7f6 fd3d 	bl	800689c <DWC_READ_REG32>
 800fe22:	4603      	mov	r3, r0
 800fe24:	60bb      	str	r3, [r7, #8]

	/* Switch on the voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	f043 0320 	orr.w	r3, r3, #32
 800fe2c:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	685b      	ldr	r3, [r3, #4]
 800fe32:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	4610      	mov	r0, r2
 800fe3a:	4619      	mov	r1, r3
 800fe3c:	f04f 0200 	mov.w	r2, #0
 800fe40:	f7f6 fd46 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800fe44:	f04f 000a 	mov.w	r0, #10
 800fe48:	f7f6 fdd2 	bl	80069f0 <DWC_UDELAY>

	/* Reset the core */
	gpwrdn.d32 = 0;
 800fe4c:	f04f 0300 	mov.w	r3, #0
 800fe50:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	f043 0310 	orr.w	r3, r3, #16
 800fe58:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	685b      	ldr	r3, [r3, #4]
 800fe5e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800fe62:	68fb      	ldr	r3, [r7, #12]
 800fe64:	4610      	mov	r0, r2
 800fe66:	4619      	mov	r1, r3
 800fe68:	f04f 0200 	mov.w	r2, #0
 800fe6c:	f7f6 fd30 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800fe70:	f04f 000a 	mov.w	r0, #10
 800fe74:	f7f6 fdbc 	bl	80069f0 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 800fe78:	f04f 0300 	mov.w	r3, #0
 800fe7c:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnclmp = 1;
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	f043 0308 	orr.w	r3, r3, #8
 800fe84:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	685b      	ldr	r3, [r3, #4]
 800fe8a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	4610      	mov	r0, r2
 800fe92:	4619      	mov	r1, r3
 800fe94:	f04f 0200 	mov.w	r2, #0
 800fe98:	f7f6 fd1a 	bl	80068d0 <DWC_MODIFY_REG32>

	/* Remove reset the core signal */
	gpwrdn.d32 = 0;
 800fe9c:	f04f 0300 	mov.w	r3, #0
 800fea0:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	f043 0310 	orr.w	r3, r3, #16
 800fea8:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	685b      	ldr	r3, [r3, #4]
 800feae:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	4610      	mov	r0, r2
 800feb6:	f04f 0100 	mov.w	r1, #0
 800feba:	461a      	mov	r2, r3
 800febc:	f7f6 fd08 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800fec0:	f04f 000a 	mov.w	r0, #10
 800fec4:	f7f6 fd94 	bl	80069f0 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 800fec8:	f04f 0300 	mov.w	r3, #0
 800fecc:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuintsel = 1;
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	f043 0301 	orr.w	r3, r3, #1
 800fed4:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	685b      	ldr	r3, [r3, #4]
 800feda:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	4610      	mov	r0, r2
 800fee2:	4619      	mov	r1, r3
 800fee4:	f04f 0200 	mov.w	r2, #0
 800fee8:	f7f6 fcf2 	bl	80068d0 <DWC_MODIFY_REG32>

	/*Indicates that we are exiting from hibernation */
	core_if->hibernation_suspend = 0;
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	f04f 0200 	mov.w	r2, #0
 800fef2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Disable PMU */
	gpwrdn.d32 = 0;
 800fef6:	f04f 0300 	mov.w	r3, #0
 800fefa:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuactv = 1;
 800fefc:	68fb      	ldr	r3, [r7, #12]
 800fefe:	f043 0302 	orr.w	r3, r3, #2
 800ff02:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	685b      	ldr	r3, [r3, #4]
 800ff08:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	4610      	mov	r0, r2
 800ff10:	4619      	mov	r1, r3
 800ff12:	f04f 0200 	mov.w	r2, #0
 800ff16:	f7f6 fcdb 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800ff1a:	f04f 000a 	mov.w	r0, #10
 800ff1e:	f7f6 fd67 	bl	80069f0 <DWC_UDELAY>

	gpwrdn.d32 = core_if->gr_backup->gpwrdn_local;
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ff28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ff2a:	60fb      	str	r3, [r7, #12]
	if (gpwrdn.b.dis_vbus == 1) {
 800ff2c:	7b3b      	ldrb	r3, [r7, #12]
 800ff2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ff32:	b2db      	uxtb	r3, r3
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d011      	beq.n	800ff5c <dwc_otg_handle_pwrdn_idsts_change+0x16c>
		gpwrdn.d32 = 0;
 800ff38:	f04f 0300 	mov.w	r3, #0
 800ff3c:	60fb      	str	r3, [r7, #12]
		gpwrdn.b.dis_vbus = 1;
 800ff3e:	68fb      	ldr	r3, [r7, #12]
 800ff40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ff44:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	685b      	ldr	r3, [r3, #4]
 800ff4a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	4610      	mov	r0, r2
 800ff52:	4619      	mov	r1, r3
 800ff54:	f04f 0200 	mov.w	r2, #0
 800ff58:	f7f6 fcba 	bl	80068d0 <DWC_MODIFY_REG32>
	}

	if (gpwrdn_temp.b.idsts) {
 800ff5c:	7abb      	ldrb	r3, [r7, #10]
 800ff5e:	f003 0320 	and.w	r3, r3, #32
 800ff62:	b2db      	uxtb	r3, r3
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d00e      	beq.n	800ff86 <dwc_otg_handle_pwrdn_idsts_change+0x196>
		core_if->op_state = B_PERIPHERAL;
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	f04f 0204 	mov.w	r2, #4
 800ff6e:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 800ff72:	6878      	ldr	r0, [r7, #4]
 800ff74:	f7f9 fa9a 	bl	80094ac <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 800ff78:	6878      	ldr	r0, [r7, #4]
 800ff7a:	f7f8 f85d 	bl	8008038 <dwc_otg_enable_global_interrupts>
		cil_pcd_start(core_if);
 800ff7e:	6878      	ldr	r0, [r7, #4]
 800ff80:	f7ff fa84 	bl	800f48c <cil_pcd_start>
 800ff84:	e00d      	b.n	800ffa2 <dwc_otg_handle_pwrdn_idsts_change+0x1b2>
	} else {
		core_if->op_state = A_HOST;
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	f04f 0201 	mov.w	r2, #1
 800ff8c:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 800ff90:	6878      	ldr	r0, [r7, #4]
 800ff92:	f7f9 fa8b 	bl	80094ac <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 800ff96:	6878      	ldr	r0, [r7, #4]
 800ff98:	f7f8 f84e 	bl	8008038 <dwc_otg_enable_global_interrupts>
		cil_hcd_start(core_if);
 800ff9c:	6878      	ldr	r0, [r7, #4]
 800ff9e:	f7ff fa0d 	bl	800f3bc <cil_hcd_start>
	}

	return 1;
 800ffa2:	f04f 0301 	mov.w	r3, #1
}
 800ffa6:	4618      	mov	r0, r3
 800ffa8:	f107 0710 	add.w	r7, r7, #16
 800ffac:	46bd      	mov	sp, r7
 800ffae:	bd80      	pop	{r7, pc}

0800ffb0 <dwc_otg_handle_pwrdn_session_change>:

static int32_t dwc_otg_handle_pwrdn_session_change(dwc_otg_core_if_t * core_if)
{
 800ffb0:	b590      	push	{r4, r7, lr}
 800ffb2:	b085      	sub	sp, #20
 800ffb4:	af00      	add	r7, sp, #0
 800ffb6:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 800ffb8:	f04f 0300 	mov.w	r3, #0
 800ffbc:	60bb      	str	r3, [r7, #8]
	
	int32_t otg_cap_param = core_if->core_params->otg_cap;
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	681b      	ldr	r3, [r3, #0]
 800ffc2:	685b      	ldr	r3, [r3, #4]
 800ffc4:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_ANY, "%s called\n", __FUNCTION__);

	gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	685b      	ldr	r3, [r3, #4]
 800ffca:	f103 0358 	add.w	r3, r3, #88	; 0x58
 800ffce:	4618      	mov	r0, r3
 800ffd0:	f7f6 fc64 	bl	800689c <DWC_READ_REG32>
 800ffd4:	4603      	mov	r3, r0
 800ffd6:	60bb      	str	r3, [r7, #8]
	if (!core_if->hibernation_suspend) {
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d102      	bne.n	800ffe8 <dwc_otg_handle_pwrdn_session_change+0x38>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 800ffe2:	f04f 0301 	mov.w	r3, #1
 800ffe6:	e0b8      	b.n	801015a <dwc_otg_handle_pwrdn_session_change+0x1aa>
	}

	if ((otg_cap_param != DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE ||
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d102      	bne.n	800fff4 <dwc_otg_handle_pwrdn_session_change+0x44>
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	2b01      	cmp	r3, #1
 800fff2:	d014      	beq.n	801001e <dwc_otg_handle_pwrdn_session_change+0x6e>
	     otg_cap_param != DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE) &&
	    gpwrdn.b.bsessvld == 0) {
 800fff4:	7abb      	ldrb	r3, [r7, #10]
 800fff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fffa:	b2db      	uxtb	r3, r3
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
	}

	if ((otg_cap_param != DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE ||
	     otg_cap_param != DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE) &&
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d10e      	bne.n	801001e <dwc_otg_handle_pwrdn_session_change+0x6e>
	    gpwrdn.b.bsessvld == 0) {
		/* Save gpwrdn register for further usage if stschng interrupt */
		core_if->gr_backup->gpwrdn_local =
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
		    DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	685b      	ldr	r3, [r3, #4]
 801000a:	f103 0358 	add.w	r3, r3, #88	; 0x58
 801000e:	4618      	mov	r0, r3
 8010010:	f7f6 fc44 	bl	800689c <DWC_READ_REG32>
 8010014:	4603      	mov	r3, r0

	if ((otg_cap_param != DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE ||
	     otg_cap_param != DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE) &&
	    gpwrdn.b.bsessvld == 0) {
		/* Save gpwrdn register for further usage if stschng interrupt */
		core_if->gr_backup->gpwrdn_local =
 8010016:	64a3      	str	r3, [r4, #72]	; 0x48
		    DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
		/*Exit from ISR and wait for stschng interrupt with bsessvld = 1 */
		return 1;
 8010018:	f04f 0301 	mov.w	r3, #1
 801001c:	e09d      	b.n	801015a <dwc_otg_handle_pwrdn_session_change+0x1aa>
	}

	/* Switch on the voltage to the core */
	gpwrdn.d32 = 0;
 801001e:	f04f 0300 	mov.w	r3, #0
 8010022:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pwrdnswtch = 1;
 8010024:	68bb      	ldr	r3, [r7, #8]
 8010026:	f043 0320 	orr.w	r3, r3, #32
 801002a:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	685b      	ldr	r3, [r3, #4]
 8010030:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010034:	68bb      	ldr	r3, [r7, #8]
 8010036:	4610      	mov	r0, r2
 8010038:	4619      	mov	r1, r3
 801003a:	f04f 0200 	mov.w	r2, #0
 801003e:	f7f6 fc47 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8010042:	f04f 000a 	mov.w	r0, #10
 8010046:	f7f6 fcd3 	bl	80069f0 <DWC_UDELAY>

	/* Reset the core */
	gpwrdn.d32 = 0;
 801004a:	f04f 0300 	mov.w	r3, #0
 801004e:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pwrdnrstn = 1;
 8010050:	68bb      	ldr	r3, [r7, #8]
 8010052:	f043 0310 	orr.w	r3, r3, #16
 8010056:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	685b      	ldr	r3, [r3, #4]
 801005c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010060:	68bb      	ldr	r3, [r7, #8]
 8010062:	4610      	mov	r0, r2
 8010064:	4619      	mov	r1, r3
 8010066:	f04f 0200 	mov.w	r2, #0
 801006a:	f7f6 fc31 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 801006e:	f04f 000a 	mov.w	r0, #10
 8010072:	f7f6 fcbd 	bl	80069f0 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 8010076:	f04f 0300 	mov.w	r3, #0
 801007a:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pwrdnclmp = 1;
 801007c:	68bb      	ldr	r3, [r7, #8]
 801007e:	f043 0308 	orr.w	r3, r3, #8
 8010082:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	685b      	ldr	r3, [r3, #4]
 8010088:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801008c:	68bb      	ldr	r3, [r7, #8]
 801008e:	4610      	mov	r0, r2
 8010090:	4619      	mov	r1, r3
 8010092:	f04f 0200 	mov.w	r2, #0
 8010096:	f7f6 fc1b 	bl	80068d0 <DWC_MODIFY_REG32>

	/* Remove reset the core signal */
	gpwrdn.d32 = 0;
 801009a:	f04f 0300 	mov.w	r3, #0
 801009e:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pwrdnrstn = 1;
 80100a0:	68bb      	ldr	r3, [r7, #8]
 80100a2:	f043 0310 	orr.w	r3, r3, #16
 80100a6:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	685b      	ldr	r3, [r3, #4]
 80100ac:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80100b0:	68bb      	ldr	r3, [r7, #8]
 80100b2:	4610      	mov	r0, r2
 80100b4:	f04f 0100 	mov.w	r1, #0
 80100b8:	461a      	mov	r2, r3
 80100ba:	f7f6 fc09 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80100be:	f04f 000a 	mov.w	r0, #10
 80100c2:	f7f6 fc95 	bl	80069f0 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 80100c6:	f04f 0300 	mov.w	r3, #0
 80100ca:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pmuintsel = 1;
 80100cc:	68bb      	ldr	r3, [r7, #8]
 80100ce:	f043 0301 	orr.w	r3, r3, #1
 80100d2:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	685b      	ldr	r3, [r3, #4]
 80100d8:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80100dc:	68bb      	ldr	r3, [r7, #8]
 80100de:	4610      	mov	r0, r2
 80100e0:	4619      	mov	r1, r3
 80100e2:	f04f 0200 	mov.w	r2, #0
 80100e6:	f7f6 fbf3 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80100ea:	f04f 000a 	mov.w	r0, #10
 80100ee:	f7f6 fc7f 	bl	80069f0 <DWC_UDELAY>

	/*Indicates that we are exiting from hibernation */
	core_if->hibernation_suspend = 0;
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	f04f 0200 	mov.w	r2, #0
 80100f8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Disable PMU */
	gpwrdn.d32 = 0;
 80100fc:	f04f 0300 	mov.w	r3, #0
 8010100:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pmuactv = 1;
 8010102:	68bb      	ldr	r3, [r7, #8]
 8010104:	f043 0302 	orr.w	r3, r3, #2
 8010108:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	685b      	ldr	r3, [r3, #4]
 801010e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010112:	68bb      	ldr	r3, [r7, #8]
 8010114:	4610      	mov	r0, r2
 8010116:	4619      	mov	r1, r3
 8010118:	f04f 0200 	mov.w	r2, #0
 801011c:	f7f6 fbd8 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8010120:	f04f 000a 	mov.w	r0, #10
 8010124:	f7f6 fc64 	bl	80069f0 <DWC_UDELAY>

	core_if->op_state = B_PERIPHERAL;
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	f04f 0204 	mov.w	r2, #4
 801012e:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	dwc_otg_core_init(core_if);
 8010132:	6878      	ldr	r0, [r7, #4]
 8010134:	f7f9 f9ba 	bl	80094ac <dwc_otg_core_init>
	dwc_otg_enable_global_interrupts(core_if);
 8010138:	6878      	ldr	r0, [r7, #4]
 801013a:	f7f7 ff7d 	bl	8008038 <dwc_otg_enable_global_interrupts>
	cil_pcd_start(core_if);
 801013e:	6878      	ldr	r0, [r7, #4]
 8010140:	f7ff f9a4 	bl	800f48c <cil_pcd_start>

	if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE ||
 8010144:	68fb      	ldr	r3, [r7, #12]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d002      	beq.n	8010150 <dwc_otg_handle_pwrdn_session_change+0x1a0>
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	2b01      	cmp	r3, #1
 801014e:	d102      	bne.n	8010156 <dwc_otg_handle_pwrdn_session_change+0x1a6>
	    otg_cap_param == DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE) {
		/*
		 * Initiate SRP after initial ADP probe.
		 */
		dwc_otg_initiate_srp(core_if);	
 8010150:	6878      	ldr	r0, [r7, #4]
 8010152:	f7ff f8e9 	bl	800f328 <dwc_otg_initiate_srp>
	}

	return 1;
 8010156:	f04f 0301 	mov.w	r3, #1
}
 801015a:	4618      	mov	r0, r3
 801015c:	f107 0714 	add.w	r7, r7, #20
 8010160:	46bd      	mov	sp, r7
 8010162:	bd90      	pop	{r4, r7, pc}

08010164 <dwc_otg_handle_pwrdn_stschng_intr>:
/**
 * This interrupt indicates that the Wakeup Logic has detected a
 * status change either on IDDIG or BSessVld.
 */
static uint32_t dwc_otg_handle_pwrdn_stschng_intr(dwc_otg_core_if_t * core_if)
{
 8010164:	b580      	push	{r7, lr}
 8010166:	b086      	sub	sp, #24
 8010168:	af00      	add	r7, sp, #0
 801016a:	6078      	str	r0, [r7, #4]
	int retval;

	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 801016c:	f04f 0300 	mov.w	r3, #0
 8010170:	613b      	str	r3, [r7, #16]
	gpwrdn_data_t gpwrdn_temp = {.d32 = 0 };
 8010172:	f04f 0300 	mov.w	r3, #0
 8010176:	60fb      	str	r3, [r7, #12]

	DWC_PRINTF("%s called\n", __FUNCTION__);

	if (!core_if->hibernation_suspend) {
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 801017e:	2b00      	cmp	r3, #0
 8010180:	d102      	bne.n	8010188 <dwc_otg_handle_pwrdn_stschng_intr+0x24>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 8010182:	f04f 0301 	mov.w	r3, #1
 8010186:	e02b      	b.n	80101e0 <dwc_otg_handle_pwrdn_stschng_intr+0x7c>
	}

	gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	685b      	ldr	r3, [r3, #4]
 801018c:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8010190:	4618      	mov	r0, r3
 8010192:	f7f6 fb83 	bl	800689c <DWC_READ_REG32>
 8010196:	4603      	mov	r3, r0
 8010198:	613b      	str	r3, [r7, #16]
	gpwrdn_temp.d32 = core_if->gr_backup->gpwrdn_local;
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80101a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80101a2:	60fb      	str	r3, [r7, #12]

	if (gpwrdn.b.idsts ^ gpwrdn_temp.b.idsts) {
 80101a4:	693b      	ldr	r3, [r7, #16]
 80101a6:	f3c3 5340 	ubfx	r3, r3, #21, #1
 80101aa:	b2da      	uxtb	r2, r3
 80101ac:	68fb      	ldr	r3, [r7, #12]
 80101ae:	f3c3 5340 	ubfx	r3, r3, #21, #1
 80101b2:	b2db      	uxtb	r3, r3
 80101b4:	429a      	cmp	r2, r3
 80101b6:	d004      	beq.n	80101c2 <dwc_otg_handle_pwrdn_stschng_intr+0x5e>
		retval = dwc_otg_handle_pwrdn_idsts_change(core_if);
 80101b8:	6878      	ldr	r0, [r7, #4]
 80101ba:	f7ff fe19 	bl	800fdf0 <dwc_otg_handle_pwrdn_idsts_change>
 80101be:	6178      	str	r0, [r7, #20]
 80101c0:	e00d      	b.n	80101de <dwc_otg_handle_pwrdn_stschng_intr+0x7a>
	} else if (gpwrdn.b.bsessvld ^ gpwrdn_temp.b.bsessvld) {
 80101c2:	693b      	ldr	r3, [r7, #16]
 80101c4:	f3c3 5380 	ubfx	r3, r3, #22, #1
 80101c8:	b2da      	uxtb	r2, r3
 80101ca:	68fb      	ldr	r3, [r7, #12]
 80101cc:	f3c3 5380 	ubfx	r3, r3, #22, #1
 80101d0:	b2db      	uxtb	r3, r3
 80101d2:	429a      	cmp	r2, r3
 80101d4:	d003      	beq.n	80101de <dwc_otg_handle_pwrdn_stschng_intr+0x7a>
		retval = dwc_otg_handle_pwrdn_session_change(core_if);
 80101d6:	6878      	ldr	r0, [r7, #4]
 80101d8:	f7ff feea 	bl	800ffb0 <dwc_otg_handle_pwrdn_session_change>
 80101dc:	6178      	str	r0, [r7, #20]
	}

	return retval;
 80101de:	697b      	ldr	r3, [r7, #20]
}
 80101e0:	4618      	mov	r0, r3
 80101e2:	f107 0718 	add.w	r7, r7, #24
 80101e6:	46bd      	mov	sp, r7
 80101e8:	bd80      	pop	{r7, pc}
 80101ea:	bf00      	nop

080101ec <dwc_otg_handle_pwrdn_srp_intr>:
/**
 * This interrupt indicates that the Wakeup Logic has detected a
 * SRP.
 */
static int32_t dwc_otg_handle_pwrdn_srp_intr(dwc_otg_core_if_t * core_if)
{
 80101ec:	b580      	push	{r7, lr}
 80101ee:	b084      	sub	sp, #16
 80101f0:	af00      	add	r7, sp, #0
 80101f2:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 80101f4:	f04f 0300 	mov.w	r3, #0
 80101f8:	60fb      	str	r3, [r7, #12]

	DWC_PRINTF("%s called\n", __FUNCTION__);

	if (!core_if->hibernation_suspend) {
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8010200:	2b00      	cmp	r3, #0
 8010202:	d102      	bne.n	801020a <dwc_otg_handle_pwrdn_srp_intr+0x1e>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 8010204:	f04f 0301 	mov.w	r3, #1
 8010208:	e09f      	b.n	801034a <dwc_otg_handle_pwrdn_srp_intr+0x15e>
		DWC_TIMER_CANCEL(core_if->pwron_timer);
	}
#endif

	/* Switch on the voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	f043 0320 	orr.w	r3, r3, #32
 8010210:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	685b      	ldr	r3, [r3, #4]
 8010216:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	4610      	mov	r0, r2
 801021e:	4619      	mov	r1, r3
 8010220:	f04f 0200 	mov.w	r2, #0
 8010224:	f7f6 fb54 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8010228:	f04f 000a 	mov.w	r0, #10
 801022c:	f7f6 fbe0 	bl	80069f0 <DWC_UDELAY>

	/* Reset the core */
	gpwrdn.d32 = 0;
 8010230:	f04f 0300 	mov.w	r3, #0
 8010234:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 8010236:	68fb      	ldr	r3, [r7, #12]
 8010238:	f043 0310 	orr.w	r3, r3, #16
 801023c:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	685b      	ldr	r3, [r3, #4]
 8010242:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	4610      	mov	r0, r2
 801024a:	4619      	mov	r1, r3
 801024c:	f04f 0200 	mov.w	r2, #0
 8010250:	f7f6 fb3e 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8010254:	f04f 000a 	mov.w	r0, #10
 8010258:	f7f6 fbca 	bl	80069f0 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 801025c:	f04f 0300 	mov.w	r3, #0
 8010260:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnclmp = 1;
 8010262:	68fb      	ldr	r3, [r7, #12]
 8010264:	f043 0308 	orr.w	r3, r3, #8
 8010268:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	685b      	ldr	r3, [r3, #4]
 801026e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010272:	68fb      	ldr	r3, [r7, #12]
 8010274:	4610      	mov	r0, r2
 8010276:	4619      	mov	r1, r3
 8010278:	f04f 0200 	mov.w	r2, #0
 801027c:	f7f6 fb28 	bl	80068d0 <DWC_MODIFY_REG32>

	/* Remove reset the core signal */
	gpwrdn.d32 = 0;
 8010280:	f04f 0300 	mov.w	r3, #0
 8010284:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	f043 0310 	orr.w	r3, r3, #16
 801028c:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	685b      	ldr	r3, [r3, #4]
 8010292:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	4610      	mov	r0, r2
 801029a:	f04f 0100 	mov.w	r1, #0
 801029e:	461a      	mov	r2, r3
 80102a0:	f7f6 fb16 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80102a4:	f04f 000a 	mov.w	r0, #10
 80102a8:	f7f6 fba2 	bl	80069f0 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 80102ac:	f04f 0300 	mov.w	r3, #0
 80102b0:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuintsel = 1;
 80102b2:	68fb      	ldr	r3, [r7, #12]
 80102b4:	f043 0301 	orr.w	r3, r3, #1
 80102b8:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	685b      	ldr	r3, [r3, #4]
 80102be:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	4610      	mov	r0, r2
 80102c6:	4619      	mov	r1, r3
 80102c8:	f04f 0200 	mov.w	r2, #0
 80102cc:	f7f6 fb00 	bl	80068d0 <DWC_MODIFY_REG32>

	/* Indicates that we are exiting from hibernation */
	core_if->hibernation_suspend = 0;
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	f04f 0200 	mov.w	r2, #0
 80102d6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Disable PMU */
	gpwrdn.d32 = 0;
 80102da:	f04f 0300 	mov.w	r3, #0
 80102de:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuactv = 1;
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	f043 0302 	orr.w	r3, r3, #2
 80102e6:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	685b      	ldr	r3, [r3, #4]
 80102ec:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	4610      	mov	r0, r2
 80102f4:	4619      	mov	r1, r3
 80102f6:	f04f 0200 	mov.w	r2, #0
 80102fa:	f7f6 fae9 	bl	80068d0 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80102fe:	f04f 000a 	mov.w	r0, #10
 8010302:	f7f6 fb75 	bl	80069f0 <DWC_UDELAY>

	/* Programm Disable VBUS to 0 */
	gpwrdn.d32 = 0;
 8010306:	f04f 0300 	mov.w	r3, #0
 801030a:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.dis_vbus = 1;
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010312:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	685b      	ldr	r3, [r3, #4]
 8010318:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	4610      	mov	r0, r2
 8010320:	4619      	mov	r1, r3
 8010322:	f04f 0200 	mov.w	r2, #0
 8010326:	f7f6 fad3 	bl	80068d0 <DWC_MODIFY_REG32>

	/*Initialize the core as Host */
	core_if->op_state = A_HOST;
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	f04f 0201 	mov.w	r2, #1
 8010330:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	dwc_otg_core_init(core_if);
 8010334:	6878      	ldr	r0, [r7, #4]
 8010336:	f7f9 f8b9 	bl	80094ac <dwc_otg_core_init>
	dwc_otg_enable_global_interrupts(core_if);
 801033a:	6878      	ldr	r0, [r7, #4]
 801033c:	f7f7 fe7c 	bl	8008038 <dwc_otg_enable_global_interrupts>
	cil_hcd_start(core_if);
 8010340:	6878      	ldr	r0, [r7, #4]
 8010342:	f7ff f83b 	bl	800f3bc <cil_hcd_start>

	return 1;
 8010346:	f04f 0301 	mov.w	r3, #1
}
 801034a:	4618      	mov	r0, r3
 801034c:	f107 0710 	add.w	r7, r7, #16
 8010350:	46bd      	mov	sp, r7
 8010352:	bd80      	pop	{r7, pc}

08010354 <dwc_otg_handle_restore_done_intr>:

/** This interrupt indicates that restore command after Hibernation
 * was completed by the core. */
int32_t dwc_otg_handle_restore_done_intr(dwc_otg_core_if_t * core_if)
{
 8010354:	b580      	push	{r7, lr}
 8010356:	b084      	sub	sp, #16
 8010358:	af00      	add	r7, sp, #0
 801035a:	6078      	str	r0, [r7, #4]
	pcgcctl_data_t pcgcctl;
	DWC_DEBUGPL(DBG_ANY, "++Restore Done Interrupt++\n");

	//TODO De-assert restore signal. 8.a
	pcgcctl.d32 = DWC_READ_REG32(core_if->pcgcctl);
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	69db      	ldr	r3, [r3, #28]
 8010360:	4618      	mov	r0, r3
 8010362:	f7f6 fa9b 	bl	800689c <DWC_READ_REG32>
 8010366:	4603      	mov	r3, r0
 8010368:	60fb      	str	r3, [r7, #12]
	if (pcgcctl.b.restoremode == 1) {
 801036a:	7b7b      	ldrb	r3, [r7, #13]
 801036c:	f003 0302 	and.w	r3, r3, #2
 8010370:	b2db      	uxtb	r3, r3
 8010372:	2b00      	cmp	r3, #0
 8010374:	d011      	beq.n	801039a <dwc_otg_handle_restore_done_intr+0x46>
		gintmsk_data_t gintmsk = {.d32 = 0 };
 8010376:	f04f 0300 	mov.w	r3, #0
 801037a:	60bb      	str	r3, [r7, #8]

		/*
		 * If restore mode is Remote Wakeup,
		 * unmask Remote Wakeup interrupt.
		 */
		gintmsk.b.wkupintr = 1;
 801037c:	68bb      	ldr	r3, [r7, #8]
 801037e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010382:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk,
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	685b      	ldr	r3, [r3, #4]
 8010388:	f103 0218 	add.w	r2, r3, #24
 801038c:	68bb      	ldr	r3, [r7, #8]
 801038e:	4610      	mov	r0, r2
 8010390:	f04f 0100 	mov.w	r1, #0
 8010394:	461a      	mov	r2, r3
 8010396:	f7f6 fa9b 	bl	80068d0 <DWC_MODIFY_REG32>
				 0, gintmsk.d32);
	}

	return 1;
 801039a:	f04f 0301 	mov.w	r3, #1
}
 801039e:	4618      	mov	r0, r3
 80103a0:	f107 0710 	add.w	r7, r7, #16
 80103a4:	46bd      	mov	sp, r7
 80103a6:	bd80      	pop	{r7, pc}

080103a8 <dwc_otg_handle_disconnect_intr>:
/**
 * This interrupt indicates that a device has been disconnected from
 * the root port.
 */
int32_t dwc_otg_handle_disconnect_intr(dwc_otg_core_if_t * core_if)
{
 80103a8:	b580      	push	{r7, lr}
 80103aa:	b084      	sub	sp, #16
 80103ac:	af00      	add	r7, sp, #0
 80103ae:	6078      	str	r0, [r7, #4]
			}
		}
	}
#endif
	/* Change to L3(OFF) state */
	core_if->lx_state = DWC_OTG_L3;
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	f04f 0203 	mov.w	r2, #3
 80103b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

	gintsts.d32 = 0;
 80103ba:	f04f 0300 	mov.w	r3, #0
 80103be:	60fb      	str	r3, [r7, #12]
	gintsts.b.disconnect = 1;
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80103c6:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	685b      	ldr	r3, [r3, #4]
 80103cc:	f103 0214 	add.w	r2, r3, #20
 80103d0:	68fb      	ldr	r3, [r7, #12]
 80103d2:	4610      	mov	r0, r2
 80103d4:	4619      	mov	r1, r3
 80103d6:	f7f6 fa6d 	bl	80068b4 <DWC_WRITE_REG32>
	return 1;
 80103da:	f04f 0301 	mov.w	r3, #1
}
 80103de:	4618      	mov	r0, r3
 80103e0:	f107 0710 	add.w	r7, r7, #16
 80103e4:	46bd      	mov	sp, r7
 80103e6:	bd80      	pop	{r7, pc}

080103e8 <dwc_otg_handle_usb_suspend_intr>:
 *
 * When power management is enabled the core will be put in low power
 * mode.
 */
int32_t dwc_otg_handle_usb_suspend_intr(dwc_otg_core_if_t * core_if)
{
 80103e8:	b590      	push	{r4, r7, lr}
 80103ea:	b089      	sub	sp, #36	; 0x24
 80103ec:	af00      	add	r7, sp, #0
 80103ee:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	dcfg_data_t dcfg;

	DWC_DEBUGPL(DBG_ANY, "USB SUSPEND\n");

	if (dwc_otg_is_device_mode(core_if)) {
 80103f0:	6878      	ldr	r0, [r7, #4]
 80103f2:	f7fc fdb5 	bl	800cf60 <dwc_otg_is_device_mode>
 80103f6:	4603      	mov	r3, r0
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	f000 8109 	beq.w	8010610 <dwc_otg_handle_usb_suspend_intr+0x228>
		} else {
			DWC_DEBUGPL(DBG_ANY, "disconnect?\n");
		}
#endif
		/* PCD callback for suspend. Release the lock inside of callback function */
		cil_pcd_suspend(core_if);
 80103fe:	6878      	ldr	r0, [r7, #4]
 8010400:	f7ff f878 	bl	800f4f4 <cil_pcd_suspend>
		if (core_if->power_down == 2)
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801040a:	2b02      	cmp	r3, #2
 801040c:	f040 811c 	bne.w	8010648 <dwc_otg_handle_usb_suspend_intr+0x260>
		{
			dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	689b      	ldr	r3, [r3, #8]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	4618      	mov	r0, r3
 8010418:	f7f6 fa40 	bl	800689c <DWC_READ_REG32>
 801041c:	4603      	mov	r3, r0
 801041e:	61bb      	str	r3, [r7, #24]
			DWC_DEBUGPL(DBG_ANY,"lx_state = %08x\n",core_if->lx_state);
			DWC_DEBUGPL(DBG_ANY," device address = %08d\n",dcfg.b.devaddr);

			if (core_if->lx_state != DWC_OTG_L3 && dcfg.b.devaddr) {
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010426:	2b03      	cmp	r3, #3
 8010428:	f000 810e 	beq.w	8010648 <dwc_otg_handle_usb_suspend_intr+0x260>
 801042c:	8b3b      	ldrh	r3, [r7, #24]
 801042e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8010432:	b29b      	uxth	r3, r3
 8010434:	2b00      	cmp	r3, #0
 8010436:	f000 8107 	beq.w	8010648 <dwc_otg_handle_usb_suspend_intr+0x260>

				pcgcctl_data_t pcgcctl = {.d32 = 0 };
 801043a:	f04f 0300 	mov.w	r3, #0
 801043e:	617b      	str	r3, [r7, #20]
				gpwrdn_data_t gpwrdn = {.d32 = 0 };
 8010440:	f04f 0300 	mov.w	r3, #0
 8010444:	613b      	str	r3, [r7, #16]
				gusbcfg_data_t gusbcfg = {.d32 = 0 };
 8010446:	f04f 0300 	mov.w	r3, #0
 801044a:	60fb      	str	r3, [r7, #12]

				/* Change to L2(suspend) state */
				core_if->lx_state = DWC_OTG_L2;
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	f04f 0202 	mov.w	r2, #2
 8010452:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

				/* Clear interrupt in gintsts */
				gintsts.d32 = 0;
 8010456:	f04f 0300 	mov.w	r3, #0
 801045a:	61fb      	str	r3, [r7, #28]
				gintsts.b.usbsuspend = 1;
 801045c:	69fb      	ldr	r3, [r7, #28]
 801045e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8010462:	61fb      	str	r3, [r7, #28]
				DWC_WRITE_REG32(&core_if->core_global_regs->
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	685b      	ldr	r3, [r3, #4]
 8010468:	f103 0214 	add.w	r2, r3, #20
 801046c:	69fb      	ldr	r3, [r7, #28]
 801046e:	4610      	mov	r0, r2
 8010470:	4619      	mov	r1, r3
 8010472:	f7f6 fa1f 	bl	80068b4 <DWC_WRITE_REG32>
						gintsts, gintsts.d32);
				DWC_PRINTF("Start of hibernation completed\n");
				dwc_otg_save_global_regs(core_if);
 8010476:	6878      	ldr	r0, [r7, #4]
 8010478:	f7f8 fa0e 	bl	8008898 <dwc_otg_save_global_regs>
				dwc_otg_save_dev_regs(core_if);
 801047c:	6878      	ldr	r0, [r7, #4]
 801047e:	f7f8 fadf 	bl	8008a40 <dwc_otg_save_dev_regs>

				gusbcfg.d32 =
				    DWC_READ_REG32(&core_if->core_global_regs->
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	685b      	ldr	r3, [r3, #4]
 8010486:	f103 030c 	add.w	r3, r3, #12
 801048a:	4618      	mov	r0, r3
 801048c:	f7f6 fa06 	bl	800689c <DWC_READ_REG32>
 8010490:	4603      	mov	r3, r0
						gintsts, gintsts.d32);
				DWC_PRINTF("Start of hibernation completed\n");
				dwc_otg_save_global_regs(core_if);
				dwc_otg_save_dev_regs(core_if);

				gusbcfg.d32 =
 8010492:	60fb      	str	r3, [r7, #12]
				    DWC_READ_REG32(&core_if->core_global_regs->
						   gusbcfg);
				if (gusbcfg.b.ulpi_utmi_sel == 1) {
 8010494:	7b3b      	ldrb	r3, [r7, #12]
 8010496:	f003 0310 	and.w	r3, r3, #16
 801049a:	b2db      	uxtb	r3, r3
 801049c:	2b00      	cmp	r3, #0
 801049e:	d023      	beq.n	80104e8 <dwc_otg_handle_usb_suspend_intr+0x100>
					/* ULPI interface */
					/* Suspend the Phy Clock */
					pcgcctl.d32 = 0;
 80104a0:	f04f 0300 	mov.w	r3, #0
 80104a4:	617b      	str	r3, [r7, #20]
					pcgcctl.b.stoppclk = 1;
 80104a6:	697b      	ldr	r3, [r7, #20]
 80104a8:	f043 0301 	orr.w	r3, r3, #1
 80104ac:	617b      	str	r3, [r7, #20]
					DWC_MODIFY_REG32(core_if->pcgcctl, 0,
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	69da      	ldr	r2, [r3, #28]
 80104b2:	697b      	ldr	r3, [r7, #20]
 80104b4:	4610      	mov	r0, r2
 80104b6:	f04f 0100 	mov.w	r1, #0
 80104ba:	461a      	mov	r2, r3
 80104bc:	f7f6 fa08 	bl	80068d0 <DWC_MODIFY_REG32>
							 pcgcctl.d32);
					dwc_udelay(10);
 80104c0:	f04f 000a 	mov.w	r0, #10
 80104c4:	f7f6 fa94 	bl	80069f0 <DWC_UDELAY>
					gpwrdn.b.pmuactv = 1;
 80104c8:	693b      	ldr	r3, [r7, #16]
 80104ca:	f043 0302 	orr.w	r3, r3, #2
 80104ce:	613b      	str	r3, [r7, #16]
					DWC_MODIFY_REG32(&core_if->
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	685b      	ldr	r3, [r3, #4]
 80104d4:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80104d8:	693b      	ldr	r3, [r7, #16]
 80104da:	4610      	mov	r0, r2
 80104dc:	f04f 0100 	mov.w	r1, #0
 80104e0:	461a      	mov	r2, r3
 80104e2:	f7f6 f9f5 	bl	80068d0 <DWC_MODIFY_REG32>
 80104e6:	e023      	b.n	8010530 <dwc_otg_handle_usb_suspend_intr+0x148>
							 core_global_regs->
							 gpwrdn, 0, gpwrdn.d32);
				} else {
					/* UTMI+ Interface */
					gpwrdn.b.pmuactv = 1;
 80104e8:	693b      	ldr	r3, [r7, #16]
 80104ea:	f043 0302 	orr.w	r3, r3, #2
 80104ee:	613b      	str	r3, [r7, #16]
					DWC_MODIFY_REG32(&core_if->
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	685b      	ldr	r3, [r3, #4]
 80104f4:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80104f8:	693b      	ldr	r3, [r7, #16]
 80104fa:	4610      	mov	r0, r2
 80104fc:	f04f 0100 	mov.w	r1, #0
 8010500:	461a      	mov	r2, r3
 8010502:	f7f6 f9e5 	bl	80068d0 <DWC_MODIFY_REG32>
							 core_global_regs->
							 gpwrdn, 0, gpwrdn.d32);
					dwc_udelay(10);
 8010506:	f04f 000a 	mov.w	r0, #10
 801050a:	f7f6 fa71 	bl	80069f0 <DWC_UDELAY>
					pcgcctl.b.stoppclk = 1;
 801050e:	697b      	ldr	r3, [r7, #20]
 8010510:	f043 0301 	orr.w	r3, r3, #1
 8010514:	617b      	str	r3, [r7, #20]
					DWC_MODIFY_REG32(core_if->pcgcctl, 0,
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	69da      	ldr	r2, [r3, #28]
 801051a:	697b      	ldr	r3, [r7, #20]
 801051c:	4610      	mov	r0, r2
 801051e:	f04f 0100 	mov.w	r1, #0
 8010522:	461a      	mov	r2, r3
 8010524:	f7f6 f9d4 	bl	80068d0 <DWC_MODIFY_REG32>
							 pcgcctl.d32);
					dwc_udelay(10);
 8010528:	f04f 000a 	mov.w	r0, #10
 801052c:	f7f6 fa60 	bl	80069f0 <DWC_UDELAY>
				}

				/* Set flag to indicate that we are in hibernation */
				core_if->hibernation_suspend = 1;
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	f04f 0201 	mov.w	r2, #1
 8010536:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
				/* Enable interrupts from wake up logic */
				gpwrdn.d32 = 0;
 801053a:	f04f 0300 	mov.w	r3, #0
 801053e:	613b      	str	r3, [r7, #16]
				gpwrdn.b.pmuintsel = 1;
 8010540:	693b      	ldr	r3, [r7, #16]
 8010542:	f043 0301 	orr.w	r3, r3, #1
 8010546:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	685b      	ldr	r3, [r3, #4]
 801054c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010550:	693b      	ldr	r3, [r7, #16]
 8010552:	4610      	mov	r0, r2
 8010554:	f04f 0100 	mov.w	r1, #0
 8010558:	461a      	mov	r2, r3
 801055a:	f7f6 f9b9 	bl	80068d0 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
				dwc_udelay(10);
 801055e:	f04f 000a 	mov.w	r0, #10
 8010562:	f7f6 fa45 	bl	80069f0 <DWC_UDELAY>

				/* Unmask device mode interrupts in GPWRDN */
				gpwrdn.d32 = 0;
 8010566:	f04f 0300 	mov.w	r3, #0
 801056a:	613b      	str	r3, [r7, #16]
				gpwrdn.b.rst_det_msk = 1;
 801056c:	693b      	ldr	r3, [r7, #16]
 801056e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8010572:	613b      	str	r3, [r7, #16]
				gpwrdn.b.lnstchng_msk = 1;
 8010574:	693b      	ldr	r3, [r7, #16]
 8010576:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801057a:	613b      	str	r3, [r7, #16]
				gpwrdn.b.sts_chngint_msk = 1;
 801057c:	693b      	ldr	r3, [r7, #16]
 801057e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8010582:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	685b      	ldr	r3, [r3, #4]
 8010588:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801058c:	693b      	ldr	r3, [r7, #16]
 801058e:	4610      	mov	r0, r2
 8010590:	f04f 0100 	mov.w	r1, #0
 8010594:	461a      	mov	r2, r3
 8010596:	f7f6 f99b 	bl	80068d0 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
				dwc_udelay(10);
 801059a:	f04f 000a 	mov.w	r0, #10
 801059e:	f7f6 fa27 	bl	80069f0 <DWC_UDELAY>

				/* Enable Power Down Clamp */
				gpwrdn.d32 = 0;
 80105a2:	f04f 0300 	mov.w	r3, #0
 80105a6:	613b      	str	r3, [r7, #16]
				gpwrdn.b.pwrdnclmp = 1;
 80105a8:	693b      	ldr	r3, [r7, #16]
 80105aa:	f043 0308 	orr.w	r3, r3, #8
 80105ae:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	685b      	ldr	r3, [r3, #4]
 80105b4:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80105b8:	693b      	ldr	r3, [r7, #16]
 80105ba:	4610      	mov	r0, r2
 80105bc:	f04f 0100 	mov.w	r1, #0
 80105c0:	461a      	mov	r2, r3
 80105c2:	f7f6 f985 	bl	80068d0 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
				dwc_udelay(10);
 80105c6:	f04f 000a 	mov.w	r0, #10
 80105ca:	f7f6 fa11 	bl	80069f0 <DWC_UDELAY>

				/* Switch off VDD */
				gpwrdn.d32 = 0;
 80105ce:	f04f 0300 	mov.w	r3, #0
 80105d2:	613b      	str	r3, [r7, #16]
				gpwrdn.b.pwrdnswtch = 1;
 80105d4:	693b      	ldr	r3, [r7, #16]
 80105d6:	f043 0320 	orr.w	r3, r3, #32
 80105da:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	685b      	ldr	r3, [r3, #4]
 80105e0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80105e4:	693b      	ldr	r3, [r7, #16]
 80105e6:	4610      	mov	r0, r2
 80105e8:	f04f 0100 	mov.w	r1, #0
 80105ec:	461a      	mov	r2, r3
 80105ee:	f7f6 f96f 	bl	80068d0 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);

				/* Save gpwrdn register for further usage if stschng interrupt */
				core_if->gr_backup->gpwrdn_local =
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
							DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	685b      	ldr	r3, [r3, #4]
 80105fc:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8010600:	4618      	mov	r0, r3
 8010602:	f7f6 f94b 	bl	800689c <DWC_READ_REG32>
 8010606:	4603      	mov	r3, r0
				gpwrdn.b.pwrdnswtch = 1;
				DWC_MODIFY_REG32(&core_if->core_global_regs->
						 gpwrdn, 0, gpwrdn.d32);

				/* Save gpwrdn register for further usage if stschng interrupt */
				core_if->gr_backup->gpwrdn_local =
 8010608:	64a3      	str	r3, [r4, #72]	; 0x48
							DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
				DWC_PRINTF("Hibernation completed\n");

				return 1;
 801060a:	f04f 0301 	mov.w	r3, #1
 801060e:	e032      	b.n	8010676 <dwc_otg_handle_usb_suspend_intr+0x28e>
			}
		}
	} else {
		if (core_if->op_state == A_PERIPHERAL) {
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8010616:	2b03      	cmp	r3, #3
 8010618:	d116      	bne.n	8010648 <dwc_otg_handle_usb_suspend_intr+0x260>
			DWC_DEBUGPL(DBG_ANY, "a_peripheral->a_host\n");
			/* Clear the a_peripheral flag, back to a_host. */
			DWC_SPINUNLOCK(core_if->lock);
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010620:	4618      	mov	r0, r3
 8010622:	f7f6 f989 	bl	8006938 <DWC_SPINUNLOCK>
			cil_pcd_stop(core_if);
 8010626:	6878      	ldr	r0, [r7, #4]
 8010628:	f7fe ff4a 	bl	800f4c0 <cil_pcd_stop>
			cil_hcd_start(core_if);
 801062c:	6878      	ldr	r0, [r7, #4]
 801062e:	f7fe fec5 	bl	800f3bc <cil_hcd_start>
			DWC_SPINLOCK(core_if->lock);
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010638:	4618      	mov	r0, r3
 801063a:	f7f6 f973 	bl	8006924 <DWC_SPINLOCK>
			core_if->op_state = A_HOST;
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	f04f 0201 	mov.w	r2, #1
 8010644:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		}
	}

	/* Change to L2(suspend) state */
	core_if->lx_state = DWC_OTG_L2;
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	f04f 0202 	mov.w	r2, #2
 801064e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

	/* Clear interrupt */
	gintsts.d32 = 0;
 8010652:	f04f 0300 	mov.w	r3, #0
 8010656:	61fb      	str	r3, [r7, #28]
	gintsts.b.usbsuspend = 1;
 8010658:	69fb      	ldr	r3, [r7, #28]
 801065a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801065e:	61fb      	str	r3, [r7, #28]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	685b      	ldr	r3, [r3, #4]
 8010664:	f103 0214 	add.w	r2, r3, #20
 8010668:	69fb      	ldr	r3, [r7, #28]
 801066a:	4610      	mov	r0, r2
 801066c:	4619      	mov	r1, r3
 801066e:	f7f6 f921 	bl	80068b4 <DWC_WRITE_REG32>

	return 1;
 8010672:	f04f 0301 	mov.w	r3, #1
}
 8010676:	4618      	mov	r0, r3
 8010678:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801067c:	46bd      	mov	sp, r7
 801067e:	bd90      	pop	{r4, r7, pc}

08010680 <dwc_otg_read_common_intr>:

/**
 * This function returns the Core Interrupt register.
 */
static inline uint32_t dwc_otg_read_common_intr(dwc_otg_core_if_t * core_if)
{
 8010680:	b580      	push	{r7, lr}
 8010682:	b086      	sub	sp, #24
 8010684:	af00      	add	r7, sp, #0
 8010686:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	gintmsk_data_t gintmsk;
	
	gintmsk_data_t gintmsk_common = {.d32 = 0 };
 8010688:	f04f 0300 	mov.w	r3, #0
 801068c:	60fb      	str	r3, [r7, #12]

	gintmsk_common.b.wkupintr = 1;
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010694:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.sessreqintr = 1;
 8010696:	68fb      	ldr	r3, [r7, #12]
 8010698:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801069c:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.conidstschng = 1;
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80106a4:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.otgintr = 1;
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	f043 0304 	orr.w	r3, r3, #4
 80106ac:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.modemismatch = 1;
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	f043 0302 	orr.w	r3, r3, #2
 80106b4:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.disconnect = 1;
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80106bc:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.usbsuspend = 1;
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80106c4:	60fb      	str	r3, [r7, #12]
#ifdef CONFIG_USB_DWC_OTG_LPM
	gintmsk_common.b.lpmtranrcvd = 1;
#endif
	gintmsk_common.b.restoredone = 1;
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80106cc:	60fb      	str	r3, [r7, #12]
	/** @todo: The port interrupt occurs while in device
         * mode. Added code to CIL to clear the interrupt for now!
         */
	gintmsk_common.b.portintr = 1;
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80106d4:	60fb      	str	r3, [r7, #12]

	gintsts.d32 = DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	685b      	ldr	r3, [r3, #4]
 80106da:	f103 0314 	add.w	r3, r3, #20
 80106de:	4618      	mov	r0, r3
 80106e0:	f7f6 f8dc 	bl	800689c <DWC_READ_REG32>
 80106e4:	4603      	mov	r3, r0
 80106e6:	617b      	str	r3, [r7, #20]
	gintmsk.d32 = DWC_READ_REG32(&core_if->core_global_regs->gintmsk);
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	685b      	ldr	r3, [r3, #4]
 80106ec:	f103 0318 	add.w	r3, r3, #24
 80106f0:	4618      	mov	r0, r3
 80106f2:	f7f6 f8d3 	bl	800689c <DWC_READ_REG32>
 80106f6:	4603      	mov	r3, r0
 80106f8:	613b      	str	r3, [r7, #16]
		DWC_DEBUGPL(DBG_ANY, "gintsts=%08x  gintmsk=%08x\n",
			    gintsts.d32, gintmsk.d32);
	}
#endif

	return ((gintsts.d32 & gintmsk.d32) & gintmsk_common.d32);
 80106fa:	697a      	ldr	r2, [r7, #20]
 80106fc:	693b      	ldr	r3, [r7, #16]
 80106fe:	401a      	ands	r2, r3
 8010700:	68fb      	ldr	r3, [r7, #12]
 8010702:	4013      	ands	r3, r2

}
 8010704:	4618      	mov	r0, r3
 8010706:	f107 0718 	add.w	r7, r7, #24
 801070a:	46bd      	mov	sp, r7
 801070c:	bd80      	pop	{r7, pc}
 801070e:	bf00      	nop

08010710 <dwc_otg_handle_common_intr>:
 * - LPM Transaction Received Interrupt
 * - ADP Transaction Received Interrupt
 *
 */
int32_t dwc_otg_handle_common_intr(dwc_otg_core_if_t * core_if)
{
 8010710:	b580      	push	{r7, lr}
 8010712:	b08c      	sub	sp, #48	; 0x30
 8010714:	af00      	add	r7, sp, #0
 8010716:	6078      	str	r0, [r7, #4]
	int retval = 0;
 8010718:	f04f 0300 	mov.w	r3, #0
 801071c:	62fb      	str	r3, [r7, #44]	; 0x2c
	gintsts_data_t gintsts;

	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 801071e:	f04f 0300 	mov.w	r3, #0
 8010722:	627b      	str	r3, [r7, #36]	; 0x24

	if (core_if->lock)
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 801072a:	2b00      	cmp	r3, #0
 801072c:	d005      	beq.n	801073a <dwc_otg_handle_common_intr+0x2a>
		DWC_SPINLOCK(core_if->lock);
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010734:	4618      	mov	r0, r3
 8010736:	f7f6 f8f5 	bl	8006924 <DWC_SPINLOCK>

	if (core_if->hibernation_suspend <= 0) {
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8010740:	2b00      	cmp	r3, #0
 8010742:	f300 80b0 	bgt.w	80108a6 <dwc_otg_handle_common_intr+0x196>
		gintsts.d32 = dwc_otg_read_common_intr(core_if);
 8010746:	6878      	ldr	r0, [r7, #4]
 8010748:	f7ff ff9a 	bl	8010680 <dwc_otg_read_common_intr>
 801074c:	4603      	mov	r3, r0
 801074e:	62bb      	str	r3, [r7, #40]	; 0x28

		if (gintsts.b.modemismatch) {
 8010750:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8010754:	f003 0302 	and.w	r3, r3, #2
 8010758:	b2db      	uxtb	r3, r3
 801075a:	2b00      	cmp	r3, #0
 801075c:	d006      	beq.n	801076c <dwc_otg_handle_common_intr+0x5c>
			retval |= dwc_otg_handle_mode_mismatch_intr(core_if);
 801075e:	6878      	ldr	r0, [r7, #4]
 8010760:	f7fe fefc 	bl	800f55c <dwc_otg_handle_mode_mismatch_intr>
 8010764:	4603      	mov	r3, r0
 8010766:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010768:	4313      	orrs	r3, r2
 801076a:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.otgintr) {
 801076c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8010770:	f003 0304 	and.w	r3, r3, #4
 8010774:	b2db      	uxtb	r3, r3
 8010776:	2b00      	cmp	r3, #0
 8010778:	d006      	beq.n	8010788 <dwc_otg_handle_common_intr+0x78>
			retval |= dwc_otg_handle_otg_intr(core_if);
 801077a:	6878      	ldr	r0, [r7, #4]
 801077c:	f7fe ff0a 	bl	800f594 <dwc_otg_handle_otg_intr>
 8010780:	4603      	mov	r3, r0
 8010782:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010784:	4313      	orrs	r3, r2
 8010786:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.conidstschng) {
 8010788:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801078c:	f003 0310 	and.w	r3, r3, #16
 8010790:	b2db      	uxtb	r3, r3
 8010792:	2b00      	cmp	r3, #0
 8010794:	d006      	beq.n	80107a4 <dwc_otg_handle_common_intr+0x94>
			retval |= dwc_otg_handle_conn_id_status_change_intr(core_if);
 8010796:	6878      	ldr	r0, [r7, #4]
 8010798:	f7ff f8de 	bl	800f958 <dwc_otg_handle_conn_id_status_change_intr>
 801079c:	4603      	mov	r3, r0
 801079e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80107a0:	4313      	orrs	r3, r2
 80107a2:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.disconnect) {
 80107a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80107a8:	f003 0320 	and.w	r3, r3, #32
 80107ac:	b2db      	uxtb	r3, r3
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d006      	beq.n	80107c0 <dwc_otg_handle_common_intr+0xb0>
			retval |= dwc_otg_handle_disconnect_intr(core_if);
 80107b2:	6878      	ldr	r0, [r7, #4]
 80107b4:	f7ff fdf8 	bl	80103a8 <dwc_otg_handle_disconnect_intr>
 80107b8:	4603      	mov	r3, r0
 80107ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80107bc:	4313      	orrs	r3, r2
 80107be:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.sessreqintr) {
 80107c0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80107c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80107c8:	b2db      	uxtb	r3, r3
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d006      	beq.n	80107dc <dwc_otg_handle_common_intr+0xcc>
			retval |= dwc_otg_handle_session_req_intr(core_if);
 80107ce:	6878      	ldr	r0, [r7, #4]
 80107d0:	f7ff f90a 	bl	800f9e8 <dwc_otg_handle_session_req_intr>
 80107d4:	4603      	mov	r3, r0
 80107d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80107d8:	4313      	orrs	r3, r2
 80107da:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.wkupintr) {
 80107dc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80107e0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80107e4:	b2db      	uxtb	r3, r3
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d006      	beq.n	80107f8 <dwc_otg_handle_common_intr+0xe8>
			retval |= dwc_otg_handle_wakeup_detected_intr(core_if);
 80107ea:	6878      	ldr	r0, [r7, #4]
 80107ec:	f7ff f958 	bl	800faa0 <dwc_otg_handle_wakeup_detected_intr>
 80107f0:	4603      	mov	r3, r0
 80107f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80107f4:	4313      	orrs	r3, r2
 80107f6:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.usbsuspend) {
 80107f8:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80107fc:	f003 0308 	and.w	r3, r3, #8
 8010800:	b2db      	uxtb	r3, r3
 8010802:	2b00      	cmp	r3, #0
 8010804:	d006      	beq.n	8010814 <dwc_otg_handle_common_intr+0x104>
			retval |= dwc_otg_handle_usb_suspend_intr(core_if);
 8010806:	6878      	ldr	r0, [r7, #4]
 8010808:	f7ff fdee 	bl	80103e8 <dwc_otg_handle_usb_suspend_intr>
 801080c:	4603      	mov	r3, r0
 801080e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010810:	4313      	orrs	r3, r2
 8010812:	62fb      	str	r3, [r7, #44]	; 0x2c
#ifdef CONFIG_USB_DWC_OTG_LPM
		if (gintsts.b.lpmtranrcvd) {
			retval |= dwc_otg_handle_lpm_intr(core_if);
		}
#endif
		if (gintsts.b.restoredone) {
 8010814:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8010818:	f003 0301 	and.w	r3, r3, #1
 801081c:	b2db      	uxtb	r3, r3
 801081e:	2b00      	cmp	r3, #0
 8010820:	d01d      	beq.n	801085e <dwc_otg_handle_common_intr+0x14e>
			gintsts.d32 = 0;
 8010822:	f04f 0300 	mov.w	r3, #0
 8010826:	62bb      	str	r3, [r7, #40]	; 0x28
	                if (core_if->power_down == 2)
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801082e:	2b02      	cmp	r3, #2
 8010830:	d104      	bne.n	801083c <dwc_otg_handle_common_intr+0x12c>
				core_if->hibernation_suspend = -1;
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	f04f 32ff 	mov.w	r2, #4294967295
 8010838:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
			gintsts.b.restoredone = 1;
 801083c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801083e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010842:	62bb      	str	r3, [r7, #40]	; 0x28
			DWC_WRITE_REG32(&core_if->core_global_regs->gintsts,gintsts.d32);
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	685b      	ldr	r3, [r3, #4]
 8010848:	f103 0214 	add.w	r2, r3, #20
 801084c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801084e:	4610      	mov	r0, r2
 8010850:	4619      	mov	r1, r3
 8010852:	f7f6 f82f 	bl	80068b4 <DWC_WRITE_REG32>
			DWC_PRINTF(" --Restore done interrupt received-- \n");
			retval |= 1;
 8010856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010858:	f043 0301 	orr.w	r3, r3, #1
 801085c:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.portintr && dwc_otg_is_device_mode(core_if)) {
 801085e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010862:	f003 0301 	and.w	r3, r3, #1
 8010866:	b2db      	uxtb	r3, r3
 8010868:	2b00      	cmp	r3, #0
 801086a:	f000 8128 	beq.w	8010abe <dwc_otg_handle_common_intr+0x3ae>
 801086e:	6878      	ldr	r0, [r7, #4]
 8010870:	f7fc fb76 	bl	800cf60 <dwc_otg_is_device_mode>
 8010874:	4603      	mov	r3, r0
 8010876:	2b00      	cmp	r3, #0
 8010878:	f000 8121 	beq.w	8010abe <dwc_otg_handle_common_intr+0x3ae>
			/* The port interrupt occurs while in device mode with HPRT0
			 * Port Enable/Disable.
			 */
			gintsts.d32 = 0;
 801087c:	f04f 0300 	mov.w	r3, #0
 8010880:	62bb      	str	r3, [r7, #40]	; 0x28
			gintsts.b.portintr = 1;
 8010882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010884:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8010888:	62bb      	str	r3, [r7, #40]	; 0x28
			DWC_WRITE_REG32(&core_if->core_global_regs->gintsts,gintsts.d32);
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	685b      	ldr	r3, [r3, #4]
 801088e:	f103 0214 	add.w	r2, r3, #20
 8010892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010894:	4610      	mov	r0, r2
 8010896:	4619      	mov	r1, r3
 8010898:	f7f6 f80c 	bl	80068b4 <DWC_WRITE_REG32>
			retval |= 1;
 801089c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801089e:	f043 0301 	orr.w	r3, r3, #1
 80108a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80108a4:	e10b      	b.n	8010abe <dwc_otg_handle_common_intr+0x3ae>

		}
	} else {
		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	685b      	ldr	r3, [r3, #4]
 80108aa:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80108ae:	4618      	mov	r0, r3
 80108b0:	f7f5 fff4 	bl	800689c <DWC_READ_REG32>
 80108b4:	4603      	mov	r3, r0
 80108b6:	627b      	str	r3, [r7, #36]	; 0x24
		DWC_DEBUGPL(DBG_ANY, "gpwrdn=%08x\n", gpwrdn.d32);

		if (gpwrdn.b.disconn_det && gpwrdn.b.disconn_det_msk) {
 80108b8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80108bc:	f003 0308 	and.w	r3, r3, #8
 80108c0:	b2db      	uxtb	r3, r3
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	d026      	beq.n	8010914 <dwc_otg_handle_common_intr+0x204>
 80108c6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80108ca:	f003 0310 	and.w	r3, r3, #16
 80108ce:	b2db      	uxtb	r3, r3
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	d01f      	beq.n	8010914 <dwc_otg_handle_common_intr+0x204>
			CLEAR_GPWRDN_INTR(core_if, disconn_det);
 80108d4:	f04f 0300 	mov.w	r3, #0
 80108d8:	623b      	str	r3, [r7, #32]
 80108da:	6a3b      	ldr	r3, [r7, #32]
 80108dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80108e0:	623b      	str	r3, [r7, #32]
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	685b      	ldr	r3, [r3, #4]
 80108e6:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80108ea:	6a3b      	ldr	r3, [r7, #32]
 80108ec:	4610      	mov	r0, r2
 80108ee:	f04f 0100 	mov.w	r1, #0
 80108f2:	461a      	mov	r2, r3
 80108f4:	f7f5 ffec 	bl	80068d0 <DWC_MODIFY_REG32>
			if (gpwrdn.b.linestate == 0) {
 80108f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80108fc:	f003 0318 	and.w	r3, r3, #24
 8010900:	b2db      	uxtb	r3, r3
 8010902:	2b00      	cmp	r3, #0
 8010904:	d102      	bne.n	801090c <dwc_otg_handle_common_intr+0x1fc>
				dwc_otg_handle_pwrdn_disconnect_intr(core_if);
 8010906:	6878      	ldr	r0, [r7, #4]
 8010908:	f7ff f966 	bl	800fbd8 <dwc_otg_handle_pwrdn_disconnect_intr>
			} else {
				DWC_PRINTF("Disconnect detected while linestate is not 0\n");
			}

			retval |= 1;
 801090c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801090e:	f043 0301 	orr.w	r3, r3, #1
 8010912:	62fb      	str	r3, [r7, #44]	; 0x2c
		}

		if (gpwrdn.b.lnstschng && gpwrdn.b.lnstchng_msk) {
 8010914:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8010918:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801091c:	b2db      	uxtb	r3, r3
 801091e:	2b00      	cmp	r3, #0
 8010920:	d02d      	beq.n	801097e <dwc_otg_handle_common_intr+0x26e>
 8010922:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8010926:	f003 0301 	and.w	r3, r3, #1
 801092a:	b2db      	uxtb	r3, r3
 801092c:	2b00      	cmp	r3, #0
 801092e:	d026      	beq.n	801097e <dwc_otg_handle_common_intr+0x26e>
			CLEAR_GPWRDN_INTR(core_if, lnstschng);
 8010930:	f04f 0300 	mov.w	r3, #0
 8010934:	61fb      	str	r3, [r7, #28]
 8010936:	69fb      	ldr	r3, [r7, #28]
 8010938:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801093c:	61fb      	str	r3, [r7, #28]
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	685b      	ldr	r3, [r3, #4]
 8010942:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010946:	69fb      	ldr	r3, [r7, #28]
 8010948:	4610      	mov	r0, r2
 801094a:	f04f 0100 	mov.w	r1, #0
 801094e:	461a      	mov	r2, r3
 8010950:	f7f5 ffbe 	bl	80068d0 <DWC_MODIFY_REG32>
			/* remote wakeup from hibernation */
			if (gpwrdn.b.linestate == 2 || gpwrdn.b.linestate == 1) {
 8010954:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010958:	f003 0318 	and.w	r3, r3, #24
 801095c:	b2db      	uxtb	r3, r3
 801095e:	2b10      	cmp	r3, #16
 8010960:	d006      	beq.n	8010970 <dwc_otg_handle_common_intr+0x260>
 8010962:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010966:	f003 0318 	and.w	r3, r3, #24
 801096a:	b2db      	uxtb	r3, r3
 801096c:	2b08      	cmp	r3, #8
 801096e:	d102      	bne.n	8010976 <dwc_otg_handle_common_intr+0x266>
				dwc_otg_handle_pwrdn_wakeup_detected_intr(core_if);
 8010970:	6878      	ldr	r0, [r7, #4]
 8010972:	f7ff f9f5 	bl	800fd60 <dwc_otg_handle_pwrdn_wakeup_detected_intr>
			} else {
				DWC_PRINTF("gpwrdn.linestate = %d\n", gpwrdn.b.linestate);
			}
			retval |= 1;
 8010976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010978:	f043 0301 	orr.w	r3, r3, #1
 801097c:	62fb      	str	r3, [r7, #44]	; 0x2c

		}
		if (gpwrdn.b.rst_det && gpwrdn.b.rst_det_msk) {
 801097e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8010982:	f003 0302 	and.w	r3, r3, #2
 8010986:	b2db      	uxtb	r3, r3
 8010988:	2b00      	cmp	r3, #0
 801098a:	d02a      	beq.n	80109e2 <dwc_otg_handle_common_intr+0x2d2>
 801098c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8010990:	f003 0304 	and.w	r3, r3, #4
 8010994:	b2db      	uxtb	r3, r3
 8010996:	2b00      	cmp	r3, #0
 8010998:	d023      	beq.n	80109e2 <dwc_otg_handle_common_intr+0x2d2>
			CLEAR_GPWRDN_INTR(core_if, rst_det);
 801099a:	f04f 0300 	mov.w	r3, #0
 801099e:	61bb      	str	r3, [r7, #24]
 80109a0:	69bb      	ldr	r3, [r7, #24]
 80109a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80109a6:	61bb      	str	r3, [r7, #24]
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	685b      	ldr	r3, [r3, #4]
 80109ac:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80109b0:	69bb      	ldr	r3, [r7, #24]
 80109b2:	4610      	mov	r0, r2
 80109b4:	f04f 0100 	mov.w	r1, #0
 80109b8:	461a      	mov	r2, r3
 80109ba:	f7f5 ff89 	bl	80068d0 <DWC_MODIFY_REG32>
			if (gpwrdn.b.linestate == 0) {
 80109be:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80109c2:	f003 0318 	and.w	r3, r3, #24
 80109c6:	b2db      	uxtb	r3, r3
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d10a      	bne.n	80109e2 <dwc_otg_handle_common_intr+0x2d2>
				DWC_PRINTF("Reset detected\n");
				retval |= dwc_otg_device_hibernation_restore(core_if, 0, 1);
 80109cc:	6878      	ldr	r0, [r7, #4]
 80109ce:	f04f 0100 	mov.w	r1, #0
 80109d2:	f04f 0201 	mov.w	r2, #1
 80109d6:	f7f7 fbab 	bl	8008130 <dwc_otg_device_hibernation_restore>
 80109da:	4603      	mov	r3, r0
 80109dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80109de:	4313      	orrs	r3, r2
 80109e0:	62fb      	str	r3, [r7, #44]	; 0x2c
			}
		}
		if (gpwrdn.b.adp_int) {
 80109e2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80109e6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80109ea:	b2db      	uxtb	r3, r3
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d018      	beq.n	8010a22 <dwc_otg_handle_common_intr+0x312>
			CLEAR_GPWRDN_INTR(core_if, adp_int);
 80109f0:	f04f 0300 	mov.w	r3, #0
 80109f4:	617b      	str	r3, [r7, #20]
 80109f6:	697b      	ldr	r3, [r7, #20]
 80109f8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80109fc:	617b      	str	r3, [r7, #20]
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	685b      	ldr	r3, [r3, #4]
 8010a02:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010a06:	697b      	ldr	r3, [r7, #20]
 8010a08:	4610      	mov	r0, r2
 8010a0a:	f04f 0100 	mov.w	r1, #0
 8010a0e:	461a      	mov	r2, r3
 8010a10:	f7f5 ff5e 	bl	80068d0 <DWC_MODIFY_REG32>
			dwc_otg_adp_handle_intr(core_if);
 8010a14:	6878      	ldr	r0, [r7, #4]
 8010a16:	f7f7 f805 	bl	8007a24 <dwc_otg_adp_handle_intr>
			retval |= 1;
 8010a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a1c:	f043 0301 	orr.w	r3, r3, #1
 8010a20:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gpwrdn.b.srp_det && gpwrdn.b.srp_det_msk) {
 8010a22:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8010a26:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8010a2a:	b2db      	uxtb	r3, r3
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d01f      	beq.n	8010a70 <dwc_otg_handle_common_intr+0x360>
 8010a30:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010a34:	f003 0301 	and.w	r3, r3, #1
 8010a38:	b2db      	uxtb	r3, r3
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d018      	beq.n	8010a70 <dwc_otg_handle_common_intr+0x360>
			CLEAR_GPWRDN_INTR(core_if, srp_det);
 8010a3e:	f04f 0300 	mov.w	r3, #0
 8010a42:	613b      	str	r3, [r7, #16]
 8010a44:	693b      	ldr	r3, [r7, #16]
 8010a46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010a4a:	613b      	str	r3, [r7, #16]
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	685b      	ldr	r3, [r3, #4]
 8010a50:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010a54:	693b      	ldr	r3, [r7, #16]
 8010a56:	4610      	mov	r0, r2
 8010a58:	f04f 0100 	mov.w	r1, #0
 8010a5c:	461a      	mov	r2, r3
 8010a5e:	f7f5 ff37 	bl	80068d0 <DWC_MODIFY_REG32>
			dwc_otg_handle_pwrdn_srp_intr(core_if);
 8010a62:	6878      	ldr	r0, [r7, #4]
 8010a64:	f7ff fbc2 	bl	80101ec <dwc_otg_handle_pwrdn_srp_intr>
			retval |= 1;
 8010a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a6a:	f043 0301 	orr.w	r3, r3, #1
 8010a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gpwrdn.b.sts_chngint && gpwrdn.b.sts_chngint_msk) {
 8010a70:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010a74:	f003 0302 	and.w	r3, r3, #2
 8010a78:	b2db      	uxtb	r3, r3
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d01f      	beq.n	8010abe <dwc_otg_handle_common_intr+0x3ae>
 8010a7e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010a82:	f003 0304 	and.w	r3, r3, #4
 8010a86:	b2db      	uxtb	r3, r3
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d018      	beq.n	8010abe <dwc_otg_handle_common_intr+0x3ae>
			CLEAR_GPWRDN_INTR(core_if, sts_chngint);
 8010a8c:	f04f 0300 	mov.w	r3, #0
 8010a90:	60fb      	str	r3, [r7, #12]
 8010a92:	68fb      	ldr	r3, [r7, #12]
 8010a94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010a98:	60fb      	str	r3, [r7, #12]
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	685b      	ldr	r3, [r3, #4]
 8010a9e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010aa2:	68fb      	ldr	r3, [r7, #12]
 8010aa4:	4610      	mov	r0, r2
 8010aa6:	f04f 0100 	mov.w	r1, #0
 8010aaa:	461a      	mov	r2, r3
 8010aac:	f7f5 ff10 	bl	80068d0 <DWC_MODIFY_REG32>
			dwc_otg_handle_pwrdn_stschng_intr(core_if);
 8010ab0:	6878      	ldr	r0, [r7, #4]
 8010ab2:	f7ff fb57 	bl	8010164 <dwc_otg_handle_pwrdn_stschng_intr>

			retval |= 1;
 8010ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ab8:	f043 0301 	orr.w	r3, r3, #1
 8010abc:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
	}
	if (core_if->lock)
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d005      	beq.n	8010ad4 <dwc_otg_handle_common_intr+0x3c4>
		DWC_SPINUNLOCK(core_if->lock);
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010ace:	4618      	mov	r0, r3
 8010ad0:	f7f5 ff32 	bl	8006938 <DWC_SPINUNLOCK>

	return retval;
 8010ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8010ad6:	4618      	mov	r0, r3
 8010ad8:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8010adc:	46bd      	mov	sp, r7
 8010ade:	bd80      	pop	{r7, pc}

08010ae0 <cil_pcd_start>:
/** Start the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_start(dwc_otg_core_if_t * core_if)
{
 8010ae0:	b580      	push	{r7, lr}
 8010ae2:	b082      	sub	sp, #8
 8010ae4:	af00      	add	r7, sp, #0
 8010ae6:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->start) {
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d00c      	beq.n	8010b0a <cil_pcd_start+0x2a>
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010af4:	681b      	ldr	r3, [r3, #0]
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d007      	beq.n	8010b0a <cil_pcd_start+0x2a>
		core_if->pcd_cb->start(core_if->pcd_cb->p);
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010afe:	681b      	ldr	r3, [r3, #0]
 8010b00:	687a      	ldr	r2, [r7, #4]
 8010b02:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8010b04:	6992      	ldr	r2, [r2, #24]
 8010b06:	4610      	mov	r0, r2
 8010b08:	4798      	blx	r3
	}
}
 8010b0a:	f107 0708 	add.w	r7, r7, #8
 8010b0e:	46bd      	mov	sp, r7
 8010b10:	bd80      	pop	{r7, pc}
 8010b12:	bf00      	nop

08010b14 <get_ep_from_handle>:

/**
 * Choose endpoint from ep arrays using usb_ep structure.
 */
static dwc_otg_pcd_ep_t *get_ep_from_handle(dwc_otg_pcd_t * pcd, void *handle)
{
 8010b14:	b480      	push	{r7}
 8010b16:	b085      	sub	sp, #20
 8010b18:	af00      	add	r7, sp, #0
 8010b1a:	6078      	str	r0, [r7, #4]
 8010b1c:	6039      	str	r1, [r7, #0]
	int i;
	if (pcd->ep0.priv == handle) {
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8010b22:	683b      	ldr	r3, [r7, #0]
 8010b24:	429a      	cmp	r2, r3
 8010b26:	d103      	bne.n	8010b30 <get_ep_from_handle+0x1c>
		return &pcd->ep0;
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8010b2e:	e044      	b.n	8010bba <get_ep_from_handle+0xa6>
	}
	for (i = 0; i < MAX_EPS_CHANNELS - 1; i++) {
 8010b30:	f04f 0300 	mov.w	r3, #0
 8010b34:	60fb      	str	r3, [r7, #12]
 8010b36:	e03b      	b.n	8010bb0 <get_ep_from_handle+0x9c>
		if (pcd->in_ep[i].priv == handle)
 8010b38:	6879      	ldr	r1, [r7, #4]
 8010b3a:	68fa      	ldr	r2, [r7, #12]
 8010b3c:	4613      	mov	r3, r2
 8010b3e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8010b42:	189b      	adds	r3, r3, r2
 8010b44:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010b48:	18cb      	adds	r3, r1, r3
 8010b4a:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8010b4e:	681a      	ldr	r2, [r3, #0]
 8010b50:	683b      	ldr	r3, [r7, #0]
 8010b52:	429a      	cmp	r2, r3
 8010b54:	d10b      	bne.n	8010b6e <get_ep_from_handle+0x5a>
			return &pcd->in_ep[i];
 8010b56:	68fa      	ldr	r2, [r7, #12]
 8010b58:	4613      	mov	r3, r2
 8010b5a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8010b5e:	189b      	adds	r3, r3, r2
 8010b60:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010b64:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8010b68:	687a      	ldr	r2, [r7, #4]
 8010b6a:	18d3      	adds	r3, r2, r3
 8010b6c:	e025      	b.n	8010bba <get_ep_from_handle+0xa6>
		if (pcd->out_ep[i].priv == handle)
 8010b6e:	6879      	ldr	r1, [r7, #4]
 8010b70:	68fa      	ldr	r2, [r7, #12]
 8010b72:	4613      	mov	r3, r2
 8010b74:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8010b78:	189b      	adds	r3, r3, r2
 8010b7a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010b7e:	18cb      	adds	r3, r1, r3
 8010b80:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8010b84:	681a      	ldr	r2, [r3, #0]
 8010b86:	683b      	ldr	r3, [r7, #0]
 8010b88:	429a      	cmp	r2, r3
 8010b8a:	d10d      	bne.n	8010ba8 <get_ep_from_handle+0x94>
			return &pcd->out_ep[i];
 8010b8c:	68fa      	ldr	r2, [r7, #12]
 8010b8e:	4613      	mov	r3, r2
 8010b90:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8010b94:	189b      	adds	r3, r3, r2
 8010b96:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010b9a:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8010b9e:	687a      	ldr	r2, [r7, #4]
 8010ba0:	18d3      	adds	r3, r2, r3
 8010ba2:	f103 0304 	add.w	r3, r3, #4
 8010ba6:	e008      	b.n	8010bba <get_ep_from_handle+0xa6>
{
	int i;
	if (pcd->ep0.priv == handle) {
		return &pcd->ep0;
	}
	for (i = 0; i < MAX_EPS_CHANNELS - 1; i++) {
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	f103 0301 	add.w	r3, r3, #1
 8010bae:	60fb      	str	r3, [r7, #12]
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	2b06      	cmp	r3, #6
 8010bb4:	ddc0      	ble.n	8010b38 <get_ep_from_handle+0x24>
			return &pcd->in_ep[i];
		if (pcd->out_ep[i].priv == handle)
			return &pcd->out_ep[i];
	}

	return NULL;
 8010bb6:	f04f 0300 	mov.w	r3, #0
}
 8010bba:	4618      	mov	r0, r3
 8010bbc:	f107 0714 	add.w	r7, r7, #20
 8010bc0:	46bd      	mov	sp, r7
 8010bc2:	bc80      	pop	{r7}
 8010bc4:	4770      	bx	lr
 8010bc6:	bf00      	nop

08010bc8 <dwc_otg_request_done>:
/**
 * This function completes a request.  It call's the request call back.
 */
void dwc_otg_request_done(dwc_otg_pcd_ep_t * ep, dwc_otg_pcd_request_t * req,
			  int32_t status)
{
 8010bc8:	b590      	push	{r4, r7, lr}
 8010bca:	b089      	sub	sp, #36	; 0x24
 8010bcc:	af02      	add	r7, sp, #8
 8010bce:	60f8      	str	r0, [r7, #12]
 8010bd0:	60b9      	str	r1, [r7, #8]
 8010bd2:	607a      	str	r2, [r7, #4]
	unsigned stopped = ep->stopped;
 8010bd4:	68fb      	ldr	r3, [r7, #12]
 8010bd6:	7b1b      	ldrb	r3, [r3, #12]
 8010bd8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010bdc:	b2db      	uxtb	r3, r3
 8010bde:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL(DBG_PCDV, "%s(%p)\n", __func__, ep);
	DWC_CIRCLEQ_REMOVE_INIT(&ep->queue, req, queue_entry);
 8010be0:	68bb      	ldr	r3, [r7, #8]
 8010be2:	699a      	ldr	r2, [r3, #24]
 8010be4:	68fb      	ldr	r3, [r7, #12]
 8010be6:	f103 0304 	add.w	r3, r3, #4
 8010bea:	429a      	cmp	r2, r3
 8010bec:	d104      	bne.n	8010bf8 <dwc_otg_request_done+0x30>
 8010bee:	68bb      	ldr	r3, [r7, #8]
 8010bf0:	69da      	ldr	r2, [r3, #28]
 8010bf2:	68fb      	ldr	r3, [r7, #12]
 8010bf4:	609a      	str	r2, [r3, #8]
 8010bf6:	e004      	b.n	8010c02 <dwc_otg_request_done+0x3a>
 8010bf8:	68bb      	ldr	r3, [r7, #8]
 8010bfa:	699b      	ldr	r3, [r3, #24]
 8010bfc:	68ba      	ldr	r2, [r7, #8]
 8010bfe:	69d2      	ldr	r2, [r2, #28]
 8010c00:	61da      	str	r2, [r3, #28]
 8010c02:	68bb      	ldr	r3, [r7, #8]
 8010c04:	69da      	ldr	r2, [r3, #28]
 8010c06:	68fb      	ldr	r3, [r7, #12]
 8010c08:	f103 0304 	add.w	r3, r3, #4
 8010c0c:	429a      	cmp	r2, r3
 8010c0e:	d104      	bne.n	8010c1a <dwc_otg_request_done+0x52>
 8010c10:	68bb      	ldr	r3, [r7, #8]
 8010c12:	699a      	ldr	r2, [r3, #24]
 8010c14:	68fb      	ldr	r3, [r7, #12]
 8010c16:	605a      	str	r2, [r3, #4]
 8010c18:	e004      	b.n	8010c24 <dwc_otg_request_done+0x5c>
 8010c1a:	68bb      	ldr	r3, [r7, #8]
 8010c1c:	69db      	ldr	r3, [r3, #28]
 8010c1e:	68ba      	ldr	r2, [r7, #8]
 8010c20:	6992      	ldr	r2, [r2, #24]
 8010c22:	619a      	str	r2, [r3, #24]
 8010c24:	68bb      	ldr	r3, [r7, #8]
 8010c26:	f04f 0200 	mov.w	r2, #0
 8010c2a:	619a      	str	r2, [r3, #24]
 8010c2c:	68bb      	ldr	r3, [r7, #8]
 8010c2e:	f04f 0200 	mov.w	r2, #0
 8010c32:	61da      	str	r2, [r3, #28]

	/* don't modify queue heads during completion callback */
	ep->stopped = 1;
 8010c34:	68fa      	ldr	r2, [r7, #12]
 8010c36:	7b13      	ldrb	r3, [r2, #12]
 8010c38:	f043 0301 	orr.w	r3, r3, #1
 8010c3c:	7313      	strb	r3, [r2, #12]
	/* spin_unlock/spin_lock now done in fops->complete() */
	ep->pcd->fops->complete(ep->pcd, ep->priv, req->priv, status,
 8010c3e:	68fb      	ldr	r3, [r7, #12]
 8010c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	68dc      	ldr	r4, [r3, #12]
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8010c4e:	68bb      	ldr	r3, [r7, #8]
 8010c50:	681b      	ldr	r3, [r3, #0]
				req->actual);
 8010c52:	68b8      	ldr	r0, [r7, #8]
	DWC_CIRCLEQ_REMOVE_INIT(&ep->queue, req, queue_entry);

	/* don't modify queue heads during completion callback */
	ep->stopped = 1;
	/* spin_unlock/spin_lock now done in fops->complete() */
	ep->pcd->fops->complete(ep->pcd, ep->priv, req->priv, status,
 8010c54:	6900      	ldr	r0, [r0, #16]
 8010c56:	9000      	str	r0, [sp, #0]
 8010c58:	4608      	mov	r0, r1
 8010c5a:	4611      	mov	r1, r2
 8010c5c:	461a      	mov	r2, r3
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	47a0      	blx	r4
				req->actual);

	if (ep->pcd->request_pending > 0) {
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010c66:	691b      	ldr	r3, [r3, #16]
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d005      	beq.n	8010c78 <dwc_otg_request_done+0xb0>
		--ep->pcd->request_pending;
 8010c6c:	68fb      	ldr	r3, [r7, #12]
 8010c6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010c70:	691a      	ldr	r2, [r3, #16]
 8010c72:	f102 32ff 	add.w	r2, r2, #4294967295
 8010c76:	611a      	str	r2, [r3, #16]
	}

	ep->stopped = stopped;
 8010c78:	697b      	ldr	r3, [r7, #20]
 8010c7a:	b2db      	uxtb	r3, r3
 8010c7c:	f003 0301 	and.w	r3, r3, #1
 8010c80:	b2d9      	uxtb	r1, r3
 8010c82:	68fa      	ldr	r2, [r7, #12]
 8010c84:	7b13      	ldrb	r3, [r2, #12]
 8010c86:	f361 0300 	bfi	r3, r1, #0, #1
 8010c8a:	7313      	strb	r3, [r2, #12]
	DWC_FREE(req);
 8010c8c:	f04f 0000 	mov.w	r0, #0
 8010c90:	68b9      	ldr	r1, [r7, #8]
 8010c92:	f7f5 fcff 	bl	8006694 <__DWC_FREE>
}
 8010c96:	f107 071c 	add.w	r7, r7, #28
 8010c9a:	46bd      	mov	sp, r7
 8010c9c:	bd90      	pop	{r4, r7, pc}
 8010c9e:	bf00      	nop

08010ca0 <dwc_otg_request_nuke>:

/**
 * This function terminates all the requsts in the EP request queue.
 */
void dwc_otg_request_nuke(dwc_otg_pcd_ep_t * ep)
{
 8010ca0:	b580      	push	{r7, lr}
 8010ca2:	b084      	sub	sp, #16
 8010ca4:	af00      	add	r7, sp, #0
 8010ca6:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_request_t *req;

	ep->stopped = 1;
 8010ca8:	687a      	ldr	r2, [r7, #4]
 8010caa:	7b13      	ldrb	r3, [r2, #12]
 8010cac:	f043 0301 	orr.w	r3, r3, #1
 8010cb0:	7313      	strb	r3, [r2, #12]

	/* called with irqs blocked?? */
	while (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 8010cb2:	e00a      	b.n	8010cca <dwc_otg_request_nuke+0x2a>
		req = DWC_CIRCLEQ_FIRST(&ep->queue);
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	685b      	ldr	r3, [r3, #4]
 8010cb8:	60fb      	str	r3, [r7, #12]
		dwc_otg_request_done(ep, req, -DWC_E_SHUTDOWN);
 8010cba:	6878      	ldr	r0, [r7, #4]
 8010cbc:	68f9      	ldr	r1, [r7, #12]
 8010cbe:	f64f 420e 	movw	r2, #64526	; 0xfc0e
 8010cc2:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 8010cc6:	f7ff ff7f 	bl	8010bc8 <dwc_otg_request_done>
	dwc_otg_pcd_request_t *req;

	ep->stopped = 1;

	/* called with irqs blocked?? */
	while (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	685a      	ldr	r2, [r3, #4]
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	f103 0304 	add.w	r3, r3, #4
 8010cd4:	429a      	cmp	r2, r3
 8010cd6:	d1ed      	bne.n	8010cb4 <dwc_otg_request_nuke+0x14>
		req = DWC_CIRCLEQ_FIRST(&ep->queue);
		dwc_otg_request_done(ep, req, -DWC_E_SHUTDOWN);
	}
}
 8010cd8:	f107 0710 	add.w	r7, r7, #16
 8010cdc:	46bd      	mov	sp, r7
 8010cde:	bd80      	pop	{r7, pc}

08010ce0 <dwc_otg_pcd_start>:

void dwc_otg_pcd_start(dwc_otg_pcd_t * pcd,
		       const struct dwc_otg_pcd_function_ops *fops)
{
 8010ce0:	b480      	push	{r7}
 8010ce2:	b083      	sub	sp, #12
 8010ce4:	af00      	add	r7, sp, #0
 8010ce6:	6078      	str	r0, [r7, #4]
 8010ce8:	6039      	str	r1, [r7, #0]
	pcd->fops = fops;
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	683a      	ldr	r2, [r7, #0]
 8010cee:	601a      	str	r2, [r3, #0]
}
 8010cf0:	f107 070c 	add.w	r7, r7, #12
 8010cf4:	46bd      	mov	sp, r7
 8010cf6:	bc80      	pop	{r7}
 8010cf8:	4770      	bx	lr
 8010cfa:	bf00      	nop

08010cfc <dwc_otg_pcd_start_cb>:
 * device mode.
 *
 * @param p void pointer to the <code>dwc_otg_pcd_t</code>
 */
static int dwc_otg_pcd_start_cb(void *p)
{
 8010cfc:	b580      	push	{r7, lr}
 8010cfe:	b084      	sub	sp, #16
 8010d00:	af00      	add	r7, sp, #0
 8010d02:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) p;
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	60fb      	str	r3, [r7, #12]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8010d08:	68fb      	ldr	r3, [r7, #12]
 8010d0a:	689b      	ldr	r3, [r3, #8]
 8010d0c:	60bb      	str	r3, [r7, #8]

	/*
	 * Initialized the Core for Device mode.
	 */
	if (dwc_otg_is_device_mode(core_if)) {
 8010d0e:	68b8      	ldr	r0, [r7, #8]
 8010d10:	f7fc f926 	bl	800cf60 <dwc_otg_is_device_mode>
 8010d14:	4603      	mov	r3, r0
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d008      	beq.n	8010d2c <dwc_otg_pcd_start_cb+0x30>
		dwc_otg_core_dev_init(core_if);
 8010d1a:	68b8      	ldr	r0, [r7, #8]
 8010d1c:	f7f8 ffa6 	bl	8009c6c <dwc_otg_core_dev_init>
		/* Set core_if's lock pointer to the pcd->lock */
		core_if->lock = pcd->lock;
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8010d26:	68bb      	ldr	r3, [r7, #8]
 8010d28:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	}
	return 1;
 8010d2c:	f04f 0301 	mov.w	r3, #1
}
 8010d30:	4618      	mov	r0, r3
 8010d32:	f107 0710 	add.w	r7, r7, #16
 8010d36:	46bd      	mov	sp, r7
 8010d38:	bd80      	pop	{r7, pc}
 8010d3a:	bf00      	nop

08010d3c <dwc_otg_pcd_resume_cb>:
 * suspend.
 *
 * @param p void pointer to the <code>dwc_otg_pcd_t</code>
 */
static int dwc_otg_pcd_resume_cb(void *p)
{
 8010d3c:	b580      	push	{r7, lr}
 8010d3e:	b084      	sub	sp, #16
 8010d40:	af00      	add	r7, sp, #0
 8010d42:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) p;
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	60fb      	str	r3, [r7, #12]

	if (pcd->fops->resume) {
 8010d48:	68fb      	ldr	r3, [r7, #12]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	69db      	ldr	r3, [r3, #28]
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d004      	beq.n	8010d5c <dwc_otg_pcd_resume_cb+0x20>
		pcd->fops->resume(pcd);
 8010d52:	68fb      	ldr	r3, [r7, #12]
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	69db      	ldr	r3, [r3, #28]
 8010d58:	68f8      	ldr	r0, [r7, #12]
 8010d5a:	4798      	blx	r3
	}

	/* Stop the SRP timeout timer. */
	if ((GET_CORE_IF(pcd)->core_params->phy_type != DWC_PHY_TYPE_PARAM_FS)
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	689b      	ldr	r3, [r3, #8]
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d106      	bne.n	8010d78 <dwc_otg_pcd_resume_cb+0x3c>
	    || (!GET_CORE_IF(pcd)->core_params->i2c_enable)) {
 8010d6a:	68fb      	ldr	r3, [r7, #12]
 8010d6c:	689b      	ldr	r3, [r3, #8]
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8010d74:	2b00      	cmp	r3, #0
 8010d76:	d10f      	bne.n	8010d98 <dwc_otg_pcd_resume_cb+0x5c>
		if (GET_CORE_IF(pcd)->srp_timer_started) {
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	689b      	ldr	r3, [r3, #8]
 8010d7c:	7d9b      	ldrb	r3, [r3, #22]
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d00a      	beq.n	8010d98 <dwc_otg_pcd_resume_cb+0x5c>
			GET_CORE_IF(pcd)->srp_timer_started = 0;
 8010d82:	68fb      	ldr	r3, [r7, #12]
 8010d84:	689b      	ldr	r3, [r3, #8]
 8010d86:	f04f 0200 	mov.w	r2, #0
 8010d8a:	759a      	strb	r2, [r3, #22]
			DWC_TIMER_CANCEL(GET_CORE_IF(pcd)->srp_timer);
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	689b      	ldr	r3, [r3, #8]
 8010d90:	699b      	ldr	r3, [r3, #24]
 8010d92:	4618      	mov	r0, r3
 8010d94:	f7f5 feaa 	bl	8006aec <DWC_TIMER_CANCEL>
		}
	}
	return 1;
 8010d98:	f04f 0301 	mov.w	r3, #1
}
 8010d9c:	4618      	mov	r0, r3
 8010d9e:	f107 0710 	add.w	r7, r7, #16
 8010da2:	46bd      	mov	sp, r7
 8010da4:	bd80      	pop	{r7, pc}
 8010da6:	bf00      	nop

08010da8 <dwc_otg_pcd_suspend_cb>:
 * PCD Callback function for notifying the PCD device is suspended.
 *
 * @param p void pointer to the <code>dwc_otg_pcd_t</code>
 */
static int dwc_otg_pcd_suspend_cb(void *p)
{
 8010da8:	b580      	push	{r7, lr}
 8010daa:	b084      	sub	sp, #16
 8010dac:	af00      	add	r7, sp, #0
 8010dae:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) p;
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	60fb      	str	r3, [r7, #12]

	if (pcd->fops->suspend) {
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	695b      	ldr	r3, [r3, #20]
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d010      	beq.n	8010de0 <dwc_otg_pcd_suspend_cb+0x38>
		DWC_SPINUNLOCK(pcd->lock);
 8010dbe:	68fb      	ldr	r3, [r7, #12]
 8010dc0:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8010dc4:	4618      	mov	r0, r3
 8010dc6:	f7f5 fdb7 	bl	8006938 <DWC_SPINUNLOCK>
		pcd->fops->suspend(pcd);
 8010dca:	68fb      	ldr	r3, [r7, #12]
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	695b      	ldr	r3, [r3, #20]
 8010dd0:	68f8      	ldr	r0, [r7, #12]
 8010dd2:	4798      	blx	r3
		DWC_SPINLOCK(pcd->lock);
 8010dd4:	68fb      	ldr	r3, [r7, #12]
 8010dd6:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8010dda:	4618      	mov	r0, r3
 8010ddc:	f7f5 fda2 	bl	8006924 <DWC_SPINLOCK>
	}

	return 1;
 8010de0:	f04f 0301 	mov.w	r3, #1
}
 8010de4:	4618      	mov	r0, r3
 8010de6:	f107 0710 	add.w	r7, r7, #16
 8010dea:	46bd      	mov	sp, r7
 8010dec:	bd80      	pop	{r7, pc}
 8010dee:	bf00      	nop

08010df0 <dwc_otg_pcd_stop_cb>:
 * mode.
 *
 * @param p void pointer to the <code>dwc_otg_pcd_t</code>
 */
static int dwc_otg_pcd_stop_cb(void *p)
{
 8010df0:	b580      	push	{r7, lr}
 8010df2:	b084      	sub	sp, #16
 8010df4:	af00      	add	r7, sp, #0
 8010df6:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) p;
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	60fb      	str	r3, [r7, #12]
	extern void dwc_otg_pcd_stop(dwc_otg_pcd_t * _pcd);

	dwc_otg_pcd_stop(pcd);
 8010dfc:	68f8      	ldr	r0, [r7, #12]
 8010dfe:	f002 fb31 	bl	8013464 <dwc_otg_pcd_stop>
	return 1;
 8010e02:	f04f 0301 	mov.w	r3, #1
}
 8010e06:	4618      	mov	r0, r3
 8010e08:	f107 0710 	add.w	r7, r7, #16
 8010e0c:	46bd      	mov	sp, r7
 8010e0e:	bd80      	pop	{r7, pc}

08010e10 <dwc_otg_ep_alloc_desc_chain>:
 * This function allocates a DMA Descriptor chain for the Endpoint
 * buffer to be used for a transfer to/from the specified endpoint.
 */
dwc_otg_dev_dma_desc_t *dwc_otg_ep_alloc_desc_chain(dwc_dma_t * dma_desc_addr,
						    uint32_t count)
{
 8010e10:	b580      	push	{r7, lr}
 8010e12:	b082      	sub	sp, #8
 8010e14:	af00      	add	r7, sp, #0
 8010e16:	6078      	str	r0, [r7, #4]
 8010e18:	6039      	str	r1, [r7, #0]

	return DWC_DMA_ALLOC(count * sizeof(dwc_otg_dev_dma_desc_t),
 8010e1a:	683b      	ldr	r3, [r7, #0]
 8010e1c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8010e20:	f04f 0000 	mov.w	r0, #0
 8010e24:	4619      	mov	r1, r3
 8010e26:	687a      	ldr	r2, [r7, #4]
 8010e28:	f7f5 fbd8 	bl	80065dc <__DWC_DMA_ALLOC>
 8010e2c:	4603      	mov	r3, r0
			     dma_desc_addr);
}
 8010e2e:	4618      	mov	r0, r3
 8010e30:	f107 0708 	add.w	r7, r7, #8
 8010e34:	46bd      	mov	sp, r7
 8010e36:	bd80      	pop	{r7, pc}

08010e38 <dwc_otg_ep_free_desc_chain>:
/**
 * This function frees a DMA Descriptor chain that was allocated by ep_alloc_desc.
 */
void dwc_otg_ep_free_desc_chain(dwc_otg_dev_dma_desc_t * desc_addr,
				uint32_t dma_desc_addr, uint32_t count)
{
 8010e38:	b580      	push	{r7, lr}
 8010e3a:	b084      	sub	sp, #16
 8010e3c:	af00      	add	r7, sp, #0
 8010e3e:	60f8      	str	r0, [r7, #12]
 8010e40:	60b9      	str	r1, [r7, #8]
 8010e42:	607a      	str	r2, [r7, #4]
	DWC_DMA_FREE(count * sizeof(dwc_otg_dev_dma_desc_t), desc_addr,
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8010e4a:	f04f 0000 	mov.w	r0, #0
 8010e4e:	4619      	mov	r1, r3
 8010e50:	68fa      	ldr	r2, [r7, #12]
 8010e52:	68bb      	ldr	r3, [r7, #8]
 8010e54:	f7f5 fbe8 	bl	8006628 <__DWC_DMA_FREE>
		     dma_desc_addr);
}
 8010e58:	f107 0710 	add.w	r7, r7, #16
 8010e5c:	46bd      	mov	sp, r7
 8010e5e:	bd80      	pop	{r7, pc}

08010e60 <dwc_otg_pcd_init_ep>:

#endif /* DWC_EN_ISOC */

static void dwc_otg_pcd_init_ep(dwc_otg_pcd_t * pcd, dwc_otg_pcd_ep_t * pcd_ep,
				uint32_t is_in, uint32_t ep_num)
{
 8010e60:	b480      	push	{r7}
 8010e62:	b085      	sub	sp, #20
 8010e64:	af00      	add	r7, sp, #0
 8010e66:	60f8      	str	r0, [r7, #12]
 8010e68:	60b9      	str	r1, [r7, #8]
 8010e6a:	607a      	str	r2, [r7, #4]
 8010e6c:	603b      	str	r3, [r7, #0]
	/* Init EP structure */
	pcd_ep->desc = 0;
 8010e6e:	68bb      	ldr	r3, [r7, #8]
 8010e70:	f04f 0200 	mov.w	r2, #0
 8010e74:	601a      	str	r2, [r3, #0]
	pcd_ep->pcd = pcd;
 8010e76:	68bb      	ldr	r3, [r7, #8]
 8010e78:	68fa      	ldr	r2, [r7, #12]
 8010e7a:	63da      	str	r2, [r3, #60]	; 0x3c
	pcd_ep->stopped = 1;
 8010e7c:	68ba      	ldr	r2, [r7, #8]
 8010e7e:	7b13      	ldrb	r3, [r2, #12]
 8010e80:	f043 0301 	orr.w	r3, r3, #1
 8010e84:	7313      	strb	r3, [r2, #12]
	pcd_ep->queue_sof = 0;
 8010e86:	68ba      	ldr	r2, [r7, #8]
 8010e88:	7b13      	ldrb	r3, [r2, #12]
 8010e8a:	f36f 03c3 	bfc	r3, #3, #1
 8010e8e:	7313      	strb	r3, [r2, #12]

	/* Init DWC ep structure */
	pcd_ep->dwc_ep.is_in = is_in;
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	b2db      	uxtb	r3, r3
 8010e94:	f003 0301 	and.w	r3, r3, #1
 8010e98:	b2d9      	uxtb	r1, r3
 8010e9a:	68ba      	ldr	r2, [r7, #8]
 8010e9c:	7c53      	ldrb	r3, [r2, #17]
 8010e9e:	f361 0300 	bfi	r3, r1, #0, #1
 8010ea2:	7453      	strb	r3, [r2, #17]
	pcd_ep->dwc_ep.num = ep_num;
 8010ea4:	683b      	ldr	r3, [r7, #0]
 8010ea6:	b2da      	uxtb	r2, r3
 8010ea8:	68bb      	ldr	r3, [r7, #8]
 8010eaa:	741a      	strb	r2, [r3, #16]
	pcd_ep->dwc_ep.active = 0;
 8010eac:	68ba      	ldr	r2, [r7, #8]
 8010eae:	7c53      	ldrb	r3, [r2, #17]
 8010eb0:	f36f 0341 	bfc	r3, #1, #1
 8010eb4:	7453      	strb	r3, [r2, #17]
	pcd_ep->dwc_ep.tx_fifo_num = 0;
 8010eb6:	68ba      	ldr	r2, [r7, #8]
 8010eb8:	7c53      	ldrb	r3, [r2, #17]
 8010eba:	f36f 0385 	bfc	r3, #2, #4
 8010ebe:	7453      	strb	r3, [r2, #17]
	/* Control until ep is actvated */
	pcd_ep->dwc_ep.type = DWC_OTG_EP_TYPE_CONTROL;
 8010ec0:	68ba      	ldr	r2, [r7, #8]
 8010ec2:	7c53      	ldrb	r3, [r2, #17]
 8010ec4:	f36f 1387 	bfc	r3, #6, #2
 8010ec8:	7453      	strb	r3, [r2, #17]
	pcd_ep->dwc_ep.maxpacket = MAX_PACKET_SIZE;
 8010eca:	68bb      	ldr	r3, [r7, #8]
 8010ecc:	7c9a      	ldrb	r2, [r3, #18]
 8010ece:	f002 0203 	and.w	r2, r2, #3
 8010ed2:	749a      	strb	r2, [r3, #18]
 8010ed4:	7cda      	ldrb	r2, [r3, #19]
 8010ed6:	f022 021f 	bic.w	r2, r2, #31
 8010eda:	f042 0210 	orr.w	r2, r2, #16
 8010ede:	74da      	strb	r2, [r3, #19]
	pcd_ep->dwc_ep.dma_addr = 0;
 8010ee0:	68bb      	ldr	r3, [r7, #8]
 8010ee2:	f04f 0200 	mov.w	r2, #0
 8010ee6:	619a      	str	r2, [r3, #24]
	pcd_ep->dwc_ep.start_xfer_buff = 0;
 8010ee8:	68bb      	ldr	r3, [r7, #8]
 8010eea:	f04f 0200 	mov.w	r2, #0
 8010eee:	625a      	str	r2, [r3, #36]	; 0x24
	pcd_ep->dwc_ep.xfer_buff = 0;
 8010ef0:	68bb      	ldr	r3, [r7, #8]
 8010ef2:	f04f 0200 	mov.w	r2, #0
 8010ef6:	629a      	str	r2, [r3, #40]	; 0x28
	pcd_ep->dwc_ep.xfer_len = 0;
 8010ef8:	68ba      	ldr	r2, [r7, #8]
 8010efa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8010efc:	f36f 0312 	bfc	r3, #0, #19
 8010f00:	62d3      	str	r3, [r2, #44]	; 0x2c
	pcd_ep->dwc_ep.xfer_count = 0;
 8010f02:	68ba      	ldr	r2, [r7, #8]
 8010f04:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8010f06:	f36f 0312 	bfc	r3, #0, #19
 8010f0a:	6313      	str	r3, [r2, #48]	; 0x30
	pcd_ep->dwc_ep.sent_zlp = 0;
 8010f0c:	68ba      	ldr	r2, [r7, #8]
 8010f0e:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8010f12:	f36f 03c3 	bfc	r3, #3, #1
 8010f16:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
	pcd_ep->dwc_ep.total_len = 0;
 8010f1a:	68bb      	ldr	r3, [r7, #8]
 8010f1c:	f04f 0200 	mov.w	r2, #0
 8010f20:	869a      	strh	r2, [r3, #52]	; 0x34
 8010f22:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8010f26:	f022 0207 	bic.w	r2, r2, #7
 8010f2a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	pcd_ep->dwc_ep.desc_addr = 0;
 8010f2e:	68bb      	ldr	r3, [r7, #8]
 8010f30:	f04f 0200 	mov.w	r2, #0
 8010f34:	621a      	str	r2, [r3, #32]
	pcd_ep->dwc_ep.dma_desc_addr = 0;
 8010f36:	68bb      	ldr	r3, [r7, #8]
 8010f38:	f04f 0200 	mov.w	r2, #0
 8010f3c:	61da      	str	r2, [r3, #28]
	DWC_CIRCLEQ_INIT(&pcd_ep->queue);
 8010f3e:	68bb      	ldr	r3, [r7, #8]
 8010f40:	f103 0204 	add.w	r2, r3, #4
 8010f44:	68bb      	ldr	r3, [r7, #8]
 8010f46:	605a      	str	r2, [r3, #4]
 8010f48:	68bb      	ldr	r3, [r7, #8]
 8010f4a:	f103 0204 	add.w	r2, r3, #4
 8010f4e:	68bb      	ldr	r3, [r7, #8]
 8010f50:	609a      	str	r2, [r3, #8]
}
 8010f52:	f107 0714 	add.w	r7, r7, #20
 8010f56:	46bd      	mov	sp, r7
 8010f58:	bc80      	pop	{r7}
 8010f5a:	4770      	bx	lr

08010f5c <dwc_otg_pcd_reinit>:

/**
 * Initialize ep's
 */
static void dwc_otg_pcd_reinit(dwc_otg_pcd_t * pcd)
{
 8010f5c:	b580      	push	{r7, lr}
 8010f5e:	b08c      	sub	sp, #48	; 0x30
 8010f60:	af00      	add	r7, sp, #0
 8010f62:	6078      	str	r0, [r7, #4]
	int i;
	uint32_t hwcfg1;
	dwc_otg_pcd_ep_t *ep;
	int in_ep_cntr, out_ep_cntr;
	uint32_t num_in_eps = (GET_CORE_IF(pcd))->dev_if->num_in_eps;
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	689b      	ldr	r3, [r3, #8]
 8010f68:	689b      	ldr	r3, [r3, #8]
 8010f6a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010f6e:	61fb      	str	r3, [r7, #28]
	uint32_t num_out_eps = (GET_CORE_IF(pcd))->dev_if->num_out_eps;
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	689b      	ldr	r3, [r3, #8]
 8010f74:	689b      	ldr	r3, [r3, #8]
 8010f76:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8010f7a:	61bb      	str	r3, [r7, #24]

	/**
	 * Initialize the EP0 structure.
	 */
	ep = &pcd->ep0;
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8010f82:	617b      	str	r3, [r7, #20]
	dwc_otg_pcd_init_ep(pcd, ep, 0, 0);
 8010f84:	6878      	ldr	r0, [r7, #4]
 8010f86:	6979      	ldr	r1, [r7, #20]
 8010f88:	f04f 0200 	mov.w	r2, #0
 8010f8c:	f04f 0300 	mov.w	r3, #0
 8010f90:	f7ff ff66 	bl	8010e60 <dwc_otg_pcd_init_ep>

	in_ep_cntr = 0;
 8010f94:	f04f 0300 	mov.w	r3, #0
 8010f98:	627b      	str	r3, [r7, #36]	; 0x24
	hwcfg1 = (GET_CORE_IF(pcd))->hwcfg1.d32 >> 3;
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	689b      	ldr	r3, [r3, #8]
 8010f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010fa0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8010fa4:	62bb      	str	r3, [r7, #40]	; 0x28
	for (i = 1; in_ep_cntr < num_in_eps; i++) {
 8010fa6:	f04f 0301 	mov.w	r3, #1
 8010faa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010fac:	e02d      	b.n	801100a <dwc_otg_pcd_reinit+0xae>
		if ((hwcfg1 & 0x1) == 0) {
 8010fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fb0:	f003 0301 	and.w	r3, r3, #1
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d120      	bne.n	8010ffa <dwc_otg_pcd_reinit+0x9e>
			dwc_otg_pcd_ep_t *ep = &pcd->in_ep[in_ep_cntr];
 8010fb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010fba:	4613      	mov	r3, r2
 8010fbc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8010fc0:	189b      	adds	r3, r3, r2
 8010fc2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010fc6:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8010fca:	687a      	ldr	r2, [r7, #4]
 8010fcc:	18d3      	adds	r3, r2, r3
 8010fce:	613b      	str	r3, [r7, #16]
			in_ep_cntr++;
 8010fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fd2:	f103 0301 	add.w	r3, r3, #1
 8010fd6:	627b      	str	r3, [r7, #36]	; 0x24
			/**
			 * @todo NGS: Add direction to EP, based on contents
			 * of HWCFG1.  Need a copy of HWCFG1 in pcd structure?
			 * sprintf(";r
			 */
			dwc_otg_pcd_init_ep(pcd, ep, 1 /* IN */ , i);
 8010fd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fda:	6878      	ldr	r0, [r7, #4]
 8010fdc:	6939      	ldr	r1, [r7, #16]
 8010fde:	f04f 0201 	mov.w	r2, #1
 8010fe2:	f7ff ff3d 	bl	8010e60 <dwc_otg_pcd_init_ep>

			DWC_CIRCLEQ_INIT(&ep->queue);
 8010fe6:	693b      	ldr	r3, [r7, #16]
 8010fe8:	f103 0204 	add.w	r2, r3, #4
 8010fec:	693b      	ldr	r3, [r7, #16]
 8010fee:	605a      	str	r2, [r3, #4]
 8010ff0:	693b      	ldr	r3, [r7, #16]
 8010ff2:	f103 0204 	add.w	r2, r3, #4
 8010ff6:	693b      	ldr	r3, [r7, #16]
 8010ff8:	609a      	str	r2, [r3, #8]
		}
		hwcfg1 >>= 2;
 8010ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ffc:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8011000:	62bb      	str	r3, [r7, #40]	; 0x28
	ep = &pcd->ep0;
	dwc_otg_pcd_init_ep(pcd, ep, 0, 0);

	in_ep_cntr = 0;
	hwcfg1 = (GET_CORE_IF(pcd))->hwcfg1.d32 >> 3;
	for (i = 1; in_ep_cntr < num_in_eps; i++) {
 8011002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011004:	f103 0301 	add.w	r3, r3, #1
 8011008:	62fb      	str	r3, [r7, #44]	; 0x2c
 801100a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801100c:	69fb      	ldr	r3, [r7, #28]
 801100e:	429a      	cmp	r2, r3
 8011010:	d3cd      	bcc.n	8010fae <dwc_otg_pcd_reinit+0x52>
			DWC_CIRCLEQ_INIT(&ep->queue);
		}
		hwcfg1 >>= 2;
	}

	out_ep_cntr = 0;
 8011012:	f04f 0300 	mov.w	r3, #0
 8011016:	623b      	str	r3, [r7, #32]
	hwcfg1 = (GET_CORE_IF(pcd))->hwcfg1.d32 >> 2;
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	689b      	ldr	r3, [r3, #8]
 801101c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801101e:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8011022:	62bb      	str	r3, [r7, #40]	; 0x28
	for (i = 1; out_ep_cntr < num_out_eps; i++) {
 8011024:	f04f 0301 	mov.w	r3, #1
 8011028:	62fb      	str	r3, [r7, #44]	; 0x2c
 801102a:	e02f      	b.n	801108c <dwc_otg_pcd_reinit+0x130>
		if ((hwcfg1 & 0x1) == 0) {
 801102c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801102e:	f003 0301 	and.w	r3, r3, #1
 8011032:	2b00      	cmp	r3, #0
 8011034:	d122      	bne.n	801107c <dwc_otg_pcd_reinit+0x120>
			dwc_otg_pcd_ep_t *ep = &pcd->out_ep[out_ep_cntr];
 8011036:	6a3a      	ldr	r2, [r7, #32]
 8011038:	4613      	mov	r3, r2
 801103a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 801103e:	189b      	adds	r3, r3, r2
 8011040:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011044:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8011048:	687a      	ldr	r2, [r7, #4]
 801104a:	18d3      	adds	r3, r2, r3
 801104c:	f103 0304 	add.w	r3, r3, #4
 8011050:	60fb      	str	r3, [r7, #12]
			out_ep_cntr++;
 8011052:	6a3b      	ldr	r3, [r7, #32]
 8011054:	f103 0301 	add.w	r3, r3, #1
 8011058:	623b      	str	r3, [r7, #32]
			/**
			 * @todo NGS: Add direction to EP, based on contents
			 * of HWCFG1.  Need a copy of HWCFG1 in pcd structure?
			 * sprintf(";r
			 */
			dwc_otg_pcd_init_ep(pcd, ep, 0 /* OUT */ , i);
 801105a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801105c:	6878      	ldr	r0, [r7, #4]
 801105e:	68f9      	ldr	r1, [r7, #12]
 8011060:	f04f 0200 	mov.w	r2, #0
 8011064:	f7ff fefc 	bl	8010e60 <dwc_otg_pcd_init_ep>
			DWC_CIRCLEQ_INIT(&ep->queue);
 8011068:	68fb      	ldr	r3, [r7, #12]
 801106a:	f103 0204 	add.w	r2, r3, #4
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	605a      	str	r2, [r3, #4]
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	f103 0204 	add.w	r2, r3, #4
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	609a      	str	r2, [r3, #8]
		}
		hwcfg1 >>= 2;
 801107c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801107e:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8011082:	62bb      	str	r3, [r7, #40]	; 0x28
		hwcfg1 >>= 2;
	}

	out_ep_cntr = 0;
	hwcfg1 = (GET_CORE_IF(pcd))->hwcfg1.d32 >> 2;
	for (i = 1; out_ep_cntr < num_out_eps; i++) {
 8011084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011086:	f103 0301 	add.w	r3, r3, #1
 801108a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801108c:	6a3a      	ldr	r2, [r7, #32]
 801108e:	69bb      	ldr	r3, [r7, #24]
 8011090:	429a      	cmp	r2, r3
 8011092:	d3cb      	bcc.n	801102c <dwc_otg_pcd_reinit+0xd0>
			DWC_CIRCLEQ_INIT(&ep->queue);
		}
		hwcfg1 >>= 2;
	}

	pcd->ep0state = EP0_DISCONNECT;
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	f04f 0200 	mov.w	r2, #0
 801109a:	731a      	strb	r2, [r3, #12]
	pcd->ep0.dwc_ep.maxpacket = MAX_EP0_SIZE;
 801109c:	687b      	ldr	r3, [r7, #4]
 801109e:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 80110a2:	f002 0203 	and.w	r2, r2, #3
 80110a6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 80110aa:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 80110ae:	f022 021f 	bic.w	r2, r2, #31
 80110b2:	f042 0201 	orr.w	r2, r2, #1
 80110b6:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	pcd->ep0.dwc_ep.type = DWC_OTG_EP_TYPE_CONTROL;
 80110ba:	687a      	ldr	r2, [r7, #4]
 80110bc:	f892 3035 	ldrb.w	r3, [r2, #53]	; 0x35
 80110c0:	f36f 1387 	bfc	r3, #6, #2
 80110c4:	f882 3035 	strb.w	r3, [r2, #53]	; 0x35
}
 80110c8:	f107 0730 	add.w	r7, r7, #48	; 0x30
 80110cc:	46bd      	mov	sp, r7
 80110ce:	bd80      	pop	{r7, pc}

080110d0 <srp_timeout>:
/**
 * This function is called when the SRP timer expires. The SRP should
 * complete within 6 seconds.
 */
static void srp_timeout(void *ptr)
{
 80110d0:	b580      	push	{r7, lr}
 80110d2:	b086      	sub	sp, #24
 80110d4:	af00      	add	r7, sp, #0
 80110d6:	6078      	str	r0, [r7, #4]
	gotgctl_data_t gotgctl;
	dwc_otg_core_if_t *core_if = (dwc_otg_core_if_t *) ptr;
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	617b      	str	r3, [r7, #20]
	volatile uint32_t *addr = &core_if->core_global_regs->gotgctl;
 80110dc:	697b      	ldr	r3, [r7, #20]
 80110de:	685b      	ldr	r3, [r3, #4]
 80110e0:	613b      	str	r3, [r7, #16]

	gotgctl.d32 = DWC_READ_REG32(addr);
 80110e2:	6938      	ldr	r0, [r7, #16]
 80110e4:	f7f5 fbda 	bl	800689c <DWC_READ_REG32>
 80110e8:	4603      	mov	r3, r0
 80110ea:	60fb      	str	r3, [r7, #12]

	core_if->srp_timer_started = 0;
 80110ec:	697b      	ldr	r3, [r7, #20]
 80110ee:	f04f 0200 	mov.w	r2, #0
 80110f2:	759a      	strb	r2, [r3, #22]

	if ((core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS) &&
 80110f4:	697b      	ldr	r3, [r7, #20]
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d140      	bne.n	8011182 <srp_timeout+0xb2>
	    (core_if->core_params->i2c_enable)) {
 8011100:	697b      	ldr	r3, [r7, #20]
 8011102:	681b      	ldr	r3, [r3, #0]
 8011104:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98

	gotgctl.d32 = DWC_READ_REG32(addr);

	core_if->srp_timer_started = 0;

	if ((core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS) &&
 8011108:	2b00      	cmp	r3, #0
 801110a:	d03a      	beq.n	8011182 <srp_timeout+0xb2>
	    (core_if->core_params->i2c_enable)) {
		DWC_PRINTF("SRP Timeout\n");

		if ((core_if->srp_success) && (gotgctl.b.bsesvld)) {
 801110c:	697b      	ldr	r3, [r7, #20]
 801110e:	7d5b      	ldrb	r3, [r3, #21]
 8011110:	2b00      	cmp	r3, #0
 8011112:	d02c      	beq.n	801116e <srp_timeout+0x9e>
 8011114:	7bbb      	ldrb	r3, [r7, #14]
 8011116:	f003 0308 	and.w	r3, r3, #8
 801111a:	b2db      	uxtb	r3, r3
 801111c:	2b00      	cmp	r3, #0
 801111e:	d026      	beq.n	801116e <srp_timeout+0x9e>
			if (core_if->pcd_cb && core_if->pcd_cb->resume_wakeup) {
 8011120:	697b      	ldr	r3, [r7, #20]
 8011122:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011124:	2b00      	cmp	r3, #0
 8011126:	d00c      	beq.n	8011142 <srp_timeout+0x72>
 8011128:	697b      	ldr	r3, [r7, #20]
 801112a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801112c:	68db      	ldr	r3, [r3, #12]
 801112e:	2b00      	cmp	r3, #0
 8011130:	d007      	beq.n	8011142 <srp_timeout+0x72>
				core_if->pcd_cb->resume_wakeup(core_if->pcd_cb->p);
 8011132:	697b      	ldr	r3, [r7, #20]
 8011134:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011136:	68db      	ldr	r3, [r3, #12]
 8011138:	697a      	ldr	r2, [r7, #20]
 801113a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 801113c:	6992      	ldr	r2, [r2, #24]
 801113e:	4610      	mov	r0, r2
 8011140:	4798      	blx	r3
			}

			/* Clear Session Request */
			gotgctl.d32 = 0;
 8011142:	f04f 0300 	mov.w	r3, #0
 8011146:	60fb      	str	r3, [r7, #12]
			gotgctl.b.sesreq = 1;
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	f043 0302 	orr.w	r3, r3, #2
 801114e:	60fb      	str	r3, [r7, #12]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gotgctl,
 8011150:	697b      	ldr	r3, [r7, #20]
 8011152:	685b      	ldr	r3, [r3, #4]
 8011154:	461a      	mov	r2, r3
 8011156:	68fb      	ldr	r3, [r7, #12]
 8011158:	4610      	mov	r0, r2
 801115a:	4619      	mov	r1, r3
 801115c:	f04f 0200 	mov.w	r2, #0
 8011160:	f7f5 fbb6 	bl	80068d0 <DWC_MODIFY_REG32>
					 gotgctl.d32, 0);

			core_if->srp_success = 0;
 8011164:	697b      	ldr	r3, [r7, #20]
 8011166:	f04f 0200 	mov.w	r2, #0
 801116a:	755a      	strb	r2, [r3, #21]

	if ((core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS) &&
	    (core_if->core_params->i2c_enable)) {
		DWC_PRINTF("SRP Timeout\n");

		if ((core_if->srp_success) && (gotgctl.b.bsesvld)) {
 801116c:	e018      	b.n	80111a0 <srp_timeout+0xd0>
					 gotgctl.d32, 0);

			core_if->srp_success = 0;
		} else {
			__DWC_ERROR("Device not connected/responding\n");
			gotgctl.b.sesreq = 0;
 801116e:	68fb      	ldr	r3, [r7, #12]
 8011170:	f36f 0341 	bfc	r3, #1, #1
 8011174:	60fb      	str	r3, [r7, #12]
			DWC_WRITE_REG32(addr, gotgctl.d32);
 8011176:	68fb      	ldr	r3, [r7, #12]
 8011178:	6938      	ldr	r0, [r7, #16]
 801117a:	4619      	mov	r1, r3
 801117c:	f7f5 fb9a 	bl	80068b4 <DWC_WRITE_REG32>

	if ((core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS) &&
	    (core_if->core_params->i2c_enable)) {
		DWC_PRINTF("SRP Timeout\n");

		if ((core_if->srp_success) && (gotgctl.b.bsesvld)) {
 8011180:	e00e      	b.n	80111a0 <srp_timeout+0xd0>
		} else {
			__DWC_ERROR("Device not connected/responding\n");
			gotgctl.b.sesreq = 0;
			DWC_WRITE_REG32(addr, gotgctl.d32);
		}
	} else if (gotgctl.b.sesreq) {
 8011182:	7b3b      	ldrb	r3, [r7, #12]
 8011184:	f003 0302 	and.w	r3, r3, #2
 8011188:	b2db      	uxtb	r3, r3
 801118a:	2b00      	cmp	r3, #0
 801118c:	d008      	beq.n	80111a0 <srp_timeout+0xd0>
		DWC_PRINTF("SRP Timeout\n");

		__DWC_ERROR("Device not connected/responding\n");
		gotgctl.b.sesreq = 0;
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	f36f 0341 	bfc	r3, #1, #1
 8011194:	60fb      	str	r3, [r7, #12]
		DWC_WRITE_REG32(addr, gotgctl.d32);
 8011196:	68fb      	ldr	r3, [r7, #12]
 8011198:	6938      	ldr	r0, [r7, #16]
 801119a:	4619      	mov	r1, r3
 801119c:	f7f5 fb8a 	bl	80068b4 <DWC_WRITE_REG32>
	} else {
		DWC_PRINTF(" SRP GOTGCTL=%0x\n", gotgctl.d32);
	}

	if (core_if->adp_enable) {
 80111a0:	697b      	ldr	r3, [r7, #20]
 80111a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d040      	beq.n	801122c <srp_timeout+0x15c>
		if (gotgctl.b.bsesvld == 0) {
 80111aa:	7bbb      	ldrb	r3, [r7, #14]
 80111ac:	f003 0308 	and.w	r3, r3, #8
 80111b0:	b2db      	uxtb	r3, r3
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d12c      	bne.n	8011210 <srp_timeout+0x140>
			gpwrdn_data_t gpwrdn = {.d32 = 0 };
 80111b6:	f04f 0300 	mov.w	r3, #0
 80111ba:	60bb      	str	r3, [r7, #8]

			/* Power off the core */
			if (core_if->power_down == 2) {
 80111bc:	697b      	ldr	r3, [r7, #20]
 80111be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80111c2:	2b02      	cmp	r3, #2
 80111c4:	d10e      	bne.n	80111e4 <srp_timeout+0x114>
				gpwrdn.b.pwrdnswtch = 1;
 80111c6:	68bb      	ldr	r3, [r7, #8]
 80111c8:	f043 0320 	orr.w	r3, r3, #32
 80111cc:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 80111ce:	697b      	ldr	r3, [r7, #20]
 80111d0:	685b      	ldr	r3, [r3, #4]
 80111d2:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80111d6:	68bb      	ldr	r3, [r7, #8]
 80111d8:	4610      	mov	r0, r2
 80111da:	4619      	mov	r1, r3
 80111dc:	f04f 0200 	mov.w	r2, #0
 80111e0:	f7f5 fb76 	bl	80068d0 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);
			}

			gpwrdn.d32 = 0;
 80111e4:	f04f 0300 	mov.w	r3, #0
 80111e8:	60bb      	str	r3, [r7, #8]
			gpwrdn.b.pmuactv = 1;
 80111ea:	68bb      	ldr	r3, [r7, #8]
 80111ec:	f043 0302 	orr.w	r3, r3, #2
 80111f0:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80111f2:	697b      	ldr	r3, [r7, #20]
 80111f4:	685b      	ldr	r3, [r3, #4]
 80111f6:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80111fa:	68bb      	ldr	r3, [r7, #8]
 80111fc:	4610      	mov	r0, r2
 80111fe:	f04f 0100 	mov.w	r1, #0
 8011202:	461a      	mov	r2, r3
 8011204:	f7f5 fb64 	bl	80068d0 <DWC_MODIFY_REG32>
						
			dwc_otg_adp_probe_start(core_if);
 8011208:	6978      	ldr	r0, [r7, #20]
 801120a:	f7f6 f88b 	bl	8007324 <dwc_otg_adp_probe_start>
 801120e:	e00d      	b.n	801122c <srp_timeout+0x15c>
		} else {
			core_if->op_state = B_PERIPHERAL;
 8011210:	697b      	ldr	r3, [r7, #20]
 8011212:	f04f 0204 	mov.w	r2, #4
 8011216:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 801121a:	6978      	ldr	r0, [r7, #20]
 801121c:	f7f8 f946 	bl	80094ac <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8011220:	6978      	ldr	r0, [r7, #20]
 8011222:	f7f6 ff09 	bl	8008038 <dwc_otg_enable_global_interrupts>
			cil_pcd_start(core_if);
 8011226:	6978      	ldr	r0, [r7, #20]
 8011228:	f7ff fc5a 	bl	8010ae0 <cil_pcd_start>
		}
	}
}
 801122c:	f107 0718 	add.w	r7, r7, #24
 8011230:	46bd      	mov	sp, r7
 8011232:	bd80      	pop	{r7, pc}

08011234 <start_xfer_tasklet_func>:
 *
 */
extern void start_next_request(dwc_otg_pcd_ep_t * ep);

static void start_xfer_tasklet_func(void *data)
{
 8011234:	b580      	push	{r7, lr}
 8011236:	b086      	sub	sp, #24
 8011238:	af00      	add	r7, sp, #0
 801123a:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) data;
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	613b      	str	r3, [r7, #16]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8011240:	693b      	ldr	r3, [r7, #16]
 8011242:	689b      	ldr	r3, [r3, #8]
 8011244:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_PCDV, "Start xfer tasklet\n");

	diepctl.d32 = DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
#endif
	if (pcd->ep0.queue_sof) {
 8011246:	693b      	ldr	r3, [r7, #16]
 8011248:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801124c:	f003 0308 	and.w	r3, r3, #8
 8011250:	b2db      	uxtb	r3, r3
 8011252:	2b00      	cmp	r3, #0
 8011254:	d00c      	beq.n	8011270 <start_xfer_tasklet_func+0x3c>
		pcd->ep0.queue_sof = 0;
 8011256:	693a      	ldr	r2, [r7, #16]
 8011258:	f892 3030 	ldrb.w	r3, [r2, #48]	; 0x30
 801125c:	f36f 03c3 	bfc	r3, #3, #1
 8011260:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
		start_next_request(&pcd->ep0);
 8011264:	693b      	ldr	r3, [r7, #16]
 8011266:	f103 0324 	add.w	r3, r3, #36	; 0x24
 801126a:	4618      	mov	r0, r3
 801126c:	f001 fd52 	bl	8012d14 <start_next_request>
		// break;
	}

	for (i = 0; i < core_if->dev_if->num_in_eps; i++) {
 8011270:	f04f 0300 	mov.w	r3, #0
 8011274:	617b      	str	r3, [r7, #20]
 8011276:	e031      	b.n	80112dc <start_xfer_tasklet_func+0xa8>
		depctl_data_t diepctl;

		diepctl.d32 =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
#endif
		if (pcd->in_ep[i].queue_sof) {
 8011278:	6939      	ldr	r1, [r7, #16]
 801127a:	697a      	ldr	r2, [r7, #20]
 801127c:	4613      	mov	r3, r2
 801127e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8011282:	189b      	adds	r3, r3, r2
 8011284:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011288:	18cb      	adds	r3, r1, r3
 801128a:	f103 0370 	add.w	r3, r3, #112	; 0x70
 801128e:	791b      	ldrb	r3, [r3, #4]
 8011290:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8011294:	b2db      	uxtb	r3, r3
 8011296:	2b00      	cmp	r3, #0
 8011298:	d01c      	beq.n	80112d4 <start_xfer_tasklet_func+0xa0>
			pcd->in_ep[i].queue_sof = 0;
 801129a:	6939      	ldr	r1, [r7, #16]
 801129c:	697a      	ldr	r2, [r7, #20]
 801129e:	4613      	mov	r3, r2
 80112a0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80112a4:	189b      	adds	r3, r3, r2
 80112a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80112aa:	18cb      	adds	r3, r1, r3
 80112ac:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80112b0:	7913      	ldrb	r3, [r2, #4]
 80112b2:	f36f 03c3 	bfc	r3, #3, #1
 80112b6:	7113      	strb	r3, [r2, #4]
			start_next_request(&pcd->in_ep[i]);
 80112b8:	697a      	ldr	r2, [r7, #20]
 80112ba:	4613      	mov	r3, r2
 80112bc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80112c0:	189b      	adds	r3, r3, r2
 80112c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80112c6:	f103 0368 	add.w	r3, r3, #104	; 0x68
 80112ca:	693a      	ldr	r2, [r7, #16]
 80112cc:	18d3      	adds	r3, r2, r3
 80112ce:	4618      	mov	r0, r3
 80112d0:	f001 fd20 	bl	8012d14 <start_next_request>
		pcd->ep0.queue_sof = 0;
		start_next_request(&pcd->ep0);
		// break;
	}

	for (i = 0; i < core_if->dev_if->num_in_eps; i++) {
 80112d4:	697b      	ldr	r3, [r7, #20]
 80112d6:	f103 0301 	add.w	r3, r3, #1
 80112da:	617b      	str	r3, [r7, #20]
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	689b      	ldr	r3, [r3, #8]
 80112e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80112e4:	461a      	mov	r2, r3
 80112e6:	697b      	ldr	r3, [r7, #20]
 80112e8:	429a      	cmp	r2, r3
 80112ea:	dcc5      	bgt.n	8011278 <start_xfer_tasklet_func+0x44>
			start_next_request(&pcd->in_ep[i]);
			// break;
		}
	}

	return;
 80112ec:	bf00      	nop
}
 80112ee:	f107 0718 	add.w	r7, r7, #24
 80112f2:	46bd      	mov	sp, r7
 80112f4:	bd80      	pop	{r7, pc}
 80112f6:	bf00      	nop

080112f8 <dwc_otg_pcd_init>:
/**
 * This function initialized the PCD portion of the driver.
 *
 */
dwc_otg_pcd_t *dwc_otg_pcd_init(dwc_otg_core_if_t * core_if)
{
 80112f8:	b580      	push	{r7, lr}
 80112fa:	b084      	sub	sp, #16
 80112fc:	af00      	add	r7, sp, #0
 80112fe:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = NULL;
 8011300:	f04f 0300 	mov.w	r3, #0
 8011304:	60fb      	str	r3, [r7, #12]
	dwc_otg_dev_if_t *dev_if;

	/*
	 * Allocate PCD structure
	 */
	pcd = DWC_ALLOC(sizeof(dwc_otg_pcd_t));
 8011306:	f04f 0000 	mov.w	r0, #0
 801130a:	f44f 6186 	mov.w	r1, #1072	; 0x430
 801130e:	f7f5 f997 	bl	8006640 <__DWC_ALLOC>
 8011312:	60f8      	str	r0, [r7, #12]

	if (pcd == NULL) {
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	2b00      	cmp	r3, #0
 8011318:	d102      	bne.n	8011320 <dwc_otg_pcd_init+0x28>
		return NULL;
 801131a:	f04f 0300 	mov.w	r3, #0
 801131e:	e17f      	b.n	8011620 <dwc_otg_pcd_init+0x328>
	}

	pcd->lock = DWC_SPINLOCK_ALLOC();
 8011320:	f7f5 faee 	bl	8006900 <DWC_SPINLOCK_ALLOC>
 8011324:	4602      	mov	r2, r0
 8011326:	68fb      	ldr	r3, [r7, #12]
 8011328:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
	if (!pcd->lock) {
 801132c:	68fb      	ldr	r3, [r7, #12]
 801132e:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8011332:	2b00      	cmp	r3, #0
 8011334:	d107      	bne.n	8011346 <dwc_otg_pcd_init+0x4e>
		DWC_ERROR("Could not allocate lock for pcd");
		DWC_FREE(pcd);
 8011336:	f04f 0000 	mov.w	r0, #0
 801133a:	68f9      	ldr	r1, [r7, #12]
 801133c:	f7f5 f9aa 	bl	8006694 <__DWC_FREE>
		return NULL;
 8011340:	f04f 0300 	mov.w	r3, #0
 8011344:	e16c      	b.n	8011620 <dwc_otg_pcd_init+0x328>
	}
	/* Set core_if's lock pointer to hcd->lock */
	core_if->lock = pcd->lock;
 8011346:	68fb      	ldr	r3, [r7, #12]
 8011348:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	pcd->core_if = core_if;
 8011352:	68fb      	ldr	r3, [r7, #12]
 8011354:	687a      	ldr	r2, [r7, #4]
 8011356:	609a      	str	r2, [r3, #8]

	dev_if = core_if->dev_if;
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	689b      	ldr	r3, [r3, #8]
 801135c:	60bb      	str	r3, [r7, #8]
	}

	/*
	 * Initialized the Core for Device mode.
	 */
	if (dwc_otg_is_device_mode(core_if)) {
 801135e:	6878      	ldr	r0, [r7, #4]
 8011360:	f7fb fdfe 	bl	800cf60 <dwc_otg_is_device_mode>
 8011364:	4603      	mov	r3, r0
 8011366:	2b00      	cmp	r3, #0
 8011368:	d002      	beq.n	8011370 <dwc_otg_pcd_init+0x78>
		dwc_otg_core_dev_init(core_if);
 801136a:	6878      	ldr	r0, [r7, #4]
 801136c:	f7f8 fc7e 	bl	8009c6c <dwc_otg_core_dev_init>
	}

	/*
	 * Register the PCD Callbacks.
	 */
	dwc_otg_cil_register_pcd_callbacks(core_if, &pcd_callbacks, pcd);
 8011370:	6878      	ldr	r0, [r7, #4]
 8011372:	f240 0148 	movw	r1, #72	; 0x48
 8011376:	f2c2 0100 	movt	r1, #8192	; 0x2000
 801137a:	68fa      	ldr	r2, [r7, #12]
 801137c:	f7fb fe26 	bl	800cfcc <dwc_otg_cil_register_pcd_callbacks>

	/*
	 * Initialize the DMA buffer for SETUP packets
	 */
	if (GET_CORE_IF(pcd)->dma_enable) {
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	689b      	ldr	r3, [r3, #8]
 8011384:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8011388:	2b00      	cmp	r3, #0
 801138a:	f000 80e8 	beq.w	801155e <dwc_otg_pcd_init+0x266>
		pcd->setup_pkt =
		    DWC_DMA_ALLOC(sizeof(*pcd->setup_pkt) * 5,
 801138e:	68fb      	ldr	r3, [r7, #12]
 8011390:	f103 0318 	add.w	r3, r3, #24
 8011394:	f04f 0000 	mov.w	r0, #0
 8011398:	f04f 0128 	mov.w	r1, #40	; 0x28
 801139c:	461a      	mov	r2, r3
 801139e:	f7f5 f91d 	bl	80065dc <__DWC_DMA_ALLOC>
 80113a2:	4602      	mov	r2, r0

	/*
	 * Initialize the DMA buffer for SETUP packets
	 */
	if (GET_CORE_IF(pcd)->dma_enable) {
		pcd->setup_pkt =
 80113a4:	68fb      	ldr	r3, [r7, #12]
 80113a6:	615a      	str	r2, [r3, #20]
		    DWC_DMA_ALLOC(sizeof(*pcd->setup_pkt) * 5,
				  &pcd->setup_pkt_dma_handle);
		if (pcd->setup_pkt == NULL) {
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	695b      	ldr	r3, [r3, #20]
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d107      	bne.n	80113c0 <dwc_otg_pcd_init+0xc8>
			DWC_FREE(pcd);
 80113b0:	f04f 0000 	mov.w	r0, #0
 80113b4:	68f9      	ldr	r1, [r7, #12]
 80113b6:	f7f5 f96d 	bl	8006694 <__DWC_FREE>
			return NULL;
 80113ba:	f04f 0300 	mov.w	r3, #0
 80113be:	e12f      	b.n	8011620 <dwc_otg_pcd_init+0x328>
		}

		pcd->status_buf =
		    DWC_DMA_ALLOC(sizeof(uint16_t),
 80113c0:	68fb      	ldr	r3, [r7, #12]
 80113c2:	f103 0320 	add.w	r3, r3, #32
 80113c6:	f04f 0000 	mov.w	r0, #0
 80113ca:	f04f 0102 	mov.w	r1, #2
 80113ce:	461a      	mov	r2, r3
 80113d0:	f7f5 f904 	bl	80065dc <__DWC_DMA_ALLOC>
 80113d4:	4602      	mov	r2, r0
		if (pcd->setup_pkt == NULL) {
			DWC_FREE(pcd);
			return NULL;
		}

		pcd->status_buf =
 80113d6:	68fb      	ldr	r3, [r7, #12]
 80113d8:	61da      	str	r2, [r3, #28]
		    DWC_DMA_ALLOC(sizeof(uint16_t),
				  &pcd->status_buf_dma_handle);
		if (pcd->status_buf == NULL) {
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	69db      	ldr	r3, [r3, #28]
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d111      	bne.n	8011406 <dwc_otg_pcd_init+0x10e>
			DWC_DMA_FREE(sizeof(*pcd->setup_pkt) * 5,
 80113e2:	68fb      	ldr	r3, [r7, #12]
 80113e4:	695a      	ldr	r2, [r3, #20]
 80113e6:	68fb      	ldr	r3, [r7, #12]
 80113e8:	699b      	ldr	r3, [r3, #24]
 80113ea:	f04f 0000 	mov.w	r0, #0
 80113ee:	f04f 0128 	mov.w	r1, #40	; 0x28
 80113f2:	f7f5 f919 	bl	8006628 <__DWC_DMA_FREE>
				     pcd->setup_pkt, pcd->setup_pkt_dma_handle);
			DWC_FREE(pcd);
 80113f6:	f04f 0000 	mov.w	r0, #0
 80113fa:	68f9      	ldr	r1, [r7, #12]
 80113fc:	f7f5 f94a 	bl	8006694 <__DWC_FREE>
			return NULL;
 8011400:	f04f 0300 	mov.w	r3, #0
 8011404:	e10c      	b.n	8011620 <dwc_otg_pcd_init+0x328>
		}

		if (GET_CORE_IF(pcd)->dma_desc_enable) {
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	689b      	ldr	r3, [r3, #8]
 801140a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 801140e:	2b00      	cmp	r3, #0
 8011410:	f000 80d6 	beq.w	80115c0 <dwc_otg_pcd_init+0x2c8>
			dev_if->setup_desc_addr[0] =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
 8011414:	68bb      	ldr	r3, [r7, #8]
 8011416:	f103 0390 	add.w	r3, r3, #144	; 0x90
 801141a:	4618      	mov	r0, r3
 801141c:	f04f 0101 	mov.w	r1, #1
 8011420:	f7ff fcf6 	bl	8010e10 <dwc_otg_ep_alloc_desc_chain>
 8011424:	4602      	mov	r2, r0
			DWC_FREE(pcd);
			return NULL;
		}

		if (GET_CORE_IF(pcd)->dma_desc_enable) {
			dev_if->setup_desc_addr[0] =
 8011426:	68bb      	ldr	r3, [r7, #8]
 8011428:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_setup_desc_addr[0],
							1);
			dev_if->setup_desc_addr[1] =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
 801142c:	68bb      	ldr	r3, [r7, #8]
 801142e:	f103 0394 	add.w	r3, r3, #148	; 0x94
 8011432:	4618      	mov	r0, r3
 8011434:	f04f 0101 	mov.w	r1, #1
 8011438:	f7ff fcea 	bl	8010e10 <dwc_otg_ep_alloc_desc_chain>
 801143c:	4602      	mov	r2, r0
		if (GET_CORE_IF(pcd)->dma_desc_enable) {
			dev_if->setup_desc_addr[0] =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_setup_desc_addr[0],
							1);
			dev_if->setup_desc_addr[1] =
 801143e:	68bb      	ldr	r3, [r7, #8]
 8011440:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_setup_desc_addr[1],
							1);
			dev_if->in_desc_addr =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
 8011444:	68bb      	ldr	r3, [r7, #8]
 8011446:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 801144a:	4618      	mov	r0, r3
 801144c:	f04f 0101 	mov.w	r1, #1
 8011450:	f7ff fcde 	bl	8010e10 <dwc_otg_ep_alloc_desc_chain>
 8011454:	4602      	mov	r2, r0
							1);
			dev_if->setup_desc_addr[1] =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_setup_desc_addr[1],
							1);
			dev_if->in_desc_addr =
 8011456:	68bb      	ldr	r3, [r7, #8]
 8011458:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_in_desc_addr, 1);
			dev_if->out_desc_addr =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
 801145c:	68bb      	ldr	r3, [r7, #8]
 801145e:	f103 03b0 	add.w	r3, r3, #176	; 0xb0
 8011462:	4618      	mov	r0, r3
 8011464:	f04f 0101 	mov.w	r1, #1
 8011468:	f7ff fcd2 	bl	8010e10 <dwc_otg_ep_alloc_desc_chain>
 801146c:	4602      	mov	r2, r0
							dma_setup_desc_addr[1],
							1);
			dev_if->in_desc_addr =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_in_desc_addr, 1);
			dev_if->out_desc_addr =
 801146e:	68bb      	ldr	r3, [r7, #8]
 8011470:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_out_desc_addr, 1);

			if (dev_if->setup_desc_addr[0] == 0
 8011474:	68bb      	ldr	r3, [r7, #8]
 8011476:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 801147a:	2b00      	cmp	r3, #0
 801147c:	d00f      	beq.n	801149e <dwc_otg_pcd_init+0x1a6>
			    || dev_if->setup_desc_addr[1] == 0
 801147e:	68bb      	ldr	r3, [r7, #8]
 8011480:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8011484:	2b00      	cmp	r3, #0
 8011486:	d00a      	beq.n	801149e <dwc_otg_pcd_init+0x1a6>
			    || dev_if->in_desc_addr == 0
 8011488:	68bb      	ldr	r3, [r7, #8]
 801148a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 801148e:	2b00      	cmp	r3, #0
 8011490:	d005      	beq.n	801149e <dwc_otg_pcd_init+0x1a6>
			    || dev_if->out_desc_addr == 0) {
 8011492:	68bb      	ldr	r3, [r7, #8]
 8011494:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8011498:	2b00      	cmp	r3, #0
 801149a:	f040 8091 	bne.w	80115c0 <dwc_otg_pcd_init+0x2c8>

				if (dev_if->out_desc_addr)
 801149e:	68bb      	ldr	r3, [r7, #8]
 80114a0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d00b      	beq.n	80114c0 <dwc_otg_pcd_init+0x1c8>
					dwc_otg_ep_free_desc_chain(dev_if->
 80114a8:	68bb      	ldr	r3, [r7, #8]
 80114aa:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
								   out_desc_addr,
								   dev_if->
 80114ae:	68bb      	ldr	r3, [r7, #8]
			    || dev_if->setup_desc_addr[1] == 0
			    || dev_if->in_desc_addr == 0
			    || dev_if->out_desc_addr == 0) {

				if (dev_if->out_desc_addr)
					dwc_otg_ep_free_desc_chain(dev_if->
 80114b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80114b4:	4610      	mov	r0, r2
 80114b6:	4619      	mov	r1, r3
 80114b8:	f04f 0201 	mov.w	r2, #1
 80114bc:	f7ff fcbc 	bl	8010e38 <dwc_otg_ep_free_desc_chain>
								   out_desc_addr,
								   dev_if->
								   dma_out_desc_addr,
								   1);
				if (dev_if->in_desc_addr)
 80114c0:	68bb      	ldr	r3, [r7, #8]
 80114c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d00b      	beq.n	80114e2 <dwc_otg_pcd_init+0x1ea>
					dwc_otg_ep_free_desc_chain(dev_if->
 80114ca:	68bb      	ldr	r3, [r7, #8]
 80114cc:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
								   in_desc_addr,
								   dev_if->
 80114d0:	68bb      	ldr	r3, [r7, #8]
								   out_desc_addr,
								   dev_if->
								   dma_out_desc_addr,
								   1);
				if (dev_if->in_desc_addr)
					dwc_otg_ep_free_desc_chain(dev_if->
 80114d2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80114d6:	4610      	mov	r0, r2
 80114d8:	4619      	mov	r1, r3
 80114da:	f04f 0201 	mov.w	r2, #1
 80114de:	f7ff fcab 	bl	8010e38 <dwc_otg_ep_free_desc_chain>
								   in_desc_addr,
								   dev_if->
								   dma_in_desc_addr,
								   1);
				if (dev_if->setup_desc_addr[1])
 80114e2:	68bb      	ldr	r3, [r7, #8]
 80114e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d00b      	beq.n	8011504 <dwc_otg_pcd_init+0x20c>
					dwc_otg_ep_free_desc_chain(dev_if->
 80114ec:	68bb      	ldr	r3, [r7, #8]
 80114ee:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
								   setup_desc_addr
								   [1],
								   dev_if->
 80114f2:	68bb      	ldr	r3, [r7, #8]
								   in_desc_addr,
								   dev_if->
								   dma_in_desc_addr,
								   1);
				if (dev_if->setup_desc_addr[1])
					dwc_otg_ep_free_desc_chain(dev_if->
 80114f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80114f8:	4610      	mov	r0, r2
 80114fa:	4619      	mov	r1, r3
 80114fc:	f04f 0201 	mov.w	r2, #1
 8011500:	f7ff fc9a 	bl	8010e38 <dwc_otg_ep_free_desc_chain>
								   setup_desc_addr
								   [1],
								   dev_if->
								   dma_setup_desc_addr
								   [1], 1);
				if (dev_if->setup_desc_addr[0])
 8011504:	68bb      	ldr	r3, [r7, #8]
 8011506:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 801150a:	2b00      	cmp	r3, #0
 801150c:	d00b      	beq.n	8011526 <dwc_otg_pcd_init+0x22e>
					dwc_otg_ep_free_desc_chain(dev_if->
 801150e:	68bb      	ldr	r3, [r7, #8]
 8011510:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
								   setup_desc_addr
								   [0],
								   dev_if->
 8011514:	68bb      	ldr	r3, [r7, #8]
								   [1],
								   dev_if->
								   dma_setup_desc_addr
								   [1], 1);
				if (dev_if->setup_desc_addr[0])
					dwc_otg_ep_free_desc_chain(dev_if->
 8011516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801151a:	4610      	mov	r0, r2
 801151c:	4619      	mov	r1, r3
 801151e:	f04f 0201 	mov.w	r2, #1
 8011522:	f7ff fc89 	bl	8010e38 <dwc_otg_ep_free_desc_chain>
								   [0],
								   dev_if->
								   dma_setup_desc_addr
								   [0], 1);

				DWC_DMA_FREE(sizeof(*pcd->setup_pkt) * 5,
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	695a      	ldr	r2, [r3, #20]
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	699b      	ldr	r3, [r3, #24]
 801152e:	f04f 0000 	mov.w	r0, #0
 8011532:	f04f 0128 	mov.w	r1, #40	; 0x28
 8011536:	f7f5 f877 	bl	8006628 <__DWC_DMA_FREE>
					     pcd->setup_pkt,
					     pcd->setup_pkt_dma_handle);
				DWC_DMA_FREE(sizeof(*pcd->status_buf),
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	69da      	ldr	r2, [r3, #28]
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	6a1b      	ldr	r3, [r3, #32]
 8011542:	f04f 0000 	mov.w	r0, #0
 8011546:	f04f 0102 	mov.w	r1, #2
 801154a:	f7f5 f86d 	bl	8006628 <__DWC_DMA_FREE>
					     pcd->status_buf,
					     pcd->status_buf_dma_handle);

				DWC_FREE(pcd);
 801154e:	f04f 0000 	mov.w	r0, #0
 8011552:	68f9      	ldr	r1, [r7, #12]
 8011554:	f7f5 f89e 	bl	8006694 <__DWC_FREE>

				return NULL;
 8011558:	f04f 0300 	mov.w	r3, #0
 801155c:	e060      	b.n	8011620 <dwc_otg_pcd_init+0x328>
			}
		}
	} else {
		pcd->setup_pkt = DWC_ALLOC(sizeof(*pcd->setup_pkt) * 5);
 801155e:	f04f 0000 	mov.w	r0, #0
 8011562:	f04f 0128 	mov.w	r1, #40	; 0x28
 8011566:	f7f5 f86b 	bl	8006640 <__DWC_ALLOC>
 801156a:	4602      	mov	r2, r0
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	615a      	str	r2, [r3, #20]
		if (pcd->setup_pkt == NULL) {
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	695b      	ldr	r3, [r3, #20]
 8011574:	2b00      	cmp	r3, #0
 8011576:	d107      	bne.n	8011588 <dwc_otg_pcd_init+0x290>
			DWC_FREE(pcd);
 8011578:	f04f 0000 	mov.w	r0, #0
 801157c:	68f9      	ldr	r1, [r7, #12]
 801157e:	f7f5 f889 	bl	8006694 <__DWC_FREE>
			return NULL;
 8011582:	f04f 0300 	mov.w	r3, #0
 8011586:	e04b      	b.n	8011620 <dwc_otg_pcd_init+0x328>
		}

		pcd->status_buf = DWC_ALLOC(sizeof(uint16_t));
 8011588:	f04f 0000 	mov.w	r0, #0
 801158c:	f04f 0102 	mov.w	r1, #2
 8011590:	f7f5 f856 	bl	8006640 <__DWC_ALLOC>
 8011594:	4602      	mov	r2, r0
 8011596:	68fb      	ldr	r3, [r7, #12]
 8011598:	61da      	str	r2, [r3, #28]
		if (pcd->status_buf == NULL) {
 801159a:	68fb      	ldr	r3, [r7, #12]
 801159c:	69db      	ldr	r3, [r3, #28]
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d10e      	bne.n	80115c0 <dwc_otg_pcd_init+0x2c8>
			DWC_FREE(pcd->setup_pkt);
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	695b      	ldr	r3, [r3, #20]
 80115a6:	f04f 0000 	mov.w	r0, #0
 80115aa:	4619      	mov	r1, r3
 80115ac:	f7f5 f872 	bl	8006694 <__DWC_FREE>
			DWC_FREE(pcd);
 80115b0:	f04f 0000 	mov.w	r0, #0
 80115b4:	68f9      	ldr	r1, [r7, #12]
 80115b6:	f7f5 f86d 	bl	8006694 <__DWC_FREE>
			return NULL;
 80115ba:	f04f 0300 	mov.w	r3, #0
 80115be:	e02f      	b.n	8011620 <dwc_otg_pcd_init+0x328>
		}
	}

	dwc_otg_pcd_reinit(pcd);
 80115c0:	68f8      	ldr	r0, [r7, #12]
 80115c2:	f7ff fccb 	bl	8010f5c <dwc_otg_pcd_reinit>
		goto fail;
	}
#endif

	/* Initialize tasklets */
	pcd->start_xfer_tasklet = DWC_TASK_ALLOC("xfer_tasklet",
 80115c6:	f647 6060 	movw	r0, #32352	; 0x7e60
 80115ca:	f6c0 0002 	movt	r0, #2050	; 0x802
 80115ce:	f241 2135 	movw	r1, #4661	; 0x1235
 80115d2:	f6c0 0101 	movt	r1, #2049	; 0x801
 80115d6:	68fa      	ldr	r2, [r7, #12]
 80115d8:	f7f5 faf8 	bl	8006bcc <DWC_TASK_ALLOC>
 80115dc:	4602      	mov	r2, r0
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
						 start_xfer_tasklet_func, pcd);
	pcd->test_mode_tasklet = DWC_TASK_ALLOC("test_mode_tasklet",
 80115e4:	f647 6070 	movw	r0, #32368	; 0x7e70
 80115e8:	f6c0 0002 	movt	r0, #2050	; 0x802
 80115ec:	f244 0105 	movw	r1, #16389	; 0x4005
 80115f0:	f6c0 0101 	movt	r1, #2049	; 0x801
 80115f4:	68fa      	ldr	r2, [r7, #12]
 80115f6:	f7f5 fae9 	bl	8006bcc <DWC_TASK_ALLOC>
 80115fa:	4602      	mov	r2, r0
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
						do_test_mode, pcd);

	/* Initialize SRP timer */
	core_if->srp_timer = DWC_TIMER_ALLOC("SRP TIMER", srp_timeout, core_if);
 8011602:	f647 6084 	movw	r0, #32388	; 0x7e84
 8011606:	f6c0 0002 	movt	r0, #2050	; 0x802
 801160a:	f241 01d1 	movw	r1, #4305	; 0x10d1
 801160e:	f6c0 0101 	movt	r1, #2049	; 0x801
 8011612:	687a      	ldr	r2, [r7, #4]
 8011614:	f7f5 fa30 	bl	8006a78 <DWC_TIMER_ALLOC>
 8011618:	4602      	mov	r2, r0
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	619a      	str	r2, [r3, #24]

	return pcd;
 801161e:	68fb      	ldr	r3, [r7, #12]
#endif
	if (pcd)
		DWC_FREE(pcd);
	return NULL;

}
 8011620:	4618      	mov	r0, r3
 8011622:	f107 0710 	add.w	r7, r7, #16
 8011626:	46bd      	mov	sp, r7
 8011628:	bd80      	pop	{r7, pc}
 801162a:	bf00      	nop

0801162c <dwc_otg_pcd_remove>:

/**
 * Remove PCD specific data
 */
void dwc_otg_pcd_remove(dwc_otg_pcd_t * pcd)
{
 801162c:	b580      	push	{r7, lr}
 801162e:	b084      	sub	sp, #16
 8011630:	af00      	add	r7, sp, #0
 8011632:	6078      	str	r0, [r7, #4]
	dwc_otg_dev_if_t *dev_if = GET_CORE_IF(pcd)->dev_if;
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	689b      	ldr	r3, [r3, #8]
 8011638:	689b      	ldr	r3, [r3, #8]
 801163a:	60fb      	str	r3, [r7, #12]

	if (GET_CORE_IF(pcd)->dma_enable) {
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	689b      	ldr	r3, [r3, #8]
 8011640:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8011644:	2b00      	cmp	r3, #0
 8011646:	d04a      	beq.n	80116de <dwc_otg_pcd_remove+0xb2>
		DWC_DMA_FREE(sizeof(*pcd->setup_pkt) * 5, pcd->setup_pkt,
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	695a      	ldr	r2, [r3, #20]
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	699b      	ldr	r3, [r3, #24]
 8011650:	f04f 0000 	mov.w	r0, #0
 8011654:	f04f 0128 	mov.w	r1, #40	; 0x28
 8011658:	f7f4 ffe6 	bl	8006628 <__DWC_DMA_FREE>
			     pcd->setup_pkt_dma_handle);
		DWC_DMA_FREE(sizeof(uint16_t), pcd->status_buf,
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	69da      	ldr	r2, [r3, #28]
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	6a1b      	ldr	r3, [r3, #32]
 8011664:	f04f 0000 	mov.w	r0, #0
 8011668:	f04f 0102 	mov.w	r1, #2
 801166c:	f7f4 ffdc 	bl	8006628 <__DWC_DMA_FREE>
			     pcd->status_buf_dma_handle);
		if (GET_CORE_IF(pcd)->dma_desc_enable) {
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	689b      	ldr	r3, [r3, #8]
 8011674:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8011678:	2b00      	cmp	r3, #0
 801167a:	d03e      	beq.n	80116fa <dwc_otg_pcd_remove+0xce>
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[0],
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
						   dev_if->dma_setup_desc_addr
 8011682:	68fb      	ldr	r3, [r7, #12]
		DWC_DMA_FREE(sizeof(*pcd->setup_pkt) * 5, pcd->setup_pkt,
			     pcd->setup_pkt_dma_handle);
		DWC_DMA_FREE(sizeof(uint16_t), pcd->status_buf,
			     pcd->status_buf_dma_handle);
		if (GET_CORE_IF(pcd)->dma_desc_enable) {
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[0],
 8011684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011688:	4610      	mov	r0, r2
 801168a:	4619      	mov	r1, r3
 801168c:	f04f 0201 	mov.w	r2, #1
 8011690:	f7ff fbd2 	bl	8010e38 <dwc_otg_ep_free_desc_chain>
						   dev_if->dma_setup_desc_addr
						   [0], 1);
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[1],
 8011694:	68fb      	ldr	r3, [r7, #12]
 8011696:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
						   dev_if->dma_setup_desc_addr
 801169a:	68fb      	ldr	r3, [r7, #12]
			     pcd->status_buf_dma_handle);
		if (GET_CORE_IF(pcd)->dma_desc_enable) {
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[0],
						   dev_if->dma_setup_desc_addr
						   [0], 1);
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[1],
 801169c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80116a0:	4610      	mov	r0, r2
 80116a2:	4619      	mov	r1, r3
 80116a4:	f04f 0201 	mov.w	r2, #1
 80116a8:	f7ff fbc6 	bl	8010e38 <dwc_otg_ep_free_desc_chain>
						   dev_if->dma_setup_desc_addr
						   [1], 1);
			dwc_otg_ep_free_desc_chain(dev_if->in_desc_addr,
 80116ac:	68fb      	ldr	r3, [r7, #12]
 80116ae:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
						   dev_if->dma_in_desc_addr, 1);
 80116b2:	68fb      	ldr	r3, [r7, #12]
						   dev_if->dma_setup_desc_addr
						   [0], 1);
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[1],
						   dev_if->dma_setup_desc_addr
						   [1], 1);
			dwc_otg_ep_free_desc_chain(dev_if->in_desc_addr,
 80116b4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80116b8:	4610      	mov	r0, r2
 80116ba:	4619      	mov	r1, r3
 80116bc:	f04f 0201 	mov.w	r2, #1
 80116c0:	f7ff fbba 	bl	8010e38 <dwc_otg_ep_free_desc_chain>
						   dev_if->dma_in_desc_addr, 1);
			dwc_otg_ep_free_desc_chain(dev_if->out_desc_addr,
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
						   dev_if->dma_out_desc_addr,
 80116ca:	68fb      	ldr	r3, [r7, #12]
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[1],
						   dev_if->dma_setup_desc_addr
						   [1], 1);
			dwc_otg_ep_free_desc_chain(dev_if->in_desc_addr,
						   dev_if->dma_in_desc_addr, 1);
			dwc_otg_ep_free_desc_chain(dev_if->out_desc_addr,
 80116cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80116d0:	4610      	mov	r0, r2
 80116d2:	4619      	mov	r1, r3
 80116d4:	f04f 0201 	mov.w	r2, #1
 80116d8:	f7ff fbae 	bl	8010e38 <dwc_otg_ep_free_desc_chain>
 80116dc:	e00d      	b.n	80116fa <dwc_otg_pcd_remove+0xce>
						   dev_if->dma_out_desc_addr,
						   1);
		}
	} else {
		DWC_FREE(pcd->setup_pkt);
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	695b      	ldr	r3, [r3, #20]
 80116e2:	f04f 0000 	mov.w	r0, #0
 80116e6:	4619      	mov	r1, r3
 80116e8:	f7f4 ffd4 	bl	8006694 <__DWC_FREE>
		DWC_FREE(pcd->status_buf);
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	69db      	ldr	r3, [r3, #28]
 80116f0:	f04f 0000 	mov.w	r0, #0
 80116f4:	4619      	mov	r1, r3
 80116f6:	f7f4 ffcd 	bl	8006694 <__DWC_FREE>
	}
	DWC_SPINLOCK_FREE(pcd->lock);
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8011700:	4618      	mov	r0, r3
 8011702:	f7f5 f905 	bl	8006910 <DWC_SPINLOCK_FREE>
	/* Set core_if's lock pointer to NULL */
	pcd->core_if->lock = NULL;
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	689b      	ldr	r3, [r3, #8]
 801170a:	f04f 0200 	mov.w	r2, #0
 801170e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

	DWC_TASK_FREE(pcd->start_xfer_tasklet);
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	f8d3 3428 	ldr.w	r3, [r3, #1064]	; 0x428
 8011718:	4618      	mov	r0, r3
 801171a:	f7f5 fa73 	bl	8006c04 <DWC_TASK_FREE>
	DWC_TASK_FREE(pcd->test_mode_tasklet);
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 8011724:	4618      	mov	r0, r3
 8011726:	f7f5 fa6d 	bl	8006c04 <DWC_TASK_FREE>
	if (pcd->cfi->ops.release) {
		pcd->cfi->ops.release(pcd->cfi);
	}
#endif

	DWC_FREE(pcd);
 801172a:	f04f 0000 	mov.w	r0, #0
 801172e:	6879      	ldr	r1, [r7, #4]
 8011730:	f7f4 ffb0 	bl	8006694 <__DWC_FREE>
}
 8011734:	f107 0710 	add.w	r7, r7, #16
 8011738:	46bd      	mov	sp, r7
 801173a:	bd80      	pop	{r7, pc}

0801173c <dwc_otg_pcd_is_dualspeed>:

/**
 * Returns whether registered pcd is dual speed or not
 */
uint32_t dwc_otg_pcd_is_dualspeed(dwc_otg_pcd_t * pcd)
{
 801173c:	b480      	push	{r7}
 801173e:	b085      	sub	sp, #20
 8011740:	af00      	add	r7, sp, #0
 8011742:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	689b      	ldr	r3, [r3, #8]
 8011748:	60fb      	str	r3, [r7, #12]

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) ||
 801174a:	68fb      	ldr	r3, [r7, #12]
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	695b      	ldr	r3, [r3, #20]
 8011750:	2b01      	cmp	r3, #1
 8011752:	d015      	beq.n	8011780 <dwc_otg_pcd_is_dualspeed+0x44>
	    ((core_if->hwcfg2.b.hs_phy_type == 2) &&
 8011754:	68fb      	ldr	r3, [r7, #12]
 8011756:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801175a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 801175e:	b2db      	uxtb	r3, r3
 */
uint32_t dwc_otg_pcd_is_dualspeed(dwc_otg_pcd_t * pcd)
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) ||
 8011760:	2b80      	cmp	r3, #128	; 0x80
 8011762:	d110      	bne.n	8011786 <dwc_otg_pcd_is_dualspeed+0x4a>
	    ((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801176a:	f003 0303 	and.w	r3, r3, #3
 801176e:	b2db      	uxtb	r3, r3
uint32_t dwc_otg_pcd_is_dualspeed(dwc_otg_pcd_t * pcd)
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) ||
	    ((core_if->hwcfg2.b.hs_phy_type == 2) &&
 8011770:	2b01      	cmp	r3, #1
 8011772:	d108      	bne.n	8011786 <dwc_otg_pcd_is_dualspeed+0x4a>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls))) {
 8011774:	68fb      	ldr	r3, [r7, #12]
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) ||
	    ((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 801177c:	2b00      	cmp	r3, #0
 801177e:	d002      	beq.n	8011786 <dwc_otg_pcd_is_dualspeed+0x4a>
	     (core_if->core_params->ulpi_fs_ls))) {
		return 0;
 8011780:	f04f 0300 	mov.w	r3, #0
 8011784:	e001      	b.n	801178a <dwc_otg_pcd_is_dualspeed+0x4e>
	}

	return 1;
 8011786:	f04f 0301 	mov.w	r3, #1
}
 801178a:	4618      	mov	r0, r3
 801178c:	f107 0714 	add.w	r7, r7, #20
 8011790:	46bd      	mov	sp, r7
 8011792:	bc80      	pop	{r7}
 8011794:	4770      	bx	lr
 8011796:	bf00      	nop

08011798 <dwc_otg_pcd_is_otg>:

/**
 * Returns whether registered pcd is OTG capable or not
 */
uint32_t dwc_otg_pcd_is_otg(dwc_otg_pcd_t * pcd)
{
 8011798:	b580      	push	{r7, lr}
 801179a:	b084      	sub	sp, #16
 801179c:	af00      	add	r7, sp, #0
 801179e:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	689b      	ldr	r3, [r3, #8]
 80117a4:	60fb      	str	r3, [r7, #12]
	gusbcfg_data_t usbcfg = {.d32 = 0 };
 80117a6:	f04f 0300 	mov.w	r3, #0
 80117aa:	60bb      	str	r3, [r7, #8]

	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 80117ac:	68fb      	ldr	r3, [r7, #12]
 80117ae:	685b      	ldr	r3, [r3, #4]
 80117b0:	f103 030c 	add.w	r3, r3, #12
 80117b4:	4618      	mov	r0, r3
 80117b6:	f7f5 f871 	bl	800689c <DWC_READ_REG32>
 80117ba:	4603      	mov	r3, r0
 80117bc:	60bb      	str	r3, [r7, #8]
	if (!usbcfg.b.srpcap || !usbcfg.b.hnpcap) {
 80117be:	7a7b      	ldrb	r3, [r7, #9]
 80117c0:	f003 0301 	and.w	r3, r3, #1
 80117c4:	b2db      	uxtb	r3, r3
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d005      	beq.n	80117d6 <dwc_otg_pcd_is_otg+0x3e>
 80117ca:	7a7b      	ldrb	r3, [r7, #9]
 80117cc:	f003 0302 	and.w	r3, r3, #2
 80117d0:	b2db      	uxtb	r3, r3
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d102      	bne.n	80117dc <dwc_otg_pcd_is_otg+0x44>
		return 0;
 80117d6:	f04f 0300 	mov.w	r3, #0
 80117da:	e001      	b.n	80117e0 <dwc_otg_pcd_is_otg+0x48>
	}

	return 1;
 80117dc:	f04f 0301 	mov.w	r3, #1
}
 80117e0:	4618      	mov	r0, r3
 80117e2:	f107 0710 	add.w	r7, r7, #16
 80117e6:	46bd      	mov	sp, r7
 80117e8:	bd80      	pop	{r7, pc}
 80117ea:	bf00      	nop

080117ec <assign_tx_fifo>:
/**
 * This function assigns periodic Tx FIFO to an periodic EP
 * in shared Tx FIFO mode
 */
static uint32_t assign_tx_fifo(dwc_otg_core_if_t * core_if)
{
 80117ec:	b480      	push	{r7}
 80117ee:	b085      	sub	sp, #20
 80117f0:	af00      	add	r7, sp, #0
 80117f2:	6078      	str	r0, [r7, #4]
	uint32_t TxMsk = 1;
 80117f4:	f04f 0301 	mov.w	r3, #1
 80117f8:	60fb      	str	r3, [r7, #12]
	int i;

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; ++i) {
 80117fa:	f04f 0300 	mov.w	r3, #0
 80117fe:	60bb      	str	r3, [r7, #8]
 8011800:	e017      	b.n	8011832 <assign_tx_fifo+0x46>
		if ((TxMsk & core_if->tx_msk) == 0) {
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	4013      	ands	r3, r2
 801180a:	2b00      	cmp	r3, #0
 801180c:	d109      	bne.n	8011822 <assign_tx_fifo+0x36>
			core_if->tx_msk |= TxMsk;
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8011812:	68fb      	ldr	r3, [r7, #12]
 8011814:	431a      	orrs	r2, r3
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	675a      	str	r2, [r3, #116]	; 0x74
			return i + 1;
 801181a:	68bb      	ldr	r3, [r7, #8]
 801181c:	f103 0301 	add.w	r3, r3, #1
 8011820:	e013      	b.n	801184a <assign_tx_fifo+0x5e>
		}
		TxMsk <<= 1;
 8011822:	68fb      	ldr	r3, [r7, #12]
 8011824:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011828:	60fb      	str	r3, [r7, #12]
static uint32_t assign_tx_fifo(dwc_otg_core_if_t * core_if)
{
	uint32_t TxMsk = 1;
	int i;

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; ++i) {
 801182a:	68bb      	ldr	r3, [r7, #8]
 801182c:	f103 0301 	add.w	r3, r3, #1
 8011830:	60bb      	str	r3, [r7, #8]
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 8011838:	f3c3 0383 	ubfx	r3, r3, #2, #4
 801183c:	b2db      	uxtb	r3, r3
 801183e:	461a      	mov	r2, r3
 8011840:	68bb      	ldr	r3, [r7, #8]
 8011842:	429a      	cmp	r2, r3
 8011844:	dcdd      	bgt.n	8011802 <assign_tx_fifo+0x16>
			core_if->tx_msk |= TxMsk;
			return i + 1;
		}
		TxMsk <<= 1;
	}
	return 0;
 8011846:	f04f 0300 	mov.w	r3, #0
}
 801184a:	4618      	mov	r0, r3
 801184c:	f107 0714 	add.w	r7, r7, #20
 8011850:	46bd      	mov	sp, r7
 8011852:	bc80      	pop	{r7}
 8011854:	4770      	bx	lr
 8011856:	bf00      	nop

08011858 <assign_perio_tx_fifo>:
/**
 * This function assigns periodic Tx FIFO to an periodic EP
 * in shared Tx FIFO mode
 */
static uint32_t assign_perio_tx_fifo(dwc_otg_core_if_t * core_if)
{
 8011858:	b480      	push	{r7}
 801185a:	b085      	sub	sp, #20
 801185c:	af00      	add	r7, sp, #0
 801185e:	6078      	str	r0, [r7, #4]
	uint32_t PerTxMsk = 1;
 8011860:	f04f 0301 	mov.w	r3, #1
 8011864:	60fb      	str	r3, [r7, #12]
	int i;
	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; ++i) {
 8011866:	f04f 0300 	mov.w	r3, #0
 801186a:	60bb      	str	r3, [r7, #8]
 801186c:	e017      	b.n	801189e <assign_perio_tx_fifo+0x46>
		if ((PerTxMsk & core_if->p_tx_msk) == 0) {
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8011872:	68fb      	ldr	r3, [r7, #12]
 8011874:	4013      	ands	r3, r2
 8011876:	2b00      	cmp	r3, #0
 8011878:	d109      	bne.n	801188e <assign_perio_tx_fifo+0x36>
			core_if->p_tx_msk |= PerTxMsk;
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801187e:	68fb      	ldr	r3, [r7, #12]
 8011880:	431a      	orrs	r2, r3
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	671a      	str	r2, [r3, #112]	; 0x70
			return i + 1;
 8011886:	68bb      	ldr	r3, [r7, #8]
 8011888:	f103 0301 	add.w	r3, r3, #1
 801188c:	e013      	b.n	80118b6 <assign_perio_tx_fifo+0x5e>
		}
		PerTxMsk <<= 1;
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011894:	60fb      	str	r3, [r7, #12]
 */
static uint32_t assign_perio_tx_fifo(dwc_otg_core_if_t * core_if)
{
	uint32_t PerTxMsk = 1;
	int i;
	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; ++i) {
 8011896:	68bb      	ldr	r3, [r7, #8]
 8011898:	f103 0301 	add.w	r3, r3, #1
 801189c:	60bb      	str	r3, [r7, #8]
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80118a4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80118a8:	b2db      	uxtb	r3, r3
 80118aa:	461a      	mov	r2, r3
 80118ac:	68bb      	ldr	r3, [r7, #8]
 80118ae:	429a      	cmp	r2, r3
 80118b0:	dcdd      	bgt.n	801186e <assign_perio_tx_fifo+0x16>
			core_if->p_tx_msk |= PerTxMsk;
			return i + 1;
		}
		PerTxMsk <<= 1;
	}
	return 0;
 80118b2:	f04f 0300 	mov.w	r3, #0
}
 80118b6:	4618      	mov	r0, r3
 80118b8:	f107 0714 	add.w	r7, r7, #20
 80118bc:	46bd      	mov	sp, r7
 80118be:	bc80      	pop	{r7}
 80118c0:	4770      	bx	lr
 80118c2:	bf00      	nop

080118c4 <release_perio_tx_fifo>:
 * This function releases periodic Tx FIFO
 * in shared Tx FIFO mode
 */
static void release_perio_tx_fifo(dwc_otg_core_if_t * core_if,
				  uint32_t fifo_num)
{
 80118c4:	b480      	push	{r7}
 80118c6:	b083      	sub	sp, #12
 80118c8:	af00      	add	r7, sp, #0
 80118ca:	6078      	str	r0, [r7, #4]
 80118cc:	6039      	str	r1, [r7, #0]
	core_if->p_tx_msk =
	    (core_if->p_tx_msk & (1 << (fifo_num - 1))) ^ core_if->p_tx_msk;
 80118ce:	683b      	ldr	r3, [r7, #0]
 80118d0:	f103 33ff 	add.w	r3, r3, #4294967295
 80118d4:	f04f 0201 	mov.w	r2, #1
 80118d8:	fa02 f303 	lsl.w	r3, r2, r3
 80118dc:	ea6f 0203 	mvn.w	r2, r3
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80118e4:	401a      	ands	r2, r3
 * in shared Tx FIFO mode
 */
static void release_perio_tx_fifo(dwc_otg_core_if_t * core_if,
				  uint32_t fifo_num)
{
	core_if->p_tx_msk =
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	671a      	str	r2, [r3, #112]	; 0x70
	    (core_if->p_tx_msk & (1 << (fifo_num - 1))) ^ core_if->p_tx_msk;
}
 80118ea:	f107 070c 	add.w	r7, r7, #12
 80118ee:	46bd      	mov	sp, r7
 80118f0:	bc80      	pop	{r7}
 80118f2:	4770      	bx	lr

080118f4 <release_tx_fifo>:
/**
 * This function releases periodic Tx FIFO
 * in shared Tx FIFO mode
 */
static void release_tx_fifo(dwc_otg_core_if_t * core_if, uint32_t fifo_num)
{
 80118f4:	b480      	push	{r7}
 80118f6:	b083      	sub	sp, #12
 80118f8:	af00      	add	r7, sp, #0
 80118fa:	6078      	str	r0, [r7, #4]
 80118fc:	6039      	str	r1, [r7, #0]
	core_if->tx_msk =
	    (core_if->tx_msk & (1 << (fifo_num - 1))) ^ core_if->tx_msk;
 80118fe:	683b      	ldr	r3, [r7, #0]
 8011900:	f103 33ff 	add.w	r3, r3, #4294967295
 8011904:	f04f 0201 	mov.w	r2, #1
 8011908:	fa02 f303 	lsl.w	r3, r2, r3
 801190c:	ea6f 0203 	mvn.w	r2, r3
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011914:	401a      	ands	r2, r3
 * This function releases periodic Tx FIFO
 * in shared Tx FIFO mode
 */
static void release_tx_fifo(dwc_otg_core_if_t * core_if, uint32_t fifo_num)
{
	core_if->tx_msk =
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	675a      	str	r2, [r3, #116]	; 0x74
	    (core_if->tx_msk & (1 << (fifo_num - 1))) ^ core_if->tx_msk;
}
 801191a:	f107 070c 	add.w	r7, r7, #12
 801191e:	46bd      	mov	sp, r7
 8011920:	bc80      	pop	{r7}
 8011922:	4770      	bx	lr

08011924 <dwc_otg_pcd_ep_enable>:
 * This function is being called from gadget 
 * to enable PCD endpoint.
 */
int dwc_otg_pcd_ep_enable(dwc_otg_pcd_t * pcd,
			  const uint8_t * ep_desc, void *usb_ep)
{
 8011924:	b580      	push	{r7, lr}
 8011926:	b090      	sub	sp, #64	; 0x40
 8011928:	af00      	add	r7, sp, #0
 801192a:	60f8      	str	r0, [r7, #12]
 801192c:	60b9      	str	r1, [r7, #8]
 801192e:	607a      	str	r2, [r7, #4]
	int num, dir;
	dwc_otg_pcd_ep_t *ep = NULL;
 8011930:	f04f 0300 	mov.w	r3, #0
 8011934:	63fb      	str	r3, [r7, #60]	; 0x3c
	const usb_endpoint_descriptor_t *desc;
	dwc_irqflags_t flags;
	fifosize_data_t dptxfsiz = {.d32 = 0 };
 8011936:	f04f 0300 	mov.w	r3, #0
 801193a:	61fb      	str	r3, [r7, #28]
	gdfifocfg_data_t gdfifocfg = {.d32 = 0 };
 801193c:	f04f 0300 	mov.w	r3, #0
 8011940:	61bb      	str	r3, [r7, #24]
	gdfifocfg_data_t gdfifocfgbase = {.d32 = 0 };
 8011942:	f04f 0300 	mov.w	r3, #0
 8011946:	617b      	str	r3, [r7, #20]
	int retval = 0;
 8011948:	f04f 0300 	mov.w	r3, #0
 801194c:	63bb      	str	r3, [r7, #56]	; 0x38
	int i, epcount;

	desc = (const usb_endpoint_descriptor_t *)ep_desc;
 801194e:	68bb      	ldr	r3, [r7, #8]
 8011950:	633b      	str	r3, [r7, #48]	; 0x30

	if (!desc) {
 8011952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011954:	2b00      	cmp	r3, #0
 8011956:	d10a      	bne.n	801196e <dwc_otg_pcd_ep_enable+0x4a>
		pcd->ep0.priv = usb_ep;
 8011958:	68fb      	ldr	r3, [r7, #12]
 801195a:	687a      	ldr	r2, [r7, #4]
 801195c:	665a      	str	r2, [r3, #100]	; 0x64
		ep = &pcd->ep0;
 801195e:	68fb      	ldr	r3, [r7, #12]
 8011960:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8011964:	63fb      	str	r3, [r7, #60]	; 0x3c
		retval = -DWC_E_INVALID;
 8011966:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 801196a:	63bb      	str	r3, [r7, #56]	; 0x38
		goto out;
 801196c:	e18b      	b.n	8011c86 <dwc_otg_pcd_ep_enable+0x362>
	}

	num = UE_GET_ADDR(desc->bEndpointAddress);
 801196e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011970:	789b      	ldrb	r3, [r3, #2]
 8011972:	f003 030f 	and.w	r3, r3, #15
 8011976:	62fb      	str	r3, [r7, #44]	; 0x2c
	dir = UE_GET_DIR(desc->bEndpointAddress);
 8011978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801197a:	789b      	ldrb	r3, [r3, #2]
 801197c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011980:	62bb      	str	r3, [r7, #40]	; 0x28

	if (!desc->wMaxPacketSize) {
 8011982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011984:	f103 0304 	add.w	r3, r3, #4
 8011988:	2b00      	cmp	r3, #0
 801198a:	d103      	bne.n	8011994 <dwc_otg_pcd_ep_enable+0x70>
		DWC_WARN("bad maxpacketsize\n");
		retval = -DWC_E_INVALID;
 801198c:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8011990:	63bb      	str	r3, [r7, #56]	; 0x38
		goto out;
 8011992:	e178      	b.n	8011c86 <dwc_otg_pcd_ep_enable+0x362>
	}

	if (dir == UE_DIR_IN) {
 8011994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011996:	2b80      	cmp	r3, #128	; 0x80
 8011998:	d130      	bne.n	80119fc <dwc_otg_pcd_ep_enable+0xd8>
		epcount = pcd->core_if->dev_if->num_in_eps;
 801199a:	68fb      	ldr	r3, [r7, #12]
 801199c:	689b      	ldr	r3, [r3, #8]
 801199e:	689b      	ldr	r3, [r3, #8]
 80119a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80119a4:	627b      	str	r3, [r7, #36]	; 0x24
		for (i = 0; i < epcount; i++) {
 80119a6:	f04f 0300 	mov.w	r3, #0
 80119aa:	637b      	str	r3, [r7, #52]	; 0x34
 80119ac:	e021      	b.n	80119f2 <dwc_otg_pcd_ep_enable+0xce>
			if (num == pcd->in_ep[i].dwc_ep.num) {
 80119ae:	68f9      	ldr	r1, [r7, #12]
 80119b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80119b2:	4613      	mov	r3, r2
 80119b4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80119b8:	189b      	adds	r3, r3, r2
 80119ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80119be:	18cb      	adds	r3, r1, r3
 80119c0:	f103 0378 	add.w	r3, r3, #120	; 0x78
 80119c4:	781b      	ldrb	r3, [r3, #0]
 80119c6:	461a      	mov	r2, r3
 80119c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119ca:	429a      	cmp	r2, r3
 80119cc:	d10d      	bne.n	80119ea <dwc_otg_pcd_ep_enable+0xc6>
				ep = &pcd->in_ep[i];
 80119ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80119d0:	4613      	mov	r3, r2
 80119d2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80119d6:	189b      	adds	r3, r3, r2
 80119d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80119dc:	f103 0368 	add.w	r3, r3, #104	; 0x68
 80119e0:	68fa      	ldr	r2, [r7, #12]
 80119e2:	18d3      	adds	r3, r2, r3
 80119e4:	63fb      	str	r3, [r7, #60]	; 0x3c
				break;
 80119e6:	bf00      	nop
 80119e8:	e039      	b.n	8011a5e <dwc_otg_pcd_ep_enable+0x13a>
		goto out;
	}

	if (dir == UE_DIR_IN) {
		epcount = pcd->core_if->dev_if->num_in_eps;
		for (i = 0; i < epcount; i++) {
 80119ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80119ec:	f103 0301 	add.w	r3, r3, #1
 80119f0:	637b      	str	r3, [r7, #52]	; 0x34
 80119f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80119f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119f6:	429a      	cmp	r2, r3
 80119f8:	dbd9      	blt.n	80119ae <dwc_otg_pcd_ep_enable+0x8a>
 80119fa:	e030      	b.n	8011a5e <dwc_otg_pcd_ep_enable+0x13a>
				ep = &pcd->in_ep[i];
				break;
			}
		}
	} else {
		epcount = pcd->core_if->dev_if->num_out_eps;
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	689b      	ldr	r3, [r3, #8]
 8011a00:	689b      	ldr	r3, [r3, #8]
 8011a02:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8011a06:	627b      	str	r3, [r7, #36]	; 0x24
		for (i = 0; i < epcount; i++) {
 8011a08:	f04f 0300 	mov.w	r3, #0
 8011a0c:	637b      	str	r3, [r7, #52]	; 0x34
 8011a0e:	e022      	b.n	8011a56 <dwc_otg_pcd_ep_enable+0x132>
			if (num == pcd->out_ep[i].dwc_ep.num) {
 8011a10:	68f9      	ldr	r1, [r7, #12]
 8011a12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011a14:	4613      	mov	r3, r2
 8011a16:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8011a1a:	189b      	adds	r3, r3, r2
 8011a1c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011a20:	18cb      	adds	r3, r1, r3
 8011a22:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8011a26:	791b      	ldrb	r3, [r3, #4]
 8011a28:	461a      	mov	r2, r3
 8011a2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a2c:	429a      	cmp	r2, r3
 8011a2e:	d10e      	bne.n	8011a4e <dwc_otg_pcd_ep_enable+0x12a>
				ep = &pcd->out_ep[i];
 8011a30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011a32:	4613      	mov	r3, r2
 8011a34:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8011a38:	189b      	adds	r3, r3, r2
 8011a3a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011a3e:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8011a42:	68fa      	ldr	r2, [r7, #12]
 8011a44:	18d3      	adds	r3, r2, r3
 8011a46:	f103 0304 	add.w	r3, r3, #4
 8011a4a:	63fb      	str	r3, [r7, #60]	; 0x3c
				break;
 8011a4c:	e007      	b.n	8011a5e <dwc_otg_pcd_ep_enable+0x13a>
				break;
			}
		}
	} else {
		epcount = pcd->core_if->dev_if->num_out_eps;
		for (i = 0; i < epcount; i++) {
 8011a4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011a50:	f103 0301 	add.w	r3, r3, #1
 8011a54:	637b      	str	r3, [r7, #52]	; 0x34
 8011a56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a5a:	429a      	cmp	r2, r3
 8011a5c:	dbd8      	blt.n	8011a10 <dwc_otg_pcd_ep_enable+0xec>
				break;
			}
		}
	}

	if (!ep) {
 8011a5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	d103      	bne.n	8011a6c <dwc_otg_pcd_ep_enable+0x148>
		DWC_WARN("bad address\n");
		retval = -DWC_E_INVALID;
 8011a64:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8011a68:	63bb      	str	r3, [r7, #56]	; 0x38
		goto out;
 8011a6a:	e10c      	b.n	8011c86 <dwc_otg_pcd_ep_enable+0x362>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 8011a6c:	68fb      	ldr	r3, [r7, #12]
 8011a6e:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8011a72:	f107 0320 	add.w	r3, r7, #32
 8011a76:	4610      	mov	r0, r2
 8011a78:	4619      	mov	r1, r3
 8011a7a:	f7f4 ff67 	bl	800694c <DWC_SPINLOCK_IRQSAVE>

	ep->desc = desc;
 8011a7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011a82:	601a      	str	r2, [r3, #0]
	ep->priv = usb_ep;
 8011a84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a86:	687a      	ldr	r2, [r7, #4]
 8011a88:	641a      	str	r2, [r3, #64]	; 0x40

	/*
	 * Activate the EP
	 */
	ep->stopped = 0;
 8011a8a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011a8c:	7b13      	ldrb	r3, [r2, #12]
 8011a8e:	f36f 0300 	bfc	r3, #0, #1
 8011a92:	7313      	strb	r3, [r2, #12]

	ep->dwc_ep.is_in = (dir == UE_DIR_IN);
 8011a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a96:	2b80      	cmp	r3, #128	; 0x80
 8011a98:	bf14      	ite	ne
 8011a9a:	2300      	movne	r3, #0
 8011a9c:	2301      	moveq	r3, #1
 8011a9e:	b2d9      	uxtb	r1, r3
 8011aa0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011aa2:	7c53      	ldrb	r3, [r2, #17]
 8011aa4:	f361 0300 	bfi	r3, r1, #0, #1
 8011aa8:	7453      	strb	r3, [r2, #17]
	ep->dwc_ep.maxpacket = UGETW(desc->wMaxPacketSize);
 8011aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011aac:	791b      	ldrb	r3, [r3, #4]
 8011aae:	461a      	mov	r2, r3
 8011ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ab2:	795b      	ldrb	r3, [r3, #5]
 8011ab4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8011ab8:	b29b      	uxth	r3, r3
 8011aba:	4313      	orrs	r3, r2
 8011abc:	b29b      	uxth	r3, r3
 8011abe:	b29b      	uxth	r3, r3
 8011ac0:	ea4f 5343 	mov.w	r3, r3, lsl #21
 8011ac4:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8011ac8:	b29a      	uxth	r2, r3
 8011aca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011acc:	f002 013f 	and.w	r1, r2, #63	; 0x3f
 8011ad0:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8011ad4:	7c98      	ldrb	r0, [r3, #18]
 8011ad6:	f000 0003 	and.w	r0, r0, #3
 8011ada:	4301      	orrs	r1, r0
 8011adc:	7499      	strb	r1, [r3, #18]
 8011ade:	ea4f 1292 	mov.w	r2, r2, lsr #6
 8011ae2:	b292      	uxth	r2, r2
 8011ae4:	f002 021f 	and.w	r2, r2, #31
 8011ae8:	f002 021f 	and.w	r2, r2, #31
 8011aec:	7cd9      	ldrb	r1, [r3, #19]
 8011aee:	f021 011f 	bic.w	r1, r1, #31
 8011af2:	430a      	orrs	r2, r1
 8011af4:	74da      	strb	r2, [r3, #19]

	ep->dwc_ep.type = desc->bmAttributes & UE_XFERTYPE;
 8011af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011af8:	78db      	ldrb	r3, [r3, #3]
 8011afa:	f003 0303 	and.w	r3, r3, #3
 8011afe:	b2d9      	uxtb	r1, r3
 8011b00:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011b02:	7c53      	ldrb	r3, [r2, #17]
 8011b04:	f361 1387 	bfi	r3, r1, #6, #2
 8011b08:	7453      	strb	r3, [r2, #17]

	if (ep->dwc_ep.is_in) {
 8011b0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011b0c:	7c5b      	ldrb	r3, [r3, #17]
 8011b0e:	f003 0301 	and.w	r3, r3, #1
 8011b12:	b2db      	uxtb	r3, r3
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d06f      	beq.n	8011bf8 <dwc_otg_pcd_ep_enable+0x2d4>
		if (!GET_CORE_IF(pcd)->en_multiple_tx_fifo) {
 8011b18:	68fb      	ldr	r3, [r7, #12]
 8011b1a:	689b      	ldr	r3, [r3, #8]
 8011b1c:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d11b      	bne.n	8011b5c <dwc_otg_pcd_ep_enable+0x238>
			ep->dwc_ep.tx_fifo_num = 0;
 8011b24:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011b26:	7c53      	ldrb	r3, [r2, #17]
 8011b28:	f36f 0385 	bfc	r3, #2, #4
 8011b2c:	7453      	strb	r3, [r2, #17]

			if (ep->dwc_ep.type == UE_ISOCHRONOUS) {
 8011b2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011b30:	7c5b      	ldrb	r3, [r3, #17]
 8011b32:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8011b36:	b2db      	uxtb	r3, r3
 8011b38:	2b40      	cmp	r3, #64	; 0x40
 8011b3a:	d11e      	bne.n	8011b7a <dwc_otg_pcd_ep_enable+0x256>
				/*
				 * if ISOC EP then assign a Periodic Tx FIFO.
				 */
				ep->dwc_ep.tx_fifo_num =
				    assign_perio_tx_fifo(GET_CORE_IF(pcd));
 8011b3c:	68fb      	ldr	r3, [r7, #12]
 8011b3e:	689b      	ldr	r3, [r3, #8]
 8011b40:	4618      	mov	r0, r3
 8011b42:	f7ff fe89 	bl	8011858 <assign_perio_tx_fifo>
 8011b46:	4603      	mov	r3, r0

			if (ep->dwc_ep.type == UE_ISOCHRONOUS) {
				/*
				 * if ISOC EP then assign a Periodic Tx FIFO.
				 */
				ep->dwc_ep.tx_fifo_num =
 8011b48:	b2db      	uxtb	r3, r3
 8011b4a:	f003 030f 	and.w	r3, r3, #15
 8011b4e:	b2d9      	uxtb	r1, r3
 8011b50:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011b52:	7c53      	ldrb	r3, [r2, #17]
 8011b54:	f361 0385 	bfi	r3, r1, #2, #4
 8011b58:	7453      	strb	r3, [r2, #17]
 8011b5a:	e00e      	b.n	8011b7a <dwc_otg_pcd_ep_enable+0x256>
		} else {
			/*
			 * if Dedicated FIFOs mode is on then assign a Tx FIFO.
			 */
			ep->dwc_ep.tx_fifo_num =
			    assign_tx_fifo(GET_CORE_IF(pcd));
 8011b5c:	68fb      	ldr	r3, [r7, #12]
 8011b5e:	689b      	ldr	r3, [r3, #8]
 8011b60:	4618      	mov	r0, r3
 8011b62:	f7ff fe43 	bl	80117ec <assign_tx_fifo>
 8011b66:	4603      	mov	r3, r0
			}
		} else {
			/*
			 * if Dedicated FIFOs mode is on then assign a Tx FIFO.
			 */
			ep->dwc_ep.tx_fifo_num =
 8011b68:	b2db      	uxtb	r3, r3
 8011b6a:	f003 030f 	and.w	r3, r3, #15
 8011b6e:	b2d9      	uxtb	r1, r3
 8011b70:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011b72:	7c53      	ldrb	r3, [r2, #17]
 8011b74:	f361 0385 	bfi	r3, r1, #2, #4
 8011b78:	7453      	strb	r3, [r2, #17]
			    assign_tx_fifo(GET_CORE_IF(pcd));
		}

		/* Calculating EP info controller base address */
		if (ep->dwc_ep.tx_fifo_num) {
 8011b7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011b7c:	7c5b      	ldrb	r3, [r3, #17]
 8011b7e:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8011b82:	b2db      	uxtb	r3, r3
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d037      	beq.n	8011bf8 <dwc_otg_pcd_ep_enable+0x2d4>
			gdfifocfg.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
 8011b88:	68fb      	ldr	r3, [r7, #12]
 8011b8a:	689b      	ldr	r3, [r3, #8]
 8011b8c:	685b      	ldr	r3, [r3, #4]
 8011b8e:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8011b92:	4618      	mov	r0, r3
 8011b94:	f7f4 fe82 	bl	800689c <DWC_READ_REG32>
 8011b98:	4603      	mov	r3, r0
			    assign_tx_fifo(GET_CORE_IF(pcd));
		}

		/* Calculating EP info controller base address */
		if (ep->dwc_ep.tx_fifo_num) {
			gdfifocfg.d32 =
 8011b9a:	61bb      	str	r3, [r7, #24]
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   gdfifocfg);
			gdfifocfgbase.d32 = gdfifocfg.d32 >> 16;
 8011b9c:	69bb      	ldr	r3, [r7, #24]
 8011b9e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8011ba2:	617b      	str	r3, [r7, #20]
			dptxfsiz.d32 =
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
 8011ba4:	68fb      	ldr	r3, [r7, #12]
 8011ba6:	689b      	ldr	r3, [r3, #8]
 8011ba8:	685a      	ldr	r2, [r3, #4]
			      core_global_regs->dtxfsiz[ep->dwc_ep.
 8011baa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011bac:	7c5b      	ldrb	r3, [r3, #17]
 8011bae:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8011bb2:	b2db      	uxtb	r3, r3
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   gdfifocfg);
			gdfifocfgbase.d32 = gdfifocfg.d32 >> 16;
			dptxfsiz.d32 =
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
 8011bb4:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8011bb8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011bbc:	18d3      	adds	r3, r2, r3
 8011bbe:	f103 0304 	add.w	r3, r3, #4
 8011bc2:	4618      	mov	r0, r3
 8011bc4:	f7f4 fe6a 	bl	800689c <DWC_READ_REG32>
 8011bc8:	4603      	mov	r3, r0
			      core_global_regs->dtxfsiz[ep->dwc_ep.
							tx_fifo_num]) >> 16);
 8011bca:	ea4f 4313 	mov.w	r3, r3, lsr #16
		if (ep->dwc_ep.tx_fifo_num) {
			gdfifocfg.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   gdfifocfg);
			gdfifocfgbase.d32 = gdfifocfg.d32 >> 16;
			dptxfsiz.d32 =
 8011bce:	61fb      	str	r3, [r7, #28]
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
			      core_global_regs->dtxfsiz[ep->dwc_ep.
							tx_fifo_num]) >> 16);
			gdfifocfg.b.epinfobase =
			    gdfifocfgbase.d32 + dptxfsiz.d32;
 8011bd0:	697b      	ldr	r3, [r7, #20]
			dptxfsiz.d32 =
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
			      core_global_regs->dtxfsiz[ep->dwc_ep.
							tx_fifo_num]) >> 16);
			gdfifocfg.b.epinfobase =
 8011bd2:	b29a      	uxth	r2, r3
			    gdfifocfgbase.d32 + dptxfsiz.d32;
 8011bd4:	69fb      	ldr	r3, [r7, #28]
			dptxfsiz.d32 =
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
			      core_global_regs->dtxfsiz[ep->dwc_ep.
							tx_fifo_num]) >> 16);
			gdfifocfg.b.epinfobase =
 8011bd6:	b29b      	uxth	r3, r3
 8011bd8:	18d3      	adds	r3, r2, r3
 8011bda:	b29a      	uxth	r2, r3
 8011bdc:	69bb      	ldr	r3, [r7, #24]
 8011bde:	f362 431f 	bfi	r3, r2, #16, #16
 8011be2:	61bb      	str	r3, [r7, #24]
			    gdfifocfgbase.d32 + dptxfsiz.d32;
			DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->
 8011be4:	68fb      	ldr	r3, [r7, #12]
 8011be6:	689b      	ldr	r3, [r3, #8]
 8011be8:	685b      	ldr	r3, [r3, #4]
 8011bea:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 8011bee:	69bb      	ldr	r3, [r7, #24]
 8011bf0:	4610      	mov	r0, r2
 8011bf2:	4619      	mov	r1, r3
 8011bf4:	f7f4 fe5e 	bl	80068b4 <DWC_WRITE_REG32>
					gdfifocfg, gdfifocfg.d32);
		}
	}
	/* Set initial data PID. */
	if (ep->dwc_ep.type == UE_BULK) {
 8011bf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011bfa:	7c5b      	ldrb	r3, [r3, #17]
 8011bfc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8011c00:	b2db      	uxtb	r3, r3
 8011c02:	2b80      	cmp	r3, #128	; 0x80
 8011c04:	d104      	bne.n	8011c10 <dwc_otg_pcd_ep_enable+0x2ec>
		ep->dwc_ep.data_pid_start = 0;
 8011c06:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011c08:	7c93      	ldrb	r3, [r2, #18]
 8011c0a:	f36f 0300 	bfc	r3, #0, #1
 8011c0e:	7493      	strb	r3, [r2, #18]
	}

	/* Alloc DMA Descriptors */
	if (GET_CORE_IF(pcd)->dma_desc_enable) {
 8011c10:	68fb      	ldr	r3, [r7, #12]
 8011c12:	689b      	ldr	r3, [r3, #8]
 8011c14:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d023      	beq.n	8011c64 <dwc_otg_pcd_ep_enable+0x340>
#ifndef DWC_UTE_PER_IO
		if (ep->dwc_ep.type != UE_ISOCHRONOUS) {
 8011c1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011c1e:	7c5b      	ldrb	r3, [r3, #17]
 8011c20:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8011c24:	b2db      	uxtb	r3, r3
 8011c26:	2b40      	cmp	r3, #64	; 0x40
 8011c28:	d01c      	beq.n	8011c64 <dwc_otg_pcd_ep_enable+0x340>
#endif
			ep->dwc_ep.desc_addr =
			    dwc_otg_ep_alloc_desc_chain(&ep->
 8011c2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011c2c:	f103 031c 	add.w	r3, r3, #28
 8011c30:	4618      	mov	r0, r3
 8011c32:	f04f 010a 	mov.w	r1, #10
 8011c36:	f7ff f8eb 	bl	8010e10 <dwc_otg_ep_alloc_desc_chain>
 8011c3a:	4602      	mov	r2, r0
	/* Alloc DMA Descriptors */
	if (GET_CORE_IF(pcd)->dma_desc_enable) {
#ifndef DWC_UTE_PER_IO
		if (ep->dwc_ep.type != UE_ISOCHRONOUS) {
#endif
			ep->dwc_ep.desc_addr =
 8011c3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011c3e:	621a      	str	r2, [r3, #32]
			    dwc_otg_ep_alloc_desc_chain(&ep->
							dwc_ep.dma_desc_addr,
							MAX_DMA_DESC_CNT);
			if (!ep->dwc_ep.desc_addr) {
 8011c40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011c42:	6a1b      	ldr	r3, [r3, #32]
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d10d      	bne.n	8011c64 <dwc_otg_pcd_ep_enable+0x340>
				DWC_WARN("%s, can't allocate DMA descriptor\n",
					 __func__);
				retval = -DWC_E_SHUTDOWN;
 8011c48:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8011c4c:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8011c50:	63bb      	str	r3, [r7, #56]	; 0x38
				DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8011c58:	6a3b      	ldr	r3, [r7, #32]
 8011c5a:	4610      	mov	r0, r2
 8011c5c:	4619      	mov	r1, r3
 8011c5e:	f7f4 fe83 	bl	8006968 <DWC_SPINUNLOCK_IRQRESTORE>
				goto out;
 8011c62:	e010      	b.n	8011c86 <dwc_otg_pcd_ep_enable+0x362>
		    ep->dwc_ep.type, ep->dwc_ep.maxpacket, ep->desc);
#ifdef DWC_UTE_PER_IO
	ep->dwc_ep.xiso_bInterval = 1 << (ep->desc->bInterval - 1);
#endif

	dwc_otg_ep_activate(GET_CORE_IF(pcd), &ep->dwc_ep);
 8011c64:	68fb      	ldr	r3, [r7, #12]
 8011c66:	689a      	ldr	r2, [r3, #8]
 8011c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011c6a:	f103 0310 	add.w	r3, r3, #16
 8011c6e:	4610      	mov	r0, r2
 8011c70:	4619      	mov	r1, r3
 8011c72:	f7f9 fdcf 	bl	800b814 <dwc_otg_ep_activate>
	if (pcd->cfi->ops.ep_enable) {
		pcd->cfi->ops.ep_enable(pcd->cfi, pcd, ep);
	}
#endif

	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8011c76:	68fb      	ldr	r3, [r7, #12]
 8011c78:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8011c7c:	6a3b      	ldr	r3, [r7, #32]
 8011c7e:	4610      	mov	r0, r2
 8011c80:	4619      	mov	r1, r3
 8011c82:	f7f4 fe71 	bl	8006968 <DWC_SPINUNLOCK_IRQRESTORE>

out:
	return retval;
 8011c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8011c88:	4618      	mov	r0, r3
 8011c8a:	f107 0740 	add.w	r7, r7, #64	; 0x40
 8011c8e:	46bd      	mov	sp, r7
 8011c90:	bd80      	pop	{r7, pc}
 8011c92:	bf00      	nop

08011c94 <dwc_otg_pcd_ep_disable>:
/**
 * This function is being called from gadget 
 * to disable PCD endpoint.
 */
int dwc_otg_pcd_ep_disable(dwc_otg_pcd_t * pcd, void *ep_handle)
{
 8011c94:	b580      	push	{r7, lr}
 8011c96:	b08a      	sub	sp, #40	; 0x28
 8011c98:	af00      	add	r7, sp, #0
 8011c9a:	6078      	str	r0, [r7, #4]
 8011c9c:	6039      	str	r1, [r7, #0]
	dwc_otg_pcd_ep_t *ep;
	dwc_irqflags_t flags;
	dwc_otg_dev_dma_desc_t *desc_addr;
	dwc_dma_t dma_desc_addr;
	gdfifocfg_data_t gdfifocfgbase = {.d32 = 0 };
 8011c9e:	f04f 0300 	mov.w	r3, #0
 8011ca2:	617b      	str	r3, [r7, #20]
	gdfifocfg_data_t gdfifocfg = {.d32 = 0 };
 8011ca4:	f04f 0300 	mov.w	r3, #0
 8011ca8:	613b      	str	r3, [r7, #16]
	fifosize_data_t dptxfsiz = {.d32 = 0 };
 8011caa:	f04f 0300 	mov.w	r3, #0
 8011cae:	60fb      	str	r3, [r7, #12]

	ep = get_ep_from_handle(pcd, ep_handle);
 8011cb0:	6878      	ldr	r0, [r7, #4]
 8011cb2:	6839      	ldr	r1, [r7, #0]
 8011cb4:	f7fe ff2e 	bl	8010b14 <get_ep_from_handle>
 8011cb8:	6278      	str	r0, [r7, #36]	; 0x24

	if (!ep || !ep->desc) {
 8011cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	d003      	beq.n	8011cc8 <dwc_otg_pcd_ep_disable+0x34>
 8011cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cc2:	681b      	ldr	r3, [r3, #0]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d102      	bne.n	8011cce <dwc_otg_pcd_ep_disable+0x3a>
		DWC_DEBUGPL(DBG_PCD, "bad ep address\n");
		return -DWC_E_INVALID;
 8011cc8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8011ccc:	e0a9      	b.n	8011e22 <dwc_otg_pcd_ep_disable+0x18e>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8011cd4:	f107 0318 	add.w	r3, r7, #24
 8011cd8:	4610      	mov	r0, r2
 8011cda:	4619      	mov	r1, r3
 8011cdc:	f7f4 fe36 	bl	800694c <DWC_SPINLOCK_IRQSAVE>

	dwc_otg_request_nuke(ep);
 8011ce0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011ce2:	f7fe ffdd 	bl	8010ca0 <dwc_otg_request_nuke>

	dwc_otg_ep_deactivate(GET_CORE_IF(pcd), &ep->dwc_ep);
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	689a      	ldr	r2, [r3, #8]
 8011cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cec:	f103 0310 	add.w	r3, r3, #16
 8011cf0:	4610      	mov	r0, r2
 8011cf2:	4619      	mov	r1, r3
 8011cf4:	f7f9 fe7a 	bl	800b9ec <dwc_otg_ep_deactivate>
	ep->desc = NULL;
 8011cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cfa:	f04f 0200 	mov.w	r2, #0
 8011cfe:	601a      	str	r2, [r3, #0]
	ep->stopped = 1;
 8011d00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011d02:	7b13      	ldrb	r3, [r2, #12]
 8011d04:	f043 0301 	orr.w	r3, r3, #1
 8011d08:	7313      	strb	r3, [r2, #12]

	gdfifocfg.d32 =
	    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->gdfifocfg);
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	689b      	ldr	r3, [r3, #8]
 8011d0e:	685b      	ldr	r3, [r3, #4]
 8011d10:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8011d14:	4618      	mov	r0, r3
 8011d16:	f7f4 fdc1 	bl	800689c <DWC_READ_REG32>
 8011d1a:	4603      	mov	r3, r0

	dwc_otg_ep_deactivate(GET_CORE_IF(pcd), &ep->dwc_ep);
	ep->desc = NULL;
	ep->stopped = 1;

	gdfifocfg.d32 =
 8011d1c:	613b      	str	r3, [r7, #16]
	    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->gdfifocfg);
	gdfifocfgbase.d32 = gdfifocfg.d32 >> 16;
 8011d1e:	693b      	ldr	r3, [r7, #16]
 8011d20:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8011d24:	617b      	str	r3, [r7, #20]

	if (ep->dwc_ep.is_in) {
 8011d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d28:	7c5b      	ldrb	r3, [r3, #17]
 8011d2a:	f003 0301 	and.w	r3, r3, #1
 8011d2e:	b2db      	uxtb	r3, r3
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d04a      	beq.n	8011dca <dwc_otg_pcd_ep_disable+0x136>
		dwc_otg_flush_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	689a      	ldr	r2, [r3, #8]
 8011d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d3a:	7c5b      	ldrb	r3, [r3, #17]
 8011d3c:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8011d40:	b2db      	uxtb	r3, r3
 8011d42:	4610      	mov	r0, r2
 8011d44:	4619      	mov	r1, r3
 8011d46:	f7fb f827 	bl	800cd98 <dwc_otg_flush_tx_fifo>
		release_perio_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	689a      	ldr	r2, [r3, #8]
 8011d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d50:	7c5b      	ldrb	r3, [r3, #17]
 8011d52:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8011d56:	b2db      	uxtb	r3, r3
 8011d58:	4610      	mov	r0, r2
 8011d5a:	4619      	mov	r1, r3
 8011d5c:	f7ff fdb2 	bl	80118c4 <release_perio_tx_fifo>
		release_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	689a      	ldr	r2, [r3, #8]
 8011d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d66:	7c5b      	ldrb	r3, [r3, #17]
 8011d68:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8011d6c:	b2db      	uxtb	r3, r3
 8011d6e:	4610      	mov	r0, r2
 8011d70:	4619      	mov	r1, r3
 8011d72:	f7ff fdbf 	bl	80118f4 <release_tx_fifo>
		/* Decreasing EPinfo Base Addr */
		dptxfsiz.d32 =
		    (DWC_READ_REG32
		     (&GET_CORE_IF(pcd)->
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	689b      	ldr	r3, [r3, #8]
 8011d7a:	685a      	ldr	r2, [r3, #4]
		      core_global_regs->dtxfsiz[ep->dwc_ep.tx_fifo_num]) >> 16);
 8011d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d7e:	7c5b      	ldrb	r3, [r3, #17]
 8011d80:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8011d84:	b2db      	uxtb	r3, r3
		release_perio_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		release_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		/* Decreasing EPinfo Base Addr */
		dptxfsiz.d32 =
		    (DWC_READ_REG32
		     (&GET_CORE_IF(pcd)->
 8011d86:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8011d8a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011d8e:	18d3      	adds	r3, r2, r3
 8011d90:	f103 0304 	add.w	r3, r3, #4
 8011d94:	4618      	mov	r0, r3
 8011d96:	f7f4 fd81 	bl	800689c <DWC_READ_REG32>
 8011d9a:	4603      	mov	r3, r0
		      core_global_regs->dtxfsiz[ep->dwc_ep.tx_fifo_num]) >> 16);
 8011d9c:	ea4f 4313 	mov.w	r3, r3, lsr #16
	if (ep->dwc_ep.is_in) {
		dwc_otg_flush_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		release_perio_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		release_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		/* Decreasing EPinfo Base Addr */
		dptxfsiz.d32 =
 8011da0:	60fb      	str	r3, [r7, #12]
		    (DWC_READ_REG32
		     (&GET_CORE_IF(pcd)->
		      core_global_regs->dtxfsiz[ep->dwc_ep.tx_fifo_num]) >> 16);
		gdfifocfg.b.epinfobase = gdfifocfgbase.d32 - dptxfsiz.d32;
 8011da2:	697b      	ldr	r3, [r7, #20]
 8011da4:	b29a      	uxth	r2, r3
 8011da6:	68fb      	ldr	r3, [r7, #12]
 8011da8:	b29b      	uxth	r3, r3
 8011daa:	1ad3      	subs	r3, r2, r3
 8011dac:	b29a      	uxth	r2, r3
 8011dae:	693b      	ldr	r3, [r7, #16]
 8011db0:	f362 431f 	bfi	r3, r2, #16, #16
 8011db4:	613b      	str	r3, [r7, #16]
		DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gdfifocfg,
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	689b      	ldr	r3, [r3, #8]
 8011dba:	685b      	ldr	r3, [r3, #4]
 8011dbc:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 8011dc0:	693b      	ldr	r3, [r7, #16]
 8011dc2:	4610      	mov	r0, r2
 8011dc4:	4619      	mov	r1, r3
 8011dc6:	f7f4 fd75 	bl	80068b4 <DWC_WRITE_REG32>
				gdfifocfg.d32);
	}

	/* Free DMA Descriptors */
	if (GET_CORE_IF(pcd)->dma_desc_enable) {
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	689b      	ldr	r3, [r3, #8]
 8011dce:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d01b      	beq.n	8011e0e <dwc_otg_pcd_ep_disable+0x17a>
		if (ep->dwc_ep.type != UE_ISOCHRONOUS) {
 8011dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dd8:	7c5b      	ldrb	r3, [r3, #17]
 8011dda:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8011dde:	b2db      	uxtb	r3, r3
 8011de0:	2b40      	cmp	r3, #64	; 0x40
 8011de2:	d014      	beq.n	8011e0e <dwc_otg_pcd_ep_disable+0x17a>
			desc_addr = ep->dwc_ep.desc_addr;
 8011de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011de6:	6a1b      	ldr	r3, [r3, #32]
 8011de8:	623b      	str	r3, [r7, #32]
			dma_desc_addr = ep->dwc_ep.dma_desc_addr;
 8011dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dec:	69db      	ldr	r3, [r3, #28]
 8011dee:	61fb      	str	r3, [r7, #28]

			/* Cannot call dma_free_coherent() with IRQs disabled */
			DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8011df6:	69bb      	ldr	r3, [r7, #24]
 8011df8:	4610      	mov	r0, r2
 8011dfa:	4619      	mov	r1, r3
 8011dfc:	f7f4 fdb4 	bl	8006968 <DWC_SPINUNLOCK_IRQRESTORE>
			dwc_otg_ep_free_desc_chain(desc_addr, dma_desc_addr,
 8011e00:	6a38      	ldr	r0, [r7, #32]
 8011e02:	69f9      	ldr	r1, [r7, #28]
 8011e04:	f04f 020a 	mov.w	r2, #10
 8011e08:	f7ff f816 	bl	8010e38 <dwc_otg_ep_free_desc_chain>
						   MAX_DMA_DESC_CNT);

			goto out_unlocked;
 8011e0c:	e007      	b.n	8011e1e <dwc_otg_pcd_ep_disable+0x18a>
		}
	}
	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8011e14:	69bb      	ldr	r3, [r7, #24]
 8011e16:	4610      	mov	r0, r2
 8011e18:	4619      	mov	r1, r3
 8011e1a:	f7f4 fda5 	bl	8006968 <DWC_SPINUNLOCK_IRQRESTORE>

out_unlocked:
	DWC_DEBUGPL(DBG_PCD, "%d %s disabled\n", ep->dwc_ep.num,
		    ep->dwc_ep.is_in ? "IN" : "OUT");
	return 0;
 8011e1e:	f04f 0300 	mov.w	r3, #0

}
 8011e22:	4618      	mov	r0, r3
 8011e24:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8011e28:	46bd      	mov	sp, r7
 8011e2a:	bd80      	pop	{r7, pc}

08011e2c <dwc_otg_pcd_ep_queue>:
#endif
/* END ifdef DWC_UTE_PER_IO ***************************************************/
int dwc_otg_pcd_ep_queue(dwc_otg_pcd_t * pcd, void *ep_handle,
			 uint8_t * buf, dwc_dma_t dma_buf, uint32_t buflen,
			 int zero, void *req_handle, int atomic_alloc)
{
 8011e2c:	b580      	push	{r7, lr}
 8011e2e:	b08a      	sub	sp, #40	; 0x28
 8011e30:	af00      	add	r7, sp, #0
 8011e32:	60f8      	str	r0, [r7, #12]
 8011e34:	60b9      	str	r1, [r7, #8]
 8011e36:	607a      	str	r2, [r7, #4]
 8011e38:	603b      	str	r3, [r7, #0]
	dwc_irqflags_t flags;
	dwc_otg_pcd_request_t *req;
	dwc_otg_pcd_ep_t *ep;
	uint32_t max_transfer;

	ep = get_ep_from_handle(pcd, ep_handle);
 8011e3a:	68f8      	ldr	r0, [r7, #12]
 8011e3c:	68b9      	ldr	r1, [r7, #8]
 8011e3e:	f7fe fe69 	bl	8010b14 <get_ep_from_handle>
 8011e42:	6238      	str	r0, [r7, #32]
	if (!ep || (!ep->desc && ep->dwc_ep.num != 0)) {
 8011e44:	6a3b      	ldr	r3, [r7, #32]
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d007      	beq.n	8011e5a <dwc_otg_pcd_ep_queue+0x2e>
 8011e4a:	6a3b      	ldr	r3, [r7, #32]
 8011e4c:	681b      	ldr	r3, [r3, #0]
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	d106      	bne.n	8011e60 <dwc_otg_pcd_ep_queue+0x34>
 8011e52:	6a3b      	ldr	r3, [r7, #32]
 8011e54:	7c1b      	ldrb	r3, [r3, #16]
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	d002      	beq.n	8011e60 <dwc_otg_pcd_ep_queue+0x34>
		DWC_WARN("bad ep\n");
		return -DWC_E_INVALID;
 8011e5a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8011e5e:	e224      	b.n	80122aa <dwc_otg_pcd_ep_queue+0x47e>
	}

	if (atomic_alloc) {
 8011e60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011e62:	2b00      	cmp	r3, #0
 8011e64:	d007      	beq.n	8011e76 <dwc_otg_pcd_ep_queue+0x4a>
		req = DWC_ALLOC_ATOMIC(sizeof(*req));
 8011e66:	f04f 0000 	mov.w	r0, #0
 8011e6a:	f04f 0120 	mov.w	r1, #32
 8011e6e:	f7f4 fc03 	bl	8006678 <__DWC_ALLOC_ATOMIC>
 8011e72:	6278      	str	r0, [r7, #36]	; 0x24
 8011e74:	e006      	b.n	8011e84 <dwc_otg_pcd_ep_queue+0x58>
	} else {
		req = DWC_ALLOC(sizeof(*req));
 8011e76:	f04f 0000 	mov.w	r0, #0
 8011e7a:	f04f 0120 	mov.w	r1, #32
 8011e7e:	f7f4 fbdf 	bl	8006640 <__DWC_ALLOC>
 8011e82:	6278      	str	r0, [r7, #36]	; 0x24
	}

	if (!req) {
 8011e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d104      	bne.n	8011e94 <dwc_otg_pcd_ep_queue+0x68>
		return -DWC_E_NO_MEMORY;
 8011e8a:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8011e8e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8011e92:	e20a      	b.n	80122aa <dwc_otg_pcd_ep_queue+0x47e>
	}
	DWC_CIRCLEQ_INIT_ENTRY(req, queue_entry);
 8011e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e96:	f04f 0200 	mov.w	r2, #0
 8011e9a:	619a      	str	r2, [r3, #24]
 8011e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e9e:	f04f 0200 	mov.w	r2, #0
 8011ea2:	61da      	str	r2, [r3, #28]
	if (!GET_CORE_IF(pcd)->core_params->opt) {
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	689b      	ldr	r3, [r3, #8]
 8011ea8:	681b      	ldr	r3, [r3, #0]
 8011eaa:	681b      	ldr	r3, [r3, #0]
 8011eac:	2b00      	cmp	r3, #0
			DWC_ERROR("queue req %p, len %d buf %p\n",
				  req_handle, buflen, buf);
		}
	}

	req->buf = buf;
 8011eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011eb0:	687a      	ldr	r2, [r7, #4]
 8011eb2:	605a      	str	r2, [r3, #4]
	req->dma = dma_buf;
 8011eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011eb6:	683a      	ldr	r2, [r7, #0]
 8011eb8:	609a      	str	r2, [r3, #8]
	req->length = buflen;
 8011eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ebc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011ebe:	60da      	str	r2, [r3, #12]
	req->sent_zlp = zero;
 8011ec0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011ec2:	b2db      	uxtb	r3, r3
 8011ec4:	f003 0301 	and.w	r3, r3, #1
 8011ec8:	b2d9      	uxtb	r1, r3
 8011eca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011ecc:	7d13      	ldrb	r3, [r2, #20]
 8011ece:	f361 0300 	bfi	r3, r1, #0, #1
 8011ed2:	7513      	strb	r3, [r2, #20]
	req->priv = req_handle;
 8011ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ed6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011ed8:	601a      	str	r2, [r3, #0]

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 8011eda:	68fb      	ldr	r3, [r7, #12]
 8011edc:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8011ee0:	f107 0314 	add.w	r3, r7, #20
 8011ee4:	4610      	mov	r0, r2
 8011ee6:	4619      	mov	r1, r3
 8011ee8:	f7f4 fd30 	bl	800694c <DWC_SPINLOCK_IRQSAVE>

	/*
	 * For EP0 IN without premature status, zlp is required?
	 */
	if (ep->dwc_ep.num == 0 && ep->dwc_ep.is_in) {
 8011eec:	6a3b      	ldr	r3, [r7, #32]
 8011eee:	7c1b      	ldrb	r3, [r3, #16]
 8011ef0:	2b00      	cmp	r3, #0
		DWC_DEBUGPL(DBG_PCDV, "%d-OUT ZLP\n", ep->dwc_ep.num);
		//_req->zero = 1;
	}

	/* Start the transfer */
	if (DWC_CIRCLEQ_EMPTY(&ep->queue) && !ep->stopped) {
 8011ef2:	6a3b      	ldr	r3, [r7, #32]
 8011ef4:	685a      	ldr	r2, [r3, #4]
 8011ef6:	6a3b      	ldr	r3, [r7, #32]
 8011ef8:	f103 0304 	add.w	r3, r3, #4
 8011efc:	429a      	cmp	r2, r3
 8011efe:	f040 8165 	bne.w	80121cc <dwc_otg_pcd_ep_queue+0x3a0>
 8011f02:	6a3b      	ldr	r3, [r7, #32]
 8011f04:	7b1b      	ldrb	r3, [r3, #12]
 8011f06:	f003 0301 	and.w	r3, r3, #1
 8011f0a:	b2db      	uxtb	r3, r3
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	f040 815d 	bne.w	80121cc <dwc_otg_pcd_ep_queue+0x3a0>
		/*!
		* @note IFX Chg
		* Moved up to ensure that the context information is 
		* available during the interrupt processing
		*/
		++pcd->request_pending;
 8011f12:	68fb      	ldr	r3, [r7, #12]
 8011f14:	691b      	ldr	r3, [r3, #16]
 8011f16:	f103 0201 	add.w	r2, r3, #1
 8011f1a:	68fb      	ldr	r3, [r7, #12]
 8011f1c:	611a      	str	r2, [r3, #16]
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
 8011f1e:	6a3b      	ldr	r3, [r7, #32]
 8011f20:	f103 0204 	add.w	r2, r3, #4
 8011f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f26:	619a      	str	r2, [r3, #24]
 8011f28:	6a3b      	ldr	r3, [r7, #32]
 8011f2a:	689a      	ldr	r2, [r3, #8]
 8011f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f2e:	61da      	str	r2, [r3, #28]
 8011f30:	6a3b      	ldr	r3, [r7, #32]
 8011f32:	685a      	ldr	r2, [r3, #4]
 8011f34:	6a3b      	ldr	r3, [r7, #32]
 8011f36:	f103 0304 	add.w	r3, r3, #4
 8011f3a:	429a      	cmp	r2, r3
 8011f3c:	d103      	bne.n	8011f46 <dwc_otg_pcd_ep_queue+0x11a>
 8011f3e:	6a3b      	ldr	r3, [r7, #32]
 8011f40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011f42:	605a      	str	r2, [r3, #4]
 8011f44:	e003      	b.n	8011f4e <dwc_otg_pcd_ep_queue+0x122>
 8011f46:	6a3b      	ldr	r3, [r7, #32]
 8011f48:	689b      	ldr	r3, [r3, #8]
 8011f4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011f4c:	619a      	str	r2, [r3, #24]
 8011f4e:	6a3b      	ldr	r3, [r7, #32]
 8011f50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011f52:	609a      	str	r2, [r3, #8]
#endif
		/* EP0 Transfer? */
		if (ep->dwc_ep.num == 0) {
 8011f54:	6a3b      	ldr	r3, [r7, #32]
 8011f56:	7c1b      	ldrb	r3, [r3, #16]
 8011f58:	2b00      	cmp	r3, #0
 8011f5a:	f040 8091 	bne.w	8012080 <dwc_otg_pcd_ep_queue+0x254>
			switch (pcd->ep0state) {
 8011f5e:	68fb      	ldr	r3, [r7, #12]
 8011f60:	7b1b      	ldrb	r3, [r3, #12]
 8011f62:	2b03      	cmp	r3, #3
 8011f64:	d004      	beq.n	8011f70 <dwc_otg_pcd_ep_queue+0x144>
 8011f66:	2b04      	cmp	r3, #4
 8011f68:	d020      	beq.n	8011fac <dwc_otg_pcd_ep_queue+0x180>
 8011f6a:	2b02      	cmp	r3, #2
 8011f6c:	d020      	beq.n	8011fb0 <dwc_otg_pcd_ep_queue+0x184>
 8011f6e:	e010      	b.n	8011f92 <dwc_otg_pcd_ep_queue+0x166>

			case EP0_OUT_DATA_PHASE:
				DWC_DEBUGPL(DBG_PCD,
					    "%s ep0: EP0_OUT_DATA_PHASE\n",
					    __func__);
				if (pcd->request_config) {
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	7b5b      	ldrb	r3, [r3, #13]
 8011f74:	f003 0302 	and.w	r3, r3, #2
 8011f78:	b2db      	uxtb	r3, r3
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d01a      	beq.n	8011fb4 <dwc_otg_pcd_ep_queue+0x188>
					/* Complete STATUS PHASE */
					ep->dwc_ep.is_in = 1;
 8011f7e:	6a3a      	ldr	r2, [r7, #32]
 8011f80:	7c53      	ldrb	r3, [r2, #17]
 8011f82:	f043 0301 	orr.w	r3, r3, #1
 8011f86:	7453      	strb	r3, [r2, #17]
					pcd->ep0state = EP0_IN_STATUS_PHASE;
 8011f88:	68fb      	ldr	r3, [r7, #12]
 8011f8a:	f04f 0204 	mov.w	r2, #4
 8011f8e:	731a      	strb	r2, [r3, #12]
				}
				break;
 8011f90:	e010      	b.n	8011fb4 <dwc_otg_pcd_ep_queue+0x188>
				break;

			default:
				DWC_DEBUGPL(DBG_ANY, "ep0: odd state %d\n",
					    pcd->ep0state);
				DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8011f92:	68fb      	ldr	r3, [r7, #12]
 8011f94:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8011f98:	697b      	ldr	r3, [r7, #20]
 8011f9a:	4610      	mov	r0, r2
 8011f9c:	4619      	mov	r1, r3
 8011f9e:	f7f4 fce3 	bl	8006968 <DWC_SPINUNLOCK_IRQRESTORE>
				return -DWC_E_SHUTDOWN;
 8011fa2:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8011fa6:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8011faa:	e17e      	b.n	80122aa <dwc_otg_pcd_ep_queue+0x47e>

			case EP0_IN_STATUS_PHASE:
				DWC_DEBUGPL(DBG_PCD,
					    "%s ep0: EP0_IN_STATUS_PHASE\n",
					    __func__);
				break;
 8011fac:	bf00      	nop
 8011fae:	e002      	b.n	8011fb6 <dwc_otg_pcd_ep_queue+0x18a>
			switch (pcd->ep0state) {
			case EP0_IN_DATA_PHASE:
				DWC_DEBUGPL(DBG_PCD,
					    "%s ep0: EP0_IN_DATA_PHASE\n",
					    __func__);
				break;
 8011fb0:	bf00      	nop
 8011fb2:	e000      	b.n	8011fb6 <dwc_otg_pcd_ep_queue+0x18a>
				if (pcd->request_config) {
					/* Complete STATUS PHASE */
					ep->dwc_ep.is_in = 1;
					pcd->ep0state = EP0_IN_STATUS_PHASE;
				}
				break;
 8011fb4:	bf00      	nop
					    pcd->ep0state);
				DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
				return -DWC_E_SHUTDOWN;
			}

			ep->dwc_ep.dma_addr = dma_buf;
 8011fb6:	6a3b      	ldr	r3, [r7, #32]
 8011fb8:	683a      	ldr	r2, [r7, #0]
 8011fba:	619a      	str	r2, [r3, #24]
			ep->dwc_ep.start_xfer_buff = buf;
 8011fbc:	6a3b      	ldr	r3, [r7, #32]
 8011fbe:	687a      	ldr	r2, [r7, #4]
 8011fc0:	625a      	str	r2, [r3, #36]	; 0x24
			ep->dwc_ep.xfer_buff = buf;
 8011fc2:	6a3b      	ldr	r3, [r7, #32]
 8011fc4:	687a      	ldr	r2, [r7, #4]
 8011fc6:	629a      	str	r2, [r3, #40]	; 0x28
			ep->dwc_ep.xfer_len = buflen;
 8011fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011fca:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8011fce:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8011fd2:	6a39      	ldr	r1, [r7, #32]
 8011fd4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8011fd6:	f362 0312 	bfi	r3, r2, #0, #19
 8011fda:	62cb      	str	r3, [r1, #44]	; 0x2c
			ep->dwc_ep.xfer_count = 0;
 8011fdc:	6a3a      	ldr	r2, [r7, #32]
 8011fde:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8011fe0:	f36f 0312 	bfc	r3, #0, #19
 8011fe4:	6313      	str	r3, [r2, #48]	; 0x30
			ep->dwc_ep.sent_zlp = 0;
 8011fe6:	6a3a      	ldr	r2, [r7, #32]
 8011fe8:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8011fec:	f36f 03c3 	bfc	r3, #3, #1
 8011ff0:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
			ep->dwc_ep.total_len = ep->dwc_ep.xfer_len;
 8011ff4:	6a3b      	ldr	r3, [r7, #32]
 8011ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ff8:	f3c3 0112 	ubfx	r1, r3, #0, #19
 8011ffc:	6a3b      	ldr	r3, [r7, #32]
 8011ffe:	ea4f 4201 	mov.w	r2, r1, lsl #16
 8012002:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8012006:	f04f 0000 	mov.w	r0, #0
 801200a:	4302      	orrs	r2, r0
 801200c:	869a      	strh	r2, [r3, #52]	; 0x34
 801200e:	ea4f 4211 	mov.w	r2, r1, lsr #16
 8012012:	f002 0207 	and.w	r2, r2, #7
 8012016:	f002 0207 	and.w	r2, r2, #7
 801201a:	f893 1036 	ldrb.w	r1, [r3, #54]	; 0x36
 801201e:	f021 0107 	bic.w	r1, r1, #7
 8012022:	430a      	orrs	r2, r1
 8012024:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

			if (zero) {
 8012028:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801202a:	2b00      	cmp	r3, #0
 801202c:	d01e      	beq.n	801206c <dwc_otg_pcd_ep_queue+0x240>
				if ((ep->dwc_ep.xfer_len %
 801202e:	6a3b      	ldr	r3, [r7, #32]
 8012030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012032:	f3c3 0312 	ubfx	r3, r3, #0, #19
				     ep->dwc_ep.maxpacket == 0)
 8012036:	6a3a      	ldr	r2, [r7, #32]
 8012038:	8a52      	ldrh	r2, [r2, #18]
 801203a:	f3c2 028a 	ubfx	r2, r2, #2, #11
 801203e:	b292      	uxth	r2, r2
			ep->dwc_ep.xfer_count = 0;
			ep->dwc_ep.sent_zlp = 0;
			ep->dwc_ep.total_len = ep->dwc_ep.xfer_len;

			if (zero) {
				if ((ep->dwc_ep.xfer_len %
 8012040:	fb93 f1f2 	sdiv	r1, r3, r2
 8012044:	fb02 f201 	mul.w	r2, r2, r1
 8012048:	1a9b      	subs	r3, r3, r2
 801204a:	2b00      	cmp	r3, #0
 801204c:	d10e      	bne.n	801206c <dwc_otg_pcd_ep_queue+0x240>
				     ep->dwc_ep.maxpacket == 0)
				    && (ep->dwc_ep.xfer_len != 0)) {
 801204e:	6a3b      	ldr	r3, [r7, #32]
 8012050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012052:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8012056:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 801205a:	2b00      	cmp	r3, #0
 801205c:	d006      	beq.n	801206c <dwc_otg_pcd_ep_queue+0x240>
					ep->dwc_ep.sent_zlp = 1;
 801205e:	6a3a      	ldr	r2, [r7, #32]
 8012060:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8012064:	f043 0308 	orr.w	r3, r3, #8
 8012068:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
				}

			}

			dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd),
 801206c:	68fb      	ldr	r3, [r7, #12]
 801206e:	689a      	ldr	r2, [r3, #8]
 8012070:	6a3b      	ldr	r3, [r7, #32]
 8012072:	f103 0310 	add.w	r3, r3, #16
 8012076:	4610      	mov	r0, r2
 8012078:	4619      	mov	r1, r3
 801207a:	f7fa f965 	bl	800c348 <dwc_otg_ep0_start_transfer>
		*/
		++pcd->request_pending;
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
#endif
		/* EP0 Transfer? */
		if (ep->dwc_ep.num == 0) {
 801207e:	e0c6      	b.n	801220e <dwc_otg_pcd_ep_queue+0x3e2>
				pcd->cfi->ops.build_descriptors(pcd->cfi, pcd,
								ep, req);
			} else {
#endif
				max_transfer =
				    GET_CORE_IF(ep->pcd)->
 8012080:	6a3b      	ldr	r3, [r7, #32]
 8012082:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012084:	689b      	ldr	r3, [r3, #8]
 8012086:	681b      	ldr	r3, [r3, #0]
				    core_params->max_transfer_size;
 8012088:	6f9b      	ldr	r3, [r3, #120]	; 0x78
				ep->dwc_ep.cfi_req_len = buflen;
				pcd->cfi->ops.build_descriptors(pcd->cfi, pcd,
								ep, req);
			} else {
#endif
				max_transfer =
 801208a:	61fb      	str	r3, [r7, #28]
				    GET_CORE_IF(ep->pcd)->
				    core_params->max_transfer_size;

				/* Setup and start the Transfer */
				ep->dwc_ep.dma_addr = dma_buf;
 801208c:	6a3b      	ldr	r3, [r7, #32]
 801208e:	683a      	ldr	r2, [r7, #0]
 8012090:	619a      	str	r2, [r3, #24]
				ep->dwc_ep.start_xfer_buff = buf;
 8012092:	6a3b      	ldr	r3, [r7, #32]
 8012094:	687a      	ldr	r2, [r7, #4]
 8012096:	625a      	str	r2, [r3, #36]	; 0x24
				ep->dwc_ep.xfer_buff = buf;
 8012098:	6a3b      	ldr	r3, [r7, #32]
 801209a:	687a      	ldr	r2, [r7, #4]
 801209c:	629a      	str	r2, [r3, #40]	; 0x28
				ep->dwc_ep.xfer_len = 0;
 801209e:	6a3a      	ldr	r2, [r7, #32]
 80120a0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80120a2:	f36f 0312 	bfc	r3, #0, #19
 80120a6:	62d3      	str	r3, [r2, #44]	; 0x2c
				ep->dwc_ep.xfer_count = 0;
 80120a8:	6a3a      	ldr	r2, [r7, #32]
 80120aa:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80120ac:	f36f 0312 	bfc	r3, #0, #19
 80120b0:	6313      	str	r3, [r2, #48]	; 0x30
				ep->dwc_ep.sent_zlp = 0;
 80120b2:	6a3a      	ldr	r2, [r7, #32]
 80120b4:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 80120b8:	f36f 03c3 	bfc	r3, #3, #1
 80120bc:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
				ep->dwc_ep.total_len = buflen;
 80120c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120c2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80120c6:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 80120ca:	6a3a      	ldr	r2, [r7, #32]
 80120cc:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80120d0:	ea4f 4111 	mov.w	r1, r1, lsr #16
 80120d4:	f04f 0000 	mov.w	r0, #0
 80120d8:	4301      	orrs	r1, r0
 80120da:	8691      	strh	r1, [r2, #52]	; 0x34
 80120dc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80120e0:	f003 0307 	and.w	r3, r3, #7
 80120e4:	f003 0307 	and.w	r3, r3, #7
 80120e8:	f892 1036 	ldrb.w	r1, [r2, #54]	; 0x36
 80120ec:	f021 0107 	bic.w	r1, r1, #7
 80120f0:	430b      	orrs	r3, r1
 80120f2:	f882 3036 	strb.w	r3, [r2, #54]	; 0x36

				ep->dwc_ep.maxxfer = max_transfer;
 80120f6:	6a3b      	ldr	r3, [r7, #32]
 80120f8:	69fa      	ldr	r2, [r7, #28]
 80120fa:	615a      	str	r2, [r3, #20]
				if (GET_CORE_IF(pcd)->dma_desc_enable) {
 80120fc:	68fb      	ldr	r3, [r7, #12]
 80120fe:	689b      	ldr	r3, [r3, #8]
 8012100:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8012104:	2b00      	cmp	r3, #0
 8012106:	d01c      	beq.n	8012142 <dwc_otg_pcd_ep_queue+0x316>
					uint32_t out_max_xfer =
 8012108:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 801210c:	61bb      	str	r3, [r7, #24]
					    DDMA_MAX_TRANSFER_SIZE -
					    (DDMA_MAX_TRANSFER_SIZE % 4);
					if (ep->dwc_ep.is_in) {
 801210e:	6a3b      	ldr	r3, [r7, #32]
 8012110:	7c5b      	ldrb	r3, [r3, #17]
 8012112:	f003 0301 	and.w	r3, r3, #1
 8012116:	b2db      	uxtb	r3, r3
 8012118:	2b00      	cmp	r3, #0
 801211a:	d00a      	beq.n	8012132 <dwc_otg_pcd_ep_queue+0x306>
						if (ep->dwc_ep.maxxfer >
 801211c:	6a3b      	ldr	r3, [r7, #32]
 801211e:	695a      	ldr	r2, [r3, #20]
 8012120:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012124:	429a      	cmp	r2, r3
 8012126:	d90c      	bls.n	8012142 <dwc_otg_pcd_ep_queue+0x316>
						    DDMA_MAX_TRANSFER_SIZE) {
							ep->dwc_ep.maxxfer =
 8012128:	6a3b      	ldr	r3, [r7, #32]
 801212a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801212e:	615a      	str	r2, [r3, #20]
 8012130:	e007      	b.n	8012142 <dwc_otg_pcd_ep_queue+0x316>
							    DDMA_MAX_TRANSFER_SIZE;
						}
					} else {
						if (ep->dwc_ep.maxxfer >
 8012132:	6a3b      	ldr	r3, [r7, #32]
 8012134:	695a      	ldr	r2, [r3, #20]
 8012136:	69bb      	ldr	r3, [r7, #24]
 8012138:	429a      	cmp	r2, r3
 801213a:	d902      	bls.n	8012142 <dwc_otg_pcd_ep_queue+0x316>
						    out_max_xfer) {
							ep->dwc_ep.maxxfer =
 801213c:	6a3b      	ldr	r3, [r7, #32]
 801213e:	69ba      	ldr	r2, [r7, #24]
 8012140:	615a      	str	r2, [r3, #20]
							    out_max_xfer;
						}
					}
				}
				if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
 8012142:	6a3b      	ldr	r3, [r7, #32]
 8012144:	695a      	ldr	r2, [r3, #20]
 8012146:	6a3b      	ldr	r3, [r7, #32]
 8012148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801214a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801214e:	429a      	cmp	r2, r3
 8012150:	d210      	bcs.n	8012174 <dwc_otg_pcd_ep_queue+0x348>
					ep->dwc_ep.maxxfer -=
 8012152:	6a3b      	ldr	r3, [r7, #32]
 8012154:	6959      	ldr	r1, [r3, #20]
					    (ep->dwc_ep.maxxfer %
 8012156:	6a3b      	ldr	r3, [r7, #32]
 8012158:	695b      	ldr	r3, [r3, #20]
					     ep->dwc_ep.maxpacket);
 801215a:	6a3a      	ldr	r2, [r7, #32]
 801215c:	8a52      	ldrh	r2, [r2, #18]
 801215e:	f3c2 028a 	ubfx	r2, r2, #2, #11
 8012162:	b292      	uxth	r2, r2
						}
					}
				}
				if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
					ep->dwc_ep.maxxfer -=
					    (ep->dwc_ep.maxxfer %
 8012164:	fbb3 f0f2 	udiv	r0, r3, r2
 8012168:	fb02 f200 	mul.w	r2, r2, r0
 801216c:	1a9b      	subs	r3, r3, r2
							    out_max_xfer;
						}
					}
				}
				if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
					ep->dwc_ep.maxxfer -=
 801216e:	1aca      	subs	r2, r1, r3
 8012170:	6a3b      	ldr	r3, [r7, #32]
 8012172:	615a      	str	r2, [r3, #20]
					    (ep->dwc_ep.maxxfer %
					     ep->dwc_ep.maxpacket);
				}

				if (zero) {
 8012174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012176:	2b00      	cmp	r3, #0
 8012178:	d01e      	beq.n	80121b8 <dwc_otg_pcd_ep_queue+0x38c>
					if ((ep->dwc_ep.total_len %
 801217a:	6a3b      	ldr	r3, [r7, #32]
 801217c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801217e:	f3c3 0312 	ubfx	r3, r3, #0, #19
					     ep->dwc_ep.maxpacket == 0)
 8012182:	6a3a      	ldr	r2, [r7, #32]
 8012184:	8a52      	ldrh	r2, [r2, #18]
 8012186:	f3c2 028a 	ubfx	r2, r2, #2, #11
 801218a:	b292      	uxth	r2, r2
					    (ep->dwc_ep.maxxfer %
					     ep->dwc_ep.maxpacket);
				}

				if (zero) {
					if ((ep->dwc_ep.total_len %
 801218c:	fb93 f1f2 	sdiv	r1, r3, r2
 8012190:	fb02 f201 	mul.w	r2, r2, r1
 8012194:	1a9b      	subs	r3, r3, r2
 8012196:	2b00      	cmp	r3, #0
 8012198:	d10e      	bne.n	80121b8 <dwc_otg_pcd_ep_queue+0x38c>
					     ep->dwc_ep.maxpacket == 0)
					    && (ep->dwc_ep.total_len != 0)) {
 801219a:	6a3b      	ldr	r3, [r7, #32]
 801219c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801219e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80121a2:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d006      	beq.n	80121b8 <dwc_otg_pcd_ep_queue+0x38c>
						ep->dwc_ep.sent_zlp = 1;
 80121aa:	6a3a      	ldr	r2, [r7, #32]
 80121ac:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 80121b0:	f043 0308 	orr.w	r3, r3, #8
 80121b4:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
					}
				}
#ifdef DWC_UTE_CFI
			}
#endif
			dwc_otg_ep_start_transfer(GET_CORE_IF(pcd),
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	689a      	ldr	r2, [r3, #8]
 80121bc:	6a3b      	ldr	r3, [r7, #32]
 80121be:	f103 0310 	add.w	r3, r3, #16
 80121c2:	4610      	mov	r0, r2
 80121c4:	4619      	mov	r1, r3
 80121c6:	f7f9 fd8f 	bl	800bce8 <dwc_otg_ep_start_transfer>
		*/
		++pcd->request_pending;
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
#endif
		/* EP0 Transfer? */
		if (ep->dwc_ep.num == 0) {
 80121ca:	e020      	b.n	801220e <dwc_otg_pcd_ep_queue+0x3e2>
	{
		/*!
		* @note IFX Chg
		* In case the queue is not empty, put it to the queue
		*/
		++pcd->request_pending;
 80121cc:	68fb      	ldr	r3, [r7, #12]
 80121ce:	691b      	ldr	r3, [r3, #16]
 80121d0:	f103 0201 	add.w	r2, r3, #1
 80121d4:	68fb      	ldr	r3, [r7, #12]
 80121d6:	611a      	str	r2, [r3, #16]
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
 80121d8:	6a3b      	ldr	r3, [r7, #32]
 80121da:	f103 0204 	add.w	r2, r3, #4
 80121de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121e0:	619a      	str	r2, [r3, #24]
 80121e2:	6a3b      	ldr	r3, [r7, #32]
 80121e4:	689a      	ldr	r2, [r3, #8]
 80121e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121e8:	61da      	str	r2, [r3, #28]
 80121ea:	6a3b      	ldr	r3, [r7, #32]
 80121ec:	685a      	ldr	r2, [r3, #4]
 80121ee:	6a3b      	ldr	r3, [r7, #32]
 80121f0:	f103 0304 	add.w	r3, r3, #4
 80121f4:	429a      	cmp	r2, r3
 80121f6:	d103      	bne.n	8012200 <dwc_otg_pcd_ep_queue+0x3d4>
 80121f8:	6a3b      	ldr	r3, [r7, #32]
 80121fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80121fc:	605a      	str	r2, [r3, #4]
 80121fe:	e003      	b.n	8012208 <dwc_otg_pcd_ep_queue+0x3dc>
 8012200:	6a3b      	ldr	r3, [r7, #32]
 8012202:	689b      	ldr	r3, [r3, #8]
 8012204:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012206:	619a      	str	r2, [r3, #24]
 8012208:	6a3b      	ldr	r3, [r7, #32]
 801220a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801220c:	609a      	str	r2, [r3, #8]
	}
#endif

	if (req != 0) {
 801220e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012210:	2b00      	cmp	r3, #0
 8012212:	d040      	beq.n	8012296 <dwc_otg_pcd_ep_queue+0x46a>
#ifndef USE_IFX_DEV
		++pcd->request_pending;
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
#endif
		if (ep->dwc_ep.is_in && ep->stopped
 8012214:	6a3b      	ldr	r3, [r7, #32]
 8012216:	7c5b      	ldrb	r3, [r3, #17]
 8012218:	f003 0301 	and.w	r3, r3, #1
 801221c:	b2db      	uxtb	r3, r3
 801221e:	2b00      	cmp	r3, #0
 8012220:	d039      	beq.n	8012296 <dwc_otg_pcd_ep_queue+0x46a>
 8012222:	6a3b      	ldr	r3, [r7, #32]
 8012224:	7b1b      	ldrb	r3, [r3, #12]
 8012226:	f003 0301 	and.w	r3, r3, #1
 801222a:	b2db      	uxtb	r3, r3
 801222c:	2b00      	cmp	r3, #0
 801222e:	d032      	beq.n	8012296 <dwc_otg_pcd_ep_queue+0x46a>
		    && !(GET_CORE_IF(pcd)->dma_enable)) {
 8012230:	68fb      	ldr	r3, [r7, #12]
 8012232:	689b      	ldr	r3, [r3, #8]
 8012234:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8012238:	2b00      	cmp	r3, #0
 801223a:	d12c      	bne.n	8012296 <dwc_otg_pcd_ep_queue+0x46a>
			/** @todo NGS Create a function for this. */
			diepmsk_data_t diepmsk = {.d32 = 0 };
 801223c:	f04f 0300 	mov.w	r3, #0
 8012240:	613b      	str	r3, [r7, #16]
			diepmsk.b.intktxfemp = 1;
 8012242:	693b      	ldr	r3, [r7, #16]
 8012244:	f043 0310 	orr.w	r3, r3, #16
 8012248:	613b      	str	r3, [r7, #16]
			if (GET_CORE_IF(pcd)->multiproc_int_enable) {
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	689b      	ldr	r3, [r3, #8]
 801224e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8012252:	2b00      	cmp	r3, #0
 8012254:	d012      	beq.n	801227c <dwc_otg_pcd_ep_queue+0x450>
				DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->dev_if->
 8012256:	68fb      	ldr	r3, [r7, #12]
 8012258:	689b      	ldr	r3, [r3, #8]
 801225a:	689b      	ldr	r3, [r3, #8]
 801225c:	681a      	ldr	r2, [r3, #0]
						 dev_global_regs->
						 diepeachintmsk[ep->dwc_ep.num],
 801225e:	6a3b      	ldr	r3, [r7, #32]
 8012260:	7c1b      	ldrb	r3, [r3, #16]
		    && !(GET_CORE_IF(pcd)->dma_enable)) {
			/** @todo NGS Create a function for this. */
			diepmsk_data_t diepmsk = {.d32 = 0 };
			diepmsk.b.intktxfemp = 1;
			if (GET_CORE_IF(pcd)->multiproc_int_enable) {
				DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->dev_if->
 8012262:	f103 0310 	add.w	r3, r3, #16
 8012266:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801226a:	18d2      	adds	r2, r2, r3
 801226c:	693b      	ldr	r3, [r7, #16]
 801226e:	4610      	mov	r0, r2
 8012270:	f04f 0100 	mov.w	r1, #0
 8012274:	461a      	mov	r2, r3
 8012276:	f7f4 fb2b 	bl	80068d0 <DWC_MODIFY_REG32>
 801227a:	e00c      	b.n	8012296 <dwc_otg_pcd_ep_queue+0x46a>
						 dev_global_regs->
						 diepeachintmsk[ep->dwc_ep.num],
						 0, diepmsk.d32);
			} else {
				DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->dev_if->
 801227c:	68fb      	ldr	r3, [r7, #12]
 801227e:	689b      	ldr	r3, [r3, #8]
 8012280:	689b      	ldr	r3, [r3, #8]
 8012282:	681b      	ldr	r3, [r3, #0]
 8012284:	f103 0210 	add.w	r2, r3, #16
 8012288:	693b      	ldr	r3, [r7, #16]
 801228a:	4610      	mov	r0, r2
 801228c:	f04f 0100 	mov.w	r1, #0
 8012290:	461a      	mov	r2, r3
 8012292:	f7f4 fb1d 	bl	80068d0 <DWC_MODIFY_REG32>
						 diepmsk.d32);
			}

		}
	}
	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8012296:	68fb      	ldr	r3, [r7, #12]
 8012298:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 801229c:	697b      	ldr	r3, [r7, #20]
 801229e:	4610      	mov	r0, r2
 80122a0:	4619      	mov	r1, r3
 80122a2:	f7f4 fb61 	bl	8006968 <DWC_SPINUNLOCK_IRQRESTORE>

	return 0;
 80122a6:	f04f 0300 	mov.w	r3, #0
}
 80122aa:	4618      	mov	r0, r3
 80122ac:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80122b0:	46bd      	mov	sp, r7
 80122b2:	bd80      	pop	{r7, pc}

080122b4 <dwc_otg_pcd_ep_dequeue>:

int dwc_otg_pcd_ep_dequeue(dwc_otg_pcd_t * pcd, void *ep_handle,
			   void *req_handle)
{
 80122b4:	b580      	push	{r7, lr}
 80122b6:	b088      	sub	sp, #32
 80122b8:	af00      	add	r7, sp, #0
 80122ba:	60f8      	str	r0, [r7, #12]
 80122bc:	60b9      	str	r1, [r7, #8]
 80122be:	607a      	str	r2, [r7, #4]
	dwc_irqflags_t flags;
	dwc_otg_pcd_request_t *req;
	dwc_otg_pcd_ep_t *ep;

	ep = get_ep_from_handle(pcd, ep_handle);
 80122c0:	68f8      	ldr	r0, [r7, #12]
 80122c2:	68b9      	ldr	r1, [r7, #8]
 80122c4:	f7fe fc26 	bl	8010b14 <get_ep_from_handle>
 80122c8:	61b8      	str	r0, [r7, #24]
	if (!ep || (!ep->desc && ep->dwc_ep.num != 0)) {
 80122ca:	69bb      	ldr	r3, [r7, #24]
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d007      	beq.n	80122e0 <dwc_otg_pcd_ep_dequeue+0x2c>
 80122d0:	69bb      	ldr	r3, [r7, #24]
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d106      	bne.n	80122e6 <dwc_otg_pcd_ep_dequeue+0x32>
 80122d8:	69bb      	ldr	r3, [r7, #24]
 80122da:	7c1b      	ldrb	r3, [r3, #16]
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d002      	beq.n	80122e6 <dwc_otg_pcd_ep_dequeue+0x32>
		DWC_WARN("bad argument\n");
		return -DWC_E_INVALID;
 80122e0:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 80122e4:	e052      	b.n	801238c <dwc_otg_pcd_ep_dequeue+0xd8>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 80122e6:	68fb      	ldr	r3, [r7, #12]
 80122e8:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80122ec:	f107 0314 	add.w	r3, r7, #20
 80122f0:	4610      	mov	r0, r2
 80122f2:	4619      	mov	r1, r3
 80122f4:	f7f4 fb2a 	bl	800694c <DWC_SPINLOCK_IRQSAVE>

	/* make sure it's actually queued on this endpoint */
	DWC_CIRCLEQ_FOREACH(req, &ep->queue, queue_entry) {
 80122f8:	69bb      	ldr	r3, [r7, #24]
 80122fa:	685b      	ldr	r3, [r3, #4]
 80122fc:	61fb      	str	r3, [r7, #28]
 80122fe:	e007      	b.n	8012310 <dwc_otg_pcd_ep_dequeue+0x5c>
		if (req->priv == (void *)req_handle) {
 8012300:	69fb      	ldr	r3, [r7, #28]
 8012302:	681a      	ldr	r2, [r3, #0]
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	429a      	cmp	r2, r3
 8012308:	d009      	beq.n	801231e <dwc_otg_pcd_ep_dequeue+0x6a>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);

	/* make sure it's actually queued on this endpoint */
	DWC_CIRCLEQ_FOREACH(req, &ep->queue, queue_entry) {
 801230a:	69fb      	ldr	r3, [r7, #28]
 801230c:	699b      	ldr	r3, [r3, #24]
 801230e:	61fb      	str	r3, [r7, #28]
 8012310:	69bb      	ldr	r3, [r7, #24]
 8012312:	f103 0204 	add.w	r2, r3, #4
 8012316:	69fb      	ldr	r3, [r7, #28]
 8012318:	429a      	cmp	r2, r3
 801231a:	d1f1      	bne.n	8012300 <dwc_otg_pcd_ep_dequeue+0x4c>
 801231c:	e000      	b.n	8012320 <dwc_otg_pcd_ep_dequeue+0x6c>
		if (req->priv == (void *)req_handle) {
			break;
 801231e:	bf00      	nop
		}
	}

	if (req->priv != (void *)req_handle) {
 8012320:	69fb      	ldr	r3, [r7, #28]
 8012322:	681a      	ldr	r2, [r3, #0]
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	429a      	cmp	r2, r3
 8012328:	d00a      	beq.n	8012340 <dwc_otg_pcd_ep_dequeue+0x8c>
		DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 801232a:	68fb      	ldr	r3, [r7, #12]
 801232c:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8012330:	697b      	ldr	r3, [r7, #20]
 8012332:	4610      	mov	r0, r2
 8012334:	4619      	mov	r1, r3
 8012336:	f7f4 fb17 	bl	8006968 <DWC_SPINUNLOCK_IRQRESTORE>
		return -DWC_E_INVALID;
 801233a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 801233e:	e025      	b.n	801238c <dwc_otg_pcd_ep_dequeue+0xd8>
	}

	if (!DWC_CIRCLEQ_EMPTY_ENTRY(req, queue_entry)) {
 8012340:	69fb      	ldr	r3, [r7, #28]
 8012342:	699b      	ldr	r3, [r3, #24]
 8012344:	2b00      	cmp	r3, #0
 8012346:	d103      	bne.n	8012350 <dwc_otg_pcd_ep_dequeue+0x9c>
 8012348:	69fb      	ldr	r3, [r7, #28]
 801234a:	69db      	ldr	r3, [r3, #28]
 801234c:	2b00      	cmp	r3, #0
 801234e:	d008      	beq.n	8012362 <dwc_otg_pcd_ep_dequeue+0xae>
		dwc_otg_request_done(ep, req, -DWC_E_RESTART);
 8012350:	69b8      	ldr	r0, [r7, #24]
 8012352:	69f9      	ldr	r1, [r7, #28]
 8012354:	f64f 4210 	movw	r2, #64528	; 0xfc10
 8012358:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 801235c:	f7fe fc34 	bl	8010bc8 <dwc_otg_request_done>
 8012360:	e002      	b.n	8012368 <dwc_otg_pcd_ep_dequeue+0xb4>
	} else {
		req = NULL;
 8012362:	f04f 0300 	mov.w	r3, #0
 8012366:	61fb      	str	r3, [r7, #28]
	}

	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8012368:	68fb      	ldr	r3, [r7, #12]
 801236a:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 801236e:	697b      	ldr	r3, [r7, #20]
 8012370:	4610      	mov	r0, r2
 8012372:	4619      	mov	r1, r3
 8012374:	f7f4 faf8 	bl	8006968 <DWC_SPINUNLOCK_IRQRESTORE>

	return req ? 0 : -DWC_E_SHUTDOWN;
 8012378:	69fb      	ldr	r3, [r7, #28]
 801237a:	2b00      	cmp	r3, #0
 801237c:	d002      	beq.n	8012384 <dwc_otg_pcd_ep_dequeue+0xd0>
 801237e:	f04f 0300 	mov.w	r3, #0
 8012382:	e003      	b.n	801238c <dwc_otg_pcd_ep_dequeue+0xd8>
 8012384:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8012388:	f6cf 73ff 	movt	r3, #65535	; 0xffff

}
 801238c:	4618      	mov	r0, r3
 801238e:	f107 0720 	add.w	r7, r7, #32
 8012392:	46bd      	mov	sp, r7
 8012394:	bd80      	pop	{r7, pc}
 8012396:	bf00      	nop

08012398 <dwc_otg_pcd_ep_halt>:

int dwc_otg_pcd_ep_halt(dwc_otg_pcd_t * pcd, void *ep_handle, int value)
{
 8012398:	b580      	push	{r7, lr}
 801239a:	b08a      	sub	sp, #40	; 0x28
 801239c:	af00      	add	r7, sp, #0
 801239e:	60f8      	str	r0, [r7, #12]
 80123a0:	60b9      	str	r1, [r7, #8]
 80123a2:	607a      	str	r2, [r7, #4]
	dwc_otg_pcd_ep_t *ep;
	dwc_irqflags_t flags;
	int retval = 0;
 80123a4:	f04f 0300 	mov.w	r3, #0
 80123a8:	627b      	str	r3, [r7, #36]	; 0x24

	ep = get_ep_from_handle(pcd, ep_handle);
 80123aa:	68f8      	ldr	r0, [r7, #12]
 80123ac:	68b9      	ldr	r1, [r7, #8]
 80123ae:	f7fe fbb1 	bl	8010b14 <get_ep_from_handle>
 80123b2:	6238      	str	r0, [r7, #32]

	if (!ep || (!ep->desc && ep != &pcd->ep0) ||
 80123b4:	6a3b      	ldr	r3, [r7, #32]
 80123b6:	2b00      	cmp	r3, #0
 80123b8:	d012      	beq.n	80123e0 <dwc_otg_pcd_ep_halt+0x48>
 80123ba:	6a3b      	ldr	r3, [r7, #32]
 80123bc:	681b      	ldr	r3, [r3, #0]
 80123be:	2b00      	cmp	r3, #0
 80123c0:	d105      	bne.n	80123ce <dwc_otg_pcd_ep_halt+0x36>
 80123c2:	68fb      	ldr	r3, [r7, #12]
 80123c4:	f103 0224 	add.w	r2, r3, #36	; 0x24
 80123c8:	6a3b      	ldr	r3, [r7, #32]
 80123ca:	429a      	cmp	r2, r3
 80123cc:	d108      	bne.n	80123e0 <dwc_otg_pcd_ep_halt+0x48>
	    (ep->desc && (ep->desc->bmAttributes == UE_ISOCHRONOUS))) {
 80123ce:	6a3b      	ldr	r3, [r7, #32]
 80123d0:	681b      	ldr	r3, [r3, #0]
	dwc_irqflags_t flags;
	int retval = 0;

	ep = get_ep_from_handle(pcd, ep_handle);

	if (!ep || (!ep->desc && ep != &pcd->ep0) ||
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	d007      	beq.n	80123e6 <dwc_otg_pcd_ep_halt+0x4e>
	    (ep->desc && (ep->desc->bmAttributes == UE_ISOCHRONOUS))) {
 80123d6:	6a3b      	ldr	r3, [r7, #32]
 80123d8:	681b      	ldr	r3, [r3, #0]
 80123da:	78db      	ldrb	r3, [r3, #3]
 80123dc:	2b01      	cmp	r3, #1
 80123de:	d102      	bne.n	80123e6 <dwc_otg_pcd_ep_halt+0x4e>
		DWC_WARN("%s, bad ep\n", __func__);
		return -DWC_E_INVALID;
 80123e0:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 80123e4:	e0ad      	b.n	8012542 <dwc_otg_pcd_ep_halt+0x1aa>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 80123e6:	68fb      	ldr	r3, [r7, #12]
 80123e8:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80123ec:	f107 031c 	add.w	r3, r7, #28
 80123f0:	4610      	mov	r0, r2
 80123f2:	4619      	mov	r1, r3
 80123f4:	f7f4 faaa 	bl	800694c <DWC_SPINLOCK_IRQSAVE>
	if (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 80123f8:	6a3b      	ldr	r3, [r7, #32]
 80123fa:	685a      	ldr	r2, [r3, #4]
 80123fc:	6a3b      	ldr	r3, [r7, #32]
 80123fe:	f103 0304 	add.w	r3, r3, #4
 8012402:	429a      	cmp	r2, r3
 8012404:	d005      	beq.n	8012412 <dwc_otg_pcd_ep_halt+0x7a>
		DWC_WARN("%d %s XFer In process\n", ep->dwc_ep.num,
			 ep->dwc_ep.is_in ? "IN" : "OUT");
		retval = -DWC_E_AGAIN;
 8012406:	f64f 4311 	movw	r3, #64529	; 0xfc11
 801240a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 801240e:	627b      	str	r3, [r7, #36]	; 0x24
 8012410:	e08e      	b.n	8012530 <dwc_otg_pcd_ep_halt+0x198>
	} else if (value == 0) {
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	2b00      	cmp	r3, #0
 8012416:	d109      	bne.n	801242c <dwc_otg_pcd_ep_halt+0x94>
		dwc_otg_ep_clear_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
 8012418:	68fb      	ldr	r3, [r7, #12]
 801241a:	689a      	ldr	r2, [r3, #8]
 801241c:	6a3b      	ldr	r3, [r7, #32]
 801241e:	f103 0310 	add.w	r3, r3, #16
 8012422:	4610      	mov	r0, r2
 8012424:	4619      	mov	r1, r3
 8012426:	f7fa fbfb 	bl	800cc20 <dwc_otg_ep_clear_stall>
 801242a:	e081      	b.n	8012530 <dwc_otg_pcd_ep_halt+0x198>
	} else if (value == 1) {
 801242c:	687b      	ldr	r3, [r7, #4]
 801242e:	2b01      	cmp	r3, #1
 8012430:	d169      	bne.n	8012506 <dwc_otg_pcd_ep_halt+0x16e>
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
 8012432:	6a3b      	ldr	r3, [r7, #32]
 8012434:	7c5b      	ldrb	r3, [r3, #17]
 8012436:	f003 0301 	and.w	r3, r3, #1
 801243a:	b2db      	uxtb	r3, r3
 801243c:	2b00      	cmp	r3, #0
 801243e:	d04b      	beq.n	80124d8 <dwc_otg_pcd_ep_halt+0x140>
 8012440:	68fb      	ldr	r3, [r7, #12]
 8012442:	689b      	ldr	r3, [r3, #8]
 8012444:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8012448:	2b00      	cmp	r3, #0
 801244a:	d045      	beq.n	80124d8 <dwc_otg_pcd_ep_halt+0x140>
			dtxfsts_data_t txstatus;
			fifosize_data_t txfifosize;

			txfifosize.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
 801244c:	68fb      	ldr	r3, [r7, #12]
 801244e:	689b      	ldr	r3, [r3, #8]
 8012450:	685a      	ldr	r2, [r3, #4]
					   dtxfsiz[ep->dwc_ep.tx_fifo_num]);
 8012452:	6a3b      	ldr	r3, [r7, #32]
 8012454:	7c5b      	ldrb	r3, [r3, #17]
 8012456:	f3c3 0383 	ubfx	r3, r3, #2, #4
 801245a:	b2db      	uxtb	r3, r3
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
			dtxfsts_data_t txstatus;
			fifosize_data_t txfifosize;

			txfifosize.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
 801245c:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8012460:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012464:	18d3      	adds	r3, r2, r3
 8012466:	f103 0304 	add.w	r3, r3, #4
 801246a:	4618      	mov	r0, r3
 801246c:	f7f4 fa16 	bl	800689c <DWC_READ_REG32>
 8012470:	4603      	mov	r3, r0
	} else if (value == 1) {
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
			dtxfsts_data_t txstatus;
			fifosize_data_t txfifosize;

			txfifosize.d32 =
 8012472:	617b      	str	r3, [r7, #20]
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   dtxfsiz[ep->dwc_ep.tx_fifo_num]);
			txstatus.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->dev_if->
 8012474:	68fb      	ldr	r3, [r7, #12]
 8012476:	689b      	ldr	r3, [r3, #8]
 8012478:	689a      	ldr	r2, [r3, #8]
					   in_ep_regs[ep->dwc_ep.num]->dtxfsts);
 801247a:	6a3b      	ldr	r3, [r7, #32]
 801247c:	7c1b      	ldrb	r3, [r3, #16]
 801247e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012482:	18d3      	adds	r3, r2, r3
 8012484:	685b      	ldr	r3, [r3, #4]

			txfifosize.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   dtxfsiz[ep->dwc_ep.tx_fifo_num]);
			txstatus.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->dev_if->
 8012486:	f103 0318 	add.w	r3, r3, #24
 801248a:	4618      	mov	r0, r3
 801248c:	f7f4 fa06 	bl	800689c <DWC_READ_REG32>
 8012490:	4603      	mov	r3, r0
			fifosize_data_t txfifosize;

			txfifosize.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   dtxfsiz[ep->dwc_ep.tx_fifo_num]);
			txstatus.d32 =
 8012492:	61bb      	str	r3, [r7, #24]
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->dev_if->
					   in_ep_regs[ep->dwc_ep.num]->dtxfsts);

			if (txstatus.b.txfspcavail < txfifosize.b.depth) {
 8012494:	8b3a      	ldrh	r2, [r7, #24]
 8012496:	8afb      	ldrh	r3, [r7, #22]
 8012498:	429a      	cmp	r2, r3
 801249a:	d205      	bcs.n	80124a8 <dwc_otg_pcd_ep_halt+0x110>
				DWC_WARN("%s() Data In Tx Fifo\n", __func__);
				retval = -DWC_E_AGAIN;
 801249c:	f64f 4311 	movw	r3, #64529	; 0xfc11
 80124a0:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80124a4:	627b      	str	r3, [r7, #36]	; 0x24
			 ep->dwc_ep.is_in ? "IN" : "OUT");
		retval = -DWC_E_AGAIN;
	} else if (value == 0) {
		dwc_otg_ep_clear_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
	} else if (value == 1) {
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
 80124a6:	e043      	b.n	8012530 <dwc_otg_pcd_ep_halt+0x198>

			if (txstatus.b.txfspcavail < txfifosize.b.depth) {
				DWC_WARN("%s() Data In Tx Fifo\n", __func__);
				retval = -DWC_E_AGAIN;
			} else {
				if (ep->dwc_ep.num == 0) {
 80124a8:	6a3b      	ldr	r3, [r7, #32]
 80124aa:	7c1b      	ldrb	r3, [r3, #16]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d103      	bne.n	80124b8 <dwc_otg_pcd_ep_halt+0x120>
					pcd->ep0state = EP0_STALL;
 80124b0:	68fb      	ldr	r3, [r7, #12]
 80124b2:	f04f 0206 	mov.w	r2, #6
 80124b6:	731a      	strb	r2, [r3, #12]
				}

				ep->stopped = 1;
 80124b8:	6a3a      	ldr	r2, [r7, #32]
 80124ba:	7b13      	ldrb	r3, [r2, #12]
 80124bc:	f043 0301 	orr.w	r3, r3, #1
 80124c0:	7313      	strb	r3, [r2, #12]
				dwc_otg_ep_set_stall(GET_CORE_IF(pcd),
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	689a      	ldr	r2, [r3, #8]
 80124c6:	6a3b      	ldr	r3, [r7, #32]
 80124c8:	f103 0310 	add.w	r3, r3, #16
 80124cc:	4610      	mov	r0, r2
 80124ce:	4619      	mov	r1, r3
 80124d0:	f7fa fb5a 	bl	800cb88 <dwc_otg_ep_set_stall>
			 ep->dwc_ep.is_in ? "IN" : "OUT");
		retval = -DWC_E_AGAIN;
	} else if (value == 0) {
		dwc_otg_ep_clear_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
	} else if (value == 1) {
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
 80124d4:	bf00      	nop
 80124d6:	e02b      	b.n	8012530 <dwc_otg_pcd_ep_halt+0x198>
				ep->stopped = 1;
				dwc_otg_ep_set_stall(GET_CORE_IF(pcd),
						     &ep->dwc_ep);
			}
		} else {
			if (ep->dwc_ep.num == 0) {
 80124d8:	6a3b      	ldr	r3, [r7, #32]
 80124da:	7c1b      	ldrb	r3, [r3, #16]
 80124dc:	2b00      	cmp	r3, #0
 80124de:	d103      	bne.n	80124e8 <dwc_otg_pcd_ep_halt+0x150>
				pcd->ep0state = EP0_STALL;
 80124e0:	68fb      	ldr	r3, [r7, #12]
 80124e2:	f04f 0206 	mov.w	r2, #6
 80124e6:	731a      	strb	r2, [r3, #12]
			}

			ep->stopped = 1;
 80124e8:	6a3a      	ldr	r2, [r7, #32]
 80124ea:	7b13      	ldrb	r3, [r2, #12]
 80124ec:	f043 0301 	orr.w	r3, r3, #1
 80124f0:	7313      	strb	r3, [r2, #12]
			dwc_otg_ep_set_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
 80124f2:	68fb      	ldr	r3, [r7, #12]
 80124f4:	689a      	ldr	r2, [r3, #8]
 80124f6:	6a3b      	ldr	r3, [r7, #32]
 80124f8:	f103 0310 	add.w	r3, r3, #16
 80124fc:	4610      	mov	r0, r2
 80124fe:	4619      	mov	r1, r3
 8012500:	f7fa fb42 	bl	800cb88 <dwc_otg_ep_set_stall>
 8012504:	e014      	b.n	8012530 <dwc_otg_pcd_ep_halt+0x198>
		}
	} else if (value == 2) {
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	2b02      	cmp	r3, #2
 801250a:	d107      	bne.n	801251c <dwc_otg_pcd_ep_halt+0x184>
		ep->dwc_ep.stall_clear_flag = 0;
 801250c:	6a3a      	ldr	r2, [r7, #32]
 801250e:	f892 3036 	ldrb.w	r3, [r2, #54]	; 0x36
 8012512:	f36f 03c3 	bfc	r3, #3, #1
 8012516:	f882 3036 	strb.w	r3, [r2, #54]	; 0x36
 801251a:	e009      	b.n	8012530 <dwc_otg_pcd_ep_halt+0x198>
	} else if (value == 3) {
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	2b03      	cmp	r3, #3
 8012520:	d106      	bne.n	8012530 <dwc_otg_pcd_ep_halt+0x198>
		ep->dwc_ep.stall_clear_flag = 1;
 8012522:	6a3a      	ldr	r2, [r7, #32]
 8012524:	f892 3036 	ldrb.w	r3, [r2, #54]	; 0x36
 8012528:	f043 0308 	orr.w	r3, r3, #8
 801252c:	f882 3036 	strb.w	r3, [r2, #54]	; 0x36
	}

	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8012536:	69fb      	ldr	r3, [r7, #28]
 8012538:	4610      	mov	r0, r2
 801253a:	4619      	mov	r1, r3
 801253c:	f7f4 fa14 	bl	8006968 <DWC_SPINUNLOCK_IRQRESTORE>

	return retval;
 8012540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012542:	4618      	mov	r0, r3
 8012544:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8012548:	46bd      	mov	sp, r7
 801254a:	bd80      	pop	{r7, pc}

0801254c <dwc_otg_pcd_rem_wkup_from_suspend>:

/**
 * This function initiates remote wakeup of the host from suspend state.
 */
void dwc_otg_pcd_rem_wkup_from_suspend(dwc_otg_pcd_t * pcd, int set)
{
 801254c:	b580      	push	{r7, lr}
 801254e:	b086      	sub	sp, #24
 8012550:	af00      	add	r7, sp, #0
 8012552:	6078      	str	r0, [r7, #4]
 8012554:	6039      	str	r1, [r7, #0]
	dctl_data_t dctl = { 0 };
 8012556:	f04f 0300 	mov.w	r3, #0
 801255a:	613b      	str	r3, [r7, #16]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	689b      	ldr	r3, [r3, #8]
 8012560:	617b      	str	r3, [r7, #20]
	dsts_data_t dsts;

	dsts.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
 8012562:	697b      	ldr	r3, [r7, #20]
 8012564:	689b      	ldr	r3, [r3, #8]
 8012566:	681b      	ldr	r3, [r3, #0]
 8012568:	f103 0308 	add.w	r3, r3, #8
 801256c:	4618      	mov	r0, r3
 801256e:	f7f4 f995 	bl	800689c <DWC_READ_REG32>
 8012572:	4603      	mov	r3, r0
 8012574:	60fb      	str	r3, [r7, #12]
	if (!dsts.b.suspsts) {
		DWC_WARN("Remote wakeup while is not in suspend state\n");
	}
	/* Check if DEVICE_REMOTE_WAKEUP feature enabled */
	if (pcd->remote_wakeup_enable) {
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	7b5b      	ldrb	r3, [r3, #13]
 801257a:	f003 0304 	and.w	r3, r3, #4
 801257e:	b2db      	uxtb	r3, r3
 8012580:	2b00      	cmp	r3, #0
 8012582:	d05f      	beq.n	8012644 <dwc_otg_pcd_rem_wkup_from_suspend+0xf8>
		if (set) {
 8012584:	683b      	ldr	r3, [r7, #0]
 8012586:	2b00      	cmp	r3, #0
 8012588:	d05c      	beq.n	8012644 <dwc_otg_pcd_rem_wkup_from_suspend+0xf8>

			if (core_if->adp_enable) {
 801258a:	697b      	ldr	r3, [r7, #20]
 801258c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8012590:	2b00      	cmp	r3, #0
 8012592:	d037      	beq.n	8012604 <dwc_otg_pcd_rem_wkup_from_suspend+0xb8>
				gpwrdn_data_t gpwrdn;

				dwc_otg_adp_probe_stop(core_if);
 8012594:	6978      	ldr	r0, [r7, #20]
 8012596:	f7f4 ff79 	bl	800748c <dwc_otg_adp_probe_stop>

				/* Mask SRP detected interrupt from Power Down Logic */
				gpwrdn.d32 = 0;
 801259a:	f04f 0300 	mov.w	r3, #0
 801259e:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.srp_det_msk = 1;
 80125a0:	68bb      	ldr	r3, [r7, #8]
 80125a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80125a6:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 80125a8:	697b      	ldr	r3, [r7, #20]
 80125aa:	685b      	ldr	r3, [r3, #4]
 80125ac:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80125b0:	68bb      	ldr	r3, [r7, #8]
 80125b2:	4610      	mov	r0, r2
 80125b4:	4619      	mov	r1, r3
 80125b6:	f04f 0200 	mov.w	r2, #0
 80125ba:	f7f4 f989 	bl	80068d0 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/* Disable Power Down Logic */
				gpwrdn.d32 = 0;
 80125be:	f04f 0300 	mov.w	r3, #0
 80125c2:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.pmuactv = 1;
 80125c4:	68bb      	ldr	r3, [r7, #8]
 80125c6:	f043 0302 	orr.w	r3, r3, #2
 80125ca:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 80125cc:	697b      	ldr	r3, [r7, #20]
 80125ce:	685b      	ldr	r3, [r3, #4]
 80125d0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80125d4:	68bb      	ldr	r3, [r7, #8]
 80125d6:	4610      	mov	r0, r2
 80125d8:	4619      	mov	r1, r3
 80125da:	f04f 0200 	mov.w	r2, #0
 80125de:	f7f4 f977 	bl	80068d0 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/*
				 * Initialize the Core for Device mode.
				 */
				core_if->op_state = B_PERIPHERAL;
 80125e2:	697b      	ldr	r3, [r7, #20]
 80125e4:	f04f 0204 	mov.w	r2, #4
 80125e8:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				dwc_otg_core_init(core_if);
 80125ec:	6978      	ldr	r0, [r7, #20]
 80125ee:	f7f6 ff5d 	bl	80094ac <dwc_otg_core_init>
				dwc_otg_enable_global_interrupts(core_if);
 80125f2:	6978      	ldr	r0, [r7, #20]
 80125f4:	f7f5 fd20 	bl	8008038 <dwc_otg_enable_global_interrupts>
				cil_pcd_start(core_if);
 80125f8:	6978      	ldr	r0, [r7, #20]
 80125fa:	f7fe fa71 	bl	8010ae0 <cil_pcd_start>

				dwc_otg_initiate_srp(core_if);
 80125fe:	6978      	ldr	r0, [r7, #20]
 8012600:	f7fc fe92 	bl	800f328 <dwc_otg_initiate_srp>
			}

			dctl.b.rmtwkupsig = 1;
 8012604:	693b      	ldr	r3, [r7, #16]
 8012606:	f043 0301 	orr.w	r3, r3, #1
 801260a:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->dev_if->
 801260c:	697b      	ldr	r3, [r7, #20]
 801260e:	689b      	ldr	r3, [r3, #8]
 8012610:	681b      	ldr	r3, [r3, #0]
 8012612:	f103 0204 	add.w	r2, r3, #4
 8012616:	693b      	ldr	r3, [r7, #16]
 8012618:	4610      	mov	r0, r2
 801261a:	f04f 0100 	mov.w	r1, #0
 801261e:	461a      	mov	r2, r3
 8012620:	f7f4 f956 	bl	80068d0 <DWC_MODIFY_REG32>
					 dev_global_regs->dctl, 0, dctl.d32);
			DWC_DEBUGPL(DBG_PCD, "Set Remote Wakeup\n");

			dwc_mdelay(2);
 8012624:	f04f 0002 	mov.w	r0, #2
 8012628:	f7f4 fa04 	bl	8006a34 <DWC_MDELAY>
			DWC_MODIFY_REG32(&core_if->dev_if->
 801262c:	697b      	ldr	r3, [r7, #20]
 801262e:	689b      	ldr	r3, [r3, #8]
 8012630:	681b      	ldr	r3, [r3, #0]
 8012632:	f103 0204 	add.w	r2, r3, #4
 8012636:	693b      	ldr	r3, [r7, #16]
 8012638:	4610      	mov	r0, r2
 801263a:	4619      	mov	r1, r3
 801263c:	f04f 0200 	mov.w	r2, #0
 8012640:	f7f4 f946 	bl	80068d0 <DWC_MODIFY_REG32>
			DWC_DEBUGPL(DBG_PCD, "Clear Remote Wakeup\n");
		}
	} else {
		DWC_DEBUGPL(DBG_PCD, "Remote Wakeup is disabled\n");
	}
}
 8012644:	f107 0718 	add.w	r7, r7, #24
 8012648:	46bd      	mov	sp, r7
 801264a:	bd80      	pop	{r7, pc}

0801264c <dwc_otg_pcd_remote_wakeup>:

/**
 * Performs remote wakeup.
 */
void dwc_otg_pcd_remote_wakeup(dwc_otg_pcd_t * pcd, int set)
{
 801264c:	b580      	push	{r7, lr}
 801264e:	b084      	sub	sp, #16
 8012650:	af00      	add	r7, sp, #0
 8012652:	6078      	str	r0, [r7, #4]
 8012654:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	689b      	ldr	r3, [r3, #8]
 801265a:	60fb      	str	r3, [r7, #12]
	dwc_irqflags_t flags;
	if (dwc_otg_is_device_mode(core_if)) {
 801265c:	68f8      	ldr	r0, [r7, #12]
 801265e:	f7fa fc7f 	bl	800cf60 <dwc_otg_is_device_mode>
 8012662:	4603      	mov	r3, r0
 8012664:	2b00      	cmp	r3, #0
 8012666:	d014      	beq.n	8012692 <dwc_otg_pcd_remote_wakeup+0x46>
		DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 801266e:	f107 0308 	add.w	r3, r7, #8
 8012672:	4610      	mov	r0, r2
 8012674:	4619      	mov	r1, r3
 8012676:	f7f4 f969 	bl	800694c <DWC_SPINLOCK_IRQSAVE>
#ifdef CONFIG_USB_DWC_OTG_LPM
		if (core_if->lx_state == DWC_OTG_L1) {
			dwc_otg_pcd_rem_wkup_from_sleep(pcd, set);
		} else {
#endif
			dwc_otg_pcd_rem_wkup_from_suspend(pcd, set);
 801267a:	6878      	ldr	r0, [r7, #4]
 801267c:	6839      	ldr	r1, [r7, #0]
 801267e:	f7ff ff65 	bl	801254c <dwc_otg_pcd_rem_wkup_from_suspend>
#ifdef CONFIG_USB_DWC_OTG_LPM
		}
#endif
		DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8012688:	68bb      	ldr	r3, [r7, #8]
 801268a:	4610      	mov	r0, r2
 801268c:	4619      	mov	r1, r3
 801268e:	f7f4 f96b 	bl	8006968 <DWC_SPINUNLOCK_IRQRESTORE>
	}
	return;
}
 8012692:	f107 0710 	add.w	r7, r7, #16
 8012696:	46bd      	mov	sp, r7
 8012698:	bd80      	pop	{r7, pc}
 801269a:	bf00      	nop

0801269c <dwc_otg_pcd_disconnect_us>:

void dwc_otg_pcd_disconnect_us(dwc_otg_pcd_t * pcd, int no_of_usecs)
{
 801269c:	b580      	push	{r7, lr}
 801269e:	b084      	sub	sp, #16
 80126a0:	af00      	add	r7, sp, #0
 80126a2:	6078      	str	r0, [r7, #4]
 80126a4:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	689b      	ldr	r3, [r3, #8]
 80126aa:	60fb      	str	r3, [r7, #12]
	dctl_data_t dctl = { 0 };
 80126ac:	f04f 0300 	mov.w	r3, #0
 80126b0:	60bb      	str	r3, [r7, #8]

	if (dwc_otg_is_device_mode(core_if)) {
 80126b2:	68f8      	ldr	r0, [r7, #12]
 80126b4:	f7fa fc54 	bl	800cf60 <dwc_otg_is_device_mode>
 80126b8:	4603      	mov	r3, r0
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	d01f      	beq.n	80126fe <dwc_otg_pcd_disconnect_us+0x62>
		dctl.b.sftdiscon = 1;
 80126be:	68bb      	ldr	r3, [r7, #8]
 80126c0:	f043 0302 	orr.w	r3, r3, #2
 80126c4:	60bb      	str	r3, [r7, #8]
		DWC_PRINTF("Soft disconnect for %d useconds\n",no_of_usecs);
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, 0, dctl.d32);
 80126c6:	68fb      	ldr	r3, [r7, #12]
 80126c8:	689b      	ldr	r3, [r3, #8]
 80126ca:	681b      	ldr	r3, [r3, #0]
 80126cc:	f103 0204 	add.w	r2, r3, #4
 80126d0:	68bb      	ldr	r3, [r7, #8]
 80126d2:	4610      	mov	r0, r2
 80126d4:	f04f 0100 	mov.w	r1, #0
 80126d8:	461a      	mov	r2, r3
 80126da:	f7f4 f8f9 	bl	80068d0 <DWC_MODIFY_REG32>
		dwc_udelay(no_of_usecs);
 80126de:	683b      	ldr	r3, [r7, #0]
 80126e0:	4618      	mov	r0, r3
 80126e2:	f7f4 f985 	bl	80069f0 <DWC_UDELAY>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32,0);
 80126e6:	68fb      	ldr	r3, [r7, #12]
 80126e8:	689b      	ldr	r3, [r3, #8]
 80126ea:	681b      	ldr	r3, [r3, #0]
 80126ec:	f103 0204 	add.w	r2, r3, #4
 80126f0:	68bb      	ldr	r3, [r7, #8]
 80126f2:	4610      	mov	r0, r2
 80126f4:	4619      	mov	r1, r3
 80126f6:	f04f 0200 	mov.w	r2, #0
 80126fa:	f7f4 f8e9 	bl	80068d0 <DWC_MODIFY_REG32>
	} else{
		DWC_PRINTF("NOT SUPPORTED IN HOST MODE\n");
	}
	return;

}
 80126fe:	f107 0710 	add.w	r7, r7, #16
 8012702:	46bd      	mov	sp, r7
 8012704:	bd80      	pop	{r7, pc}
 8012706:	bf00      	nop

08012708 <dwc_otg_pcd_wakeup>:

int dwc_otg_pcd_wakeup(dwc_otg_pcd_t * pcd)
{
 8012708:	b580      	push	{r7, lr}
 801270a:	b084      	sub	sp, #16
 801270c:	af00      	add	r7, sp, #0
 801270e:	6078      	str	r0, [r7, #4]
	 * remote wakeup signaling is started.
	 */

	/* Check if valid session */
	gotgctl.d32 =
	    DWC_READ_REG32(&(GET_CORE_IF(pcd)->core_global_regs->gotgctl));
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	689b      	ldr	r3, [r3, #8]
 8012714:	685b      	ldr	r3, [r3, #4]
 8012716:	4618      	mov	r0, r3
 8012718:	f7f4 f8c0 	bl	800689c <DWC_READ_REG32>
 801271c:	4603      	mov	r3, r0
	 * a session is already in progress, but the device is suspended,
	 * remote wakeup signaling is started.
	 */

	/* Check if valid session */
	gotgctl.d32 =
 801271e:	60bb      	str	r3, [r7, #8]
	    DWC_READ_REG32(&(GET_CORE_IF(pcd)->core_global_regs->gotgctl));
	if (gotgctl.b.bsesvld) {
 8012720:	7abb      	ldrb	r3, [r7, #10]
 8012722:	f003 0308 	and.w	r3, r3, #8
 8012726:	b2db      	uxtb	r3, r3
 8012728:	2b00      	cmp	r3, #0
 801272a:	d016      	beq.n	801275a <dwc_otg_pcd_wakeup+0x52>
		/* Check if suspend state */
		dsts.d32 =
		    DWC_READ_REG32(&
				   (GET_CORE_IF(pcd)->dev_if->
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	689b      	ldr	r3, [r3, #8]
 8012730:	689b      	ldr	r3, [r3, #8]
 8012732:	681b      	ldr	r3, [r3, #0]
	gotgctl.d32 =
	    DWC_READ_REG32(&(GET_CORE_IF(pcd)->core_global_regs->gotgctl));
	if (gotgctl.b.bsesvld) {
		/* Check if suspend state */
		dsts.d32 =
		    DWC_READ_REG32(&
 8012734:	f103 0308 	add.w	r3, r3, #8
 8012738:	4618      	mov	r0, r3
 801273a:	f7f4 f8af 	bl	800689c <DWC_READ_REG32>
 801273e:	4603      	mov	r3, r0
	/* Check if valid session */
	gotgctl.d32 =
	    DWC_READ_REG32(&(GET_CORE_IF(pcd)->core_global_regs->gotgctl));
	if (gotgctl.b.bsesvld) {
		/* Check if suspend state */
		dsts.d32 =
 8012740:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&
				   (GET_CORE_IF(pcd)->dev_if->
				    dev_global_regs->dsts));
		if (dsts.b.suspsts) {
 8012742:	7b3b      	ldrb	r3, [r7, #12]
 8012744:	f003 0301 	and.w	r3, r3, #1
 8012748:	b2db      	uxtb	r3, r3
 801274a:	2b00      	cmp	r3, #0
 801274c:	d008      	beq.n	8012760 <dwc_otg_pcd_wakeup+0x58>
			dwc_otg_pcd_remote_wakeup(pcd, 1);
 801274e:	6878      	ldr	r0, [r7, #4]
 8012750:	f04f 0101 	mov.w	r1, #1
 8012754:	f7ff ff7a 	bl	801264c <dwc_otg_pcd_remote_wakeup>
 8012758:	e002      	b.n	8012760 <dwc_otg_pcd_wakeup+0x58>
		}
	} else {
		dwc_otg_pcd_initiate_srp(pcd);
 801275a:	6878      	ldr	r0, [r7, #4]
 801275c:	f000 f808 	bl	8012770 <dwc_otg_pcd_initiate_srp>
	}

	return 0;
 8012760:	f04f 0300 	mov.w	r3, #0

}
 8012764:	4618      	mov	r0, r3
 8012766:	f107 0710 	add.w	r7, r7, #16
 801276a:	46bd      	mov	sp, r7
 801276c:	bd80      	pop	{r7, pc}
 801276e:	bf00      	nop

08012770 <dwc_otg_pcd_initiate_srp>:
 * 6 seconds.
 *
 * @param pcd the pcd structure.
 */
void dwc_otg_pcd_initiate_srp(dwc_otg_pcd_t * pcd)
{
 8012770:	b580      	push	{r7, lr}
 8012772:	b084      	sub	sp, #16
 8012774:	af00      	add	r7, sp, #0
 8012776:	6078      	str	r0, [r7, #4]
	dwc_irqflags_t flags;
	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 801277e:	f107 030c 	add.w	r3, r7, #12
 8012782:	4610      	mov	r0, r2
 8012784:	4619      	mov	r1, r3
 8012786:	f7f4 f8e1 	bl	800694c <DWC_SPINLOCK_IRQSAVE>
	dwc_otg_initiate_srp(GET_CORE_IF(pcd));
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	689b      	ldr	r3, [r3, #8]
 801278e:	4618      	mov	r0, r3
 8012790:	f7fc fdca 	bl	800f328 <dwc_otg_initiate_srp>
	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 801279a:	68fb      	ldr	r3, [r7, #12]
 801279c:	4610      	mov	r0, r2
 801279e:	4619      	mov	r1, r3
 80127a0:	f7f4 f8e2 	bl	8006968 <DWC_SPINUNLOCK_IRQRESTORE>
}
 80127a4:	f107 0710 	add.w	r7, r7, #16
 80127a8:	46bd      	mov	sp, r7
 80127aa:	bd80      	pop	{r7, pc}

080127ac <dwc_otg_pcd_get_frame_number>:

int dwc_otg_pcd_get_frame_number(dwc_otg_pcd_t * pcd)
{
 80127ac:	b580      	push	{r7, lr}
 80127ae:	b082      	sub	sp, #8
 80127b0:	af00      	add	r7, sp, #0
 80127b2:	6078      	str	r0, [r7, #4]
	return dwc_otg_get_frame_number(GET_CORE_IF(pcd));
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	689b      	ldr	r3, [r3, #8]
 80127b8:	4618      	mov	r0, r3
 80127ba:	f7f8 fec7 	bl	800b54c <dwc_otg_get_frame_number>
 80127be:	4603      	mov	r3, r0
}
 80127c0:	4618      	mov	r0, r3
 80127c2:	f107 0708 	add.w	r7, r7, #8
 80127c6:	46bd      	mov	sp, r7
 80127c8:	bd80      	pop	{r7, pc}
 80127ca:	bf00      	nop

080127cc <dwc_otg_pcd_is_lpm_enabled>:

int dwc_otg_pcd_is_lpm_enabled(dwc_otg_pcd_t * pcd)
{
 80127cc:	b480      	push	{r7}
 80127ce:	b083      	sub	sp, #12
 80127d0:	af00      	add	r7, sp, #0
 80127d2:	6078      	str	r0, [r7, #4]
	return GET_CORE_IF(pcd)->core_params->lpm_enable;
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	689b      	ldr	r3, [r3, #8]
 80127d8:	681b      	ldr	r3, [r3, #0]
 80127da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
}
 80127de:	4618      	mov	r0, r3
 80127e0:	f107 070c 	add.w	r7, r7, #12
 80127e4:	46bd      	mov	sp, r7
 80127e6:	bc80      	pop	{r7}
 80127e8:	4770      	bx	lr
 80127ea:	bf00      	nop

080127ec <get_b_hnp_enable>:

uint32_t get_b_hnp_enable(dwc_otg_pcd_t * pcd)
{
 80127ec:	b480      	push	{r7}
 80127ee:	b083      	sub	sp, #12
 80127f0:	af00      	add	r7, sp, #0
 80127f2:	6078      	str	r0, [r7, #4]
	return pcd->b_hnp_enable;
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	7b5b      	ldrb	r3, [r3, #13]
 80127f8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80127fc:	b2db      	uxtb	r3, r3
}
 80127fe:	4618      	mov	r0, r3
 8012800:	f107 070c 	add.w	r7, r7, #12
 8012804:	46bd      	mov	sp, r7
 8012806:	bc80      	pop	{r7}
 8012808:	4770      	bx	lr
 801280a:	bf00      	nop

0801280c <get_a_hnp_support>:

uint32_t get_a_hnp_support(dwc_otg_pcd_t * pcd)
{
 801280c:	b480      	push	{r7}
 801280e:	b083      	sub	sp, #12
 8012810:	af00      	add	r7, sp, #0
 8012812:	6078      	str	r0, [r7, #4]
	return pcd->a_hnp_support;
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	7b5b      	ldrb	r3, [r3, #13]
 8012818:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801281c:	b2db      	uxtb	r3, r3
}
 801281e:	4618      	mov	r0, r3
 8012820:	f107 070c 	add.w	r7, r7, #12
 8012824:	46bd      	mov	sp, r7
 8012826:	bc80      	pop	{r7}
 8012828:	4770      	bx	lr
 801282a:	bf00      	nop

0801282c <get_a_alt_hnp_support>:

uint32_t get_a_alt_hnp_support(dwc_otg_pcd_t * pcd)
{
 801282c:	b480      	push	{r7}
 801282e:	b083      	sub	sp, #12
 8012830:	af00      	add	r7, sp, #0
 8012832:	6078      	str	r0, [r7, #4]
	return pcd->a_alt_hnp_support;
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	7b5b      	ldrb	r3, [r3, #13]
 8012838:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801283c:	b2db      	uxtb	r3, r3
}
 801283e:	4618      	mov	r0, r3
 8012840:	f107 070c 	add.w	r7, r7, #12
 8012844:	46bd      	mov	sp, r7
 8012846:	bc80      	pop	{r7}
 8012848:	4770      	bx	lr
 801284a:	bf00      	nop

0801284c <dwc_otg_pcd_get_rmwkup_enable>:

int dwc_otg_pcd_get_rmwkup_enable(dwc_otg_pcd_t * pcd)
{
 801284c:	b480      	push	{r7}
 801284e:	b083      	sub	sp, #12
 8012850:	af00      	add	r7, sp, #0
 8012852:	6078      	str	r0, [r7, #4]
	return pcd->remote_wakeup_enable;
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	7b5b      	ldrb	r3, [r3, #13]
 8012858:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801285c:	b2db      	uxtb	r3, r3
}
 801285e:	4618      	mov	r0, r3
 8012860:	f107 070c 	add.w	r7, r7, #12
 8012864:	46bd      	mov	sp, r7
 8012866:	bc80      	pop	{r7}
 8012868:	4770      	bx	lr
 801286a:	bf00      	nop

0801286c <dwc_otg_read_core_intr>:

/**
 * This function returns the Core Interrupt register.
 */
static inline uint32_t dwc_otg_read_core_intr(dwc_otg_core_if_t * core_if)
{
 801286c:	b590      	push	{r4, r7, lr}
 801286e:	b083      	sub	sp, #12
 8012870:	af00      	add	r7, sp, #0
 8012872:	6078      	str	r0, [r7, #4]
	return (DWC_READ_REG32(&core_if->core_global_regs->gintsts) &
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	685b      	ldr	r3, [r3, #4]
 8012878:	f103 0314 	add.w	r3, r3, #20
 801287c:	4618      	mov	r0, r3
 801287e:	f7f4 f80d 	bl	800689c <DWC_READ_REG32>
 8012882:	4604      	mov	r4, r0
		DWC_READ_REG32(&core_if->core_global_regs->gintmsk));
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	685b      	ldr	r3, [r3, #4]
 8012888:	f103 0318 	add.w	r3, r3, #24
 801288c:	4618      	mov	r0, r3
 801288e:	f7f4 f805 	bl	800689c <DWC_READ_REG32>
 8012892:	4603      	mov	r3, r0
/**
 * This function returns the Core Interrupt register.
 */
static inline uint32_t dwc_otg_read_core_intr(dwc_otg_core_if_t * core_if)
{
	return (DWC_READ_REG32(&core_if->core_global_regs->gintsts) &
 8012894:	4023      	ands	r3, r4
		DWC_READ_REG32(&core_if->core_global_regs->gintmsk));
}
 8012896:	4618      	mov	r0, r3
 8012898:	f107 070c 	add.w	r7, r7, #12
 801289c:	46bd      	mov	sp, r7
 801289e:	bd90      	pop	{r4, r7, pc}

080128a0 <dwc_otg_read_dev_all_in_ep_intr>:
 * This function reads the Device All Endpoints Interrupt register and
 * returns the IN endpoint interrupt bits.
 */
static inline uint32_t dwc_otg_read_dev_all_in_ep_intr(dwc_otg_core_if_t *
						       core_if)
{
 80128a0:	b590      	push	{r4, r7, lr}
 80128a2:	b085      	sub	sp, #20
 80128a4:	af00      	add	r7, sp, #0
 80128a6:	6078      	str	r0, [r7, #4]

	uint32_t v;

	if (core_if->multiproc_int_enable) {
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	d014      	beq.n	80128dc <dwc_otg_read_dev_all_in_ep_intr+0x3c>
		v = DWC_READ_REG32(&core_if->dev_if->
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	689b      	ldr	r3, [r3, #8]
 80128b6:	681b      	ldr	r3, [r3, #0]
 80128b8:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80128bc:	4618      	mov	r0, r3
 80128be:	f7f3 ffed 	bl	800689c <DWC_READ_REG32>
 80128c2:	4604      	mov	r4, r0
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	689b      	ldr	r3, [r3, #8]
				   dev_if->dev_global_regs->deachintmsk);
 80128c8:	681b      	ldr	r3, [r3, #0]
	uint32_t v;

	if (core_if->multiproc_int_enable) {
		v = DWC_READ_REG32(&core_if->dev_if->
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
 80128ca:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 80128ce:	4618      	mov	r0, r3
 80128d0:	f7f3 ffe4 	bl	800689c <DWC_READ_REG32>
 80128d4:	4603      	mov	r3, r0
{

	uint32_t v;

	if (core_if->multiproc_int_enable) {
		v = DWC_READ_REG32(&core_if->dev_if->
 80128d6:	4023      	ands	r3, r4
 80128d8:	60fb      	str	r3, [r7, #12]
 80128da:	e013      	b.n	8012904 <dwc_otg_read_dev_all_in_ep_intr+0x64>
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
				   dev_if->dev_global_regs->deachintmsk);
	} else {
		v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	689b      	ldr	r3, [r3, #8]
 80128e0:	681b      	ldr	r3, [r3, #0]
 80128e2:	f103 0318 	add.w	r3, r3, #24
 80128e6:	4618      	mov	r0, r3
 80128e8:	f7f3 ffd8 	bl	800689c <DWC_READ_REG32>
 80128ec:	4604      	mov	r4, r0
		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	689b      	ldr	r3, [r3, #8]
 80128f2:	681b      	ldr	r3, [r3, #0]
 80128f4:	f103 031c 	add.w	r3, r3, #28
 80128f8:	4618      	mov	r0, r3
 80128fa:	f7f3 ffcf 	bl	800689c <DWC_READ_REG32>
 80128fe:	4603      	mov	r3, r0
		v = DWC_READ_REG32(&core_if->dev_if->
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
				   dev_if->dev_global_regs->deachintmsk);
	} else {
		v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
 8012900:	4023      	ands	r3, r4
 8012902:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	}
	return (v & 0xffff);
 8012904:	68fb      	ldr	r3, [r7, #12]
 8012906:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801290a:	ea4f 4313 	mov.w	r3, r3, lsr #16
}
 801290e:	4618      	mov	r0, r3
 8012910:	f107 0714 	add.w	r7, r7, #20
 8012914:	46bd      	mov	sp, r7
 8012916:	bd90      	pop	{r4, r7, pc}

08012918 <dwc_otg_read_dev_all_out_ep_intr>:
 * This function reads the Device All Endpoints Interrupt register and
 * returns the OUT endpoint interrupt bits.
 */
static inline uint32_t dwc_otg_read_dev_all_out_ep_intr(dwc_otg_core_if_t *
							core_if)
{
 8012918:	b590      	push	{r4, r7, lr}
 801291a:	b085      	sub	sp, #20
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
	uint32_t v;

	if (core_if->multiproc_int_enable) {
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8012926:	2b00      	cmp	r3, #0
 8012928:	d014      	beq.n	8012954 <dwc_otg_read_dev_all_out_ep_intr+0x3c>
		v = DWC_READ_REG32(&core_if->dev_if->
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	689b      	ldr	r3, [r3, #8]
 801292e:	681b      	ldr	r3, [r3, #0]
 8012930:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8012934:	4618      	mov	r0, r3
 8012936:	f7f3 ffb1 	bl	800689c <DWC_READ_REG32>
 801293a:	4604      	mov	r4, r0
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	689b      	ldr	r3, [r3, #8]
				   dev_if->dev_global_regs->deachintmsk);
 8012940:	681b      	ldr	r3, [r3, #0]
	uint32_t v;

	if (core_if->multiproc_int_enable) {
		v = DWC_READ_REG32(&core_if->dev_if->
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
 8012942:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8012946:	4618      	mov	r0, r3
 8012948:	f7f3 ffa8 	bl	800689c <DWC_READ_REG32>
 801294c:	4603      	mov	r3, r0
							core_if)
{
	uint32_t v;

	if (core_if->multiproc_int_enable) {
		v = DWC_READ_REG32(&core_if->dev_if->
 801294e:	4023      	ands	r3, r4
 8012950:	60fb      	str	r3, [r7, #12]
 8012952:	e013      	b.n	801297c <dwc_otg_read_dev_all_out_ep_intr+0x64>
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
				   dev_if->dev_global_regs->deachintmsk);
	} else {
		v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	689b      	ldr	r3, [r3, #8]
 8012958:	681b      	ldr	r3, [r3, #0]
 801295a:	f103 0318 	add.w	r3, r3, #24
 801295e:	4618      	mov	r0, r3
 8012960:	f7f3 ff9c 	bl	800689c <DWC_READ_REG32>
 8012964:	4604      	mov	r4, r0
		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	689b      	ldr	r3, [r3, #8]
 801296a:	681b      	ldr	r3, [r3, #0]
 801296c:	f103 031c 	add.w	r3, r3, #28
 8012970:	4618      	mov	r0, r3
 8012972:	f7f3 ff93 	bl	800689c <DWC_READ_REG32>
 8012976:	4603      	mov	r3, r0
		v = DWC_READ_REG32(&core_if->dev_if->
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
				   dev_if->dev_global_regs->deachintmsk);
	} else {
		v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
 8012978:	4023      	ands	r3, r4
 801297a:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	}

	return ((v & 0xffff0000) >> 16);
 801297c:	68fb      	ldr	r3, [r7, #12]
 801297e:	ea4f 4313 	mov.w	r3, r3, lsr #16
}
 8012982:	4618      	mov	r0, r3
 8012984:	f107 0714 	add.w	r7, r7, #20
 8012988:	46bd      	mov	sp, r7
 801298a:	bd90      	pop	{r4, r7, pc}

0801298c <dwc_otg_read_dev_in_ep_intr>:
/**
 * This function returns the Device IN EP Interrupt register
 */
static inline uint32_t dwc_otg_read_dev_in_ep_intr(dwc_otg_core_if_t * core_if,
						   dwc_ep_t * ep)
{
 801298c:	b580      	push	{r7, lr}
 801298e:	b086      	sub	sp, #24
 8012990:	af00      	add	r7, sp, #0
 8012992:	6078      	str	r0, [r7, #4]
 8012994:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	689b      	ldr	r3, [r3, #8]
 801299a:	613b      	str	r3, [r7, #16]
	uint32_t v, msk, emp;

	if (core_if->multiproc_int_enable) {
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d030      	beq.n	8012a08 <dwc_otg_read_dev_in_ep_intr+0x7c>
		msk =
		    DWC_READ_REG32(&dev_if->
 80129a6:	693b      	ldr	r3, [r7, #16]
 80129a8:	681a      	ldr	r2, [r3, #0]
				   dev_global_regs->diepeachintmsk[ep->num]);
 80129aa:	683b      	ldr	r3, [r7, #0]
 80129ac:	781b      	ldrb	r3, [r3, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	uint32_t v, msk, emp;

	if (core_if->multiproc_int_enable) {
		msk =
		    DWC_READ_REG32(&dev_if->
 80129ae:	f103 0310 	add.w	r3, r3, #16
 80129b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80129b6:	18d3      	adds	r3, r2, r3
{
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	uint32_t v, msk, emp;

	if (core_if->multiproc_int_enable) {
		msk =
 80129b8:	4618      	mov	r0, r3
 80129ba:	f7f3 ff6f 	bl	800689c <DWC_READ_REG32>
 80129be:	60f8      	str	r0, [r7, #12]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->diepeachintmsk[ep->num]);
		emp =
		    DWC_READ_REG32(&dev_if->
 80129c0:	693b      	ldr	r3, [r7, #16]
 80129c2:	681b      	ldr	r3, [r3, #0]
 80129c4:	f103 0334 	add.w	r3, r3, #52	; 0x34

	if (core_if->multiproc_int_enable) {
		msk =
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->diepeachintmsk[ep->num]);
		emp =
 80129c8:	4618      	mov	r0, r3
 80129ca:	f7f3 ff67 	bl	800689c <DWC_READ_REG32>
 80129ce:	60b8      	str	r0, [r7, #8]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->dtknqr4_fifoemptymsk);
		msk |= ((emp >> ep->num) & 0x1) << 7;
 80129d0:	683b      	ldr	r3, [r7, #0]
 80129d2:	781b      	ldrb	r3, [r3, #0]
 80129d4:	68ba      	ldr	r2, [r7, #8]
 80129d6:	fa22 f303 	lsr.w	r3, r2, r3
 80129da:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 80129de:	b2db      	uxtb	r3, r3
 80129e0:	68fa      	ldr	r2, [r7, #12]
 80129e2:	4313      	orrs	r3, r2
 80129e4:	60fb      	str	r3, [r7, #12]
		v = DWC_READ_REG32(&dev_if->in_ep_regs[ep->num]->diepint) & msk;
 80129e6:	683b      	ldr	r3, [r7, #0]
 80129e8:	781b      	ldrb	r3, [r3, #0]
 80129ea:	693a      	ldr	r2, [r7, #16]
 80129ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80129f0:	18d3      	adds	r3, r2, r3
 80129f2:	685b      	ldr	r3, [r3, #4]
 80129f4:	f103 0308 	add.w	r3, r3, #8
 80129f8:	4618      	mov	r0, r3
 80129fa:	f7f3 ff4f 	bl	800689c <DWC_READ_REG32>
 80129fe:	4602      	mov	r2, r0
 8012a00:	68fb      	ldr	r3, [r7, #12]
 8012a02:	4013      	ands	r3, r2
 8012a04:	617b      	str	r3, [r7, #20]
 8012a06:	e02a      	b.n	8012a5e <dwc_otg_read_dev_in_ep_intr+0xd2>
	} else {
		msk = DWC_READ_REG32(&dev_if->dev_global_regs->diepmsk);
 8012a08:	693b      	ldr	r3, [r7, #16]
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	f103 0310 	add.w	r3, r3, #16
 8012a10:	4618      	mov	r0, r3
 8012a12:	f7f3 ff43 	bl	800689c <DWC_READ_REG32>
 8012a16:	60f8      	str	r0, [r7, #12]
		emp =
		    DWC_READ_REG32(&dev_if->
 8012a18:	693b      	ldr	r3, [r7, #16]
 8012a1a:	681b      	ldr	r3, [r3, #0]
 8012a1c:	f103 0334 	add.w	r3, r3, #52	; 0x34
				   dev_global_regs->dtknqr4_fifoemptymsk);
		msk |= ((emp >> ep->num) & 0x1) << 7;
		v = DWC_READ_REG32(&dev_if->in_ep_regs[ep->num]->diepint) & msk;
	} else {
		msk = DWC_READ_REG32(&dev_if->dev_global_regs->diepmsk);
		emp =
 8012a20:	4618      	mov	r0, r3
 8012a22:	f7f3 ff3b 	bl	800689c <DWC_READ_REG32>
 8012a26:	60b8      	str	r0, [r7, #8]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->dtknqr4_fifoemptymsk);
		msk |= ((emp >> ep->num) & 0x1) << 7;
 8012a28:	683b      	ldr	r3, [r7, #0]
 8012a2a:	781b      	ldrb	r3, [r3, #0]
 8012a2c:	68ba      	ldr	r2, [r7, #8]
 8012a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8012a32:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8012a36:	b2db      	uxtb	r3, r3
 8012a38:	68fa      	ldr	r2, [r7, #12]
 8012a3a:	4313      	orrs	r3, r2
 8012a3c:	60fb      	str	r3, [r7, #12]
		v = DWC_READ_REG32(&dev_if->in_ep_regs[ep->num]->diepint) & msk;
 8012a3e:	683b      	ldr	r3, [r7, #0]
 8012a40:	781b      	ldrb	r3, [r3, #0]
 8012a42:	693a      	ldr	r2, [r7, #16]
 8012a44:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012a48:	18d3      	adds	r3, r2, r3
 8012a4a:	685b      	ldr	r3, [r3, #4]
 8012a4c:	f103 0308 	add.w	r3, r3, #8
 8012a50:	4618      	mov	r0, r3
 8012a52:	f7f3 ff23 	bl	800689c <DWC_READ_REG32>
 8012a56:	4602      	mov	r2, r0
 8012a58:	68fb      	ldr	r3, [r7, #12]
 8012a5a:	4013      	ands	r3, r2
 8012a5c:	617b      	str	r3, [r7, #20]
	}

	return v;
 8012a5e:	697b      	ldr	r3, [r7, #20]
}
 8012a60:	4618      	mov	r0, r3
 8012a62:	f107 0718 	add.w	r7, r7, #24
 8012a66:	46bd      	mov	sp, r7
 8012a68:	bd80      	pop	{r7, pc}
 8012a6a:	bf00      	nop

08012a6c <dwc_otg_read_dev_out_ep_intr>:
/**
 * This function returns the Device OUT EP Interrupt register
 */
static inline uint32_t dwc_otg_read_dev_out_ep_intr(dwc_otg_core_if_t *
						    _core_if, dwc_ep_t * _ep)
{
 8012a6c:	b580      	push	{r7, lr}
 8012a6e:	b086      	sub	sp, #24
 8012a70:	af00      	add	r7, sp, #0
 8012a72:	6078      	str	r0, [r7, #4]
 8012a74:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = _core_if->dev_if;
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	689b      	ldr	r3, [r3, #8]
 8012a7a:	613b      	str	r3, [r7, #16]
	uint32_t v;
	//doepmsk_data_t msk = {.d32 = 0 };
	doepmsk_data_t msk;

	if (_core_if->multiproc_int_enable) {
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	d029      	beq.n	8012ada <dwc_otg_read_dev_out_ep_intr+0x6e>
		msk.d32 =
		    DWC_READ_REG32(&dev_if->
 8012a86:	693b      	ldr	r3, [r7, #16]
 8012a88:	681a      	ldr	r2, [r3, #0]
				   dev_global_regs->doepeachintmsk[_ep->num]);
 8012a8a:	683b      	ldr	r3, [r7, #0]
 8012a8c:	781b      	ldrb	r3, [r3, #0]
	//doepmsk_data_t msk = {.d32 = 0 };
	doepmsk_data_t msk;

	if (_core_if->multiproc_int_enable) {
		msk.d32 =
		    DWC_READ_REG32(&dev_if->
 8012a8e:	f103 0318 	add.w	r3, r3, #24
 8012a92:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012a96:	18d3      	adds	r3, r2, r3
 8012a98:	4618      	mov	r0, r3
 8012a9a:	f7f3 feff 	bl	800689c <DWC_READ_REG32>
 8012a9e:	4603      	mov	r3, r0
	uint32_t v;
	//doepmsk_data_t msk = {.d32 = 0 };
	doepmsk_data_t msk;

	if (_core_if->multiproc_int_enable) {
		msk.d32 =
 8012aa0:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->doepeachintmsk[_ep->num]);
		if (_core_if->pti_enh_enable) {
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8012aa8:	2b00      	cmp	r3, #0
 8012aaa:	d003      	beq.n	8012ab4 <dwc_otg_read_dev_out_ep_intr+0x48>
			msk.b.pktdrpsts = 1;
 8012aac:	68fb      	ldr	r3, [r7, #12]
 8012aae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8012ab2:	60fb      	str	r3, [r7, #12]
		}
		v = DWC_READ_REG32(&dev_if->
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8012ab4:	683b      	ldr	r3, [r7, #0]
 8012ab6:	781b      	ldrb	r3, [r3, #0]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->doepeachintmsk[_ep->num]);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8012ab8:	693a      	ldr	r2, [r7, #16]
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8012aba:	f103 0308 	add.w	r3, r3, #8
 8012abe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012ac2:	18d3      	adds	r3, r2, r3
 8012ac4:	685b      	ldr	r3, [r3, #4]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->doepeachintmsk[_ep->num]);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8012ac6:	f103 0308 	add.w	r3, r3, #8
 8012aca:	4618      	mov	r0, r3
 8012acc:	f7f3 fee6 	bl	800689c <DWC_READ_REG32>
 8012ad0:	4602      	mov	r2, r0
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8012ad2:	68fb      	ldr	r3, [r7, #12]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->doepeachintmsk[_ep->num]);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8012ad4:	4013      	ands	r3, r2
 8012ad6:	617b      	str	r3, [r7, #20]
 8012ad8:	e023      	b.n	8012b22 <dwc_otg_read_dev_out_ep_intr+0xb6>
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
	} else {
		msk.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->doepmsk);
 8012ada:	693b      	ldr	r3, [r7, #16]
 8012adc:	681b      	ldr	r3, [r3, #0]
 8012ade:	f103 0314 	add.w	r3, r3, #20
 8012ae2:	4618      	mov	r0, r3
 8012ae4:	f7f3 feda 	bl	800689c <DWC_READ_REG32>
 8012ae8:	4603      	mov	r3, r0
 8012aea:	60fb      	str	r3, [r7, #12]
		if (_core_if->pti_enh_enable) {
 8012aec:	687b      	ldr	r3, [r7, #4]
 8012aee:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	d003      	beq.n	8012afe <dwc_otg_read_dev_out_ep_intr+0x92>
			msk.b.pktdrpsts = 1;
 8012af6:	68fb      	ldr	r3, [r7, #12]
 8012af8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8012afc:	60fb      	str	r3, [r7, #12]
		}
		v = DWC_READ_REG32(&dev_if->
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8012afe:	683b      	ldr	r3, [r7, #0]
 8012b00:	781b      	ldrb	r3, [r3, #0]
	} else {
		msk.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->doepmsk);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8012b02:	693a      	ldr	r2, [r7, #16]
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8012b04:	f103 0308 	add.w	r3, r3, #8
 8012b08:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012b0c:	18d3      	adds	r3, r2, r3
 8012b0e:	685b      	ldr	r3, [r3, #4]
	} else {
		msk.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->doepmsk);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8012b10:	f103 0308 	add.w	r3, r3, #8
 8012b14:	4618      	mov	r0, r3
 8012b16:	f7f3 fec1 	bl	800689c <DWC_READ_REG32>
 8012b1a:	4602      	mov	r2, r0
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8012b1c:	68fb      	ldr	r3, [r7, #12]
	} else {
		msk.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->doepmsk);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8012b1e:	4013      	ands	r3, r2
 8012b20:	617b      	str	r3, [r7, #20]
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
	}
	return v;
 8012b22:	697b      	ldr	r3, [r7, #20]
}
 8012b24:	4618      	mov	r0, r3
 8012b26:	f107 0718 	add.w	r7, r7, #24
 8012b2a:	46bd      	mov	sp, r7
 8012b2c:	bd80      	pop	{r7, pc}
 8012b2e:	bf00      	nop

08012b30 <dwc_otg_pcd_update_otg>:

/**
 * This function updates OTG.
 */
static void dwc_otg_pcd_update_otg(dwc_otg_pcd_t * pcd, const unsigned reset)
{
 8012b30:	b580      	push	{r7, lr}
 8012b32:	b082      	sub	sp, #8
 8012b34:	af00      	add	r7, sp, #0
 8012b36:	6078      	str	r0, [r7, #4]
 8012b38:	6039      	str	r1, [r7, #0]

	if (reset) {
 8012b3a:	683b      	ldr	r3, [r7, #0]
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d00e      	beq.n	8012b5e <dwc_otg_pcd_update_otg+0x2e>
		pcd->b_hnp_enable = 0;
 8012b40:	687a      	ldr	r2, [r7, #4]
 8012b42:	7b53      	ldrb	r3, [r2, #13]
 8012b44:	f36f 03c3 	bfc	r3, #3, #1
 8012b48:	7353      	strb	r3, [r2, #13]
		pcd->a_hnp_support = 0;
 8012b4a:	687a      	ldr	r2, [r7, #4]
 8012b4c:	7b53      	ldrb	r3, [r2, #13]
 8012b4e:	f36f 1304 	bfc	r3, #4, #1
 8012b52:	7353      	strb	r3, [r2, #13]
		pcd->a_alt_hnp_support = 0;
 8012b54:	687a      	ldr	r2, [r7, #4]
 8012b56:	7b53      	ldrb	r3, [r2, #13]
 8012b58:	f36f 1345 	bfc	r3, #5, #1
 8012b5c:	7353      	strb	r3, [r2, #13]
	}

	if (pcd->fops->hnp_changed) {
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	681b      	ldr	r3, [r3, #0]
 8012b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d004      	beq.n	8012b72 <dwc_otg_pcd_update_otg+0x42>
		pcd->fops->hnp_changed(pcd);
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	681b      	ldr	r3, [r3, #0]
 8012b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012b6e:	6878      	ldr	r0, [r7, #4]
 8012b70:	4798      	blx	r3
	}
}
 8012b72:	f107 0708 	add.w	r7, r7, #8
 8012b76:	46bd      	mov	sp, r7
 8012b78:	bd80      	pop	{r7, pc}
 8012b7a:	bf00      	nop

08012b7c <print_ep0_state>:

/**
 * This function prints the ep0 state for debug purposes.
 */
static inline void print_ep0_state(dwc_otg_pcd_t * pcd)
{
 8012b7c:	b480      	push	{r7}
 8012b7e:	b083      	sub	sp, #12
 8012b80:	af00      	add	r7, sp, #0
 8012b82:	6078      	str	r0, [r7, #4]
		dwc_strcpy(str, "EP0_INVALID");
	}

	DWC_DEBUGPL(DBG_ANY, "%s(%d)\n", str, pcd->ep0state);
#endif
}
 8012b84:	f107 070c 	add.w	r7, r7, #12
 8012b88:	46bd      	mov	sp, r7
 8012b8a:	bc80      	pop	{r7}
 8012b8c:	4770      	bx	lr
 8012b8e:	bf00      	nop

08012b90 <get_in_ep>:

/**
 * This function returns pointer to in ep struct with number ep_num
 */
static inline dwc_otg_pcd_ep_t *get_in_ep(dwc_otg_pcd_t * pcd, uint32_t ep_num)
{
 8012b90:	b480      	push	{r7}
 8012b92:	b085      	sub	sp, #20
 8012b94:	af00      	add	r7, sp, #0
 8012b96:	6078      	str	r0, [r7, #4]
 8012b98:	6039      	str	r1, [r7, #0]
	int i;
	int num_in_eps = GET_CORE_IF(pcd)->dev_if->num_in_eps;
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	689b      	ldr	r3, [r3, #8]
 8012b9e:	689b      	ldr	r3, [r3, #8]
 8012ba0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012ba4:	60bb      	str	r3, [r7, #8]
	if (ep_num == 0) {
 8012ba6:	683b      	ldr	r3, [r7, #0]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d103      	bne.n	8012bb4 <get_in_ep+0x24>
		return &pcd->ep0;
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8012bb2:	e029      	b.n	8012c08 <get_in_ep+0x78>
	} else {
		for (i = 0; i < num_in_eps; ++i) {
 8012bb4:	f04f 0300 	mov.w	r3, #0
 8012bb8:	60fb      	str	r3, [r7, #12]
 8012bba:	e01f      	b.n	8012bfc <get_in_ep+0x6c>
			if (pcd->in_ep[i].dwc_ep.num == ep_num)
 8012bbc:	6879      	ldr	r1, [r7, #4]
 8012bbe:	68fa      	ldr	r2, [r7, #12]
 8012bc0:	4613      	mov	r3, r2
 8012bc2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012bc6:	189b      	adds	r3, r3, r2
 8012bc8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012bcc:	18cb      	adds	r3, r1, r3
 8012bce:	f103 0378 	add.w	r3, r3, #120	; 0x78
 8012bd2:	781b      	ldrb	r3, [r3, #0]
 8012bd4:	461a      	mov	r2, r3
 8012bd6:	683b      	ldr	r3, [r7, #0]
 8012bd8:	429a      	cmp	r2, r3
 8012bda:	d10b      	bne.n	8012bf4 <get_in_ep+0x64>
				return &pcd->in_ep[i];
 8012bdc:	68fa      	ldr	r2, [r7, #12]
 8012bde:	4613      	mov	r3, r2
 8012be0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012be4:	189b      	adds	r3, r3, r2
 8012be6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012bea:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8012bee:	687a      	ldr	r2, [r7, #4]
 8012bf0:	18d3      	adds	r3, r2, r3
 8012bf2:	e009      	b.n	8012c08 <get_in_ep+0x78>
	int i;
	int num_in_eps = GET_CORE_IF(pcd)->dev_if->num_in_eps;
	if (ep_num == 0) {
		return &pcd->ep0;
	} else {
		for (i = 0; i < num_in_eps; ++i) {
 8012bf4:	68fb      	ldr	r3, [r7, #12]
 8012bf6:	f103 0301 	add.w	r3, r3, #1
 8012bfa:	60fb      	str	r3, [r7, #12]
 8012bfc:	68fa      	ldr	r2, [r7, #12]
 8012bfe:	68bb      	ldr	r3, [r7, #8]
 8012c00:	429a      	cmp	r2, r3
 8012c02:	dbdb      	blt.n	8012bbc <get_in_ep+0x2c>
			if (pcd->in_ep[i].dwc_ep.num == ep_num)
				return &pcd->in_ep[i];
		}
		return 0;
 8012c04:	f04f 0300 	mov.w	r3, #0
	}
}
 8012c08:	4618      	mov	r0, r3
 8012c0a:	f107 0714 	add.w	r7, r7, #20
 8012c0e:	46bd      	mov	sp, r7
 8012c10:	bc80      	pop	{r7}
 8012c12:	4770      	bx	lr

08012c14 <get_out_ep>:

/**
 * This function returns pointer to out ep struct with number ep_num
 */
static inline dwc_otg_pcd_ep_t *get_out_ep(dwc_otg_pcd_t * pcd, uint32_t ep_num)
{
 8012c14:	b480      	push	{r7}
 8012c16:	b085      	sub	sp, #20
 8012c18:	af00      	add	r7, sp, #0
 8012c1a:	6078      	str	r0, [r7, #4]
 8012c1c:	6039      	str	r1, [r7, #0]
	int i;
	int num_out_eps = GET_CORE_IF(pcd)->dev_if->num_out_eps;
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	689b      	ldr	r3, [r3, #8]
 8012c22:	689b      	ldr	r3, [r3, #8]
 8012c24:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8012c28:	60bb      	str	r3, [r7, #8]
	if (ep_num == 0) {
 8012c2a:	683b      	ldr	r3, [r7, #0]
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	d103      	bne.n	8012c38 <get_out_ep+0x24>
		return &pcd->ep0;
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8012c36:	e02b      	b.n	8012c90 <get_out_ep+0x7c>
	} else {
		for (i = 0; i < num_out_eps; ++i) {
 8012c38:	f04f 0300 	mov.w	r3, #0
 8012c3c:	60fb      	str	r3, [r7, #12]
 8012c3e:	e021      	b.n	8012c84 <get_out_ep+0x70>
			if (pcd->out_ep[i].dwc_ep.num == ep_num)
 8012c40:	6879      	ldr	r1, [r7, #4]
 8012c42:	68fa      	ldr	r2, [r7, #12]
 8012c44:	4613      	mov	r3, r2
 8012c46:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012c4a:	189b      	adds	r3, r3, r2
 8012c4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012c50:	18cb      	adds	r3, r1, r3
 8012c52:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8012c56:	791b      	ldrb	r3, [r3, #4]
 8012c58:	461a      	mov	r2, r3
 8012c5a:	683b      	ldr	r3, [r7, #0]
 8012c5c:	429a      	cmp	r2, r3
 8012c5e:	d10d      	bne.n	8012c7c <get_out_ep+0x68>
				return &pcd->out_ep[i];
 8012c60:	68fa      	ldr	r2, [r7, #12]
 8012c62:	4613      	mov	r3, r2
 8012c64:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012c68:	189b      	adds	r3, r3, r2
 8012c6a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012c6e:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8012c72:	687a      	ldr	r2, [r7, #4]
 8012c74:	18d3      	adds	r3, r2, r3
 8012c76:	f103 0304 	add.w	r3, r3, #4
 8012c7a:	e009      	b.n	8012c90 <get_out_ep+0x7c>
	int i;
	int num_out_eps = GET_CORE_IF(pcd)->dev_if->num_out_eps;
	if (ep_num == 0) {
		return &pcd->ep0;
	} else {
		for (i = 0; i < num_out_eps; ++i) {
 8012c7c:	68fb      	ldr	r3, [r7, #12]
 8012c7e:	f103 0301 	add.w	r3, r3, #1
 8012c82:	60fb      	str	r3, [r7, #12]
 8012c84:	68fa      	ldr	r2, [r7, #12]
 8012c86:	68bb      	ldr	r3, [r7, #8]
 8012c88:	429a      	cmp	r2, r3
 8012c8a:	dbd9      	blt.n	8012c40 <get_out_ep+0x2c>
			if (pcd->out_ep[i].dwc_ep.num == ep_num)
				return &pcd->out_ep[i];
		}
		return 0;
 8012c8c:	f04f 0300 	mov.w	r3, #0
	}
}
 8012c90:	4618      	mov	r0, r3
 8012c92:	f107 0714 	add.w	r7, r7, #20
 8012c96:	46bd      	mov	sp, r7
 8012c98:	bc80      	pop	{r7}
 8012c9a:	4770      	bx	lr

08012c9c <get_ep_by_addr>:
/**
 * This functions gets a pointer to an EP from the wIndex address
 * value of the control request.
 */
dwc_otg_pcd_ep_t *get_ep_by_addr(dwc_otg_pcd_t * pcd, u16 wIndex)
{
 8012c9c:	b480      	push	{r7}
 8012c9e:	b085      	sub	sp, #20
 8012ca0:	af00      	add	r7, sp, #0
 8012ca2:	6078      	str	r0, [r7, #4]
 8012ca4:	6039      	str	r1, [r7, #0]
	dwc_otg_pcd_ep_t *ep;
	uint32_t ep_num = UE_GET_ADDR(wIndex);
 8012ca6:	683b      	ldr	r3, [r7, #0]
 8012ca8:	f003 030f 	and.w	r3, r3, #15
 8012cac:	60bb      	str	r3, [r7, #8]

	if (ep_num == 0) {
 8012cae:	68bb      	ldr	r3, [r7, #8]
 8012cb0:	2b00      	cmp	r3, #0
 8012cb2:	d104      	bne.n	8012cbe <get_ep_by_addr+0x22>
		ep = &pcd->ep0;
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8012cba:	60fb      	str	r3, [r7, #12]
 8012cbc:	e023      	b.n	8012d06 <get_ep_by_addr+0x6a>
	} else if (UE_GET_DIR(wIndex) == UE_DIR_IN) {	/* in ep */
 8012cbe:	683b      	ldr	r3, [r7, #0]
 8012cc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	d00e      	beq.n	8012ce6 <get_ep_by_addr+0x4a>
		ep = &pcd->in_ep[ep_num - 1];
 8012cc8:	68bb      	ldr	r3, [r7, #8]
 8012cca:	f103 32ff 	add.w	r2, r3, #4294967295
 8012cce:	4613      	mov	r3, r2
 8012cd0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012cd4:	189b      	adds	r3, r3, r2
 8012cd6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012cda:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8012cde:	687a      	ldr	r2, [r7, #4]
 8012ce0:	18d3      	adds	r3, r2, r3
 8012ce2:	60fb      	str	r3, [r7, #12]
 8012ce4:	e00f      	b.n	8012d06 <get_ep_by_addr+0x6a>
	} else {
		ep = &pcd->out_ep[ep_num - 1];
 8012ce6:	68bb      	ldr	r3, [r7, #8]
 8012ce8:	f103 32ff 	add.w	r2, r3, #4294967295
 8012cec:	4613      	mov	r3, r2
 8012cee:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012cf2:	189b      	adds	r3, r3, r2
 8012cf4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012cf8:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8012cfc:	687a      	ldr	r2, [r7, #4]
 8012cfe:	18d3      	adds	r3, r2, r3
 8012d00:	f103 0304 	add.w	r3, r3, #4
 8012d04:	60fb      	str	r3, [r7, #12]
	}

	return ep;
 8012d06:	68fb      	ldr	r3, [r7, #12]
}
 8012d08:	4618      	mov	r0, r3
 8012d0a:	f107 0714 	add.w	r7, r7, #20
 8012d0e:	46bd      	mov	sp, r7
 8012d10:	bc80      	pop	{r7}
 8012d12:	4770      	bx	lr

08012d14 <start_next_request>:
/**
 * This function checks the EP request queue, if the queue is not
 * empty the next request is started.
 */
void start_next_request(dwc_otg_pcd_ep_t * ep)
{
 8012d14:	b580      	push	{r7, lr}
 8012d16:	b086      	sub	sp, #24
 8012d18:	af00      	add	r7, sp, #0
 8012d1a:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_request_t *req = 0;
 8012d1c:	f04f 0300 	mov.w	r3, #0
 8012d20:	617b      	str	r3, [r7, #20]
	uint32_t max_transfer =
	    GET_CORE_IF(ep->pcd)->core_params->max_transfer_size;
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012d26:	689b      	ldr	r3, [r3, #8]
 8012d28:	681b      	ldr	r3, [r3, #0]
 8012d2a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 * empty the next request is started.
 */
void start_next_request(dwc_otg_pcd_ep_t * ep)
{
	dwc_otg_pcd_request_t *req = 0;
	uint32_t max_transfer =
 8012d2c:	613b      	str	r3, [r7, #16]
#ifdef DWC_UTE_CFI
	struct dwc_otg_pcd *pcd;
	pcd = ep->pcd;
#endif

	if (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	685a      	ldr	r2, [r3, #4]
 8012d32:	687b      	ldr	r3, [r7, #4]
 8012d34:	f103 0304 	add.w	r3, r3, #4
 8012d38:	429a      	cmp	r2, r3
 8012d3a:	f000 80ac 	beq.w	8012e96 <start_next_request+0x182>
		req = DWC_CIRCLEQ_FIRST(&ep->queue);
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	685b      	ldr	r3, [r3, #4]
 8012d42:	617b      	str	r3, [r7, #20]
			ep->dwc_ep.cfi_req_len = req->length;
			pcd->cfi->ops.build_descriptors(pcd->cfi, pcd, ep, req);
		} else {
#endif
			/* Setup and start the Transfer */
			ep->dwc_ep.dma_addr = req->dma;
 8012d44:	697b      	ldr	r3, [r7, #20]
 8012d46:	689a      	ldr	r2, [r3, #8]
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	619a      	str	r2, [r3, #24]
			ep->dwc_ep.start_xfer_buff = req->buf;
 8012d4c:	697b      	ldr	r3, [r7, #20]
 8012d4e:	685a      	ldr	r2, [r3, #4]
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	625a      	str	r2, [r3, #36]	; 0x24
			ep->dwc_ep.xfer_buff = req->buf;
 8012d54:	697b      	ldr	r3, [r7, #20]
 8012d56:	685a      	ldr	r2, [r3, #4]
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	629a      	str	r2, [r3, #40]	; 0x28
			ep->dwc_ep.sent_zlp = 0;
 8012d5c:	687a      	ldr	r2, [r7, #4]
 8012d5e:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8012d62:	f36f 03c3 	bfc	r3, #3, #1
 8012d66:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
			ep->dwc_ep.total_len = req->length;
 8012d6a:	697b      	ldr	r3, [r7, #20]
 8012d6c:	68db      	ldr	r3, [r3, #12]
 8012d6e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8012d72:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8012d76:	687a      	ldr	r2, [r7, #4]
 8012d78:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8012d7c:	ea4f 4111 	mov.w	r1, r1, lsr #16
 8012d80:	f04f 0000 	mov.w	r0, #0
 8012d84:	4301      	orrs	r1, r0
 8012d86:	8691      	strh	r1, [r2, #52]	; 0x34
 8012d88:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8012d8c:	f003 0307 	and.w	r3, r3, #7
 8012d90:	f003 0307 	and.w	r3, r3, #7
 8012d94:	f892 1036 	ldrb.w	r1, [r2, #54]	; 0x36
 8012d98:	f021 0107 	bic.w	r1, r1, #7
 8012d9c:	430b      	orrs	r3, r1
 8012d9e:	f882 3036 	strb.w	r3, [r2, #54]	; 0x36
			ep->dwc_ep.xfer_len = 0;
 8012da2:	687a      	ldr	r2, [r7, #4]
 8012da4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8012da6:	f36f 0312 	bfc	r3, #0, #19
 8012daa:	62d3      	str	r3, [r2, #44]	; 0x2c
			ep->dwc_ep.xfer_count = 0;
 8012dac:	687a      	ldr	r2, [r7, #4]
 8012dae:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8012db0:	f36f 0312 	bfc	r3, #0, #19
 8012db4:	6313      	str	r3, [r2, #48]	; 0x30

			ep->dwc_ep.maxxfer = max_transfer;
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	693a      	ldr	r2, [r7, #16]
 8012dba:	615a      	str	r2, [r3, #20]
			if (GET_CORE_IF(ep->pcd)->dma_desc_enable) {
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012dc0:	689b      	ldr	r3, [r3, #8]
 8012dc2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	d01c      	beq.n	8012e04 <start_next_request+0xf0>
				uint32_t out_max_xfer = DDMA_MAX_TRANSFER_SIZE
 8012dca:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8012dce:	60fb      	str	r3, [r7, #12]
				    - (DDMA_MAX_TRANSFER_SIZE % 4);
				if (ep->dwc_ep.is_in) {
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	7c5b      	ldrb	r3, [r3, #17]
 8012dd4:	f003 0301 	and.w	r3, r3, #1
 8012dd8:	b2db      	uxtb	r3, r3
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d00a      	beq.n	8012df4 <start_next_request+0xe0>
					if (ep->dwc_ep.maxxfer >
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	695a      	ldr	r2, [r3, #20]
 8012de2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012de6:	429a      	cmp	r2, r3
 8012de8:	d90c      	bls.n	8012e04 <start_next_request+0xf0>
					    DDMA_MAX_TRANSFER_SIZE) {
						ep->dwc_ep.maxxfer =
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012df0:	615a      	str	r2, [r3, #20]
 8012df2:	e007      	b.n	8012e04 <start_next_request+0xf0>
						    DDMA_MAX_TRANSFER_SIZE;
					}
				} else {
					if (ep->dwc_ep.maxxfer > out_max_xfer) {
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	695a      	ldr	r2, [r3, #20]
 8012df8:	68fb      	ldr	r3, [r7, #12]
 8012dfa:	429a      	cmp	r2, r3
 8012dfc:	d902      	bls.n	8012e04 <start_next_request+0xf0>
						ep->dwc_ep.maxxfer =
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	68fa      	ldr	r2, [r7, #12]
 8012e02:	615a      	str	r2, [r3, #20]
						    out_max_xfer;
					}
				}
			}
			if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	695a      	ldr	r2, [r3, #20]
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012e0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012e10:	429a      	cmp	r2, r3
 8012e12:	d210      	bcs.n	8012e36 <start_next_request+0x122>
				ep->dwc_ep.maxxfer -=
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	6959      	ldr	r1, [r3, #20]
				    (ep->dwc_ep.maxxfer % ep->dwc_ep.maxpacket);
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	695b      	ldr	r3, [r3, #20]
 8012e1c:	687a      	ldr	r2, [r7, #4]
 8012e1e:	8a52      	ldrh	r2, [r2, #18]
 8012e20:	f3c2 028a 	ubfx	r2, r2, #2, #11
 8012e24:	b292      	uxth	r2, r2
 8012e26:	fbb3 f0f2 	udiv	r0, r3, r2
 8012e2a:	fb02 f200 	mul.w	r2, r2, r0
 8012e2e:	1a9b      	subs	r3, r3, r2
						    out_max_xfer;
					}
				}
			}
			if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
				ep->dwc_ep.maxxfer -=
 8012e30:	1aca      	subs	r2, r1, r3
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	615a      	str	r2, [r3, #20]
				    (ep->dwc_ep.maxxfer % ep->dwc_ep.maxpacket);
			}
			if (req->sent_zlp) {
 8012e36:	697b      	ldr	r3, [r7, #20]
 8012e38:	7d1b      	ldrb	r3, [r3, #20]
 8012e3a:	f003 0301 	and.w	r3, r3, #1
 8012e3e:	b2db      	uxtb	r3, r3
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d01e      	beq.n	8012e82 <start_next_request+0x16e>
				if ((ep->dwc_ep.total_len %
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012e48:	f3c3 0312 	ubfx	r3, r3, #0, #19
				     ep->dwc_ep.maxpacket == 0)
 8012e4c:	687a      	ldr	r2, [r7, #4]
 8012e4e:	8a52      	ldrh	r2, [r2, #18]
 8012e50:	f3c2 028a 	ubfx	r2, r2, #2, #11
 8012e54:	b292      	uxth	r2, r2
			if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
				ep->dwc_ep.maxxfer -=
				    (ep->dwc_ep.maxxfer % ep->dwc_ep.maxpacket);
			}
			if (req->sent_zlp) {
				if ((ep->dwc_ep.total_len %
 8012e56:	fb93 f1f2 	sdiv	r1, r3, r2
 8012e5a:	fb02 f201 	mul.w	r2, r2, r1
 8012e5e:	1a9b      	subs	r3, r3, r2
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	d10e      	bne.n	8012e82 <start_next_request+0x16e>
				     ep->dwc_ep.maxpacket == 0)
				    && (ep->dwc_ep.total_len != 0)) {
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012e68:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8012e6c:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	d006      	beq.n	8012e82 <start_next_request+0x16e>
					ep->dwc_ep.sent_zlp = 1;
 8012e74:	687a      	ldr	r2, [r7, #4]
 8012e76:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8012e7a:	f043 0308 	orr.w	r3, r3, #8
 8012e7e:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32

			}
#ifdef DWC_UTE_CFI
		}
#endif
		dwc_otg_ep_start_transfer(GET_CORE_IF(ep->pcd), &ep->dwc_ep);
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012e86:	689a      	ldr	r2, [r3, #8]
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	f103 0310 	add.w	r3, r3, #16
 8012e8e:	4610      	mov	r0, r2
 8012e90:	4619      	mov	r1, r3
 8012e92:	f7f8 ff29 	bl	800bce8 <dwc_otg_ep_start_transfer>
	}
}
 8012e96:	f107 0718 	add.w	r7, r7, #24
 8012e9a:	46bd      	mov	sp, r7
 8012e9c:	bd80      	pop	{r7, pc}
 8012e9e:	bf00      	nop

08012ea0 <dwc_otg_pcd_handle_sof_intr>:
/**
 * This function handles the SOF Interrupts. At this time the SOF
 * Interrupt is disabled.
 */
int32_t dwc_otg_pcd_handle_sof_intr(dwc_otg_pcd_t * pcd)
{
 8012ea0:	b580      	push	{r7, lr}
 8012ea2:	b084      	sub	sp, #16
 8012ea4:	af00      	add	r7, sp, #0
 8012ea6:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	689b      	ldr	r3, [r3, #8]
 8012eac:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	DWC_DEBUGPL(DBG_PCD, "SOF\n");

	/* Clear interrupt */
	gintsts.d32 = 0;
 8012eae:	f04f 0300 	mov.w	r3, #0
 8012eb2:	60bb      	str	r3, [r7, #8]
	gintsts.b.sofintr = 1;
 8012eb4:	68bb      	ldr	r3, [r7, #8]
 8012eb6:	f043 0308 	orr.w	r3, r3, #8
 8012eba:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8012ebc:	68fb      	ldr	r3, [r7, #12]
 8012ebe:	685b      	ldr	r3, [r3, #4]
 8012ec0:	f103 0214 	add.w	r2, r3, #20
 8012ec4:	68bb      	ldr	r3, [r7, #8]
 8012ec6:	4610      	mov	r0, r2
 8012ec8:	4619      	mov	r1, r3
 8012eca:	f7f3 fcf3 	bl	80068b4 <DWC_WRITE_REG32>

	return 1;
 8012ece:	f04f 0301 	mov.w	r3, #1
}
 8012ed2:	4618      	mov	r0, r3
 8012ed4:	f107 0710 	add.w	r7, r7, #16
 8012ed8:	46bd      	mov	sp, r7
 8012eda:	bd80      	pop	{r7, pc}

08012edc <dwc_otg_pcd_handle_rx_status_q_level_intr>:
 *		SETUP data to the buffer
 *	 -# If OUT Data Packet call dwc_otg_read_packet to copy the data
 *		to the destination buffer
 */
int32_t dwc_otg_pcd_handle_rx_status_q_level_intr(dwc_otg_pcd_t * pcd)
{
 8012edc:	b580      	push	{r7, lr}
 8012ede:	b088      	sub	sp, #32
 8012ee0:	af00      	add	r7, sp, #0
 8012ee2:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	689b      	ldr	r3, [r3, #8]
 8012ee8:	61fb      	str	r3, [r7, #28]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 8012eea:	69fb      	ldr	r3, [r7, #28]
 8012eec:	685b      	ldr	r3, [r3, #4]
 8012eee:	61bb      	str	r3, [r7, #24]
	gintmsk_data_t gintmask = {.d32 = 0 };
 8012ef0:	f04f 0300 	mov.w	r3, #0
 8012ef4:	613b      	str	r3, [r7, #16]
	static char *dpid_str[] = { "D0", "D2", "D1", "MDATA" };
#endif

	//DWC_DEBUGPL(DBG_PCDV, "%s(%p)\n", __func__, _pcd);
	/* Disable the Rx Status Queue Level interrupt */
	gintmask.b.rxstsqlvl = 1;
 8012ef6:	693b      	ldr	r3, [r7, #16]
 8012ef8:	f043 0310 	orr.w	r3, r3, #16
 8012efc:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(&global_regs->gintmsk, gintmask.d32, 0);
 8012efe:	69bb      	ldr	r3, [r7, #24]
 8012f00:	f103 0218 	add.w	r2, r3, #24
 8012f04:	693b      	ldr	r3, [r7, #16]
 8012f06:	4610      	mov	r0, r2
 8012f08:	4619      	mov	r1, r3
 8012f0a:	f04f 0200 	mov.w	r2, #0
 8012f0e:	f7f3 fcdf 	bl	80068d0 <DWC_MODIFY_REG32>

	/* Get the Status from the top of the FIFO */
	status.d32 = DWC_READ_REG32(&global_regs->grxstsp);
 8012f12:	69bb      	ldr	r3, [r7, #24]
 8012f14:	f103 0320 	add.w	r3, r3, #32
 8012f18:	4618      	mov	r0, r3
 8012f1a:	f7f3 fcbf 	bl	800689c <DWC_READ_REG32>
 8012f1e:	4603      	mov	r3, r0
 8012f20:	60fb      	str	r3, [r7, #12]
		    "pktsts:%x Frame:%d(0x%0x)\n",
		    status.b.epnum, status.b.bcnt,
		    dpid_str[status.b.dpid],
		    status.b.pktsts, status.b.fn, status.b.fn);
	/* Get pointer to EP structure */
	ep = get_out_ep(pcd, status.b.epnum);
 8012f22:	68fb      	ldr	r3, [r7, #12]
 8012f24:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012f28:	b2db      	uxtb	r3, r3
 8012f2a:	6878      	ldr	r0, [r7, #4]
 8012f2c:	4619      	mov	r1, r3
 8012f2e:	f7ff fe71 	bl	8012c14 <get_out_ep>
 8012f32:	6178      	str	r0, [r7, #20]

	switch (status.b.pktsts) {
 8012f34:	68fb      	ldr	r3, [r7, #12]
 8012f36:	f3c3 4343 	ubfx	r3, r3, #17, #4
 8012f3a:	b2db      	uxtb	r3, r3
 8012f3c:	f103 33ff 	add.w	r3, r3, #4294967295
 8012f40:	2b05      	cmp	r3, #5
 8012f42:	d85c      	bhi.n	8012ffe <dwc_otg_pcd_handle_rx_status_q_level_intr+0x122>
 8012f44:	a201      	add	r2, pc, #4	; (adr r2, 8012f4c <dwc_otg_pcd_handle_rx_status_q_level_intr+0x70>)
 8012f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f4a:	bf00      	nop
 8012f4c:	08012fff 	.word	0x08012fff
 8012f50:	08012f65 	.word	0x08012f65
 8012f54:	08012fff 	.word	0x08012fff
 8012f58:	08012fff 	.word	0x08012fff
 8012f5c:	08012fff 	.word	0x08012fff
 8012f60:	08012fcb 	.word	0x08012fcb
	case DWC_DSTS_GOUT_NAK:
		DWC_DEBUGPL(DBG_PCDV, "Global OUT NAK\n");
		break;
	case DWC_STS_DATA_UPDT:
		DWC_DEBUGPL(DBG_PCDV, "OUT Data Packet\n");
		if (status.b.bcnt && ep->dwc_ep.xfer_buff) {
 8012f64:	89ba      	ldrh	r2, [r7, #12]
 8012f66:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8012f6a:	4013      	ands	r3, r2
 8012f6c:	b29b      	uxth	r3, r3
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	d047      	beq.n	8013002 <dwc_otg_pcd_handle_rx_status_q_level_intr+0x126>
 8012f72:	697b      	ldr	r3, [r7, #20]
 8012f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012f76:	2b00      	cmp	r3, #0
 8012f78:	d043      	beq.n	8013002 <dwc_otg_pcd_handle_rx_status_q_level_intr+0x126>
			/** @todo NGS Check for buffer overflow? */
			dwc_otg_read_packet(core_if,
					    ep->dwc_ep.xfer_buff,
 8012f7a:	697b      	ldr	r3, [r7, #20]
		break;
	case DWC_STS_DATA_UPDT:
		DWC_DEBUGPL(DBG_PCDV, "OUT Data Packet\n");
		if (status.b.bcnt && ep->dwc_ep.xfer_buff) {
			/** @todo NGS Check for buffer overflow? */
			dwc_otg_read_packet(core_if,
 8012f7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
					    ep->dwc_ep.xfer_buff,
					    status.b.bcnt);
 8012f7e:	68fb      	ldr	r3, [r7, #12]
 8012f80:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8012f84:	b29b      	uxth	r3, r3
		break;
	case DWC_STS_DATA_UPDT:
		DWC_DEBUGPL(DBG_PCDV, "OUT Data Packet\n");
		if (status.b.bcnt && ep->dwc_ep.xfer_buff) {
			/** @todo NGS Check for buffer overflow? */
			dwc_otg_read_packet(core_if,
 8012f86:	69f8      	ldr	r0, [r7, #28]
 8012f88:	4611      	mov	r1, r2
 8012f8a:	461a      	mov	r2, r3
 8012f8c:	f7f9 fe8e 	bl	800ccac <dwc_otg_read_packet>
					    ep->dwc_ep.xfer_buff,
					    status.b.bcnt);
			ep->dwc_ep.xfer_count += status.b.bcnt;
 8012f90:	697b      	ldr	r3, [r7, #20]
 8012f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012f94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012f98:	461a      	mov	r2, r3
 8012f9a:	68fb      	ldr	r3, [r7, #12]
 8012f9c:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8012fa0:	b29b      	uxth	r3, r3
 8012fa2:	18d3      	adds	r3, r2, r3
 8012fa4:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8012fa8:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8012fac:	6979      	ldr	r1, [r7, #20]
 8012fae:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8012fb0:	f362 0312 	bfi	r3, r2, #0, #19
 8012fb4:	630b      	str	r3, [r1, #48]	; 0x30
			ep->dwc_ep.xfer_buff += status.b.bcnt;
 8012fb6:	697b      	ldr	r3, [r7, #20]
 8012fb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012fba:	68fb      	ldr	r3, [r7, #12]
 8012fbc:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8012fc0:	b29b      	uxth	r3, r3
 8012fc2:	18d2      	adds	r2, r2, r3
 8012fc4:	697b      	ldr	r3, [r7, #20]
 8012fc6:	629a      	str	r2, [r3, #40]	; 0x28
		}
		break;
 8012fc8:	e01b      	b.n	8013002 <dwc_otg_pcd_handle_rx_status_q_level_intr+0x126>
#ifdef DEBUG_EP0
		DWC_DEBUGPL(DBG_PCDV, "Setup Complete\n");
#endif
		break;
	case DWC_DSTS_SETUP_UPDT:
		dwc_otg_read_setup_packet(core_if, pcd->setup_pkt->d32);
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	695b      	ldr	r3, [r3, #20]
 8012fce:	69f8      	ldr	r0, [r7, #28]
 8012fd0:	4619      	mov	r1, r3
 8012fd2:	f7f8 fba7 	bl	800b724 <dwc_otg_read_setup_packet>
			    pcd->setup_pkt->req.bRequest,
			    UGETW(pcd->setup_pkt->req.wValue),
			    UGETW(pcd->setup_pkt->req.wIndex),
			    UGETW(pcd->setup_pkt->req.wLength));
#endif
		ep->dwc_ep.xfer_count += status.b.bcnt;
 8012fd6:	697b      	ldr	r3, [r7, #20]
 8012fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012fda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012fde:	461a      	mov	r2, r3
 8012fe0:	68fb      	ldr	r3, [r7, #12]
 8012fe2:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8012fe6:	b29b      	uxth	r3, r3
 8012fe8:	18d3      	adds	r3, r2, r3
 8012fea:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8012fee:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8012ff2:	6979      	ldr	r1, [r7, #20]
 8012ff4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8012ff6:	f362 0312 	bfi	r3, r2, #0, #19
 8012ffa:	630b      	str	r3, [r1, #48]	; 0x30
		break;
 8012ffc:	e002      	b.n	8013004 <dwc_otg_pcd_handle_rx_status_q_level_intr+0x128>
	default:
		DWC_DEBUGPL(DBG_PCDV, "Invalid Packet Status (0x%0x)\n",
			    status.b.pktsts);
		break;
 8012ffe:	bf00      	nop
 8013000:	e000      	b.n	8013004 <dwc_otg_pcd_handle_rx_status_q_level_intr+0x128>
					    ep->dwc_ep.xfer_buff,
					    status.b.bcnt);
			ep->dwc_ep.xfer_count += status.b.bcnt;
			ep->dwc_ep.xfer_buff += status.b.bcnt;
		}
		break;
 8013002:	bf00      	nop
#ifndef USE_IFX_DEV
	/* Enable the Rx Status Queue Level interrupt */
	DWC_MODIFY_REG32(&global_regs->gintmsk, 0, gintmask.d32);
#endif
	/* Clear interrupt */
	gintsts.d32 = 0;
 8013004:	f04f 0300 	mov.w	r3, #0
 8013008:	60bb      	str	r3, [r7, #8]
	gintsts.b.rxstsqlvl = 1;
 801300a:	68bb      	ldr	r3, [r7, #8]
 801300c:	f043 0310 	orr.w	r3, r3, #16
 8013010:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&global_regs->gintsts, gintsts.d32);
 8013012:	69bb      	ldr	r3, [r7, #24]
 8013014:	f103 0214 	add.w	r2, r3, #20
 8013018:	68bb      	ldr	r3, [r7, #8]
 801301a:	4610      	mov	r0, r2
 801301c:	4619      	mov	r1, r3
 801301e:	f7f3 fc49 	bl	80068b4 <DWC_WRITE_REG32>

#ifdef USE_IFX_DEV
	/* Enable the Rx Status Queue Level interrupt */
	DWC_MODIFY_REG32(&global_regs->gintmsk, 0, gintmask.d32);
 8013022:	69bb      	ldr	r3, [r7, #24]
 8013024:	f103 0218 	add.w	r2, r3, #24
 8013028:	693b      	ldr	r3, [r7, #16]
 801302a:	4610      	mov	r0, r2
 801302c:	f04f 0100 	mov.w	r1, #0
 8013030:	461a      	mov	r2, r3
 8013032:	f7f3 fc4d 	bl	80068d0 <DWC_MODIFY_REG32>
#endif
	//DWC_DEBUGPL(DBG_PCDV, "EXIT: %s\n", __func__);
	return 1;
 8013036:	f04f 0301 	mov.w	r3, #1
}
 801303a:	4618      	mov	r0, r3
 801303c:	f107 0720 	add.w	r7, r7, #32
 8013040:	46bd      	mov	sp, r7
 8013042:	bd80      	pop	{r7, pc}

08013044 <get_ep_of_last_in_token>:
 *
 * @param core_if Programming view of DWC_otg controller.
 *
 */
static inline int get_ep_of_last_in_token(dwc_otg_core_if_t * core_if)
{
 8013044:	b580      	push	{r7, lr}
 8013046:	b090      	sub	sp, #64	; 0x40
 8013048:	af00      	add	r7, sp, #0
 801304a:	6078      	str	r0, [r7, #4]
	dwc_otg_device_global_regs_t *dev_global_regs =
	    core_if->dev_if->dev_global_regs;
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	689b      	ldr	r3, [r3, #8]
 * @param core_if Programming view of DWC_otg controller.
 *
 */
static inline int get_ep_of_last_in_token(dwc_otg_core_if_t * core_if)
{
	dwc_otg_device_global_regs_t *dev_global_regs =
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	62fb      	str	r3, [r7, #44]	; 0x2c
	    core_if->dev_if->dev_global_regs;
	const uint32_t TOKEN_Q_DEPTH = core_if->hwcfg2.b.dev_token_q_depth;
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 801305a:	f3c3 0384 	ubfx	r3, r3, #2, #5
 801305e:	b2db      	uxtb	r3, r3
 8013060:	62bb      	str	r3, [r7, #40]	; 0x28
	/* Number of Token Queue Registers */
	const int DTKNQ_REG_CNT = (TOKEN_Q_DEPTH + 7) / 8;
 8013062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013064:	f103 0307 	add.w	r3, r3, #7
 8013068:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801306c:	627b      	str	r3, [r7, #36]	; 0x24
	dtknq1_data_t dtknqr1;
	uint32_t in_tkn_epnums[4];
	int ndx = 0;
 801306e:	f04f 0300 	mov.w	r3, #0
 8013072:	623b      	str	r3, [r7, #32]
	int i = 0;
 8013074:	f04f 0300 	mov.w	r3, #0
 8013078:	63fb      	str	r3, [r7, #60]	; 0x3c
	volatile uint32_t *addr = &dev_global_regs->dtknqr1;
 801307a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801307c:	f103 0320 	add.w	r3, r3, #32
 8013080:	63bb      	str	r3, [r7, #56]	; 0x38
	int epnum = 0;
 8013082:	f04f 0300 	mov.w	r3, #0
 8013086:	637b      	str	r3, [r7, #52]	; 0x34

	//DWC_DEBUGPL(DBG_PCD,"dev_token_q_depth=%d\n",TOKEN_Q_DEPTH);

	/* Read the DTKNQ Registers */
	for (i = 0; i < DTKNQ_REG_CNT; i++) {
 8013088:	f04f 0300 	mov.w	r3, #0
 801308c:	63fb      	str	r3, [r7, #60]	; 0x3c
 801308e:	e01e      	b.n	80130ce <get_ep_of_last_in_token+0x8a>
		in_tkn_epnums[i] = DWC_READ_REG32(addr);
 8013090:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013092:	f7f3 fc03 	bl	800689c <DWC_READ_REG32>
 8013096:	4602      	mov	r2, r0
 8013098:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801309a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801309e:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80130a2:	18cb      	adds	r3, r1, r3
 80130a4:	f843 2c34 	str.w	r2, [r3, #-52]
		DWC_DEBUGPL(DBG_PCDV, "DTKNQR%d=0x%08x\n", i + 1,
			    in_tkn_epnums[i]);
		if (addr == &dev_global_regs->dvbusdis) {
 80130a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130aa:	f103 0228 	add.w	r2, r3, #40	; 0x28
 80130ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130b0:	429a      	cmp	r2, r3
 80130b2:	d104      	bne.n	80130be <get_ep_of_last_in_token+0x7a>
			addr = &dev_global_regs->dtknqr3_dthrctl;
 80130b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130b6:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80130ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80130bc:	e003      	b.n	80130c6 <get_ep_of_last_in_token+0x82>
		} else {
			++addr;
 80130be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130c0:	f103 0304 	add.w	r3, r3, #4
 80130c4:	63bb      	str	r3, [r7, #56]	; 0x38
	int epnum = 0;

	//DWC_DEBUGPL(DBG_PCD,"dev_token_q_depth=%d\n",TOKEN_Q_DEPTH);

	/* Read the DTKNQ Registers */
	for (i = 0; i < DTKNQ_REG_CNT; i++) {
 80130c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80130c8:	f103 0301 	add.w	r3, r3, #1
 80130cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80130ce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80130d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130d2:	429a      	cmp	r2, r3
 80130d4:	dbdc      	blt.n	8013090 <get_ep_of_last_in_token+0x4c>
		}

	}

	/* Copy the DTKNQR1 data to the bit field. */
	dtknqr1.d32 = in_tkn_epnums[0];
 80130d6:	68fb      	ldr	r3, [r7, #12]
 80130d8:	61fb      	str	r3, [r7, #28]
	/* Get the EP numbers */
	in_tkn_epnums[0] = dtknqr1.b.epnums0_5;
 80130da:	69fb      	ldr	r3, [r7, #28]
 80130dc:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80130e0:	60fb      	str	r3, [r7, #12]
	ndx = dtknqr1.b.intknwptr - 1;
 80130e2:	69fb      	ldr	r3, [r7, #28]
 80130e4:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80130e8:	b2db      	uxtb	r3, r3
 80130ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80130ee:	623b      	str	r3, [r7, #32]

	//DWC_DEBUGPL(DBG_PCDV,"ndx=%d\n",ndx);
	if (ndx == -1) {
 80130f0:	6a3b      	ldr	r3, [r7, #32]
 80130f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130f6:	d130      	bne.n	801315a <get_ep_of_last_in_token+0x116>
		/** @todo Find a simpler way to calculate the max
		 * queue position.*/
		int cnt = TOKEN_Q_DEPTH;
 80130f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130fa:	633b      	str	r3, [r7, #48]	; 0x30
		if (TOKEN_Q_DEPTH <= 6) {
 80130fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130fe:	2b06      	cmp	r3, #6
 8013100:	d804      	bhi.n	801310c <get_ep_of_last_in_token+0xc8>
			cnt = TOKEN_Q_DEPTH - 1;
 8013102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013104:	f103 33ff 	add.w	r3, r3, #4294967295
 8013108:	633b      	str	r3, [r7, #48]	; 0x30
 801310a:	e013      	b.n	8013134 <get_ep_of_last_in_token+0xf0>
		} else if (TOKEN_Q_DEPTH <= 14) {
 801310c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801310e:	2b0e      	cmp	r3, #14
 8013110:	d804      	bhi.n	801311c <get_ep_of_last_in_token+0xd8>
			cnt = TOKEN_Q_DEPTH - 7;
 8013112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013114:	f1a3 0307 	sub.w	r3, r3, #7
 8013118:	633b      	str	r3, [r7, #48]	; 0x30
 801311a:	e00b      	b.n	8013134 <get_ep_of_last_in_token+0xf0>
		} else if (TOKEN_Q_DEPTH <= 22) {
 801311c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801311e:	2b16      	cmp	r3, #22
 8013120:	d804      	bhi.n	801312c <get_ep_of_last_in_token+0xe8>
			cnt = TOKEN_Q_DEPTH - 15;
 8013122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013124:	f1a3 030f 	sub.w	r3, r3, #15
 8013128:	633b      	str	r3, [r7, #48]	; 0x30
 801312a:	e003      	b.n	8013134 <get_ep_of_last_in_token+0xf0>
		} else {
			cnt = TOKEN_Q_DEPTH - 23;
 801312c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801312e:	f1a3 0317 	sub.w	r3, r3, #23
 8013132:	633b      	str	r3, [r7, #48]	; 0x30
		}
		epnum = (in_tkn_epnums[DTKNQ_REG_CNT - 1] >> (cnt * 4)) & 0xF;
 8013134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013136:	f103 33ff 	add.w	r3, r3, #4294967295
 801313a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801313e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8013142:	18d3      	adds	r3, r2, r3
 8013144:	f853 2c34 	ldr.w	r2, [r3, #-52]
 8013148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801314a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801314e:	fa22 f303 	lsr.w	r3, r2, r3
 8013152:	f003 030f 	and.w	r3, r3, #15
 8013156:	637b      	str	r3, [r7, #52]	; 0x34
 8013158:	e03e      	b.n	80131d8 <get_ep_of_last_in_token+0x194>
	} else {
		if (ndx <= 5) {
 801315a:	6a3b      	ldr	r3, [r7, #32]
 801315c:	2b05      	cmp	r3, #5
 801315e:	dc09      	bgt.n	8013174 <get_ep_of_last_in_token+0x130>
			epnum = (in_tkn_epnums[0] >> (ndx * 4)) & 0xF;
 8013160:	68fa      	ldr	r2, [r7, #12]
 8013162:	6a3b      	ldr	r3, [r7, #32]
 8013164:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013168:	fa22 f303 	lsr.w	r3, r2, r3
 801316c:	f003 030f 	and.w	r3, r3, #15
 8013170:	637b      	str	r3, [r7, #52]	; 0x34
 8013172:	e031      	b.n	80131d8 <get_ep_of_last_in_token+0x194>
		} else if (ndx <= 13) {
 8013174:	6a3b      	ldr	r3, [r7, #32]
 8013176:	2b0d      	cmp	r3, #13
 8013178:	dc0d      	bgt.n	8013196 <get_ep_of_last_in_token+0x152>
			ndx -= 6;
 801317a:	6a3b      	ldr	r3, [r7, #32]
 801317c:	f1a3 0306 	sub.w	r3, r3, #6
 8013180:	623b      	str	r3, [r7, #32]
			epnum = (in_tkn_epnums[1] >> (ndx * 4)) & 0xF;
 8013182:	693a      	ldr	r2, [r7, #16]
 8013184:	6a3b      	ldr	r3, [r7, #32]
 8013186:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801318a:	fa22 f303 	lsr.w	r3, r2, r3
 801318e:	f003 030f 	and.w	r3, r3, #15
 8013192:	637b      	str	r3, [r7, #52]	; 0x34
 8013194:	e020      	b.n	80131d8 <get_ep_of_last_in_token+0x194>
		} else if (ndx <= 21) {
 8013196:	6a3b      	ldr	r3, [r7, #32]
 8013198:	2b15      	cmp	r3, #21
 801319a:	dc0d      	bgt.n	80131b8 <get_ep_of_last_in_token+0x174>
			ndx -= 14;
 801319c:	6a3b      	ldr	r3, [r7, #32]
 801319e:	f1a3 030e 	sub.w	r3, r3, #14
 80131a2:	623b      	str	r3, [r7, #32]
			epnum = (in_tkn_epnums[2] >> (ndx * 4)) & 0xF;
 80131a4:	697a      	ldr	r2, [r7, #20]
 80131a6:	6a3b      	ldr	r3, [r7, #32]
 80131a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80131ac:	fa22 f303 	lsr.w	r3, r2, r3
 80131b0:	f003 030f 	and.w	r3, r3, #15
 80131b4:	637b      	str	r3, [r7, #52]	; 0x34
 80131b6:	e00f      	b.n	80131d8 <get_ep_of_last_in_token+0x194>
		} else if (ndx <= 29) {
 80131b8:	6a3b      	ldr	r3, [r7, #32]
 80131ba:	2b1d      	cmp	r3, #29
 80131bc:	dc0c      	bgt.n	80131d8 <get_ep_of_last_in_token+0x194>
			ndx -= 22;
 80131be:	6a3b      	ldr	r3, [r7, #32]
 80131c0:	f1a3 0316 	sub.w	r3, r3, #22
 80131c4:	623b      	str	r3, [r7, #32]
			epnum = (in_tkn_epnums[3] >> (ndx * 4)) & 0xF;
 80131c6:	69ba      	ldr	r2, [r7, #24]
 80131c8:	6a3b      	ldr	r3, [r7, #32]
 80131ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80131ce:	fa22 f303 	lsr.w	r3, r2, r3
 80131d2:	f003 030f 	and.w	r3, r3, #15
 80131d6:	637b      	str	r3, [r7, #52]	; 0x34
		}
	}
	//DWC_DEBUGPL(DBG_PCD,"epnum=%d\n",epnum);
	return epnum;
 80131d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80131da:	4618      	mov	r0, r3
 80131dc:	f107 0740 	add.w	r7, r7, #64	; 0x40
 80131e0:	46bd      	mov	sp, r7
 80131e2:	bd80      	pop	{r7, pc}

080131e4 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr>:
 * This interrupt occurs when the non-periodic Tx FIFO is half-empty.
 * The active request is checked for the next packet to be loaded into
 * the non-periodic Tx FIFO.
 */
int32_t dwc_otg_pcd_handle_np_tx_fifo_empty_intr(dwc_otg_pcd_t * pcd)
{
 80131e4:	b580      	push	{r7, lr}
 80131e6:	b08a      	sub	sp, #40	; 0x28
 80131e8:	af00      	add	r7, sp, #0
 80131ea:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	689b      	ldr	r3, [r3, #8]
 80131f0:	61fb      	str	r3, [r7, #28]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 80131f2:	69fb      	ldr	r3, [r7, #28]
 80131f4:	685b      	ldr	r3, [r3, #4]
 80131f6:	61bb      	str	r3, [r7, #24]
#ifndef USE_IFX_DEV
	dwc_otg_dev_in_ep_regs_t *ep_regs;
#endif
	gnptxsts_data_t txstatus = {.d32 = 0 };
 80131f8:	f04f 0300 	mov.w	r3, #0
 80131fc:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	int epnum = 0;
 80131fe:	f04f 0300 	mov.w	r3, #0
 8013202:	617b      	str	r3, [r7, #20]
	dwc_otg_pcd_ep_t *ep = 0;
 8013204:	f04f 0300 	mov.w	r3, #0
 8013208:	613b      	str	r3, [r7, #16]
	uint32_t len = 0;
 801320a:	f04f 0300 	mov.w	r3, #0
 801320e:	627b      	str	r3, [r7, #36]	; 0x24
	int dwords;

	/* Get the epnum from the IN Token Learning Queue. */
	epnum = get_ep_of_last_in_token(core_if);
 8013210:	69f8      	ldr	r0, [r7, #28]
 8013212:	f7ff ff17 	bl	8013044 <get_ep_of_last_in_token>
 8013216:	6178      	str	r0, [r7, #20]
	ep = get_in_ep(pcd, epnum);
 8013218:	697b      	ldr	r3, [r7, #20]
 801321a:	6878      	ldr	r0, [r7, #4]
 801321c:	4619      	mov	r1, r3
 801321e:	f7ff fcb7 	bl	8012b90 <get_in_ep>
 8013222:	6138      	str	r0, [r7, #16]

#ifndef USE_IFX_DEV
	ep_regs = core_if->dev_if->in_ep_regs[epnum];
#endif

	len = ep->dwc_ep.xfer_len - ep->dwc_ep.xfer_count;
 8013224:	693b      	ldr	r3, [r7, #16]
 8013226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013228:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801322c:	461a      	mov	r2, r3
 801322e:	693b      	ldr	r3, [r7, #16]
 8013230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013232:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013236:	1ad3      	subs	r3, r2, r3
 8013238:	627b      	str	r3, [r7, #36]	; 0x24
	if (len > ep->dwc_ep.maxpacket) {
 801323a:	693b      	ldr	r3, [r7, #16]
 801323c:	8a5b      	ldrh	r3, [r3, #18]
 801323e:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8013242:	b29b      	uxth	r3, r3
 8013244:	461a      	mov	r2, r3
 8013246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013248:	429a      	cmp	r2, r3
 801324a:	d205      	bcs.n	8013258 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0x74>
		len = ep->dwc_ep.maxpacket;
 801324c:	693b      	ldr	r3, [r7, #16]
 801324e:	8a5b      	ldrh	r3, [r3, #18]
 8013250:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8013254:	b29b      	uxth	r3, r3
 8013256:	627b      	str	r3, [r7, #36]	; 0x24
	}
	dwords = (len + 3) / 4;
 8013258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801325a:	f103 0303 	add.w	r3, r3, #3
 801325e:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8013262:	623b      	str	r3, [r7, #32]

	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
 8013264:	69bb      	ldr	r3, [r7, #24]
 8013266:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 801326a:	4618      	mov	r0, r3
 801326c:	f7f3 fb16 	bl	800689c <DWC_READ_REG32>
 8013270:	4603      	mov	r3, r0
 8013272:	60fb      	str	r3, [r7, #12]
	DWC_DEBUGPL(DBG_PCDV, "b4 GNPTXSTS=0x%08x\n", txstatus.d32);

	while (txstatus.b.nptxqspcavail > 0 &&
 8013274:	e030      	b.n	80132d8 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0xf4>
	       txstatus.b.nptxfspcavail > dwords &&
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len) {
		/* Write the FIFO */
		dwc_otg_ep_write_packet(core_if, &ep->dwc_ep, 0);
 8013276:	693b      	ldr	r3, [r7, #16]
 8013278:	f103 0310 	add.w	r3, r3, #16
 801327c:	69f8      	ldr	r0, [r7, #28]
 801327e:	4619      	mov	r1, r3
 8013280:	f04f 0200 	mov.w	r2, #0
 8013284:	f7f9 fbfe 	bl	800ca84 <dwc_otg_ep_write_packet>
		len = ep->dwc_ep.xfer_len - ep->dwc_ep.xfer_count;
 8013288:	693b      	ldr	r3, [r7, #16]
 801328a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801328c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013290:	461a      	mov	r2, r3
 8013292:	693b      	ldr	r3, [r7, #16]
 8013294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013296:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801329a:	1ad3      	subs	r3, r2, r3
 801329c:	627b      	str	r3, [r7, #36]	; 0x24

		if (len > ep->dwc_ep.maxpacket) {
 801329e:	693b      	ldr	r3, [r7, #16]
 80132a0:	8a5b      	ldrh	r3, [r3, #18]
 80132a2:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80132a6:	b29b      	uxth	r3, r3
 80132a8:	461a      	mov	r2, r3
 80132aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132ac:	429a      	cmp	r2, r3
 80132ae:	d205      	bcs.n	80132bc <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0xd8>
			len = ep->dwc_ep.maxpacket;
 80132b0:	693b      	ldr	r3, [r7, #16]
 80132b2:	8a5b      	ldrh	r3, [r3, #18]
 80132b4:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80132b8:	b29b      	uxth	r3, r3
 80132ba:	627b      	str	r3, [r7, #36]	; 0x24
		}

		dwords = (len + 3) / 4;
 80132bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132be:	f103 0303 	add.w	r3, r3, #3
 80132c2:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80132c6:	623b      	str	r3, [r7, #32]
		txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
 80132c8:	69bb      	ldr	r3, [r7, #24]
 80132ca:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80132ce:	4618      	mov	r0, r3
 80132d0:	f7f3 fae4 	bl	800689c <DWC_READ_REG32>
 80132d4:	4603      	mov	r3, r0
 80132d6:	60fb      	str	r3, [r7, #12]
	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 GNPTXSTS=0x%08x\n", txstatus.d32);

	while (txstatus.b.nptxqspcavail > 0 &&
 80132d8:	7bbb      	ldrb	r3, [r7, #14]
 80132da:	2b00      	cmp	r3, #0
 80132dc:	d00f      	beq.n	80132fe <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0x11a>
	       txstatus.b.nptxfspcavail > dwords &&
 80132de:	89bb      	ldrh	r3, [r7, #12]
 80132e0:	461a      	mov	r2, r3
	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 GNPTXSTS=0x%08x\n", txstatus.d32);

	while (txstatus.b.nptxqspcavail > 0 &&
 80132e2:	6a3b      	ldr	r3, [r7, #32]
 80132e4:	429a      	cmp	r2, r3
 80132e6:	dd0a      	ble.n	80132fe <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0x11a>
	       txstatus.b.nptxfspcavail > dwords &&
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len) {
 80132e8:	693b      	ldr	r3, [r7, #16]
 80132ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80132ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80132f0:	461a      	mov	r2, r3
 80132f2:	693b      	ldr	r3, [r7, #16]
 80132f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80132f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 GNPTXSTS=0x%08x\n", txstatus.d32);

	while (txstatus.b.nptxqspcavail > 0 &&
	       txstatus.b.nptxfspcavail > dwords &&
 80132fa:	429a      	cmp	r2, r3
 80132fc:	dbbb      	blt.n	8013276 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0x92>

	DWC_DEBUGPL(DBG_PCDV, "GNPTXSTS=0x%08x\n",
		    DWC_READ_REG32(&global_regs->gnptxsts));

	/* Clear interrupt */
	gintsts.d32 = 0;
 80132fe:	f04f 0300 	mov.w	r3, #0
 8013302:	60bb      	str	r3, [r7, #8]
	gintsts.b.nptxfempty = 1;
 8013304:	68bb      	ldr	r3, [r7, #8]
 8013306:	f043 0320 	orr.w	r3, r3, #32
 801330a:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&global_regs->gintsts, gintsts.d32);
 801330c:	69bb      	ldr	r3, [r7, #24]
 801330e:	f103 0214 	add.w	r2, r3, #20
 8013312:	68bb      	ldr	r3, [r7, #8]
 8013314:	4610      	mov	r0, r2
 8013316:	4619      	mov	r1, r3
 8013318:	f7f3 facc 	bl	80068b4 <DWC_WRITE_REG32>

	return 1;
 801331c:	f04f 0301 	mov.w	r3, #1
}
 8013320:	4618      	mov	r0, r3
 8013322:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8013326:	46bd      	mov	sp, r7
 8013328:	bd80      	pop	{r7, pc}
 801332a:	bf00      	nop

0801332c <write_empty_tx_fifo>:
 * This function is called when dedicated Tx FIFO Empty interrupt occurs.
 * The active request is checked for the next packet to be loaded into
 * apropriate Tx FIFO.
 */
static int32_t write_empty_tx_fifo(dwc_otg_pcd_t * pcd, uint32_t epnum)
{
 801332c:	b580      	push	{r7, lr}
 801332e:	b088      	sub	sp, #32
 8013330:	af00      	add	r7, sp, #0
 8013332:	6078      	str	r0, [r7, #4]
 8013334:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	689b      	ldr	r3, [r3, #8]
 801333a:	617b      	str	r3, [r7, #20]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 801333c:	697b      	ldr	r3, [r7, #20]
 801333e:	689b      	ldr	r3, [r3, #8]
 8013340:	613b      	str	r3, [r7, #16]
#ifndef USE_IFX_DEV
	dwc_otg_dev_in_ep_regs_t *ep_regs;
#endif
	dtxfsts_data_t txstatus = {.d32 = 0 };
 8013342:	f04f 0300 	mov.w	r3, #0
 8013346:	60bb      	str	r3, [r7, #8]
	dwc_otg_pcd_ep_t *ep = 0;
 8013348:	f04f 0300 	mov.w	r3, #0
 801334c:	60fb      	str	r3, [r7, #12]
	uint32_t len = 0;
 801334e:	f04f 0300 	mov.w	r3, #0
 8013352:	61fb      	str	r3, [r7, #28]
	int dwords;

	ep = get_in_ep(pcd, epnum);
 8013354:	6878      	ldr	r0, [r7, #4]
 8013356:	6839      	ldr	r1, [r7, #0]
 8013358:	f7ff fc1a 	bl	8012b90 <get_in_ep>
 801335c:	60f8      	str	r0, [r7, #12]

#ifndef USE_IFX_DEV
	ep_regs = core_if->dev_if->in_ep_regs[epnum];
#endif

	len = ep->dwc_ep.xfer_len - ep->dwc_ep.xfer_count;
 801335e:	68fb      	ldr	r3, [r7, #12]
 8013360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013362:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013366:	461a      	mov	r2, r3
 8013368:	68fb      	ldr	r3, [r7, #12]
 801336a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801336c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013370:	1ad3      	subs	r3, r2, r3
 8013372:	61fb      	str	r3, [r7, #28]

	if (len > ep->dwc_ep.maxpacket) {
 8013374:	68fb      	ldr	r3, [r7, #12]
 8013376:	8a5b      	ldrh	r3, [r3, #18]
 8013378:	f3c3 038a 	ubfx	r3, r3, #2, #11
 801337c:	b29b      	uxth	r3, r3
 801337e:	461a      	mov	r2, r3
 8013380:	69fb      	ldr	r3, [r7, #28]
 8013382:	429a      	cmp	r2, r3
 8013384:	d205      	bcs.n	8013392 <write_empty_tx_fifo+0x66>
		len = ep->dwc_ep.maxpacket;
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	8a5b      	ldrh	r3, [r3, #18]
 801338a:	f3c3 038a 	ubfx	r3, r3, #2, #11
 801338e:	b29b      	uxth	r3, r3
 8013390:	61fb      	str	r3, [r7, #28]
	}

	dwords = (len + 3) / 4;
 8013392:	69fb      	ldr	r3, [r7, #28]
 8013394:	f103 0303 	add.w	r3, r3, #3
 8013398:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801339c:	61bb      	str	r3, [r7, #24]

	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
 801339e:	693a      	ldr	r2, [r7, #16]
 80133a0:	683b      	ldr	r3, [r7, #0]
 80133a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80133a6:	18d3      	adds	r3, r2, r3
 80133a8:	685b      	ldr	r3, [r3, #4]
 80133aa:	f103 0318 	add.w	r3, r3, #24
 80133ae:	4618      	mov	r0, r3
 80133b0:	f7f3 fa74 	bl	800689c <DWC_READ_REG32>
 80133b4:	4603      	mov	r3, r0
 80133b6:	60bb      	str	r3, [r7, #8]
	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum, txstatus.d32);

	while (txstatus.b.txfspcavail >= dwords &&
 80133b8:	e035      	b.n	8013426 <write_empty_tx_fifo+0xfa>
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len &&
	       ep->dwc_ep.xfer_len != 0) {
		/* Write the FIFO */
		dwc_otg_ep_write_packet(core_if, &ep->dwc_ep, 0);
 80133ba:	68fb      	ldr	r3, [r7, #12]
 80133bc:	f103 0310 	add.w	r3, r3, #16
 80133c0:	6978      	ldr	r0, [r7, #20]
 80133c2:	4619      	mov	r1, r3
 80133c4:	f04f 0200 	mov.w	r2, #0
 80133c8:	f7f9 fb5c 	bl	800ca84 <dwc_otg_ep_write_packet>

		len = ep->dwc_ep.xfer_len - ep->dwc_ep.xfer_count;
 80133cc:	68fb      	ldr	r3, [r7, #12]
 80133ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80133d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80133d4:	461a      	mov	r2, r3
 80133d6:	68fb      	ldr	r3, [r7, #12]
 80133d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80133da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80133de:	1ad3      	subs	r3, r2, r3
 80133e0:	61fb      	str	r3, [r7, #28]
		if (len > ep->dwc_ep.maxpacket) {
 80133e2:	68fb      	ldr	r3, [r7, #12]
 80133e4:	8a5b      	ldrh	r3, [r3, #18]
 80133e6:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80133ea:	b29b      	uxth	r3, r3
 80133ec:	461a      	mov	r2, r3
 80133ee:	69fb      	ldr	r3, [r7, #28]
 80133f0:	429a      	cmp	r2, r3
 80133f2:	d205      	bcs.n	8013400 <write_empty_tx_fifo+0xd4>
			len = ep->dwc_ep.maxpacket;
 80133f4:	68fb      	ldr	r3, [r7, #12]
 80133f6:	8a5b      	ldrh	r3, [r3, #18]
 80133f8:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80133fc:	b29b      	uxth	r3, r3
 80133fe:	61fb      	str	r3, [r7, #28]
		}

		dwords = (len + 3) / 4;
 8013400:	69fb      	ldr	r3, [r7, #28]
 8013402:	f103 0303 	add.w	r3, r3, #3
 8013406:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801340a:	61bb      	str	r3, [r7, #24]
		txstatus.d32 =
		    DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
 801340c:	693a      	ldr	r2, [r7, #16]
 801340e:	683b      	ldr	r3, [r7, #0]
 8013410:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013414:	18d3      	adds	r3, r2, r3
 8013416:	685b      	ldr	r3, [r3, #4]
 8013418:	f103 0318 	add.w	r3, r3, #24
 801341c:	4618      	mov	r0, r3
 801341e:	f7f3 fa3d 	bl	800689c <DWC_READ_REG32>
 8013422:	4603      	mov	r3, r0
		if (len > ep->dwc_ep.maxpacket) {
			len = ep->dwc_ep.maxpacket;
		}

		dwords = (len + 3) / 4;
		txstatus.d32 =
 8013424:	60bb      	str	r3, [r7, #8]
	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum, txstatus.d32);

	while (txstatus.b.txfspcavail >= dwords &&
 8013426:	893b      	ldrh	r3, [r7, #8]
 8013428:	461a      	mov	r2, r3
 801342a:	69bb      	ldr	r3, [r7, #24]
 801342c:	429a      	cmp	r2, r3
 801342e:	db12      	blt.n	8013456 <write_empty_tx_fifo+0x12a>
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len &&
 8013430:	68fb      	ldr	r3, [r7, #12]
 8013432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013434:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013438:	461a      	mov	r2, r3
 801343a:	68fb      	ldr	r3, [r7, #12]
 801343c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801343e:	f3c3 0312 	ubfx	r3, r3, #0, #19
	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum, txstatus.d32);

	while (txstatus.b.txfspcavail >= dwords &&
 8013442:	429a      	cmp	r2, r3
 8013444:	da07      	bge.n	8013456 <write_empty_tx_fifo+0x12a>
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len &&
	       ep->dwc_ep.xfer_len != 0) {
 8013446:	68fb      	ldr	r3, [r7, #12]
 8013448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801344a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801344e:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum, txstatus.d32);

	while (txstatus.b.txfspcavail >= dwords &&
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len &&
 8013452:	2b00      	cmp	r3, #0
 8013454:	d1b1      	bne.n	80133ba <write_empty_tx_fifo+0x8e>
	}

	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum,
		    DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts));

	return 1;
 8013456:	f04f 0301 	mov.w	r3, #1
}
 801345a:	4618      	mov	r0, r3
 801345c:	f107 0720 	add.w	r7, r7, #32
 8013460:	46bd      	mov	sp, r7
 8013462:	bd80      	pop	{r7, pc}

08013464 <dwc_otg_pcd_stop>:
 * This function is called when the Device is disconnected. It stops
 * any active requests and informs the Gadget driver of the
 * disconnect.
 */
void dwc_otg_pcd_stop(dwc_otg_pcd_t * pcd)
{
 8013464:	b580      	push	{r7, lr}
 8013466:	b08a      	sub	sp, #40	; 0x28
 8013468:	af00      	add	r7, sp, #0
 801346a:	6078      	str	r0, [r7, #4]
	int i, num_in_eps, num_out_eps;
	dwc_otg_pcd_ep_t *ep;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 801346c:	f04f 0300 	mov.w	r3, #0
 8013470:	60fb      	str	r3, [r7, #12]

	DWC_SPINLOCK(pcd->lock);
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8013478:	4618      	mov	r0, r3
 801347a:	f7f3 fa53 	bl	8006924 <DWC_SPINLOCK>

	num_in_eps = GET_CORE_IF(pcd)->dev_if->num_in_eps;
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	689b      	ldr	r3, [r3, #8]
 8013482:	689b      	ldr	r3, [r3, #8]
 8013484:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013488:	623b      	str	r3, [r7, #32]
	num_out_eps = GET_CORE_IF(pcd)->dev_if->num_out_eps;
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	689b      	ldr	r3, [r3, #8]
 801348e:	689b      	ldr	r3, [r3, #8]
 8013490:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8013494:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL(DBG_PCDV, "%s() \n", __func__);
	/* don't disconnect drivers more than once */
	if (pcd->ep0state == EP0_DISCONNECT) {
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	7b1b      	ldrb	r3, [r3, #12]
 801349a:	2b00      	cmp	r3, #0
 801349c:	d106      	bne.n	80134ac <dwc_otg_pcd_stop+0x48>
		DWC_DEBUGPL(DBG_ANY, "%s() Already Disconnected\n", __func__);
		DWC_SPINUNLOCK(pcd->lock);
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80134a4:	4618      	mov	r0, r3
 80134a6:	f7f3 fa47 	bl	8006938 <DWC_SPINUNLOCK>
 80134aa:	e07f      	b.n	80135ac <dwc_otg_pcd_stop+0x148>
		return;
	}
	pcd->ep0state = EP0_DISCONNECT;
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	f04f 0200 	mov.w	r2, #0
 80134b2:	731a      	strb	r2, [r3, #12]

	/* Reset the OTG state. */
	dwc_otg_pcd_update_otg(pcd, 1);
 80134b4:	6878      	ldr	r0, [r7, #4]
 80134b6:	f04f 0101 	mov.w	r1, #1
 80134ba:	f7ff fb39 	bl	8012b30 <dwc_otg_pcd_update_otg>

	/* Disable the NP Tx Fifo Empty Interrupt. */
	intr_mask.b.nptxfempty = 1;
 80134be:	68fb      	ldr	r3, [r7, #12]
 80134c0:	f043 0320 	orr.w	r3, r3, #32
 80134c4:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	689b      	ldr	r3, [r3, #8]
 80134ca:	685b      	ldr	r3, [r3, #4]
 80134cc:	f103 0218 	add.w	r2, r3, #24
 80134d0:	68fb      	ldr	r3, [r7, #12]
 80134d2:	4610      	mov	r0, r2
 80134d4:	4619      	mov	r1, r3
 80134d6:	f04f 0200 	mov.w	r2, #0
 80134da:	f7f3 f9f9 	bl	80068d0 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Flush the FIFOs */
	/**@todo NGS Flush Periodic FIFOs */
	dwc_otg_flush_tx_fifo(GET_CORE_IF(pcd), 0x10);
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	689b      	ldr	r3, [r3, #8]
 80134e2:	4618      	mov	r0, r3
 80134e4:	f04f 0110 	mov.w	r1, #16
 80134e8:	f7f9 fc56 	bl	800cd98 <dwc_otg_flush_tx_fifo>
	dwc_otg_flush_rx_fifo(GET_CORE_IF(pcd));
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	689b      	ldr	r3, [r3, #8]
 80134f0:	4618      	mov	r0, r3
 80134f2:	f7f9 fc99 	bl	800ce28 <dwc_otg_flush_rx_fifo>

	/* prevent new request submissions, kill any outstanding requests  */
	ep = &pcd->ep0;
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80134fc:	61bb      	str	r3, [r7, #24]
	dwc_otg_request_nuke(ep);
 80134fe:	69b8      	ldr	r0, [r7, #24]
 8013500:	f7fd fbce 	bl	8010ca0 <dwc_otg_request_nuke>
	/* prevent new request submissions, kill any outstanding requests  */
	for (i = 0; i < num_in_eps; i++) {
 8013504:	f04f 0300 	mov.w	r3, #0
 8013508:	627b      	str	r3, [r7, #36]	; 0x24
 801350a:	e012      	b.n	8013532 <dwc_otg_pcd_stop+0xce>
		dwc_otg_pcd_ep_t *ep = &pcd->in_ep[i];
 801350c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801350e:	4613      	mov	r3, r2
 8013510:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8013514:	189b      	adds	r3, r3, r2
 8013516:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801351a:	f103 0368 	add.w	r3, r3, #104	; 0x68
 801351e:	687a      	ldr	r2, [r7, #4]
 8013520:	18d3      	adds	r3, r2, r3
 8013522:	617b      	str	r3, [r7, #20]
		dwc_otg_request_nuke(ep);
 8013524:	6978      	ldr	r0, [r7, #20]
 8013526:	f7fd fbbb 	bl	8010ca0 <dwc_otg_request_nuke>

	/* prevent new request submissions, kill any outstanding requests  */
	ep = &pcd->ep0;
	dwc_otg_request_nuke(ep);
	/* prevent new request submissions, kill any outstanding requests  */
	for (i = 0; i < num_in_eps; i++) {
 801352a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801352c:	f103 0301 	add.w	r3, r3, #1
 8013530:	627b      	str	r3, [r7, #36]	; 0x24
 8013532:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013534:	6a3b      	ldr	r3, [r7, #32]
 8013536:	429a      	cmp	r2, r3
 8013538:	dbe8      	blt.n	801350c <dwc_otg_pcd_stop+0xa8>
		dwc_otg_pcd_ep_t *ep = &pcd->in_ep[i];
		dwc_otg_request_nuke(ep);
	}
	/* prevent new request submissions, kill any outstanding requests  */
	for (i = 0; i < num_out_eps; i++) {
 801353a:	f04f 0300 	mov.w	r3, #0
 801353e:	627b      	str	r3, [r7, #36]	; 0x24
 8013540:	e014      	b.n	801356c <dwc_otg_pcd_stop+0x108>
		dwc_otg_pcd_ep_t *ep = &pcd->out_ep[i];
 8013542:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013544:	4613      	mov	r3, r2
 8013546:	ea4f 1303 	mov.w	r3, r3, lsl #4
 801354a:	189b      	adds	r3, r3, r2
 801354c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013550:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8013554:	687a      	ldr	r2, [r7, #4]
 8013556:	18d3      	adds	r3, r2, r3
 8013558:	f103 0304 	add.w	r3, r3, #4
 801355c:	613b      	str	r3, [r7, #16]
		dwc_otg_request_nuke(ep);
 801355e:	6938      	ldr	r0, [r7, #16]
 8013560:	f7fd fb9e 	bl	8010ca0 <dwc_otg_request_nuke>
	for (i = 0; i < num_in_eps; i++) {
		dwc_otg_pcd_ep_t *ep = &pcd->in_ep[i];
		dwc_otg_request_nuke(ep);
	}
	/* prevent new request submissions, kill any outstanding requests  */
	for (i = 0; i < num_out_eps; i++) {
 8013564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013566:	f103 0301 	add.w	r3, r3, #1
 801356a:	627b      	str	r3, [r7, #36]	; 0x24
 801356c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801356e:	69fb      	ldr	r3, [r7, #28]
 8013570:	429a      	cmp	r2, r3
 8013572:	dbe6      	blt.n	8013542 <dwc_otg_pcd_stop+0xde>
		dwc_otg_pcd_ep_t *ep = &pcd->out_ep[i];
		dwc_otg_request_nuke(ep);
	}

	/* report disconnect; the driver is already quiesced */
	if (pcd->fops->disconnect) {
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	685b      	ldr	r3, [r3, #4]
 801357a:	2b00      	cmp	r3, #0
 801357c:	d010      	beq.n	80135a0 <dwc_otg_pcd_stop+0x13c>
		DWC_SPINUNLOCK(pcd->lock);
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8013584:	4618      	mov	r0, r3
 8013586:	f7f3 f9d7 	bl	8006938 <DWC_SPINUNLOCK>
		pcd->fops->disconnect(pcd);
 801358a:	687b      	ldr	r3, [r7, #4]
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	685b      	ldr	r3, [r3, #4]
 8013590:	6878      	ldr	r0, [r7, #4]
 8013592:	4798      	blx	r3
		DWC_SPINLOCK(pcd->lock);
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 801359a:	4618      	mov	r0, r3
 801359c:	f7f3 f9c2 	bl	8006924 <DWC_SPINLOCK>
	}
	DWC_SPINUNLOCK(pcd->lock);
 80135a0:	687b      	ldr	r3, [r7, #4]
 80135a2:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80135a6:	4618      	mov	r0, r3
 80135a8:	f7f3 f9c6 	bl	8006938 <DWC_SPINUNLOCK>
}
 80135ac:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80135b0:	46bd      	mov	sp, r7
 80135b2:	bd80      	pop	{r7, pc}

080135b4 <dwc_otg_pcd_handle_i2c_intr>:

/**
 * This interrupt indicates that ...
 */
int32_t dwc_otg_pcd_handle_i2c_intr(dwc_otg_pcd_t * pcd)
{
 80135b4:	b580      	push	{r7, lr}
 80135b6:	b084      	sub	sp, #16
 80135b8:	af00      	add	r7, sp, #0
 80135ba:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 80135bc:	f04f 0300 	mov.w	r3, #0
 80135c0:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "i2cintr");
	intr_mask.b.i2cintr = 1;
 80135c2:	68fb      	ldr	r3, [r7, #12]
 80135c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80135c8:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	689b      	ldr	r3, [r3, #8]
 80135ce:	685b      	ldr	r3, [r3, #4]
 80135d0:	f103 0218 	add.w	r2, r3, #24
 80135d4:	68fb      	ldr	r3, [r7, #12]
 80135d6:	4610      	mov	r0, r2
 80135d8:	4619      	mov	r1, r3
 80135da:	f04f 0200 	mov.w	r2, #0
 80135de:	f7f3 f977 	bl	80068d0 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 80135e2:	f04f 0300 	mov.w	r3, #0
 80135e6:	60bb      	str	r3, [r7, #8]
	gintsts.b.i2cintr = 1;
 80135e8:	68bb      	ldr	r3, [r7, #8]
 80135ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80135ee:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	689b      	ldr	r3, [r3, #8]
 80135f4:	685b      	ldr	r3, [r3, #4]
 80135f6:	f103 0214 	add.w	r2, r3, #20
 80135fa:	68bb      	ldr	r3, [r7, #8]
 80135fc:	4610      	mov	r0, r2
 80135fe:	4619      	mov	r1, r3
 8013600:	f7f3 f958 	bl	80068b4 <DWC_WRITE_REG32>
			gintsts.d32);
	return 1;
 8013604:	f04f 0301 	mov.w	r3, #1
}
 8013608:	4618      	mov	r0, r3
 801360a:	f107 0710 	add.w	r7, r7, #16
 801360e:	46bd      	mov	sp, r7
 8013610:	bd80      	pop	{r7, pc}
 8013612:	bf00      	nop

08013614 <dwc_otg_pcd_handle_early_suspend_intr>:

/**
 * This interrupt indicates that ...
 */
int32_t dwc_otg_pcd_handle_early_suspend_intr(dwc_otg_pcd_t * pcd)
{
 8013614:	b580      	push	{r7, lr}
 8013616:	b084      	sub	sp, #16
 8013618:	af00      	add	r7, sp, #0
 801361a:	6078      	str	r0, [r7, #4]
#if defined(VERBOSE)
	DWC_PRINTF("Early Suspend Detected\n");
#endif

	/* Clear interrupt */
	gintsts.d32 = 0;
 801361c:	f04f 0300 	mov.w	r3, #0
 8013620:	60fb      	str	r3, [r7, #12]
	gintsts.b.erlysuspend = 1;
 8013622:	68fb      	ldr	r3, [r7, #12]
 8013624:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8013628:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	689b      	ldr	r3, [r3, #8]
 801362e:	685b      	ldr	r3, [r3, #4]
 8013630:	f103 0214 	add.w	r2, r3, #20
 8013634:	68fb      	ldr	r3, [r7, #12]
 8013636:	4610      	mov	r0, r2
 8013638:	4619      	mov	r1, r3
 801363a:	f7f3 f93b 	bl	80068b4 <DWC_WRITE_REG32>
			gintsts.d32);
	return 1;
 801363e:	f04f 0301 	mov.w	r3, #1
}
 8013642:	4618      	mov	r0, r3
 8013644:	f107 0710 	add.w	r7, r7, #16
 8013648:	46bd      	mov	sp, r7
 801364a:	bd80      	pop	{r7, pc}

0801364c <ep0_out_start>:
 * @param core_if Programming view of DWC_otg controller.
 * @param pcd	  Programming view of the PCD.
 */
static inline void ep0_out_start(dwc_otg_core_if_t * core_if,
				 dwc_otg_pcd_t * pcd)
{
 801364c:	b580      	push	{r7, lr}
 801364e:	b088      	sub	sp, #32
 8013650:	af00      	add	r7, sp, #0
 8013652:	6078      	str	r0, [r7, #4]
 8013654:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	689b      	ldr	r3, [r3, #8]
 801365a:	61fb      	str	r3, [r7, #28]
	deptsiz0_data_t doeptsize0 = {.d32 = 0 };
 801365c:	f04f 0300 	mov.w	r3, #0
 8013660:	613b      	str	r3, [r7, #16]
 8013662:	f04f 0300 	mov.w	r3, #0
 8013666:	617b      	str	r3, [r7, #20]
	dwc_otg_dev_dma_desc_t *dma_desc;
	depctl_data_t doepctl = {.d32 = 0 };
 8013668:	f04f 0300 	mov.w	r3, #0
 801366c:	60fb      	str	r3, [r7, #12]
#ifdef VERBOSE
	DWC_DEBUGPL(DBG_PCDV, "%s() doepctl0=%0x\n", __func__,
		    DWC_READ_REG32(&dev_if->out_ep_regs[0]->doepctl));
#endif

	doeptsize0.b.supcnt = 3;
 801366e:	7cfb      	ldrb	r3, [r7, #19]
 8013670:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8013674:	74fb      	strb	r3, [r7, #19]
	doeptsize0.b.pktcnt = 1;
 8013676:	7cbb      	ldrb	r3, [r7, #18]
 8013678:	f04f 0201 	mov.w	r2, #1
 801367c:	f362 03c4 	bfi	r3, r2, #3, #2
 8013680:	74bb      	strb	r3, [r7, #18]
	doeptsize0.b.xfersize = 8 * 3;
 8013682:	7c3b      	ldrb	r3, [r7, #16]
 8013684:	f04f 0218 	mov.w	r2, #24
 8013688:	f362 0306 	bfi	r3, r2, #0, #7
 801368c:	743b      	strb	r3, [r7, #16]

	if (core_if->dma_enable) {
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8013694:	2b00      	cmp	r3, #0
 8013696:	d05c      	beq.n	8013752 <ep0_out_start+0x106>
		if (!core_if->dma_desc_enable) {
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d113      	bne.n	80136ca <ep0_out_start+0x7e>
			/** put here as for Hermes mode deptisz register should not be written */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doeptsiz,
 80136a2:	69fb      	ldr	r3, [r7, #28]
 80136a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80136a6:	f103 0210 	add.w	r2, r3, #16
 80136aa:	693b      	ldr	r3, [r7, #16]
 80136ac:	4610      	mov	r0, r2
 80136ae:	4619      	mov	r1, r3
 80136b0:	f7f3 f900 	bl	80068b4 <DWC_WRITE_REG32>
					doeptsize0.d32);

			/** @todo dma needs to handle multiple setup packets (up to 3) */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
 80136b4:	69fb      	ldr	r3, [r7, #28]
 80136b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80136b8:	f103 0214 	add.w	r2, r3, #20
					pcd->setup_pkt_dma_handle);
 80136bc:	683b      	ldr	r3, [r7, #0]
			/** put here as for Hermes mode deptisz register should not be written */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doeptsiz,
					doeptsize0.d32);

			/** @todo dma needs to handle multiple setup packets (up to 3) */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
 80136be:	699b      	ldr	r3, [r3, #24]
 80136c0:	4610      	mov	r0, r2
 80136c2:	4619      	mov	r1, r3
 80136c4:	f7f3 f8f6 	bl	80068b4 <DWC_WRITE_REG32>
 80136c8:	e04c      	b.n	8013764 <ep0_out_start+0x118>
					pcd->setup_pkt_dma_handle);
		} else {
			dev_if->setup_desc_index =
			    (dev_if->setup_desc_index + 1) & 1;
 80136ca:	69fb      	ldr	r3, [r7, #28]
 80136cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80136d0:	f103 0301 	add.w	r3, r3, #1
 80136d4:	f003 0201 	and.w	r2, r3, #1

			/** @todo dma needs to handle multiple setup packets (up to 3) */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
					pcd->setup_pkt_dma_handle);
		} else {
			dev_if->setup_desc_index =
 80136d8:	69fb      	ldr	r3, [r7, #28]
 80136da:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
			    (dev_if->setup_desc_index + 1) & 1;
			dma_desc =
			    dev_if->setup_desc_addr[dev_if->setup_desc_index];
 80136de:	69fb      	ldr	r3, [r7, #28]
 80136e0:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80136e4:	69fb      	ldr	r3, [r7, #28]
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
					pcd->setup_pkt_dma_handle);
		} else {
			dev_if->setup_desc_index =
			    (dev_if->setup_desc_index + 1) & 1;
			dma_desc =
 80136e6:	f102 0226 	add.w	r2, r2, #38	; 0x26
 80136ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80136ee:	61bb      	str	r3, [r7, #24]
			    dev_if->setup_desc_addr[dev_if->setup_desc_index];

			/** DMA Descriptor Setup */
			dma_desc->status.b.bs = BS_HOST_BUSY;
 80136f0:	69ba      	ldr	r2, [r7, #24]
 80136f2:	78d3      	ldrb	r3, [r2, #3]
 80136f4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80136f8:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 1;
 80136fa:	69ba      	ldr	r2, [r7, #24]
 80136fc:	78d3      	ldrb	r3, [r2, #3]
 80136fe:	f043 0308 	orr.w	r3, r3, #8
 8013702:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 1;
 8013704:	69ba      	ldr	r2, [r7, #24]
 8013706:	78d3      	ldrb	r3, [r2, #3]
 8013708:	f043 0302 	orr.w	r3, r3, #2
 801370c:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.bytes = pcd->ep0.dwc_ep.maxpacket;
 801370e:	683b      	ldr	r3, [r7, #0]
 8013710:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013712:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8013716:	b29b      	uxth	r3, r3
 8013718:	461a      	mov	r2, r3
 801371a:	69bb      	ldr	r3, [r7, #24]
 801371c:	801a      	strh	r2, [r3, #0]
			dma_desc->buf = pcd->setup_pkt_dma_handle;
 801371e:	683b      	ldr	r3, [r7, #0]
 8013720:	699a      	ldr	r2, [r3, #24]
 8013722:	69bb      	ldr	r3, [r7, #24]
 8013724:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 8013726:	69ba      	ldr	r2, [r7, #24]
 8013728:	78d3      	ldrb	r3, [r2, #3]
 801372a:	f36f 1387 	bfc	r3, #6, #2
 801372e:	70d3      	strb	r3, [r2, #3]

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
 8013730:	69fb      	ldr	r3, [r7, #28]
 8013732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013734:	f103 0214 	add.w	r2, r3, #20
					dev_if->
					dma_setup_desc_addr
					[dev_if->setup_desc_index]);
 8013738:	69fb      	ldr	r3, [r7, #28]
 801373a:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
			dma_desc->buf = pcd->setup_pkt_dma_handle;
			dma_desc->status.b.bs = BS_HOST_READY;

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
					dev_if->
 801373e:	69fb      	ldr	r3, [r7, #28]
			dma_desc->status.b.bytes = pcd->ep0.dwc_ep.maxpacket;
			dma_desc->buf = pcd->setup_pkt_dma_handle;
			dma_desc->status.b.bs = BS_HOST_READY;

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
 8013740:	f101 0124 	add.w	r1, r1, #36	; 0x24
 8013744:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013748:	4610      	mov	r0, r2
 801374a:	4619      	mov	r1, r3
 801374c:	f7f3 f8b2 	bl	80068b4 <DWC_WRITE_REG32>
 8013750:	e008      	b.n	8013764 <ep0_out_start+0x118>
					[dev_if->setup_desc_index]);
		}

	} else {
		/** put here as for Hermes mode deptisz register should not be written */
		DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doeptsiz,
 8013752:	69fb      	ldr	r3, [r7, #28]
 8013754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013756:	f103 0210 	add.w	r2, r3, #16
 801375a:	693b      	ldr	r3, [r7, #16]
 801375c:	4610      	mov	r0, r2
 801375e:	4619      	mov	r1, r3
 8013760:	f7f3 f8a8 	bl	80068b4 <DWC_WRITE_REG32>
				doeptsize0.d32);
	}

	/** DOEPCTL0 Register write */
	doepctl.b.epena = 1;
 8013764:	68fb      	ldr	r3, [r7, #12]
 8013766:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801376a:	60fb      	str	r3, [r7, #12]
	doepctl.b.cnak = 1;
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8013772:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepctl, doepctl.d32);
 8013774:	69fb      	ldr	r3, [r7, #28]
 8013776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013778:	461a      	mov	r2, r3
 801377a:	68fb      	ldr	r3, [r7, #12]
 801377c:	4610      	mov	r0, r2
 801377e:	4619      	mov	r1, r3
 8013780:	f7f3 f898 	bl	80068b4 <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_PCDV, "doepctl0=%0x\n",
		    DWC_READ_REG32(&dev_if->out_ep_regs[0]->doepctl));
	DWC_DEBUGPL(DBG_PCDV, "diepctl0=%0x\n",
		    DWC_READ_REG32(&dev_if->in_ep_regs[0]->diepctl));
#endif
}
 8013784:	f107 0720 	add.w	r7, r7, #32
 8013788:	46bd      	mov	sp, r7
 801378a:	bd80      	pop	{r7, pc}

0801378c <dwc_otg_pcd_handle_usb_reset_intr>:
 *		  store any setup packets received
 * At this point, all the required initialization, except for enabling
 * the control 0 OUT endpoint is done, for receiving SETUP packets.
 */
int32_t dwc_otg_pcd_handle_usb_reset_intr(dwc_otg_pcd_t * pcd)
{
 801378c:	b580      	push	{r7, lr}
 801378e:	b08e      	sub	sp, #56	; 0x38
 8013790:	af00      	add	r7, sp, #0
 8013792:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8013794:	687b      	ldr	r3, [r7, #4]
 8013796:	689b      	ldr	r3, [r3, #8]
 8013798:	633b      	str	r3, [r7, #48]	; 0x30
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 801379a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801379c:	689b      	ldr	r3, [r3, #8]
 801379e:	62fb      	str	r3, [r7, #44]	; 0x2c
	depctl_data_t doepctl = {.d32 = 0 };
 80137a0:	f04f 0300 	mov.w	r3, #0
 80137a4:	62bb      	str	r3, [r7, #40]	; 0x28
	daint_data_t daintmsk = {.d32 = 0 };
 80137a6:	f04f 0300 	mov.w	r3, #0
 80137aa:	627b      	str	r3, [r7, #36]	; 0x24
	doepmsk_data_t doepmsk = {.d32 = 0 };
 80137ac:	f04f 0300 	mov.w	r3, #0
 80137b0:	623b      	str	r3, [r7, #32]
	diepmsk_data_t diepmsk = {.d32 = 0 };
 80137b2:	f04f 0300 	mov.w	r3, #0
 80137b6:	61fb      	str	r3, [r7, #28]
	dcfg_data_t dcfg = {.d32 = 0 };
 80137b8:	f04f 0300 	mov.w	r3, #0
 80137bc:	61bb      	str	r3, [r7, #24]
	grstctl_t resetctl = {.d32 = 0 };
 80137be:	f04f 0300 	mov.w	r3, #0
 80137c2:	617b      	str	r3, [r7, #20]
	dctl_data_t dctl = {.d32 = 0 };
 80137c4:	f04f 0300 	mov.w	r3, #0
 80137c8:	613b      	str	r3, [r7, #16]
	int i = 0;
 80137ca:	f04f 0300 	mov.w	r3, #0
 80137ce:	637b      	str	r3, [r7, #52]	; 0x34
	gintsts_data_t gintsts;
	pcgcctl_data_t power = {.d32 = 0 };
 80137d0:	f04f 0300 	mov.w	r3, #0
 80137d4:	60bb      	str	r3, [r7, #8]

	power.d32 = DWC_READ_REG32(core_if->pcgcctl);
 80137d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137d8:	69db      	ldr	r3, [r3, #28]
 80137da:	4618      	mov	r0, r3
 80137dc:	f7f3 f85e 	bl	800689c <DWC_READ_REG32>
 80137e0:	4603      	mov	r3, r0
 80137e2:	60bb      	str	r3, [r7, #8]
	if (power.b.stoppclk) {
 80137e4:	7a3b      	ldrb	r3, [r7, #8]
 80137e6:	f003 0301 	and.w	r3, r3, #1
 80137ea:	b2db      	uxtb	r3, r3
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d029      	beq.n	8013844 <dwc_otg_pcd_handle_usb_reset_intr+0xb8>
		power.d32 = 0;
 80137f0:	f04f 0300 	mov.w	r3, #0
 80137f4:	60bb      	str	r3, [r7, #8]
		power.b.stoppclk = 1;
 80137f6:	68bb      	ldr	r3, [r7, #8]
 80137f8:	f043 0301 	orr.w	r3, r3, #1
 80137fc:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(core_if->pcgcctl, power.d32, 0);
 80137fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013800:	69da      	ldr	r2, [r3, #28]
 8013802:	68bb      	ldr	r3, [r7, #8]
 8013804:	4610      	mov	r0, r2
 8013806:	4619      	mov	r1, r3
 8013808:	f04f 0200 	mov.w	r2, #0
 801380c:	f7f3 f860 	bl	80068d0 <DWC_MODIFY_REG32>

		power.b.pwrclmp = 1;
 8013810:	68bb      	ldr	r3, [r7, #8]
 8013812:	f043 0304 	orr.w	r3, r3, #4
 8013816:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(core_if->pcgcctl, power.d32, 0);
 8013818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801381a:	69da      	ldr	r2, [r3, #28]
 801381c:	68bb      	ldr	r3, [r7, #8]
 801381e:	4610      	mov	r0, r2
 8013820:	4619      	mov	r1, r3
 8013822:	f04f 0200 	mov.w	r2, #0
 8013826:	f7f3 f853 	bl	80068d0 <DWC_MODIFY_REG32>

		power.b.rstpdwnmodule = 1;
 801382a:	68bb      	ldr	r3, [r7, #8]
 801382c:	f043 0308 	orr.w	r3, r3, #8
 8013830:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(core_if->pcgcctl, power.d32, 0);
 8013832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013834:	69da      	ldr	r2, [r3, #28]
 8013836:	68bb      	ldr	r3, [r7, #8]
 8013838:	4610      	mov	r0, r2
 801383a:	4619      	mov	r1, r3
 801383c:	f04f 0200 	mov.w	r2, #0
 8013840:	f7f3 f846 	bl	80068d0 <DWC_MODIFY_REG32>
	}

	core_if->lx_state = DWC_OTG_L0;
 8013844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013846:	f04f 0200 	mov.w	r2, #0
 801384a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
		}
	}
#endif /* DWC_EN_ISOC */

	/* reset the HNP settings */
	dwc_otg_pcd_update_otg(pcd, 1);
 801384e:	6878      	ldr	r0, [r7, #4]
 8013850:	f04f 0101 	mov.w	r1, #1
 8013854:	f7ff f96c 	bl	8012b30 <dwc_otg_pcd_update_otg>

	/* Clear the Remote Wakeup Signalling */
	dctl.b.rmtwkupsig = 1;
 8013858:	693b      	ldr	r3, [r7, #16]
 801385a:	f043 0301 	orr.w	r3, r3, #1
 801385e:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32, 0);
 8013860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013862:	689b      	ldr	r3, [r3, #8]
 8013864:	681b      	ldr	r3, [r3, #0]
 8013866:	f103 0204 	add.w	r2, r3, #4
 801386a:	693b      	ldr	r3, [r7, #16]
 801386c:	4610      	mov	r0, r2
 801386e:	4619      	mov	r1, r3
 8013870:	f04f 0200 	mov.w	r2, #0
 8013874:	f7f3 f82c 	bl	80068d0 <DWC_MODIFY_REG32>

	/* Set NAK for all OUT EPs */
	doepctl.b.snak = 1;
 8013878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801387a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801387e:	62bb      	str	r3, [r7, #40]	; 0x28
	for (i = 0; i <= dev_if->num_out_eps; i++) {
 8013880:	f04f 0300 	mov.w	r3, #0
 8013884:	637b      	str	r3, [r7, #52]	; 0x34
 8013886:	e011      	b.n	80138ac <dwc_otg_pcd_handle_usb_reset_intr+0x120>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepctl, doepctl.d32);
 8013888:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801388a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801388c:	f103 0308 	add.w	r3, r3, #8
 8013890:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013894:	18d3      	adds	r3, r2, r3
 8013896:	685b      	ldr	r3, [r3, #4]
 8013898:	461a      	mov	r2, r3
 801389a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801389c:	4610      	mov	r0, r2
 801389e:	4619      	mov	r1, r3
 80138a0:	f7f3 f808 	bl	80068b4 <DWC_WRITE_REG32>
	dctl.b.rmtwkupsig = 1;
	DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32, 0);

	/* Set NAK for all OUT EPs */
	doepctl.b.snak = 1;
	for (i = 0; i <= dev_if->num_out_eps; i++) {
 80138a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80138a6:	f103 0301 	add.w	r3, r3, #1
 80138aa:	637b      	str	r3, [r7, #52]	; 0x34
 80138ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138ae:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80138b2:	461a      	mov	r2, r3
 80138b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80138b6:	429a      	cmp	r2, r3
 80138b8:	dae6      	bge.n	8013888 <dwc_otg_pcd_handle_usb_reset_intr+0xfc>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepctl, doepctl.d32);
	}

	/* Flush the NP Tx FIFO */
	dwc_otg_flush_tx_fifo(core_if, 0x10);
 80138ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80138bc:	f04f 0110 	mov.w	r1, #16
 80138c0:	f7f9 fa6a 	bl	800cd98 <dwc_otg_flush_tx_fifo>
	/* Flush the Learning Queue */
	resetctl.b.intknqflsh = 1;
 80138c4:	697b      	ldr	r3, [r7, #20]
 80138c6:	f043 0308 	orr.w	r3, r3, #8
 80138ca:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(&core_if->core_global_regs->grstctl, resetctl.d32);
 80138cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138ce:	685b      	ldr	r3, [r3, #4]
 80138d0:	f103 0210 	add.w	r2, r3, #16
 80138d4:	697b      	ldr	r3, [r7, #20]
 80138d6:	4610      	mov	r0, r2
 80138d8:	4619      	mov	r1, r3
 80138da:	f7f2 ffeb 	bl	80068b4 <DWC_WRITE_REG32>

	if (core_if->multiproc_int_enable) {
 80138de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138e0:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	d050      	beq.n	801398a <dwc_otg_pcd_handle_usb_reset_intr+0x1fe>
		daintmsk.b.inep0 = 1;
 80138e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138ea:	f043 0301 	orr.w	r3, r3, #1
 80138ee:	627b      	str	r3, [r7, #36]	; 0x24
		daintmsk.b.outep0 = 1;
 80138f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80138f6:	627b      	str	r3, [r7, #36]	; 0x24
		DWC_WRITE_REG32(&dev_if->dev_global_regs->deachintmsk,
 80138f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138fa:	681b      	ldr	r3, [r3, #0]
 80138fc:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8013900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013902:	4610      	mov	r0, r2
 8013904:	4619      	mov	r1, r3
 8013906:	f7f2 ffd5 	bl	80068b4 <DWC_WRITE_REG32>
				daintmsk.d32);

		doepmsk.b.setup = 1;
 801390a:	6a3b      	ldr	r3, [r7, #32]
 801390c:	f043 0308 	orr.w	r3, r3, #8
 8013910:	623b      	str	r3, [r7, #32]
		doepmsk.b.xfercompl = 1;
 8013912:	6a3b      	ldr	r3, [r7, #32]
 8013914:	f043 0301 	orr.w	r3, r3, #1
 8013918:	623b      	str	r3, [r7, #32]
		doepmsk.b.ahberr = 1;
 801391a:	6a3b      	ldr	r3, [r7, #32]
 801391c:	f043 0304 	orr.w	r3, r3, #4
 8013920:	623b      	str	r3, [r7, #32]
		doepmsk.b.epdisabled = 1;
 8013922:	6a3b      	ldr	r3, [r7, #32]
 8013924:	f043 0302 	orr.w	r3, r3, #2
 8013928:	623b      	str	r3, [r7, #32]

		if (core_if->dma_desc_enable) {
 801392a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801392c:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8013930:	2b00      	cmp	r3, #0
 8013932:	d003      	beq.n	801393c <dwc_otg_pcd_handle_usb_reset_intr+0x1b0>
			doepmsk.b.stsphsercvd = 1;
 8013934:	6a3b      	ldr	r3, [r7, #32]
 8013936:	f043 0320 	orr.w	r3, r3, #32
 801393a:	623b      	str	r3, [r7, #32]
		
		if (core_if->dma_enable) {
			doepmsk.b.nak = 1;
		}
*/
		DWC_WRITE_REG32(&dev_if->dev_global_regs->doepeachintmsk[0],
 801393c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801393e:	681b      	ldr	r3, [r3, #0]
 8013940:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8013944:	6a3b      	ldr	r3, [r7, #32]
 8013946:	4610      	mov	r0, r2
 8013948:	4619      	mov	r1, r3
 801394a:	f7f2 ffb3 	bl	80068b4 <DWC_WRITE_REG32>
				doepmsk.d32);

		diepmsk.b.xfercompl = 1;
 801394e:	69fb      	ldr	r3, [r7, #28]
 8013950:	f043 0301 	orr.w	r3, r3, #1
 8013954:	61fb      	str	r3, [r7, #28]
		diepmsk.b.timeout = 1;
 8013956:	69fb      	ldr	r3, [r7, #28]
 8013958:	f043 0308 	orr.w	r3, r3, #8
 801395c:	61fb      	str	r3, [r7, #28]
		diepmsk.b.epdisabled = 1;
 801395e:	69fb      	ldr	r3, [r7, #28]
 8013960:	f043 0302 	orr.w	r3, r3, #2
 8013964:	61fb      	str	r3, [r7, #28]
		diepmsk.b.ahberr = 1;
 8013966:	69fb      	ldr	r3, [r7, #28]
 8013968:	f043 0304 	orr.w	r3, r3, #4
 801396c:	61fb      	str	r3, [r7, #28]
		diepmsk.b.intknepmis = 1;
 801396e:	69fb      	ldr	r3, [r7, #28]
 8013970:	f043 0320 	orr.w	r3, r3, #32
 8013974:	61fb      	str	r3, [r7, #28]
/*		
		if (core_if->dma_enable) {
			diepmsk.b.nak = 1;
		}
*/
		DWC_WRITE_REG32(&dev_if->dev_global_regs->diepeachintmsk[0],
 8013976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013978:	681b      	ldr	r3, [r3, #0]
 801397a:	f103 0240 	add.w	r2, r3, #64	; 0x40
 801397e:	69fb      	ldr	r3, [r7, #28]
 8013980:	4610      	mov	r0, r2
 8013982:	4619      	mov	r1, r3
 8013984:	f7f2 ff96 	bl	80068b4 <DWC_WRITE_REG32>
 8013988:	e04f      	b.n	8013a2a <dwc_otg_pcd_handle_usb_reset_intr+0x29e>
				diepmsk.d32);
	} else {
		daintmsk.b.inep0 = 1;
 801398a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801398c:	f043 0301 	orr.w	r3, r3, #1
 8013990:	627b      	str	r3, [r7, #36]	; 0x24
		daintmsk.b.outep0 = 1;
 8013992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013994:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8013998:	627b      	str	r3, [r7, #36]	; 0x24
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daintmsk,
 801399a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801399c:	681b      	ldr	r3, [r3, #0]
 801399e:	f103 021c 	add.w	r2, r3, #28
 80139a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80139a4:	4610      	mov	r0, r2
 80139a6:	4619      	mov	r1, r3
 80139a8:	f7f2 ff84 	bl	80068b4 <DWC_WRITE_REG32>
				daintmsk.d32);

		doepmsk.b.setup = 1;
 80139ac:	6a3b      	ldr	r3, [r7, #32]
 80139ae:	f043 0308 	orr.w	r3, r3, #8
 80139b2:	623b      	str	r3, [r7, #32]
		doepmsk.b.xfercompl = 1;
 80139b4:	6a3b      	ldr	r3, [r7, #32]
 80139b6:	f043 0301 	orr.w	r3, r3, #1
 80139ba:	623b      	str	r3, [r7, #32]
		doepmsk.b.ahberr = 1;
 80139bc:	6a3b      	ldr	r3, [r7, #32]
 80139be:	f043 0304 	orr.w	r3, r3, #4
 80139c2:	623b      	str	r3, [r7, #32]
		doepmsk.b.epdisabled = 1;
 80139c4:	6a3b      	ldr	r3, [r7, #32]
 80139c6:	f043 0302 	orr.w	r3, r3, #2
 80139ca:	623b      	str	r3, [r7, #32]

		if (core_if->dma_desc_enable) {
 80139cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139ce:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80139d2:	2b00      	cmp	r3, #0
 80139d4:	d003      	beq.n	80139de <dwc_otg_pcd_handle_usb_reset_intr+0x252>
			doepmsk.b.stsphsercvd = 1;
 80139d6:	6a3b      	ldr	r3, [r7, #32]
 80139d8:	f043 0320 	orr.w	r3, r3, #32
 80139dc:	623b      	str	r3, [r7, #32]
			//doepmsk.b.bna = 1;
		}
		DWC_WRITE_REG32(&dev_if->dev_global_regs->doepmsk, doepmsk.d32);
 80139de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80139e0:	681b      	ldr	r3, [r3, #0]
 80139e2:	f103 0214 	add.w	r2, r3, #20
 80139e6:	6a3b      	ldr	r3, [r7, #32]
 80139e8:	4610      	mov	r0, r2
 80139ea:	4619      	mov	r1, r3
 80139ec:	f7f2 ff62 	bl	80068b4 <DWC_WRITE_REG32>

		diepmsk.b.xfercompl = 1;
 80139f0:	69fb      	ldr	r3, [r7, #28]
 80139f2:	f043 0301 	orr.w	r3, r3, #1
 80139f6:	61fb      	str	r3, [r7, #28]
		diepmsk.b.timeout = 1;
 80139f8:	69fb      	ldr	r3, [r7, #28]
 80139fa:	f043 0308 	orr.w	r3, r3, #8
 80139fe:	61fb      	str	r3, [r7, #28]
		diepmsk.b.epdisabled = 1;
 8013a00:	69fb      	ldr	r3, [r7, #28]
 8013a02:	f043 0302 	orr.w	r3, r3, #2
 8013a06:	61fb      	str	r3, [r7, #28]
		diepmsk.b.ahberr = 1;
 8013a08:	69fb      	ldr	r3, [r7, #28]
 8013a0a:	f043 0304 	orr.w	r3, r3, #4
 8013a0e:	61fb      	str	r3, [r7, #28]
		diepmsk.b.intknepmis = 1;
 8013a10:	69fb      	ldr	r3, [r7, #28]
 8013a12:	f043 0320 	orr.w	r3, r3, #32
 8013a16:	61fb      	str	r3, [r7, #28]
		if (core_if->dma_desc_enable) {
			diepmsk.b.bna = 1;
		}
*/

		DWC_WRITE_REG32(&dev_if->dev_global_regs->diepmsk, diepmsk.d32);
 8013a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a1a:	681b      	ldr	r3, [r3, #0]
 8013a1c:	f103 0210 	add.w	r2, r3, #16
 8013a20:	69fb      	ldr	r3, [r7, #28]
 8013a22:	4610      	mov	r0, r2
 8013a24:	4619      	mov	r1, r3
 8013a26:	f7f2 ff45 	bl	80068b4 <DWC_WRITE_REG32>
	}

	/* Reset Device Address */
	dcfg.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->dcfg);
 8013a2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a2c:	681b      	ldr	r3, [r3, #0]
 8013a2e:	4618      	mov	r0, r3
 8013a30:	f7f2 ff34 	bl	800689c <DWC_READ_REG32>
 8013a34:	4603      	mov	r3, r0
 8013a36:	61bb      	str	r3, [r7, #24]
	dcfg.b.devaddr = 0;
 8013a38:	69bb      	ldr	r3, [r7, #24]
 8013a3a:	f36f 130a 	bfc	r3, #4, #7
 8013a3e:	61bb      	str	r3, [r7, #24]
	DWC_WRITE_REG32(&dev_if->dev_global_regs->dcfg, dcfg.d32);
 8013a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a42:	681b      	ldr	r3, [r3, #0]
 8013a44:	461a      	mov	r2, r3
 8013a46:	69bb      	ldr	r3, [r7, #24]
 8013a48:	4610      	mov	r0, r2
 8013a4a:	4619      	mov	r1, r3
 8013a4c:	f7f2 ff32 	bl	80068b4 <DWC_WRITE_REG32>

	/* setup EP0 to receive SETUP packets */
	ep0_out_start(core_if, pcd);
 8013a50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013a52:	6879      	ldr	r1, [r7, #4]
 8013a54:	f7ff fdfa 	bl	801364c <ep0_out_start>

	/* Clear interrupt */
	gintsts.d32 = 0;
 8013a58:	f04f 0300 	mov.w	r3, #0
 8013a5c:	60fb      	str	r3, [r7, #12]
	gintsts.b.usbreset = 1;
 8013a5e:	68fb      	ldr	r3, [r7, #12]
 8013a60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8013a64:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8013a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a68:	685b      	ldr	r3, [r3, #4]
 8013a6a:	f103 0214 	add.w	r2, r3, #20
 8013a6e:	68fb      	ldr	r3, [r7, #12]
 8013a70:	4610      	mov	r0, r2
 8013a72:	4619      	mov	r1, r3
 8013a74:	f7f2 ff1e 	bl	80068b4 <DWC_WRITE_REG32>

	return 1;
 8013a78:	f04f 0301 	mov.w	r3, #1
}
 8013a7c:	4618      	mov	r0, r3
 8013a7e:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8013a82:	46bd      	mov	sp, r7
 8013a84:	bd80      	pop	{r7, pc}
 8013a86:	bf00      	nop

08013a88 <get_device_speed>:
 * to USB speed constant.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static int get_device_speed(dwc_otg_core_if_t * core_if)
{
 8013a88:	b580      	push	{r7, lr}
 8013a8a:	b084      	sub	sp, #16
 8013a8c:	af00      	add	r7, sp, #0
 8013a8e:	6078      	str	r0, [r7, #4]
	dsts_data_t dsts;
	int speed = 0;
 8013a90:	f04f 0300 	mov.w	r3, #0
 8013a94:	60fb      	str	r3, [r7, #12]
	dsts.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
 8013a96:	687b      	ldr	r3, [r7, #4]
 8013a98:	689b      	ldr	r3, [r3, #8]
 8013a9a:	681b      	ldr	r3, [r3, #0]
 8013a9c:	f103 0308 	add.w	r3, r3, #8
 8013aa0:	4618      	mov	r0, r3
 8013aa2:	f7f2 fefb 	bl	800689c <DWC_READ_REG32>
 8013aa6:	4603      	mov	r3, r0
 8013aa8:	60bb      	str	r3, [r7, #8]

	switch (dsts.b.enumspd) {
 8013aaa:	68bb      	ldr	r3, [r7, #8]
 8013aac:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8013ab0:	b2db      	uxtb	r3, r3
 8013ab2:	2b02      	cmp	r3, #2
 8013ab4:	d00b      	beq.n	8013ace <get_device_speed+0x46>
 8013ab6:	2b03      	cmp	r3, #3
 8013ab8:	d005      	beq.n	8013ac6 <get_device_speed+0x3e>
 8013aba:	2b01      	cmp	r3, #1
 8013abc:	d003      	beq.n	8013ac6 <get_device_speed+0x3e>
	case DWC_DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
		speed = USB_SPEED_HIGH;
 8013abe:	f04f 0303 	mov.w	r3, #3
 8013ac2:	60fb      	str	r3, [r7, #12]
		break;
 8013ac4:	e007      	b.n	8013ad6 <get_device_speed+0x4e>
	case DWC_DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
	case DWC_DSTS_ENUMSPD_FS_PHY_48MHZ:
		speed = USB_SPEED_FULL;
 8013ac6:	f04f 0302 	mov.w	r3, #2
 8013aca:	60fb      	str	r3, [r7, #12]
		break;
 8013acc:	e003      	b.n	8013ad6 <get_device_speed+0x4e>

	case DWC_DSTS_ENUMSPD_LS_PHY_6MHZ:
		speed = USB_SPEED_LOW;
 8013ace:	f04f 0301 	mov.w	r3, #1
 8013ad2:	60fb      	str	r3, [r7, #12]
		break;
 8013ad4:	bf00      	nop
	}

	return speed;
 8013ad6:	68fb      	ldr	r3, [r7, #12]
}
 8013ad8:	4618      	mov	r0, r3
 8013ada:	f107 0710 	add.w	r7, r7, #16
 8013ade:	46bd      	mov	sp, r7
 8013ae0:	bd80      	pop	{r7, pc}
 8013ae2:	bf00      	nop

08013ae4 <dwc_otg_pcd_handle_enum_done_intr>:
 * Read the device status register and set the device speed in the
 * data structure.
 * Set up EP0 to receive SETUP packets by calling dwc_ep0_activate.
 */
int32_t dwc_otg_pcd_handle_enum_done_intr(dwc_otg_pcd_t * pcd)
{
 8013ae4:	b580      	push	{r7, lr}
 8013ae6:	b088      	sub	sp, #32
 8013ae8:	af00      	add	r7, sp, #0
 8013aea:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8013af2:	61bb      	str	r3, [r7, #24]
	gintsts_data_t gintsts;
	gusbcfg_data_t gusbcfg;
	dwc_otg_core_global_regs_t *global_regs =
	    GET_CORE_IF(pcd)->core_global_regs;
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	689b      	ldr	r3, [r3, #8]
int32_t dwc_otg_pcd_handle_enum_done_intr(dwc_otg_pcd_t * pcd)
{
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
	gintsts_data_t gintsts;
	gusbcfg_data_t gusbcfg;
	dwc_otg_core_global_regs_t *global_regs =
 8013af8:	685b      	ldr	r3, [r3, #4]
 8013afa:	617b      	str	r3, [r7, #20]
	    GET_CORE_IF(pcd)->core_global_regs;
	uint8_t utmi16b, utmi8b;
	int speed;
	DWC_DEBUGPL(DBG_PCD, "SPEED ENUM\n");

	if (GET_CORE_IF(pcd)->snpsid >= OTG_CORE_REV_2_60a) {
 8013afc:	687b      	ldr	r3, [r7, #4]
 8013afe:	689b      	ldr	r3, [r3, #8]
 8013b00:	691a      	ldr	r2, [r3, #16]
 8013b02:	f242 6309 	movw	r3, #9737	; 0x2609
 8013b06:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 8013b0a:	429a      	cmp	r2, r3
 8013b0c:	d906      	bls.n	8013b1c <dwc_otg_pcd_handle_enum_done_intr+0x38>
		utmi16b = 6;	//vahrama old value was 6;
 8013b0e:	f04f 0306 	mov.w	r3, #6
 8013b12:	77fb      	strb	r3, [r7, #31]
		utmi8b = 9;
 8013b14:	f04f 0309 	mov.w	r3, #9
 8013b18:	77bb      	strb	r3, [r7, #30]
 8013b1a:	e005      	b.n	8013b28 <dwc_otg_pcd_handle_enum_done_intr+0x44>
	} else {
		utmi16b = 4;
 8013b1c:	f04f 0304 	mov.w	r3, #4
 8013b20:	77fb      	strb	r3, [r7, #31]
		utmi8b = 8;
 8013b22:	f04f 0308 	mov.w	r3, #8
 8013b26:	77bb      	strb	r3, [r7, #30]
	}
	dwc_otg_ep0_activate(GET_CORE_IF(pcd), &ep0->dwc_ep);
 8013b28:	687b      	ldr	r3, [r7, #4]
 8013b2a:	689a      	ldr	r2, [r3, #8]
 8013b2c:	69bb      	ldr	r3, [r7, #24]
 8013b2e:	f103 0310 	add.w	r3, r3, #16
 8013b32:	4610      	mov	r0, r2
 8013b34:	4619      	mov	r1, r3
 8013b36:	f7f7 fe11 	bl	800b75c <dwc_otg_ep0_activate>

#ifdef DEBUG_EP0
	print_ep0_state(pcd);
 8013b3a:	6878      	ldr	r0, [r7, #4]
 8013b3c:	f7ff f81e 	bl	8012b7c <print_ep0_state>
#endif

	if (pcd->ep0state == EP0_DISCONNECT) {
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	7b1b      	ldrb	r3, [r3, #12]
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d104      	bne.n	8013b52 <dwc_otg_pcd_handle_enum_done_intr+0x6e>
		pcd->ep0state = EP0_IDLE;
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	f04f 0201 	mov.w	r2, #1
 8013b4e:	731a      	strb	r2, [r3, #12]
 8013b50:	e007      	b.n	8013b62 <dwc_otg_pcd_handle_enum_done_intr+0x7e>
	} else if (pcd->ep0state == EP0_STALL) {
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	7b1b      	ldrb	r3, [r3, #12]
 8013b56:	2b06      	cmp	r3, #6
 8013b58:	d103      	bne.n	8013b62 <dwc_otg_pcd_handle_enum_done_intr+0x7e>
		pcd->ep0state = EP0_IDLE;
 8013b5a:	687b      	ldr	r3, [r7, #4]
 8013b5c:	f04f 0201 	mov.w	r2, #1
 8013b60:	731a      	strb	r2, [r3, #12]
	}

	pcd->ep0state = EP0_IDLE;
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	f04f 0201 	mov.w	r2, #1
 8013b68:	731a      	strb	r2, [r3, #12]

	ep0->stopped = 0;
 8013b6a:	69ba      	ldr	r2, [r7, #24]
 8013b6c:	7b13      	ldrb	r3, [r2, #12]
 8013b6e:	f36f 0300 	bfc	r3, #0, #1
 8013b72:	7313      	strb	r3, [r2, #12]

	speed = get_device_speed(GET_CORE_IF(pcd));
 8013b74:	687b      	ldr	r3, [r7, #4]
 8013b76:	689b      	ldr	r3, [r3, #8]
 8013b78:	4618      	mov	r0, r3
 8013b7a:	f7ff ff85 	bl	8013a88 <get_device_speed>
 8013b7e:	6138      	str	r0, [r7, #16]
	pcd->fops->connect(pcd, speed);
 8013b80:	687b      	ldr	r3, [r7, #4]
 8013b82:	681b      	ldr	r3, [r3, #0]
 8013b84:	681b      	ldr	r3, [r3, #0]
 8013b86:	6878      	ldr	r0, [r7, #4]
 8013b88:	6939      	ldr	r1, [r7, #16]
 8013b8a:	4798      	blx	r3

	/* Set USB turnaround time based on device speed and PHY interface. */
	gusbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 8013b8c:	697b      	ldr	r3, [r7, #20]
 8013b8e:	f103 030c 	add.w	r3, r3, #12
 8013b92:	4618      	mov	r0, r3
 8013b94:	f7f2 fe82 	bl	800689c <DWC_READ_REG32>
 8013b98:	4603      	mov	r3, r0
 8013b9a:	60bb      	str	r3, [r7, #8]
	if (speed == USB_SPEED_HIGH) {
 8013b9c:	693b      	ldr	r3, [r7, #16]
 8013b9e:	2b03      	cmp	r3, #3
 8013ba0:	f040 8083 	bne.w	8013caa <dwc_otg_pcd_handle_enum_done_intr+0x1c6>
		if (GET_CORE_IF(pcd)->hwcfg2.b.hs_phy_type ==
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	689b      	ldr	r3, [r3, #8]
 8013ba8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013bac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8013bb0:	b2db      	uxtb	r3, r3
 8013bb2:	2b80      	cmp	r3, #128	; 0x80
 8013bb4:	d105      	bne.n	8013bc2 <dwc_otg_pcd_handle_enum_done_intr+0xde>
		    DWC_HWCFG2_HS_PHY_TYPE_ULPI) {
			/* ULPI interface */
			gusbcfg.b.usbtrdtim = 9;
 8013bb6:	68bb      	ldr	r3, [r7, #8]
 8013bb8:	f04f 0209 	mov.w	r2, #9
 8013bbc:	f362 238d 	bfi	r3, r2, #10, #4
 8013bc0:	60bb      	str	r3, [r7, #8]
		}
		if (GET_CORE_IF(pcd)->hwcfg2.b.hs_phy_type ==
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	689b      	ldr	r3, [r3, #8]
 8013bc6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013bca:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8013bce:	b2db      	uxtb	r3, r3
 8013bd0:	2b40      	cmp	r3, #64	; 0x40
 8013bd2:	d13b      	bne.n	8013c4c <dwc_otg_pcd_handle_enum_done_intr+0x168>
		    DWC_HWCFG2_HS_PHY_TYPE_UTMI) {
			/* UTMI+ interface */
			if (GET_CORE_IF(pcd)->hwcfg4.b.utmi_phy_data_width == 0) {
 8013bd4:	687b      	ldr	r3, [r7, #4]
 8013bd6:	689b      	ldr	r3, [r3, #8]
 8013bd8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8013bdc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8013be0:	b2db      	uxtb	r3, r3
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d108      	bne.n	8013bf8 <dwc_otg_pcd_handle_enum_done_intr+0x114>
				gusbcfg.b.usbtrdtim = utmi8b;
 8013be6:	7fbb      	ldrb	r3, [r7, #30]
 8013be8:	f003 030f 	and.w	r3, r3, #15
 8013bec:	b2da      	uxtb	r2, r3
 8013bee:	68bb      	ldr	r3, [r7, #8]
 8013bf0:	f362 238d 	bfi	r3, r2, #10, #4
 8013bf4:	60bb      	str	r3, [r7, #8]
 8013bf6:	e029      	b.n	8013c4c <dwc_otg_pcd_handle_enum_done_intr+0x168>
			} else if (GET_CORE_IF(pcd)->hwcfg4.
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	689b      	ldr	r3, [r3, #8]
				   b.utmi_phy_data_width == 1) {
 8013bfc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8013c00:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8013c04:	b2db      	uxtb	r3, r3
		if (GET_CORE_IF(pcd)->hwcfg2.b.hs_phy_type ==
		    DWC_HWCFG2_HS_PHY_TYPE_UTMI) {
			/* UTMI+ interface */
			if (GET_CORE_IF(pcd)->hwcfg4.b.utmi_phy_data_width == 0) {
				gusbcfg.b.usbtrdtim = utmi8b;
			} else if (GET_CORE_IF(pcd)->hwcfg4.
 8013c06:	2b40      	cmp	r3, #64	; 0x40
 8013c08:	d108      	bne.n	8013c1c <dwc_otg_pcd_handle_enum_done_intr+0x138>
				   b.utmi_phy_data_width == 1) {
				gusbcfg.b.usbtrdtim = utmi16b;
 8013c0a:	7ffb      	ldrb	r3, [r7, #31]
 8013c0c:	f003 030f 	and.w	r3, r3, #15
 8013c10:	b2da      	uxtb	r2, r3
 8013c12:	68bb      	ldr	r3, [r7, #8]
 8013c14:	f362 238d 	bfi	r3, r2, #10, #4
 8013c18:	60bb      	str	r3, [r7, #8]
 8013c1a:	e017      	b.n	8013c4c <dwc_otg_pcd_handle_enum_done_intr+0x168>
			} else if (GET_CORE_IF(pcd)->
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	689b      	ldr	r3, [r3, #8]
 8013c20:	681b      	ldr	r3, [r3, #0]
				   core_params->phy_utmi_width == 8) {
 8013c22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
			if (GET_CORE_IF(pcd)->hwcfg4.b.utmi_phy_data_width == 0) {
				gusbcfg.b.usbtrdtim = utmi8b;
			} else if (GET_CORE_IF(pcd)->hwcfg4.
				   b.utmi_phy_data_width == 1) {
				gusbcfg.b.usbtrdtim = utmi16b;
			} else if (GET_CORE_IF(pcd)->
 8013c26:	2b08      	cmp	r3, #8
 8013c28:	d108      	bne.n	8013c3c <dwc_otg_pcd_handle_enum_done_intr+0x158>
				   core_params->phy_utmi_width == 8) {
				gusbcfg.b.usbtrdtim = utmi8b;
 8013c2a:	7fbb      	ldrb	r3, [r7, #30]
 8013c2c:	f003 030f 	and.w	r3, r3, #15
 8013c30:	b2da      	uxtb	r2, r3
 8013c32:	68bb      	ldr	r3, [r7, #8]
 8013c34:	f362 238d 	bfi	r3, r2, #10, #4
 8013c38:	60bb      	str	r3, [r7, #8]
 8013c3a:	e007      	b.n	8013c4c <dwc_otg_pcd_handle_enum_done_intr+0x168>
			} else {
				gusbcfg.b.usbtrdtim = utmi16b;
 8013c3c:	7ffb      	ldrb	r3, [r7, #31]
 8013c3e:	f003 030f 	and.w	r3, r3, #15
 8013c42:	b2da      	uxtb	r2, r3
 8013c44:	68bb      	ldr	r3, [r7, #8]
 8013c46:	f362 238d 	bfi	r3, r2, #10, #4
 8013c4a:	60bb      	str	r3, [r7, #8]
			}
		}
		if (GET_CORE_IF(pcd)->hwcfg2.b.hs_phy_type ==
 8013c4c:	687b      	ldr	r3, [r7, #4]
 8013c4e:	689b      	ldr	r3, [r3, #8]
 8013c50:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013c54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8013c58:	b2db      	uxtb	r3, r3
 8013c5a:	2bc0      	cmp	r3, #192	; 0xc0
 8013c5c:	d12b      	bne.n	8013cb6 <dwc_otg_pcd_handle_enum_done_intr+0x1d2>
		    DWC_HWCFG2_HS_PHY_TYPE_UTMI_ULPI) {
			/* UTMI+  OR  ULPI interface */
			if (gusbcfg.b.ulpi_utmi_sel == 1) {
 8013c5e:	7a3b      	ldrb	r3, [r7, #8]
 8013c60:	f003 0310 	and.w	r3, r3, #16
 8013c64:	b2db      	uxtb	r3, r3
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d006      	beq.n	8013c78 <dwc_otg_pcd_handle_enum_done_intr+0x194>
				/* ULPI interface */
				gusbcfg.b.usbtrdtim = 9;
 8013c6a:	68bb      	ldr	r3, [r7, #8]
 8013c6c:	f04f 0209 	mov.w	r2, #9
 8013c70:	f362 238d 	bfi	r3, r2, #10, #4
 8013c74:	60bb      	str	r3, [r7, #8]
 8013c76:	e01e      	b.n	8013cb6 <dwc_otg_pcd_handle_enum_done_intr+0x1d2>
			} else {
				/* UTMI+ interface */
				if (GET_CORE_IF(pcd)->
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	689b      	ldr	r3, [r3, #8]
 8013c7c:	681b      	ldr	r3, [r3, #0]
				    core_params->phy_utmi_width == 16) {
 8013c7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
			if (gusbcfg.b.ulpi_utmi_sel == 1) {
				/* ULPI interface */
				gusbcfg.b.usbtrdtim = 9;
			} else {
				/* UTMI+ interface */
				if (GET_CORE_IF(pcd)->
 8013c82:	2b10      	cmp	r3, #16
 8013c84:	d108      	bne.n	8013c98 <dwc_otg_pcd_handle_enum_done_intr+0x1b4>
				    core_params->phy_utmi_width == 16) {
					gusbcfg.b.usbtrdtim = utmi16b;
 8013c86:	7ffb      	ldrb	r3, [r7, #31]
 8013c88:	f003 030f 	and.w	r3, r3, #15
 8013c8c:	b2da      	uxtb	r2, r3
 8013c8e:	68bb      	ldr	r3, [r7, #8]
 8013c90:	f362 238d 	bfi	r3, r2, #10, #4
 8013c94:	60bb      	str	r3, [r7, #8]
 8013c96:	e00e      	b.n	8013cb6 <dwc_otg_pcd_handle_enum_done_intr+0x1d2>
				} else {
					gusbcfg.b.usbtrdtim = utmi8b;
 8013c98:	7fbb      	ldrb	r3, [r7, #30]
 8013c9a:	f003 030f 	and.w	r3, r3, #15
 8013c9e:	b2da      	uxtb	r2, r3
 8013ca0:	68bb      	ldr	r3, [r7, #8]
 8013ca2:	f362 238d 	bfi	r3, r2, #10, #4
 8013ca6:	60bb      	str	r3, [r7, #8]
 8013ca8:	e005      	b.n	8013cb6 <dwc_otg_pcd_handle_enum_done_intr+0x1d2>
				}
			}
		}
	} else {
		/* Full or low speed */
		gusbcfg.b.usbtrdtim = 9;
 8013caa:	68bb      	ldr	r3, [r7, #8]
 8013cac:	f04f 0209 	mov.w	r2, #9
 8013cb0:	f362 238d 	bfi	r3, r2, #10, #4
 8013cb4:	60bb      	str	r3, [r7, #8]
	}
	DWC_WRITE_REG32(&global_regs->gusbcfg, gusbcfg.d32);
 8013cb6:	697b      	ldr	r3, [r7, #20]
 8013cb8:	f103 020c 	add.w	r2, r3, #12
 8013cbc:	68bb      	ldr	r3, [r7, #8]
 8013cbe:	4610      	mov	r0, r2
 8013cc0:	4619      	mov	r1, r3
 8013cc2:	f7f2 fdf7 	bl	80068b4 <DWC_WRITE_REG32>

	/* Clear interrupt */
	gintsts.d32 = 0;
 8013cc6:	f04f 0300 	mov.w	r3, #0
 8013cca:	60fb      	str	r3, [r7, #12]
	gintsts.b.enumdone = 1;
 8013ccc:	68fb      	ldr	r3, [r7, #12]
 8013cce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8013cd2:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	689b      	ldr	r3, [r3, #8]
 8013cd8:	685b      	ldr	r3, [r3, #4]
 8013cda:	f103 0214 	add.w	r2, r3, #20
 8013cde:	68fb      	ldr	r3, [r7, #12]
 8013ce0:	4610      	mov	r0, r2
 8013ce2:	4619      	mov	r1, r3
 8013ce4:	f7f2 fde6 	bl	80068b4 <DWC_WRITE_REG32>
			gintsts.d32);
	return 1;
 8013ce8:	f04f 0301 	mov.w	r3, #1
}
 8013cec:	4618      	mov	r0, r3
 8013cee:	f107 0720 	add.w	r7, r7, #32
 8013cf2:	46bd      	mov	sp, r7
 8013cf4:	bd80      	pop	{r7, pc}
 8013cf6:	bf00      	nop

08013cf8 <dwc_otg_pcd_handle_isoc_out_packet_dropped_intr>:
 * This interrupt indicates that the ISO OUT Packet was dropped due to
 * Rx FIFO full or Rx Status Queue Full.  If this interrupt occurs
 * read all the data from the Rx FIFO.
 */
int32_t dwc_otg_pcd_handle_isoc_out_packet_dropped_intr(dwc_otg_pcd_t * pcd)
{
 8013cf8:	b580      	push	{r7, lr}
 8013cfa:	b084      	sub	sp, #16
 8013cfc:	af00      	add	r7, sp, #0
 8013cfe:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8013d00:	f04f 0300 	mov.w	r3, #0
 8013d04:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	DWC_WARN("INTERRUPT Handler not implemented for %s\n",
		 "ISOC Out Dropped");

	intr_mask.b.isooutdrop = 1;
 8013d06:	68fb      	ldr	r3, [r7, #12]
 8013d08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8013d0c:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	689b      	ldr	r3, [r3, #8]
 8013d12:	685b      	ldr	r3, [r3, #4]
 8013d14:	f103 0218 	add.w	r2, r3, #24
 8013d18:	68fb      	ldr	r3, [r7, #12]
 8013d1a:	4610      	mov	r0, r2
 8013d1c:	4619      	mov	r1, r3
 8013d1e:	f04f 0200 	mov.w	r2, #0
 8013d22:	f7f2 fdd5 	bl	80068d0 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 8013d26:	f04f 0300 	mov.w	r3, #0
 8013d2a:	60bb      	str	r3, [r7, #8]
	gintsts.b.isooutdrop = 1;
 8013d2c:	68bb      	ldr	r3, [r7, #8]
 8013d2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8013d32:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	689b      	ldr	r3, [r3, #8]
 8013d38:	685b      	ldr	r3, [r3, #4]
 8013d3a:	f103 0214 	add.w	r2, r3, #20
 8013d3e:	68bb      	ldr	r3, [r7, #8]
 8013d40:	4610      	mov	r0, r2
 8013d42:	4619      	mov	r1, r3
 8013d44:	f7f2 fdb6 	bl	80068b4 <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8013d48:	f04f 0301 	mov.w	r3, #1
}
 8013d4c:	4618      	mov	r0, r3
 8013d4e:	f107 0710 	add.w	r7, r7, #16
 8013d52:	46bd      	mov	sp, r7
 8013d54:	bd80      	pop	{r7, pc}
 8013d56:	bf00      	nop

08013d58 <dwc_otg_pcd_handle_end_periodic_frame_intr>:
 * This interrupt indicates the end of the portion of the micro-frame
 * for periodic transactions.  If there is a periodic transaction for
 * the next frame, load the packets into the EP periodic Tx FIFO.
 */
int32_t dwc_otg_pcd_handle_end_periodic_frame_intr(dwc_otg_pcd_t * pcd)
{
 8013d58:	b580      	push	{r7, lr}
 8013d5a:	b084      	sub	sp, #16
 8013d5c:	af00      	add	r7, sp, #0
 8013d5e:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8013d60:	f04f 0300 	mov.w	r3, #0
 8013d64:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;
	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "EOP");

	intr_mask.b.eopframe = 1;
 8013d66:	68fb      	ldr	r3, [r7, #12]
 8013d68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8013d6c:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	689b      	ldr	r3, [r3, #8]
 8013d72:	685b      	ldr	r3, [r3, #4]
 8013d74:	f103 0218 	add.w	r2, r3, #24
 8013d78:	68fb      	ldr	r3, [r7, #12]
 8013d7a:	4610      	mov	r0, r2
 8013d7c:	4619      	mov	r1, r3
 8013d7e:	f04f 0200 	mov.w	r2, #0
 8013d82:	f7f2 fda5 	bl	80068d0 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 8013d86:	f04f 0300 	mov.w	r3, #0
 8013d8a:	60bb      	str	r3, [r7, #8]
	gintsts.b.eopframe = 1;
 8013d8c:	68bb      	ldr	r3, [r7, #8]
 8013d8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8013d92:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8013d94:	687b      	ldr	r3, [r7, #4]
 8013d96:	689b      	ldr	r3, [r3, #8]
 8013d98:	685b      	ldr	r3, [r3, #4]
 8013d9a:	f103 0214 	add.w	r2, r3, #20
 8013d9e:	68bb      	ldr	r3, [r7, #8]
 8013da0:	4610      	mov	r0, r2
 8013da2:	4619      	mov	r1, r3
 8013da4:	f7f2 fd86 	bl	80068b4 <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8013da8:	f04f 0301 	mov.w	r3, #1
}
 8013dac:	4618      	mov	r0, r3
 8013dae:	f107 0710 	add.w	r7, r7, #16
 8013db2:	46bd      	mov	sp, r7
 8013db4:	bd80      	pop	{r7, pc}
 8013db6:	bf00      	nop

08013db8 <dwc_otg_pcd_handle_ep_mismatch_intr>:
 * order the IN Tokens have been received. The non-periodic Tx FIFO
 * is flushed, so it can be reloaded in the order seen in the IN Token
 * Queue.
 */
int32_t dwc_otg_pcd_handle_ep_mismatch_intr(dwc_otg_core_if_t * core_if)
{
 8013db8:	b580      	push	{r7, lr}
 8013dba:	b084      	sub	sp, #16
 8013dbc:	af00      	add	r7, sp, #0
 8013dbe:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	DWC_DEBUGPL(DBG_PCDV, "%s(%p)\n", __func__, core_if);

	/* Clear interrupt */
	gintsts.d32 = 0;
 8013dc0:	f04f 0300 	mov.w	r3, #0
 8013dc4:	60fb      	str	r3, [r7, #12]
	gintsts.b.epmismatch = 1;
 8013dc6:	68fb      	ldr	r3, [r7, #12]
 8013dc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8013dcc:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8013dce:	687b      	ldr	r3, [r7, #4]
 8013dd0:	685b      	ldr	r3, [r3, #4]
 8013dd2:	f103 0214 	add.w	r2, r3, #20
 8013dd6:	68fb      	ldr	r3, [r7, #12]
 8013dd8:	4610      	mov	r0, r2
 8013dda:	4619      	mov	r1, r3
 8013ddc:	f7f2 fd6a 	bl	80068b4 <DWC_WRITE_REG32>

	return 1;
 8013de0:	f04f 0301 	mov.w	r3, #1
}
 8013de4:	4618      	mov	r0, r3
 8013de6:	f107 0710 	add.w	r7, r7, #16
 8013dea:	46bd      	mov	sp, r7
 8013dec:	bd80      	pop	{r7, pc}
 8013dee:	bf00      	nop

08013df0 <ep0_do_stall>:

/**
 * This funcion stalls EP0.
 */
static inline void ep0_do_stall(dwc_otg_pcd_t * pcd, const int err_val)
{
 8013df0:	b580      	push	{r7, lr}
 8013df2:	b084      	sub	sp, #16
 8013df4:	af00      	add	r7, sp, #0
 8013df6:	6078      	str	r0, [r7, #4]
 8013df8:	6039      	str	r1, [r7, #0]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 8013dfa:	687b      	ldr	r3, [r7, #4]
 8013dfc:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8013e00:	60fb      	str	r3, [r7, #12]
#ifndef USE_IFX_DEV
	usb_device_request_t *ctrl = &pcd->setup_pkt->req;
	DWC_WARN("req %02x.%02x protocol STALL; err %d\n",
		 ctrl->bmRequestType, ctrl->bRequest, err_val);
#endif
	ep0->dwc_ep.is_in = 1;
 8013e02:	68fa      	ldr	r2, [r7, #12]
 8013e04:	7c53      	ldrb	r3, [r2, #17]
 8013e06:	f043 0301 	orr.w	r3, r3, #1
 8013e0a:	7453      	strb	r3, [r2, #17]
	dwc_otg_ep_set_stall(GET_CORE_IF(pcd), &ep0->dwc_ep);
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	689a      	ldr	r2, [r3, #8]
 8013e10:	68fb      	ldr	r3, [r7, #12]
 8013e12:	f103 0310 	add.w	r3, r3, #16
 8013e16:	4610      	mov	r0, r2
 8013e18:	4619      	mov	r1, r3
 8013e1a:	f7f8 feb5 	bl	800cb88 <dwc_otg_ep_set_stall>
	pcd->ep0.stopped = 1;
 8013e1e:	687a      	ldr	r2, [r7, #4]
 8013e20:	f892 3030 	ldrb.w	r3, [r2, #48]	; 0x30
 8013e24:	f043 0301 	orr.w	r3, r3, #1
 8013e28:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
	pcd->ep0state = EP0_IDLE;
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	f04f 0201 	mov.w	r2, #1
 8013e32:	731a      	strb	r2, [r3, #12]
	ep0_out_start(GET_CORE_IF(pcd), pcd);
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	689b      	ldr	r3, [r3, #8]
 8013e38:	4618      	mov	r0, r3
 8013e3a:	6879      	ldr	r1, [r7, #4]
 8013e3c:	f7ff fc06 	bl	801364c <ep0_out_start>
}
 8013e40:	f107 0710 	add.w	r7, r7, #16
 8013e44:	46bd      	mov	sp, r7
 8013e46:	bd80      	pop	{r7, pc}

08013e48 <do_gadget_setup>:
/**
 * This functions delegates the setup command to the gadget driver.
 */
static inline void do_gadget_setup(dwc_otg_pcd_t * pcd,
				   usb_device_request_t * ctrl)
{
 8013e48:	b580      	push	{r7, lr}
 8013e4a:	b084      	sub	sp, #16
 8013e4c:	af00      	add	r7, sp, #0
 8013e4e:	6078      	str	r0, [r7, #4]
 8013e50:	6039      	str	r1, [r7, #0]
	int ret = 0;
 8013e52:	f04f 0300 	mov.w	r3, #0
 8013e56:	60fb      	str	r3, [r7, #12]
	DWC_SPINUNLOCK(pcd->lock);
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8013e5e:	4618      	mov	r0, r3
 8013e60:	f7f2 fd6a 	bl	8006938 <DWC_SPINUNLOCK>
	ret = pcd->fops->setup(pcd, (uint8_t *) ctrl);
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	681b      	ldr	r3, [r3, #0]
 8013e68:	689b      	ldr	r3, [r3, #8]
 8013e6a:	6878      	ldr	r0, [r7, #4]
 8013e6c:	6839      	ldr	r1, [r7, #0]
 8013e6e:	4798      	blx	r3
 8013e70:	60f8      	str	r0, [r7, #12]
	DWC_SPINLOCK(pcd->lock);
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8013e78:	4618      	mov	r0, r3
 8013e7a:	f7f2 fd53 	bl	8006924 <DWC_SPINLOCK>
	if (ret < 0) {
 8013e7e:	68fb      	ldr	r3, [r7, #12]
 8013e80:	2b00      	cmp	r3, #0
 8013e82:	da03      	bge.n	8013e8c <do_gadget_setup+0x44>
		ep0_do_stall(pcd, ret);
 8013e84:	6878      	ldr	r0, [r7, #4]
 8013e86:	68f9      	ldr	r1, [r7, #12]
 8013e88:	f7ff ffb2 	bl	8013df0 <ep0_do_stall>
	 * call the gadget driver setup() function that it will always
	 * queue and require the following flag? Need to look into
	 * this.
	 */

	if (ret == 256 + 999) {
 8013e8c:	68fa      	ldr	r2, [r7, #12]
 8013e8e:	f240 43e7 	movw	r3, #1255	; 0x4e7
 8013e92:	429a      	cmp	r2, r3
 8013e94:	d104      	bne.n	8013ea0 <do_gadget_setup+0x58>
		pcd->request_config = 1;
 8013e96:	687a      	ldr	r2, [r7, #4]
 8013e98:	7b53      	ldrb	r3, [r2, #13]
 8013e9a:	f043 0302 	orr.w	r3, r3, #2
 8013e9e:	7353      	strb	r3, [r2, #13]
	}
}
 8013ea0:	f107 0710 	add.w	r7, r7, #16
 8013ea4:	46bd      	mov	sp, r7
 8013ea6:	bd80      	pop	{r7, pc}

08013ea8 <do_setup_in_status_phase>:
/**
 * This function starts the Zero-Length Packet for the IN status phase
 * of a 2 stage control transfer.
 */
static inline void do_setup_in_status_phase(dwc_otg_pcd_t * pcd)
{
 8013ea8:	b580      	push	{r7, lr}
 8013eaa:	b084      	sub	sp, #16
 8013eac:	af00      	add	r7, sp, #0
 8013eae:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8013eb6:	60fb      	str	r3, [r7, #12]
	if (pcd->ep0state == EP0_STALL) {
 8013eb8:	687b      	ldr	r3, [r7, #4]
 8013eba:	7b1b      	ldrb	r3, [r3, #12]
 8013ebc:	2b06      	cmp	r3, #6
 8013ebe:	d020      	beq.n	8013f02 <do_setup_in_status_phase+0x5a>
		return;
	}

	pcd->ep0state = EP0_IN_STATUS_PHASE;
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	f04f 0204 	mov.w	r2, #4
 8013ec6:	731a      	strb	r2, [r3, #12]

	/* Prepare for more SETUP Packets */
	DWC_DEBUGPL(DBG_PCD, "EP0 IN ZLP\n");
	ep0->dwc_ep.xfer_len = 0;
 8013ec8:	68fa      	ldr	r2, [r7, #12]
 8013eca:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8013ecc:	f36f 0312 	bfc	r3, #0, #19
 8013ed0:	62d3      	str	r3, [r2, #44]	; 0x2c
	ep0->dwc_ep.xfer_count = 0;
 8013ed2:	68fa      	ldr	r2, [r7, #12]
 8013ed4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8013ed6:	f36f 0312 	bfc	r3, #0, #19
 8013eda:	6313      	str	r3, [r2, #48]	; 0x30
	ep0->dwc_ep.is_in = 1;
 8013edc:	68fa      	ldr	r2, [r7, #12]
 8013ede:	7c53      	ldrb	r3, [r2, #17]
 8013ee0:	f043 0301 	orr.w	r3, r3, #1
 8013ee4:	7453      	strb	r3, [r2, #17]
	ep0->dwc_ep.dma_addr = pcd->setup_pkt_dma_handle;
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	699a      	ldr	r2, [r3, #24]
 8013eea:	68fb      	ldr	r3, [r7, #12]
 8013eec:	619a      	str	r2, [r3, #24]
	dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd), &ep0->dwc_ep);
 8013eee:	687b      	ldr	r3, [r7, #4]
 8013ef0:	689a      	ldr	r2, [r3, #8]
 8013ef2:	68fb      	ldr	r3, [r7, #12]
 8013ef4:	f103 0310 	add.w	r3, r3, #16
 8013ef8:	4610      	mov	r0, r2
 8013efa:	4619      	mov	r1, r3
 8013efc:	f7f8 fa24 	bl	800c348 <dwc_otg_ep0_start_transfer>
 8013f00:	e000      	b.n	8013f04 <do_setup_in_status_phase+0x5c>
 */
static inline void do_setup_in_status_phase(dwc_otg_pcd_t * pcd)
{
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
	if (pcd->ep0state == EP0_STALL) {
		return;
 8013f02:	bf00      	nop
	ep0->dwc_ep.dma_addr = pcd->setup_pkt_dma_handle;
	dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd), &ep0->dwc_ep);

	/* Prepare for more SETUP Packets */
	//ep0_out_start(GET_CORE_IF(pcd), pcd);
}
 8013f04:	f107 0710 	add.w	r7, r7, #16
 8013f08:	46bd      	mov	sp, r7
 8013f0a:	bd80      	pop	{r7, pc}

08013f0c <do_setup_out_status_phase>:
/**
 * This function starts the Zero-Length Packet for the OUT status phase
 * of a 2 stage control transfer.
 */
static inline void do_setup_out_status_phase(dwc_otg_pcd_t * pcd)
{
 8013f0c:	b580      	push	{r7, lr}
 8013f0e:	b084      	sub	sp, #16
 8013f10:	af00      	add	r7, sp, #0
 8013f12:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8013f1a:	60fb      	str	r3, [r7, #12]
	if (pcd->ep0state == EP0_STALL) {
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	7b1b      	ldrb	r3, [r3, #12]
 8013f20:	2b06      	cmp	r3, #6
 8013f22:	d02c      	beq.n	8013f7e <do_setup_out_status_phase+0x72>
		DWC_DEBUGPL(DBG_PCD, "EP0 STALLED\n");
		return;
	}
	pcd->ep0state = EP0_OUT_STATUS_PHASE;
 8013f24:	687b      	ldr	r3, [r7, #4]
 8013f26:	f04f 0205 	mov.w	r2, #5
 8013f2a:	731a      	strb	r2, [r3, #12]

	DWC_DEBUGPL(DBG_PCD, "EP0 OUT ZLP\n");
	ep0->dwc_ep.xfer_len = 0;
 8013f2c:	68fa      	ldr	r2, [r7, #12]
 8013f2e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8013f30:	f36f 0312 	bfc	r3, #0, #19
 8013f34:	62d3      	str	r3, [r2, #44]	; 0x2c
	ep0->dwc_ep.xfer_count = 0;
 8013f36:	68fa      	ldr	r2, [r7, #12]
 8013f38:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8013f3a:	f36f 0312 	bfc	r3, #0, #19
 8013f3e:	6313      	str	r3, [r2, #48]	; 0x30
	ep0->dwc_ep.is_in = 0;
 8013f40:	68fa      	ldr	r2, [r7, #12]
 8013f42:	7c53      	ldrb	r3, [r2, #17]
 8013f44:	f36f 0300 	bfc	r3, #0, #1
 8013f48:	7453      	strb	r3, [r2, #17]
	ep0->dwc_ep.dma_addr = pcd->setup_pkt_dma_handle;
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	699a      	ldr	r2, [r3, #24]
 8013f4e:	68fb      	ldr	r3, [r7, #12]
 8013f50:	619a      	str	r2, [r3, #24]
	dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd), &ep0->dwc_ep);
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	689a      	ldr	r2, [r3, #8]
 8013f56:	68fb      	ldr	r3, [r7, #12]
 8013f58:	f103 0310 	add.w	r3, r3, #16
 8013f5c:	4610      	mov	r0, r2
 8013f5e:	4619      	mov	r1, r3
 8013f60:	f7f8 f9f2 	bl	800c348 <dwc_otg_ep0_start_transfer>

	/* Prepare for more SETUP Packets */
	if (GET_CORE_IF(pcd)->dma_enable == 0) {
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	689b      	ldr	r3, [r3, #8]
 8013f68:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8013f6c:	2b00      	cmp	r3, #0
 8013f6e:	d107      	bne.n	8013f80 <do_setup_out_status_phase+0x74>
		ep0_out_start(GET_CORE_IF(pcd), pcd);
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	689b      	ldr	r3, [r3, #8]
 8013f74:	4618      	mov	r0, r3
 8013f76:	6879      	ldr	r1, [r7, #4]
 8013f78:	f7ff fb68 	bl	801364c <ep0_out_start>
 8013f7c:	e000      	b.n	8013f80 <do_setup_out_status_phase+0x74>
static inline void do_setup_out_status_phase(dwc_otg_pcd_t * pcd)
{
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
	if (pcd->ep0state == EP0_STALL) {
		DWC_DEBUGPL(DBG_PCD, "EP0 STALLED\n");
		return;
 8013f7e:	bf00      	nop

	/* Prepare for more SETUP Packets */
	if (GET_CORE_IF(pcd)->dma_enable == 0) {
		ep0_out_start(GET_CORE_IF(pcd), pcd);
	}
}
 8013f80:	f107 0710 	add.w	r7, r7, #16
 8013f84:	46bd      	mov	sp, r7
 8013f86:	bd80      	pop	{r7, pc}

08013f88 <pcd_clear_halt>:
/**
 * Clear the EP halt (STALL) and if pending requests start the
 * transfer.
 */
static inline void pcd_clear_halt(dwc_otg_pcd_t * pcd, dwc_otg_pcd_ep_t * ep)
{
 8013f88:	b580      	push	{r7, lr}
 8013f8a:	b082      	sub	sp, #8
 8013f8c:	af00      	add	r7, sp, #0
 8013f8e:	6078      	str	r0, [r7, #4]
 8013f90:	6039      	str	r1, [r7, #0]
	if (ep->dwc_ep.stall_clear_flag == 0)
 8013f92:	683b      	ldr	r3, [r7, #0]
 8013f94:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8013f98:	f003 0308 	and.w	r3, r3, #8
 8013f9c:	b2db      	uxtb	r3, r3
 8013f9e:	2b00      	cmp	r3, #0
 8013fa0:	d108      	bne.n	8013fb4 <pcd_clear_halt+0x2c>
		dwc_otg_ep_clear_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	689a      	ldr	r2, [r3, #8]
 8013fa6:	683b      	ldr	r3, [r7, #0]
 8013fa8:	f103 0310 	add.w	r3, r3, #16
 8013fac:	4610      	mov	r0, r2
 8013fae:	4619      	mov	r1, r3
 8013fb0:	f7f8 fe36 	bl	800cc20 <dwc_otg_ep_clear_stall>

	/* Reactive the EP */
	dwc_otg_ep_activate(GET_CORE_IF(pcd), &ep->dwc_ep);
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	689a      	ldr	r2, [r3, #8]
 8013fb8:	683b      	ldr	r3, [r7, #0]
 8013fba:	f103 0310 	add.w	r3, r3, #16
 8013fbe:	4610      	mov	r0, r2
 8013fc0:	4619      	mov	r1, r3
 8013fc2:	f7f7 fc27 	bl	800b814 <dwc_otg_ep_activate>
	if (ep->stopped) {
 8013fc6:	683b      	ldr	r3, [r7, #0]
 8013fc8:	7b1b      	ldrb	r3, [r3, #12]
 8013fca:	f003 0301 	and.w	r3, r3, #1
 8013fce:	b2db      	uxtb	r3, r3
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	d00f      	beq.n	8013ff4 <pcd_clear_halt+0x6c>
		ep->stopped = 0;
 8013fd4:	683a      	ldr	r2, [r7, #0]
 8013fd6:	7b13      	ldrb	r3, [r2, #12]
 8013fd8:	f36f 0300 	bfc	r3, #0, #1
 8013fdc:	7313      	strb	r3, [r2, #12]
		 * start_next_request(), outside of interrupt context at some
		 * time after the current time, after a clear-halt setup packet.
		 * Still need to implement ep mismatch in the future if a gadget
		 * ever uses more than one endpoint at once
		 */
		ep->queue_sof = 1;
 8013fde:	683a      	ldr	r2, [r7, #0]
 8013fe0:	7b13      	ldrb	r3, [r2, #12]
 8013fe2:	f043 0308 	orr.w	r3, r3, #8
 8013fe6:	7313      	strb	r3, [r2, #12]
		DWC_TASK_SCHEDULE(pcd->start_xfer_tasklet);
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	f8d3 3428 	ldr.w	r3, [r3, #1064]	; 0x428
 8013fee:	4618      	mov	r0, r3
 8013ff0:	f7f2 fe18 	bl	8006c24 <DWC_TASK_SCHEDULE>
	}
	/* Start Control Status Phase */
	do_setup_in_status_phase(pcd);
 8013ff4:	6878      	ldr	r0, [r7, #4]
 8013ff6:	f7ff ff57 	bl	8013ea8 <do_setup_in_status_phase>
}
 8013ffa:	f107 0708 	add.w	r7, r7, #8
 8013ffe:	46bd      	mov	sp, r7
 8014000:	bd80      	pop	{r7, pc}
 8014002:	bf00      	nop

08014004 <do_test_mode>:
 * @todo This has not been tested since the tasklet struct was put
 * into the PCD struct!
 *
 */
void do_test_mode(void *data)
{
 8014004:	b580      	push	{r7, lr}
 8014006:	b086      	sub	sp, #24
 8014008:	af00      	add	r7, sp, #0
 801400a:	6078      	str	r0, [r7, #4]
	dctl_data_t dctl;
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) data;
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	617b      	str	r3, [r7, #20]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8014010:	697b      	ldr	r3, [r7, #20]
 8014012:	689b      	ldr	r3, [r3, #8]
 8014014:	613b      	str	r3, [r7, #16]
	int test_mode = pcd->test_mode;
 8014016:	697b      	ldr	r3, [r7, #20]
 8014018:	f8d3 342c 	ldr.w	r3, [r3, #1068]	; 0x42c
 801401c:	60fb      	str	r3, [r7, #12]

//        DWC_WARN("%s() has not been tested since being rewritten!\n", __func__);

	dctl.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
 801401e:	693b      	ldr	r3, [r7, #16]
 8014020:	689b      	ldr	r3, [r3, #8]
 8014022:	681b      	ldr	r3, [r3, #0]
 8014024:	f103 0304 	add.w	r3, r3, #4
 8014028:	4618      	mov	r0, r3
 801402a:	f7f2 fc37 	bl	800689c <DWC_READ_REG32>
 801402e:	4603      	mov	r3, r0
 8014030:	60bb      	str	r3, [r7, #8]
	switch (test_mode) {
 8014032:	68fb      	ldr	r3, [r7, #12]
 8014034:	f103 33ff 	add.w	r3, r3, #4294967295
 8014038:	2b04      	cmp	r3, #4
 801403a:	d830      	bhi.n	801409e <do_test_mode+0x9a>
 801403c:	a201      	add	r2, pc, #4	; (adr r2, 8014044 <do_test_mode+0x40>)
 801403e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014042:	bf00      	nop
 8014044:	08014059 	.word	0x08014059
 8014048:	08014067 	.word	0x08014067
 801404c:	08014075 	.word	0x08014075
 8014050:	08014083 	.word	0x08014083
 8014054:	08014091 	.word	0x08014091
	case 1:		// TEST_J
		dctl.b.tstctl = 1;
 8014058:	68bb      	ldr	r3, [r7, #8]
 801405a:	f04f 0201 	mov.w	r2, #1
 801405e:	f362 1306 	bfi	r3, r2, #4, #3
 8014062:	60bb      	str	r3, [r7, #8]
		break;
 8014064:	e01b      	b.n	801409e <do_test_mode+0x9a>

	case 2:		// TEST_K
		dctl.b.tstctl = 2;
 8014066:	68bb      	ldr	r3, [r7, #8]
 8014068:	f04f 0202 	mov.w	r2, #2
 801406c:	f362 1306 	bfi	r3, r2, #4, #3
 8014070:	60bb      	str	r3, [r7, #8]
		break;
 8014072:	e014      	b.n	801409e <do_test_mode+0x9a>

	case 3:		// TEST_SE0_NAK
		dctl.b.tstctl = 3;
 8014074:	68bb      	ldr	r3, [r7, #8]
 8014076:	f04f 0203 	mov.w	r2, #3
 801407a:	f362 1306 	bfi	r3, r2, #4, #3
 801407e:	60bb      	str	r3, [r7, #8]
		break;
 8014080:	e00d      	b.n	801409e <do_test_mode+0x9a>

	case 4:		// TEST_PACKET
		dctl.b.tstctl = 4;
 8014082:	68bb      	ldr	r3, [r7, #8]
 8014084:	f04f 0204 	mov.w	r2, #4
 8014088:	f362 1306 	bfi	r3, r2, #4, #3
 801408c:	60bb      	str	r3, [r7, #8]
		break;
 801408e:	e006      	b.n	801409e <do_test_mode+0x9a>

	case 5:		// TEST_FORCE_ENABLE
		dctl.b.tstctl = 5;
 8014090:	68bb      	ldr	r3, [r7, #8]
 8014092:	f04f 0205 	mov.w	r2, #5
 8014096:	f362 1306 	bfi	r3, r2, #4, #3
 801409a:	60bb      	str	r3, [r7, #8]
		break;
 801409c:	bf00      	nop
	}
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32);
 801409e:	693b      	ldr	r3, [r7, #16]
 80140a0:	689b      	ldr	r3, [r3, #8]
 80140a2:	681b      	ldr	r3, [r3, #0]
 80140a4:	f103 0204 	add.w	r2, r3, #4
 80140a8:	68bb      	ldr	r3, [r7, #8]
 80140aa:	4610      	mov	r0, r2
 80140ac:	4619      	mov	r1, r3
 80140ae:	f7f2 fc01 	bl	80068b4 <DWC_WRITE_REG32>
}
 80140b2:	f107 0718 	add.w	r7, r7, #24
 80140b6:	46bd      	mov	sp, r7
 80140b8:	bd80      	pop	{r7, pc}
 80140ba:	bf00      	nop

080140bc <do_get_status>:

/**
 * This function process the GET_STATUS Setup Commands.
 */
static inline void do_get_status(dwc_otg_pcd_t * pcd)
{
 80140bc:	b580      	push	{r7, lr}
 80140be:	b088      	sub	sp, #32
 80140c0:	af00      	add	r7, sp, #0
 80140c2:	6078      	str	r0, [r7, #4]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 80140c4:	687b      	ldr	r3, [r7, #4]
 80140c6:	695a      	ldr	r2, [r3, #20]
 80140c8:	f107 030c 	add.w	r3, r7, #12
 80140cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80140d0:	e883 0003 	stmia.w	r3, {r0, r1}
	dwc_otg_pcd_ep_t *ep;
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 80140d4:	687b      	ldr	r3, [r7, #4]
 80140d6:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80140da:	61fb      	str	r3, [r7, #28]
	uint16_t *status = pcd->status_buf;
 80140dc:	687b      	ldr	r3, [r7, #4]
 80140de:	69db      	ldr	r3, [r3, #28]
 80140e0:	61bb      	str	r3, [r7, #24]
		    ctrl.bmRequestType, ctrl.bRequest,
		    UGETW(ctrl.wValue), UGETW(ctrl.wIndex),
		    UGETW(ctrl.wLength));
#endif

	switch (UT_GET_RECIPIENT(ctrl.bmRequestType)) {
 80140e2:	7b3b      	ldrb	r3, [r7, #12]
 80140e4:	f003 031f 	and.w	r3, r3, #31
 80140e8:	2b01      	cmp	r3, #1
 80140ea:	d018      	beq.n	801411e <do_get_status+0x62>
 80140ec:	2b02      	cmp	r3, #2
 80140ee:	d01b      	beq.n	8014128 <do_get_status+0x6c>
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	d140      	bne.n	8014176 <do_get_status+0xba>
	case UT_DEVICE:
		*status = 0x1;	/* Self powered */
 80140f4:	69bb      	ldr	r3, [r7, #24]
 80140f6:	f04f 0201 	mov.w	r2, #1
 80140fa:	801a      	strh	r2, [r3, #0]
		*status |= pcd->remote_wakeup_enable << 1;
 80140fc:	69bb      	ldr	r3, [r7, #24]
 80140fe:	881b      	ldrh	r3, [r3, #0]
 8014100:	b29a      	uxth	r2, r3
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	7b5b      	ldrb	r3, [r3, #13]
 8014106:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801410a:	b2db      	uxtb	r3, r3
 801410c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014110:	b29b      	uxth	r3, r3
 8014112:	4313      	orrs	r3, r2
 8014114:	b29b      	uxth	r3, r3
 8014116:	b29a      	uxth	r2, r3
 8014118:	69bb      	ldr	r3, [r7, #24]
 801411a:	801a      	strh	r2, [r3, #0]
		break;
 801411c:	e02b      	b.n	8014176 <do_get_status+0xba>

	case UT_INTERFACE:
		*status = 0;
 801411e:	69bb      	ldr	r3, [r7, #24]
 8014120:	f04f 0200 	mov.w	r2, #0
 8014124:	801a      	strh	r2, [r3, #0]
		break;
 8014126:	e026      	b.n	8014176 <do_get_status+0xba>

	case UT_ENDPOINT:
		ep = get_ep_by_addr(pcd, UGETW(ctrl.wIndex));
 8014128:	7c3b      	ldrb	r3, [r7, #16]
 801412a:	461a      	mov	r2, r3
 801412c:	7c7b      	ldrb	r3, [r7, #17]
 801412e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014132:	4313      	orrs	r3, r2
 8014134:	6878      	ldr	r0, [r7, #4]
 8014136:	4619      	mov	r1, r3
 8014138:	f7fe fdb0 	bl	8012c9c <get_ep_by_addr>
 801413c:	6178      	str	r0, [r7, #20]
		if (ep == 0 || UGETW(ctrl.wLength) > 2) {
 801413e:	697b      	ldr	r3, [r7, #20]
 8014140:	2b00      	cmp	r3, #0
 8014142:	d007      	beq.n	8014154 <do_get_status+0x98>
 8014144:	7cbb      	ldrb	r3, [r7, #18]
 8014146:	461a      	mov	r2, r3
 8014148:	7cfb      	ldrb	r3, [r7, #19]
 801414a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801414e:	4313      	orrs	r3, r2
 8014150:	2b02      	cmp	r3, #2
 8014152:	dd07      	ble.n	8014164 <do_get_status+0xa8>
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 8014154:	6878      	ldr	r0, [r7, #4]
 8014156:	f64f 4114 	movw	r1, #64532	; 0xfc14
 801415a:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 801415e:	f7ff fe47 	bl	8013df0 <ep0_do_stall>
 8014162:	e046      	b.n	80141f2 <do_get_status+0x136>
			return;
		}
		/** @todo check for EP stall */
		*status = ep->stopped;
 8014164:	697b      	ldr	r3, [r7, #20]
 8014166:	7b1b      	ldrb	r3, [r3, #12]
 8014168:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801416c:	b2db      	uxtb	r3, r3
 801416e:	461a      	mov	r2, r3
 8014170:	69bb      	ldr	r3, [r7, #24]
 8014172:	801a      	strh	r2, [r3, #0]
		break;
 8014174:	bf00      	nop
	}
	pcd->ep0_pending = 1;
 8014176:	687a      	ldr	r2, [r7, #4]
 8014178:	7b53      	ldrb	r3, [r2, #13]
 801417a:	f043 0301 	orr.w	r3, r3, #1
 801417e:	7353      	strb	r3, [r2, #13]
	ep0->dwc_ep.start_xfer_buff = (uint8_t *) status;
 8014180:	69fb      	ldr	r3, [r7, #28]
 8014182:	69ba      	ldr	r2, [r7, #24]
 8014184:	625a      	str	r2, [r3, #36]	; 0x24
	ep0->dwc_ep.xfer_buff = (uint8_t *) status;
 8014186:	69fb      	ldr	r3, [r7, #28]
 8014188:	69ba      	ldr	r2, [r7, #24]
 801418a:	629a      	str	r2, [r3, #40]	; 0x28
	ep0->dwc_ep.dma_addr = pcd->status_buf_dma_handle;
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	6a1a      	ldr	r2, [r3, #32]
 8014190:	69fb      	ldr	r3, [r7, #28]
 8014192:	619a      	str	r2, [r3, #24]
	ep0->dwc_ep.xfer_len = 2;
 8014194:	69fa      	ldr	r2, [r7, #28]
 8014196:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8014198:	f04f 0102 	mov.w	r1, #2
 801419c:	f361 0312 	bfi	r3, r1, #0, #19
 80141a0:	62d3      	str	r3, [r2, #44]	; 0x2c
	ep0->dwc_ep.xfer_count = 0;
 80141a2:	69fa      	ldr	r2, [r7, #28]
 80141a4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80141a6:	f36f 0312 	bfc	r3, #0, #19
 80141aa:	6313      	str	r3, [r2, #48]	; 0x30
	ep0->dwc_ep.total_len = ep0->dwc_ep.xfer_len;
 80141ac:	69fb      	ldr	r3, [r7, #28]
 80141ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80141b0:	f3c3 0112 	ubfx	r1, r3, #0, #19
 80141b4:	69fb      	ldr	r3, [r7, #28]
 80141b6:	ea4f 4201 	mov.w	r2, r1, lsl #16
 80141ba:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80141be:	f04f 0000 	mov.w	r0, #0
 80141c2:	4302      	orrs	r2, r0
 80141c4:	869a      	strh	r2, [r3, #52]	; 0x34
 80141c6:	ea4f 4211 	mov.w	r2, r1, lsr #16
 80141ca:	f002 0207 	and.w	r2, r2, #7
 80141ce:	f002 0207 	and.w	r2, r2, #7
 80141d2:	f893 1036 	ldrb.w	r1, [r3, #54]	; 0x36
 80141d6:	f021 0107 	bic.w	r1, r1, #7
 80141da:	430a      	orrs	r2, r1
 80141dc:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd), &ep0->dwc_ep);
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	689a      	ldr	r2, [r3, #8]
 80141e4:	69fb      	ldr	r3, [r7, #28]
 80141e6:	f103 0310 	add.w	r3, r3, #16
 80141ea:	4610      	mov	r0, r2
 80141ec:	4619      	mov	r1, r3
 80141ee:	f7f8 f8ab 	bl	800c348 <dwc_otg_ep0_start_transfer>
}
 80141f2:	f107 0720 	add.w	r7, r7, #32
 80141f6:	46bd      	mov	sp, r7
 80141f8:	bd80      	pop	{r7, pc}
 80141fa:	bf00      	nop

080141fc <do_set_feature>:

/**
 * This function process the SET_FEATURE Setup Commands.
 */
static inline void do_set_feature(dwc_otg_pcd_t * pcd)
{
 80141fc:	b580      	push	{r7, lr}
 80141fe:	b08a      	sub	sp, #40	; 0x28
 8014200:	af00      	add	r7, sp, #0
 8014202:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8014204:	687b      	ldr	r3, [r7, #4]
 8014206:	689b      	ldr	r3, [r3, #8]
 8014208:	627b      	str	r3, [r7, #36]	; 0x24
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 801420a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801420c:	685b      	ldr	r3, [r3, #4]
 801420e:	623b      	str	r3, [r7, #32]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 8014210:	687b      	ldr	r3, [r7, #4]
 8014212:	695a      	ldr	r2, [r3, #20]
 8014214:	f107 0310 	add.w	r3, r7, #16
 8014218:	e892 0003 	ldmia.w	r2, {r0, r1}
 801421c:	e883 0003 	stmia.w	r3, {r0, r1}
	dwc_otg_pcd_ep_t *ep = 0;
 8014220:	f04f 0300 	mov.w	r3, #0
 8014224:	61fb      	str	r3, [r7, #28]
	int32_t otg_cap_param = core_if->core_params->otg_cap;
 8014226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014228:	681b      	ldr	r3, [r3, #0]
 801422a:	685b      	ldr	r3, [r3, #4]
 801422c:	61bb      	str	r3, [r7, #24]
	gotgctl_data_t gotgctl = {.d32 = 0 };
 801422e:	f04f 0300 	mov.w	r3, #0
 8014232:	60fb      	str	r3, [r7, #12]
		    ctrl.bmRequestType, ctrl.bRequest,
		    UGETW(ctrl.wValue), UGETW(ctrl.wIndex),
		    UGETW(ctrl.wLength));
	DWC_DEBUGPL(DBG_PCD, "otg_cap=%d\n", otg_cap_param);

	switch (UT_GET_RECIPIENT(ctrl.bmRequestType)) {
 8014234:	7c3b      	ldrb	r3, [r7, #16]
 8014236:	f003 031f 	and.w	r3, r3, #31
 801423a:	2b01      	cmp	r3, #1
 801423c:	f000 8093 	beq.w	8014366 <do_set_feature+0x16a>
 8014240:	2b02      	cmp	r3, #2
 8014242:	f000 8097 	beq.w	8014374 <do_set_feature+0x178>
 8014246:	2b00      	cmp	r3, #0
 8014248:	f040 80c2 	bne.w	80143d0 <do_set_feature+0x1d4>
	case UT_DEVICE:
		switch (UGETW(ctrl.wValue)) {
 801424c:	7cbb      	ldrb	r3, [r7, #18]
 801424e:	461a      	mov	r2, r3
 8014250:	7cfb      	ldrb	r3, [r7, #19]
 8014252:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014256:	4313      	orrs	r3, r2
 8014258:	f103 33ff 	add.w	r3, r3, #4294967295
 801425c:	2b04      	cmp	r3, #4
 801425e:	d876      	bhi.n	801434e <do_set_feature+0x152>
 8014260:	a201      	add	r2, pc, #4	; (adr r2, 8014268 <do_set_feature+0x6c>)
 8014262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014266:	bf00      	nop
 8014268:	0801427d 	.word	0x0801427d
 801426c:	08014289 	.word	0x08014289
 8014270:	080142af 	.word	0x080142af
 8014274:	080142f7 	.word	0x080142f7
 8014278:	08014323 	.word	0x08014323
		case UF_DEVICE_REMOTE_WAKEUP:
			pcd->remote_wakeup_enable = 1;
 801427c:	687a      	ldr	r2, [r7, #4]
 801427e:	7b53      	ldrb	r3, [r2, #13]
 8014280:	f043 0304 	orr.w	r3, r3, #4
 8014284:	7353      	strb	r3, [r2, #13]
			break;
 8014286:	e06a      	b.n	801435e <do_set_feature+0x162>
			 * phase has completed. */

			/** @todo This has not been tested since the
			 * tasklet struct was put into the PCD
			 * struct! */
			pcd->test_mode = UGETW(ctrl.wIndex) >> 8;
 8014288:	7d3b      	ldrb	r3, [r7, #20]
 801428a:	461a      	mov	r2, r3
 801428c:	7d7b      	ldrb	r3, [r7, #21]
 801428e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014292:	4313      	orrs	r3, r2
 8014294:	ea4f 2323 	mov.w	r3, r3, asr #8
 8014298:	461a      	mov	r2, r3
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
			DWC_TASK_SCHEDULE(pcd->test_mode_tasklet);
 80142a0:	687b      	ldr	r3, [r7, #4]
 80142a2:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 80142a6:	4618      	mov	r0, r3
 80142a8:	f7f2 fcbc 	bl	8006c24 <DWC_TASK_SCHEDULE>
			break;
 80142ac:	e057      	b.n	801435e <do_set_feature+0x162>
		case UF_DEVICE_B_HNP_ENABLE:
			DWC_DEBUGPL(DBG_PCDV,
				    "SET_FEATURE: USB_DEVICE_B_HNP_ENABLE\n");

			/* dev may initiate HNP */
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
 80142ae:	69bb      	ldr	r3, [r7, #24]
 80142b0:	2b00      	cmp	r3, #0
 80142b2:	d118      	bne.n	80142e6 <do_set_feature+0xea>
				pcd->b_hnp_enable = 1;
 80142b4:	687a      	ldr	r2, [r7, #4]
 80142b6:	7b53      	ldrb	r3, [r2, #13]
 80142b8:	f043 0308 	orr.w	r3, r3, #8
 80142bc:	7353      	strb	r3, [r2, #13]
				dwc_otg_pcd_update_otg(pcd, 0);
 80142be:	6878      	ldr	r0, [r7, #4]
 80142c0:	f04f 0100 	mov.w	r1, #0
 80142c4:	f7fe fc34 	bl	8012b30 <dwc_otg_pcd_update_otg>
				DWC_DEBUGPL(DBG_PCD, "Request B HNP\n");
				/**@todo Is the gotgctl.devhnpen cleared
				 * by a USB Reset? */
				gotgctl.b.devhnpen = 1;
 80142c8:	68fb      	ldr	r3, [r7, #12]
 80142ca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80142ce:	60fb      	str	r3, [r7, #12]
				gotgctl.b.hnpreq = 1;
 80142d0:	68fb      	ldr	r3, [r7, #12]
 80142d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80142d6:	60fb      	str	r3, [r7, #12]
				DWC_WRITE_REG32(&global_regs->gotgctl,
 80142d8:	6a3a      	ldr	r2, [r7, #32]
 80142da:	68fb      	ldr	r3, [r7, #12]
 80142dc:	4610      	mov	r0, r2
 80142de:	4619      	mov	r1, r3
 80142e0:	f7f2 fae8 	bl	80068b4 <DWC_WRITE_REG32>
						gotgctl.d32);
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
				return;
			}
			break;
 80142e4:	e03b      	b.n	801435e <do_set_feature+0x162>
				gotgctl.b.devhnpen = 1;
				gotgctl.b.hnpreq = 1;
				DWC_WRITE_REG32(&global_regs->gotgctl,
						gotgctl.d32);
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 80142e6:	6878      	ldr	r0, [r7, #4]
 80142e8:	f64f 4114 	movw	r1, #64532	; 0xfc14
 80142ec:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 80142f0:	f7ff fd7e 	bl	8013df0 <ep0_do_stall>
 80142f4:	e06c      	b.n	80143d0 <do_set_feature+0x1d4>

		case UF_DEVICE_A_HNP_SUPPORT:
			/* RH port supports HNP */
			DWC_DEBUGPL(DBG_PCDV,
				    "SET_FEATURE: USB_DEVICE_A_HNP_SUPPORT\n");
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
 80142f6:	69bb      	ldr	r3, [r7, #24]
 80142f8:	2b00      	cmp	r3, #0
 80142fa:	d10a      	bne.n	8014312 <do_set_feature+0x116>
				pcd->a_hnp_support = 1;
 80142fc:	687a      	ldr	r2, [r7, #4]
 80142fe:	7b53      	ldrb	r3, [r2, #13]
 8014300:	f043 0310 	orr.w	r3, r3, #16
 8014304:	7353      	strb	r3, [r2, #13]
				dwc_otg_pcd_update_otg(pcd, 0);
 8014306:	6878      	ldr	r0, [r7, #4]
 8014308:	f04f 0100 	mov.w	r1, #0
 801430c:	f7fe fc10 	bl	8012b30 <dwc_otg_pcd_update_otg>
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
				return;
			}
			break;
 8014310:	e025      	b.n	801435e <do_set_feature+0x162>
				    "SET_FEATURE: USB_DEVICE_A_HNP_SUPPORT\n");
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
				pcd->a_hnp_support = 1;
				dwc_otg_pcd_update_otg(pcd, 0);
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 8014312:	6878      	ldr	r0, [r7, #4]
 8014314:	f64f 4114 	movw	r1, #64532	; 0xfc14
 8014318:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 801431c:	f7ff fd68 	bl	8013df0 <ep0_do_stall>
 8014320:	e056      	b.n	80143d0 <do_set_feature+0x1d4>

		case UF_DEVICE_A_ALT_HNP_SUPPORT:
			/* other RH port does */
			DWC_DEBUGPL(DBG_PCDV,
				    "SET_FEATURE: USB_DEVICE_A_ALT_HNP_SUPPORT\n");
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
 8014322:	69bb      	ldr	r3, [r7, #24]
 8014324:	2b00      	cmp	r3, #0
 8014326:	d10a      	bne.n	801433e <do_set_feature+0x142>
				pcd->a_alt_hnp_support = 1;
 8014328:	687a      	ldr	r2, [r7, #4]
 801432a:	7b53      	ldrb	r3, [r2, #13]
 801432c:	f043 0320 	orr.w	r3, r3, #32
 8014330:	7353      	strb	r3, [r2, #13]
				dwc_otg_pcd_update_otg(pcd, 0);
 8014332:	6878      	ldr	r0, [r7, #4]
 8014334:	f04f 0100 	mov.w	r1, #0
 8014338:	f7fe fbfa 	bl	8012b30 <dwc_otg_pcd_update_otg>
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
				return;
			}
			break;
 801433c:	e00f      	b.n	801435e <do_set_feature+0x162>
				    "SET_FEATURE: USB_DEVICE_A_ALT_HNP_SUPPORT\n");
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
				pcd->a_alt_hnp_support = 1;
				dwc_otg_pcd_update_otg(pcd, 0);
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 801433e:	6878      	ldr	r0, [r7, #4]
 8014340:	f64f 4114 	movw	r1, #64532	; 0xfc14
 8014344:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 8014348:	f7ff fd52 	bl	8013df0 <ep0_do_stall>
 801434c:	e040      	b.n	80143d0 <do_set_feature+0x1d4>
				return;
			}
			break;

		default:
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 801434e:	6878      	ldr	r0, [r7, #4]
 8014350:	f64f 4114 	movw	r1, #64532	; 0xfc14
 8014354:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 8014358:	f7ff fd4a 	bl	8013df0 <ep0_do_stall>
 801435c:	e038      	b.n	80143d0 <do_set_feature+0x1d4>
			return;

		}
		do_setup_in_status_phase(pcd);
 801435e:	6878      	ldr	r0, [r7, #4]
 8014360:	f7ff fda2 	bl	8013ea8 <do_setup_in_status_phase>
		break;
 8014364:	e034      	b.n	80143d0 <do_set_feature+0x1d4>

	case UT_INTERFACE:
		do_gadget_setup(pcd, &ctrl);
 8014366:	f107 0310 	add.w	r3, r7, #16
 801436a:	6878      	ldr	r0, [r7, #4]
 801436c:	4619      	mov	r1, r3
 801436e:	f7ff fd6b 	bl	8013e48 <do_gadget_setup>
		break;
 8014372:	e02d      	b.n	80143d0 <do_set_feature+0x1d4>

	case UT_ENDPOINT:
		if (UGETW(ctrl.wValue) == UF_ENDPOINT_HALT) {
 8014374:	7cbb      	ldrb	r3, [r7, #18]
 8014376:	461a      	mov	r2, r3
 8014378:	7cfb      	ldrb	r3, [r7, #19]
 801437a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801437e:	4313      	orrs	r3, r2
 8014380:	2b00      	cmp	r3, #0
 8014382:	d121      	bne.n	80143c8 <do_set_feature+0x1cc>
			ep = get_ep_by_addr(pcd, UGETW(ctrl.wIndex));
 8014384:	7d3b      	ldrb	r3, [r7, #20]
 8014386:	461a      	mov	r2, r3
 8014388:	7d7b      	ldrb	r3, [r7, #21]
 801438a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801438e:	4313      	orrs	r3, r2
 8014390:	6878      	ldr	r0, [r7, #4]
 8014392:	4619      	mov	r1, r3
 8014394:	f7fe fc82 	bl	8012c9c <get_ep_by_addr>
 8014398:	61f8      	str	r0, [r7, #28]
			if (ep == 0) {
 801439a:	69fb      	ldr	r3, [r7, #28]
 801439c:	2b00      	cmp	r3, #0
 801439e:	d107      	bne.n	80143b0 <do_set_feature+0x1b4>
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 80143a0:	6878      	ldr	r0, [r7, #4]
 80143a2:	f64f 4114 	movw	r1, #64532	; 0xfc14
 80143a6:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 80143aa:	f7ff fd21 	bl	8013df0 <ep0_do_stall>
 80143ae:	e00f      	b.n	80143d0 <do_set_feature+0x1d4>
				return;
			}
			ep->stopped = 1;
 80143b0:	69fa      	ldr	r2, [r7, #28]
 80143b2:	7b13      	ldrb	r3, [r2, #12]
 80143b4:	f043 0301 	orr.w	r3, r3, #1
 80143b8:	7313      	strb	r3, [r2, #12]
			dwc_otg_ep_set_stall(core_if, &ep->dwc_ep);
 80143ba:	69fb      	ldr	r3, [r7, #28]
 80143bc:	f103 0310 	add.w	r3, r3, #16
 80143c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80143c2:	4619      	mov	r1, r3
 80143c4:	f7f8 fbe0 	bl	800cb88 <dwc_otg_ep_set_stall>
		}
		do_setup_in_status_phase(pcd);
 80143c8:	6878      	ldr	r0, [r7, #4]
 80143ca:	f7ff fd6d 	bl	8013ea8 <do_setup_in_status_phase>
		break;
 80143ce:	bf00      	nop
	}
}
 80143d0:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80143d4:	46bd      	mov	sp, r7
 80143d6:	bd80      	pop	{r7, pc}

080143d8 <do_clear_feature>:

/**
 * This function process the CLEAR_FEATURE Setup Commands.
 */
static inline void do_clear_feature(dwc_otg_pcd_t * pcd)
{
 80143d8:	b580      	push	{r7, lr}
 80143da:	b086      	sub	sp, #24
 80143dc:	af00      	add	r7, sp, #0
 80143de:	6078      	str	r0, [r7, #4]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 80143e0:	687b      	ldr	r3, [r7, #4]
 80143e2:	695a      	ldr	r2, [r3, #20]
 80143e4:	f107 030c 	add.w	r3, r7, #12
 80143e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80143ec:	e883 0003 	stmia.w	r3, {r0, r1}
	dwc_otg_pcd_ep_t *ep = 0;
 80143f0:	f04f 0300 	mov.w	r3, #0
 80143f4:	617b      	str	r3, [r7, #20]
		    "CLEAR_FEATURE:%02x.%02x v%04x i%04x l%04x\n",
		    ctrl.bmRequestType, ctrl.bRequest,
		    UGETW(ctrl.wValue), UGETW(ctrl.wIndex),
		    UGETW(ctrl.wLength));

	switch (UT_GET_RECIPIENT(ctrl.bmRequestType)) {
 80143f6:	7b3b      	ldrb	r3, [r7, #12]
 80143f8:	f003 031f 	and.w	r3, r3, #31
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	d002      	beq.n	8014406 <do_clear_feature+0x2e>
 8014400:	2b02      	cmp	r3, #2
 8014402:	d01e      	beq.n	8014442 <do_clear_feature+0x6a>
 8014404:	e038      	b.n	8014478 <do_clear_feature+0xa0>
	case UT_DEVICE:
		switch (UGETW(ctrl.wValue)) {
 8014406:	7bbb      	ldrb	r3, [r7, #14]
 8014408:	461a      	mov	r2, r3
 801440a:	7bfb      	ldrb	r3, [r7, #15]
 801440c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014410:	4313      	orrs	r3, r2
 8014412:	2b01      	cmp	r3, #1
 8014414:	d002      	beq.n	801441c <do_clear_feature+0x44>
 8014416:	2b02      	cmp	r3, #2
 8014418:	d00e      	beq.n	8014438 <do_clear_feature+0x60>
 801441a:	e005      	b.n	8014428 <do_clear_feature+0x50>
		case UF_DEVICE_REMOTE_WAKEUP:
			pcd->remote_wakeup_enable = 0;
 801441c:	687a      	ldr	r2, [r7, #4]
 801441e:	7b53      	ldrb	r3, [r2, #13]
 8014420:	f36f 0382 	bfc	r3, #2, #1
 8014424:	7353      	strb	r3, [r2, #13]
			break;
 8014426:	e008      	b.n	801443a <do_clear_feature+0x62>
		case UF_TEST_MODE:
			/** @todo Add CLEAR_FEATURE for TEST modes. */
			break;

		default:
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 8014428:	6878      	ldr	r0, [r7, #4]
 801442a:	f64f 4114 	movw	r1, #64532	; 0xfc14
 801442e:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 8014432:	f7ff fcdd 	bl	8013df0 <ep0_do_stall>
 8014436:	e01f      	b.n	8014478 <do_clear_feature+0xa0>
			pcd->remote_wakeup_enable = 0;
			break;

		case UF_TEST_MODE:
			/** @todo Add CLEAR_FEATURE for TEST modes. */
			break;
 8014438:	bf00      	nop

		default:
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
			return;
		}
		do_setup_in_status_phase(pcd);
 801443a:	6878      	ldr	r0, [r7, #4]
 801443c:	f7ff fd34 	bl	8013ea8 <do_setup_in_status_phase>
		break;
 8014440:	e01a      	b.n	8014478 <do_clear_feature+0xa0>

	case UT_ENDPOINT:
		ep = get_ep_by_addr(pcd, UGETW(ctrl.wIndex));
 8014442:	7c3b      	ldrb	r3, [r7, #16]
 8014444:	461a      	mov	r2, r3
 8014446:	7c7b      	ldrb	r3, [r7, #17]
 8014448:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801444c:	4313      	orrs	r3, r2
 801444e:	6878      	ldr	r0, [r7, #4]
 8014450:	4619      	mov	r1, r3
 8014452:	f7fe fc23 	bl	8012c9c <get_ep_by_addr>
 8014456:	6178      	str	r0, [r7, #20]
		if (ep == 0) {
 8014458:	697b      	ldr	r3, [r7, #20]
 801445a:	2b00      	cmp	r3, #0
 801445c:	d107      	bne.n	801446e <do_clear_feature+0x96>
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 801445e:	6878      	ldr	r0, [r7, #4]
 8014460:	f64f 4114 	movw	r1, #64532	; 0xfc14
 8014464:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 8014468:	f7ff fcc2 	bl	8013df0 <ep0_do_stall>
 801446c:	e004      	b.n	8014478 <do_clear_feature+0xa0>
			return;
		}

		pcd_clear_halt(pcd, ep);
 801446e:	6878      	ldr	r0, [r7, #4]
 8014470:	6979      	ldr	r1, [r7, #20]
 8014472:	f7ff fd89 	bl	8013f88 <pcd_clear_halt>

		break;
 8014476:	bf00      	nop
	}
}
 8014478:	f107 0718 	add.w	r7, r7, #24
 801447c:	46bd      	mov	sp, r7
 801447e:	bd80      	pop	{r7, pc}

08014480 <do_set_address>:

/**
 * This function process the SET_ADDRESS Setup Commands.
 */
static inline void do_set_address(dwc_otg_pcd_t * pcd)
{
 8014480:	b580      	push	{r7, lr}
 8014482:	b086      	sub	sp, #24
 8014484:	af00      	add	r7, sp, #0
 8014486:	6078      	str	r0, [r7, #4]
	dwc_otg_dev_if_t *dev_if = GET_CORE_IF(pcd)->dev_if;
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	689b      	ldr	r3, [r3, #8]
 801448c:	689b      	ldr	r3, [r3, #8]
 801448e:	617b      	str	r3, [r7, #20]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	695a      	ldr	r2, [r3, #20]
 8014494:	f107 030c 	add.w	r3, r7, #12
 8014498:	e892 0003 	ldmia.w	r2, {r0, r1}
 801449c:	e883 0003 	stmia.w	r3, {r0, r1}

	if (ctrl.bmRequestType == UT_DEVICE) {
 80144a0:	7b3b      	ldrb	r3, [r7, #12]
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	d11f      	bne.n	80144e6 <do_set_address+0x66>
		dcfg_data_t dcfg = {.d32 = 0 };
 80144a6:	f04f 0300 	mov.w	r3, #0
 80144aa:	60bb      	str	r3, [r7, #8]

#ifdef DEBUG_EP0
//                      DWC_DEBUGPL(DBG_PCDV, "SET_ADDRESS:%d\n", ctrl.wValue);
#endif
		dcfg.b.devaddr = UGETW(ctrl.wValue);
 80144ac:	7bbb      	ldrb	r3, [r7, #14]
 80144ae:	b2da      	uxtb	r2, r3
 80144b0:	7bfb      	ldrb	r3, [r7, #15]
 80144b2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80144b6:	b2db      	uxtb	r3, r3
 80144b8:	4313      	orrs	r3, r2
 80144ba:	b2db      	uxtb	r3, r3
 80144bc:	b2db      	uxtb	r3, r3
 80144be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80144c2:	b2da      	uxtb	r2, r3
 80144c4:	68bb      	ldr	r3, [r7, #8]
 80144c6:	f362 130a 	bfi	r3, r2, #4, #7
 80144ca:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->dcfg, 0, dcfg.d32);
 80144cc:	697b      	ldr	r3, [r7, #20]
 80144ce:	681b      	ldr	r3, [r3, #0]
 80144d0:	461a      	mov	r2, r3
 80144d2:	68bb      	ldr	r3, [r7, #8]
 80144d4:	4610      	mov	r0, r2
 80144d6:	f04f 0100 	mov.w	r1, #0
 80144da:	461a      	mov	r2, r3
 80144dc:	f7f2 f9f8 	bl	80068d0 <DWC_MODIFY_REG32>
		do_setup_in_status_phase(pcd);
 80144e0:	6878      	ldr	r0, [r7, #4]
 80144e2:	f7ff fce1 	bl	8013ea8 <do_setup_in_status_phase>
	}
}
 80144e6:	f107 0718 	add.w	r7, r7, #24
 80144ea:	46bd      	mov	sp, r7
 80144ec:	bd80      	pop	{r7, pc}
 80144ee:	bf00      	nop

080144f0 <pcd_setup>:
 * When the SETUP Phase Done interrupt occurs, the PCD SETUP commands are
 * processed by pcd_setup. Calling the Function Driver's setup function from
 * pcd_setup processes the gadget SETUP commands.
 */
static inline void pcd_setup(dwc_otg_pcd_t * pcd)
{
 80144f0:	b580      	push	{r7, lr}
 80144f2:	b08a      	sub	sp, #40	; 0x28
 80144f4:	af00      	add	r7, sp, #0
 80144f6:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80144f8:	687b      	ldr	r3, [r7, #4]
 80144fa:	689b      	ldr	r3, [r3, #8]
 80144fc:	627b      	str	r3, [r7, #36]	; 0x24
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 80144fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014500:	689b      	ldr	r3, [r3, #8]
 8014502:	623b      	str	r3, [r7, #32]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	695a      	ldr	r2, [r3, #20]
 8014508:	f107 0314 	add.w	r3, r7, #20
 801450c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014510:	e883 0003 	stmia.w	r3, {r0, r1}
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	f103 0324 	add.w	r3, r3, #36	; 0x24
 801451a:	61fb      	str	r3, [r7, #28]

	deptsiz0_data_t doeptsize0 = {.d32 = 0 };
 801451c:	f04f 0300 	mov.w	r3, #0
 8014520:	60fb      	str	r3, [r7, #12]
 8014522:	f04f 0300 	mov.w	r3, #0
 8014526:	613b      	str	r3, [r7, #16]
		    ctrl.bmRequestType, ctrl.bRequest,
		    UGETW(ctrl.wValue), UGETW(ctrl.wIndex),
		    UGETW(ctrl.wLength));
#endif

	doeptsize0.d32 = DWC_READ_REG32(&dev_if->out_ep_regs[0]->doeptsiz);
 8014528:	6a3b      	ldr	r3, [r7, #32]
 801452a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801452c:	f103 0310 	add.w	r3, r3, #16
 8014530:	4618      	mov	r0, r3
 8014532:	f7f2 f9b3 	bl	800689c <DWC_READ_REG32>
 8014536:	4603      	mov	r3, r0
 8014538:	60fb      	str	r3, [r7, #12]

	/** @todo handle > 1 setup packet , assert error for now */

	if (core_if->dma_enable && core_if->dma_desc_enable == 0
 801453a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801453c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8014540:	2b00      	cmp	r3, #0
 8014542:	d007      	beq.n	8014554 <pcd_setup+0x64>
 8014544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014546:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 801454a:	2b00      	cmp	r3, #0
 801454c:	d102      	bne.n	8014554 <pcd_setup+0x64>
	    && (doeptsize0.b.supcnt < 2)) {
 801454e:	7bfb      	ldrb	r3, [r7, #15]
 8014550:	f3c3 1341 	ubfx	r3, r3, #5, #2
		DWC_ERROR
		    ("\n\n-----------	 CANNOT handle > 1 setup packet in DMA mode\n\n");
	}

	/* Clean up the request queue */
	dwc_otg_request_nuke(ep0);
 8014554:	69f8      	ldr	r0, [r7, #28]
 8014556:	f7fc fba3 	bl	8010ca0 <dwc_otg_request_nuke>
	ep0->stopped = 0;
 801455a:	69fa      	ldr	r2, [r7, #28]
 801455c:	7b13      	ldrb	r3, [r2, #12]
 801455e:	f36f 0300 	bfc	r3, #0, #1
 8014562:	7313      	strb	r3, [r2, #12]

	if (ctrl.bmRequestType & UE_DIR_IN) {
 8014564:	7d3b      	ldrb	r3, [r7, #20]
 8014566:	b2db      	uxtb	r3, r3
 8014568:	b25b      	sxtb	r3, r3
 801456a:	2b00      	cmp	r3, #0
 801456c:	da09      	bge.n	8014582 <pcd_setup+0x92>
		ep0->dwc_ep.is_in = 1;
 801456e:	69fa      	ldr	r2, [r7, #28]
 8014570:	7c53      	ldrb	r3, [r2, #17]
 8014572:	f043 0301 	orr.w	r3, r3, #1
 8014576:	7453      	strb	r3, [r2, #17]
		pcd->ep0state = EP0_IN_DATA_PHASE;
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	f04f 0202 	mov.w	r2, #2
 801457e:	731a      	strb	r2, [r3, #12]
 8014580:	e008      	b.n	8014594 <pcd_setup+0xa4>
	} else {
		ep0->dwc_ep.is_in = 0;
 8014582:	69fa      	ldr	r2, [r7, #28]
 8014584:	7c53      	ldrb	r3, [r2, #17]
 8014586:	f36f 0300 	bfc	r3, #0, #1
 801458a:	7453      	strb	r3, [r2, #17]
		pcd->ep0state = EP0_OUT_DATA_PHASE;
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	f04f 0203 	mov.w	r2, #3
 8014592:	731a      	strb	r2, [r3, #12]
	}

	if (UGETW(ctrl.wLength) == 0) {
 8014594:	7ebb      	ldrb	r3, [r7, #26]
 8014596:	461a      	mov	r2, r3
 8014598:	7efb      	ldrb	r3, [r7, #27]
 801459a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801459e:	4313      	orrs	r3, r2
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	d108      	bne.n	80145b6 <pcd_setup+0xc6>
		ep0->dwc_ep.is_in = 1;
 80145a4:	69fa      	ldr	r2, [r7, #28]
 80145a6:	7c53      	ldrb	r3, [r2, #17]
 80145a8:	f043 0301 	orr.w	r3, r3, #1
 80145ac:	7453      	strb	r3, [r2, #17]
		pcd->ep0state = EP0_IN_STATUS_PHASE;
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	f04f 0204 	mov.w	r2, #4
 80145b4:	731a      	strb	r2, [r3, #12]
	}

	if (UT_GET_TYPE(ctrl.bmRequestType) != UT_STANDARD) {
 80145b6:	7d3b      	ldrb	r3, [r7, #20]
 80145b8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80145bc:	2b00      	cmp	r3, #0
 80145be:	d006      	beq.n	80145ce <pcd_setup+0xde>
			}
		}
#endif

		/* handle non-standard (class/vendor) requests in the gadget driver */
		do_gadget_setup(pcd, &ctrl);
 80145c0:	f107 0314 	add.w	r3, r7, #20
 80145c4:	6878      	ldr	r0, [r7, #4]
 80145c6:	4619      	mov	r1, r3
 80145c8:	f7ff fc3e 	bl	8013e48 <do_gadget_setup>
 80145cc:	e04e      	b.n	801466c <pcd_setup+0x17c>
	/** @todo NGS: Handle bad setup packet? */

///////////////////////////////////////////
//// --- Standard Request handling --- ////

	switch (ctrl.bRequest) {
 80145ce:	7d7b      	ldrb	r3, [r7, #21]
 80145d0:	2b0c      	cmp	r3, #12
 80145d2:	d844      	bhi.n	801465e <pcd_setup+0x16e>
 80145d4:	a201      	add	r2, pc, #4	; (adr r2, 80145dc <pcd_setup+0xec>)
 80145d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80145da:	bf00      	nop
 80145dc:	08014611 	.word	0x08014611
 80145e0:	08014619 	.word	0x08014619
 80145e4:	0801465f 	.word	0x0801465f
 80145e8:	08014621 	.word	0x08014621
 80145ec:	0801465f 	.word	0x0801465f
 80145f0:	08014629 	.word	0x08014629
 80145f4:	0801465f 	.word	0x0801465f
 80145f8:	0801465f 	.word	0x0801465f
 80145fc:	0801465f 	.word	0x0801465f
 8014600:	0801463d 	.word	0x0801463d
 8014604:	0801465f 	.word	0x0801465f
 8014608:	0801463d 	.word	0x0801463d
 801460c:	08014651 	.word	0x08014651
	case UR_GET_STATUS:
		do_get_status(pcd);
 8014610:	6878      	ldr	r0, [r7, #4]
 8014612:	f7ff fd53 	bl	80140bc <do_get_status>
		break;
 8014616:	e029      	b.n	801466c <pcd_setup+0x17c>

	case UR_CLEAR_FEATURE:
		do_clear_feature(pcd);
 8014618:	6878      	ldr	r0, [r7, #4]
 801461a:	f7ff fedd 	bl	80143d8 <do_clear_feature>
		break;
 801461e:	e025      	b.n	801466c <pcd_setup+0x17c>

	case UR_SET_FEATURE:
		do_set_feature(pcd);
 8014620:	6878      	ldr	r0, [r7, #4]
 8014622:	f7ff fdeb 	bl	80141fc <do_set_feature>
		break;
 8014626:	e021      	b.n	801466c <pcd_setup+0x17c>

	case UR_SET_ADDRESS:
		do_set_address(pcd);
 8014628:	6878      	ldr	r0, [r7, #4]
 801462a:	f7ff ff29 	bl	8014480 <do_set_address>
#ifdef USE_IFX_DEV
		do_gadget_setup(pcd,&ctrl);
 801462e:	f107 0314 	add.w	r3, r7, #20
 8014632:	6878      	ldr	r0, [r7, #4]
 8014634:	4619      	mov	r1, r3
 8014636:	f7ff fc07 	bl	8013e48 <do_gadget_setup>
#endif
		break;
 801463a:	e017      	b.n	801466c <pcd_setup+0x17c>
	case UR_SET_INTERFACE:
	case UR_SET_CONFIG:
//              _pcd->request_config = 1;       /* Configuration changed */
#ifdef USE_IFX_DEV
		/*Added a ZLP part here, need to check*/
		do_setup_in_status_phase(pcd);
 801463c:	6878      	ldr	r0, [r7, #4]
 801463e:	f7ff fc33 	bl	8013ea8 <do_setup_in_status_phase>
#endif
		do_gadget_setup(pcd, &ctrl);
 8014642:	f107 0314 	add.w	r3, r7, #20
 8014646:	6878      	ldr	r0, [r7, #4]
 8014648:	4619      	mov	r1, r3
 801464a:	f7ff fbfd 	bl	8013e48 <do_gadget_setup>
		break;
 801464e:	e00d      	b.n	801466c <pcd_setup+0x17c>

	case UR_SYNCH_FRAME:
		do_gadget_setup(pcd, &ctrl);
 8014650:	f107 0314 	add.w	r3, r7, #20
 8014654:	6878      	ldr	r0, [r7, #4]
 8014656:	4619      	mov	r1, r3
 8014658:	f7ff fbf6 	bl	8013e48 <do_gadget_setup>
		break;
 801465c:	e006      	b.n	801466c <pcd_setup+0x17c>

	default:
		/* Call the Gadget Driver's setup functions */
		do_gadget_setup(pcd, &ctrl);
 801465e:	f107 0314 	add.w	r3, r7, #20
 8014662:	6878      	ldr	r0, [r7, #4]
 8014664:	4619      	mov	r1, r3
 8014666:	f7ff fbef 	bl	8013e48 <do_gadget_setup>
		break;
 801466a:	bf00      	nop
	}
}
 801466c:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8014670:	46bd      	mov	sp, r7
 8014672:	bd80      	pop	{r7, pc}

08014674 <ep0_complete_request>:

/**
 * This function completes the ep0 control transfer.
 */
static int32_t ep0_complete_request(dwc_otg_pcd_ep_t * ep)
{
 8014674:	b580      	push	{r7, lr}
 8014676:	b08c      	sub	sp, #48	; 0x30
 8014678:	af00      	add	r7, sp, #0
 801467a:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
 801467c:	687b      	ldr	r3, [r7, #4]
 801467e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014680:	689b      	ldr	r3, [r3, #8]
 8014682:	62bb      	str	r3, [r7, #40]	; 0x28
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8014684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014686:	689b      	ldr	r3, [r3, #8]
 8014688:	627b      	str	r3, [r7, #36]	; 0x24
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
	    dev_if->in_ep_regs[ep->dwc_ep.num];
 801468a:	687b      	ldr	r3, [r7, #4]
 801468c:	7c1b      	ldrb	r3, [r3, #16]
 801468e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 */
static int32_t ep0_complete_request(dwc_otg_pcd_ep_t * ep)
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
 8014690:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014694:	18d3      	adds	r3, r2, r3
 8014696:	685b      	ldr	r3, [r3, #4]
 8014698:	623b      	str	r3, [r7, #32]
	    dev_if->in_ep_regs[ep->dwc_ep.num];
#ifdef DEBUG_EP0
	dwc_otg_dev_out_ep_regs_t *out_ep_regs =
	    dev_if->out_ep_regs[ep->dwc_ep.num];
 801469a:	687b      	ldr	r3, [r7, #4]
 801469c:	7c1b      	ldrb	r3, [r3, #16]
 801469e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
	    dev_if->in_ep_regs[ep->dwc_ep.num];
#ifdef DEBUG_EP0
	dwc_otg_dev_out_ep_regs_t *out_ep_regs =
 80146a0:	f103 0308 	add.w	r3, r3, #8
 80146a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80146a8:	18d3      	adds	r3, r2, r3
 80146aa:	685b      	ldr	r3, [r3, #4]
 80146ac:	61fb      	str	r3, [r7, #28]
	    dev_if->out_ep_regs[ep->dwc_ep.num];
#endif
	deptsiz0_data_t deptsiz;
	dev_dma_desc_sts_t desc_sts;
	dwc_otg_pcd_request_t *req;
	int is_last = 0;
 80146ae:	f04f 0300 	mov.w	r3, #0
 80146b2:	62fb      	str	r3, [r7, #44]	; 0x2c
	dwc_otg_pcd_t *pcd = ep->pcd;
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80146b8:	61bb      	str	r3, [r7, #24]
#ifdef DWC_UTE_CFI
	struct cfi_usb_ctrlrequest *ctrlreq;
	int retval = -DWC_E_NOT_SUPPORTED;
#endif

	if (pcd->ep0_pending && DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 80146ba:	69bb      	ldr	r3, [r7, #24]
 80146bc:	7b5b      	ldrb	r3, [r3, #13]
 80146be:	f003 0301 	and.w	r3, r3, #1
 80146c2:	b2db      	uxtb	r3, r3
 80146c4:	2b00      	cmp	r3, #0
 80146c6:	d01c      	beq.n	8014702 <ep0_complete_request+0x8e>
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	685a      	ldr	r2, [r3, #4]
 80146cc:	687b      	ldr	r3, [r7, #4]
 80146ce:	f103 0304 	add.w	r3, r3, #4
 80146d2:	429a      	cmp	r2, r3
 80146d4:	d115      	bne.n	8014702 <ep0_complete_request+0x8e>
		if (ep->dwc_ep.is_in) {
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	7c5b      	ldrb	r3, [r3, #17]
 80146da:	f003 0301 	and.w	r3, r3, #1
 80146de:	b2db      	uxtb	r3, r3
 80146e0:	2b00      	cmp	r3, #0
 80146e2:	d003      	beq.n	80146ec <ep0_complete_request+0x78>
#ifdef DEBUG_EP0
			DWC_DEBUGPL(DBG_PCDV, "Do setup OUT status phase\n");
#endif
			do_setup_out_status_phase(pcd);
 80146e4:	69b8      	ldr	r0, [r7, #24]
 80146e6:	f7ff fc11 	bl	8013f0c <do_setup_out_status_phase>
 80146ea:	e002      	b.n	80146f2 <ep0_complete_request+0x7e>
					return 1;
				}
			}
#endif

			do_setup_in_status_phase(pcd);
 80146ec:	69b8      	ldr	r0, [r7, #24]
 80146ee:	f7ff fbdb 	bl	8013ea8 <do_setup_in_status_phase>
		}
		pcd->ep0_pending = 0;
 80146f2:	69ba      	ldr	r2, [r7, #24]
 80146f4:	7b53      	ldrb	r3, [r2, #13]
 80146f6:	f36f 0300 	bfc	r3, #0, #1
 80146fa:	7353      	strb	r3, [r2, #13]
		return 1;
 80146fc:	f04f 0301 	mov.w	r3, #1
 8014700:	e099      	b.n	8014836 <ep0_complete_request+0x1c2>
	}

	if (DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 8014702:	687b      	ldr	r3, [r7, #4]
 8014704:	685a      	ldr	r2, [r3, #4]
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	f103 0304 	add.w	r3, r3, #4
 801470c:	429a      	cmp	r2, r3
 801470e:	d102      	bne.n	8014716 <ep0_complete_request+0xa2>
		return 0;
 8014710:	f04f 0300 	mov.w	r3, #0
 8014714:	e08f      	b.n	8014836 <ep0_complete_request+0x1c2>
	}
	req = DWC_CIRCLEQ_FIRST(&ep->queue);
 8014716:	687b      	ldr	r3, [r7, #4]
 8014718:	685b      	ldr	r3, [r3, #4]
 801471a:	617b      	str	r3, [r7, #20]

	if (pcd->ep0state == EP0_OUT_STATUS_PHASE
 801471c:	69bb      	ldr	r3, [r7, #24]
 801471e:	7b1b      	ldrb	r3, [r3, #12]
 8014720:	2b05      	cmp	r3, #5
 8014722:	d003      	beq.n	801472c <ep0_complete_request+0xb8>
	    || pcd->ep0state == EP0_IN_STATUS_PHASE) {
 8014724:	69bb      	ldr	r3, [r7, #24]
 8014726:	7b1b      	ldrb	r3, [r3, #12]
 8014728:	2b04      	cmp	r3, #4
 801472a:	d103      	bne.n	8014734 <ep0_complete_request+0xc0>
		is_last = 1;
 801472c:	f04f 0301 	mov.w	r3, #1
 8014730:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014732:	e065      	b.n	8014800 <ep0_complete_request+0x18c>
	} else if (ep->dwc_ep.is_in) {
 8014734:	687b      	ldr	r3, [r7, #4]
 8014736:	7c5b      	ldrb	r3, [r3, #17]
 8014738:	f003 0301 	and.w	r3, r3, #1
 801473c:	b2db      	uxtb	r3, r3
 801473e:	2b00      	cmp	r3, #0
 8014740:	d03b      	beq.n	80147ba <ep0_complete_request+0x146>
		deptsiz.d32 = DWC_READ_REG32(&in_ep_regs->dieptsiz);
 8014742:	6a3b      	ldr	r3, [r7, #32]
 8014744:	f103 0310 	add.w	r3, r3, #16
 8014748:	4618      	mov	r0, r3
 801474a:	f7f2 f8a7 	bl	800689c <DWC_READ_REG32>
 801474e:	4603      	mov	r3, r0
 8014750:	60fb      	str	r3, [r7, #12]
		if (core_if->dma_desc_enable != 0)
 8014752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014754:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8014758:	2b00      	cmp	r3, #0
 801475a:	d004      	beq.n	8014766 <ep0_complete_request+0xf2>
			desc_sts = dev_if->in_desc_addr->status;
 801475c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801475e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8014762:	681b      	ldr	r3, [r3, #0]
 8014764:	60bb      	str	r3, [r7, #8]
		DWC_DEBUGPL(DBG_PCDV, "%d len=%d  xfersize=%d pktcnt=%d\n",
			    ep->dwc_ep.num, ep->dwc_ep.xfer_len,
			    deptsiz.b.xfersize, deptsiz.b.pktcnt);
#endif

		if (((core_if->dma_desc_enable == 0)
 8014766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014768:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 801476c:	2b00      	cmp	r3, #0
 801476e:	d105      	bne.n	801477c <ep0_complete_request+0x108>
		     && (deptsiz.b.xfersize == 0))
 8014770:	7b3b      	ldrb	r3, [r7, #12]
 8014772:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014776:	b2db      	uxtb	r3, r3
 8014778:	2b00      	cmp	r3, #0
 801477a:	d007      	beq.n	801478c <ep0_complete_request+0x118>
		    || ((core_if->dma_desc_enable != 0)
 801477c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801477e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8014782:	2b00      	cmp	r3, #0
 8014784:	d03c      	beq.n	8014800 <ep0_complete_request+0x18c>
			&& (desc_sts.b.bytes == 0))) {
 8014786:	893b      	ldrh	r3, [r7, #8]
 8014788:	2b00      	cmp	r3, #0
 801478a:	d139      	bne.n	8014800 <ep0_complete_request+0x18c>
			req->actual = ep->dwc_ep.xfer_count;
 801478c:	687b      	ldr	r3, [r7, #4]
 801478e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014790:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014794:	461a      	mov	r2, r3
 8014796:	697b      	ldr	r3, [r7, #20]
 8014798:	611a      	str	r2, [r3, #16]
			/* Is a Zero Len Packet needed? */
			if (req->sent_zlp) {
 801479a:	697b      	ldr	r3, [r7, #20]
 801479c:	7d1b      	ldrb	r3, [r3, #20]
 801479e:	f003 0301 	and.w	r3, r3, #1
 80147a2:	b2db      	uxtb	r3, r3
 80147a4:	2b00      	cmp	r3, #0
 80147a6:	d004      	beq.n	80147b2 <ep0_complete_request+0x13e>
#ifdef DEBUG_EP0
				DWC_DEBUGPL(DBG_PCD, "Setup Rx ZLP\n");
#endif
				req->sent_zlp = 0;
 80147a8:	697a      	ldr	r2, [r7, #20]
 80147aa:	7d13      	ldrb	r3, [r2, #20]
 80147ac:	f36f 0300 	bfc	r3, #0, #1
 80147b0:	7513      	strb	r3, [r2, #20]
			}
			do_setup_out_status_phase(pcd);
 80147b2:	69b8      	ldr	r0, [r7, #24]
 80147b4:	f7ff fbaa 	bl	8013f0c <do_setup_out_status_phase>
 80147b8:	e022      	b.n	8014800 <ep0_complete_request+0x18c>
		}
	} else {
		/* ep0-OUT */
#ifdef DEBUG_EP0
		deptsiz.d32 = DWC_READ_REG32(&out_ep_regs->doeptsiz);
 80147ba:	69fb      	ldr	r3, [r7, #28]
 80147bc:	f103 0310 	add.w	r3, r3, #16
 80147c0:	4618      	mov	r0, r3
 80147c2:	f7f2 f86b 	bl	800689c <DWC_READ_REG32>
 80147c6:	4603      	mov	r3, r0
 80147c8:	60fb      	str	r3, [r7, #12]
		DWC_DEBUGPL(DBG_PCDV, "%d len=%d xsize=%d pktcnt=%d\n",
			    ep->dwc_ep.num, ep->dwc_ep.xfer_len,
			    deptsiz.b.xfersize, deptsiz.b.pktcnt);
#endif
		req->actual = ep->dwc_ep.xfer_count;
 80147ca:	687b      	ldr	r3, [r7, #4]
 80147cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80147ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80147d2:	461a      	mov	r2, r3
 80147d4:	697b      	ldr	r3, [r7, #20]
 80147d6:	611a      	str	r2, [r3, #16]

		/* Is a Zero Len Packet needed? */
		if (req->sent_zlp) {
 80147d8:	697b      	ldr	r3, [r7, #20]
 80147da:	7d1b      	ldrb	r3, [r3, #20]
 80147dc:	f003 0301 	and.w	r3, r3, #1
 80147e0:	b2db      	uxtb	r3, r3
 80147e2:	2b00      	cmp	r3, #0
 80147e4:	d004      	beq.n	80147f0 <ep0_complete_request+0x17c>
#ifdef DEBUG_EP0
			DWC_DEBUGPL(DBG_PCDV, "Setup Tx ZLP\n");
#endif
			req->sent_zlp = 0;
 80147e6:	697a      	ldr	r2, [r7, #20]
 80147e8:	7d13      	ldrb	r3, [r2, #20]
 80147ea:	f36f 0300 	bfc	r3, #0, #1
 80147ee:	7513      	strb	r3, [r2, #20]
		}
		if (core_if->dma_desc_enable == 0)
 80147f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80147f2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80147f6:	2b00      	cmp	r3, #0
 80147f8:	d102      	bne.n	8014800 <ep0_complete_request+0x18c>
			do_setup_in_status_phase(pcd);
 80147fa:	69b8      	ldr	r0, [r7, #24]
 80147fc:	f7ff fb54 	bl	8013ea8 <do_setup_in_status_phase>
	}

	/* Complete the request */
	if (is_last) {
 8014800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014802:	2b00      	cmp	r3, #0
 8014804:	d015      	beq.n	8014832 <ep0_complete_request+0x1be>
		dwc_otg_request_done(ep, req, 0);
 8014806:	6878      	ldr	r0, [r7, #4]
 8014808:	6979      	ldr	r1, [r7, #20]
 801480a:	f04f 0200 	mov.w	r2, #0
 801480e:	f7fc f9db 	bl	8010bc8 <dwc_otg_request_done>
		ep->dwc_ep.start_xfer_buff = 0;
 8014812:	687b      	ldr	r3, [r7, #4]
 8014814:	f04f 0200 	mov.w	r2, #0
 8014818:	625a      	str	r2, [r3, #36]	; 0x24
		ep->dwc_ep.xfer_buff = 0;
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	f04f 0200 	mov.w	r2, #0
 8014820:	629a      	str	r2, [r3, #40]	; 0x28
		ep->dwc_ep.xfer_len = 0;
 8014822:	687a      	ldr	r2, [r7, #4]
 8014824:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8014826:	f36f 0312 	bfc	r3, #0, #19
 801482a:	62d3      	str	r3, [r2, #44]	; 0x2c
		return 1;
 801482c:	f04f 0301 	mov.w	r3, #1
 8014830:	e001      	b.n	8014836 <ep0_complete_request+0x1c2>
	}
	return 0;
 8014832:	f04f 0300 	mov.w	r3, #0
}
 8014836:	4618      	mov	r0, r3
 8014838:	f107 0730 	add.w	r7, r7, #48	; 0x30
 801483c:	46bd      	mov	sp, r7
 801483e:	bd80      	pop	{r7, pc}

08014840 <complete_ep>:
/**
 * This function completes the request for the EP. If there are
 * additional requests for the EP in the queue they will be started.
 */
static void complete_ep(dwc_otg_pcd_ep_t * ep)
{
 8014840:	b580      	push	{r7, lr}
 8014842:	b08e      	sub	sp, #56	; 0x38
 8014844:	af00      	add	r7, sp, #0
 8014846:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
 8014848:	687b      	ldr	r3, [r7, #4]
 801484a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801484c:	689b      	ldr	r3, [r3, #8]
 801484e:	627b      	str	r3, [r7, #36]	; 0x24
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8014850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014852:	689b      	ldr	r3, [r3, #8]
 8014854:	623b      	str	r3, [r7, #32]
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
	    dev_if->in_ep_regs[ep->dwc_ep.num];
 8014856:	687b      	ldr	r3, [r7, #4]
 8014858:	7c1b      	ldrb	r3, [r3, #16]
 801485a:	6a3a      	ldr	r2, [r7, #32]
 */
static void complete_ep(dwc_otg_pcd_ep_t * ep)
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
 801485c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014860:	18d3      	adds	r3, r2, r3
 8014862:	685b      	ldr	r3, [r3, #4]
 8014864:	61fb      	str	r3, [r7, #28]
	    dev_if->in_ep_regs[ep->dwc_ep.num];
	deptsiz_data_t deptsiz;
	dev_dma_desc_sts_t desc_sts;
	dwc_otg_pcd_request_t *req = 0;
 8014866:	f04f 0300 	mov.w	r3, #0
 801486a:	61bb      	str	r3, [r7, #24]
	dwc_otg_dev_dma_desc_t *dma_desc;
	uint32_t byte_count = 0;
 801486c:	f04f 0300 	mov.w	r3, #0
 8014870:	633b      	str	r3, [r7, #48]	; 0x30
	int is_last = 0;
 8014872:	f04f 0300 	mov.w	r3, #0
 8014876:	62fb      	str	r3, [r7, #44]	; 0x2c

	DWC_DEBUGPL(DBG_PCDV, "%s() %d-%s\n", __func__, ep->dwc_ep.num,
		    (ep->dwc_ep.is_in ? "IN" : "OUT"));

	/* Get any pending requests */
	if (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	685a      	ldr	r2, [r3, #4]
 801487c:	687b      	ldr	r3, [r7, #4]
 801487e:	f103 0304 	add.w	r3, r3, #4
 8014882:	429a      	cmp	r2, r3
 8014884:	f000 8206 	beq.w	8014c94 <complete_ep+0x454>
		req = DWC_CIRCLEQ_FIRST(&ep->queue);
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	685b      	ldr	r3, [r3, #4]
 801488c:	61bb      	str	r3, [r7, #24]
		if (!req) {
 801488e:	69bb      	ldr	r3, [r7, #24]
 8014890:	2b00      	cmp	r3, #0
 8014892:	f000 81ff 	beq.w	8014c94 <complete_ep+0x454>
		return;
	}

	DWC_DEBUGPL(DBG_PCD, "Requests %d\n", ep->pcd->request_pending);

	if (ep->dwc_ep.is_in) {
 8014896:	687b      	ldr	r3, [r7, #4]
 8014898:	7c5b      	ldrb	r3, [r3, #17]
 801489a:	f003 0301 	and.w	r3, r3, #1
 801489e:	b2db      	uxtb	r3, r3
 80148a0:	2b00      	cmp	r3, #0
 80148a2:	f000 80ec 	beq.w	8014a7e <complete_ep+0x23e>
		deptsiz.d32 = DWC_READ_REG32(&in_ep_regs->dieptsiz);
 80148a6:	69fb      	ldr	r3, [r7, #28]
 80148a8:	f103 0310 	add.w	r3, r3, #16
 80148ac:	4618      	mov	r0, r3
 80148ae:	f7f1 fff5 	bl	800689c <DWC_READ_REG32>
 80148b2:	4603      	mov	r3, r0
 80148b4:	613b      	str	r3, [r7, #16]

		if (core_if->dma_enable) {
 80148b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80148b8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80148bc:	2b00      	cmp	r3, #0
 80148be:	f000 80a0 	beq.w	8014a02 <complete_ep+0x1c2>
			if (core_if->dma_desc_enable == 0) {
 80148c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80148c4:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80148c8:	2b00      	cmp	r3, #0
 80148ca:	d164      	bne.n	8014996 <complete_ep+0x156>
				if (deptsiz.b.xfersize == 0
 80148cc:	693b      	ldr	r3, [r7, #16]
 80148ce:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80148d2:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	f040 81bc 	bne.w	8014c54 <complete_ep+0x414>
				    && deptsiz.b.pktcnt == 0) {
 80148dc:	8a7a      	ldrh	r2, [r7, #18]
 80148de:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 80148e2:	4013      	ands	r3, r2
 80148e4:	b29b      	uxth	r3, r3
 80148e6:	2b00      	cmp	r3, #0
 80148e8:	f040 81b4 	bne.w	8014c54 <complete_ep+0x414>
					byte_count =
					    ep->dwc_ep.xfer_len -
 80148ec:	687b      	ldr	r3, [r7, #4]
 80148ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80148f4:	461a      	mov	r2, r3
					    ep->dwc_ep.xfer_count;
 80148f6:	687b      	ldr	r3, [r7, #4]
 80148f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80148fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				if (deptsiz.b.xfersize == 0
				    && deptsiz.b.pktcnt == 0) {
					byte_count =
					    ep->dwc_ep.xfer_len -
 80148fe:	1ad3      	subs	r3, r2, r3

		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				if (deptsiz.b.xfersize == 0
				    && deptsiz.b.pktcnt == 0) {
					byte_count =
 8014900:	633b      	str	r3, [r7, #48]	; 0x30
					    ep->dwc_ep.xfer_len -
					    ep->dwc_ep.xfer_count;

					ep->dwc_ep.xfer_buff += byte_count;
 8014902:	687b      	ldr	r3, [r7, #4]
 8014904:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014908:	18d2      	adds	r2, r2, r3
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	629a      	str	r2, [r3, #40]	; 0x28
					ep->dwc_ep.dma_addr += byte_count;
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	699a      	ldr	r2, [r3, #24]
 8014912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014914:	18d2      	adds	r2, r2, r3
 8014916:	687b      	ldr	r3, [r7, #4]
 8014918:	619a      	str	r2, [r3, #24]
					ep->dwc_ep.xfer_count += byte_count;
 801491a:	687b      	ldr	r3, [r7, #4]
 801491c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801491e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014922:	461a      	mov	r2, r3
 8014924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014926:	18d3      	adds	r3, r2, r3
 8014928:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 801492c:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8014930:	6879      	ldr	r1, [r7, #4]
 8014932:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8014934:	f362 0312 	bfi	r3, r2, #0, #19
 8014938:	630b      	str	r3, [r1, #48]	; 0x30
						     is_in ? "IN" : "OUT"),
						    ep->dwc_ep.xfer_len,
						    deptsiz.b.xfersize,
						    deptsiz.b.pktcnt);

					if (ep->dwc_ep.xfer_len <
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801493e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014942:	461a      	mov	r2, r3
					    ep->dwc_ep.total_len) {
 8014944:	687b      	ldr	r3, [r7, #4]
 8014946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014948:	f3c3 0312 	ubfx	r3, r3, #0, #19
						     is_in ? "IN" : "OUT"),
						    ep->dwc_ep.xfer_len,
						    deptsiz.b.xfersize,
						    deptsiz.b.pktcnt);

					if (ep->dwc_ep.xfer_len <
 801494c:	429a      	cmp	r2, r3
 801494e:	da07      	bge.n	8014960 <complete_ep+0x120>
					    ep->dwc_ep.total_len) {
						dwc_otg_ep_start_transfer
						    (core_if, &ep->dwc_ep);
 8014950:	687b      	ldr	r3, [r7, #4]
 8014952:	f103 0310 	add.w	r3, r3, #16
 8014956:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014958:	4619      	mov	r1, r3
 801495a:	f7f7 f9c5 	bl	800bce8 <dwc_otg_ep_start_transfer>
 801495e:	e179      	b.n	8014c54 <complete_ep+0x414>
					} else if (ep->dwc_ep.sent_zlp) {
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8014966:	f003 0308 	and.w	r3, r3, #8
 801496a:	b2db      	uxtb	r3, r3
 801496c:	2b00      	cmp	r3, #0
 801496e:	d00e      	beq.n	801498e <complete_ep+0x14e>
						 * and the second with 0 size. For Desriptor
						 * DMA mode SW is able to initiate a transfer,
						 * which will handle all the packets including
						 * the last  0 legth.
						 */
						ep->dwc_ep.sent_zlp = 0;
 8014970:	687a      	ldr	r2, [r7, #4]
 8014972:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8014976:	f36f 03c3 	bfc	r3, #3, #1
 801497a:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
						dwc_otg_ep_start_zl_transfer
						    (core_if, &ep->dwc_ep);
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	f103 0310 	add.w	r3, r3, #16
 8014984:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014986:	4619      	mov	r1, r3
 8014988:	f7f7 fbcc 	bl	800c124 <dwc_otg_ep_start_zl_transfer>
 801498c:	e162      	b.n	8014c54 <complete_ep+0x414>
					} else {
						is_last = 1;
 801498e:	f04f 0301 	mov.w	r3, #1
 8014992:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014994:	e15e      	b.n	8014c54 <complete_ep+0x414>
					     (ep->dwc_ep.is_in ? "IN" : "OUT"),
					     deptsiz.b.xfersize,
					     deptsiz.b.pktcnt);
				}
			} else {
				dma_desc = ep->dwc_ep.desc_addr;
 8014996:	687b      	ldr	r3, [r7, #4]
 8014998:	6a1b      	ldr	r3, [r3, #32]
 801499a:	637b      	str	r3, [r7, #52]	; 0x34
				byte_count = 0;
 801499c:	f04f 0300 	mov.w	r3, #0
 80149a0:	633b      	str	r3, [r7, #48]	; 0x30
				ep->dwc_ep.sent_zlp = 0;
 80149a2:	687a      	ldr	r2, [r7, #4]
 80149a4:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 80149a8:	f36f 03c3 	bfc	r3, #3, #1
 80149ac:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
						return;

					byte_count = residue;
				} else {
#endif
					for (i = 0; i < ep->dwc_ep.desc_cnt;
 80149b0:	f04f 0300 	mov.w	r3, #0
 80149b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80149b6:	e00e      	b.n	80149d6 <complete_ep+0x196>
					     ++i) {
					desc_sts = dma_desc->status;
 80149b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80149ba:	681b      	ldr	r3, [r3, #0]
 80149bc:	60fb      	str	r3, [r7, #12]
					byte_count += desc_sts.b.bytes;
 80149be:	89bb      	ldrh	r3, [r7, #12]
 80149c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80149c2:	18d3      	adds	r3, r2, r3
 80149c4:	633b      	str	r3, [r7, #48]	; 0x30
					dma_desc++;
 80149c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80149c8:	f103 0308 	add.w	r3, r3, #8
 80149cc:	637b      	str	r3, [r7, #52]	; 0x34

					byte_count = residue;
				} else {
#endif
					for (i = 0; i < ep->dwc_ep.desc_cnt;
					     ++i) {
 80149ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80149d0:	f103 0301 	add.w	r3, r3, #1
 80149d4:	62bb      	str	r3, [r7, #40]	; 0x28
						return;

					byte_count = residue;
				} else {
#endif
					for (i = 0; i < ep->dwc_ep.desc_cnt;
 80149d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80149dc:	429a      	cmp	r2, r3
 80149de:	d3eb      	bcc.n	80149b8 <complete_ep+0x178>
					dma_desc++;
				}
#ifdef DWC_UTE_CFI
				}
#endif
				if (byte_count == 0) {
 80149e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80149e2:	2b00      	cmp	r3, #0
 80149e4:	f040 8136 	bne.w	8014c54 <complete_ep+0x414>
					ep->dwc_ep.xfer_count =
					    ep->dwc_ep.total_len;
 80149e8:	687b      	ldr	r3, [r7, #4]
 80149ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80149ec:	f3c3 0112 	ubfx	r1, r3, #0, #19
				}
#ifdef DWC_UTE_CFI
				}
#endif
				if (byte_count == 0) {
					ep->dwc_ep.xfer_count =
 80149f0:	687a      	ldr	r2, [r7, #4]
 80149f2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80149f4:	f361 0312 	bfi	r3, r1, #0, #19
 80149f8:	6313      	str	r3, [r2, #48]	; 0x30
					    ep->dwc_ep.total_len;
					is_last = 1;
 80149fa:	f04f 0301 	mov.w	r3, #1
 80149fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014a00:	e128      	b.n	8014c54 <complete_ep+0x414>
				} else {
					DWC_WARN("Incomplete transfer\n");
				}
			}
		} else {
			if (deptsiz.b.xfersize == 0 && deptsiz.b.pktcnt == 0) {
 8014a02:	693b      	ldr	r3, [r7, #16]
 8014a04:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8014a08:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8014a0c:	2b00      	cmp	r3, #0
 8014a0e:	f040 8121 	bne.w	8014c54 <complete_ep+0x414>
 8014a12:	8a7a      	ldrh	r2, [r7, #18]
 8014a14:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8014a18:	4013      	ands	r3, r2
 8014a1a:	b29b      	uxth	r3, r3
 8014a1c:	2b00      	cmp	r3, #0
 8014a1e:	f040 8119 	bne.w	8014c54 <complete_ep+0x414>
					    deptsiz.b.pktcnt);

				/*      Check if the whole transfer was completed, 
				 *      if no, setup transfer for next portion of data
				 */
				if (ep->dwc_ep.xfer_len < ep->dwc_ep.total_len) {
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014a26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014a2a:	461a      	mov	r2, r3
 8014a2c:	687b      	ldr	r3, [r7, #4]
 8014a2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014a30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014a34:	429a      	cmp	r2, r3
 8014a36:	da07      	bge.n	8014a48 <complete_ep+0x208>
					dwc_otg_ep_start_transfer(core_if,
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	f103 0310 	add.w	r3, r3, #16
 8014a3e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014a40:	4619      	mov	r1, r3
 8014a42:	f7f7 f951 	bl	800bce8 <dwc_otg_ep_start_transfer>
 8014a46:	e105      	b.n	8014c54 <complete_ep+0x414>
								  &ep->dwc_ep);
				} else if (ep->dwc_ep.sent_zlp) {
 8014a48:	687b      	ldr	r3, [r7, #4]
 8014a4a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8014a4e:	f003 0308 	and.w	r3, r3, #8
 8014a52:	b2db      	uxtb	r3, r3
 8014a54:	2b00      	cmp	r3, #0
 8014a56:	d00e      	beq.n	8014a76 <complete_ep+0x236>
					 * and the second with 0 size. For Desriptor
					 * DMA mode SW is able to initiate a transfer,
					 * which will handle all the packets including
					 * the last  0 legth.
					 */
					ep->dwc_ep.sent_zlp = 0;
 8014a58:	687a      	ldr	r2, [r7, #4]
 8014a5a:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8014a5e:	f36f 03c3 	bfc	r3, #3, #1
 8014a62:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
					dwc_otg_ep_start_zl_transfer(core_if,
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	f103 0310 	add.w	r3, r3, #16
 8014a6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014a6e:	4619      	mov	r1, r3
 8014a70:	f7f7 fb58 	bl	800c124 <dwc_otg_ep_start_zl_transfer>
 8014a74:	e0ee      	b.n	8014c54 <complete_ep+0x414>
								     &ep->dwc_ep);
				} else {
					is_last = 1;
 8014a76:	f04f 0301 	mov.w	r3, #1
 8014a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014a7c:	e0ea      	b.n	8014c54 <complete_ep+0x414>
				     deptsiz.b.xfersize, deptsiz.b.pktcnt);
			}
		}
	} else {
		dwc_otg_dev_out_ep_regs_t *out_ep_regs =
		    dev_if->out_ep_regs[ep->dwc_ep.num];
 8014a7e:	687b      	ldr	r3, [r7, #4]
 8014a80:	7c1b      	ldrb	r3, [r3, #16]
 8014a82:	6a3a      	ldr	r2, [r7, #32]
				     (ep->dwc_ep.is_in ? "IN" : "OUT"),
				     deptsiz.b.xfersize, deptsiz.b.pktcnt);
			}
		}
	} else {
		dwc_otg_dev_out_ep_regs_t *out_ep_regs =
 8014a84:	f103 0308 	add.w	r3, r3, #8
 8014a88:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014a8c:	18d3      	adds	r3, r2, r3
 8014a8e:	685b      	ldr	r3, [r3, #4]
 8014a90:	617b      	str	r3, [r7, #20]
		    dev_if->out_ep_regs[ep->dwc_ep.num];
		desc_sts.d32 = 0;
 8014a92:	f04f 0300 	mov.w	r3, #0
 8014a96:	60fb      	str	r3, [r7, #12]
		if (core_if->dma_enable) {
 8014a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a9a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8014a9e:	2b00      	cmp	r3, #0
 8014aa0:	f000 80ab 	beq.w	8014bfa <complete_ep+0x3ba>
			if (core_if->dma_desc_enable) {
 8014aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014aa6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8014aaa:	2b00      	cmp	r3, #0
 8014aac:	d041      	beq.n	8014b32 <complete_ep+0x2f2>
				dma_desc = ep->dwc_ep.desc_addr;
 8014aae:	687b      	ldr	r3, [r7, #4]
 8014ab0:	6a1b      	ldr	r3, [r3, #32]
 8014ab2:	637b      	str	r3, [r7, #52]	; 0x34
				byte_count = 0;
 8014ab4:	f04f 0300 	mov.w	r3, #0
 8014ab8:	633b      	str	r3, [r7, #48]	; 0x30
				ep->dwc_ep.sent_zlp = 0;
 8014aba:	687a      	ldr	r2, [r7, #4]
 8014abc:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8014ac0:	f36f 03c3 	bfc	r3, #3, #1
 8014ac4:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
						return;
					byte_count = residue;
				} else {
#endif

					for (i = 0; i < ep->dwc_ep.desc_cnt;
 8014ac8:	f04f 0300 	mov.w	r3, #0
 8014acc:	62bb      	str	r3, [r7, #40]	; 0x28
 8014ace:	e00e      	b.n	8014aee <complete_ep+0x2ae>
					     ++i) {
						desc_sts = dma_desc->status;
 8014ad0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014ad2:	681b      	ldr	r3, [r3, #0]
 8014ad4:	60fb      	str	r3, [r7, #12]
						byte_count += desc_sts.b.bytes;
 8014ad6:	89bb      	ldrh	r3, [r7, #12]
 8014ad8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014ada:	18d3      	adds	r3, r2, r3
 8014adc:	633b      	str	r3, [r7, #48]	; 0x30
						dma_desc++;
 8014ade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014ae0:	f103 0308 	add.w	r3, r3, #8
 8014ae4:	637b      	str	r3, [r7, #52]	; 0x34
					byte_count = residue;
				} else {
#endif

					for (i = 0; i < ep->dwc_ep.desc_cnt;
					     ++i) {
 8014ae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014ae8:	f103 0301 	add.w	r3, r3, #1
 8014aec:	62bb      	str	r3, [r7, #40]	; 0x28
						return;
					byte_count = residue;
				} else {
#endif

					for (i = 0; i < ep->dwc_ep.desc_cnt;
 8014aee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014af4:	429a      	cmp	r2, r3
 8014af6:	d3eb      	bcc.n	8014ad0 <complete_ep+0x290>
					}

#ifdef DWC_UTE_CFI
				}
#endif
				ep->dwc_ep.xfer_count = ep->dwc_ep.total_len
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014afc:	f3c3 0312 	ubfx	r3, r3, #0, #19
				    - byte_count +
 8014b00:	461a      	mov	r2, r3
 8014b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b04:	1ad2      	subs	r2, r2, r3
				    ((4 - (ep->dwc_ep.total_len & 0x3)) & 0x3);
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014b0a:	f3c3 0312 	ubfx	r3, r3, #0, #19

#ifdef DWC_UTE_CFI
				}
#endif
				ep->dwc_ep.xfer_count = ep->dwc_ep.total_len
				    - byte_count +
 8014b0e:	f1c3 0300 	rsb	r3, r3, #0
 8014b12:	f003 0303 	and.w	r3, r3, #3
 8014b16:	18d3      	adds	r3, r2, r3
					}

#ifdef DWC_UTE_CFI
				}
#endif
				ep->dwc_ep.xfer_count = ep->dwc_ep.total_len
 8014b18:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8014b1c:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8014b20:	6879      	ldr	r1, [r7, #4]
 8014b22:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8014b24:	f362 0312 	bfi	r3, r2, #0, #19
 8014b28:	630b      	str	r3, [r1, #48]	; 0x30
				    - byte_count +
				    ((4 - (ep->dwc_ep.total_len & 0x3)) & 0x3);
				is_last = 1;
 8014b2a:	f04f 0301 	mov.w	r3, #1
 8014b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014b30:	e090      	b.n	8014c54 <complete_ep+0x414>
			} else {
				deptsiz.d32 = 0;
 8014b32:	f04f 0300 	mov.w	r3, #0
 8014b36:	613b      	str	r3, [r7, #16]
				deptsiz.d32 =
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);
 8014b38:	697b      	ldr	r3, [r7, #20]
 8014b3a:	f103 0310 	add.w	r3, r3, #16
 8014b3e:	4618      	mov	r0, r3
 8014b40:	f7f1 feac 	bl	800689c <DWC_READ_REG32>
 8014b44:	4603      	mov	r3, r0
				    - byte_count +
				    ((4 - (ep->dwc_ep.total_len & 0x3)) & 0x3);
				is_last = 1;
			} else {
				deptsiz.d32 = 0;
				deptsiz.d32 =
 8014b46:	613b      	str	r3, [r7, #16]
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);

				byte_count = (ep->dwc_ep.xfer_len -
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014b50:	461a      	mov	r2, r3
					      ep->dwc_ep.xfer_count -
 8014b52:	687b      	ldr	r3, [r7, #4]
 8014b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014b56:	f3c3 0312 	ubfx	r3, r3, #0, #19
			} else {
				deptsiz.d32 = 0;
				deptsiz.d32 =
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);

				byte_count = (ep->dwc_ep.xfer_len -
 8014b5a:	1ad2      	subs	r2, r2, r3
					      ep->dwc_ep.xfer_count -
					      deptsiz.b.xfersize);
 8014b5c:	693b      	ldr	r3, [r7, #16]
 8014b5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
				deptsiz.d32 = 0;
				deptsiz.d32 =
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);

				byte_count = (ep->dwc_ep.xfer_len -
					      ep->dwc_ep.xfer_count -
 8014b62:	1ad3      	subs	r3, r2, r3
			} else {
				deptsiz.d32 = 0;
				deptsiz.d32 =
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);

				byte_count = (ep->dwc_ep.xfer_len -
 8014b64:	633b      	str	r3, [r7, #48]	; 0x30
					      ep->dwc_ep.xfer_count -
					      deptsiz.b.xfersize);
				ep->dwc_ep.xfer_buff += byte_count;
 8014b66:	687b      	ldr	r3, [r7, #4]
 8014b68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b6c:	18d2      	adds	r2, r2, r3
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	629a      	str	r2, [r3, #40]	; 0x28
				ep->dwc_ep.dma_addr += byte_count;
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	699a      	ldr	r2, [r3, #24]
 8014b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b78:	18d2      	adds	r2, r2, r3
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	619a      	str	r2, [r3, #24]
				ep->dwc_ep.xfer_count += byte_count;
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014b82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014b86:	461a      	mov	r2, r3
 8014b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b8a:	18d3      	adds	r3, r2, r3
 8014b8c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8014b90:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8014b94:	6879      	ldr	r1, [r7, #4]
 8014b96:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8014b98:	f362 0312 	bfi	r3, r2, #0, #19
 8014b9c:	630b      	str	r3, [r1, #48]	; 0x30

				/*      Check if the whole transfer was completed, 
				 *      if no, setup transfer for next portion of data
				 */
				if (ep->dwc_ep.xfer_len < ep->dwc_ep.total_len) {
 8014b9e:	687b      	ldr	r3, [r7, #4]
 8014ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014ba2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014ba6:	461a      	mov	r2, r3
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014bac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014bb0:	429a      	cmp	r2, r3
 8014bb2:	da07      	bge.n	8014bc4 <complete_ep+0x384>
					dwc_otg_ep_start_transfer(core_if,
 8014bb4:	687b      	ldr	r3, [r7, #4]
 8014bb6:	f103 0310 	add.w	r3, r3, #16
 8014bba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014bbc:	4619      	mov	r1, r3
 8014bbe:	f7f7 f893 	bl	800bce8 <dwc_otg_ep_start_transfer>
 8014bc2:	e047      	b.n	8014c54 <complete_ep+0x414>
								  &ep->dwc_ep);
				} else if (ep->dwc_ep.sent_zlp) {
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8014bca:	f003 0308 	and.w	r3, r3, #8
 8014bce:	b2db      	uxtb	r3, r3
 8014bd0:	2b00      	cmp	r3, #0
 8014bd2:	d00e      	beq.n	8014bf2 <complete_ep+0x3b2>
					 * and the second with 0 size. For Desriptor
					 * DMA mode SW is able to initiate a transfer,
					 * which will handle all the packets including
					 * the last  0 legth.
					 */
					ep->dwc_ep.sent_zlp = 0;
 8014bd4:	687a      	ldr	r2, [r7, #4]
 8014bd6:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8014bda:	f36f 03c3 	bfc	r3, #3, #1
 8014bde:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
					dwc_otg_ep_start_zl_transfer(core_if,
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	f103 0310 	add.w	r3, r3, #16
 8014be8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014bea:	4619      	mov	r1, r3
 8014bec:	f7f7 fa9a 	bl	800c124 <dwc_otg_ep_start_zl_transfer>
 8014bf0:	e030      	b.n	8014c54 <complete_ep+0x414>
								     &ep->dwc_ep);
				} else {
					is_last = 1;
 8014bf2:	f04f 0301 	mov.w	r3, #1
 8014bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014bf8:	e02c      	b.n	8014c54 <complete_ep+0x414>
			}
		} else {
			/*      Check if the whole transfer was completed, 
			 *      if no, setup transfer for next portion of data
			 */
			if (ep->dwc_ep.xfer_len < ep->dwc_ep.total_len) {
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014bfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014c02:	461a      	mov	r2, r3
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014c08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014c0c:	429a      	cmp	r2, r3
 8014c0e:	da07      	bge.n	8014c20 <complete_ep+0x3e0>
				dwc_otg_ep_start_transfer(core_if, &ep->dwc_ep);
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	f103 0310 	add.w	r3, r3, #16
 8014c16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014c18:	4619      	mov	r1, r3
 8014c1a:	f7f7 f865 	bl	800bce8 <dwc_otg_ep_start_transfer>
 8014c1e:	e019      	b.n	8014c54 <complete_ep+0x414>
			} else if (ep->dwc_ep.sent_zlp) {
 8014c20:	687b      	ldr	r3, [r7, #4]
 8014c22:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8014c26:	f003 0308 	and.w	r3, r3, #8
 8014c2a:	b2db      	uxtb	r3, r3
 8014c2c:	2b00      	cmp	r3, #0
 8014c2e:	d00e      	beq.n	8014c4e <complete_ep+0x40e>
				 * and the second with 0 size. For Desriptor
				 * DMA mode SW is able to initiate a transfer,
				 * which will handle all the packets including
				 * the last  0 legth.
				 */
				ep->dwc_ep.sent_zlp = 0;
 8014c30:	687a      	ldr	r2, [r7, #4]
 8014c32:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8014c36:	f36f 03c3 	bfc	r3, #3, #1
 8014c3a:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
				dwc_otg_ep_start_zl_transfer(core_if,
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	f103 0310 	add.w	r3, r3, #16
 8014c44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014c46:	4619      	mov	r1, r3
 8014c48:	f7f7 fa6c 	bl	800c124 <dwc_otg_ep_start_zl_transfer>
 8014c4c:	e002      	b.n	8014c54 <complete_ep+0x414>
							     &ep->dwc_ep);
			} else {
				is_last = 1;
 8014c4e:	f04f 0301 	mov.w	r3, #1
 8014c52:	62fb      	str	r3, [r7, #44]	; 0x2c
			    ep->dwc_ep.xfer_len, ep->dwc_ep.xfer_count,
			    deptsiz.b.xfersize, deptsiz.b.pktcnt);
	}

	/* Complete the request */
	if (is_last) {
 8014c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c56:	2b00      	cmp	r3, #0
 8014c58:	d01c      	beq.n	8014c94 <complete_ep+0x454>
#ifdef DWC_UTE_CFI
		if (ep->dwc_ep.buff_mode != BM_STANDARD) {
			req->actual = ep->dwc_ep.cfi_req_len - byte_count;
		} else {
#endif
			req->actual = ep->dwc_ep.xfer_count;
 8014c5a:	687b      	ldr	r3, [r7, #4]
 8014c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014c5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014c62:	461a      	mov	r2, r3
 8014c64:	69bb      	ldr	r3, [r7, #24]
 8014c66:	611a      	str	r2, [r3, #16]
#ifdef DWC_UTE_CFI
		}
#endif

		dwc_otg_request_done(ep, req, 0);
 8014c68:	6878      	ldr	r0, [r7, #4]
 8014c6a:	69b9      	ldr	r1, [r7, #24]
 8014c6c:	f04f 0200 	mov.w	r2, #0
 8014c70:	f7fb ffaa 	bl	8010bc8 <dwc_otg_request_done>

		ep->dwc_ep.start_xfer_buff = 0;
 8014c74:	687b      	ldr	r3, [r7, #4]
 8014c76:	f04f 0200 	mov.w	r2, #0
 8014c7a:	625a      	str	r2, [r3, #36]	; 0x24
		ep->dwc_ep.xfer_buff = 0;
 8014c7c:	687b      	ldr	r3, [r7, #4]
 8014c7e:	f04f 0200 	mov.w	r2, #0
 8014c82:	629a      	str	r2, [r3, #40]	; 0x28
		ep->dwc_ep.xfer_len = 0;
 8014c84:	687a      	ldr	r2, [r7, #4]
 8014c86:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8014c88:	f36f 0312 	bfc	r3, #0, #19
 8014c8c:	62d3      	str	r3, [r2, #44]	; 0x2c

		/* If there is a request in the queue start it. */
		start_next_request(ep);
 8014c8e:	6878      	ldr	r0, [r7, #4]
 8014c90:	f7fe f840 	bl	8012d14 <start_next_request>
	}
}
 8014c94:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8014c98:	46bd      	mov	sp, r7
 8014c9a:	bd80      	pop	{r7, pc}

08014c9c <dwc_otg_pcd_handle_noniso_bna>:
/**
 * This function handle BNA interrupt for Non Isochronous EPs
 *
 */
static void dwc_otg_pcd_handle_noniso_bna(dwc_otg_pcd_ep_t * ep)
{
 8014c9c:	b580      	push	{r7, lr}
 8014c9e:	b08a      	sub	sp, #40	; 0x28
 8014ca0:	af00      	add	r7, sp, #0
 8014ca2:	6078      	str	r0, [r7, #4]
	dwc_ep_t *dwc_ep = &ep->dwc_ep;
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	f103 0310 	add.w	r3, r3, #16
 8014caa:	61bb      	str	r3, [r7, #24]
	volatile uint32_t *addr;
	depctl_data_t depctl = {.d32 = 0 };
 8014cac:	f04f 0300 	mov.w	r3, #0
 8014cb0:	613b      	str	r3, [r7, #16]
	dwc_otg_pcd_t *pcd = ep->pcd;
 8014cb2:	687b      	ldr	r3, [r7, #4]
 8014cb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014cb6:	617b      	str	r3, [r7, #20]
	dwc_otg_dev_dma_desc_t *dma_desc;
	dev_dma_desc_sts_t sts = {.d32 = 0 };
 8014cb8:	f04f 0300 	mov.w	r3, #0
 8014cbc:	60fb      	str	r3, [r7, #12]
	int i;

	if (!dwc_ep->desc_cnt)
		DWC_WARN("Descriptor count = %d\n", dwc_ep->desc_cnt);

	dma_desc = dwc_ep->desc_addr;
 8014cbe:	69bb      	ldr	r3, [r7, #24]
 8014cc0:	691b      	ldr	r3, [r3, #16]
 8014cc2:	623b      	str	r3, [r7, #32]

	for (i = 0; i < dwc_ep->desc_cnt; ++i, ++dma_desc) {
 8014cc4:	f04f 0300 	mov.w	r3, #0
 8014cc8:	61fb      	str	r3, [r7, #28]
 8014cca:	e011      	b.n	8014cf0 <dwc_otg_pcd_handle_noniso_bna+0x54>
		sts.d32 = dma_desc->status.d32;
 8014ccc:	6a3b      	ldr	r3, [r7, #32]
 8014cce:	681b      	ldr	r3, [r3, #0]
 8014cd0:	60fb      	str	r3, [r7, #12]
		sts.b.bs = BS_HOST_READY;
 8014cd2:	68fb      	ldr	r3, [r7, #12]
 8014cd4:	f36f 739f 	bfc	r3, #30, #2
 8014cd8:	60fb      	str	r3, [r7, #12]
		dma_desc->status.d32 = sts.d32;
 8014cda:	68fa      	ldr	r2, [r7, #12]
 8014cdc:	6a3b      	ldr	r3, [r7, #32]
 8014cde:	601a      	str	r2, [r3, #0]
	if (!dwc_ep->desc_cnt)
		DWC_WARN("Descriptor count = %d\n", dwc_ep->desc_cnt);

	dma_desc = dwc_ep->desc_addr;

	for (i = 0; i < dwc_ep->desc_cnt; ++i, ++dma_desc) {
 8014ce0:	69fb      	ldr	r3, [r7, #28]
 8014ce2:	f103 0301 	add.w	r3, r3, #1
 8014ce6:	61fb      	str	r3, [r7, #28]
 8014ce8:	6a3b      	ldr	r3, [r7, #32]
 8014cea:	f103 0308 	add.w	r3, r3, #8
 8014cee:	623b      	str	r3, [r7, #32]
 8014cf0:	69fa      	ldr	r2, [r7, #28]
 8014cf2:	69bb      	ldr	r3, [r7, #24]
 8014cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014cf6:	429a      	cmp	r2, r3
 8014cf8:	d3e8      	bcc.n	8014ccc <dwc_otg_pcd_handle_noniso_bna+0x30>
		sts.d32 = dma_desc->status.d32;
		sts.b.bs = BS_HOST_READY;
		dma_desc->status.d32 = sts.d32;
	}

	if (dwc_ep->is_in == 0) {
 8014cfa:	69bb      	ldr	r3, [r7, #24]
 8014cfc:	785b      	ldrb	r3, [r3, #1]
 8014cfe:	f003 0301 	and.w	r3, r3, #1
 8014d02:	b2db      	uxtb	r3, r3
 8014d04:	2b00      	cmp	r3, #0
 8014d06:	d10c      	bne.n	8014d22 <dwc_otg_pcd_handle_noniso_bna+0x86>
		addr =
		    &GET_CORE_IF(pcd)->dev_if->out_ep_regs[dwc_ep->
 8014d08:	697b      	ldr	r3, [r7, #20]
 8014d0a:	689b      	ldr	r3, [r3, #8]
 8014d0c:	689a      	ldr	r2, [r3, #8]
 8014d0e:	69bb      	ldr	r3, [r7, #24]
 8014d10:	781b      	ldrb	r3, [r3, #0]
 8014d12:	f103 0308 	add.w	r3, r3, #8
 8014d16:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014d1a:	18d3      	adds	r3, r2, r3
 8014d1c:	685b      	ldr	r3, [r3, #4]
		sts.b.bs = BS_HOST_READY;
		dma_desc->status.d32 = sts.d32;
	}

	if (dwc_ep->is_in == 0) {
		addr =
 8014d1e:	627b      	str	r3, [r7, #36]	; 0x24
 8014d20:	e009      	b.n	8014d36 <dwc_otg_pcd_handle_noniso_bna+0x9a>
		    &GET_CORE_IF(pcd)->dev_if->out_ep_regs[dwc_ep->
							   num]->doepctl;
	} else {
		addr =
		    &GET_CORE_IF(pcd)->dev_if->in_ep_regs[dwc_ep->num]->diepctl;
 8014d22:	697b      	ldr	r3, [r7, #20]
 8014d24:	689b      	ldr	r3, [r3, #8]
 8014d26:	689a      	ldr	r2, [r3, #8]
 8014d28:	69bb      	ldr	r3, [r7, #24]
 8014d2a:	781b      	ldrb	r3, [r3, #0]
 8014d2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014d30:	18d3      	adds	r3, r2, r3
 8014d32:	685b      	ldr	r3, [r3, #4]
	if (dwc_ep->is_in == 0) {
		addr =
		    &GET_CORE_IF(pcd)->dev_if->out_ep_regs[dwc_ep->
							   num]->doepctl;
	} else {
		addr =
 8014d34:	627b      	str	r3, [r7, #36]	; 0x24
		    &GET_CORE_IF(pcd)->dev_if->in_ep_regs[dwc_ep->num]->diepctl;
	}
	depctl.b.epena = 1;
 8014d36:	693b      	ldr	r3, [r7, #16]
 8014d38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8014d3c:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(addr, 0, depctl.d32);
 8014d3e:	693b      	ldr	r3, [r7, #16]
 8014d40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014d42:	f04f 0100 	mov.w	r1, #0
 8014d46:	461a      	mov	r2, r3
 8014d48:	f7f1 fdc2 	bl	80068d0 <DWC_MODIFY_REG32>
}
 8014d4c:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8014d50:	46bd      	mov	sp, r7
 8014d52:	bd80      	pop	{r7, pc}

08014d54 <handle_ep0>:
 *
 * The state of the control tranfers are tracked in
 * <code>ep0state</code>.
 */
static void handle_ep0(dwc_otg_pcd_t * pcd)
{
 8014d54:	b580      	push	{r7, lr}
 8014d56:	b088      	sub	sp, #32
 8014d58:	af00      	add	r7, sp, #0
 8014d5a:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	689b      	ldr	r3, [r3, #8]
 8014d60:	61bb      	str	r3, [r7, #24]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8014d68:	617b      	str	r3, [r7, #20]
	deptsiz0_data_t deptsiz;
	uint32_t byte_count;

#ifdef DEBUG_EP0
	DWC_DEBUGPL(DBG_PCDV, "%s()\n", __func__);
	print_ep0_state(pcd);
 8014d6a:	6878      	ldr	r0, [r7, #4]
 8014d6c:	f7fd ff06 	bl	8012b7c <print_ep0_state>
#endif

//      DWC_PRINTF("HANDLE EP0\n");

	switch (pcd->ep0state) {
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	7b1b      	ldrb	r3, [r3, #12]
 8014d74:	2b06      	cmp	r3, #6
 8014d76:	f200 812f 	bhi.w	8014fd8 <handle_ep0+0x284>
 8014d7a:	a201      	add	r2, pc, #4	; (adr r2, 8014d80 <handle_ep0+0x2c>)
 8014d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014d80:	08014fd9 	.word	0x08014fd9
 8014d84:	08014d9d 	.word	0x08014d9d
 8014d88:	08014daf 	.word	0x08014daf
 8014d8c:	08014ea7 	.word	0x08014ea7
 8014d90:	08014fa3 	.word	0x08014fa3
 8014d94:	08014fa3 	.word	0x08014fa3
 8014d98:	08014fd9 	.word	0x08014fd9
	case EP0_DISCONNECT:
		break;

	case EP0_IDLE:
		pcd->request_config = 0;
 8014d9c:	687a      	ldr	r2, [r7, #4]
 8014d9e:	7b53      	ldrb	r3, [r2, #13]
 8014da0:	f36f 0341 	bfc	r3, #1, #1
 8014da4:	7353      	strb	r3, [r2, #13]

		pcd_setup(pcd);
 8014da6:	6878      	ldr	r0, [r7, #4]
 8014da8:	f7ff fba2 	bl	80144f0 <pcd_setup>
		break;
 8014dac:	e114      	b.n	8014fd8 <handle_ep0+0x284>
		DWC_DEBUGPL(DBG_PCD, "DATA_IN EP%d-%s: type=%d, mps=%d\n",
			    ep0->dwc_ep.num, (ep0->dwc_ep.is_in ? "IN" : "OUT"),
			    ep0->dwc_ep.type, ep0->dwc_ep.maxpacket);
#endif

		if (core_if->dma_enable != 0) {
 8014dae:	69bb      	ldr	r3, [r7, #24]
 8014db0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8014db4:	2b00      	cmp	r3, #0
 8014db6:	d044      	beq.n	8014e42 <handle_ep0+0xee>
			 * need to do the make calculations after each complete.
			 * Call write_packet to make the calculations, as in
			 * slave mode, and use those values to determine if we
			 * can complete.
			 */
			if (core_if->dma_desc_enable == 0) {
 8014db8:	69bb      	ldr	r3, [r7, #24]
 8014dba:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8014dbe:	2b00      	cmp	r3, #0
 8014dc0:	d115      	bne.n	8014dee <handle_ep0+0x9a>
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
 8014dc2:	69bb      	ldr	r3, [r7, #24]
 8014dc4:	689b      	ldr	r3, [r3, #8]
						   dev_if->in_ep_regs[0]->
 8014dc6:	685b      	ldr	r3, [r3, #4]
			 * slave mode, and use those values to determine if we
			 * can complete.
			 */
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
 8014dc8:	f103 0310 	add.w	r3, r3, #16
 8014dcc:	4618      	mov	r0, r3
 8014dce:	f7f1 fd65 	bl	800689c <DWC_READ_REG32>
 8014dd2:	4603      	mov	r3, r0
			 * Call write_packet to make the calculations, as in
			 * slave mode, and use those values to determine if we
			 * can complete.
			 */
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
 8014dd4:	60bb      	str	r3, [r7, #8]
				    DWC_READ_REG32(&core_if->
						   dev_if->in_ep_regs[0]->
						   dieptsiz);
				byte_count =
				    ep0->dwc_ep.xfer_len - deptsiz.b.xfersize;
 8014dd6:	697b      	ldr	r3, [r7, #20]
 8014dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014dda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014dde:	461a      	mov	r2, r3
 8014de0:	7a3b      	ldrb	r3, [r7, #8]
 8014de2:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8014de6:	b2db      	uxtb	r3, r3
 8014de8:	1ad3      	subs	r3, r2, r3
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
						   dev_if->in_ep_regs[0]->
						   dieptsiz);
				byte_count =
 8014dea:	61fb      	str	r3, [r7, #28]
 8014dec:	e00d      	b.n	8014e0a <handle_ep0+0xb6>
				    ep0->dwc_ep.xfer_len - deptsiz.b.xfersize;
			} else {
				desc_sts =
				    core_if->dev_if->in_desc_addr->status;
 8014dee:	69bb      	ldr	r3, [r7, #24]
 8014df0:	689b      	ldr	r3, [r3, #8]
 8014df2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
						   dev_if->in_ep_regs[0]->
						   dieptsiz);
				byte_count =
				    ep0->dwc_ep.xfer_len - deptsiz.b.xfersize;
			} else {
				desc_sts =
 8014df6:	681b      	ldr	r3, [r3, #0]
 8014df8:	613b      	str	r3, [r7, #16]
				    core_if->dev_if->in_desc_addr->status;
				byte_count =
				    ep0->dwc_ep.xfer_len - desc_sts.b.bytes;
 8014dfa:	697b      	ldr	r3, [r7, #20]
 8014dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014dfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014e02:	461a      	mov	r2, r3
 8014e04:	8a3b      	ldrh	r3, [r7, #16]
 8014e06:	1ad3      	subs	r3, r2, r3
				byte_count =
				    ep0->dwc_ep.xfer_len - deptsiz.b.xfersize;
			} else {
				desc_sts =
				    core_if->dev_if->in_desc_addr->status;
				byte_count =
 8014e08:	61fb      	str	r3, [r7, #28]
				    ep0->dwc_ep.xfer_len - desc_sts.b.bytes;
			}
			ep0->dwc_ep.xfer_count += byte_count;
 8014e0a:	697b      	ldr	r3, [r7, #20]
 8014e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014e0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014e12:	461a      	mov	r2, r3
 8014e14:	69fb      	ldr	r3, [r7, #28]
 8014e16:	18d3      	adds	r3, r2, r3
 8014e18:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8014e1c:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8014e20:	6979      	ldr	r1, [r7, #20]
 8014e22:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8014e24:	f362 0312 	bfi	r3, r2, #0, #19
 8014e28:	630b      	str	r3, [r1, #48]	; 0x30
			ep0->dwc_ep.xfer_buff += byte_count;
 8014e2a:	697b      	ldr	r3, [r7, #20]
 8014e2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014e2e:	69fb      	ldr	r3, [r7, #28]
 8014e30:	18d2      	adds	r2, r2, r3
 8014e32:	697b      	ldr	r3, [r7, #20]
 8014e34:	629a      	str	r2, [r3, #40]	; 0x28
			ep0->dwc_ep.dma_addr += byte_count;
 8014e36:	697b      	ldr	r3, [r7, #20]
 8014e38:	699a      	ldr	r2, [r3, #24]
 8014e3a:	69fb      	ldr	r3, [r7, #28]
 8014e3c:	18d2      	adds	r2, r2, r3
 8014e3e:	697b      	ldr	r3, [r7, #20]
 8014e40:	619a      	str	r2, [r3, #24]
		}
		if (ep0->dwc_ep.xfer_count < ep0->dwc_ep.total_len) {
 8014e42:	697b      	ldr	r3, [r7, #20]
 8014e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014e46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014e4a:	461a      	mov	r2, r3
 8014e4c:	697b      	ldr	r3, [r7, #20]
 8014e4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014e50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014e54:	429a      	cmp	r2, r3
 8014e56:	da09      	bge.n	8014e6c <handle_ep0+0x118>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	689a      	ldr	r2, [r3, #8]
 8014e5c:	697b      	ldr	r3, [r7, #20]
 8014e5e:	f103 0310 	add.w	r3, r3, #16
 8014e62:	4610      	mov	r0, r2
 8014e64:	4619      	mov	r1, r3
 8014e66:	f7f7 fc4b 	bl	800c700 <dwc_otg_ep0_continue_transfer>
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 8014e6a:	e0b5      	b.n	8014fd8 <handle_ep0+0x284>
		}
		if (ep0->dwc_ep.xfer_count < ep0->dwc_ep.total_len) {
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
						      &ep0->dwc_ep);
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else if (ep0->dwc_ep.sent_zlp) {
 8014e6c:	697b      	ldr	r3, [r7, #20]
 8014e6e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8014e72:	f003 0308 	and.w	r3, r3, #8
 8014e76:	b2db      	uxtb	r3, r3
 8014e78:	2b00      	cmp	r3, #0
 8014e7a:	d010      	beq.n	8014e9e <handle_ep0+0x14a>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	689a      	ldr	r2, [r3, #8]
 8014e80:	697b      	ldr	r3, [r7, #20]
 8014e82:	f103 0310 	add.w	r3, r3, #16
 8014e86:	4610      	mov	r0, r2
 8014e88:	4619      	mov	r1, r3
 8014e8a:	f7f7 fc39 	bl	800c700 <dwc_otg_ep0_continue_transfer>
						      &ep0->dwc_ep);
			ep0->dwc_ep.sent_zlp = 0;
 8014e8e:	697a      	ldr	r2, [r7, #20]
 8014e90:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8014e94:	f36f 03c3 	bfc	r3, #3, #1
 8014e98:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 8014e9c:	e09c      	b.n	8014fd8 <handle_ep0+0x284>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
						      &ep0->dwc_ep);
			ep0->dwc_ep.sent_zlp = 0;
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
 8014e9e:	6978      	ldr	r0, [r7, #20]
 8014ea0:	f7ff fbe8 	bl	8014674 <ep0_complete_request>
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 8014ea4:	e098      	b.n	8014fd8 <handle_ep0+0x284>
#ifdef DEBUG_EP0
		DWC_DEBUGPL(DBG_PCD, "DATA_OUT EP%d-%s: type=%d, mps=%d\n",
			    ep0->dwc_ep.num, (ep0->dwc_ep.is_in ? "IN" : "OUT"),
			    ep0->dwc_ep.type, ep0->dwc_ep.maxpacket);
#endif
		if (core_if->dma_enable != 0) {
 8014ea6:	69bb      	ldr	r3, [r7, #24]
 8014ea8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8014eac:	2b00      	cmp	r3, #0
 8014eae:	d046      	beq.n	8014f3e <handle_ep0+0x1ea>
			if (core_if->dma_desc_enable == 0) {
 8014eb0:	69bb      	ldr	r3, [r7, #24]
 8014eb2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8014eb6:	2b00      	cmp	r3, #0
 8014eb8:	d116      	bne.n	8014ee8 <handle_ep0+0x194>
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
 8014eba:	69bb      	ldr	r3, [r7, #24]
 8014ebc:	689b      	ldr	r3, [r3, #8]
						   dev_if->out_ep_regs[0]->
 8014ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
			    ep0->dwc_ep.type, ep0->dwc_ep.maxpacket);
#endif
		if (core_if->dma_enable != 0) {
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
 8014ec0:	f103 0310 	add.w	r3, r3, #16
 8014ec4:	4618      	mov	r0, r3
 8014ec6:	f7f1 fce9 	bl	800689c <DWC_READ_REG32>
 8014eca:	4603      	mov	r3, r0
			    ep0->dwc_ep.num, (ep0->dwc_ep.is_in ? "IN" : "OUT"),
			    ep0->dwc_ep.type, ep0->dwc_ep.maxpacket);
#endif
		if (core_if->dma_enable != 0) {
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
 8014ecc:	60bb      	str	r3, [r7, #8]
				    DWC_READ_REG32(&core_if->
						   dev_if->out_ep_regs[0]->
						   doeptsiz);
				byte_count =
				    ep0->dwc_ep.maxpacket - deptsiz.b.xfersize;
 8014ece:	697b      	ldr	r3, [r7, #20]
 8014ed0:	8a5b      	ldrh	r3, [r3, #18]
 8014ed2:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8014ed6:	b29b      	uxth	r3, r3
 8014ed8:	461a      	mov	r2, r3
 8014eda:	7a3b      	ldrb	r3, [r7, #8]
 8014edc:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8014ee0:	b2db      	uxtb	r3, r3
 8014ee2:	1ad3      	subs	r3, r2, r3
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
						   dev_if->out_ep_regs[0]->
						   doeptsiz);
				byte_count =
 8014ee4:	61fb      	str	r3, [r7, #28]
 8014ee6:	e00e      	b.n	8014f06 <handle_ep0+0x1b2>
				    ep0->dwc_ep.maxpacket - deptsiz.b.xfersize;
			} else {
				desc_sts =
				    core_if->dev_if->out_desc_addr->status;
 8014ee8:	69bb      	ldr	r3, [r7, #24]
 8014eea:	689b      	ldr	r3, [r3, #8]
 8014eec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
						   dev_if->out_ep_regs[0]->
						   doeptsiz);
				byte_count =
				    ep0->dwc_ep.maxpacket - deptsiz.b.xfersize;
			} else {
				desc_sts =
 8014ef0:	681b      	ldr	r3, [r3, #0]
 8014ef2:	613b      	str	r3, [r7, #16]
				    core_if->dev_if->out_desc_addr->status;
				byte_count =
				    ep0->dwc_ep.maxpacket - desc_sts.b.bytes;
 8014ef4:	697b      	ldr	r3, [r7, #20]
 8014ef6:	8a5b      	ldrh	r3, [r3, #18]
 8014ef8:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8014efc:	b29b      	uxth	r3, r3
 8014efe:	461a      	mov	r2, r3
 8014f00:	8a3b      	ldrh	r3, [r7, #16]
 8014f02:	1ad3      	subs	r3, r2, r3
				byte_count =
				    ep0->dwc_ep.maxpacket - deptsiz.b.xfersize;
			} else {
				desc_sts =
				    core_if->dev_if->out_desc_addr->status;
				byte_count =
 8014f04:	61fb      	str	r3, [r7, #28]
				    ep0->dwc_ep.maxpacket - desc_sts.b.bytes;
			}
			ep0->dwc_ep.xfer_count += byte_count;
 8014f06:	697b      	ldr	r3, [r7, #20]
 8014f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014f0e:	461a      	mov	r2, r3
 8014f10:	69fb      	ldr	r3, [r7, #28]
 8014f12:	18d3      	adds	r3, r2, r3
 8014f14:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8014f18:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8014f1c:	6979      	ldr	r1, [r7, #20]
 8014f1e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8014f20:	f362 0312 	bfi	r3, r2, #0, #19
 8014f24:	630b      	str	r3, [r1, #48]	; 0x30
			ep0->dwc_ep.xfer_buff += byte_count;
 8014f26:	697b      	ldr	r3, [r7, #20]
 8014f28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014f2a:	69fb      	ldr	r3, [r7, #28]
 8014f2c:	18d2      	adds	r2, r2, r3
 8014f2e:	697b      	ldr	r3, [r7, #20]
 8014f30:	629a      	str	r2, [r3, #40]	; 0x28
			ep0->dwc_ep.dma_addr += byte_count;
 8014f32:	697b      	ldr	r3, [r7, #20]
 8014f34:	699a      	ldr	r2, [r3, #24]
 8014f36:	69fb      	ldr	r3, [r7, #28]
 8014f38:	18d2      	adds	r2, r2, r3
 8014f3a:	697b      	ldr	r3, [r7, #20]
 8014f3c:	619a      	str	r2, [r3, #24]
		}
		if (ep0->dwc_ep.xfer_count < ep0->dwc_ep.total_len) {
 8014f3e:	697b      	ldr	r3, [r7, #20]
 8014f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014f46:	461a      	mov	r2, r3
 8014f48:	697b      	ldr	r3, [r7, #20]
 8014f4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014f4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014f50:	429a      	cmp	r2, r3
 8014f52:	da09      	bge.n	8014f68 <handle_ep0+0x214>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	689a      	ldr	r2, [r3, #8]
 8014f58:	697b      	ldr	r3, [r7, #20]
 8014f5a:	f103 0310 	add.w	r3, r3, #16
 8014f5e:	4610      	mov	r0, r2
 8014f60:	4619      	mov	r1, r3
 8014f62:	f7f7 fbcd 	bl	800c700 <dwc_otg_ep0_continue_transfer>
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 8014f66:	e037      	b.n	8014fd8 <handle_ep0+0x284>
		}
		if (ep0->dwc_ep.xfer_count < ep0->dwc_ep.total_len) {
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
						      &ep0->dwc_ep);
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else if (ep0->dwc_ep.sent_zlp) {
 8014f68:	697b      	ldr	r3, [r7, #20]
 8014f6a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8014f6e:	f003 0308 	and.w	r3, r3, #8
 8014f72:	b2db      	uxtb	r3, r3
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	d010      	beq.n	8014f9a <handle_ep0+0x246>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	689a      	ldr	r2, [r3, #8]
 8014f7c:	697b      	ldr	r3, [r7, #20]
 8014f7e:	f103 0310 	add.w	r3, r3, #16
 8014f82:	4610      	mov	r0, r2
 8014f84:	4619      	mov	r1, r3
 8014f86:	f7f7 fbbb 	bl	800c700 <dwc_otg_ep0_continue_transfer>
						      &ep0->dwc_ep);
			ep0->dwc_ep.sent_zlp = 0;
 8014f8a:	697a      	ldr	r2, [r7, #20]
 8014f8c:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8014f90:	f36f 03c3 	bfc	r3, #3, #1
 8014f94:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 8014f98:	e01e      	b.n	8014fd8 <handle_ep0+0x284>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
						      &ep0->dwc_ep);
			ep0->dwc_ep.sent_zlp = 0;
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
 8014f9a:	6978      	ldr	r0, [r7, #20]
 8014f9c:	f7ff fb6a 	bl	8014674 <ep0_complete_request>
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 8014fa0:	e01a      	b.n	8014fd8 <handle_ep0+0x284>

	case EP0_IN_STATUS_PHASE:
	case EP0_OUT_STATUS_PHASE:
		DWC_DEBUGPL(DBG_PCD, "CASE: EP0_STATUS\n");
		ep0_complete_request(ep0);
 8014fa2:	6978      	ldr	r0, [r7, #20]
 8014fa4:	f7ff fb66 	bl	8014674 <ep0_complete_request>
		pcd->ep0state = EP0_IDLE;
 8014fa8:	687b      	ldr	r3, [r7, #4]
 8014faa:	f04f 0201 	mov.w	r2, #1
 8014fae:	731a      	strb	r2, [r3, #12]
		ep0->stopped = 1;
 8014fb0:	697a      	ldr	r2, [r7, #20]
 8014fb2:	7b13      	ldrb	r3, [r2, #12]
 8014fb4:	f043 0301 	orr.w	r3, r3, #1
 8014fb8:	7313      	strb	r3, [r2, #12]
		ep0->dwc_ep.is_in = 0;	/* OUT for next SETUP */
 8014fba:	697a      	ldr	r2, [r7, #20]
 8014fbc:	7c53      	ldrb	r3, [r2, #17]
 8014fbe:	f36f 0300 	bfc	r3, #0, #1
 8014fc2:	7453      	strb	r3, [r2, #17]

		/* Prepare for more SETUP Packets */
		if (core_if->dma_enable) {
 8014fc4:	69bb      	ldr	r3, [r7, #24]
 8014fc6:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8014fca:	2b00      	cmp	r3, #0
 8014fcc:	d003      	beq.n	8014fd6 <handle_ep0+0x282>
			ep0_out_start(core_if, pcd);
 8014fce:	69b8      	ldr	r0, [r7, #24]
 8014fd0:	6879      	ldr	r1, [r7, #4]
 8014fd2:	f7fe fb3b 	bl	801364c <ep0_out_start>
		}
		break;
 8014fd6:	bf00      	nop
	case EP0_STALL:
		DWC_ERROR("EP0 STALLed, should not get here pcd_setup()\n");
		break;
	}
#ifdef DEBUG_EP0
	print_ep0_state(pcd);
 8014fd8:	6878      	ldr	r0, [r7, #4]
 8014fda:	f7fd fdcf 	bl	8012b7c <print_ep0_state>
#endif
}
 8014fde:	f107 0720 	add.w	r7, r7, #32
 8014fe2:	46bd      	mov	sp, r7
 8014fe4:	bd80      	pop	{r7, pc}
 8014fe6:	bf00      	nop

08014fe8 <restart_transfer>:

/**
 * Restart transfer
 */
static void restart_transfer(dwc_otg_pcd_t * pcd, const uint32_t epnum)
{
 8014fe8:	b580      	push	{r7, lr}
 8014fea:	b086      	sub	sp, #24
 8014fec:	af00      	add	r7, sp, #0
 8014fee:	6078      	str	r0, [r7, #4]
 8014ff0:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if;
	dwc_otg_dev_if_t *dev_if;
	deptsiz_data_t dieptsiz = {.d32 = 0 };
 8014ff2:	f04f 0300 	mov.w	r3, #0
 8014ff6:	60bb      	str	r3, [r7, #8]
	dwc_otg_pcd_ep_t *ep;

	ep = get_in_ep(pcd, epnum);
 8014ff8:	6878      	ldr	r0, [r7, #4]
 8014ffa:	6839      	ldr	r1, [r7, #0]
 8014ffc:	f7fd fdc8 	bl	8012b90 <get_in_ep>
 8015000:	6178      	str	r0, [r7, #20]
	if (ep->dwc_ep.type == DWC_OTG_EP_TYPE_ISOC) {
		return;
	}
#endif /* DWC_EN_ISOC  */

	core_if = GET_CORE_IF(pcd);
 8015002:	687b      	ldr	r3, [r7, #4]
 8015004:	689b      	ldr	r3, [r3, #8]
 8015006:	613b      	str	r3, [r7, #16]
	dev_if = core_if->dev_if;
 8015008:	693b      	ldr	r3, [r7, #16]
 801500a:	689b      	ldr	r3, [r3, #8]
 801500c:	60fb      	str	r3, [r7, #12]

	dieptsiz.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dieptsiz);
 801500e:	68fa      	ldr	r2, [r7, #12]
 8015010:	683b      	ldr	r3, [r7, #0]
 8015012:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015016:	18d3      	adds	r3, r2, r3
 8015018:	685b      	ldr	r3, [r3, #4]
 801501a:	f103 0310 	add.w	r3, r3, #16
 801501e:	4618      	mov	r0, r3
 8015020:	f7f1 fc3c 	bl	800689c <DWC_READ_REG32>
 8015024:	4603      	mov	r3, r0
 8015026:	60bb      	str	r3, [r7, #8]
		    " stopped=%d\n", ep->dwc_ep.xfer_buff,
		    ep->dwc_ep.xfer_count, ep->dwc_ep.xfer_len, ep->stopped);
	/*
	 * If xfersize is 0 and pktcnt in not 0, resend the last packet.
	 */
	if (dieptsiz.b.pktcnt && dieptsiz.b.xfersize == 0 &&
 8015028:	897a      	ldrh	r2, [r7, #10]
 801502a:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 801502e:	4013      	ands	r3, r2
 8015030:	b29b      	uxth	r3, r3
 8015032:	2b00      	cmp	r3, #0
 8015034:	d069      	beq.n	801510a <restart_transfer+0x122>
 8015036:	68bb      	ldr	r3, [r7, #8]
 8015038:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801503c:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8015040:	2b00      	cmp	r3, #0
 8015042:	d162      	bne.n	801510a <restart_transfer+0x122>
	    ep->dwc_ep.start_xfer_buff != 0) {
 8015044:	697b      	ldr	r3, [r7, #20]
 8015046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		    " stopped=%d\n", ep->dwc_ep.xfer_buff,
		    ep->dwc_ep.xfer_count, ep->dwc_ep.xfer_len, ep->stopped);
	/*
	 * If xfersize is 0 and pktcnt in not 0, resend the last packet.
	 */
	if (dieptsiz.b.pktcnt && dieptsiz.b.xfersize == 0 &&
 8015048:	2b00      	cmp	r3, #0
 801504a:	d05e      	beq.n	801510a <restart_transfer+0x122>
	    ep->dwc_ep.start_xfer_buff != 0) {
		if (ep->dwc_ep.total_len <= ep->dwc_ep.maxpacket) {
 801504c:	697b      	ldr	r3, [r7, #20]
 801504e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015050:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015054:	461a      	mov	r2, r3
 8015056:	697b      	ldr	r3, [r7, #20]
 8015058:	8a5b      	ldrh	r3, [r3, #18]
 801505a:	f3c3 038a 	ubfx	r3, r3, #2, #11
 801505e:	b29b      	uxth	r3, r3
 8015060:	429a      	cmp	r2, r3
 8015062:	dc12      	bgt.n	801508a <restart_transfer+0xa2>
			ep->dwc_ep.xfer_count = 0;
 8015064:	697a      	ldr	r2, [r7, #20]
 8015066:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8015068:	f36f 0312 	bfc	r3, #0, #19
 801506c:	6313      	str	r3, [r2, #48]	; 0x30
			ep->dwc_ep.xfer_buff = ep->dwc_ep.start_xfer_buff;
 801506e:	697b      	ldr	r3, [r7, #20]
 8015070:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015072:	697b      	ldr	r3, [r7, #20]
 8015074:	629a      	str	r2, [r3, #40]	; 0x28
			ep->dwc_ep.xfer_len = ep->dwc_ep.xfer_count;
 8015076:	697b      	ldr	r3, [r7, #20]
 8015078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801507a:	f3c3 0112 	ubfx	r1, r3, #0, #19
 801507e:	697a      	ldr	r2, [r7, #20]
 8015080:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8015082:	f361 0312 	bfi	r3, r1, #0, #19
 8015086:	62d3      	str	r3, [r2, #44]	; 0x2c
 8015088:	e028      	b.n	80150dc <restart_transfer+0xf4>
		} else {
			ep->dwc_ep.xfer_count -= ep->dwc_ep.maxpacket;
 801508a:	697b      	ldr	r3, [r7, #20]
 801508c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801508e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015092:	461a      	mov	r2, r3
 8015094:	697b      	ldr	r3, [r7, #20]
 8015096:	8a5b      	ldrh	r3, [r3, #18]
 8015098:	f3c3 038a 	ubfx	r3, r3, #2, #11
 801509c:	b29b      	uxth	r3, r3
 801509e:	1ad3      	subs	r3, r2, r3
 80150a0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80150a4:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 80150a8:	6979      	ldr	r1, [r7, #20]
 80150aa:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80150ac:	f362 0312 	bfi	r3, r2, #0, #19
 80150b0:	630b      	str	r3, [r1, #48]	; 0x30
			/* convert packet size to dwords. */
			ep->dwc_ep.xfer_buff -= ep->dwc_ep.maxpacket;
 80150b2:	697b      	ldr	r3, [r7, #20]
 80150b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80150b6:	697b      	ldr	r3, [r7, #20]
 80150b8:	8a5b      	ldrh	r3, [r3, #18]
 80150ba:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80150be:	b29b      	uxth	r3, r3
 80150c0:	f1c3 0300 	rsb	r3, r3, #0
 80150c4:	18d2      	adds	r2, r2, r3
 80150c6:	697b      	ldr	r3, [r7, #20]
 80150c8:	629a      	str	r2, [r3, #40]	; 0x28
			ep->dwc_ep.xfer_len = ep->dwc_ep.xfer_count;
 80150ca:	697b      	ldr	r3, [r7, #20]
 80150cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80150ce:	f3c3 0112 	ubfx	r1, r3, #0, #19
 80150d2:	697a      	ldr	r2, [r7, #20]
 80150d4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80150d6:	f361 0312 	bfi	r3, r1, #0, #19
 80150da:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		ep->stopped = 0;
 80150dc:	697a      	ldr	r2, [r7, #20]
 80150de:	7b13      	ldrb	r3, [r2, #12]
 80150e0:	f36f 0300 	bfc	r3, #0, #1
 80150e4:	7313      	strb	r3, [r2, #12]
		DWC_DEBUGPL(DBG_PCD, "xfer_buff=%p xfer_count=%0x "
			    "xfer_len=%0x stopped=%d\n",
			    ep->dwc_ep.xfer_buff,
			    ep->dwc_ep.xfer_count, ep->dwc_ep.xfer_len,
			    ep->stopped);
		if (epnum == 0) {
 80150e6:	683b      	ldr	r3, [r7, #0]
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	d107      	bne.n	80150fc <restart_transfer+0x114>
			dwc_otg_ep0_start_transfer(core_if, &ep->dwc_ep);
 80150ec:	697b      	ldr	r3, [r7, #20]
 80150ee:	f103 0310 	add.w	r3, r3, #16
 80150f2:	6938      	ldr	r0, [r7, #16]
 80150f4:	4619      	mov	r1, r3
 80150f6:	f7f7 f927 	bl	800c348 <dwc_otg_ep0_start_transfer>
 80150fa:	e006      	b.n	801510a <restart_transfer+0x122>
		} else {
			dwc_otg_ep_start_transfer(core_if, &ep->dwc_ep);
 80150fc:	697b      	ldr	r3, [r7, #20]
 80150fe:	f103 0310 	add.w	r3, r3, #16
 8015102:	6938      	ldr	r0, [r7, #16]
 8015104:	4619      	mov	r1, r3
 8015106:	f7f6 fdef 	bl	800bce8 <dwc_otg_ep_start_transfer>
		}
	}
}
 801510a:	f107 0718 	add.w	r7, r7, #24
 801510e:	46bd      	mov	sp, r7
 8015110:	bd80      	pop	{r7, pc}
 8015112:	bf00      	nop

08015114 <handle_in_ep_disable_intr>:
/**
 * handle the IN EP disable interrupt.
 */
static inline void handle_in_ep_disable_intr(dwc_otg_pcd_t * pcd,
					     const uint32_t epnum)
{
 8015114:	b580      	push	{r7, lr}
 8015116:	b088      	sub	sp, #32
 8015118:	af00      	add	r7, sp, #0
 801511a:	6078      	str	r0, [r7, #4]
 801511c:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	689b      	ldr	r3, [r3, #8]
 8015122:	61fb      	str	r3, [r7, #28]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8015124:	69fb      	ldr	r3, [r7, #28]
 8015126:	689b      	ldr	r3, [r3, #8]
 8015128:	61bb      	str	r3, [r7, #24]
	deptsiz_data_t dieptsiz = {.d32 = 0 };
 801512a:	f04f 0300 	mov.w	r3, #0
 801512e:	60fb      	str	r3, [r7, #12]
	dctl_data_t dctl = {.d32 = 0 };
 8015130:	f04f 0300 	mov.w	r3, #0
 8015134:	60bb      	str	r3, [r7, #8]
	dwc_otg_pcd_ep_t *ep;
	dwc_ep_t *dwc_ep;

	ep = get_in_ep(pcd, epnum);
 8015136:	6878      	ldr	r0, [r7, #4]
 8015138:	6839      	ldr	r1, [r7, #0]
 801513a:	f7fd fd29 	bl	8012b90 <get_in_ep>
 801513e:	6178      	str	r0, [r7, #20]
	dwc_ep = &ep->dwc_ep;
 8015140:	697b      	ldr	r3, [r7, #20]
 8015142:	f103 0310 	add.w	r3, r3, #16
 8015146:	613b      	str	r3, [r7, #16]

	if (dwc_ep->type == DWC_OTG_EP_TYPE_ISOC) {
 8015148:	693b      	ldr	r3, [r7, #16]
 801514a:	785b      	ldrb	r3, [r3, #1]
 801514c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8015150:	b2db      	uxtb	r3, r3
 8015152:	2b40      	cmp	r3, #64	; 0x40
 8015154:	d109      	bne.n	801516a <handle_in_ep_disable_intr+0x56>
		dwc_otg_flush_tx_fifo(core_if, dwc_ep->tx_fifo_num);
 8015156:	693b      	ldr	r3, [r7, #16]
 8015158:	785b      	ldrb	r3, [r3, #1]
 801515a:	f3c3 0383 	ubfx	r3, r3, #2, #4
 801515e:	b2db      	uxtb	r3, r3
 8015160:	69f8      	ldr	r0, [r7, #28]
 8015162:	4619      	mov	r1, r3
 8015164:	f7f7 fe18 	bl	800cd98 <dwc_otg_flush_tx_fifo>
 8015168:	e053      	b.n	8015212 <handle_in_ep_disable_intr+0xfe>
		return;
	}

	DWC_DEBUGPL(DBG_PCD, "diepctl%d=%0x\n", epnum,
		    DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->diepctl));
	dieptsiz.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dieptsiz);
 801516a:	69ba      	ldr	r2, [r7, #24]
 801516c:	683b      	ldr	r3, [r7, #0]
 801516e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015172:	18d3      	adds	r3, r2, r3
 8015174:	685b      	ldr	r3, [r3, #4]
 8015176:	f103 0310 	add.w	r3, r3, #16
 801517a:	4618      	mov	r0, r3
 801517c:	f7f1 fb8e 	bl	800689c <DWC_READ_REG32>
 8015180:	4603      	mov	r3, r0
 8015182:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_ANY, "pktcnt=%d size=%d\n",
		    dieptsiz.b.pktcnt, dieptsiz.b.xfersize);

	if (ep->stopped) {
 8015184:	697b      	ldr	r3, [r7, #20]
 8015186:	7b1b      	ldrb	r3, [r3, #12]
 8015188:	f003 0301 	and.w	r3, r3, #1
 801518c:	b2db      	uxtb	r3, r3
 801518e:	2b00      	cmp	r3, #0
 8015190:	d02d      	beq.n	80151ee <handle_in_ep_disable_intr+0xda>
		/* Flush the Tx FIFO */
		dwc_otg_flush_tx_fifo(core_if, dwc_ep->tx_fifo_num);
 8015192:	693b      	ldr	r3, [r7, #16]
 8015194:	785b      	ldrb	r3, [r3, #1]
 8015196:	f3c3 0383 	ubfx	r3, r3, #2, #4
 801519a:	b2db      	uxtb	r3, r3
 801519c:	69f8      	ldr	r0, [r7, #28]
 801519e:	4619      	mov	r1, r3
 80151a0:	f7f7 fdfa 	bl	800cd98 <dwc_otg_flush_tx_fifo>
		/* Clear the Global IN NP NAK */
		dctl.d32 = 0;
 80151a4:	f04f 0300 	mov.w	r3, #0
 80151a8:	60bb      	str	r3, [r7, #8]
		dctl.b.cgnpinnak = 1;
 80151aa:	68bb      	ldr	r3, [r7, #8]
 80151ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80151b0:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->dctl, dctl.d32, 0);
 80151b2:	69bb      	ldr	r3, [r7, #24]
 80151b4:	681b      	ldr	r3, [r3, #0]
 80151b6:	f103 0204 	add.w	r2, r3, #4
 80151ba:	68bb      	ldr	r3, [r7, #8]
 80151bc:	4610      	mov	r0, r2
 80151be:	4619      	mov	r1, r3
 80151c0:	f04f 0200 	mov.w	r2, #0
 80151c4:	f7f1 fb84 	bl	80068d0 <DWC_MODIFY_REG32>
		/* Restart the transaction */
		if (dieptsiz.b.pktcnt != 0 || dieptsiz.b.xfersize != 0) {
 80151c8:	89fa      	ldrh	r2, [r7, #14]
 80151ca:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 80151ce:	4013      	ands	r3, r2
 80151d0:	b29b      	uxth	r3, r3
 80151d2:	2b00      	cmp	r3, #0
 80151d4:	d106      	bne.n	80151e4 <handle_in_ep_disable_intr+0xd0>
 80151d6:	68fb      	ldr	r3, [r7, #12]
 80151d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80151dc:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	d016      	beq.n	8015212 <handle_in_ep_disable_intr+0xfe>
			restart_transfer(pcd, epnum);
 80151e4:	6878      	ldr	r0, [r7, #4]
 80151e6:	6839      	ldr	r1, [r7, #0]
 80151e8:	f7ff fefe 	bl	8014fe8 <restart_transfer>
 80151ec:	e011      	b.n	8015212 <handle_in_ep_disable_intr+0xfe>
		}
	} else {
		/* Restart the transaction */
		if (dieptsiz.b.pktcnt != 0 || dieptsiz.b.xfersize != 0) {
 80151ee:	89fa      	ldrh	r2, [r7, #14]
 80151f0:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 80151f4:	4013      	ands	r3, r2
 80151f6:	b29b      	uxth	r3, r3
 80151f8:	2b00      	cmp	r3, #0
 80151fa:	d106      	bne.n	801520a <handle_in_ep_disable_intr+0xf6>
 80151fc:	68fb      	ldr	r3, [r7, #12]
 80151fe:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8015202:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8015206:	2b00      	cmp	r3, #0
 8015208:	d003      	beq.n	8015212 <handle_in_ep_disable_intr+0xfe>
			restart_transfer(pcd, epnum);
 801520a:	6878      	ldr	r0, [r7, #4]
 801520c:	6839      	ldr	r1, [r7, #0]
 801520e:	f7ff feeb 	bl	8014fe8 <restart_transfer>
		}
		DWC_DEBUGPL(DBG_ANY, "STOPPED!!!\n");
	}
}
 8015212:	f107 0720 	add.w	r7, r7, #32
 8015216:	46bd      	mov	sp, r7
 8015218:	bd80      	pop	{r7, pc}
 801521a:	bf00      	nop

0801521c <handle_in_ep_timeout_intr>:
/**
 * Handler for the IN EP timeout handshake interrupt.
 */
static inline void handle_in_ep_timeout_intr(dwc_otg_pcd_t * pcd,
					     const uint32_t epnum)
{
 801521c:	b580      	push	{r7, lr}
 801521e:	b088      	sub	sp, #32
 8015220:	af00      	add	r7, sp, #0
 8015222:	6078      	str	r0, [r7, #4]
 8015224:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8015226:	687b      	ldr	r3, [r7, #4]
 8015228:	689b      	ldr	r3, [r3, #8]
 801522a:	61fb      	str	r3, [r7, #28]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 801522c:	69fb      	ldr	r3, [r7, #28]
 801522e:	689b      	ldr	r3, [r3, #8]
 8015230:	61bb      	str	r3, [r7, #24]

#ifdef DEBUG
	deptsiz_data_t dieptsiz = {.d32 = 0 };
	uint32_t num = 0;
#endif
	dctl_data_t dctl = {.d32 = 0 };
 8015232:	f04f 0300 	mov.w	r3, #0
 8015236:	613b      	str	r3, [r7, #16]
	dwc_otg_pcd_ep_t *ep;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 8015238:	f04f 0300 	mov.w	r3, #0
 801523c:	60fb      	str	r3, [r7, #12]

	ep = get_in_ep(pcd, epnum);
 801523e:	6878      	ldr	r0, [r7, #4]
 8015240:	6839      	ldr	r1, [r7, #0]
 8015242:	f7fd fca5 	bl	8012b90 <get_in_ep>
 8015246:	6178      	str	r0, [r7, #20]

	/* Disable the NP Tx Fifo Empty Interrrupt */
	if (!core_if->dma_enable) {
 8015248:	69fb      	ldr	r3, [r7, #28]
 801524a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 801524e:	2b00      	cmp	r3, #0
 8015250:	d10e      	bne.n	8015270 <handle_in_ep_timeout_intr+0x54>
		intr_mask.b.nptxfempty = 1;
 8015252:	68fb      	ldr	r3, [r7, #12]
 8015254:	f043 0320 	orr.w	r3, r3, #32
 8015258:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk,
 801525a:	69fb      	ldr	r3, [r7, #28]
 801525c:	685b      	ldr	r3, [r3, #4]
 801525e:	f103 0218 	add.w	r2, r3, #24
 8015262:	68fb      	ldr	r3, [r7, #12]
 8015264:	4610      	mov	r0, r2
 8015266:	4619      	mov	r1, r3
 8015268:	f04f 0200 	mov.w	r2, #0
 801526c:	f7f1 fb30 	bl	80068d0 <DWC_MODIFY_REG32>
	 * Implement for Periodic EPs */
	/*
	 * Non-periodic EP
	 */
	/* Enable the Global IN NAK Effective Interrupt */
	intr_mask.b.ginnakeff = 1;
 8015270:	68fb      	ldr	r3, [r7, #12]
 8015272:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015276:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk, 0, intr_mask.d32);
 8015278:	69fb      	ldr	r3, [r7, #28]
 801527a:	685b      	ldr	r3, [r3, #4]
 801527c:	f103 0218 	add.w	r2, r3, #24
 8015280:	68fb      	ldr	r3, [r7, #12]
 8015282:	4610      	mov	r0, r2
 8015284:	f04f 0100 	mov.w	r1, #0
 8015288:	461a      	mov	r2, r3
 801528a:	f7f1 fb21 	bl	80068d0 <DWC_MODIFY_REG32>

	/* Set Global IN NAK */
	dctl.b.sgnpinnak = 1;
 801528e:	693b      	ldr	r3, [r7, #16]
 8015290:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015294:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(&dev_if->dev_global_regs->dctl, dctl.d32, dctl.d32);
 8015296:	69bb      	ldr	r3, [r7, #24]
 8015298:	681b      	ldr	r3, [r3, #0]
 801529a:	f103 0104 	add.w	r1, r3, #4
 801529e:	693a      	ldr	r2, [r7, #16]
 80152a0:	693b      	ldr	r3, [r7, #16]
 80152a2:	4608      	mov	r0, r1
 80152a4:	4611      	mov	r1, r2
 80152a6:	461a      	mov	r2, r3
 80152a8:	f7f1 fb12 	bl	80068d0 <DWC_MODIFY_REG32>

	ep->stopped = 1;
 80152ac:	697a      	ldr	r2, [r7, #20]
 80152ae:	7b13      	ldrb	r3, [r2, #12]
 80152b0:	f043 0301 	orr.w	r3, r3, #1
 80152b4:	7313      	strb	r3, [r2, #12]
	DWC_MODIFY_REG32(&dev_if->in_ep_regs[num]->diepctl, diepctl.d32,
			 diepctl.d32);
	ep->disabling = 1;
	ep->stopped = 1;
#endif
}
 80152b6:	f107 0720 	add.w	r7, r7, #32
 80152ba:	46bd      	mov	sp, r7
 80152bc:	bd80      	pop	{r7, pc}
 80152be:	bf00      	nop

080152c0 <handle_in_ep_nak_intr>:
/**
 * Handler for the IN EP NAK interrupt.
 */
static inline int32_t handle_in_ep_nak_intr(dwc_otg_pcd_t * pcd,
					    const uint32_t epnum)
{
 80152c0:	b580      	push	{r7, lr}
 80152c2:	b084      	sub	sp, #16
 80152c4:	af00      	add	r7, sp, #0
 80152c6:	6078      	str	r0, [r7, #4]
 80152c8:	6039      	str	r1, [r7, #0]
	/** @todo implement ISR */
	dwc_otg_core_if_t *core_if;
	diepmsk_data_t intr_mask = {.d32 = 0 };
 80152ca:	f04f 0300 	mov.w	r3, #0
 80152ce:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "IN EP NAK");
	core_if = GET_CORE_IF(pcd);
 80152d0:	687b      	ldr	r3, [r7, #4]
 80152d2:	689b      	ldr	r3, [r3, #8]
 80152d4:	60fb      	str	r3, [r7, #12]
	intr_mask.b.nak = 1;
 80152d6:	68bb      	ldr	r3, [r7, #8]
 80152d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80152dc:	60bb      	str	r3, [r7, #8]

	if (core_if->multiproc_int_enable) {
 80152de:	68fb      	ldr	r3, [r7, #12]
 80152e0:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80152e4:	2b00      	cmp	r3, #0
 80152e6:	d010      	beq.n	801530a <handle_in_ep_nak_intr+0x4a>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->
 80152e8:	68fb      	ldr	r3, [r7, #12]
 80152ea:	689b      	ldr	r3, [r3, #8]
 80152ec:	681a      	ldr	r2, [r3, #0]
 80152ee:	683b      	ldr	r3, [r7, #0]
 80152f0:	f103 0310 	add.w	r3, r3, #16
 80152f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80152f8:	18d2      	adds	r2, r2, r3
 80152fa:	68bb      	ldr	r3, [r7, #8]
 80152fc:	4610      	mov	r0, r2
 80152fe:	4619      	mov	r1, r3
 8015300:	f04f 0200 	mov.w	r2, #0
 8015304:	f7f1 fae4 	bl	80068d0 <DWC_MODIFY_REG32>
 8015308:	e00b      	b.n	8015322 <handle_in_ep_nak_intr+0x62>
				 diepeachintmsk[epnum], intr_mask.d32, 0);
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->diepmsk,
 801530a:	68fb      	ldr	r3, [r7, #12]
 801530c:	689b      	ldr	r3, [r3, #8]
 801530e:	681b      	ldr	r3, [r3, #0]
 8015310:	f103 0210 	add.w	r2, r3, #16
 8015314:	68bb      	ldr	r3, [r7, #8]
 8015316:	4610      	mov	r0, r2
 8015318:	4619      	mov	r1, r3
 801531a:	f04f 0200 	mov.w	r2, #0
 801531e:	f7f1 fad7 	bl	80068d0 <DWC_MODIFY_REG32>
				 intr_mask.d32, 0);
	}

	return 1;
 8015322:	f04f 0301 	mov.w	r3, #1
}
 8015326:	4618      	mov	r0, r3
 8015328:	f107 0710 	add.w	r7, r7, #16
 801532c:	46bd      	mov	sp, r7
 801532e:	bd80      	pop	{r7, pc}

08015330 <handle_out_ep_babble_intr>:
/**
 * Handler for the OUT EP Babble interrupt.
 */
static inline int32_t handle_out_ep_babble_intr(dwc_otg_pcd_t * pcd,
						const uint32_t epnum)
{
 8015330:	b580      	push	{r7, lr}
 8015332:	b084      	sub	sp, #16
 8015334:	af00      	add	r7, sp, #0
 8015336:	6078      	str	r0, [r7, #4]
 8015338:	6039      	str	r1, [r7, #0]
	/** @todo implement ISR */
	dwc_otg_core_if_t *core_if;
	doepmsk_data_t intr_mask = {.d32 = 0 };
 801533a:	f04f 0300 	mov.w	r3, #0
 801533e:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n",
		   "OUT EP Babble");
	core_if = GET_CORE_IF(pcd);
 8015340:	687b      	ldr	r3, [r7, #4]
 8015342:	689b      	ldr	r3, [r3, #8]
 8015344:	60fb      	str	r3, [r7, #12]
	intr_mask.b.babble = 1;
 8015346:	68bb      	ldr	r3, [r7, #8]
 8015348:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 801534c:	60bb      	str	r3, [r7, #8]

	if (core_if->multiproc_int_enable) {
 801534e:	68fb      	ldr	r3, [r7, #12]
 8015350:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8015354:	2b00      	cmp	r3, #0
 8015356:	d010      	beq.n	801537a <handle_out_ep_babble_intr+0x4a>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->
 8015358:	68fb      	ldr	r3, [r7, #12]
 801535a:	689b      	ldr	r3, [r3, #8]
 801535c:	681a      	ldr	r2, [r3, #0]
 801535e:	683b      	ldr	r3, [r7, #0]
 8015360:	f103 0318 	add.w	r3, r3, #24
 8015364:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015368:	18d2      	adds	r2, r2, r3
 801536a:	68bb      	ldr	r3, [r7, #8]
 801536c:	4610      	mov	r0, r2
 801536e:	4619      	mov	r1, r3
 8015370:	f04f 0200 	mov.w	r2, #0
 8015374:	f7f1 faac 	bl	80068d0 <DWC_MODIFY_REG32>
 8015378:	e00b      	b.n	8015392 <handle_out_ep_babble_intr+0x62>
				 doepeachintmsk[epnum], intr_mask.d32, 0);
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->doepmsk,
 801537a:	68fb      	ldr	r3, [r7, #12]
 801537c:	689b      	ldr	r3, [r3, #8]
 801537e:	681b      	ldr	r3, [r3, #0]
 8015380:	f103 0214 	add.w	r2, r3, #20
 8015384:	68bb      	ldr	r3, [r7, #8]
 8015386:	4610      	mov	r0, r2
 8015388:	4619      	mov	r1, r3
 801538a:	f04f 0200 	mov.w	r2, #0
 801538e:	f7f1 fa9f 	bl	80068d0 <DWC_MODIFY_REG32>
				 intr_mask.d32, 0);
	}

	return 1;
 8015392:	f04f 0301 	mov.w	r3, #1
}
 8015396:	4618      	mov	r0, r3
 8015398:	f107 0710 	add.w	r7, r7, #16
 801539c:	46bd      	mov	sp, r7
 801539e:	bd80      	pop	{r7, pc}

080153a0 <handle_out_ep_nak_intr>:
/**
 * Handler for the OUT EP NAK interrupt.
 */
static inline int32_t handle_out_ep_nak_intr(dwc_otg_pcd_t * pcd,
					     const uint32_t epnum)
{
 80153a0:	b580      	push	{r7, lr}
 80153a2:	b084      	sub	sp, #16
 80153a4:	af00      	add	r7, sp, #0
 80153a6:	6078      	str	r0, [r7, #4]
 80153a8:	6039      	str	r1, [r7, #0]
	/** @todo implement ISR */
	dwc_otg_core_if_t *core_if;
	doepmsk_data_t intr_mask = {.d32 = 0 };
 80153aa:	f04f 0300 	mov.w	r3, #0
 80153ae:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "OUT EP NAK");
	core_if = GET_CORE_IF(pcd);
 80153b0:	687b      	ldr	r3, [r7, #4]
 80153b2:	689b      	ldr	r3, [r3, #8]
 80153b4:	60fb      	str	r3, [r7, #12]
	intr_mask.b.nak = 1;
 80153b6:	68bb      	ldr	r3, [r7, #8]
 80153b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80153bc:	60bb      	str	r3, [r7, #8]

	if (core_if->multiproc_int_enable) {
 80153be:	68fb      	ldr	r3, [r7, #12]
 80153c0:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80153c4:	2b00      	cmp	r3, #0
 80153c6:	d010      	beq.n	80153ea <handle_out_ep_nak_intr+0x4a>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->
 80153c8:	68fb      	ldr	r3, [r7, #12]
 80153ca:	689b      	ldr	r3, [r3, #8]
 80153cc:	681a      	ldr	r2, [r3, #0]
 80153ce:	683b      	ldr	r3, [r7, #0]
 80153d0:	f103 0318 	add.w	r3, r3, #24
 80153d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80153d8:	18d2      	adds	r2, r2, r3
 80153da:	68bb      	ldr	r3, [r7, #8]
 80153dc:	4610      	mov	r0, r2
 80153de:	4619      	mov	r1, r3
 80153e0:	f04f 0200 	mov.w	r2, #0
 80153e4:	f7f1 fa74 	bl	80068d0 <DWC_MODIFY_REG32>
 80153e8:	e00b      	b.n	8015402 <handle_out_ep_nak_intr+0x62>
				 doepeachintmsk[epnum], intr_mask.d32, 0);
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->doepmsk,
 80153ea:	68fb      	ldr	r3, [r7, #12]
 80153ec:	689b      	ldr	r3, [r3, #8]
 80153ee:	681b      	ldr	r3, [r3, #0]
 80153f0:	f103 0214 	add.w	r2, r3, #20
 80153f4:	68bb      	ldr	r3, [r7, #8]
 80153f6:	4610      	mov	r0, r2
 80153f8:	4619      	mov	r1, r3
 80153fa:	f04f 0200 	mov.w	r2, #0
 80153fe:	f7f1 fa67 	bl	80068d0 <DWC_MODIFY_REG32>
				 intr_mask.d32, 0);
	}

	return 1;
 8015402:	f04f 0301 	mov.w	r3, #1
}
 8015406:	4618      	mov	r0, r3
 8015408:	f107 0710 	add.w	r7, r7, #16
 801540c:	46bd      	mov	sp, r7
 801540e:	bd80      	pop	{r7, pc}

08015410 <handle_out_ep_nyet_intr>:
/**
 * Handler for the OUT EP NYET interrupt.
 */
static inline int32_t handle_out_ep_nyet_intr(dwc_otg_pcd_t * pcd,
					      const uint32_t epnum)
{
 8015410:	b580      	push	{r7, lr}
 8015412:	b084      	sub	sp, #16
 8015414:	af00      	add	r7, sp, #0
 8015416:	6078      	str	r0, [r7, #4]
 8015418:	6039      	str	r1, [r7, #0]
	/** @todo implement ISR */
	dwc_otg_core_if_t *core_if;
	doepmsk_data_t intr_mask = {.d32 = 0 };
 801541a:	f04f 0300 	mov.w	r3, #0
 801541e:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "OUT EP NYET");
	core_if = GET_CORE_IF(pcd);
 8015420:	687b      	ldr	r3, [r7, #4]
 8015422:	689b      	ldr	r3, [r3, #8]
 8015424:	60fb      	str	r3, [r7, #12]
	intr_mask.b.nyet = 1;
 8015426:	68bb      	ldr	r3, [r7, #8]
 8015428:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801542c:	60bb      	str	r3, [r7, #8]

	if (core_if->multiproc_int_enable) {
 801542e:	68fb      	ldr	r3, [r7, #12]
 8015430:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8015434:	2b00      	cmp	r3, #0
 8015436:	d010      	beq.n	801545a <handle_out_ep_nyet_intr+0x4a>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->
 8015438:	68fb      	ldr	r3, [r7, #12]
 801543a:	689b      	ldr	r3, [r3, #8]
 801543c:	681a      	ldr	r2, [r3, #0]
 801543e:	683b      	ldr	r3, [r7, #0]
 8015440:	f103 0318 	add.w	r3, r3, #24
 8015444:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015448:	18d2      	adds	r2, r2, r3
 801544a:	68bb      	ldr	r3, [r7, #8]
 801544c:	4610      	mov	r0, r2
 801544e:	4619      	mov	r1, r3
 8015450:	f04f 0200 	mov.w	r2, #0
 8015454:	f7f1 fa3c 	bl	80068d0 <DWC_MODIFY_REG32>
 8015458:	e00b      	b.n	8015472 <handle_out_ep_nyet_intr+0x62>
				 doepeachintmsk[epnum], intr_mask.d32, 0);
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->doepmsk,
 801545a:	68fb      	ldr	r3, [r7, #12]
 801545c:	689b      	ldr	r3, [r3, #8]
 801545e:	681b      	ldr	r3, [r3, #0]
 8015460:	f103 0214 	add.w	r2, r3, #20
 8015464:	68bb      	ldr	r3, [r7, #8]
 8015466:	4610      	mov	r0, r2
 8015468:	4619      	mov	r1, r3
 801546a:	f04f 0200 	mov.w	r2, #0
 801546e:	f7f1 fa2f 	bl	80068d0 <DWC_MODIFY_REG32>
				 intr_mask.d32, 0);
	}

	return 1;
 8015472:	f04f 0301 	mov.w	r3, #1
}
 8015476:	4618      	mov	r0, r3
 8015478:	f107 0710 	add.w	r7, r7, #16
 801547c:	46bd      	mov	sp, r7
 801547e:	bd80      	pop	{r7, pc}

08015480 <dwc_otg_pcd_handle_in_ep_intr>:
 *		FIFO.
 * -#	If "IN Token EP Mismatch" (disable, this is handled by EP
 *		Mismatch Interrupt)
 */
static int32_t dwc_otg_pcd_handle_in_ep_intr(dwc_otg_pcd_t * pcd)
{
 8015480:	b580      	push	{r7, lr}
 8015482:	b098      	sub	sp, #96	; 0x60
 8015484:	af00      	add	r7, sp, #0
 8015486:	6078      	str	r0, [r7, #4]
		diepint.b.__intr = 1; \
		DWC_WRITE_REG32(&__core_if->dev_if->in_ep_regs[__epnum]->diepint, \
		diepint.d32); \
} while (0)

	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8015488:	687b      	ldr	r3, [r7, #4]
 801548a:	689b      	ldr	r3, [r3, #8]
 801548c:	657b      	str	r3, [r7, #84]	; 0x54
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 801548e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015490:	689b      	ldr	r3, [r3, #8]
 8015492:	653b      	str	r3, [r7, #80]	; 0x50
	diepint_data_t diepint = {.d32 = 0 };
 8015494:	f04f 0300 	mov.w	r3, #0
 8015498:	643b      	str	r3, [r7, #64]	; 0x40
	depctl_data_t depctl = {.d32 = 0 };
 801549a:	f04f 0300 	mov.w	r3, #0
 801549e:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t ep_intr;
	uint32_t epnum = 0;
 80154a0:	f04f 0300 	mov.w	r3, #0
 80154a4:	65bb      	str	r3, [r7, #88]	; 0x58
	dwc_otg_pcd_ep_t *ep;
	dwc_ep_t *dwc_ep;
	gintmsk_data_t intr_mask = {.d32 = 0 };
 80154a6:	f04f 0300 	mov.w	r3, #0
 80154aa:	63bb      	str	r3, [r7, #56]	; 0x38

	DWC_DEBUGPL(DBG_PCDV, "%s(%p)\n", __func__, pcd);

	/* Read in the device interrupt bits */
	ep_intr = dwc_otg_read_dev_all_in_ep_intr(core_if);
 80154ac:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80154ae:	f7fd f9f7 	bl	80128a0 <dwc_otg_read_dev_all_in_ep_intr>
 80154b2:	65f8      	str	r0, [r7, #92]	; 0x5c

	/* Service the Device IN interrupts for each endpoint */
	while (ep_intr) {
 80154b4:	e20c      	b.n	80158d0 <dwc_otg_pcd_handle_in_ep_intr+0x450>
		if (ep_intr & 0x1) {
 80154b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80154b8:	f003 0301 	and.w	r3, r3, #1
 80154bc:	2b00      	cmp	r3, #0
 80154be:	f000 81ff 	beq.w	80158c0 <dwc_otg_pcd_handle_in_ep_intr+0x440>
#ifndef USE_IFX_DEV
			uint32_t empty_msk;
#endif
			/* Get EP pointer */
			ep = get_in_ep(pcd, epnum);
 80154c2:	6878      	ldr	r0, [r7, #4]
 80154c4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80154c6:	f7fd fb63 	bl	8012b90 <get_in_ep>
 80154ca:	64f8      	str	r0, [r7, #76]	; 0x4c
			dwc_ep = &ep->dwc_ep;
 80154cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80154ce:	f103 0310 	add.w	r3, r3, #16
 80154d2:	64bb      	str	r3, [r7, #72]	; 0x48

			depctl.d32 =
			    DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->diepctl);
 80154d4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80154d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80154d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80154dc:	18d3      	adds	r3, r2, r3
 80154de:	685b      	ldr	r3, [r3, #4]
 80154e0:	4618      	mov	r0, r3
 80154e2:	f7f1 f9db 	bl	800689c <DWC_READ_REG32>
 80154e6:	4603      	mov	r3, r0
#endif
			/* Get EP pointer */
			ep = get_in_ep(pcd, epnum);
			dwc_ep = &ep->dwc_ep;

			depctl.d32 =
 80154e8:	63fb      	str	r3, [r7, #60]	; 0x3c
				    "EP%d-%s: type=%d, mps=%d\n",
				    dwc_ep->num, (dwc_ep->is_in ? "IN" : "OUT"),
				    dwc_ep->type, dwc_ep->maxpacket);
#endif
			diepint.d32 =
			    dwc_otg_read_dev_in_ep_intr(core_if, dwc_ep);
 80154ea:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80154ec:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80154ee:	f7fd fa4d 	bl	801298c <dwc_otg_read_dev_in_ep_intr>
 80154f2:	4603      	mov	r3, r0
			DWC_DEBUGPL(DBG_PCD,
				    "EP%d-%s: type=%d, mps=%d\n",
				    dwc_ep->num, (dwc_ep->is_in ? "IN" : "OUT"),
				    dwc_ep->type, dwc_ep->maxpacket);
#endif
			diepint.d32 =
 80154f4:	643b      	str	r3, [r7, #64]	; 0x40

			DWC_DEBUGPL(DBG_PCDV,
				    "EP %d Interrupt Register - 0x%x\n", epnum,
				    diepint.d32);
			/* Transfer complete */
			if (diepint.b.xfercompl) {
 80154f6:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80154fa:	f003 0301 	and.w	r3, r3, #1
 80154fe:	b2db      	uxtb	r3, r3
 8015500:	2b00      	cmp	r3, #0
 8015502:	d045      	beq.n	8015590 <dwc_otg_pcd_handle_in_ep_intr+0x110>
				/* Disable the NP Tx FIFO Empty
				 * Interrrupt */
				if (core_if->en_multiple_tx_fifo == 0) {
 8015504:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015506:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 801550a:	2b00      	cmp	r3, #0
 801550c:	d10f      	bne.n	801552e <dwc_otg_pcd_handle_in_ep_intr+0xae>
					intr_mask.b.nptxfempty = 1;
 801550e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015510:	f043 0320 	orr.w	r3, r3, #32
 8015514:	63bb      	str	r3, [r7, #56]	; 0x38
					DWC_MODIFY_REG32
					    (&core_if->core_global_regs->gintmsk,
 8015516:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015518:	685b      	ldr	r3, [r3, #4]
 801551a:	f103 0218 	add.w	r2, r3, #24
 801551e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015520:	4610      	mov	r0, r2
 8015522:	4619      	mov	r1, r3
 8015524:	f04f 0200 	mov.w	r2, #0
 8015528:	f7f1 f9d2 	bl	80068d0 <DWC_MODIFY_REG32>
 801552c:	e011      	b.n	8015552 <dwc_otg_pcd_handle_in_ep_intr+0xd2>
					     intr_mask.d32, 0);
				} else {
					/* Disable the Tx FIFO Empty Interrupt for this EP */
					uint32_t fifoemptymsk =
					    0x1 << dwc_ep->num;
 801552e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015530:	781b      	ldrb	r3, [r3, #0]
 8015532:	f04f 0201 	mov.w	r2, #1
 8015536:	fa02 f303 	lsl.w	r3, r2, r3
					DWC_MODIFY_REG32
					    (&core_if->core_global_regs->gintmsk,
					     intr_mask.d32, 0);
				} else {
					/* Disable the Tx FIFO Empty Interrupt for this EP */
					uint32_t fifoemptymsk =
 801553a:	647b      	str	r3, [r7, #68]	; 0x44
					    0x1 << dwc_ep->num;
					DWC_MODIFY_REG32(&core_if->
 801553c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801553e:	689b      	ldr	r3, [r3, #8]
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 8015540:	681b      	ldr	r3, [r3, #0]
					     intr_mask.d32, 0);
				} else {
					/* Disable the Tx FIFO Empty Interrupt for this EP */
					uint32_t fifoemptymsk =
					    0x1 << dwc_ep->num;
					DWC_MODIFY_REG32(&core_if->
 8015542:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8015546:	4618      	mov	r0, r3
 8015548:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801554a:	f04f 0200 	mov.w	r2, #0
 801554e:	f7f1 f9bf 	bl	80068d0 <DWC_MODIFY_REG32>
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
							 fifoemptymsk, 0);
				}
				/* Clear the bit in DIEPINTn for this interrupt */
				CLEAR_IN_EP_INTR(core_if, epnum, xfercompl);
 8015552:	f04f 0300 	mov.w	r3, #0
 8015556:	637b      	str	r3, [r7, #52]	; 0x34
 8015558:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801555a:	f043 0301 	orr.w	r3, r3, #1
 801555e:	637b      	str	r3, [r7, #52]	; 0x34
 8015560:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015562:	689a      	ldr	r2, [r3, #8]
 8015564:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8015566:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801556a:	18d3      	adds	r3, r2, r3
 801556c:	685b      	ldr	r3, [r3, #4]
 801556e:	f103 0208 	add.w	r2, r3, #8
 8015572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015574:	4610      	mov	r0, r2
 8015576:	4619      	mov	r1, r3
 8015578:	f7f1 f99c 	bl	80068b4 <DWC_WRITE_REG32>

				/* Complete the transfer */
				if (epnum == 0) {
 801557c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801557e:	2b00      	cmp	r3, #0
 8015580:	d103      	bne.n	801558a <dwc_otg_pcd_handle_in_ep_intr+0x10a>
					handle_ep0(pcd);
 8015582:	6878      	ldr	r0, [r7, #4]
 8015584:	f7ff fbe6 	bl	8014d54 <handle_ep0>
 8015588:	e002      	b.n	8015590 <dwc_otg_pcd_handle_in_ep_intr+0x110>
					if (!ep->stopped)
						complete_xiso_ep(ep);
				}
#endif /* DWC_UTE_PER_IO */
				else {
					complete_ep(ep);
 801558a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 801558c:	f7ff f958 	bl	8014840 <complete_ep>
				}
			}
			/* Endpoint disable      */
			if (diepint.b.epdisabled) {
 8015590:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8015594:	f003 0302 	and.w	r3, r3, #2
 8015598:	b2db      	uxtb	r3, r3
 801559a:	2b00      	cmp	r3, #0
 801559c:	d018      	beq.n	80155d0 <dwc_otg_pcd_handle_in_ep_intr+0x150>
				DWC_DEBUGPL(DBG_ANY, "EP%d IN disabled\n",
					    epnum);
				handle_in_ep_disable_intr(pcd, epnum);
 801559e:	6878      	ldr	r0, [r7, #4]
 80155a0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80155a2:	f7ff fdb7 	bl	8015114 <handle_in_ep_disable_intr>

				/* Clear the bit in DIEPINTn for this interrupt */
				CLEAR_IN_EP_INTR(core_if, epnum, epdisabled);
 80155a6:	f04f 0300 	mov.w	r3, #0
 80155aa:	633b      	str	r3, [r7, #48]	; 0x30
 80155ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155ae:	f043 0302 	orr.w	r3, r3, #2
 80155b2:	633b      	str	r3, [r7, #48]	; 0x30
 80155b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80155b6:	689a      	ldr	r2, [r3, #8]
 80155b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80155ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80155be:	18d3      	adds	r3, r2, r3
 80155c0:	685b      	ldr	r3, [r3, #4]
 80155c2:	f103 0208 	add.w	r2, r3, #8
 80155c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155c8:	4610      	mov	r0, r2
 80155ca:	4619      	mov	r1, r3
 80155cc:	f7f1 f972 	bl	80068b4 <DWC_WRITE_REG32>
			}
			/* AHB Error */
			if (diepint.b.ahberr) {
 80155d0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80155d4:	f003 0304 	and.w	r3, r3, #4
 80155d8:	b2db      	uxtb	r3, r3
 80155da:	2b00      	cmp	r3, #0
 80155dc:	d014      	beq.n	8015608 <dwc_otg_pcd_handle_in_ep_intr+0x188>
				DWC_ERROR("EP%d IN AHB Error\n", epnum);
				/* Clear the bit in DIEPINTn for this interrupt */
				CLEAR_IN_EP_INTR(core_if, epnum, ahberr);
 80155de:	f04f 0300 	mov.w	r3, #0
 80155e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80155e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80155e6:	f043 0304 	orr.w	r3, r3, #4
 80155ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80155ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80155ee:	689a      	ldr	r2, [r3, #8]
 80155f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80155f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80155f6:	18d3      	adds	r3, r2, r3
 80155f8:	685b      	ldr	r3, [r3, #4]
 80155fa:	f103 0208 	add.w	r2, r3, #8
 80155fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015600:	4610      	mov	r0, r2
 8015602:	4619      	mov	r1, r3
 8015604:	f7f1 f956 	bl	80068b4 <DWC_WRITE_REG32>
			}
			/* TimeOUT Handshake (non-ISOC IN EPs) */
			if (diepint.b.timeout) {
 8015608:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801560c:	f003 0308 	and.w	r3, r3, #8
 8015610:	b2db      	uxtb	r3, r3
 8015612:	2b00      	cmp	r3, #0
 8015614:	d018      	beq.n	8015648 <dwc_otg_pcd_handle_in_ep_intr+0x1c8>
				DWC_ERROR("EP%d IN Time-out\n", epnum);
				handle_in_ep_timeout_intr(pcd, epnum);
 8015616:	6878      	ldr	r0, [r7, #4]
 8015618:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801561a:	f7ff fdff 	bl	801521c <handle_in_ep_timeout_intr>

				CLEAR_IN_EP_INTR(core_if, epnum, timeout);
 801561e:	f04f 0300 	mov.w	r3, #0
 8015622:	62bb      	str	r3, [r7, #40]	; 0x28
 8015624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015626:	f043 0308 	orr.w	r3, r3, #8
 801562a:	62bb      	str	r3, [r7, #40]	; 0x28
 801562c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801562e:	689a      	ldr	r2, [r3, #8]
 8015630:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8015632:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015636:	18d3      	adds	r3, r2, r3
 8015638:	685b      	ldr	r3, [r3, #4]
 801563a:	f103 0208 	add.w	r2, r3, #8
 801563e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015640:	4610      	mov	r0, r2
 8015642:	4619      	mov	r1, r3
 8015644:	f7f1 f936 	bl	80068b4 <DWC_WRITE_REG32>
			}
			/** IN Token received with TxF Empty */
			if (diepint.b.intktxfemp) {
 8015648:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801564c:	f003 0310 	and.w	r3, r3, #16
 8015650:	b2db      	uxtb	r3, r3
 8015652:	2b00      	cmp	r3, #0
 8015654:	d078      	beq.n	8015748 <dwc_otg_pcd_handle_in_ep_intr+0x2c8>
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN TKN TxFifo Empty\n",
					    epnum);
				if (!ep->stopped && epnum != 0) {
 8015656:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015658:	7b1b      	ldrb	r3, [r3, #12]
 801565a:	f003 0301 	and.w	r3, r3, #1
 801565e:	b2db      	uxtb	r3, r3
 8015660:	2b00      	cmp	r3, #0
 8015662:	d12a      	bne.n	80156ba <dwc_otg_pcd_handle_in_ep_intr+0x23a>
 8015664:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8015666:	2b00      	cmp	r3, #0
 8015668:	d027      	beq.n	80156ba <dwc_otg_pcd_handle_in_ep_intr+0x23a>

					diepmsk_data_t diepmsk = {.d32 = 0 };
 801566a:	f04f 0300 	mov.w	r3, #0
 801566e:	627b      	str	r3, [r7, #36]	; 0x24
					diepmsk.b.intktxfemp = 1;
 8015670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015672:	f043 0310 	orr.w	r3, r3, #16
 8015676:	627b      	str	r3, [r7, #36]	; 0x24

					if (core_if->multiproc_int_enable) {
 8015678:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801567a:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 801567e:	2b00      	cmp	r3, #0
 8015680:	d00f      	beq.n	80156a2 <dwc_otg_pcd_handle_in_ep_intr+0x222>
						DWC_MODIFY_REG32
						    (&dev_if->dev_global_regs->diepeachintmsk
 8015682:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015684:	681a      	ldr	r2, [r3, #0]
 8015686:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8015688:	f103 0310 	add.w	r3, r3, #16
 801568c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015690:	18d2      	adds	r2, r2, r3
 8015692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015694:	4610      	mov	r0, r2
 8015696:	4619      	mov	r1, r3
 8015698:	f04f 0200 	mov.w	r2, #0
 801569c:	f7f1 f918 	bl	80068d0 <DWC_MODIFY_REG32>
			/** IN Token received with TxF Empty */
			if (diepint.b.intktxfemp) {
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN TKN TxFifo Empty\n",
					    epnum);
				if (!ep->stopped && epnum != 0) {
 80156a0:	e03d      	b.n	801571e <dwc_otg_pcd_handle_in_ep_intr+0x29e>
						DWC_MODIFY_REG32
						    (&dev_if->dev_global_regs->diepeachintmsk
						     [epnum], diepmsk.d32, 0);
					} else {
						DWC_MODIFY_REG32
						    (&dev_if->dev_global_regs->diepmsk,
 80156a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80156a4:	681b      	ldr	r3, [r3, #0]
 80156a6:	f103 0210 	add.w	r2, r3, #16
 80156aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80156ac:	4610      	mov	r0, r2
 80156ae:	4619      	mov	r1, r3
 80156b0:	f04f 0200 	mov.w	r2, #0
 80156b4:	f7f1 f90c 	bl	80068d0 <DWC_MODIFY_REG32>
			/** IN Token received with TxF Empty */
			if (diepint.b.intktxfemp) {
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN TKN TxFifo Empty\n",
					    epnum);
				if (!ep->stopped && epnum != 0) {
 80156b8:	e031      	b.n	801571e <dwc_otg_pcd_handle_in_ep_intr+0x29e>
					} else {
						DWC_MODIFY_REG32
						    (&dev_if->dev_global_regs->diepmsk,
						     diepmsk.d32, 0);
					}
				} else if (core_if->dma_desc_enable
 80156ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80156bc:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	d02c      	beq.n	801571e <dwc_otg_pcd_handle_in_ep_intr+0x29e>
					   && epnum == 0
 80156c4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80156c6:	2b00      	cmp	r3, #0
 80156c8:	d129      	bne.n	801571e <dwc_otg_pcd_handle_in_ep_intr+0x29e>
					   && pcd->ep0state ==
 80156ca:	687b      	ldr	r3, [r7, #4]
 80156cc:	7b1b      	ldrb	r3, [r3, #12]
 80156ce:	2b05      	cmp	r3, #5
 80156d0:	d125      	bne.n	801571e <dwc_otg_pcd_handle_in_ep_intr+0x29e>
					   EP0_OUT_STATUS_PHASE) {
					// EP0 IN set STALL
					depctl.d32 =
					    DWC_READ_REG32(&dev_if->in_ep_regs
 80156d2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
							   [epnum]->diepctl);
 80156d4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80156d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80156da:	18d3      	adds	r3, r2, r3
 80156dc:	685b      	ldr	r3, [r3, #4]
					   && epnum == 0
					   && pcd->ep0state ==
					   EP0_OUT_STATUS_PHASE) {
					// EP0 IN set STALL
					depctl.d32 =
					    DWC_READ_REG32(&dev_if->in_ep_regs
 80156de:	4618      	mov	r0, r3
 80156e0:	f7f1 f8dc 	bl	800689c <DWC_READ_REG32>
 80156e4:	4603      	mov	r3, r0
				} else if (core_if->dma_desc_enable
					   && epnum == 0
					   && pcd->ep0state ==
					   EP0_OUT_STATUS_PHASE) {
					// EP0 IN set STALL
					depctl.d32 =
 80156e6:	63fb      	str	r3, [r7, #60]	; 0x3c
					    DWC_READ_REG32(&dev_if->in_ep_regs
							   [epnum]->diepctl);

					/* set the disable and stall bits */
					if (depctl.b.epena) {
 80156e8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80156ec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80156f0:	b2db      	uxtb	r3, r3
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	d003      	beq.n	80156fe <dwc_otg_pcd_handle_in_ep_intr+0x27e>
						depctl.b.epdis = 1;
 80156f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80156f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80156fc:	63fb      	str	r3, [r7, #60]	; 0x3c
					}
					depctl.b.stall = 1;
 80156fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015700:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8015704:	63fb      	str	r3, [r7, #60]	; 0x3c
					DWC_WRITE_REG32(&dev_if->in_ep_regs
 8015706:	6d3a      	ldr	r2, [r7, #80]	; 0x50
							[epnum]->diepctl,
 8015708:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801570a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801570e:	18d3      	adds	r3, r2, r3
 8015710:	685b      	ldr	r3, [r3, #4]
					/* set the disable and stall bits */
					if (depctl.b.epena) {
						depctl.b.epdis = 1;
					}
					depctl.b.stall = 1;
					DWC_WRITE_REG32(&dev_if->in_ep_regs
 8015712:	461a      	mov	r2, r3
 8015714:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015716:	4610      	mov	r0, r2
 8015718:	4619      	mov	r1, r3
 801571a:	f7f1 f8cb 	bl	80068b4 <DWC_WRITE_REG32>
							[epnum]->diepctl,
							depctl.d32);
				}
				CLEAR_IN_EP_INTR(core_if, epnum, intktxfemp);
 801571e:	f04f 0300 	mov.w	r3, #0
 8015722:	623b      	str	r3, [r7, #32]
 8015724:	6a3b      	ldr	r3, [r7, #32]
 8015726:	f043 0310 	orr.w	r3, r3, #16
 801572a:	623b      	str	r3, [r7, #32]
 801572c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801572e:	689a      	ldr	r2, [r3, #8]
 8015730:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8015732:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015736:	18d3      	adds	r3, r2, r3
 8015738:	685b      	ldr	r3, [r3, #4]
 801573a:	f103 0208 	add.w	r2, r3, #8
 801573e:	6a3b      	ldr	r3, [r7, #32]
 8015740:	4610      	mov	r0, r2
 8015742:	4619      	mov	r1, r3
 8015744:	f7f1 f8b6 	bl	80068b4 <DWC_WRITE_REG32>
			}
			/** IN Token Received with EP mismatch */
			if (diepint.b.intknepmis) {
 8015748:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801574c:	f003 0320 	and.w	r3, r3, #32
 8015750:	b2db      	uxtb	r3, r3
 8015752:	2b00      	cmp	r3, #0
 8015754:	d014      	beq.n	8015780 <dwc_otg_pcd_handle_in_ep_intr+0x300>
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN TKN EP Mismatch\n", epnum);
				CLEAR_IN_EP_INTR(core_if, epnum, intknepmis);
 8015756:	f04f 0300 	mov.w	r3, #0
 801575a:	61fb      	str	r3, [r7, #28]
 801575c:	69fb      	ldr	r3, [r7, #28]
 801575e:	f043 0320 	orr.w	r3, r3, #32
 8015762:	61fb      	str	r3, [r7, #28]
 8015764:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015766:	689a      	ldr	r2, [r3, #8]
 8015768:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801576a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801576e:	18d3      	adds	r3, r2, r3
 8015770:	685b      	ldr	r3, [r3, #4]
 8015772:	f103 0208 	add.w	r2, r3, #8
 8015776:	69fb      	ldr	r3, [r7, #28]
 8015778:	4610      	mov	r0, r2
 801577a:	4619      	mov	r1, r3
 801577c:	f7f1 f89a 	bl	80068b4 <DWC_WRITE_REG32>
			}
			/** IN Endpoint NAK Effective */
			if (diepint.b.inepnakeff) {
 8015780:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8015784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015788:	b2db      	uxtb	r3, r3
 801578a:	2b00      	cmp	r3, #0
 801578c:	d034      	beq.n	80157f8 <dwc_otg_pcd_handle_in_ep_intr+0x378>
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN EP NAK Effective\n",
					    epnum);
				/* Periodic EP */
				if (ep->disabling) {
 801578e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015790:	7b1b      	ldrb	r3, [r3, #12]
 8015792:	f003 0302 	and.w	r3, r3, #2
 8015796:	b2db      	uxtb	r3, r3
 8015798:	2b00      	cmp	r3, #0
 801579a:	d018      	beq.n	80157ce <dwc_otg_pcd_handle_in_ep_intr+0x34e>
					depctl.d32 = 0;
 801579c:	f04f 0300 	mov.w	r3, #0
 80157a0:	63fb      	str	r3, [r7, #60]	; 0x3c
					depctl.b.snak = 1;
 80157a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80157a4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80157a8:	63fb      	str	r3, [r7, #60]	; 0x3c
					depctl.b.epdis = 1;
 80157aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80157ac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80157b0:	63fb      	str	r3, [r7, #60]	; 0x3c
					DWC_MODIFY_REG32(&dev_if->in_ep_regs
 80157b2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
							 [epnum]->diepctl,
 80157b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80157b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80157ba:	18d3      	adds	r3, r2, r3
 80157bc:	685b      	ldr	r3, [r3, #4]
				/* Periodic EP */
				if (ep->disabling) {
					depctl.d32 = 0;
					depctl.b.snak = 1;
					depctl.b.epdis = 1;
					DWC_MODIFY_REG32(&dev_if->in_ep_regs
 80157be:	4619      	mov	r1, r3
 80157c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80157c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80157c4:	4608      	mov	r0, r1
 80157c6:	4611      	mov	r1, r2
 80157c8:	461a      	mov	r2, r3
 80157ca:	f7f1 f881 	bl	80068d0 <DWC_MODIFY_REG32>
							 [epnum]->diepctl,
							 depctl.d32,
							 depctl.d32);
				}
				CLEAR_IN_EP_INTR(core_if, epnum, inepnakeff);
 80157ce:	f04f 0300 	mov.w	r3, #0
 80157d2:	61bb      	str	r3, [r7, #24]
 80157d4:	69bb      	ldr	r3, [r7, #24]
 80157d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80157da:	61bb      	str	r3, [r7, #24]
 80157dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80157de:	689a      	ldr	r2, [r3, #8]
 80157e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80157e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80157e6:	18d3      	adds	r3, r2, r3
 80157e8:	685b      	ldr	r3, [r3, #4]
 80157ea:	f103 0208 	add.w	r2, r3, #8
 80157ee:	69bb      	ldr	r3, [r7, #24]
 80157f0:	4610      	mov	r0, r2
 80157f2:	4619      	mov	r1, r3
 80157f4:	f7f1 f85e 	bl	80068b4 <DWC_WRITE_REG32>

			}

			/** IN EP Tx FIFO Empty Intr */
			if (diepint.b.emptyintr) {
 80157f8:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80157fc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8015800:	b2db      	uxtb	r3, r3
 8015802:	2b00      	cmp	r3, #0
 8015804:	d018      	beq.n	8015838 <dwc_otg_pcd_handle_in_ep_intr+0x3b8>
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d Tx FIFO Empty Intr \n",
					    epnum);
				write_empty_tx_fifo(pcd, epnum);
 8015806:	6878      	ldr	r0, [r7, #4]
 8015808:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801580a:	f7fd fd8f 	bl	801332c <write_empty_tx_fifo>

				CLEAR_IN_EP_INTR(core_if, epnum, emptyintr);
 801580e:	f04f 0300 	mov.w	r3, #0
 8015812:	617b      	str	r3, [r7, #20]
 8015814:	697b      	ldr	r3, [r7, #20]
 8015816:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801581a:	617b      	str	r3, [r7, #20]
 801581c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801581e:	689a      	ldr	r2, [r3, #8]
 8015820:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8015822:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015826:	18d3      	adds	r3, r2, r3
 8015828:	685b      	ldr	r3, [r3, #4]
 801582a:	f103 0208 	add.w	r2, r3, #8
 801582e:	697b      	ldr	r3, [r7, #20]
 8015830:	4610      	mov	r0, r2
 8015832:	4619      	mov	r1, r3
 8015834:	f7f1 f83e 	bl	80068b4 <DWC_WRITE_REG32>

			}

			/** IN EP BNA Intr */
			if (diepint.b.bna) {
 8015838:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 801583c:	f003 0302 	and.w	r3, r3, #2
 8015840:	b2db      	uxtb	r3, r3
 8015842:	2b00      	cmp	r3, #0
 8015844:	d01c      	beq.n	8015880 <dwc_otg_pcd_handle_in_ep_intr+0x400>
				CLEAR_IN_EP_INTR(core_if, epnum, bna);
 8015846:	f04f 0300 	mov.w	r3, #0
 801584a:	613b      	str	r3, [r7, #16]
 801584c:	693b      	ldr	r3, [r7, #16]
 801584e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8015852:	613b      	str	r3, [r7, #16]
 8015854:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015856:	689a      	ldr	r2, [r3, #8]
 8015858:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801585a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801585e:	18d3      	adds	r3, r2, r3
 8015860:	685b      	ldr	r3, [r3, #4]
 8015862:	f103 0208 	add.w	r2, r3, #8
 8015866:	693b      	ldr	r3, [r7, #16]
 8015868:	4610      	mov	r0, r2
 801586a:	4619      	mov	r1, r3
 801586c:	f7f1 f822 	bl	80068b4 <DWC_WRITE_REG32>
				if (core_if->dma_desc_enable) {
 8015870:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015872:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8015876:	2b00      	cmp	r3, #0
 8015878:	d002      	beq.n	8015880 <dwc_otg_pcd_handle_in_ep_intr+0x400>
						    0xffffffff)
							dwc_otg_pcd_handle_iso_bna(ep);
					} else
#endif				/* DWC_EN_ISOC */
					{
						dwc_otg_pcd_handle_noniso_bna(ep);
 801587a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 801587c:	f7ff fa0e 	bl	8014c9c <dwc_otg_pcd_handle_noniso_bna>
					}
				}
			}
			/* NAK Interrutp */
			if (diepint.b.nak) {
 8015880:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8015884:	f003 0320 	and.w	r3, r3, #32
 8015888:	b2db      	uxtb	r3, r3
 801588a:	2b00      	cmp	r3, #0
 801588c:	d018      	beq.n	80158c0 <dwc_otg_pcd_handle_in_ep_intr+0x440>
				DWC_DEBUGPL(DBG_ANY, "EP%d IN NAK Interrupt\n",
					    epnum);
				handle_in_ep_nak_intr(pcd, epnum);
 801588e:	6878      	ldr	r0, [r7, #4]
 8015890:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8015892:	f7ff fd15 	bl	80152c0 <handle_in_ep_nak_intr>

				CLEAR_IN_EP_INTR(core_if, epnum, nak);
 8015896:	f04f 0300 	mov.w	r3, #0
 801589a:	60fb      	str	r3, [r7, #12]
 801589c:	68fb      	ldr	r3, [r7, #12]
 801589e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80158a2:	60fb      	str	r3, [r7, #12]
 80158a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80158a6:	689a      	ldr	r2, [r3, #8]
 80158a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80158aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80158ae:	18d3      	adds	r3, r2, r3
 80158b0:	685b      	ldr	r3, [r3, #4]
 80158b2:	f103 0208 	add.w	r2, r3, #8
 80158b6:	68fb      	ldr	r3, [r7, #12]
 80158b8:	4610      	mov	r0, r2
 80158ba:	4619      	mov	r1, r3
 80158bc:	f7f0 fffa 	bl	80068b4 <DWC_WRITE_REG32>
			}
		}
		epnum++;
 80158c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80158c2:	f103 0301 	add.w	r3, r3, #1
 80158c6:	65bb      	str	r3, [r7, #88]	; 0x58
		ep_intr >>= 1;
 80158c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80158ca:	ea4f 0353 	mov.w	r3, r3, lsr #1
 80158ce:	65fb      	str	r3, [r7, #92]	; 0x5c

	/* Read in the device interrupt bits */
	ep_intr = dwc_otg_read_dev_all_in_ep_intr(core_if);

	/* Service the Device IN interrupts for each endpoint */
	while (ep_intr) {
 80158d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80158d2:	2b00      	cmp	r3, #0
 80158d4:	f47f adef 	bne.w	80154b6 <dwc_otg_pcd_handle_in_ep_intr+0x36>
		}
		epnum++;
		ep_intr >>= 1;
	}

	return 1;
 80158d8:	f04f 0301 	mov.w	r3, #1
#undef CLEAR_IN_EP_INTR
}
 80158dc:	4618      	mov	r0, r3
 80158de:	f107 0760 	add.w	r7, r7, #96	; 0x60
 80158e2:	46bd      	mov	sp, r7
 80158e4:	bd80      	pop	{r7, pc}
 80158e6:	bf00      	nop

080158e8 <dwc_otg_pcd_handle_out_ep_intr>:
 * -#	If "AHB Error Interrupt" log error
 * -#	If "Setup Phase Done" process Setup Packet (See Standard USB
 *		Command Processing)
 */
static int32_t dwc_otg_pcd_handle_out_ep_intr(dwc_otg_pcd_t * pcd)
{
 80158e8:	b580      	push	{r7, lr}
 80158ea:	b092      	sub	sp, #72	; 0x48
 80158ec:	af00      	add	r7, sp, #0
 80158ee:	6078      	str	r0, [r7, #4]
		doepint.b.__intr = 1; \
		DWC_WRITE_REG32(&__core_if->dev_if->out_ep_regs[__epnum]->doepint, \
		doepint.d32); \
} while (0)

	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80158f0:	687b      	ldr	r3, [r7, #4]
 80158f2:	689b      	ldr	r3, [r3, #8]
 80158f4:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t ep_intr;
	doepint_data_t doepint = {.d32 = 0 };
 80158f6:	f04f 0300 	mov.w	r3, #0
 80158fa:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t epnum = 0;
 80158fc:	f04f 0300 	mov.w	r3, #0
 8015900:	643b      	str	r3, [r7, #64]	; 0x40
	dwc_ep_t *dwc_ep;

	DWC_DEBUGPL(DBG_PCDV, "%s()\n", __func__);

	/* Read in the device interrupt bits */
	ep_intr = dwc_otg_read_dev_all_out_ep_intr(core_if);
 8015902:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8015904:	f7fd f808 	bl	8012918 <dwc_otg_read_dev_all_out_ep_intr>
 8015908:	6478      	str	r0, [r7, #68]	; 0x44

	while (ep_intr) {
 801590a:	e173      	b.n	8015bf4 <dwc_otg_pcd_handle_out_ep_intr+0x30c>
		if (ep_intr & 0x1) {
 801590c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801590e:	f003 0301 	and.w	r3, r3, #1
 8015912:	2b00      	cmp	r3, #0
 8015914:	f000 8166 	beq.w	8015be4 <dwc_otg_pcd_handle_out_ep_intr+0x2fc>
			/* Get EP pointer */
			ep = get_out_ep(pcd, epnum);
 8015918:	6878      	ldr	r0, [r7, #4]
 801591a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801591c:	f7fd f97a 	bl	8012c14 <get_out_ep>
 8015920:	63b8      	str	r0, [r7, #56]	; 0x38
			dwc_ep = &ep->dwc_ep;
 8015922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015924:	f103 0310 	add.w	r3, r3, #16
 8015928:	637b      	str	r3, [r7, #52]	; 0x34
				    "EP%d-%s: type=%d, mps=%d\n",
				    dwc_ep->num, (dwc_ep->is_in ? "IN" : "OUT"),
				    dwc_ep->type, dwc_ep->maxpacket);
#endif
			doepint.d32 =
			    dwc_otg_read_dev_out_ep_intr(core_if, dwc_ep);
 801592a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 801592c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801592e:	f7fd f89d 	bl	8012a6c <dwc_otg_read_dev_out_ep_intr>
 8015932:	4603      	mov	r3, r0
			DWC_DEBUGPL(DBG_PCDV,
				    "EP%d-%s: type=%d, mps=%d\n",
				    dwc_ep->num, (dwc_ep->is_in ? "IN" : "OUT"),
				    dwc_ep->type, dwc_ep->maxpacket);
#endif
			doepint.d32 =
 8015934:	633b      	str	r3, [r7, #48]	; 0x30
			    dwc_otg_read_dev_out_ep_intr(core_if, dwc_ep);

			/* Transfer complete */
			if (doepint.b.xfercompl) {
 8015936:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 801593a:	f003 0301 	and.w	r3, r3, #1
 801593e:	b2db      	uxtb	r3, r3
 8015940:	2b00      	cmp	r3, #0
 8015942:	d040      	beq.n	80159c6 <dwc_otg_pcd_handle_out_ep_intr+0xde>

				if (epnum == 0) {
 8015944:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015946:	2b00      	cmp	r3, #0
 8015948:	d123      	bne.n	8015992 <dwc_otg_pcd_handle_out_ep_intr+0xaa>
					/* Clear the bit in DOEPINTn for this interrupt */
					CLEAR_OUT_EP_INTR(core_if, epnum,
 801594a:	f04f 0300 	mov.w	r3, #0
 801594e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015952:	f043 0301 	orr.w	r3, r3, #1
 8015956:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015958:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801595a:	689a      	ldr	r2, [r3, #8]
 801595c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801595e:	f103 0308 	add.w	r3, r3, #8
 8015962:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015966:	18d3      	adds	r3, r2, r3
 8015968:	685b      	ldr	r3, [r3, #4]
 801596a:	f103 0208 	add.w	r2, r3, #8
 801596e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015970:	4610      	mov	r0, r2
 8015972:	4619      	mov	r1, r3
 8015974:	f7f0 ff9e 	bl	80068b4 <DWC_WRITE_REG32>
							  xfercompl);
					if (core_if->dma_desc_enable == 0
 8015978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801597a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 801597e:	2b00      	cmp	r3, #0
 8015980:	d003      	beq.n	801598a <dwc_otg_pcd_handle_out_ep_intr+0xa2>
					    || pcd->ep0state != EP0_IDLE)
 8015982:	687b      	ldr	r3, [r7, #4]
 8015984:	7b1b      	ldrb	r3, [r3, #12]
 8015986:	2b01      	cmp	r3, #1
 8015988:	d01d      	beq.n	80159c6 <dwc_otg_pcd_handle_out_ep_intr+0xde>
						handle_ep0(pcd);
 801598a:	6878      	ldr	r0, [r7, #4]
 801598c:	f7ff f9e2 	bl	8014d54 <handle_ep0>
 8015990:	e019      	b.n	80159c6 <dwc_otg_pcd_handle_out_ep_intr+0xde>
					if (!ep->stopped)
						complete_xiso_ep(ep);
#endif /* DWC_UTE_PER_IO */
				} else {
					/* Clear the bit in DOEPINTn for this interrupt */
					CLEAR_OUT_EP_INTR(core_if, epnum,
 8015992:	f04f 0300 	mov.w	r3, #0
 8015996:	62bb      	str	r3, [r7, #40]	; 0x28
 8015998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801599a:	f043 0301 	orr.w	r3, r3, #1
 801599e:	62bb      	str	r3, [r7, #40]	; 0x28
 80159a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80159a2:	689a      	ldr	r2, [r3, #8]
 80159a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80159a6:	f103 0308 	add.w	r3, r3, #8
 80159aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80159ae:	18d3      	adds	r3, r2, r3
 80159b0:	685b      	ldr	r3, [r3, #4]
 80159b2:	f103 0208 	add.w	r2, r3, #8
 80159b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80159b8:	4610      	mov	r0, r2
 80159ba:	4619      	mov	r1, r3
 80159bc:	f7f0 ff7a 	bl	80068b4 <DWC_WRITE_REG32>
							  xfercompl);
					complete_ep(ep);
 80159c0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80159c2:	f7fe ff3d 	bl	8014840 <complete_ep>
				}

			}

			/* Endpoint disable      */
			if (doepint.b.epdisabled) {
 80159c6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80159ca:	f003 0302 	and.w	r3, r3, #2
 80159ce:	b2db      	uxtb	r3, r3
 80159d0:	2b00      	cmp	r3, #0
 80159d2:	d016      	beq.n	8015a02 <dwc_otg_pcd_handle_out_ep_intr+0x11a>

				/* Clear the bit in DOEPINTn for this interrupt */
				CLEAR_OUT_EP_INTR(core_if, epnum, epdisabled);
 80159d4:	f04f 0300 	mov.w	r3, #0
 80159d8:	627b      	str	r3, [r7, #36]	; 0x24
 80159da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159dc:	f043 0302 	orr.w	r3, r3, #2
 80159e0:	627b      	str	r3, [r7, #36]	; 0x24
 80159e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80159e4:	689a      	ldr	r2, [r3, #8]
 80159e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80159e8:	f103 0308 	add.w	r3, r3, #8
 80159ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80159f0:	18d3      	adds	r3, r2, r3
 80159f2:	685b      	ldr	r3, [r3, #4]
 80159f4:	f103 0208 	add.w	r2, r3, #8
 80159f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159fa:	4610      	mov	r0, r2
 80159fc:	4619      	mov	r1, r3
 80159fe:	f7f0 ff59 	bl	80068b4 <DWC_WRITE_REG32>
			}
			/* AHB Error */
			if (doepint.b.ahberr) {
 8015a02:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8015a06:	f003 0304 	and.w	r3, r3, #4
 8015a0a:	b2db      	uxtb	r3, r3
 8015a0c:	2b00      	cmp	r3, #0
 8015a0e:	d016      	beq.n	8015a3e <dwc_otg_pcd_handle_out_ep_intr+0x156>
				DWC_ERROR("EP%d OUT AHB Error\n", epnum);
				DWC_ERROR("EP DMA REG	 %d \n",
					  core_if->
					  dev_if->out_ep_regs[epnum]->doepdma);
				CLEAR_OUT_EP_INTR(core_if, epnum, ahberr);
 8015a10:	f04f 0300 	mov.w	r3, #0
 8015a14:	623b      	str	r3, [r7, #32]
 8015a16:	6a3b      	ldr	r3, [r7, #32]
 8015a18:	f043 0304 	orr.w	r3, r3, #4
 8015a1c:	623b      	str	r3, [r7, #32]
 8015a1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015a20:	689a      	ldr	r2, [r3, #8]
 8015a22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015a24:	f103 0308 	add.w	r3, r3, #8
 8015a28:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015a2c:	18d3      	adds	r3, r2, r3
 8015a2e:	685b      	ldr	r3, [r3, #4]
 8015a30:	f103 0208 	add.w	r2, r3, #8
 8015a34:	6a3b      	ldr	r3, [r7, #32]
 8015a36:	4610      	mov	r0, r2
 8015a38:	4619      	mov	r1, r3
 8015a3a:	f7f0 ff3b 	bl	80068b4 <DWC_WRITE_REG32>
			}
			/* Setup Phase Done (contorl EPs) */
			if (doepint.b.setup) {
 8015a3e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8015a42:	f003 0308 	and.w	r3, r3, #8
 8015a46:	b2db      	uxtb	r3, r3
 8015a48:	2b00      	cmp	r3, #0
 8015a4a:	d019      	beq.n	8015a80 <dwc_otg_pcd_handle_out_ep_intr+0x198>
#ifdef DEBUG_EP0
				DWC_DEBUGPL(DBG_PCD, "EP%d SETUP Done\n",
					    epnum);
#endif
				CLEAR_OUT_EP_INTR(core_if, epnum, setup);
 8015a4c:	f04f 0300 	mov.w	r3, #0
 8015a50:	61fb      	str	r3, [r7, #28]
 8015a52:	69fb      	ldr	r3, [r7, #28]
 8015a54:	f043 0308 	orr.w	r3, r3, #8
 8015a58:	61fb      	str	r3, [r7, #28]
 8015a5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015a5c:	689a      	ldr	r2, [r3, #8]
 8015a5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015a60:	f103 0308 	add.w	r3, r3, #8
 8015a64:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015a68:	18d3      	adds	r3, r2, r3
 8015a6a:	685b      	ldr	r3, [r3, #4]
 8015a6c:	f103 0208 	add.w	r2, r3, #8
 8015a70:	69fb      	ldr	r3, [r7, #28]
 8015a72:	4610      	mov	r0, r2
 8015a74:	4619      	mov	r1, r3
 8015a76:	f7f0 ff1d 	bl	80068b4 <DWC_WRITE_REG32>

				handle_ep0(pcd);
 8015a7a:	6878      	ldr	r0, [r7, #4]
 8015a7c:	f7ff f96a 	bl	8014d54 <handle_ep0>
			}

			/** OUT EP BNA Intr */
			if (doepint.b.bna) {
 8015a80:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8015a84:	f003 0302 	and.w	r3, r3, #2
 8015a88:	b2db      	uxtb	r3, r3
 8015a8a:	2b00      	cmp	r3, #0
 8015a8c:	d01e      	beq.n	8015acc <dwc_otg_pcd_handle_out_ep_intr+0x1e4>
				CLEAR_OUT_EP_INTR(core_if, epnum, bna);
 8015a8e:	f04f 0300 	mov.w	r3, #0
 8015a92:	61bb      	str	r3, [r7, #24]
 8015a94:	69bb      	ldr	r3, [r7, #24]
 8015a96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8015a9a:	61bb      	str	r3, [r7, #24]
 8015a9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015a9e:	689a      	ldr	r2, [r3, #8]
 8015aa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015aa2:	f103 0308 	add.w	r3, r3, #8
 8015aa6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015aaa:	18d3      	adds	r3, r2, r3
 8015aac:	685b      	ldr	r3, [r3, #4]
 8015aae:	f103 0208 	add.w	r2, r3, #8
 8015ab2:	69bb      	ldr	r3, [r7, #24]
 8015ab4:	4610      	mov	r0, r2
 8015ab6:	4619      	mov	r1, r3
 8015ab8:	f7f0 fefc 	bl	80068b4 <DWC_WRITE_REG32>
				if (core_if->dma_desc_enable) {
 8015abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015abe:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8015ac2:	2b00      	cmp	r3, #0
 8015ac4:	d002      	beq.n	8015acc <dwc_otg_pcd_handle_out_ep_intr+0x1e4>
						    0xffffffff)
							dwc_otg_pcd_handle_iso_bna(ep);
					} else
#endif				/* DWC_EN_ISOC */
					{
						dwc_otg_pcd_handle_noniso_bna(ep);
 8015ac6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8015ac8:	f7ff f8e8 	bl	8014c9c <dwc_otg_pcd_handle_noniso_bna>
					}
				}
			}
			if (doepint.b.stsphsercvd) {
 8015acc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8015ad0:	f003 0320 	and.w	r3, r3, #32
 8015ad4:	b2db      	uxtb	r3, r3
 8015ad6:	2b00      	cmp	r3, #0
 8015ad8:	d01e      	beq.n	8015b18 <dwc_otg_pcd_handle_out_ep_intr+0x230>
				CLEAR_OUT_EP_INTR(core_if, epnum, stsphsercvd);
 8015ada:	f04f 0300 	mov.w	r3, #0
 8015ade:	617b      	str	r3, [r7, #20]
 8015ae0:	697b      	ldr	r3, [r7, #20]
 8015ae2:	f043 0320 	orr.w	r3, r3, #32
 8015ae6:	617b      	str	r3, [r7, #20]
 8015ae8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015aea:	689a      	ldr	r2, [r3, #8]
 8015aec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015aee:	f103 0308 	add.w	r3, r3, #8
 8015af2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015af6:	18d3      	adds	r3, r2, r3
 8015af8:	685b      	ldr	r3, [r3, #4]
 8015afa:	f103 0208 	add.w	r2, r3, #8
 8015afe:	697b      	ldr	r3, [r7, #20]
 8015b00:	4610      	mov	r0, r2
 8015b02:	4619      	mov	r1, r3
 8015b04:	f7f0 fed6 	bl	80068b4 <DWC_WRITE_REG32>
				if (core_if->dma_desc_enable) {
 8015b08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015b0a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8015b0e:	2b00      	cmp	r3, #0
 8015b10:	d002      	beq.n	8015b18 <dwc_otg_pcd_handle_out_ep_intr+0x230>
					do_setup_in_status_phase(pcd);
 8015b12:	6878      	ldr	r0, [r7, #4]
 8015b14:	f7fe f9c8 	bl	8013ea8 <do_setup_in_status_phase>
				}
			}
			/* Babble Interrutp */
			if (doepint.b.babble) {
 8015b18:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8015b1c:	f003 0310 	and.w	r3, r3, #16
 8015b20:	b2db      	uxtb	r3, r3
 8015b22:	2b00      	cmp	r3, #0
 8015b24:	d01a      	beq.n	8015b5c <dwc_otg_pcd_handle_out_ep_intr+0x274>
				DWC_DEBUGPL(DBG_ANY, "EP%d OUT Babble\n",
					    epnum);
				handle_out_ep_babble_intr(pcd, epnum);
 8015b26:	6878      	ldr	r0, [r7, #4]
 8015b28:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8015b2a:	f7ff fc01 	bl	8015330 <handle_out_ep_babble_intr>

				CLEAR_OUT_EP_INTR(core_if, epnum, babble);
 8015b2e:	f04f 0300 	mov.w	r3, #0
 8015b32:	613b      	str	r3, [r7, #16]
 8015b34:	693b      	ldr	r3, [r7, #16]
 8015b36:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8015b3a:	613b      	str	r3, [r7, #16]
 8015b3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015b3e:	689a      	ldr	r2, [r3, #8]
 8015b40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015b42:	f103 0308 	add.w	r3, r3, #8
 8015b46:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015b4a:	18d3      	adds	r3, r2, r3
 8015b4c:	685b      	ldr	r3, [r3, #4]
 8015b4e:	f103 0208 	add.w	r2, r3, #8
 8015b52:	693b      	ldr	r3, [r7, #16]
 8015b54:	4610      	mov	r0, r2
 8015b56:	4619      	mov	r1, r3
 8015b58:	f7f0 feac 	bl	80068b4 <DWC_WRITE_REG32>
			}
			/* NAK Interrutp */
			if (doepint.b.nak) {
 8015b5c:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8015b60:	f003 0320 	and.w	r3, r3, #32
 8015b64:	b2db      	uxtb	r3, r3
 8015b66:	2b00      	cmp	r3, #0
 8015b68:	d01a      	beq.n	8015ba0 <dwc_otg_pcd_handle_out_ep_intr+0x2b8>
				DWC_DEBUGPL(DBG_ANY, "EP%d OUT NAK\n", epnum);
				handle_out_ep_nak_intr(pcd, epnum);
 8015b6a:	6878      	ldr	r0, [r7, #4]
 8015b6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8015b6e:	f7ff fc17 	bl	80153a0 <handle_out_ep_nak_intr>

				CLEAR_OUT_EP_INTR(core_if, epnum, nak);
 8015b72:	f04f 0300 	mov.w	r3, #0
 8015b76:	60fb      	str	r3, [r7, #12]
 8015b78:	68fb      	ldr	r3, [r7, #12]
 8015b7a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8015b7e:	60fb      	str	r3, [r7, #12]
 8015b80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015b82:	689a      	ldr	r2, [r3, #8]
 8015b84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015b86:	f103 0308 	add.w	r3, r3, #8
 8015b8a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015b8e:	18d3      	adds	r3, r2, r3
 8015b90:	685b      	ldr	r3, [r3, #4]
 8015b92:	f103 0208 	add.w	r2, r3, #8
 8015b96:	68fb      	ldr	r3, [r7, #12]
 8015b98:	4610      	mov	r0, r2
 8015b9a:	4619      	mov	r1, r3
 8015b9c:	f7f0 fe8a 	bl	80068b4 <DWC_WRITE_REG32>
			}
			/* NYET Interrutp */
			if (doepint.b.nyet) {
 8015ba0:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8015ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015ba8:	b2db      	uxtb	r3, r3
 8015baa:	2b00      	cmp	r3, #0
 8015bac:	d01a      	beq.n	8015be4 <dwc_otg_pcd_handle_out_ep_intr+0x2fc>
				DWC_DEBUGPL(DBG_ANY, "EP%d OUT NYET\n", epnum);
				handle_out_ep_nyet_intr(pcd, epnum);
 8015bae:	6878      	ldr	r0, [r7, #4]
 8015bb0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8015bb2:	f7ff fc2d 	bl	8015410 <handle_out_ep_nyet_intr>

				CLEAR_OUT_EP_INTR(core_if, epnum, nyet);
 8015bb6:	f04f 0300 	mov.w	r3, #0
 8015bba:	60bb      	str	r3, [r7, #8]
 8015bbc:	68bb      	ldr	r3, [r7, #8]
 8015bbe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8015bc2:	60bb      	str	r3, [r7, #8]
 8015bc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015bc6:	689a      	ldr	r2, [r3, #8]
 8015bc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015bca:	f103 0308 	add.w	r3, r3, #8
 8015bce:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015bd2:	18d3      	adds	r3, r2, r3
 8015bd4:	685b      	ldr	r3, [r3, #4]
 8015bd6:	f103 0208 	add.w	r2, r3, #8
 8015bda:	68bb      	ldr	r3, [r7, #8]
 8015bdc:	4610      	mov	r0, r2
 8015bde:	4619      	mov	r1, r3
 8015be0:	f7f0 fe68 	bl	80068b4 <DWC_WRITE_REG32>
			}
		}

		epnum++;
 8015be4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015be6:	f103 0301 	add.w	r3, r3, #1
 8015bea:	643b      	str	r3, [r7, #64]	; 0x40
		ep_intr >>= 1;
 8015bec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015bee:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8015bf2:	647b      	str	r3, [r7, #68]	; 0x44
	DWC_DEBUGPL(DBG_PCDV, "%s()\n", __func__);

	/* Read in the device interrupt bits */
	ep_intr = dwc_otg_read_dev_all_out_ep_intr(core_if);

	while (ep_intr) {
 8015bf4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015bf6:	2b00      	cmp	r3, #0
 8015bf8:	f47f ae88 	bne.w	801590c <dwc_otg_pcd_handle_out_ep_intr+0x24>

		epnum++;
		ep_intr >>= 1;
	}

	return 1;
 8015bfc:	f04f 0301 	mov.w	r3, #1

#undef CLEAR_OUT_EP_INTR
}
 8015c00:	4618      	mov	r0, r3
 8015c02:	f107 0748 	add.w	r7, r7, #72	; 0x48
 8015c06:	46bd      	mov	sp, r7
 8015c08:	bd80      	pop	{r7, pc}
 8015c0a:	bf00      	nop

08015c0c <dwc_otg_pcd_handle_incomplete_isoc_in_intr>:
 *	-#	Set incomplete flag in dwc_ep structure
 *	-#	Disable EP; when "Endpoint Disabled" interrupt is received
 *		Flush FIFO
 */
int32_t dwc_otg_pcd_handle_incomplete_isoc_in_intr(dwc_otg_pcd_t * pcd)
{
 8015c0c:	b580      	push	{r7, lr}
 8015c0e:	b084      	sub	sp, #16
 8015c10:	af00      	add	r7, sp, #0
 8015c12:	6078      	str	r0, [r7, #4]
			}
		}
	}

#else
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8015c14:	f04f 0300 	mov.w	r3, #0
 8015c18:	60bb      	str	r3, [r7, #8]
	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n",
		   "IN ISOC Incomplete");

	intr_mask.b.incomplisoin = 1;
 8015c1a:	68bb      	ldr	r3, [r7, #8]
 8015c1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015c20:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8015c22:	687b      	ldr	r3, [r7, #4]
 8015c24:	689b      	ldr	r3, [r3, #8]
 8015c26:	685b      	ldr	r3, [r3, #4]
 8015c28:	f103 0218 	add.w	r2, r3, #24
 8015c2c:	68bb      	ldr	r3, [r7, #8]
 8015c2e:	4610      	mov	r0, r2
 8015c30:	4619      	mov	r1, r3
 8015c32:	f04f 0200 	mov.w	r2, #0
 8015c36:	f7f0 fe4b 	bl	80068d0 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);
#endif				//DWC_EN_ISOC

	/* Clear interrupt */
	gintsts.d32 = 0;
 8015c3a:	f04f 0300 	mov.w	r3, #0
 8015c3e:	60fb      	str	r3, [r7, #12]
	gintsts.b.incomplisoin = 1;
 8015c40:	68fb      	ldr	r3, [r7, #12]
 8015c42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015c46:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	689b      	ldr	r3, [r3, #8]
 8015c4c:	685b      	ldr	r3, [r3, #4]
 8015c4e:	f103 0214 	add.w	r2, r3, #20
 8015c52:	68fb      	ldr	r3, [r7, #12]
 8015c54:	4610      	mov	r0, r2
 8015c56:	4619      	mov	r1, r3
 8015c58:	f7f0 fe2c 	bl	80068b4 <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8015c5c:	f04f 0301 	mov.w	r3, #1
}
 8015c60:	4618      	mov	r0, r3
 8015c62:	f107 0710 	add.w	r7, r7, #16
 8015c66:	46bd      	mov	sp, r7
 8015c68:	bd80      	pop	{r7, pc}
 8015c6a:	bf00      	nop

08015c6c <dwc_otg_pcd_handle_incomplete_isoc_out_intr>:
 *	-#	Read any data from the FIFO
 *	-#	Disable EP. When "Endpoint Disabled" interrupt is received
 *		re-enable EP.
 */
int32_t dwc_otg_pcd_handle_incomplete_isoc_out_intr(dwc_otg_pcd_t * pcd)
{
 8015c6c:	b580      	push	{r7, lr}
 8015c6e:	b084      	sub	sp, #16
 8015c70:	af00      	add	r7, sp, #0
 8015c72:	6078      	str	r0, [r7, #4]
			}
		}
	}
#else
	/** @todo implement ISR */
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8015c74:	f04f 0300 	mov.w	r3, #0
 8015c78:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n",
		   "OUT ISOC Incomplete");

	intr_mask.b.incomplisoout = 1;
 8015c7a:	68bb      	ldr	r3, [r7, #8]
 8015c7c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8015c80:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8015c82:	687b      	ldr	r3, [r7, #4]
 8015c84:	689b      	ldr	r3, [r3, #8]
 8015c86:	685b      	ldr	r3, [r3, #4]
 8015c88:	f103 0218 	add.w	r2, r3, #24
 8015c8c:	68bb      	ldr	r3, [r7, #8]
 8015c8e:	4610      	mov	r0, r2
 8015c90:	4619      	mov	r1, r3
 8015c92:	f04f 0200 	mov.w	r2, #0
 8015c96:	f7f0 fe1b 	bl	80068d0 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

#endif /* DWC_EN_ISOC */

	/* Clear interrupt */
	gintsts.d32 = 0;
 8015c9a:	f04f 0300 	mov.w	r3, #0
 8015c9e:	60fb      	str	r3, [r7, #12]
	gintsts.b.incomplisoout = 1;
 8015ca0:	68fb      	ldr	r3, [r7, #12]
 8015ca2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8015ca6:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8015ca8:	687b      	ldr	r3, [r7, #4]
 8015caa:	689b      	ldr	r3, [r3, #8]
 8015cac:	685b      	ldr	r3, [r3, #4]
 8015cae:	f103 0214 	add.w	r2, r3, #20
 8015cb2:	68fb      	ldr	r3, [r7, #12]
 8015cb4:	4610      	mov	r0, r2
 8015cb6:	4619      	mov	r1, r3
 8015cb8:	f7f0 fdfc 	bl	80068b4 <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8015cbc:	f04f 0301 	mov.w	r3, #1
}
 8015cc0:	4618      	mov	r0, r3
 8015cc2:	f107 0710 	add.w	r7, r7, #16
 8015cc6:	46bd      	mov	sp, r7
 8015cc8:	bd80      	pop	{r7, pc}
 8015cca:	bf00      	nop

08015ccc <dwc_otg_pcd_handle_in_nak_effective>:
/**
 * This function handles the Global IN NAK Effective interrupt.
 *
 */
int32_t dwc_otg_pcd_handle_in_nak_effective(dwc_otg_pcd_t * pcd)
{
 8015ccc:	b580      	push	{r7, lr}
 8015cce:	b088      	sub	sp, #32
 8015cd0:	af00      	add	r7, sp, #0
 8015cd2:	6078      	str	r0, [r7, #4]
	dwc_otg_dev_if_t *dev_if = GET_CORE_IF(pcd)->dev_if;
 8015cd4:	687b      	ldr	r3, [r7, #4]
 8015cd6:	689b      	ldr	r3, [r3, #8]
 8015cd8:	689b      	ldr	r3, [r3, #8]
 8015cda:	61bb      	str	r3, [r7, #24]
	depctl_data_t diepctl = {.d32 = 0 };
 8015cdc:	f04f 0300 	mov.w	r3, #0
 8015ce0:	617b      	str	r3, [r7, #20]
	depctl_data_t diepctl_rd = {.d32 = 0 };
 8015ce2:	f04f 0300 	mov.w	r3, #0
 8015ce6:	613b      	str	r3, [r7, #16]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8015ce8:	f04f 0300 	mov.w	r3, #0
 8015cec:	60fb      	str	r3, [r7, #12]
	int i;

	DWC_DEBUGPL(DBG_PCD, "Global IN NAK Effective\n");

	/* Disable all active IN EPs */
	diepctl.b.epdis = 1;
 8015cee:	697b      	ldr	r3, [r7, #20]
 8015cf0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8015cf4:	617b      	str	r3, [r7, #20]
	diepctl.b.snak = 1;
 8015cf6:	697b      	ldr	r3, [r7, #20]
 8015cf8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8015cfc:	617b      	str	r3, [r7, #20]

	for (i = 0; i <= dev_if->num_in_eps; i++) {
 8015cfe:	f04f 0300 	mov.w	r3, #0
 8015d02:	61fb      	str	r3, [r7, #28]
 8015d04:	e020      	b.n	8015d48 <dwc_otg_pcd_handle_in_nak_effective+0x7c>
		diepctl_rd.d32 =
		    DWC_READ_REG32(&dev_if->in_ep_regs[i]->diepctl);
 8015d06:	69ba      	ldr	r2, [r7, #24]
 8015d08:	69fb      	ldr	r3, [r7, #28]
 8015d0a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015d0e:	18d3      	adds	r3, r2, r3
 8015d10:	685b      	ldr	r3, [r3, #4]
 8015d12:	4618      	mov	r0, r3
 8015d14:	f7f0 fdc2 	bl	800689c <DWC_READ_REG32>
 8015d18:	4603      	mov	r3, r0
	/* Disable all active IN EPs */
	diepctl.b.epdis = 1;
	diepctl.b.snak = 1;

	for (i = 0; i <= dev_if->num_in_eps; i++) {
		diepctl_rd.d32 =
 8015d1a:	613b      	str	r3, [r7, #16]
		    DWC_READ_REG32(&dev_if->in_ep_regs[i]->diepctl);
		if (diepctl_rd.b.epena) {
 8015d1c:	7cfb      	ldrb	r3, [r7, #19]
 8015d1e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8015d22:	b2db      	uxtb	r3, r3
 8015d24:	2b00      	cmp	r3, #0
 8015d26:	d00b      	beq.n	8015d40 <dwc_otg_pcd_handle_in_nak_effective+0x74>
			DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepctl,
 8015d28:	69ba      	ldr	r2, [r7, #24]
 8015d2a:	69fb      	ldr	r3, [r7, #28]
 8015d2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015d30:	18d3      	adds	r3, r2, r3
 8015d32:	685b      	ldr	r3, [r3, #4]
 8015d34:	461a      	mov	r2, r3
 8015d36:	697b      	ldr	r3, [r7, #20]
 8015d38:	4610      	mov	r0, r2
 8015d3a:	4619      	mov	r1, r3
 8015d3c:	f7f0 fdba 	bl	80068b4 <DWC_WRITE_REG32>

	/* Disable all active IN EPs */
	diepctl.b.epdis = 1;
	diepctl.b.snak = 1;

	for (i = 0; i <= dev_if->num_in_eps; i++) {
 8015d40:	69fb      	ldr	r3, [r7, #28]
 8015d42:	f103 0301 	add.w	r3, r3, #1
 8015d46:	61fb      	str	r3, [r7, #28]
 8015d48:	69bb      	ldr	r3, [r7, #24]
 8015d4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8015d4e:	461a      	mov	r2, r3
 8015d50:	69fb      	ldr	r3, [r7, #28]
 8015d52:	429a      	cmp	r2, r3
 8015d54:	dad7      	bge.n	8015d06 <dwc_otg_pcd_handle_in_nak_effective+0x3a>
			DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepctl,
					diepctl.d32);
		}
	}
	/* Disable the Global IN NAK Effective Interrupt */
	intr_mask.b.ginnakeff = 1;
 8015d56:	68fb      	ldr	r3, [r7, #12]
 8015d58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015d5c:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8015d5e:	687b      	ldr	r3, [r7, #4]
 8015d60:	689b      	ldr	r3, [r3, #8]
 8015d62:	685b      	ldr	r3, [r3, #4]
 8015d64:	f103 0218 	add.w	r2, r3, #24
 8015d68:	68fb      	ldr	r3, [r7, #12]
 8015d6a:	4610      	mov	r0, r2
 8015d6c:	4619      	mov	r1, r3
 8015d6e:	f04f 0200 	mov.w	r2, #0
 8015d72:	f7f0 fdad 	bl	80068d0 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 8015d76:	f04f 0300 	mov.w	r3, #0
 8015d7a:	60bb      	str	r3, [r7, #8]
	gintsts.b.ginnakeff = 1;
 8015d7c:	68bb      	ldr	r3, [r7, #8]
 8015d7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015d82:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	689b      	ldr	r3, [r3, #8]
 8015d88:	685b      	ldr	r3, [r3, #4]
 8015d8a:	f103 0214 	add.w	r2, r3, #20
 8015d8e:	68bb      	ldr	r3, [r7, #8]
 8015d90:	4610      	mov	r0, r2
 8015d92:	4619      	mov	r1, r3
 8015d94:	f7f0 fd8e 	bl	80068b4 <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8015d98:	f04f 0301 	mov.w	r3, #1
}
 8015d9c:	4618      	mov	r0, r3
 8015d9e:	f107 0720 	add.w	r7, r7, #32
 8015da2:	46bd      	mov	sp, r7
 8015da4:	bd80      	pop	{r7, pc}
 8015da6:	bf00      	nop

08015da8 <dwc_otg_pcd_handle_out_nak_effective>:
/**
 * OUT NAK Effective.
 *
 */
int32_t dwc_otg_pcd_handle_out_nak_effective(dwc_otg_pcd_t * pcd)
{
 8015da8:	b580      	push	{r7, lr}
 8015daa:	b084      	sub	sp, #16
 8015dac:	af00      	add	r7, sp, #0
 8015dae:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8015db0:	f04f 0300 	mov.w	r3, #0
 8015db4:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n",
		   "Global IN NAK Effective\n");
	/* Disable the Global IN NAK Effective Interrupt */
	intr_mask.b.goutnakeff = 1;
 8015db6:	68fb      	ldr	r3, [r7, #12]
 8015db8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015dbc:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8015dbe:	687b      	ldr	r3, [r7, #4]
 8015dc0:	689b      	ldr	r3, [r3, #8]
 8015dc2:	685b      	ldr	r3, [r3, #4]
 8015dc4:	f103 0218 	add.w	r2, r3, #24
 8015dc8:	68fb      	ldr	r3, [r7, #12]
 8015dca:	4610      	mov	r0, r2
 8015dcc:	4619      	mov	r1, r3
 8015dce:	f04f 0200 	mov.w	r2, #0
 8015dd2:	f7f0 fd7d 	bl	80068d0 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 8015dd6:	f04f 0300 	mov.w	r3, #0
 8015dda:	60bb      	str	r3, [r7, #8]
	gintsts.b.goutnakeff = 1;
 8015ddc:	68bb      	ldr	r3, [r7, #8]
 8015dde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015de2:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	689b      	ldr	r3, [r3, #8]
 8015de8:	685b      	ldr	r3, [r3, #4]
 8015dea:	f103 0214 	add.w	r2, r3, #20
 8015dee:	68bb      	ldr	r3, [r7, #8]
 8015df0:	4610      	mov	r0, r2
 8015df2:	4619      	mov	r1, r3
 8015df4:	f7f0 fd5e 	bl	80068b4 <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8015df8:	f04f 0301 	mov.w	r3, #1
}
 8015dfc:	4618      	mov	r0, r3
 8015dfe:	f107 0710 	add.w	r7, r7, #16
 8015e02:	46bd      	mov	sp, r7
 8015e04:	bd80      	pop	{r7, pc}
 8015e06:	bf00      	nop

08015e08 <dwc_otg_pcd_handle_intr>:
 *
 * All interrupt registers are processed from LSB to MSB.
 *
 */
int32_t dwc_otg_pcd_handle_intr(dwc_otg_pcd_t * pcd)
{
 8015e08:	b580      	push	{r7, lr}
 8015e0a:	b086      	sub	sp, #24
 8015e0c:	af00      	add	r7, sp, #0
 8015e0e:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8015e10:	687b      	ldr	r3, [r7, #4]
 8015e12:	689b      	ldr	r3, [r3, #8]
 8015e14:	613b      	str	r3, [r7, #16]
#ifdef VERBOSE
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
#endif
	gintsts_data_t gintr_status;
	int32_t retval = 0;
 8015e16:	f04f 0300 	mov.w	r3, #0
 8015e1a:	617b      	str	r3, [r7, #20]

	/* Exit from ISR if core is hibernated */
	if (core_if->hibernation_suspend == 1) {
 8015e1c:	693b      	ldr	r3, [r7, #16]
 8015e1e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8015e22:	2b01      	cmp	r3, #1
 8015e24:	d101      	bne.n	8015e2a <dwc_otg_pcd_handle_intr+0x22>
		return retval;
 8015e26:	697b      	ldr	r3, [r7, #20]
 8015e28:	e108      	b.n	801603c <dwc_otg_pcd_handle_intr+0x234>
		    __func__,
		    DWC_READ_REG32(&global_regs->gintsts),
		    DWC_READ_REG32(&global_regs->gintmsk));
#endif

	if (dwc_otg_is_device_mode(core_if)) {
 8015e2a:	6938      	ldr	r0, [r7, #16]
 8015e2c:	f7f7 f898 	bl	800cf60 <dwc_otg_is_device_mode>
 8015e30:	4603      	mov	r3, r0
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	f000 8101 	beq.w	801603a <dwc_otg_pcd_handle_intr+0x232>
		DWC_SPINLOCK(pcd->lock);
 8015e38:	687b      	ldr	r3, [r7, #4]
 8015e3a:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8015e3e:	4618      	mov	r0, r3
 8015e40:	f7f0 fd70 	bl	8006924 <DWC_SPINLOCK>
		DWC_DEBUGPL(DBG_PCDV, "%s() gintsts=%08x  gintmsk=%08x\n",
			    __func__,
			    DWC_READ_REG32(&global_regs->gintsts),
			    DWC_READ_REG32(&global_regs->gintmsk));
#endif
		dwc_otg_handle_common_intr(core_if);
 8015e44:	6938      	ldr	r0, [r7, #16]
 8015e46:	f7fa fc63 	bl	8010710 <dwc_otg_handle_common_intr>
		gintr_status.d32 = dwc_otg_read_core_intr(core_if);
 8015e4a:	6938      	ldr	r0, [r7, #16]
 8015e4c:	f7fc fd0e 	bl	801286c <dwc_otg_read_core_intr>
 8015e50:	4603      	mov	r3, r0
 8015e52:	60fb      	str	r3, [r7, #12]

		DWC_DEBUGPL(DBG_PCDV, "%s: gintsts&gintmsk=%08x\n",
			    __func__, gintr_status.d32);

		if (gintr_status.b.sofintr) {
 8015e54:	7b3b      	ldrb	r3, [r7, #12]
 8015e56:	f003 0308 	and.w	r3, r3, #8
 8015e5a:	b2db      	uxtb	r3, r3
 8015e5c:	2b00      	cmp	r3, #0
 8015e5e:	d006      	beq.n	8015e6e <dwc_otg_pcd_handle_intr+0x66>
			retval |= dwc_otg_pcd_handle_sof_intr(pcd);
 8015e60:	6878      	ldr	r0, [r7, #4]
 8015e62:	f7fd f81d 	bl	8012ea0 <dwc_otg_pcd_handle_sof_intr>
 8015e66:	4603      	mov	r3, r0
 8015e68:	697a      	ldr	r2, [r7, #20]
 8015e6a:	4313      	orrs	r3, r2
 8015e6c:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.rxstsqlvl) {
 8015e6e:	7b3b      	ldrb	r3, [r7, #12]
 8015e70:	f003 0310 	and.w	r3, r3, #16
 8015e74:	b2db      	uxtb	r3, r3
 8015e76:	2b00      	cmp	r3, #0
 8015e78:	d006      	beq.n	8015e88 <dwc_otg_pcd_handle_intr+0x80>
			retval |=
			    dwc_otg_pcd_handle_rx_status_q_level_intr(pcd);
 8015e7a:	6878      	ldr	r0, [r7, #4]
 8015e7c:	f7fd f82e 	bl	8012edc <dwc_otg_pcd_handle_rx_status_q_level_intr>
 8015e80:	4603      	mov	r3, r0

		if (gintr_status.b.sofintr) {
			retval |= dwc_otg_pcd_handle_sof_intr(pcd);
		}
		if (gintr_status.b.rxstsqlvl) {
			retval |=
 8015e82:	697a      	ldr	r2, [r7, #20]
 8015e84:	4313      	orrs	r3, r2
 8015e86:	617b      	str	r3, [r7, #20]
			    dwc_otg_pcd_handle_rx_status_q_level_intr(pcd);
		}
		if (gintr_status.b.nptxfempty) {
 8015e88:	7b3b      	ldrb	r3, [r7, #12]
 8015e8a:	f003 0320 	and.w	r3, r3, #32
 8015e8e:	b2db      	uxtb	r3, r3
 8015e90:	2b00      	cmp	r3, #0
 8015e92:	d006      	beq.n	8015ea2 <dwc_otg_pcd_handle_intr+0x9a>
			retval |= dwc_otg_pcd_handle_np_tx_fifo_empty_intr(pcd);
 8015e94:	6878      	ldr	r0, [r7, #4]
 8015e96:	f7fd f9a5 	bl	80131e4 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr>
 8015e9a:	4603      	mov	r3, r0
 8015e9c:	697a      	ldr	r2, [r7, #20]
 8015e9e:	4313      	orrs	r3, r2
 8015ea0:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.ginnakeff) {
 8015ea2:	7b3b      	ldrb	r3, [r7, #12]
 8015ea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015ea8:	b2db      	uxtb	r3, r3
 8015eaa:	2b00      	cmp	r3, #0
 8015eac:	d006      	beq.n	8015ebc <dwc_otg_pcd_handle_intr+0xb4>
			retval |= dwc_otg_pcd_handle_in_nak_effective(pcd);
 8015eae:	6878      	ldr	r0, [r7, #4]
 8015eb0:	f7ff ff0c 	bl	8015ccc <dwc_otg_pcd_handle_in_nak_effective>
 8015eb4:	4603      	mov	r3, r0
 8015eb6:	697a      	ldr	r2, [r7, #20]
 8015eb8:	4313      	orrs	r3, r2
 8015eba:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.goutnakeff) {
 8015ebc:	7b3b      	ldrb	r3, [r7, #12]
 8015ebe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8015ec2:	b2db      	uxtb	r3, r3
 8015ec4:	2b00      	cmp	r3, #0
 8015ec6:	d006      	beq.n	8015ed6 <dwc_otg_pcd_handle_intr+0xce>
			retval |= dwc_otg_pcd_handle_out_nak_effective(pcd);
 8015ec8:	6878      	ldr	r0, [r7, #4]
 8015eca:	f7ff ff6d 	bl	8015da8 <dwc_otg_pcd_handle_out_nak_effective>
 8015ece:	4603      	mov	r3, r0
 8015ed0:	697a      	ldr	r2, [r7, #20]
 8015ed2:	4313      	orrs	r3, r2
 8015ed4:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.i2cintr) {
 8015ed6:	7b7b      	ldrb	r3, [r7, #13]
 8015ed8:	f003 0302 	and.w	r3, r3, #2
 8015edc:	b2db      	uxtb	r3, r3
 8015ede:	2b00      	cmp	r3, #0
 8015ee0:	d006      	beq.n	8015ef0 <dwc_otg_pcd_handle_intr+0xe8>
			retval |= dwc_otg_pcd_handle_i2c_intr(pcd);
 8015ee2:	6878      	ldr	r0, [r7, #4]
 8015ee4:	f7fd fb66 	bl	80135b4 <dwc_otg_pcd_handle_i2c_intr>
 8015ee8:	4603      	mov	r3, r0
 8015eea:	697a      	ldr	r2, [r7, #20]
 8015eec:	4313      	orrs	r3, r2
 8015eee:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.erlysuspend) {
 8015ef0:	7b7b      	ldrb	r3, [r7, #13]
 8015ef2:	f003 0304 	and.w	r3, r3, #4
 8015ef6:	b2db      	uxtb	r3, r3
 8015ef8:	2b00      	cmp	r3, #0
 8015efa:	d006      	beq.n	8015f0a <dwc_otg_pcd_handle_intr+0x102>
			retval |= dwc_otg_pcd_handle_early_suspend_intr(pcd);
 8015efc:	6878      	ldr	r0, [r7, #4]
 8015efe:	f7fd fb89 	bl	8013614 <dwc_otg_pcd_handle_early_suspend_intr>
 8015f02:	4603      	mov	r3, r0
 8015f04:	697a      	ldr	r2, [r7, #20]
 8015f06:	4313      	orrs	r3, r2
 8015f08:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.usbreset) {
 8015f0a:	7b7b      	ldrb	r3, [r7, #13]
 8015f0c:	f003 0310 	and.w	r3, r3, #16
 8015f10:	b2db      	uxtb	r3, r3
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	d006      	beq.n	8015f24 <dwc_otg_pcd_handle_intr+0x11c>
			retval |= dwc_otg_pcd_handle_usb_reset_intr(pcd);
 8015f16:	6878      	ldr	r0, [r7, #4]
 8015f18:	f7fd fc38 	bl	801378c <dwc_otg_pcd_handle_usb_reset_intr>
 8015f1c:	4603      	mov	r3, r0
 8015f1e:	697a      	ldr	r2, [r7, #20]
 8015f20:	4313      	orrs	r3, r2
 8015f22:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.enumdone) {
 8015f24:	7b7b      	ldrb	r3, [r7, #13]
 8015f26:	f003 0320 	and.w	r3, r3, #32
 8015f2a:	b2db      	uxtb	r3, r3
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	d006      	beq.n	8015f3e <dwc_otg_pcd_handle_intr+0x136>
			retval |= dwc_otg_pcd_handle_enum_done_intr(pcd);
 8015f30:	6878      	ldr	r0, [r7, #4]
 8015f32:	f7fd fdd7 	bl	8013ae4 <dwc_otg_pcd_handle_enum_done_intr>
 8015f36:	4603      	mov	r3, r0
 8015f38:	697a      	ldr	r2, [r7, #20]
 8015f3a:	4313      	orrs	r3, r2
 8015f3c:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.isooutdrop) {
 8015f3e:	7b7b      	ldrb	r3, [r7, #13]
 8015f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015f44:	b2db      	uxtb	r3, r3
 8015f46:	2b00      	cmp	r3, #0
 8015f48:	d006      	beq.n	8015f58 <dwc_otg_pcd_handle_intr+0x150>
			retval |=
			    dwc_otg_pcd_handle_isoc_out_packet_dropped_intr
			    (pcd);
 8015f4a:	6878      	ldr	r0, [r7, #4]
 8015f4c:	f7fd fed4 	bl	8013cf8 <dwc_otg_pcd_handle_isoc_out_packet_dropped_intr>
 8015f50:	4603      	mov	r3, r0
		}
		if (gintr_status.b.enumdone) {
			retval |= dwc_otg_pcd_handle_enum_done_intr(pcd);
		}
		if (gintr_status.b.isooutdrop) {
			retval |=
 8015f52:	697a      	ldr	r2, [r7, #20]
 8015f54:	4313      	orrs	r3, r2
 8015f56:	617b      	str	r3, [r7, #20]
			    dwc_otg_pcd_handle_isoc_out_packet_dropped_intr
			    (pcd);
		}
		if (gintr_status.b.eopframe) {
 8015f58:	7b7b      	ldrb	r3, [r7, #13]
 8015f5a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8015f5e:	b2db      	uxtb	r3, r3
 8015f60:	2b00      	cmp	r3, #0
 8015f62:	d006      	beq.n	8015f72 <dwc_otg_pcd_handle_intr+0x16a>
			retval |=
			    dwc_otg_pcd_handle_end_periodic_frame_intr(pcd);
 8015f64:	6878      	ldr	r0, [r7, #4]
 8015f66:	f7fd fef7 	bl	8013d58 <dwc_otg_pcd_handle_end_periodic_frame_intr>
 8015f6a:	4603      	mov	r3, r0
			retval |=
			    dwc_otg_pcd_handle_isoc_out_packet_dropped_intr
			    (pcd);
		}
		if (gintr_status.b.eopframe) {
			retval |=
 8015f6c:	697a      	ldr	r2, [r7, #20]
 8015f6e:	4313      	orrs	r3, r2
 8015f70:	617b      	str	r3, [r7, #20]
			    dwc_otg_pcd_handle_end_periodic_frame_intr(pcd);
		}
		if (gintr_status.b.epmismatch) {
 8015f72:	7bbb      	ldrb	r3, [r7, #14]
 8015f74:	f003 0302 	and.w	r3, r3, #2
 8015f78:	b2db      	uxtb	r3, r3
 8015f7a:	2b00      	cmp	r3, #0
 8015f7c:	d006      	beq.n	8015f8c <dwc_otg_pcd_handle_intr+0x184>
			retval |= dwc_otg_pcd_handle_ep_mismatch_intr(core_if);
 8015f7e:	6938      	ldr	r0, [r7, #16]
 8015f80:	f7fd ff1a 	bl	8013db8 <dwc_otg_pcd_handle_ep_mismatch_intr>
 8015f84:	4603      	mov	r3, r0
 8015f86:	697a      	ldr	r2, [r7, #20]
 8015f88:	4313      	orrs	r3, r2
 8015f8a:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.inepint) {
 8015f8c:	7bbb      	ldrb	r3, [r7, #14]
 8015f8e:	f003 0304 	and.w	r3, r3, #4
 8015f92:	b2db      	uxtb	r3, r3
 8015f94:	2b00      	cmp	r3, #0
 8015f96:	d00b      	beq.n	8015fb0 <dwc_otg_pcd_handle_intr+0x1a8>
			if (!core_if->multiproc_int_enable) {
 8015f98:	693b      	ldr	r3, [r7, #16]
 8015f9a:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	d106      	bne.n	8015fb0 <dwc_otg_pcd_handle_intr+0x1a8>
				retval |= dwc_otg_pcd_handle_in_ep_intr(pcd);
 8015fa2:	6878      	ldr	r0, [r7, #4]
 8015fa4:	f7ff fa6c 	bl	8015480 <dwc_otg_pcd_handle_in_ep_intr>
 8015fa8:	4603      	mov	r3, r0
 8015faa:	697a      	ldr	r2, [r7, #20]
 8015fac:	4313      	orrs	r3, r2
 8015fae:	617b      	str	r3, [r7, #20]
			}
		}
		if (gintr_status.b.outepintr) {
 8015fb0:	7bbb      	ldrb	r3, [r7, #14]
 8015fb2:	f003 0308 	and.w	r3, r3, #8
 8015fb6:	b2db      	uxtb	r3, r3
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d00b      	beq.n	8015fd4 <dwc_otg_pcd_handle_intr+0x1cc>
			if (!core_if->multiproc_int_enable) {
 8015fbc:	693b      	ldr	r3, [r7, #16]
 8015fbe:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8015fc2:	2b00      	cmp	r3, #0
 8015fc4:	d106      	bne.n	8015fd4 <dwc_otg_pcd_handle_intr+0x1cc>
				retval |= dwc_otg_pcd_handle_out_ep_intr(pcd);
 8015fc6:	6878      	ldr	r0, [r7, #4]
 8015fc8:	f7ff fc8e 	bl	80158e8 <dwc_otg_pcd_handle_out_ep_intr>
 8015fcc:	4603      	mov	r3, r0
 8015fce:	697a      	ldr	r2, [r7, #20]
 8015fd0:	4313      	orrs	r3, r2
 8015fd2:	617b      	str	r3, [r7, #20]
			}
		}
		if (gintr_status.b.incomplisoin) {
 8015fd4:	7bbb      	ldrb	r3, [r7, #14]
 8015fd6:	f003 0310 	and.w	r3, r3, #16
 8015fda:	b2db      	uxtb	r3, r3
 8015fdc:	2b00      	cmp	r3, #0
 8015fde:	d006      	beq.n	8015fee <dwc_otg_pcd_handle_intr+0x1e6>
			retval |=
			    dwc_otg_pcd_handle_incomplete_isoc_in_intr(pcd);
 8015fe0:	6878      	ldr	r0, [r7, #4]
 8015fe2:	f7ff fe13 	bl	8015c0c <dwc_otg_pcd_handle_incomplete_isoc_in_intr>
 8015fe6:	4603      	mov	r3, r0
			if (!core_if->multiproc_int_enable) {
				retval |= dwc_otg_pcd_handle_out_ep_intr(pcd);
			}
		}
		if (gintr_status.b.incomplisoin) {
			retval |=
 8015fe8:	697a      	ldr	r2, [r7, #20]
 8015fea:	4313      	orrs	r3, r2
 8015fec:	617b      	str	r3, [r7, #20]
			    dwc_otg_pcd_handle_incomplete_isoc_in_intr(pcd);
		}
		if (gintr_status.b.incomplisoout) {
 8015fee:	7bbb      	ldrb	r3, [r7, #14]
 8015ff0:	f003 0320 	and.w	r3, r3, #32
 8015ff4:	b2db      	uxtb	r3, r3
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	d006      	beq.n	8016008 <dwc_otg_pcd_handle_intr+0x200>
			retval |=
			    dwc_otg_pcd_handle_incomplete_isoc_out_intr(pcd);
 8015ffa:	6878      	ldr	r0, [r7, #4]
 8015ffc:	f7ff fe36 	bl	8015c6c <dwc_otg_pcd_handle_incomplete_isoc_out_intr>
 8016000:	4603      	mov	r3, r0
		if (gintr_status.b.incomplisoin) {
			retval |=
			    dwc_otg_pcd_handle_incomplete_isoc_in_intr(pcd);
		}
		if (gintr_status.b.incomplisoout) {
			retval |=
 8016002:	697a      	ldr	r2, [r7, #20]
 8016004:	4313      	orrs	r3, r2
 8016006:	617b      	str	r3, [r7, #20]

		/* In MPI mode De vice Endpoints intterrupts are asserted
		 * without setting outepintr and inepint bits set, so these
		 * Interrupt handlers are called without checking these bit-fields
		 */
		if (core_if->multiproc_int_enable) {
 8016008:	693b      	ldr	r3, [r7, #16]
 801600a:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 801600e:	2b00      	cmp	r3, #0
 8016010:	d00d      	beq.n	801602e <dwc_otg_pcd_handle_intr+0x226>
			retval |= dwc_otg_pcd_handle_in_ep_intr(pcd);
 8016012:	6878      	ldr	r0, [r7, #4]
 8016014:	f7ff fa34 	bl	8015480 <dwc_otg_pcd_handle_in_ep_intr>
 8016018:	4603      	mov	r3, r0
 801601a:	697a      	ldr	r2, [r7, #20]
 801601c:	4313      	orrs	r3, r2
 801601e:	617b      	str	r3, [r7, #20]
			retval |= dwc_otg_pcd_handle_out_ep_intr(pcd);
 8016020:	6878      	ldr	r0, [r7, #4]
 8016022:	f7ff fc61 	bl	80158e8 <dwc_otg_pcd_handle_out_ep_intr>
 8016026:	4603      	mov	r3, r0
 8016028:	697a      	ldr	r2, [r7, #20]
 801602a:	4313      	orrs	r3, r2
 801602c:	617b      	str	r3, [r7, #20]
		}
#ifdef VERBOSE
		DWC_DEBUGPL(DBG_PCDV, "%s() gintsts=%0x\n", __func__,
			    DWC_READ_REG32(&global_regs->gintsts));
#endif
		DWC_SPINUNLOCK(pcd->lock);
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8016034:	4618      	mov	r0, r3
 8016036:	f7f0 fc7f 	bl	8006938 <DWC_SPINUNLOCK>
	}
	return retval;
 801603a:	697b      	ldr	r3, [r7, #20]
}
 801603c:	4618      	mov	r0, r3
 801603e:	f107 0718 	add.w	r7, r7, #24
 8016042:	46bd      	mov	sp, r7
 8016044:	bd80      	pop	{r7, pc}
 8016046:	bf00      	nop

08016048 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8016048:	b480      	push	{r7}
 801604a:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 801604c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8016050:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8016054:	68db      	ldr	r3, [r3, #12]
 8016056:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801605a:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 801605e:	4618      	mov	r0, r3
 8016060:	46bd      	mov	sp, r7
 8016062:	bc80      	pop	{r7}
 8016064:	4770      	bx	lr
 8016066:	bf00      	nop

08016068 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8016068:	b480      	push	{r7}
 801606a:	b083      	sub	sp, #12
 801606c:	af00      	add	r7, sp, #0
 801606e:	4603      	mov	r3, r0
 8016070:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8016072:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8016076:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801607a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801607e:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8016082:	79f9      	ldrb	r1, [r7, #7]
 8016084:	f001 011f 	and.w	r1, r1, #31
 8016088:	f04f 0001 	mov.w	r0, #1
 801608c:	fa00 f101 	lsl.w	r1, r0, r1
 8016090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8016094:	f107 070c 	add.w	r7, r7, #12
 8016098:	46bd      	mov	sp, r7
 801609a:	bc80      	pop	{r7}
 801609c:	4770      	bx	lr
 801609e:	bf00      	nop

080160a0 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80160a0:	b480      	push	{r7}
 80160a2:	b083      	sub	sp, #12
 80160a4:	af00      	add	r7, sp, #0
 80160a6:	4603      	mov	r3, r0
 80160a8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 80160aa:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80160ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80160b2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80160b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80160ba:	79f9      	ldrb	r1, [r7, #7]
 80160bc:	f001 011f 	and.w	r1, r1, #31
 80160c0:	f04f 0001 	mov.w	r0, #1
 80160c4:	fa00 f101 	lsl.w	r1, r0, r1
 80160c8:	f102 0260 	add.w	r2, r2, #96	; 0x60
 80160cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80160d0:	f107 070c 	add.w	r7, r7, #12
 80160d4:	46bd      	mov	sp, r7
 80160d6:	bc80      	pop	{r7}
 80160d8:	4770      	bx	lr
 80160da:	bf00      	nop

080160dc <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80160dc:	b480      	push	{r7}
 80160de:	b083      	sub	sp, #12
 80160e0:	af00      	add	r7, sp, #0
 80160e2:	4603      	mov	r3, r0
 80160e4:	6039      	str	r1, [r7, #0]
 80160e6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80160e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80160ec:	2b00      	cmp	r3, #0
 80160ee:	da10      	bge.n	8016112 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80160f0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80160f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80160f8:	79fa      	ldrb	r2, [r7, #7]
 80160fa:	f002 020f 	and.w	r2, r2, #15
 80160fe:	f1a2 0104 	sub.w	r1, r2, #4
 8016102:	683a      	ldr	r2, [r7, #0]
 8016104:	b2d2      	uxtb	r2, r2
 8016106:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801610a:	b2d2      	uxtb	r2, r2
 801610c:	185b      	adds	r3, r3, r1
 801610e:	761a      	strb	r2, [r3, #24]
 8016110:	e00d      	b.n	801612e <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8016112:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8016116:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801611a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801611e:	683a      	ldr	r2, [r7, #0]
 8016120:	b2d2      	uxtb	r2, r2
 8016122:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8016126:	b2d2      	uxtb	r2, r2
 8016128:	185b      	adds	r3, r3, r1
 801612a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801612e:	f107 070c 	add.w	r7, r7, #12
 8016132:	46bd      	mov	sp, r7
 8016134:	bc80      	pop	{r7}
 8016136:	4770      	bx	lr

08016138 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8016138:	b480      	push	{r7}
 801613a:	b089      	sub	sp, #36	; 0x24
 801613c:	af00      	add	r7, sp, #0
 801613e:	60f8      	str	r0, [r7, #12]
 8016140:	60b9      	str	r1, [r7, #8]
 8016142:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8016144:	68fb      	ldr	r3, [r7, #12]
 8016146:	f003 0307 	and.w	r3, r3, #7
 801614a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 801614c:	69fb      	ldr	r3, [r7, #28]
 801614e:	f1c3 0307 	rsb	r3, r3, #7
 8016152:	2b06      	cmp	r3, #6
 8016154:	bf28      	it	cs
 8016156:	2306      	movcs	r3, #6
 8016158:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 801615a:	69fb      	ldr	r3, [r7, #28]
 801615c:	f103 0306 	add.w	r3, r3, #6
 8016160:	2b06      	cmp	r3, #6
 8016162:	d903      	bls.n	801616c <NVIC_EncodePriority+0x34>
 8016164:	69fb      	ldr	r3, [r7, #28]
 8016166:	f103 33ff 	add.w	r3, r3, #4294967295
 801616a:	e001      	b.n	8016170 <NVIC_EncodePriority+0x38>
 801616c:	f04f 0300 	mov.w	r3, #0
 8016170:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8016172:	69bb      	ldr	r3, [r7, #24]
 8016174:	f04f 0201 	mov.w	r2, #1
 8016178:	fa02 f303 	lsl.w	r3, r2, r3
 801617c:	f103 33ff 	add.w	r3, r3, #4294967295
 8016180:	461a      	mov	r2, r3
 8016182:	68bb      	ldr	r3, [r7, #8]
 8016184:	401a      	ands	r2, r3
 8016186:	697b      	ldr	r3, [r7, #20]
 8016188:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 801618c:	697b      	ldr	r3, [r7, #20]
 801618e:	f04f 0101 	mov.w	r1, #1
 8016192:	fa01 f303 	lsl.w	r3, r1, r3
 8016196:	f103 33ff 	add.w	r3, r3, #4294967295
 801619a:	4619      	mov	r1, r3
 801619c:	687b      	ldr	r3, [r7, #4]
 801619e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 80161a0:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 80161a2:	4618      	mov	r0, r3
 80161a4:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80161a8:	46bd      	mov	sp, r7
 80161aa:	bc80      	pop	{r7}
 80161ac:	4770      	bx	lr
 80161ae:	bf00      	nop

080161b0 <USBCORE001_SetParameters>:

/*******************************************************************************
**                     Private Function Definitions                           **
*******************************************************************************/
static int USBCORE001_SetParameters(dwc_otg_core_if_t * CoreIfPtr)
{
 80161b0:	b580      	push	{r7, lr}
 80161b2:	b084      	sub	sp, #16
 80161b4:	af00      	add	r7, sp, #0
 80161b6:	6078      	str	r0, [r7, #4]
  int RetVal = 0; 
 80161b8:	f04f 0300 	mov.w	r3, #0
 80161bc:	60fb      	str	r3, [r7, #12]
  int Count; 
  if (USBCORE001_DriverParams.otg_cap != -1) {
 80161be:	f240 0364 	movw	r3, #100	; 0x64
 80161c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80161c6:	685b      	ldr	r3, [r3, #4]
 80161c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80161cc:	d00c      	beq.n	80161e8 <USBCORE001_SetParameters+0x38>
    RetVal +=
        dwc_otg_set_param_otg_cap(CoreIfPtr,
 80161ce:	f240 0364 	movw	r3, #100	; 0x64
 80161d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80161d6:	685b      	ldr	r3, [r3, #4]
 80161d8:	6878      	ldr	r0, [r7, #4]
 80161da:	4619      	mov	r1, r3
 80161dc:	f7f7 f850 	bl	800d280 <dwc_otg_set_param_otg_cap>
 80161e0:	4603      	mov	r3, r0
static int USBCORE001_SetParameters(dwc_otg_core_if_t * CoreIfPtr)
{
  int RetVal = 0; 
  int Count; 
  if (USBCORE001_DriverParams.otg_cap != -1) {
    RetVal +=
 80161e2:	68fa      	ldr	r2, [r7, #12]
 80161e4:	18d3      	adds	r3, r2, r3
 80161e6:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_otg_cap(CoreIfPtr,
                USBCORE001_DriverParams.otg_cap);
  }
  if (USBCORE001_DriverParams.dma_enable != -1) {
 80161e8:	f240 0364 	movw	r3, #100	; 0x64
 80161ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80161f0:	689b      	ldr	r3, [r3, #8]
 80161f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80161f6:	d00c      	beq.n	8016212 <USBCORE001_SetParameters+0x62>
    RetVal +=
        dwc_otg_set_param_dma_enable(CoreIfPtr,
 80161f8:	f240 0364 	movw	r3, #100	; 0x64
 80161fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016200:	689b      	ldr	r3, [r3, #8]
 8016202:	6878      	ldr	r0, [r7, #4]
 8016204:	4619      	mov	r1, r3
 8016206:	f7f7 f8ff 	bl	800d408 <dwc_otg_set_param_dma_enable>
 801620a:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_otg_cap(CoreIfPtr,
                USBCORE001_DriverParams.otg_cap);
  }
  if (USBCORE001_DriverParams.dma_enable != -1) {
    RetVal +=
 801620c:	68fa      	ldr	r2, [r7, #12]
 801620e:	18d3      	adds	r3, r2, r3
 8016210:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dma_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             dma_enable);
  }
  if (USBCORE001_DriverParams.dma_desc_enable != -1) {
 8016212:	f240 0364 	movw	r3, #100	; 0x64
 8016216:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801621a:	68db      	ldr	r3, [r3, #12]
 801621c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016220:	d00c      	beq.n	801623c <USBCORE001_SetParameters+0x8c>
    RetVal +=
        dwc_otg_set_param_dma_desc_enable(CoreIfPtr,
 8016222:	f240 0364 	movw	r3, #100	; 0x64
 8016226:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801622a:	68db      	ldr	r3, [r3, #12]
 801622c:	6878      	ldr	r0, [r7, #4]
 801622e:	4619      	mov	r1, r3
 8016230:	f7f7 f932 	bl	800d498 <dwc_otg_set_param_dma_desc_enable>
 8016234:	4603      	mov	r3, r0
        dwc_otg_set_param_dma_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             dma_enable);
  }
  if (USBCORE001_DriverParams.dma_desc_enable != -1) {
    RetVal +=
 8016236:	68fa      	ldr	r2, [r7, #12]
 8016238:	18d3      	adds	r3, r2, r3
 801623a:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dma_desc_enable(CoreIfPtr,
                  USBCORE001_DriverParams.
                  dma_desc_enable);
  }  
  if (USBCORE001_DriverParams.opt != -1) {
 801623c:	f240 0364 	movw	r3, #100	; 0x64
 8016240:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016244:	681b      	ldr	r3, [r3, #0]
 8016246:	f1b3 3fff 	cmp.w	r3, #4294967295
 801624a:	d00c      	beq.n	8016266 <USBCORE001_SetParameters+0xb6>
    RetVal +=
        dwc_otg_set_param_opt(CoreIfPtr, 
 801624c:	f240 0364 	movw	r3, #100	; 0x64
 8016250:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016254:	681b      	ldr	r3, [r3, #0]
 8016256:	6878      	ldr	r0, [r7, #4]
 8016258:	4619      	mov	r1, r3
 801625a:	f7f7 f8ad 	bl	800d3b8 <dwc_otg_set_param_opt>
 801625e:	4603      	mov	r3, r0
        dwc_otg_set_param_dma_desc_enable(CoreIfPtr,
                  USBCORE001_DriverParams.
                  dma_desc_enable);
  }  
  if (USBCORE001_DriverParams.opt != -1) {
    RetVal +=
 8016260:	68fa      	ldr	r2, [r7, #12]
 8016262:	18d3      	adds	r3, r2, r3
 8016264:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_opt(CoreIfPtr, 
                              USBCORE001_DriverParams.opt);
  }
  if (USBCORE001_DriverParams.dma_burst_size != -1) {
 8016266:	f240 0364 	movw	r3, #100	; 0x64
 801626a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801626e:	691b      	ldr	r3, [r3, #16]
 8016270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016274:	d00c      	beq.n	8016290 <USBCORE001_SetParameters+0xe0>
    RetVal +=
        dwc_otg_set_param_dma_burst_size(CoreIfPtr,
 8016276:	f240 0364 	movw	r3, #100	; 0x64
 801627a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801627e:	691b      	ldr	r3, [r3, #16]
 8016280:	6878      	ldr	r0, [r7, #4]
 8016282:	4619      	mov	r1, r3
 8016284:	f7f8 f8b6 	bl	800e3f4 <dwc_otg_set_param_dma_burst_size>
 8016288:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_opt(CoreIfPtr, 
                              USBCORE001_DriverParams.opt);
  }
  if (USBCORE001_DriverParams.dma_burst_size != -1) {
    RetVal +=
 801628a:	68fa      	ldr	r2, [r7, #12]
 801628c:	18d3      	adds	r3, r2, r3
 801628e:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dma_burst_size(CoreIfPtr,
                 USBCORE001_DriverParams.
                 dma_burst_size);
  }
  if (USBCORE001_DriverParams.host_support_fs_ls_low_power != -1) {
 8016290:	f240 0364 	movw	r3, #100	; 0x64
 8016294:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016298:	699b      	ldr	r3, [r3, #24]
 801629a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801629e:	d00c      	beq.n	80162ba <USBCORE001_SetParameters+0x10a>
    RetVal +=
        dwc_otg_set_param_host_support_fs_ls_low_power(CoreIfPtr,
 80162a0:	f240 0364 	movw	r3, #100	; 0x64
 80162a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80162a8:	699b      	ldr	r3, [r3, #24]
 80162aa:	6878      	ldr	r0, [r7, #4]
 80162ac:	4619      	mov	r1, r3
 80162ae:	f7f7 f939 	bl	800d524 <dwc_otg_set_param_host_support_fs_ls_low_power>
 80162b2:	4603      	mov	r3, r0
        dwc_otg_set_param_dma_burst_size(CoreIfPtr,
                 USBCORE001_DriverParams.
                 dma_burst_size);
  }
  if (USBCORE001_DriverParams.host_support_fs_ls_low_power != -1) {
    RetVal +=
 80162b4:	68fa      	ldr	r2, [r7, #12]
 80162b6:	18d3      	adds	r3, r2, r3
 80162b8:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_support_fs_ls_low_power(CoreIfPtr,
                   USBCORE001_DriverParams.
                   host_support_fs_ls_low_power);
  }
  if (USBCORE001_DriverParams.enable_dynamic_fifo != -1) {
 80162ba:	f240 0364 	movw	r3, #100	; 0x64
 80162be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80162c2:	6a1b      	ldr	r3, [r3, #32]
 80162c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80162c8:	d00c      	beq.n	80162e4 <USBCORE001_SetParameters+0x134>
    RetVal +=
        dwc_otg_set_param_enable_dynamic_fifo(CoreIfPtr,
 80162ca:	f240 0364 	movw	r3, #100	; 0x64
 80162ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80162d2:	6a1b      	ldr	r3, [r3, #32]
 80162d4:	6878      	ldr	r0, [r7, #4]
 80162d6:	4619      	mov	r1, r3
 80162d8:	f7f7 f94c 	bl	800d574 <dwc_otg_set_param_enable_dynamic_fifo>
 80162dc:	4603      	mov	r3, r0
        dwc_otg_set_param_host_support_fs_ls_low_power(CoreIfPtr,
                   USBCORE001_DriverParams.
                   host_support_fs_ls_low_power);
  }
  if (USBCORE001_DriverParams.enable_dynamic_fifo != -1) {
    RetVal +=
 80162de:	68fa      	ldr	r2, [r7, #12]
 80162e0:	18d3      	adds	r3, r2, r3
 80162e2:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_enable_dynamic_fifo(CoreIfPtr,
                USBCORE001_DriverParams.
                enable_dynamic_fifo);
  }
  if (USBCORE001_DriverParams.data_fifo_size != -1) {
 80162e4:	f240 0364 	movw	r3, #100	; 0x64
 80162e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80162ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80162ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80162f2:	d00c      	beq.n	801630e <USBCORE001_SetParameters+0x15e>
    RetVal +=
        dwc_otg_set_param_data_fifo_size(CoreIfPtr,
 80162f4:	f240 0364 	movw	r3, #100	; 0x64
 80162f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80162fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80162fe:	6878      	ldr	r0, [r7, #4]
 8016300:	4619      	mov	r1, r3
 8016302:	f7f7 f977 	bl	800d5f4 <dwc_otg_set_param_data_fifo_size>
 8016306:	4603      	mov	r3, r0
        dwc_otg_set_param_enable_dynamic_fifo(CoreIfPtr,
                USBCORE001_DriverParams.
                enable_dynamic_fifo);
  }
  if (USBCORE001_DriverParams.data_fifo_size != -1) {
    RetVal +=
 8016308:	68fa      	ldr	r2, [r7, #12]
 801630a:	18d3      	adds	r3, r2, r3
 801630c:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_data_fifo_size(CoreIfPtr,
                 USBCORE001_DriverParams.
                 data_fifo_size);
  }
  if (USBCORE001_DriverParams.dev_rx_fifo_size != -1) {
 801630e:	f240 0364 	movw	r3, #100	; 0x64
 8016312:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016318:	f1b3 3fff 	cmp.w	r3, #4294967295
 801631c:	d00c      	beq.n	8016338 <USBCORE001_SetParameters+0x188>
    RetVal +=
        dwc_otg_set_param_dev_rx_fifo_size(CoreIfPtr,
 801631e:	f240 0364 	movw	r3, #100	; 0x64
 8016322:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016328:	6878      	ldr	r0, [r7, #4]
 801632a:	4619      	mov	r1, r3
 801632c:	f7f7 f9a0 	bl	800d670 <dwc_otg_set_param_dev_rx_fifo_size>
 8016330:	4603      	mov	r3, r0
        dwc_otg_set_param_data_fifo_size(CoreIfPtr,
                 USBCORE001_DriverParams.
                 data_fifo_size);
  }
  if (USBCORE001_DriverParams.dev_rx_fifo_size != -1) {
    RetVal +=
 8016332:	68fa      	ldr	r2, [r7, #12]
 8016334:	18d3      	adds	r3, r2, r3
 8016336:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dev_rx_fifo_size(CoreIfPtr,
                   USBCORE001_DriverParams.
                   dev_rx_fifo_size);
  }
  if (USBCORE001_DriverParams.dev_nperio_tx_fifo_size != -1) {
 8016338:	f240 0364 	movw	r3, #100	; 0x64
 801633c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016346:	d00c      	beq.n	8016362 <USBCORE001_SetParameters+0x1b2>
    RetVal +=
        dwc_otg_set_param_dev_nperio_tx_fifo_size(CoreIfPtr,
 8016348:	f240 0364 	movw	r3, #100	; 0x64
 801634c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016352:	6878      	ldr	r0, [r7, #4]
 8016354:	4619      	mov	r1, r3
 8016356:	f7f7 f9d3 	bl	800d700 <dwc_otg_set_param_dev_nperio_tx_fifo_size>
 801635a:	4603      	mov	r3, r0
        dwc_otg_set_param_dev_rx_fifo_size(CoreIfPtr,
                   USBCORE001_DriverParams.
                   dev_rx_fifo_size);
  }
  if (USBCORE001_DriverParams.dev_nperio_tx_fifo_size != -1) {
    RetVal +=
 801635c:	68fa      	ldr	r2, [r7, #12]
 801635e:	18d3      	adds	r3, r2, r3
 8016360:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dev_nperio_tx_fifo_size(CoreIfPtr,
                    USBCORE001_DriverParams.
                    dev_nperio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_rx_fifo_size != -1) {
 8016362:	f240 0364 	movw	r3, #100	; 0x64
 8016366:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801636a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801636c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016370:	d00c      	beq.n	801638c <USBCORE001_SetParameters+0x1dc>
    RetVal +=
        dwc_otg_set_param_host_rx_fifo_size(CoreIfPtr,
 8016372:	f240 0364 	movw	r3, #100	; 0x64
 8016376:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801637a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801637c:	6878      	ldr	r0, [r7, #4]
 801637e:	4619      	mov	r1, r3
 8016380:	f7f7 fa0a 	bl	800d798 <dwc_otg_set_param_host_rx_fifo_size>
 8016384:	4603      	mov	r3, r0
        dwc_otg_set_param_dev_nperio_tx_fifo_size(CoreIfPtr,
                    USBCORE001_DriverParams.
                    dev_nperio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_rx_fifo_size != -1) {
    RetVal +=
 8016386:	68fa      	ldr	r2, [r7, #12]
 8016388:	18d3      	adds	r3, r2, r3
 801638a:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_rx_fifo_size(CoreIfPtr,
              USBCORE001_DriverParams.host_rx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_nperio_tx_fifo_size != -1) {
 801638c:	f240 0364 	movw	r3, #100	; 0x64
 8016390:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016396:	f1b3 3fff 	cmp.w	r3, #4294967295
 801639a:	d00c      	beq.n	80163b6 <USBCORE001_SetParameters+0x206>
    RetVal +=
        dwc_otg_set_param_host_nperio_tx_fifo_size(CoreIfPtr,
 801639c:	f240 0364 	movw	r3, #100	; 0x64
 80163a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80163a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80163a6:	6878      	ldr	r0, [r7, #4]
 80163a8:	4619      	mov	r1, r3
 80163aa:	f7f7 fa3d 	bl	800d828 <dwc_otg_set_param_host_nperio_tx_fifo_size>
 80163ae:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_host_rx_fifo_size(CoreIfPtr,
              USBCORE001_DriverParams.host_rx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_nperio_tx_fifo_size != -1) {
    RetVal +=
 80163b0:	68fa      	ldr	r2, [r7, #12]
 80163b2:	18d3      	adds	r3, r2, r3
 80163b4:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_nperio_tx_fifo_size(CoreIfPtr,
                     USBCORE001_DriverParams.
                     host_nperio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_perio_tx_fifo_size != -1) {
 80163b6:	f240 0364 	movw	r3, #100	; 0x64
 80163ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80163be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80163c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80163c4:	d00c      	beq.n	80163e0 <USBCORE001_SetParameters+0x230>
    RetVal +=
        dwc_otg_set_param_host_perio_tx_fifo_size(CoreIfPtr,
 80163c6:	f240 0364 	movw	r3, #100	; 0x64
 80163ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80163ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80163d0:	6878      	ldr	r0, [r7, #4]
 80163d2:	4619      	mov	r1, r3
 80163d4:	f7f7 fa74 	bl	800d8c0 <dwc_otg_set_param_host_perio_tx_fifo_size>
 80163d8:	4603      	mov	r3, r0
        dwc_otg_set_param_host_nperio_tx_fifo_size(CoreIfPtr,
                     USBCORE001_DriverParams.
                     host_nperio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_perio_tx_fifo_size != -1) {
    RetVal +=
 80163da:	68fa      	ldr	r2, [r7, #12]
 80163dc:	18d3      	adds	r3, r2, r3
 80163de:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_perio_tx_fifo_size(CoreIfPtr,
                    USBCORE001_DriverParams.
                    host_perio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.max_transfer_size != -1) {
 80163e0:	f240 0364 	movw	r3, #100	; 0x64
 80163e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80163e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80163ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80163ee:	d00c      	beq.n	801640a <USBCORE001_SetParameters+0x25a>
    RetVal +=
        dwc_otg_set_param_max_transfer_size(CoreIfPtr,
 80163f0:	f240 0364 	movw	r3, #100	; 0x64
 80163f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80163f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80163fa:	6878      	ldr	r0, [r7, #4]
 80163fc:	4619      	mov	r1, r3
 80163fe:	f7f7 faab 	bl	800d958 <dwc_otg_set_param_max_transfer_size>
 8016402:	4603      	mov	r3, r0
        dwc_otg_set_param_host_perio_tx_fifo_size(CoreIfPtr,
                    USBCORE001_DriverParams.
                    host_perio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.max_transfer_size != -1) {
    RetVal +=
 8016404:	68fa      	ldr	r2, [r7, #12]
 8016406:	18d3      	adds	r3, r2, r3
 8016408:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_max_transfer_size(CoreIfPtr,
              USBCORE001_DriverParams.
              max_transfer_size);
  }
  if (USBCORE001_DriverParams.max_packet_count != -1) {
 801640a:	f240 0364 	movw	r3, #100	; 0x64
 801640e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016412:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016418:	d00c      	beq.n	8016434 <USBCORE001_SetParameters+0x284>
    RetVal +=
        dwc_otg_set_param_max_packet_count(CoreIfPtr,
 801641a:	f240 0364 	movw	r3, #100	; 0x64
 801641e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016422:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016424:	6878      	ldr	r0, [r7, #4]
 8016426:	4619      	mov	r1, r3
 8016428:	f7f7 faea 	bl	800da00 <dwc_otg_set_param_max_packet_count>
 801642c:	4603      	mov	r3, r0
        dwc_otg_set_param_max_transfer_size(CoreIfPtr,
              USBCORE001_DriverParams.
              max_transfer_size);
  }
  if (USBCORE001_DriverParams.max_packet_count != -1) {
    RetVal +=
 801642e:	68fa      	ldr	r2, [r7, #12]
 8016430:	18d3      	adds	r3, r2, r3
 8016432:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_max_packet_count(CoreIfPtr,
                   USBCORE001_DriverParams.
                   max_packet_count);
  }
  if (USBCORE001_DriverParams.host_channels != -1) {
 8016434:	f240 0364 	movw	r3, #100	; 0x64
 8016438:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801643c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8016440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016444:	d00d      	beq.n	8016462 <USBCORE001_SetParameters+0x2b2>
    RetVal +=
        dwc_otg_set_param_host_channels(CoreIfPtr,
 8016446:	f240 0364 	movw	r3, #100	; 0x64
 801644a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801644e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8016452:	6878      	ldr	r0, [r7, #4]
 8016454:	4619      	mov	r1, r3
 8016456:	f7f7 fb25 	bl	800daa4 <dwc_otg_set_param_host_channels>
 801645a:	4603      	mov	r3, r0
        dwc_otg_set_param_max_packet_count(CoreIfPtr,
                   USBCORE001_DriverParams.
                   max_packet_count);
  }
  if (USBCORE001_DriverParams.host_channels != -1) {
    RetVal +=
 801645c:	68fa      	ldr	r2, [r7, #12]
 801645e:	18d3      	adds	r3, r2, r3
 8016460:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_channels(CoreIfPtr,
                USBCORE001_DriverParams.
                host_channels);
  }
  if (USBCORE001_DriverParams.dev_endpoints != -1) {
 8016462:	f240 0364 	movw	r3, #100	; 0x64
 8016466:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801646a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801646e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016472:	d00d      	beq.n	8016490 <USBCORE001_SetParameters+0x2e0>
    RetVal +=
        dwc_otg_set_param_dev_endpoints(CoreIfPtr,
 8016474:	f240 0364 	movw	r3, #100	; 0x64
 8016478:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801647c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8016480:	6878      	ldr	r0, [r7, #4]
 8016482:	4619      	mov	r1, r3
 8016484:	f7f7 fb54 	bl	800db30 <dwc_otg_set_param_dev_endpoints>
 8016488:	4603      	mov	r3, r0
        dwc_otg_set_param_host_channels(CoreIfPtr,
                USBCORE001_DriverParams.
                host_channels);
  }
  if (USBCORE001_DriverParams.dev_endpoints != -1) {
    RetVal +=
 801648a:	68fa      	ldr	r2, [r7, #12]
 801648c:	18d3      	adds	r3, r2, r3
 801648e:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dev_endpoints(CoreIfPtr,
                USBCORE001_DriverParams.
                dev_endpoints);
  }  
  if (USBCORE001_DriverParams.phy_type != -1) {
 8016490:	f240 0364 	movw	r3, #100	; 0x64
 8016494:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801649c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80164a0:	d00d      	beq.n	80164be <USBCORE001_SetParameters+0x30e>
    RetVal +=
        dwc_otg_set_param_phy_type(CoreIfPtr,
 80164a2:	f240 0364 	movw	r3, #100	; 0x64
 80164a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80164aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80164ae:	6878      	ldr	r0, [r7, #4]
 80164b0:	4619      	mov	r1, r3
 80164b2:	f7f7 fb83 	bl	800dbbc <dwc_otg_set_param_phy_type>
 80164b6:	4603      	mov	r3, r0
        dwc_otg_set_param_dev_endpoints(CoreIfPtr,
                USBCORE001_DriverParams.
                dev_endpoints);
  }  
  if (USBCORE001_DriverParams.phy_type != -1) {
    RetVal +=
 80164b8:	68fa      	ldr	r2, [r7, #12]
 80164ba:	18d3      	adds	r3, r2, r3
 80164bc:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_phy_type(CoreIfPtr,
                 USBCORE001_DriverParams.phy_type);
  }
  if (USBCORE001_DriverParams.speed != -1) {
 80164be:	f240 0364 	movw	r3, #100	; 0x64
 80164c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80164c6:	695b      	ldr	r3, [r3, #20]
 80164c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80164cc:	d00c      	beq.n	80164e8 <USBCORE001_SetParameters+0x338>
    RetVal +=
        dwc_otg_set_param_speed(CoreIfPtr,
 80164ce:	f240 0364 	movw	r3, #100	; 0x64
 80164d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80164d6:	695b      	ldr	r3, [r3, #20]
 80164d8:	6878      	ldr	r0, [r7, #4]
 80164da:	4619      	mov	r1, r3
 80164dc:	f7f7 fc04 	bl	800dce8 <dwc_otg_set_param_speed>
 80164e0:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_phy_type(CoreIfPtr,
                 USBCORE001_DriverParams.phy_type);
  }
  if (USBCORE001_DriverParams.speed != -1) {
    RetVal +=
 80164e2:	68fa      	ldr	r2, [r7, #12]
 80164e4:	18d3      	adds	r3, r2, r3
 80164e6:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_speed(CoreIfPtr,
              USBCORE001_DriverParams.speed);
  }    
  if (USBCORE001_DriverParams.host_ls_low_power_phy_clk != -1) {
 80164e8:	f240 0364 	movw	r3, #100	; 0x64
 80164ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80164f0:	69db      	ldr	r3, [r3, #28]
 80164f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80164f6:	d00c      	beq.n	8016512 <USBCORE001_SetParameters+0x362>
    RetVal +=
        dwc_otg_set_param_host_ls_low_power_phy_clk(CoreIfPtr,
 80164f8:	f240 0364 	movw	r3, #100	; 0x64
 80164fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016500:	69db      	ldr	r3, [r3, #28]
 8016502:	6878      	ldr	r0, [r7, #4]
 8016504:	4619      	mov	r1, r3
 8016506:	f7f7 fc35 	bl	800dd74 <dwc_otg_set_param_host_ls_low_power_phy_clk>
 801650a:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_speed(CoreIfPtr,
              USBCORE001_DriverParams.speed);
  }    
  if (USBCORE001_DriverParams.host_ls_low_power_phy_clk != -1) {
    RetVal +=
 801650c:	68fa      	ldr	r2, [r7, #12]
 801650e:	18d3      	adds	r3, r2, r3
 8016510:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_ls_low_power_phy_clk(CoreIfPtr,
                USBCORE001_DriverParams.
                host_ls_low_power_phy_clk);
  }
  if (USBCORE001_DriverParams.phy_ulpi_ddr != -1) {
 8016512:	f240 0364 	movw	r3, #100	; 0x64
 8016516:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801651a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801651e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016522:	d00d      	beq.n	8016540 <USBCORE001_SetParameters+0x390>
    RetVal +=
        dwc_otg_set_param_phy_ulpi_ddr(CoreIfPtr,
 8016524:	f240 0364 	movw	r3, #100	; 0x64
 8016528:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801652c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016530:	6878      	ldr	r0, [r7, #4]
 8016532:	4619      	mov	r1, r3
 8016534:	f7f7 fc64 	bl	800de00 <dwc_otg_set_param_phy_ulpi_ddr>
 8016538:	4603      	mov	r3, r0
        dwc_otg_set_param_host_ls_low_power_phy_clk(CoreIfPtr,
                USBCORE001_DriverParams.
                host_ls_low_power_phy_clk);
  }
  if (USBCORE001_DriverParams.phy_ulpi_ddr != -1) {
    RetVal +=
 801653a:	68fa      	ldr	r2, [r7, #12]
 801653c:	18d3      	adds	r3, r2, r3
 801653e:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_phy_ulpi_ddr(CoreIfPtr,
               USBCORE001_DriverParams.
               phy_ulpi_ddr);
  }
  if (USBCORE001_DriverParams.phy_ulpi_ext_vbus != -1) {
 8016540:	f240 0364 	movw	r3, #100	; 0x64
 8016544:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016548:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801654c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016550:	d00d      	beq.n	801656e <USBCORE001_SetParameters+0x3be>
    RetVal +=
        dwc_otg_set_param_phy_ulpi_ext_vbus(CoreIfPtr,
 8016552:	f240 0364 	movw	r3, #100	; 0x64
 8016556:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801655a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801655e:	6878      	ldr	r0, [r7, #4]
 8016560:	4619      	mov	r1, r3
 8016562:	f7f7 fc77 	bl	800de54 <dwc_otg_set_param_phy_ulpi_ext_vbus>
 8016566:	4603      	mov	r3, r0
        dwc_otg_set_param_phy_ulpi_ddr(CoreIfPtr,
               USBCORE001_DriverParams.
               phy_ulpi_ddr);
  }
  if (USBCORE001_DriverParams.phy_ulpi_ext_vbus != -1) {
    RetVal +=
 8016568:	68fa      	ldr	r2, [r7, #12]
 801656a:	18d3      	adds	r3, r2, r3
 801656c:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_phy_ulpi_ext_vbus(CoreIfPtr,
              USBCORE001_DriverParams.
              phy_ulpi_ext_vbus);
  }
  if (USBCORE001_DriverParams.phy_utmi_width != -1) {
 801656e:	f240 0364 	movw	r3, #100	; 0x64
 8016572:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016576:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801657a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801657e:	d00d      	beq.n	801659c <USBCORE001_SetParameters+0x3ec>
    RetVal +=
        dwc_otg_set_param_phy_utmi_width(CoreIfPtr,
 8016580:	f240 0364 	movw	r3, #100	; 0x64
 8016584:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016588:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801658c:	6878      	ldr	r0, [r7, #4]
 801658e:	4619      	mov	r1, r3
 8016590:	f7f7 fc8a 	bl	800dea8 <dwc_otg_set_param_phy_utmi_width>
 8016594:	4603      	mov	r3, r0
        dwc_otg_set_param_phy_ulpi_ext_vbus(CoreIfPtr,
              USBCORE001_DriverParams.
              phy_ulpi_ext_vbus);
  }
  if (USBCORE001_DriverParams.phy_utmi_width != -1) {
    RetVal +=
 8016596:	68fa      	ldr	r2, [r7, #12]
 8016598:	18d3      	adds	r3, r2, r3
 801659a:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_phy_utmi_width(CoreIfPtr,
                 USBCORE001_DriverParams.
                 phy_utmi_width);
  }
  if (USBCORE001_DriverParams.ulpi_fs_ls != -1) {
 801659c:	f240 0364 	movw	r3, #100	; 0x64
 80165a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80165a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80165a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80165ac:	d00d      	beq.n	80165ca <USBCORE001_SetParameters+0x41a>
    RetVal +=
        dwc_otg_set_param_ulpi_fs_ls(CoreIfPtr,
 80165ae:	f240 0364 	movw	r3, #100	; 0x64
 80165b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80165b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80165ba:	6878      	ldr	r0, [r7, #4]
 80165bc:	4619      	mov	r1, r3
 80165be:	f7f7 fca3 	bl	800df08 <dwc_otg_set_param_ulpi_fs_ls>
 80165c2:	4603      	mov	r3, r0
        dwc_otg_set_param_phy_utmi_width(CoreIfPtr,
                 USBCORE001_DriverParams.
                 phy_utmi_width);
  }
  if (USBCORE001_DriverParams.ulpi_fs_ls != -1) {
    RetVal +=
 80165c4:	68fa      	ldr	r2, [r7, #12]
 80165c6:	18d3      	adds	r3, r2, r3
 80165c8:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_ulpi_fs_ls(CoreIfPtr,
             USBCORE001_DriverParams.ulpi_fs_ls);
  }
  if (USBCORE001_DriverParams.ts_dline != -1) {
 80165ca:	f240 0364 	movw	r3, #100	; 0x64
 80165ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80165d2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80165d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80165da:	d00d      	beq.n	80165f8 <USBCORE001_SetParameters+0x448>
    RetVal +=
        dwc_otg_set_param_ts_dline(CoreIfPtr,
 80165dc:	f240 0364 	movw	r3, #100	; 0x64
 80165e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80165e4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80165e8:	6878      	ldr	r0, [r7, #4]
 80165ea:	4619      	mov	r1, r3
 80165ec:	f7f7 fcb6 	bl	800df5c <dwc_otg_set_param_ts_dline>
 80165f0:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_ulpi_fs_ls(CoreIfPtr,
             USBCORE001_DriverParams.ulpi_fs_ls);
  }
  if (USBCORE001_DriverParams.ts_dline != -1) {
    RetVal +=
 80165f2:	68fa      	ldr	r2, [r7, #12]
 80165f4:	18d3      	adds	r3, r2, r3
 80165f6:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_ts_dline(CoreIfPtr,
                 USBCORE001_DriverParams.ts_dline);
  }
  if (USBCORE001_DriverParams.i2c_enable != -1) {
 80165f8:	f240 0364 	movw	r3, #100	; 0x64
 80165fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016600:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8016604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016608:	d00d      	beq.n	8016626 <USBCORE001_SetParameters+0x476>
    RetVal +=
        dwc_otg_set_param_i2c_enable(CoreIfPtr,
 801660a:	f240 0364 	movw	r3, #100	; 0x64
 801660e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016612:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8016616:	6878      	ldr	r0, [r7, #4]
 8016618:	4619      	mov	r1, r3
 801661a:	f7f7 fcc9 	bl	800dfb0 <dwc_otg_set_param_i2c_enable>
 801661e:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_ts_dline(CoreIfPtr,
                 USBCORE001_DriverParams.ts_dline);
  }
  if (USBCORE001_DriverParams.i2c_enable != -1) {
    RetVal +=
 8016620:	68fa      	ldr	r2, [r7, #12]
 8016622:	18d3      	adds	r3, r2, r3
 8016624:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_i2c_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             i2c_enable);
  }
  if (USBCORE001_DriverParams.en_multiple_tx_fifo != -1) {
 8016626:	f240 0364 	movw	r3, #100	; 0x64
 801662a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801662e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8016632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016636:	d00d      	beq.n	8016654 <USBCORE001_SetParameters+0x4a4>
    RetVal +=
        dwc_otg_set_param_en_multiple_tx_fifo(CoreIfPtr,
 8016638:	f240 0364 	movw	r3, #100	; 0x64
 801663c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016640:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8016644:	6878      	ldr	r0, [r7, #4]
 8016646:	4619      	mov	r1, r3
 8016648:	f7f7 fd54 	bl	800e0f4 <dwc_otg_set_param_en_multiple_tx_fifo>
 801664c:	4603      	mov	r3, r0
        dwc_otg_set_param_i2c_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             i2c_enable);
  }
  if (USBCORE001_DriverParams.en_multiple_tx_fifo != -1) {
    RetVal +=
 801664e:	68fa      	ldr	r2, [r7, #12]
 8016650:	18d3      	adds	r3, r2, r3
 8016652:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_en_multiple_tx_fifo(CoreIfPtr,
                USBCORE001_DriverParams.
                en_multiple_tx_fifo);
  }
  for (Count = 0; Count < 15; Count++) {
 8016654:	f04f 0300 	mov.w	r3, #0
 8016658:	60bb      	str	r3, [r7, #8]
 801665a:	e021      	b.n	80166a0 <USBCORE001_SetParameters+0x4f0>
    if (USBCORE001_DriverParams.dev_perio_tx_fifo_size[Count] != -1) {
 801665c:	f240 0364 	movw	r3, #100	; 0x64
 8016660:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016664:	68ba      	ldr	r2, [r7, #8]
 8016666:	f102 020c 	add.w	r2, r2, #12
 801666a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801666e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016672:	d011      	beq.n	8016698 <USBCORE001_SetParameters+0x4e8>
      RetVal +=
          dwc_otg_set_param_dev_perio_tx_fifo_size(CoreIfPtr,
 8016674:	f240 0364 	movw	r3, #100	; 0x64
 8016678:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801667c:	68ba      	ldr	r2, [r7, #8]
 801667e:	f102 020c 	add.w	r2, r2, #12
 8016682:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016686:	6878      	ldr	r0, [r7, #4]
 8016688:	4619      	mov	r1, r3
 801668a:	68ba      	ldr	r2, [r7, #8]
 801668c:	f7f7 fcd2 	bl	800e034 <dwc_otg_set_param_dev_perio_tx_fifo_size>
 8016690:	4603      	mov	r3, r0
                USBCORE001_DriverParams.
                en_multiple_tx_fifo);
  }
  for (Count = 0; Count < 15; Count++) {
    if (USBCORE001_DriverParams.dev_perio_tx_fifo_size[Count] != -1) {
      RetVal +=
 8016692:	68fa      	ldr	r2, [r7, #12]
 8016694:	18d3      	adds	r3, r2, r3
 8016696:	60fb      	str	r3, [r7, #12]
    RetVal +=
        dwc_otg_set_param_en_multiple_tx_fifo(CoreIfPtr,
                USBCORE001_DriverParams.
                en_multiple_tx_fifo);
  }
  for (Count = 0; Count < 15; Count++) {
 8016698:	68bb      	ldr	r3, [r7, #8]
 801669a:	f103 0301 	add.w	r3, r3, #1
 801669e:	60bb      	str	r3, [r7, #8]
 80166a0:	68bb      	ldr	r3, [r7, #8]
 80166a2:	2b0e      	cmp	r3, #14
 80166a4:	ddda      	ble.n	801665c <USBCORE001_SetParameters+0x4ac>
                     USBCORE001_DriverParams.
                     dev_perio_tx_fifo_size[Count], Count);
    }
  }

  for (Count = 0; Count < 15; Count++) {
 80166a6:	f04f 0300 	mov.w	r3, #0
 80166aa:	60bb      	str	r3, [r7, #8]
 80166ac:	e021      	b.n	80166f2 <USBCORE001_SetParameters+0x542>
    if (USBCORE001_DriverParams.dev_tx_fifo_size[Count] != -1) {
 80166ae:	f240 0364 	movw	r3, #100	; 0x64
 80166b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80166b6:	68ba      	ldr	r2, [r7, #8]
 80166b8:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 80166bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80166c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80166c4:	d011      	beq.n	80166ea <USBCORE001_SetParameters+0x53a>
      RetVal += dwc_otg_set_param_dev_tx_fifo_size(CoreIfPtr,
 80166c6:	f240 0364 	movw	r3, #100	; 0x64
 80166ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80166ce:	68ba      	ldr	r2, [r7, #8]
 80166d0:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 80166d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80166d8:	6878      	ldr	r0, [r7, #4]
 80166da:	4619      	mov	r1, r3
 80166dc:	68ba      	ldr	r2, [r7, #8]
 80166de:	f7f7 fd4b 	bl	800e178 <dwc_otg_set_param_dev_tx_fifo_size>
 80166e2:	4603      	mov	r3, r0
 80166e4:	68fa      	ldr	r2, [r7, #12]
 80166e6:	18d3      	adds	r3, r2, r3
 80166e8:	60fb      	str	r3, [r7, #12]
                     USBCORE001_DriverParams.
                     dev_perio_tx_fifo_size[Count], Count);
    }
  }

  for (Count = 0; Count < 15; Count++) {
 80166ea:	68bb      	ldr	r3, [r7, #8]
 80166ec:	f103 0301 	add.w	r3, r3, #1
 80166f0:	60bb      	str	r3, [r7, #8]
 80166f2:	68bb      	ldr	r3, [r7, #8]
 80166f4:	2b0e      	cmp	r3, #14
 80166f6:	ddda      	ble.n	80166ae <USBCORE001_SetParameters+0x4fe>
                     USBCORE001_DriverParams.
                     dev_tx_fifo_size
                     [Count], Count);
    }
  }
  if (USBCORE001_DriverParams.thr_ctl != -1) {
 80166f8:	f240 0364 	movw	r3, #100	; 0x64
 80166fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016700:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8016704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016708:	d00d      	beq.n	8016726 <USBCORE001_SetParameters+0x576>
    RetVal +=
        dwc_otg_set_param_thr_ctl(CoreIfPtr,
                USBCORE001_DriverParams.thr_ctl);
 801670a:	f240 0364 	movw	r3, #100	; 0x64
 801670e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016712:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
                     [Count], Count);
    }
  }
  if (USBCORE001_DriverParams.thr_ctl != -1) {
    RetVal +=
        dwc_otg_set_param_thr_ctl(CoreIfPtr,
 8016716:	6878      	ldr	r0, [r7, #4]
 8016718:	4619      	mov	r1, r3
 801671a:	f7f7 fd8d 	bl	800e238 <dwc_otg_set_param_thr_ctl>
 801671e:	4603      	mov	r3, r0
                     dev_tx_fifo_size
                     [Count], Count);
    }
  }
  if (USBCORE001_DriverParams.thr_ctl != -1) {
    RetVal +=
 8016720:	68fa      	ldr	r2, [r7, #12]
 8016722:	18d3      	adds	r3, r2, r3
 8016724:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_thr_ctl(CoreIfPtr,
                USBCORE001_DriverParams.thr_ctl);
  }
  if (USBCORE001_DriverParams.mpi_enable != -1) {
 8016726:	f240 0364 	movw	r3, #100	; 0x64
 801672a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801672e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8016732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016736:	d00d      	beq.n	8016754 <USBCORE001_SetParameters+0x5a4>
    RetVal +=
        dwc_otg_set_param_mpi_enable(CoreIfPtr,
 8016738:	f240 0364 	movw	r3, #100	; 0x64
 801673c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016740:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8016744:	6878      	ldr	r0, [r7, #4]
 8016746:	4619      	mov	r1, r3
 8016748:	f7f7 feea 	bl	800e520 <dwc_otg_set_param_mpi_enable>
 801674c:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_thr_ctl(CoreIfPtr,
                USBCORE001_DriverParams.thr_ctl);
  }
  if (USBCORE001_DriverParams.mpi_enable != -1) {
    RetVal +=
 801674e:	68fa      	ldr	r2, [r7, #12]
 8016750:	18d3      	adds	r3, r2, r3
 8016752:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_mpi_enable(CoreIfPtr,
             USBCORE001_DriverParams.mpi_enable);
  }
  if (USBCORE001_DriverParams.pti_enable != -1) {
 8016754:	f240 0364 	movw	r3, #100	; 0x64
 8016758:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801675c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8016760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016764:	d00d      	beq.n	8016782 <USBCORE001_SetParameters+0x5d2>
    RetVal +=
        dwc_otg_set_param_pti_enable(CoreIfPtr,
 8016766:	f240 0364 	movw	r3, #100	; 0x64
 801676a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801676e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8016772:	6878      	ldr	r0, [r7, #4]
 8016774:	4619      	mov	r1, r3
 8016776:	f7f7 fe91 	bl	800e49c <dwc_otg_set_param_pti_enable>
 801677a:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_mpi_enable(CoreIfPtr,
             USBCORE001_DriverParams.mpi_enable);
  }
  if (USBCORE001_DriverParams.pti_enable != -1) {
    RetVal +=
 801677c:	68fa      	ldr	r2, [r7, #12]
 801677e:	18d3      	adds	r3, r2, r3
 8016780:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_pti_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             pti_enable);
  }
  if (USBCORE001_DriverParams.lpm_enable != -1) {
 8016782:	f240 0364 	movw	r3, #100	; 0x64
 8016786:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801678a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 801678e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016792:	d00d      	beq.n	80167b0 <USBCORE001_SetParameters+0x600>
    RetVal +=
        dwc_otg_set_param_lpm_enable(CoreIfPtr,
 8016794:	f240 0364 	movw	r3, #100	; 0x64
 8016798:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801679c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 80167a0:	6878      	ldr	r0, [r7, #4]
 80167a2:	4619      	mov	r1, r3
 80167a4:	f7f7 fd90 	bl	800e2c8 <dwc_otg_set_param_lpm_enable>
 80167a8:	4603      	mov	r3, r0
        dwc_otg_set_param_pti_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             pti_enable);
  }
  if (USBCORE001_DriverParams.lpm_enable != -1) {
    RetVal +=
 80167aa:	68fa      	ldr	r2, [r7, #12]
 80167ac:	18d3      	adds	r3, r2, r3
 80167ae:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_lpm_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             lpm_enable);
  }
  if (USBCORE001_DriverParams.ic_usb_cap != -1) {
 80167b0:	f240 0364 	movw	r3, #100	; 0x64
 80167b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80167b8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80167bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80167c0:	d00d      	beq.n	80167de <USBCORE001_SetParameters+0x62e>
    RetVal +=
        dwc_otg_set_param_ic_usb_cap(CoreIfPtr,
 80167c2:	f240 0364 	movw	r3, #100	; 0x64
 80167c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80167ca:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80167ce:	6878      	ldr	r0, [r7, #4]
 80167d0:	4619      	mov	r1, r3
 80167d2:	f7f7 ff29 	bl	800e628 <dwc_otg_set_param_ic_usb_cap>
 80167d6:	4603      	mov	r3, r0
        dwc_otg_set_param_lpm_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             lpm_enable);
  }
  if (USBCORE001_DriverParams.ic_usb_cap != -1) {
    RetVal +=
 80167d8:	68fa      	ldr	r2, [r7, #12]
 80167da:	18d3      	adds	r3, r2, r3
 80167dc:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_ic_usb_cap(CoreIfPtr,
             USBCORE001_DriverParams.
             ic_usb_cap);
  }
  if (USBCORE001_DriverParams.tx_thr_length != -1) {
 80167de:	f240 0364 	movw	r3, #100	; 0x64
 80167e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80167e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80167ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80167ee:	d00d      	beq.n	801680c <USBCORE001_SetParameters+0x65c>
    RetVal +=
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.tx_thr_length);
 80167f0:	f240 0364 	movw	r3, #100	; 0x64
 80167f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80167f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
             USBCORE001_DriverParams.
             ic_usb_cap);
  }
  if (USBCORE001_DriverParams.tx_thr_length != -1) {
    RetVal +=
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
 80167fc:	6878      	ldr	r0, [r7, #4]
 80167fe:	4619      	mov	r1, r3
 8016800:	f7f7 fda4 	bl	800e34c <dwc_otg_set_param_tx_thr_length>
 8016804:	4603      	mov	r3, r0
        dwc_otg_set_param_ic_usb_cap(CoreIfPtr,
             USBCORE001_DriverParams.
             ic_usb_cap);
  }
  if (USBCORE001_DriverParams.tx_thr_length != -1) {
    RetVal +=
 8016806:	68fa      	ldr	r2, [r7, #12]
 8016808:	18d3      	adds	r3, r2, r3
 801680a:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.tx_thr_length);
  }
  if (USBCORE001_DriverParams.rx_thr_length != -1) {
 801680c:	f240 0364 	movw	r3, #100	; 0x64
 8016810:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016814:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8016818:	f1b3 3fff 	cmp.w	r3, #4294967295
 801681c:	d00d      	beq.n	801683a <USBCORE001_SetParameters+0x68a>
    RetVal +=
        dwc_otg_set_param_rx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.
 801681e:	f240 0364 	movw	r3, #100	; 0x64
 8016822:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016826:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.tx_thr_length);
  }
  if (USBCORE001_DriverParams.rx_thr_length != -1) {
    RetVal +=
        dwc_otg_set_param_rx_thr_length(CoreIfPtr,
 801682a:	6878      	ldr	r0, [r7, #4]
 801682c:	4619      	mov	r1, r3
 801682e:	f7f7 fdb7 	bl	800e3a0 <dwc_otg_set_param_rx_thr_length>
 8016832:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.tx_thr_length);
  }
  if (USBCORE001_DriverParams.rx_thr_length != -1) {
    RetVal +=
 8016834:	68fa      	ldr	r2, [r7, #12]
 8016836:	18d3      	adds	r3, r2, r3
 8016838:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_rx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.
                rx_thr_length);
  }
  if (USBCORE001_DriverParams.ahb_thr_ratio != -1) {
 801683a:	f240 0364 	movw	r3, #100	; 0x64
 801683e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016842:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8016846:	f1b3 3fff 	cmp.w	r3, #4294967295
 801684a:	d00d      	beq.n	8016868 <USBCORE001_SetParameters+0x6b8>
    RetVal +=
        dwc_otg_set_param_ahb_thr_ratio(CoreIfPtr,
 801684c:	f240 0364 	movw	r3, #100	; 0x64
 8016850:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016854:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8016858:	6878      	ldr	r0, [r7, #4]
 801685a:	4619      	mov	r1, r3
 801685c:	f7f7 ff26 	bl	800e6ac <dwc_otg_set_param_ahb_thr_ratio>
 8016860:	4603      	mov	r3, r0
        dwc_otg_set_param_rx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.
                rx_thr_length);
  }
  if (USBCORE001_DriverParams.ahb_thr_ratio != -1) {
    RetVal +=
 8016862:	68fa      	ldr	r2, [r7, #12]
 8016864:	18d3      	adds	r3, r2, r3
 8016866:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_ahb_thr_ratio(CoreIfPtr,
                USBCORE001_DriverParams.ahb_thr_ratio);
  }
  if (USBCORE001_DriverParams.power_down != -1) {
 8016868:	f240 0364 	movw	r3, #100	; 0x64
 801686c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016870:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8016874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016878:	d00d      	beq.n	8016896 <USBCORE001_SetParameters+0x6e6>
    RetVal +=
        dwc_otg_set_param_power_down(CoreIfPtr,
 801687a:	f240 0364 	movw	r3, #100	; 0x64
 801687e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016882:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8016886:	6878      	ldr	r0, [r7, #4]
 8016888:	4619      	mov	r1, r3
 801688a:	f7f7 ff75 	bl	800e778 <dwc_otg_set_param_power_down>
 801688e:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_ahb_thr_ratio(CoreIfPtr,
                USBCORE001_DriverParams.ahb_thr_ratio);
  }
  if (USBCORE001_DriverParams.power_down != -1) {
    RetVal +=
 8016890:	68fa      	ldr	r2, [r7, #12]
 8016892:	18d3      	adds	r3, r2, r3
 8016894:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_power_down(CoreIfPtr,
             USBCORE001_DriverParams.power_down);
  }
  if (USBCORE001_DriverParams.reload_ctl != -1) {
 8016896:	f240 0364 	movw	r3, #100	; 0x64
 801689a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801689e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80168a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80168a6:	d00d      	beq.n	80168c4 <USBCORE001_SetParameters+0x714>
    RetVal +=
        dwc_otg_set_param_reload_ctl(CoreIfPtr,
 80168a8:	f240 0364 	movw	r3, #100	; 0x64
 80168ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80168b0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80168b4:	6878      	ldr	r0, [r7, #4]
 80168b6:	4619      	mov	r1, r3
 80168b8:	f7f7 ffaa 	bl	800e810 <dwc_otg_set_param_reload_ctl>
 80168bc:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_power_down(CoreIfPtr,
             USBCORE001_DriverParams.power_down);
  }
  if (USBCORE001_DriverParams.reload_ctl != -1) {
    RetVal +=
 80168be:	68fa      	ldr	r2, [r7, #12]
 80168c0:	18d3      	adds	r3, r2, r3
 80168c2:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_reload_ctl(CoreIfPtr,
             USBCORE001_DriverParams.reload_ctl);
  }
  if (USBCORE001_DriverParams.otg_ver != -1) {
 80168c4:	f240 0364 	movw	r3, #100	; 0x64
 80168c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80168cc:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80168d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80168d4:	d00d      	beq.n	80168f2 <USBCORE001_SetParameters+0x742>
    RetVal +=
        dwc_otg_set_param_otg_ver(CoreIfPtr,
 80168d6:	f240 0364 	movw	r3, #100	; 0x64
 80168da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80168de:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80168e2:	6878      	ldr	r0, [r7, #4]
 80168e4:	4619      	mov	r1, r3
 80168e6:	f7f7 ffdf 	bl	800e8a8 <dwc_otg_set_param_otg_ver>
 80168ea:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_reload_ctl(CoreIfPtr,
             USBCORE001_DriverParams.reload_ctl);
  }
  if (USBCORE001_DriverParams.otg_ver != -1) {
    RetVal +=
 80168ec:	68fa      	ldr	r2, [r7, #12]
 80168ee:	18d3      	adds	r3, r2, r3
 80168f0:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_otg_ver(CoreIfPtr,
                USBCORE001_DriverParams.otg_ver);
  }
  if (USBCORE001_DriverParams.adp_enable != -1) {
 80168f2:	f240 0364 	movw	r3, #100	; 0x64
 80168f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80168fa:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80168fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016902:	d00d      	beq.n	8016920 <USBCORE001_SetParameters+0x770>
    RetVal +=
        dwc_otg_set_param_adp_enable(CoreIfPtr,
 8016904:	f240 0364 	movw	r3, #100	; 0x64
 8016908:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801690c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8016910:	6878      	ldr	r0, [r7, #4]
 8016912:	4619      	mov	r1, r3
 8016914:	f7f7 fe46 	bl	800e5a4 <dwc_otg_set_param_adp_enable>
 8016918:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_otg_ver(CoreIfPtr,
                USBCORE001_DriverParams.otg_ver);
  }
  if (USBCORE001_DriverParams.adp_enable != -1) {
    RetVal +=
 801691a:	68fa      	ldr	r2, [r7, #12]
 801691c:	18d3      	adds	r3, r2, r3
 801691e:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_adp_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             adp_enable);
  }  
  return RetVal;
 8016920:	68fb      	ldr	r3, [r7, #12]
}
 8016922:	4618      	mov	r0, r3
 8016924:	f107 0710 	add.w	r7, r7, #16
 8016928:	46bd      	mov	sp, r7
 801692a:	bd80      	pop	{r7, pc}

0801692c <USBCORE001_EnableUSBInterrupt>:


/** This Enables and sets the priority of USB Interrupt */
static void USBCORE001_EnableUSBInterrupt(void)
{
 801692c:	b580      	push	{r7, lr}
 801692e:	af00      	add	r7, sp, #0
  NVIC_SetPriority(USB0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),\
 8016930:	f7ff fb8a 	bl	8016048 <NVIC_GetPriorityGrouping>
 8016934:	4603      	mov	r3, r0
 8016936:	4618      	mov	r0, r3
 8016938:	f04f 013f 	mov.w	r1, #63	; 0x3f
 801693c:	f04f 0200 	mov.w	r2, #0
 8016940:	f7ff fbfa 	bl	8016138 <NVIC_EncodePriority>
 8016944:	4603      	mov	r3, r0
 8016946:	f04f 006b 	mov.w	r0, #107	; 0x6b
 801694a:	4619      	mov	r1, r3
 801694c:	f7ff fbc6 	bl	80160dc <NVIC_SetPriority>
                                           USBCORE001_Host_PREEMPTION_PRIORITY,\
                                           USBCORE001_Host_SUB_PRIORITY));
  NVIC_ClearPendingIRQ(USB0_0_IRQn);
 8016950:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8016954:	f7ff fba4 	bl	80160a0 <NVIC_ClearPendingIRQ>
  NVIC_EnableIRQ(USB0_0_IRQn);
 8016958:	f04f 006b 	mov.w	r0, #107	; 0x6b
 801695c:	f7ff fb84 	bl	8016068 <NVIC_EnableIRQ>
}
 8016960:	bd80      	pop	{r7, pc}
 8016962:	bf00      	nop

08016964 <USBCORE001_Init>:
**                     Public Function Definitions                            **
*******************************************************************************/

/** This is Module init function. */
void USBCORE001_Init(void)
{
 8016964:	b580      	push	{r7, lr}
 8016966:	af00      	add	r7, sp, #0
  RESET001_DeassertReset(PER2_USB);
 8016968:	f04f 0080 	mov.w	r0, #128	; 0x80
 801696c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8016970:	f004 f922 	bl	801abb8 <RESET001_DeassertReset>
  USB0->DCTL |= USB_DCTL_SftDiscon_Msk; 
 8016974:	f04f 0300 	mov.w	r3, #0
 8016978:	f2c5 0304 	movt	r3, #20484	; 0x5004
 801697c:	f04f 0200 	mov.w	r2, #0
 8016980:	f2c5 0204 	movt	r2, #20484	; 0x5004
 8016984:	f8d2 2804 	ldr.w	r2, [r2, #2052]	; 0x804
 8016988:	f042 0202 	orr.w	r2, r2, #2
 801698c:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
  /* Disconnect device, so that we have time to initialize. */
}
 8016990:	bd80      	pop	{r7, pc}
 8016992:	bf00      	nop

08016994 <USBCORE001_Initialize>:


/** Core initialization function. */
int USBCORE001_Initialize(USBCORE001_OtgDevice **OtgDevPtr)
{
 8016994:	b590      	push	{r4, r7, lr}
 8016996:	b085      	sub	sp, #20
 8016998:	af00      	add	r7, sp, #0
 801699a:	6078      	str	r0, [r7, #4]
  int RetVal = 0;
 801699c:	f04f 0300 	mov.w	r3, #0
 80169a0:	60fb      	str	r3, [r7, #12]

  *OtgDevPtr = NULL;
 80169a2:	687b      	ldr	r3, [r7, #4]
 80169a4:	f04f 0200 	mov.w	r2, #0
 80169a8:	601a      	str	r2, [r3, #0]
                 
  SCU_POWER->PWRSET |= 
 80169aa:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80169ae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80169b2:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 80169b6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80169ba:	6852      	ldr	r2, [r2, #4]
 80169bc:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 80169c0:	605a      	str	r2, [r3, #4]
               SCU_POWER_PWRSTAT_USBOTGEN_Msk | SCU_POWER_PWRSTAT_USBPHYPDQ_Msk; 
  #ifdef DWC_DEVICE_ONLY
   SET_BIT(USB0->GUSBCFG,USB_GUSBCFG_ForceDevMode_Pos);
 80169c2:	f04f 0300 	mov.w	r3, #0
 80169c6:	f2c5 0304 	movt	r3, #20484	; 0x5004
 80169ca:	f04f 0200 	mov.w	r2, #0
 80169ce:	f2c5 0204 	movt	r2, #20484	; 0x5004
 80169d2:	68d2      	ldr	r2, [r2, #12]
 80169d4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80169d8:	60da      	str	r2, [r3, #12]
  #ifdef DWC_HOST_ONLY
   SET_BIT(USB0->GUSBCFG,USB_GUSBCFG_ForceHstMode_Pos);
  #endif
    
    
  USBCORE001_EnableUSBInterrupt();
 80169da:	f7ff ffa7 	bl	801692c <USBCORE001_EnableUSBInterrupt>

  if(!USBCORE001_OtgDevPtr)
 80169de:	f240 7390 	movw	r3, #1936	; 0x790
 80169e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80169e6:	681b      	ldr	r3, [r3, #0]
 80169e8:	2b00      	cmp	r3, #0
 80169ea:	d124      	bne.n	8016a36 <USBCORE001_Initialize+0xa2>
  {
    /**Allocate memory to hold the global data*/
    USBCORE001_OtgDevPtr = DWC_ALLOC(sizeof(USBCORE001_OtgDevice));
 80169ec:	f04f 0000 	mov.w	r0, #0
 80169f0:	f04f 0118 	mov.w	r1, #24
 80169f4:	f7ef fe24 	bl	8006640 <__DWC_ALLOC>
 80169f8:	4602      	mov	r2, r0
 80169fa:	f240 7390 	movw	r3, #1936	; 0x790
 80169fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016a02:	601a      	str	r2, [r3, #0]

    if(!USBCORE001_OtgDevPtr)
 8016a04:	f240 7390 	movw	r3, #1936	; 0x790
 8016a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016a0c:	681b      	ldr	r3, [r3, #0]
 8016a0e:	2b00      	cmp	r3, #0
 8016a10:	d105      	bne.n	8016a1e <USBCORE001_Initialize+0x8a>
    {
      RetVal = -DWC_E_NO_MEMORY;
 8016a12:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8016a16:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8016a1a:	60fb      	str	r3, [r7, #12]
      goto end;
 8016a1c:	e08a      	b.n	8016b34 <USBCORE001_Initialize+0x1a0>
    }
    DWC_MEMSET(USBCORE001_OtgDevPtr,0,sizeof(USBCORE001_OtgDevice));
 8016a1e:	f240 7390 	movw	r3, #1936	; 0x790
 8016a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016a26:	681b      	ldr	r3, [r3, #0]
 8016a28:	4618      	mov	r0, r3
 8016a2a:	f04f 0100 	mov.w	r1, #0
 8016a2e:	f04f 0218 	mov.w	r2, #24
 8016a32:	f7ef fd25 	bl	8006480 <DWC_MEMSET>
  }

  /** Step 1: Initialize the base address */
  USBCORE001_OtgDevPtr->RegBasePtr = (void *)USBCORE001_USB_OTG_BASE_ADDRESS;
 8016a36:	f240 7390 	movw	r3, #1936	; 0x790
 8016a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016a3e:	681a      	ldr	r2, [r3, #0]
 8016a40:	f04f 0300 	mov.w	r3, #0
 8016a44:	f2c5 0304 	movt	r3, #20484	; 0x5004
 8016a48:	6113      	str	r3, [r2, #16]

  /**Step 2: Initialize core interface layer of the otg */
  USBCORE001_OtgDevPtr->CoreIfPtr = 
 8016a4a:	f240 7390 	movw	r3, #1936	; 0x790
 8016a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016a52:	681c      	ldr	r4, [r3, #0]
                             dwc_otg_cil_init(USBCORE001_OtgDevPtr->RegBasePtr);
 8016a54:	f240 7390 	movw	r3, #1936	; 0x790
 8016a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016a5c:	681b      	ldr	r3, [r3, #0]
 8016a5e:	691b      	ldr	r3, [r3, #16]
 8016a60:	4618      	mov	r0, r3
 8016a62:	f7f1 f907 	bl	8007c74 <dwc_otg_cil_init>
 8016a66:	4603      	mov	r3, r0

  /** Step 1: Initialize the base address */
  USBCORE001_OtgDevPtr->RegBasePtr = (void *)USBCORE001_USB_OTG_BASE_ADDRESS;

  /**Step 2: Initialize core interface layer of the otg */
  USBCORE001_OtgDevPtr->CoreIfPtr = 
 8016a68:	6023      	str	r3, [r4, #0]
                             dwc_otg_cil_init(USBCORE001_OtgDevPtr->RegBasePtr);

  if(!USBCORE001_OtgDevPtr->CoreIfPtr)
 8016a6a:	f240 7390 	movw	r3, #1936	; 0x790
 8016a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016a72:	681b      	ldr	r3, [r3, #0]
 8016a74:	681b      	ldr	r3, [r3, #0]
 8016a76:	2b00      	cmp	r3, #0
 8016a78:	d105      	bne.n	8016a86 <USBCORE001_Initialize+0xf2>
  {
    RetVal = -DWC_E_UNKNOWN;
 8016a7a:	f24f 4348 	movw	r3, #62536	; 0xf448
 8016a7e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8016a82:	60fb      	str	r3, [r7, #12]
    goto end;
 8016a84:	e056      	b.n	8016b34 <USBCORE001_Initialize+0x1a0>
  /*
   * Step 3: Attempt to ensure this device is really a DWC_otg Controller.
   * Read and verify the SNPSID register contents. The value should be
   * 0x45F42XXX, which corresponds to "OT2", as in "OTG version 2.XX".
   */
  if ((dwc_otg_get_gsnpsid(USBCORE001_OtgDevPtr->CoreIfPtr) & 0xFFFFF000) !=
 8016a86:	f240 7390 	movw	r3, #1936	; 0x790
 8016a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016a8e:	681b      	ldr	r3, [r3, #0]
 8016a90:	681b      	ldr	r3, [r3, #0]
 8016a92:	4618      	mov	r0, r3
 8016a94:	f7f7 ff94 	bl	800e9c0 <dwc_otg_get_gsnpsid>
 8016a98:	4603      	mov	r3, r0
 8016a9a:	f423 627f 	bic.w	r2, r3, #4080	; 0xff0
 8016a9e:	f022 020f 	bic.w	r2, r2, #15
 8016aa2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8016aa6:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 8016aaa:	429a      	cmp	r2, r3
 8016aac:	d003      	beq.n	8016ab6 <USBCORE001_Initialize+0x122>
      0x4F542000) {
    RetVal = -EINVAL;
 8016aae:	f06f 0315 	mvn.w	r3, #21
 8016ab2:	60fb      	str	r3, [r7, #12]
    goto end;
 8016ab4:	e03e      	b.n	8016b34 <USBCORE001_Initialize+0x1a0>
  }

  /**Step 4:  Initialize the params*/
  RetVal = USBCORE001_SetParameters(USBCORE001_OtgDevPtr->CoreIfPtr);
 8016ab6:	f240 7390 	movw	r3, #1936	; 0x790
 8016aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016abe:	681b      	ldr	r3, [r3, #0]
 8016ac0:	681b      	ldr	r3, [r3, #0]
 8016ac2:	4618      	mov	r0, r3
 8016ac4:	f7ff fb74 	bl	80161b0 <USBCORE001_SetParameters>
 8016ac8:	60f8      	str	r0, [r7, #12]
  if(0 != RetVal)
 8016aca:	68fb      	ldr	r3, [r7, #12]
 8016acc:	2b00      	cmp	r3, #0
 8016ace:	d003      	beq.n	8016ad8 <USBCORE001_Initialize+0x144>
  {
    RetVal = -EINVAL;
 8016ad0:	f06f 0315 	mvn.w	r3, #21
 8016ad4:	60fb      	str	r3, [r7, #12]
    goto end;
 8016ad6:	e02d      	b.n	8016b34 <USBCORE001_Initialize+0x1a0>

  /*
   * Step 5: Disable the global interrupts until all interrupt routines
   * are installed
  */
  dwc_otg_disable_global_interrupts(USBCORE001_OtgDevPtr->CoreIfPtr);
 8016ad8:	f240 7390 	movw	r3, #1936	; 0x790
 8016adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016ae0:	681b      	ldr	r3, [r3, #0]
 8016ae2:	681b      	ldr	r3, [r3, #0]
 8016ae4:	4618      	mov	r0, r3
 8016ae6:	f7f1 fac1 	bl	800806c <dwc_otg_disable_global_interrupts>

  /**Step 5: Enable else init HCD/PCD */
  /** Initialize the DWC_otg core.*/
    dwc_otg_core_init(USBCORE001_OtgDevPtr->CoreIfPtr);
 8016aea:	f240 7390 	movw	r3, #1936	; 0x790
 8016aee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016af2:	681b      	ldr	r3, [r3, #0]
 8016af4:	681b      	ldr	r3, [r3, #0]
 8016af6:	4618      	mov	r0, r3
 8016af8:	f7f2 fcd8 	bl	80094ac <dwc_otg_core_init>

#ifndef DWC_HOST_ONLY
    if (RetVal != 0) {
 8016afc:	68fb      	ldr	r3, [r7, #12]
 8016afe:	2b00      	cmp	r3, #0
 8016b00:	d008      	beq.n	8016b14 <USBCORE001_Initialize+0x180>
      USBCORE001_OtgDevPtr->PcdData.PCDPtr = NULL;
 8016b02:	f240 7390 	movw	r3, #1936	; 0x790
 8016b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016b0a:	681b      	ldr	r3, [r3, #0]
 8016b0c:	f04f 0200 	mov.w	r2, #0
 8016b10:	605a      	str	r2, [r3, #4]
      goto end;
 8016b12:	e00f      	b.n	8016b34 <USBCORE001_Initialize+0x1a0>
    }
#endif
  
  dwc_otg_enable_global_interrupts(USBCORE001_OtgDevPtr->CoreIfPtr);
 8016b14:	f240 7390 	movw	r3, #1936	; 0x790
 8016b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016b1c:	681b      	ldr	r3, [r3, #0]
 8016b1e:	681b      	ldr	r3, [r3, #0]
 8016b20:	4618      	mov	r0, r3
 8016b22:	f7f1 fa89 	bl	8008038 <dwc_otg_enable_global_interrupts>
  
  *OtgDevPtr = USBCORE001_OtgDevPtr;
 8016b26:	f240 7390 	movw	r3, #1936	; 0x790
 8016b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016b2e:	681a      	ldr	r2, [r3, #0]
 8016b30:	687b      	ldr	r3, [r7, #4]
 8016b32:	601a      	str	r2, [r3, #0]

end:
  if(0 != RetVal)
 8016b34:	68fb      	ldr	r3, [r7, #12]
 8016b36:	2b00      	cmp	r3, #0
 8016b38:	d030      	beq.n	8016b9c <USBCORE001_Initialize+0x208>
  {
    /**Perform appropriate cleanup*/
    if(USBCORE001_OtgDevPtr)
 8016b3a:	f240 7390 	movw	r3, #1936	; 0x790
 8016b3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016b42:	681b      	ldr	r3, [r3, #0]
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	d029      	beq.n	8016b9c <USBCORE001_Initialize+0x208>
    {
      if(USBCORE001_OtgDevPtr->CoreIfPtr)
 8016b48:	f240 7390 	movw	r3, #1936	; 0x790
 8016b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016b50:	681b      	ldr	r3, [r3, #0]
 8016b52:	681b      	ldr	r3, [r3, #0]
 8016b54:	2b00      	cmp	r3, #0
 8016b56:	d010      	beq.n	8016b7a <USBCORE001_Initialize+0x1e6>
      {
        dwc_otg_cil_remove(USBCORE001_OtgDevPtr->CoreIfPtr);
 8016b58:	f240 7390 	movw	r3, #1936	; 0x790
 8016b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016b60:	681b      	ldr	r3, [r3, #0]
 8016b62:	681b      	ldr	r3, [r3, #0]
 8016b64:	4618      	mov	r0, r3
 8016b66:	f7f1 f9fb 	bl	8007f60 <dwc_otg_cil_remove>
        USBCORE001_OtgDevPtr->CoreIfPtr = NULL;
 8016b6a:	f240 7390 	movw	r3, #1936	; 0x790
 8016b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016b72:	681b      	ldr	r3, [r3, #0]
 8016b74:	f04f 0200 	mov.w	r2, #0
 8016b78:	601a      	str	r2, [r3, #0]
      }
      DWC_FREE(USBCORE001_OtgDevPtr);
 8016b7a:	f240 7390 	movw	r3, #1936	; 0x790
 8016b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016b82:	681b      	ldr	r3, [r3, #0]
 8016b84:	f04f 0000 	mov.w	r0, #0
 8016b88:	4619      	mov	r1, r3
 8016b8a:	f7ef fd83 	bl	8006694 <__DWC_FREE>
      USBCORE001_OtgDevPtr = NULL;
 8016b8e:	f240 7390 	movw	r3, #1936	; 0x790
 8016b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016b96:	f04f 0200 	mov.w	r2, #0
 8016b9a:	601a      	str	r2, [r3, #0]
    }
  }
  return RetVal;
 8016b9c:	68fb      	ldr	r3, [r7, #12]
}
 8016b9e:	4618      	mov	r0, r3
 8016ba0:	f107 0714 	add.w	r7, r7, #20
 8016ba4:	46bd      	mov	sp, r7
 8016ba6:	bd90      	pop	{r4, r7, pc}

08016ba8 <USBCORE001_Intr>:


/** Global interrupt routine */
void USBCORE001_Intr(void)
{
 8016ba8:	b580      	push	{r7, lr}
 8016baa:	af00      	add	r7, sp, #0
  if(NULL != USBCORE001_OtgDevPtr)
 8016bac:	f240 7390 	movw	r3, #1936	; 0x790
 8016bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016bb4:	681b      	ldr	r3, [r3, #0]
 8016bb6:	2b00      	cmp	r3, #0
 8016bb8:	d008      	beq.n	8016bcc <USBCORE001_Intr+0x24>
  {
#ifdef DWC_DEVICE_ONLY
    dwc_otg_pcd_handle_intr(USBCORE001_OtgDevPtr->PcdData.PCDPtr);
 8016bba:	f240 7390 	movw	r3, #1936	; 0x790
 8016bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016bc2:	681b      	ldr	r3, [r3, #0]
 8016bc4:	685b      	ldr	r3, [r3, #4]
 8016bc6:	4618      	mov	r0, r3
 8016bc8:	f7ff f91e 	bl	8015e08 <dwc_otg_pcd_handle_intr>
#endif
#ifdef DWC_HOST_ONLY
    dwc_otg_hcd_handle_intr(USBCORE001_OtgDevPtr->HCDPtr);
#endif
  }
}
 8016bcc:	bd80      	pop	{r7, pc}
 8016bce:	bf00      	nop

08016bd0 <USB0_0_IRQHandler>:

/** USB interrupt Handler  */
void USB0_0_IRQHandler()
{
 8016bd0:	b580      	push	{r7, lr}
 8016bd2:	af00      	add	r7, sp, #0
  USBCORE001_Intr();
 8016bd4:	f7ff ffe8 	bl	8016ba8 <USBCORE001_Intr>
}
 8016bd8:	bd80      	pop	{r7, pc}
 8016bda:	bf00      	nop

08016bdc <USBCORE001_DevicePCDConnect>:
/*******************************************************************************
**                     Private Function Definitions                           **
*******************************************************************************/

static int USBCORE001_DevicePCDConnect(dwc_otg_pcd_t * PCDPtr, int Speed)
{
 8016bdc:	b580      	push	{r7, lr}
 8016bde:	b082      	sub	sp, #8
 8016be0:	af00      	add	r7, sp, #0
 8016be2:	6078      	str	r0, [r7, #4]
 8016be4:	6039      	str	r1, [r7, #0]
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.Connect)
 8016be6:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016bee:	f8d3 32ac 	ldr.w	r3, [r3, #684]	; 0x2ac
 8016bf2:	2b00      	cmp	r3, #0
 8016bf4:	d006      	beq.n	8016c04 <USBCORE001_DevicePCDConnect+0x28>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.Connect();
 8016bf6:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016bfe:	f8d3 32ac 	ldr.w	r3, [r3, #684]	; 0x2ac
 8016c02:	4798      	blx	r3
  }
  USBCORE001_DeviceCurrentState = DEVICE_STATE_Default;
 8016c04:	f640 3394 	movw	r3, #2964	; 0xb94
 8016c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016c0c:	f04f 0202 	mov.w	r2, #2
 8016c10:	701a      	strb	r2, [r3, #0]
  return 0;
 8016c12:	f04f 0300 	mov.w	r3, #0
}
 8016c16:	4618      	mov	r0, r3
 8016c18:	f107 0708 	add.w	r7, r7, #8
 8016c1c:	46bd      	mov	sp, r7
 8016c1e:	bd80      	pop	{r7, pc}

08016c20 <USBCORE001_DevicePCDComplete>:


static int USBCORE001_DevicePCDComplete(dwc_otg_pcd_t * PCDPtr, void *EpHandle,
         void *ReqHandle, int32_t Status, uint32_t Actual)
{
 8016c20:	b590      	push	{r4, r7, lr}
 8016c22:	b08b      	sub	sp, #44	; 0x2c
 8016c24:	af04      	add	r7, sp, #16
 8016c26:	60f8      	str	r0, [r7, #12]
 8016c28:	60b9      	str	r1, [r7, #8]
 8016c2a:	607a      	str	r2, [r7, #4]
 8016c2c:	603b      	str	r3, [r7, #0]

  USBCORE001_DeivceEndpoint   *EpPtr = (USBCORE001_DeivceEndpoint *)EpHandle;
 8016c2e:	68bb      	ldr	r3, [r7, #8]
 8016c30:	617b      	str	r3, [r7, #20]

  if(ReqHandle == EpPtr->InBuffer)
 8016c32:	697b      	ldr	r3, [r7, #20]
 8016c34:	685a      	ldr	r2, [r3, #4]
 8016c36:	687b      	ldr	r3, [r7, #4]
 8016c38:	429a      	cmp	r2, r3
 8016c3a:	d119      	bne.n	8016c70 <USBCORE001_DevicePCDComplete+0x50>
  {
    EpPtr->BytesAvailableIn -= Actual;
 8016c3c:	697b      	ldr	r3, [r7, #20]
 8016c3e:	8b9b      	ldrh	r3, [r3, #28]
 8016c40:	b29a      	uxth	r2, r3
 8016c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c44:	b29b      	uxth	r3, r3
 8016c46:	1ad3      	subs	r3, r2, r3
 8016c48:	b29a      	uxth	r2, r3
 8016c4a:	697b      	ldr	r3, [r7, #20]
 8016c4c:	839a      	strh	r2, [r3, #28]
    EpPtr->CurrentInIndex -= Actual;
 8016c4e:	697b      	ldr	r3, [r7, #20]
 8016c50:	8b1a      	ldrh	r2, [r3, #24]
 8016c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c54:	b29b      	uxth	r3, r3
 8016c56:	1ad3      	subs	r3, r2, r3
 8016c58:	b29a      	uxth	r2, r3
 8016c5a:	697b      	ldr	r3, [r7, #20]
 8016c5c:	831a      	strh	r2, [r3, #24]

    {
      EpPtr->InBufferInUse = false;
 8016c5e:	697b      	ldr	r3, [r7, #20]
 8016c60:	f04f 0200 	mov.w	r2, #0
 8016c64:	721a      	strb	r2, [r3, #8]
      EpPtr->InFlush = false;
 8016c66:	697b      	ldr	r3, [r7, #20]
 8016c68:	f04f 0200 	mov.w	r2, #0
 8016c6c:	779a      	strb	r2, [r3, #30]
 8016c6e:	e039      	b.n	8016ce4 <USBCORE001_DevicePCDComplete+0xc4>
    }
  }
  else if (ReqHandle == EpPtr->OutBuffer)
 8016c70:	697b      	ldr	r3, [r7, #20]
 8016c72:	68da      	ldr	r2, [r3, #12]
 8016c74:	687b      	ldr	r3, [r7, #4]
 8016c76:	429a      	cmp	r2, r3
 8016c78:	d12f      	bne.n	8016cda <USBCORE001_DevicePCDComplete+0xba>
  {
    if(Actual)
 8016c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c7c:	2b00      	cmp	r3, #0
 8016c7e:	d00d      	beq.n	8016c9c <USBCORE001_DevicePCDComplete+0x7c>
    {
      EpPtr->BytesAvailableOut += Actual;
 8016c80:	697b      	ldr	r3, [r7, #20]
 8016c82:	8a5b      	ldrh	r3, [r3, #18]
 8016c84:	b29a      	uxth	r2, r3
 8016c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c88:	b29b      	uxth	r3, r3
 8016c8a:	18d3      	adds	r3, r2, r3
 8016c8c:	b29a      	uxth	r2, r3
 8016c8e:	697b      	ldr	r3, [r7, #20]
 8016c90:	825a      	strh	r2, [r3, #18]
      EpPtr->OutBufferInUse = false;
 8016c92:	697b      	ldr	r3, [r7, #20]
 8016c94:	f04f 0200 	mov.w	r2, #0
 8016c98:	741a      	strb	r2, [r3, #16]
 8016c9a:	e023      	b.n	8016ce4 <USBCORE001_DevicePCDComplete+0xc4>
    }
    else if(0 == Status)
 8016c9c:	683b      	ldr	r3, [r7, #0]
 8016c9e:	2b00      	cmp	r3, #0
 8016ca0:	d120      	bne.n	8016ce4 <USBCORE001_DevicePCDComplete+0xc4>
    {
      /*Zero length packet, put the request back*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD,EpPtr,
 8016ca2:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016caa:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
        (uint8_t *)EpPtr->OutBuffer, (int)EpPtr->OutBuffer,
 8016cae:	697b      	ldr	r3, [r7, #20]
      EpPtr->OutBufferInUse = false;
    }
    else if(0 == Status)
    {
      /*Zero length packet, put the request back*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD,EpPtr,
 8016cb0:	68da      	ldr	r2, [r3, #12]
        (uint8_t *)EpPtr->OutBuffer, (int)EpPtr->OutBuffer,
 8016cb2:	697b      	ldr	r3, [r7, #20]
 8016cb4:	68db      	ldr	r3, [r3, #12]
        EpPtr->MaxPktSz, 0, EpPtr->OutBuffer, 0);
 8016cb6:	6978      	ldr	r0, [r7, #20]
 8016cb8:	8c00      	ldrh	r0, [r0, #32]
      EpPtr->OutBufferInUse = false;
    }
    else if(0 == Status)
    {
      /*Zero length packet, put the request back*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD,EpPtr,
 8016cba:	4604      	mov	r4, r0
        (uint8_t *)EpPtr->OutBuffer, (int)EpPtr->OutBuffer,
        EpPtr->MaxPktSz, 0, EpPtr->OutBuffer, 0);
 8016cbc:	6978      	ldr	r0, [r7, #20]
 8016cbe:	68c0      	ldr	r0, [r0, #12]
      EpPtr->OutBufferInUse = false;
    }
    else if(0 == Status)
    {
      /*Zero length packet, put the request back*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD,EpPtr,
 8016cc0:	9400      	str	r4, [sp, #0]
 8016cc2:	f04f 0400 	mov.w	r4, #0
 8016cc6:	9401      	str	r4, [sp, #4]
 8016cc8:	9002      	str	r0, [sp, #8]
 8016cca:	f04f 0000 	mov.w	r0, #0
 8016cce:	9003      	str	r0, [sp, #12]
 8016cd0:	4608      	mov	r0, r1
 8016cd2:	6979      	ldr	r1, [r7, #20]
 8016cd4:	f7fb f8aa 	bl	8011e2c <dwc_otg_pcd_ep_queue>
 8016cd8:	e004      	b.n	8016ce4 <USBCORE001_DevicePCDComplete+0xc4>
  else
  {
    /*
     * Get Descriptor completion. Need to free the memory here
     */
    DWC_FREE(ReqHandle);
 8016cda:	f04f 0000 	mov.w	r0, #0
 8016cde:	6879      	ldr	r1, [r7, #4]
 8016ce0:	f7ef fcd8 	bl	8006694 <__DWC_FREE>

  }

  return 0;
 8016ce4:	f04f 0300 	mov.w	r3, #0
}
 8016ce8:	4618      	mov	r0, r3
 8016cea:	f107 071c 	add.w	r7, r7, #28
 8016cee:	46bd      	mov	sp, r7
 8016cf0:	bd90      	pop	{r4, r7, pc}
 8016cf2:	bf00      	nop

08016cf4 <USBCORE001_DevicePCDSetup>:

static int USBCORE001_DevicePCDSetup(dwc_otg_pcd_t * PCDPtr, uint8_t * Bytes)
{
 8016cf4:	b590      	push	{r4, r7, lr}
 8016cf6:	b08d      	sub	sp, #52	; 0x34
 8016cf8:	af04      	add	r7, sp, #16
 8016cfa:	6078      	str	r0, [r7, #4]
 8016cfc:	6039      	str	r1, [r7, #0]
  USB_Setup_Packet_t *RequestHeaderPtr;
  void*   DescriptorAddress;
  uint16_t ActualSize = 0;
 8016cfe:	f04f 0300 	mov.w	r3, #0
 8016d02:	83fb      	strh	r3, [r7, #30]
  uint16_t ReqSize = 0;
 8016d04:	f04f 0300 	mov.w	r3, #0
 8016d08:	83bb      	strh	r3, [r7, #28]
  uint8_t *TempBufferPtr = NULL;
 8016d0a:	f04f 0300 	mov.w	r3, #0
 8016d0e:	61bb      	str	r3, [r7, #24]
  /*
   * The PCD driver calls back for the following cases
   * (a) All non standard control transfers (Class/Vendor etc)
   * (b) Set Config / Set Interface and Get Descriptor Synch Frame calls
   */
  RequestHeaderPtr = (USB_Setup_Packet_t*)Bytes;
 8016d10:	683b      	ldr	r3, [r7, #0]
 8016d12:	617b      	str	r3, [r7, #20]


  switch(RequestHeaderPtr->bRequest)
 8016d14:	697b      	ldr	r3, [r7, #20]
 8016d16:	785b      	ldrb	r3, [r3, #1]
 8016d18:	f1a3 0305 	sub.w	r3, r3, #5
 8016d1c:	2b06      	cmp	r3, #6
 8016d1e:	f200 8130 	bhi.w	8016f82 <USBCORE001_DevicePCDSetup+0x28e>
 8016d22:	a201      	add	r2, pc, #4	; (adr r2, 8016d28 <USBCORE001_DevicePCDSetup+0x34>)
 8016d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016d28:	08016f55 	.word	0x08016f55
 8016d2c:	08016d45 	.word	0x08016d45
 8016d30:	08016f83 	.word	0x08016f83
 8016d34:	08016df9 	.word	0x08016df9
 8016d38:	08016ef1 	.word	0x08016ef1
 8016d3c:	08016e75 	.word	0x08016e75
 8016d40:	08016f23 	.word	0x08016f23
  case REQ_TYPE_GetDescriptor:
  /*
   * Get the descriptor address by making use of the callback and queue the
   * the same on the control EP
   */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.GetDescriptor)
 8016d44:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016d4c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016d50:	2b00      	cmp	r3, #0
 8016d52:	f000 81b0 	beq.w	80170b6 <USBCORE001_DevicePCDSetup+0x3c2>
  {
    ActualSize = USBCORE001_DevicePCD.USB_DeviceEvents.GetDescriptor(RequestHeaderPtr->wValue,
 8016d56:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016d5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016d5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016d62:	697a      	ldr	r2, [r7, #20]
 8016d64:	8852      	ldrh	r2, [r2, #2]
 8016d66:	b290      	uxth	r0, r2
                      RequestHeaderPtr->wIndex, (void *)&DescriptorAddress);
 8016d68:	697a      	ldr	r2, [r7, #20]
 8016d6a:	8892      	ldrh	r2, [r2, #4]
 8016d6c:	b292      	uxth	r2, r2
   * Get the descriptor address by making use of the callback and queue the
   * the same on the control EP
   */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.GetDescriptor)
  {
    ActualSize = USBCORE001_DevicePCD.USB_DeviceEvents.GetDescriptor(RequestHeaderPtr->wValue,
 8016d6e:	b2d1      	uxtb	r1, r2
 8016d70:	f107 0208 	add.w	r2, r7, #8
 8016d74:	4798      	blx	r3
 8016d76:	4603      	mov	r3, r0
 8016d78:	83fb      	strh	r3, [r7, #30]
                      RequestHeaderPtr->wIndex, (void *)&DescriptorAddress);
    ReqSize = (ActualSize < RequestHeaderPtr->wLength) 
 8016d7a:	697b      	ldr	r3, [r7, #20]
 8016d7c:	88db      	ldrh	r3, [r3, #6]
 8016d7e:	b29a      	uxth	r2, r3
 8016d80:	8bfb      	ldrh	r3, [r7, #30]
 8016d82:	429a      	cmp	r2, r3
 8016d84:	bf38      	it	cc
 8016d86:	4613      	movcc	r3, r2
 8016d88:	83bb      	strh	r3, [r7, #28]
                                    ? ActualSize : RequestHeaderPtr->wLength;
    /*
     * To avoid alignment and buffer overruns, allocate a buffer that would 
     * contain as many DWORDS and copy the descriptor to that new buffer.
     */
    TempBufferPtr = DWC_ALLOC(ReqSize + 3);
 8016d8a:	8bbb      	ldrh	r3, [r7, #28]
 8016d8c:	f103 0303 	add.w	r3, r3, #3
 8016d90:	f04f 0000 	mov.w	r0, #0
 8016d94:	4619      	mov	r1, r3
 8016d96:	f7ef fc53 	bl	8006640 <__DWC_ALLOC>
 8016d9a:	61b8      	str	r0, [r7, #24]

    if(NULL == TempBufferPtr)
 8016d9c:	69bb      	ldr	r3, [r7, #24]
 8016d9e:	2b00      	cmp	r3, #0
 8016da0:	d102      	bne.n	8016da8 <USBCORE001_DevicePCDSetup+0xb4>
    {
      return -1;
 8016da2:	f04f 33ff 	mov.w	r3, #4294967295
 8016da6:	e18b      	b.n	80170c0 <USBCORE001_DevicePCDSetup+0x3cc>
    }

    memset(TempBufferPtr, 0, ReqSize);
 8016da8:	8bbb      	ldrh	r3, [r7, #28]
 8016daa:	69b8      	ldr	r0, [r7, #24]
 8016dac:	f04f 0100 	mov.w	r1, #0
 8016db0:	461a      	mov	r2, r3
 8016db2:	f00b f955 	bl	8022060 <memset>
    memcpy(TempBufferPtr, DescriptorAddress, ReqSize);
 8016db6:	68ba      	ldr	r2, [r7, #8]
 8016db8:	8bbb      	ldrh	r3, [r7, #28]
 8016dba:	69b8      	ldr	r0, [r7, #24]
 8016dbc:	4611      	mov	r1, r2
 8016dbe:	461a      	mov	r2, r3
 8016dc0:	f00a ffe0 	bl	8021d84 <memcpy>

    /*Queue the data to EndPoint0*/
    dwc_otg_pcd_ep_queue(
 8016dc4:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016dcc:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 8016dd0:	69bb      	ldr	r3, [r7, #24]
 8016dd2:	8bb9      	ldrh	r1, [r7, #28]
 8016dd4:	9100      	str	r1, [sp, #0]
 8016dd6:	f04f 0100 	mov.w	r1, #0
 8016dda:	9101      	str	r1, [sp, #4]
 8016ddc:	69b9      	ldr	r1, [r7, #24]
 8016dde:	9102      	str	r1, [sp, #8]
 8016de0:	f04f 0100 	mov.w	r1, #0
 8016de4:	9103      	str	r1, [sp, #12]
 8016de6:	4610      	mov	r0, r2
 8016de8:	f640 01b8 	movw	r1, #2232	; 0x8b8
 8016dec:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8016df0:	69ba      	ldr	r2, [r7, #24]
 8016df2:	f7fb f81b 	bl	8011e2c <dwc_otg_pcd_ep_queue>
    0,
    TempBufferPtr,
    0
    );
  }
  break;
 8016df6:	e15e      	b.n	80170b6 <USBCORE001_DevicePCDSetup+0x3c2>
  * Get the device active configuration and queue the
  * the same on the control EP
  */


    ReqSize = RequestHeaderPtr->wLength;
 8016df8:	697b      	ldr	r3, [r7, #20]
 8016dfa:	799a      	ldrb	r2, [r3, #6]
 8016dfc:	79db      	ldrb	r3, [r3, #7]
 8016dfe:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8016e02:	4313      	orrs	r3, r2
 8016e04:	83bb      	strh	r3, [r7, #28]
    /*
     * To avoid alignment and buffer overruns, allocate a buffer that would
     * contain as many DWORDS and copy the descriptor to that new buffer.
     */
    TempBufferPtr = DWC_ALLOC(ReqSize + 3);
 8016e06:	8bbb      	ldrh	r3, [r7, #28]
 8016e08:	f103 0303 	add.w	r3, r3, #3
 8016e0c:	f04f 0000 	mov.w	r0, #0
 8016e10:	4619      	mov	r1, r3
 8016e12:	f7ef fc15 	bl	8006640 <__DWC_ALLOC>
 8016e16:	61b8      	str	r0, [r7, #24]

    if(NULL == TempBufferPtr)
 8016e18:	69bb      	ldr	r3, [r7, #24]
 8016e1a:	2b00      	cmp	r3, #0
 8016e1c:	d102      	bne.n	8016e24 <USBCORE001_DevicePCDSetup+0x130>
    {
      return -1;
 8016e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8016e22:	e14d      	b.n	80170c0 <USBCORE001_DevicePCDSetup+0x3cc>
    }

    memset(TempBufferPtr, 0, ReqSize);
 8016e24:	8bbb      	ldrh	r3, [r7, #28]
 8016e26:	69b8      	ldr	r0, [r7, #24]
 8016e28:	f04f 0100 	mov.w	r1, #0
 8016e2c:	461a      	mov	r2, r3
 8016e2e:	f00b f917 	bl	8022060 <memset>
    memcpy(TempBufferPtr, &ConfigNumber, 1);
 8016e32:	f240 7396 	movw	r3, #1942	; 0x796
 8016e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016e3a:	781a      	ldrb	r2, [r3, #0]
 8016e3c:	69bb      	ldr	r3, [r7, #24]
 8016e3e:	701a      	strb	r2, [r3, #0]

    /*Queue the data to EndPoint0*/
    dwc_otg_pcd_ep_queue(
 8016e40:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016e48:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 8016e4c:	69bb      	ldr	r3, [r7, #24]
 8016e4e:	8bb9      	ldrh	r1, [r7, #28]
 8016e50:	9100      	str	r1, [sp, #0]
 8016e52:	f04f 0100 	mov.w	r1, #0
 8016e56:	9101      	str	r1, [sp, #4]
 8016e58:	69b9      	ldr	r1, [r7, #24]
 8016e5a:	9102      	str	r1, [sp, #8]
 8016e5c:	f04f 0100 	mov.w	r1, #0
 8016e60:	9103      	str	r1, [sp, #12]
 8016e62:	4610      	mov	r0, r2
 8016e64:	f640 01b8 	movw	r1, #2232	; 0x8b8
 8016e68:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8016e6c:	69ba      	ldr	r2, [r7, #24]
 8016e6e:	f7fa ffdd 	bl	8011e2c <dwc_otg_pcd_ep_queue>
      0,
      TempBufferPtr,
      0
      );
 
  break;
 8016e72:	e123      	b.n	80170bc <USBCORE001_DevicePCDSetup+0x3c8>
  /*
   * Get the active interface number and queue the
   * the same on the control EP
   */
  
    ReqSize = RequestHeaderPtr->wLength;
 8016e74:	697b      	ldr	r3, [r7, #20]
 8016e76:	799a      	ldrb	r2, [r3, #6]
 8016e78:	79db      	ldrb	r3, [r3, #7]
 8016e7a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8016e7e:	4313      	orrs	r3, r2
 8016e80:	83bb      	strh	r3, [r7, #28]
    /*
     * To avoid alignment and buffer overruns, allocate a buffer that would
     * contain as many DWORDS and copy the descriptor to that new buffer.
     */
    TempBufferPtr = DWC_ALLOC(ReqSize + 3);
 8016e82:	8bbb      	ldrh	r3, [r7, #28]
 8016e84:	f103 0303 	add.w	r3, r3, #3
 8016e88:	f04f 0000 	mov.w	r0, #0
 8016e8c:	4619      	mov	r1, r3
 8016e8e:	f7ef fbd7 	bl	8006640 <__DWC_ALLOC>
 8016e92:	61b8      	str	r0, [r7, #24]

    if(NULL == TempBufferPtr)
 8016e94:	69bb      	ldr	r3, [r7, #24]
 8016e96:	2b00      	cmp	r3, #0
 8016e98:	d102      	bne.n	8016ea0 <USBCORE001_DevicePCDSetup+0x1ac>
    {
      return -1;
 8016e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8016e9e:	e10f      	b.n	80170c0 <USBCORE001_DevicePCDSetup+0x3cc>
    }

    memset(TempBufferPtr, 0, ReqSize);
 8016ea0:	8bbb      	ldrh	r3, [r7, #28]
 8016ea2:	69b8      	ldr	r0, [r7, #24]
 8016ea4:	f04f 0100 	mov.w	r1, #0
 8016ea8:	461a      	mov	r2, r3
 8016eaa:	f00b f8d9 	bl	8022060 <memset>
    memcpy(TempBufferPtr, &InterfaceNumber, 1);
 8016eae:	f240 7398 	movw	r3, #1944	; 0x798
 8016eb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016eb6:	781a      	ldrb	r2, [r3, #0]
 8016eb8:	69bb      	ldr	r3, [r7, #24]
 8016eba:	701a      	strb	r2, [r3, #0]

    /*Queue the data to EndPoint0*/
    dwc_otg_pcd_ep_queue(
 8016ebc:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016ec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016ec4:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 8016ec8:	69bb      	ldr	r3, [r7, #24]
 8016eca:	8bb9      	ldrh	r1, [r7, #28]
 8016ecc:	9100      	str	r1, [sp, #0]
 8016ece:	f04f 0100 	mov.w	r1, #0
 8016ed2:	9101      	str	r1, [sp, #4]
 8016ed4:	69b9      	ldr	r1, [r7, #24]
 8016ed6:	9102      	str	r1, [sp, #8]
 8016ed8:	f04f 0100 	mov.w	r1, #0
 8016edc:	9103      	str	r1, [sp, #12]
 8016ede:	4610      	mov	r0, r2
 8016ee0:	f640 01b8 	movw	r1, #2232	; 0x8b8
 8016ee4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8016ee8:	69ba      	ldr	r2, [r7, #24]
 8016eea:	f7fa ff9f 	bl	8011e2c <dwc_otg_pcd_ep_queue>
      0,
      TempBufferPtr,
      0
      );

  break;
 8016eee:	e0e5      	b.n	80170bc <USBCORE001_DevicePCDSetup+0x3c8>

  case REQ_TYPE_SetConfiguration:
  /* Set active configuration */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.ConfigChanged)
 8016ef0:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016ef8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016efc:	2b00      	cmp	r3, #0
 8016efe:	d006      	beq.n	8016f0e <USBCORE001_DevicePCDSetup+0x21a>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.ConfigChanged();
 8016f00:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016f08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016f0c:	4798      	blx	r3
  }
  ConfigNumber = (uint8_t)RequestHeaderPtr->wValue;
 8016f0e:	697b      	ldr	r3, [r7, #20]
 8016f10:	885b      	ldrh	r3, [r3, #2]
 8016f12:	b29b      	uxth	r3, r3
 8016f14:	b2da      	uxtb	r2, r3
 8016f16:	f240 7396 	movw	r3, #1942	; 0x796
 8016f1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016f1e:	701a      	strb	r2, [r3, #0]
   break;
 8016f20:	e0cc      	b.n	80170bc <USBCORE001_DevicePCDSetup+0x3c8>

  case REQ_TYPE_SetInterface:
  /* Set active interface */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.ConfigChanged)
 8016f22:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016f2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016f2e:	2b00      	cmp	r3, #0
 8016f30:	d006      	beq.n	8016f40 <USBCORE001_DevicePCDSetup+0x24c>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.ConfigChanged();
 8016f32:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016f3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016f3e:	4798      	blx	r3
  }
  InterfaceNumber = (uint8_t)RequestHeaderPtr->wValue;
 8016f40:	697b      	ldr	r3, [r7, #20]
 8016f42:	885b      	ldrh	r3, [r3, #2]
 8016f44:	b29b      	uxth	r3, r3
 8016f46:	b2da      	uxtb	r2, r3
 8016f48:	f240 7398 	movw	r3, #1944	; 0x798
 8016f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016f50:	701a      	strb	r2, [r3, #0]
  
  break;
 8016f52:	e0b3      	b.n	80170bc <USBCORE001_DevicePCDSetup+0x3c8>

  case REQ_TYPE_SetAddress:
  /* Set device address */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.AddressSet)
 8016f54:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016f5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8016f60:	2b00      	cmp	r3, #0
 8016f62:	d006      	beq.n	8016f72 <USBCORE001_DevicePCDSetup+0x27e>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.AddressSet();
 8016f64:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016f6c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8016f70:	4798      	blx	r3
  }
  USBCORE001_DeviceCurrentState = DEVICE_STATE_Addressed;
 8016f72:	f640 3394 	movw	r3, #2964	; 0xb94
 8016f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016f7a:	f04f 0203 	mov.w	r2, #3
 8016f7e:	701a      	strb	r2, [r3, #0]
  break;
 8016f80:	e09c      	b.n	80170bc <USBCORE001_DevicePCDSetup+0x3c8>

  default:
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.ControlRequest)
 8016f82:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016f8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016f8e:	2b00      	cmp	r3, #0
 8016f90:	f000 8093 	beq.w	80170ba <USBCORE001_DevicePCDSetup+0x3c6>
  {
    USBCORE001_DeivceEndpoint *EndpointPtr = &USBCORE001_DevicePCD.EndPoint0;
 8016f94:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8016f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016f9c:	613b      	str	r3, [r7, #16]

    /*
     * If an OUT transaction follows, keep Buffer2 ready
     */
    if (!(RequestHeaderPtr->bmRequestType & CONTROL_REQ_DIR_DEVICETOHOST))
 8016f9e:	697b      	ldr	r3, [r7, #20]
 8016fa0:	781b      	ldrb	r3, [r3, #0]
 8016fa2:	b2db      	uxtb	r3, r3
 8016fa4:	b25b      	sxtb	r3, r3
 8016fa6:	2b00      	cmp	r3, #0
 8016fa8:	db74      	blt.n	8017094 <USBCORE001_DevicePCDSetup+0x3a0>
    {
      if(RequestHeaderPtr->wLength)
 8016faa:	697b      	ldr	r3, [r7, #20]
 8016fac:	88db      	ldrh	r3, [r3, #6]
 8016fae:	b29b      	uxth	r3, r3
 8016fb0:	2b00      	cmp	r3, #0
 8016fb2:	d044      	beq.n	801703e <USBCORE001_DevicePCDSetup+0x34a>
      {
        if(EndpointPtr->MaxPktSz <= RequestHeaderPtr->wLength)
 8016fb4:	693b      	ldr	r3, [r7, #16]
 8016fb6:	8c1a      	ldrh	r2, [r3, #32]
 8016fb8:	697b      	ldr	r3, [r7, #20]
 8016fba:	88db      	ldrh	r3, [r3, #6]
 8016fbc:	b29b      	uxth	r3, r3
 8016fbe:	429a      	cmp	r2, r3
 8016fc0:	d820      	bhi.n	8017004 <USBCORE001_DevicePCDSetup+0x310>
        {
          /*Re-adjust the size*/
          void *temp = EndpointPtr->OutBuffer;
 8016fc2:	693b      	ldr	r3, [r7, #16]
 8016fc4:	68db      	ldr	r3, [r3, #12]
 8016fc6:	60fb      	str	r3, [r7, #12]
          EndpointPtr->OutBuffer = DWC_ALLOC(RequestHeaderPtr->wLength+3);
 8016fc8:	697b      	ldr	r3, [r7, #20]
 8016fca:	88db      	ldrh	r3, [r3, #6]
 8016fcc:	b29b      	uxth	r3, r3
 8016fce:	f103 0303 	add.w	r3, r3, #3
 8016fd2:	f04f 0000 	mov.w	r0, #0
 8016fd6:	4619      	mov	r1, r3
 8016fd8:	f7ef fb32 	bl	8006640 <__DWC_ALLOC>
 8016fdc:	4602      	mov	r2, r0
 8016fde:	693b      	ldr	r3, [r7, #16]
 8016fe0:	60da      	str	r2, [r3, #12]
  
          if(!EndpointPtr->OutBuffer)
 8016fe2:	693b      	ldr	r3, [r7, #16]
 8016fe4:	68db      	ldr	r3, [r3, #12]
 8016fe6:	2b00      	cmp	r3, #0
 8016fe8:	d107      	bne.n	8016ffa <USBCORE001_DevicePCDSetup+0x306>
          {
            EndpointPtr->OutBuffer = temp;
 8016fea:	693b      	ldr	r3, [r7, #16]
 8016fec:	68fa      	ldr	r2, [r7, #12]
 8016fee:	60da      	str	r2, [r3, #12]
            return -DWC_E_NO_MEMORY;
 8016ff0:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8016ff4:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8016ff8:	e062      	b.n	80170c0 <USBCORE001_DevicePCDSetup+0x3cc>
          }
          else
          {
            EndpointPtr->MaxPktSz = RequestHeaderPtr->wLength;
 8016ffa:	697b      	ldr	r3, [r7, #20]
 8016ffc:	88db      	ldrh	r3, [r3, #6]
 8016ffe:	b29a      	uxth	r2, r3
 8017000:	693b      	ldr	r3, [r7, #16]
 8017002:	841a      	strh	r2, [r3, #32]
          }
        }
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr,
 8017004:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017008:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801700c:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
        (uint8_t *)EndpointPtr->OutBuffer, (int)EndpointPtr->OutBuffer, 
 8017010:	693b      	ldr	r3, [r7, #16]
          else
          {
            EndpointPtr->MaxPktSz = RequestHeaderPtr->wLength;
          }
        }
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr,
 8017012:	68da      	ldr	r2, [r3, #12]
        (uint8_t *)EndpointPtr->OutBuffer, (int)EndpointPtr->OutBuffer, 
 8017014:	693b      	ldr	r3, [r7, #16]
 8017016:	68db      	ldr	r3, [r3, #12]
        RequestHeaderPtr->wLength, 0, EndpointPtr->OutBuffer, 0);
 8017018:	6978      	ldr	r0, [r7, #20]
 801701a:	88c0      	ldrh	r0, [r0, #6]
 801701c:	b280      	uxth	r0, r0
          else
          {
            EndpointPtr->MaxPktSz = RequestHeaderPtr->wLength;
          }
        }
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr,
 801701e:	4604      	mov	r4, r0
        (uint8_t *)EndpointPtr->OutBuffer, (int)EndpointPtr->OutBuffer, 
        RequestHeaderPtr->wLength, 0, EndpointPtr->OutBuffer, 0);
 8017020:	6938      	ldr	r0, [r7, #16]
 8017022:	68c0      	ldr	r0, [r0, #12]
          else
          {
            EndpointPtr->MaxPktSz = RequestHeaderPtr->wLength;
          }
        }
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr,
 8017024:	9400      	str	r4, [sp, #0]
 8017026:	f04f 0400 	mov.w	r4, #0
 801702a:	9401      	str	r4, [sp, #4]
 801702c:	9002      	str	r0, [sp, #8]
 801702e:	f04f 0000 	mov.w	r0, #0
 8017032:	9003      	str	r0, [sp, #12]
 8017034:	4608      	mov	r0, r1
 8017036:	6939      	ldr	r1, [r7, #16]
 8017038:	f7fa fef8 	bl	8011e2c <dwc_otg_pcd_ep_queue>
 801703c:	e019      	b.n	8017072 <USBCORE001_DevicePCDSetup+0x37e>
        RequestHeaderPtr->wLength, 0, EndpointPtr->OutBuffer, 0);
      }
      else
      {
        /*Send a ZLP in response to the status phase*/
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr, 
 801703e:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017042:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017046:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
                            NULL, 0, 0, 1, EndpointPtr->InBuffer, 0);
 801704a:	693a      	ldr	r2, [r7, #16]
 801704c:	6852      	ldr	r2, [r2, #4]
        RequestHeaderPtr->wLength, 0, EndpointPtr->OutBuffer, 0);
      }
      else
      {
        /*Send a ZLP in response to the status phase*/
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr, 
 801704e:	f04f 0100 	mov.w	r1, #0
 8017052:	9100      	str	r1, [sp, #0]
 8017054:	f04f 0101 	mov.w	r1, #1
 8017058:	9101      	str	r1, [sp, #4]
 801705a:	9202      	str	r2, [sp, #8]
 801705c:	f04f 0200 	mov.w	r2, #0
 8017060:	9203      	str	r2, [sp, #12]
 8017062:	4618      	mov	r0, r3
 8017064:	6939      	ldr	r1, [r7, #16]
 8017066:	f04f 0200 	mov.w	r2, #0
 801706a:	f04f 0300 	mov.w	r3, #0
 801706e:	f7fa fedd 	bl	8011e2c <dwc_otg_pcd_ep_queue>
                            NULL, 0, 0, 1, EndpointPtr->InBuffer, 0);
      }
      USBCORE001_DevicePCD.USB_SetupReceived = true;
 8017072:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017076:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801707a:	f04f 0201 	mov.w	r2, #1
 801707e:	f883 22c4 	strb.w	r2, [r3, #708]	; 0x2c4
      memcpy(&USBCORE001_DeviceCurrentControlRequest, RequestHeaderPtr, 
 8017082:	f640 338c 	movw	r3, #2956	; 0xb8c
 8017086:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801708a:	697a      	ldr	r2, [r7, #20]
 801708c:	6810      	ldr	r0, [r2, #0]
 801708e:	6851      	ldr	r1, [r2, #4]
 8017090:	c303      	stmia	r3!, {r0, r1}
    {
      USBCORE001_DevicePCD.USB_SetupReceived = true;
      memcpy(&USBCORE001_DeviceCurrentControlRequest,
            RequestHeaderPtr, sizeof(USB_Setup_Packet_t));
    }
  } break;
 8017092:	e012      	b.n	80170ba <USBCORE001_DevicePCDSetup+0x3c6>
      memcpy(&USBCORE001_DeviceCurrentControlRequest, RequestHeaderPtr, 
                                            sizeof(USB_Setup_Packet_t));
    }
    else
    {
      USBCORE001_DevicePCD.USB_SetupReceived = true;
 8017094:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017098:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801709c:	f04f 0201 	mov.w	r2, #1
 80170a0:	f883 22c4 	strb.w	r2, [r3, #708]	; 0x2c4
      memcpy(&USBCORE001_DeviceCurrentControlRequest,
 80170a4:	f640 338c 	movw	r3, #2956	; 0xb8c
 80170a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80170ac:	697a      	ldr	r2, [r7, #20]
 80170ae:	6810      	ldr	r0, [r2, #0]
 80170b0:	6851      	ldr	r1, [r2, #4]
 80170b2:	c303      	stmia	r3!, {r0, r1}
            RequestHeaderPtr, sizeof(USB_Setup_Packet_t));
    }
  } break;
 80170b4:	e001      	b.n	80170ba <USBCORE001_DevicePCDSetup+0x3c6>
    0,
    TempBufferPtr,
    0
    );
  }
  break;
 80170b6:	bf00      	nop
 80170b8:	e000      	b.n	80170bc <USBCORE001_DevicePCDSetup+0x3c8>
    {
      USBCORE001_DevicePCD.USB_SetupReceived = true;
      memcpy(&USBCORE001_DeviceCurrentControlRequest,
            RequestHeaderPtr, sizeof(USB_Setup_Packet_t));
    }
  } break;
 80170ba:	bf00      	nop
  }

  return 0;
 80170bc:	f04f 0300 	mov.w	r3, #0
}
 80170c0:	4618      	mov	r0, r3
 80170c2:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80170c6:	46bd      	mov	sp, r7
 80170c8:	bd90      	pop	{r4, r7, pc}
 80170ca:	bf00      	nop

080170cc <USBCORE001_DevicePCDDisconnect>:

static int USBCORE001_DevicePCDDisconnect(dwc_otg_pcd_t * PCDPtr)
{
 80170cc:	b580      	push	{r7, lr}
 80170ce:	b082      	sub	sp, #8
 80170d0:	af00      	add	r7, sp, #0
 80170d2:	6078      	str	r0, [r7, #4]
  USBCORE001_DeviceCurrentState = DEVICE_STATE_Unattached;
 80170d4:	f640 3394 	movw	r3, #2964	; 0xb94
 80170d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80170dc:	f04f 0200 	mov.w	r2, #0
 80170e0:	701a      	strb	r2, [r3, #0]

  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.Disconnect)
 80170e2:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80170e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80170ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80170ee:	2b00      	cmp	r3, #0
 80170f0:	d006      	beq.n	8017100 <USBCORE001_DevicePCDDisconnect+0x34>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.Disconnect();
 80170f2:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80170f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80170fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80170fe:	4798      	blx	r3
  }
  return 0;
 8017100:	f04f 0300 	mov.w	r3, #0
}
 8017104:	4618      	mov	r0, r3
 8017106:	f107 0708 	add.w	r7, r7, #8
 801710a:	46bd      	mov	sp, r7
 801710c:	bd80      	pop	{r7, pc}
 801710e:	bf00      	nop

08017110 <USBCORE001_DevicePCDResume>:


static int USBCORE001_DevicePCDResume(dwc_otg_pcd_t * PCDPtr)
{
 8017110:	b480      	push	{r7}
 8017112:	b083      	sub	sp, #12
 8017114:	af00      	add	r7, sp, #0
 8017116:	6078      	str	r0, [r7, #4]
  return 0;
 8017118:	f04f 0300 	mov.w	r3, #0
}
 801711c:	4618      	mov	r0, r3
 801711e:	f107 070c 	add.w	r7, r7, #12
 8017122:	46bd      	mov	sp, r7
 8017124:	bc80      	pop	{r7}
 8017126:	4770      	bx	lr

08017128 <USBCORE001_DevicePCDSuspend>:


static int USBCORE001_DevicePCDSuspend(dwc_otg_pcd_t * PCDPtr)
{
 8017128:	b480      	push	{r7}
 801712a:	b083      	sub	sp, #12
 801712c:	af00      	add	r7, sp, #0
 801712e:	6078      	str	r0, [r7, #4]
  return 0;
 8017130:	f04f 0300 	mov.w	r3, #0
}
 8017134:	4618      	mov	r0, r3
 8017136:	f107 070c 	add.w	r7, r7, #12
 801713a:	46bd      	mov	sp, r7
 801713c:	bc80      	pop	{r7}
 801713e:	4770      	bx	lr

08017140 <USBCORE001_DevicePCDHnpChangedcb>:


static int USBCORE001_DevicePCDHnpChangedcb(dwc_otg_pcd_t * PCDPtr)
{
 8017140:	b480      	push	{r7}
 8017142:	b083      	sub	sp, #12
 8017144:	af00      	add	r7, sp, #0
 8017146:	6078      	str	r0, [r7, #4]
  return 0;
 8017148:	f04f 0300 	mov.w	r3, #0
}
 801714c:	4618      	mov	r0, r3
 801714e:	f107 070c 	add.w	r7, r7, #12
 8017152:	46bd      	mov	sp, r7
 8017154:	bc80      	pop	{r7}
 8017156:	4770      	bx	lr

08017158 <USBCORE001_DevicePCDReset>:


static int USBCORE001_DevicePCDReset(dwc_otg_pcd_t * PCDPtr)
{
 8017158:	b480      	push	{r7}
 801715a:	b083      	sub	sp, #12
 801715c:	af00      	add	r7, sp, #0
 801715e:	6078      	str	r0, [r7, #4]
  return 0;
 8017160:	f04f 0300 	mov.w	r3, #0
}
 8017164:	4618      	mov	r0, r3
 8017166:	f107 070c 	add.w	r7, r7, #12
 801716a:	46bd      	mov	sp, r7
 801716c:	bc80      	pop	{r7}
 801716e:	4770      	bx	lr

08017170 <USBCore001_DeviceStart>:
*******************************************************************************/

/* This function initializes the synopsys device controller driver. */
int USBCore001_DeviceStart(USBCORE001_OtgDevice *OtgDevPtr, 
                                       USBCORE001_DeviceCallBack *USBDEventsPtr)
{
 8017170:	b5b0      	push	{r4, r5, r7, lr}
 8017172:	b086      	sub	sp, #24
 8017174:	af00      	add	r7, sp, #0
 8017176:	6078      	str	r0, [r7, #4]
 8017178:	6039      	str	r1, [r7, #0]
  int Retval = 0;
 801717a:	f04f 0300 	mov.w	r3, #0
 801717e:	617b      	str	r3, [r7, #20]
  int EpCnt;

  if(!OtgDevPtr)
 8017180:	687b      	ldr	r3, [r7, #4]
 8017182:	2b00      	cmp	r3, #0
 8017184:	d105      	bne.n	8017192 <USBCore001_DeviceStart+0x22>
  {
    Retval = -DWC_E_NO_MEMORY;
 8017186:	f64f 4316 	movw	r3, #64534	; 0xfc16
 801718a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 801718e:	617b      	str	r3, [r7, #20]
    goto end;
 8017190:	e124      	b.n	80173dc <USBCore001_DeviceStart+0x26c>
  }

  dwc_otg_disable_global_interrupts(OtgDevPtr->CoreIfPtr);
 8017192:	687b      	ldr	r3, [r7, #4]
 8017194:	681b      	ldr	r3, [r3, #0]
 8017196:	4618      	mov	r0, r3
 8017198:	f7f0 ff68 	bl	800806c <dwc_otg_disable_global_interrupts>

  OtgDevPtr->PcdData.PCDPtr = dwc_otg_pcd_init(OtgDevPtr->CoreIfPtr);
 801719c:	687b      	ldr	r3, [r7, #4]
 801719e:	681b      	ldr	r3, [r3, #0]
 80171a0:	4618      	mov	r0, r3
 80171a2:	f7fa f8a9 	bl	80112f8 <dwc_otg_pcd_init>
 80171a6:	4602      	mov	r2, r0
 80171a8:	687b      	ldr	r3, [r7, #4]
 80171aa:	605a      	str	r2, [r3, #4]

  if(!OtgDevPtr->PcdData.PCDPtr)
 80171ac:	687b      	ldr	r3, [r7, #4]
 80171ae:	685b      	ldr	r3, [r3, #4]
 80171b0:	2b00      	cmp	r3, #0
 80171b2:	d105      	bne.n	80171c0 <USBCore001_DeviceStart+0x50>
  {
    DWC_PRINTF("ifx_usb_device_init: dwc_otg_pcd_init failed\r\n");
    Retval = -DWC_E_NO_MEMORY;
 80171b4:	f64f 4316 	movw	r3, #64534	; 0xfc16
 80171b8:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80171bc:	617b      	str	r3, [r7, #20]
    goto end;
 80171be:	e10d      	b.n	80173dc <USBCore001_DeviceStart+0x26c>
  }
  USBCORE001_DevicePCD.GPCD = OtgDevPtr->PcdData.PCDPtr;
 80171c0:	687b      	ldr	r3, [r7, #4]
 80171c2:	685a      	ldr	r2, [r3, #4]
 80171c4:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80171c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80171cc:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8
  dctl_data_t data = { .d32 = 0 };
 80171d0:	f04f 0300 	mov.w	r3, #0
 80171d4:	60fb      	str	r3, [r7, #12]
  data.d32 = DWC_READ_REG32(&OtgDevPtr->CoreIfPtr->dev_if->dev_global_regs->dctl);
 80171d6:	687b      	ldr	r3, [r7, #4]
 80171d8:	681b      	ldr	r3, [r3, #0]
 80171da:	689b      	ldr	r3, [r3, #8]
 80171dc:	681b      	ldr	r3, [r3, #0]
 80171de:	f103 0304 	add.w	r3, r3, #4
 80171e2:	4618      	mov	r0, r3
 80171e4:	f7ef fb5a 	bl	800689c <DWC_READ_REG32>
 80171e8:	4603      	mov	r3, r0
 80171ea:	60fb      	str	r3, [r7, #12]
  data.b.sftdiscon = 0; /* Connect Device */
 80171ec:	68fb      	ldr	r3, [r7, #12]
 80171ee:	f36f 0341 	bfc	r3, #1, #1
 80171f2:	60fb      	str	r3, [r7, #12]
  DWC_WRITE_REG32(&OtgDevPtr->CoreIfPtr->dev_if->dev_global_regs->dctl,data.d32);
 80171f4:	687b      	ldr	r3, [r7, #4]
 80171f6:	681b      	ldr	r3, [r3, #0]
 80171f8:	689b      	ldr	r3, [r3, #8]
 80171fa:	681b      	ldr	r3, [r3, #0]
 80171fc:	f103 0204 	add.w	r2, r3, #4
 8017200:	68fb      	ldr	r3, [r7, #12]
 8017202:	4610      	mov	r0, r2
 8017204:	4619      	mov	r1, r3
 8017206:	f7ef fb55 	bl	80068b4 <DWC_WRITE_REG32>
  dwc_otg_pcd_start(OtgDevPtr->PcdData.PCDPtr,&USBCORE001_DevicePCDfops);
 801720a:	687b      	ldr	r3, [r7, #4]
 801720c:	685b      	ldr	r3, [r3, #4]
 801720e:	4618      	mov	r0, r3
 8017210:	f647 6190 	movw	r1, #32400	; 0x7e90
 8017214:	f6c0 0102 	movt	r1, #2050	; 0x802
 8017218:	f7f9 fd62 	bl	8010ce0 <dwc_otg_pcd_start>

  USBCORE001_DevicePCD.USB_DeviceEvents = *USBDEventsPtr;
 801721c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017220:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017224:	683a      	ldr	r2, [r7, #0]
 8017226:	f503 742b 	add.w	r4, r3, #684	; 0x2ac
 801722a:	4615      	mov	r5, r2
 801722c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801722e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017230:	e895 0003 	ldmia.w	r5, {r0, r1}
 8017234:	e884 0003 	stmia.w	r4, {r0, r1}

  /*Initialize Endpoint 0*/
  USBCORE001_DevicePCD.EndPoint0.InBuffer= DWC_ALLOC(MAX_EP0_SIZE*10);
 8017238:	f04f 0000 	mov.w	r0, #0
 801723c:	f44f 7120 	mov.w	r1, #640	; 0x280
 8017240:	f7ef f9fe 	bl	8006640 <__DWC_ALLOC>
 8017244:	4602      	mov	r2, r0
 8017246:	f640 03b8 	movw	r3, #2232	; 0x8b8
 801724a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801724e:	605a      	str	r2, [r3, #4]
  USBCORE001_DevicePCD.EndPoint0.OutBuffer= DWC_ALLOC(MAX_EP0_SIZE*10);
 8017250:	f04f 0000 	mov.w	r0, #0
 8017254:	f44f 7120 	mov.w	r1, #640	; 0x280
 8017258:	f7ef f9f2 	bl	8006640 <__DWC_ALLOC>
 801725c:	4602      	mov	r2, r0
 801725e:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017262:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017266:	60da      	str	r2, [r3, #12]
  USBCORE001_DevicePCD.EndPoint0.MaxPktSz = MAX_EP0_SIZE;
 8017268:	f640 03b8 	movw	r3, #2232	; 0x8b8
 801726c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017270:	f04f 0240 	mov.w	r2, #64	; 0x40
 8017274:	841a      	strh	r2, [r3, #32]
  dwc_otg_pcd_ep_enable(USBCORE001_DevicePCD.GPCD, NULL, 
 8017276:	f640 03b8 	movw	r3, #2232	; 0x8b8
 801727a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801727e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017282:	4618      	mov	r0, r3
 8017284:	f04f 0100 	mov.w	r1, #0
 8017288:	f640 02b8 	movw	r2, #2232	; 0x8b8
 801728c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8017290:	f7fa fb48 	bl	8011924 <dwc_otg_pcd_ep_enable>
                                            &USBCORE001_DevicePCD.EndPoint0);

  /*Initialize In Endpoints*/
  for ( EpCnt = 0; EpCnt <= ENDPOINT_TOTAL_ENDPOINTS; EpCnt++)
 8017294:	f04f 0300 	mov.w	r3, #0
 8017298:	613b      	str	r3, [r7, #16]
 801729a:	e04c      	b.n	8017336 <USBCore001_DeviceStart+0x1c6>
  {
    USBCORE001_DevicePCD.InEps[EpCnt].EpNum = (EpCnt) | ENDPOINT_DIR_IN;
 801729c:	693b      	ldr	r3, [r7, #16]
 801729e:	b2db      	uxtb	r3, r3
 80172a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80172a4:	b2db      	uxtb	r3, r3
 80172a6:	b2d8      	uxtb	r0, r3
 80172a8:	f640 02b8 	movw	r2, #2232	; 0x8b8
 80172ac:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80172b0:	6939      	ldr	r1, [r7, #16]
 80172b2:	460b      	mov	r3, r1
 80172b4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80172b8:	185b      	adds	r3, r3, r1
 80172ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80172be:	18d3      	adds	r3, r2, r3
 80172c0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80172c4:	4602      	mov	r2, r0
 80172c6:	701a      	strb	r2, [r3, #0]
    USBCORE001_DevicePCD.InEps[EpCnt].InEp = true;
 80172c8:	f640 02b8 	movw	r2, #2232	; 0x8b8
 80172cc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80172d0:	6939      	ldr	r1, [r7, #16]
 80172d2:	460b      	mov	r3, r1
 80172d4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80172d8:	185b      	adds	r3, r3, r1
 80172da:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80172de:	18d3      	adds	r3, r2, r3
 80172e0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80172e4:	f04f 0201 	mov.w	r2, #1
 80172e8:	705a      	strb	r2, [r3, #1]
    USBCORE001_DevicePCD.InEps[EpCnt].InBuffer = NULL;
 80172ea:	f640 02b8 	movw	r2, #2232	; 0x8b8
 80172ee:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80172f2:	6939      	ldr	r1, [r7, #16]
 80172f4:	460b      	mov	r3, r1
 80172f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80172fa:	185b      	adds	r3, r3, r1
 80172fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017300:	18d3      	adds	r3, r2, r3
 8017302:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8017306:	f04f 0200 	mov.w	r2, #0
 801730a:	601a      	str	r2, [r3, #0]
    USBCORE001_DevicePCD.InEps[EpCnt].OutBuffer = NULL;
 801730c:	f640 02b8 	movw	r2, #2232	; 0x8b8
 8017310:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8017314:	6939      	ldr	r1, [r7, #16]
 8017316:	460b      	mov	r3, r1
 8017318:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801731c:	185b      	adds	r3, r3, r1
 801731e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017322:	18d3      	adds	r3, r2, r3
 8017324:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 8017328:	f04f 0200 	mov.w	r2, #0
 801732c:	601a      	str	r2, [r3, #0]
  USBCORE001_DevicePCD.EndPoint0.MaxPktSz = MAX_EP0_SIZE;
  dwc_otg_pcd_ep_enable(USBCORE001_DevicePCD.GPCD, NULL, 
                                            &USBCORE001_DevicePCD.EndPoint0);

  /*Initialize In Endpoints*/
  for ( EpCnt = 0; EpCnt <= ENDPOINT_TOTAL_ENDPOINTS; EpCnt++)
 801732e:	693b      	ldr	r3, [r7, #16]
 8017330:	f103 0301 	add.w	r3, r3, #1
 8017334:	613b      	str	r3, [r7, #16]
 8017336:	693b      	ldr	r3, [r7, #16]
 8017338:	2b08      	cmp	r3, #8
 801733a:	ddaf      	ble.n	801729c <USBCore001_DeviceStart+0x12c>
    USBCORE001_DevicePCD.InEps[EpCnt].InBuffer = NULL;
    USBCORE001_DevicePCD.InEps[EpCnt].OutBuffer = NULL;
  }

  /*Initialize Out Endpoints*/
  for ( EpCnt = 0; EpCnt <= ENDPOINT_TOTAL_ENDPOINTS; EpCnt++)
 801733c:	f04f 0300 	mov.w	r3, #0
 8017340:	613b      	str	r3, [r7, #16]
 8017342:	e048      	b.n	80173d6 <USBCore001_DeviceStart+0x266>
  {
    USBCORE001_DevicePCD.OutEps[EpCnt].EpNum = (EpCnt);
 8017344:	693b      	ldr	r3, [r7, #16]
 8017346:	b2d8      	uxtb	r0, r3
 8017348:	f640 02b8 	movw	r2, #2232	; 0x8b8
 801734c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8017350:	6939      	ldr	r1, [r7, #16]
 8017352:	460b      	mov	r3, r1
 8017354:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8017358:	185b      	adds	r3, r3, r1
 801735a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801735e:	18d3      	adds	r3, r2, r3
 8017360:	f103 0320 	add.w	r3, r3, #32
 8017364:	4602      	mov	r2, r0
 8017366:	711a      	strb	r2, [r3, #4]
    USBCORE001_DevicePCD.OutEps[EpCnt].InEp = false;
 8017368:	f640 02b8 	movw	r2, #2232	; 0x8b8
 801736c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8017370:	6939      	ldr	r1, [r7, #16]
 8017372:	460b      	mov	r3, r1
 8017374:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8017378:	185b      	adds	r3, r3, r1
 801737a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801737e:	18d3      	adds	r3, r2, r3
 8017380:	f103 0320 	add.w	r3, r3, #32
 8017384:	f04f 0200 	mov.w	r2, #0
 8017388:	715a      	strb	r2, [r3, #5]
    USBCORE001_DevicePCD.OutEps[EpCnt].InBuffer = NULL;
 801738a:	f640 02b8 	movw	r2, #2232	; 0x8b8
 801738e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8017392:	6939      	ldr	r1, [r7, #16]
 8017394:	460b      	mov	r3, r1
 8017396:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801739a:	185b      	adds	r3, r3, r1
 801739c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80173a0:	18d3      	adds	r3, r2, r3
 80173a2:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80173a6:	f04f 0200 	mov.w	r2, #0
 80173aa:	601a      	str	r2, [r3, #0]
    USBCORE001_DevicePCD.OutEps[EpCnt].OutBuffer = NULL;
 80173ac:	f640 02b8 	movw	r2, #2232	; 0x8b8
 80173b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80173b4:	6939      	ldr	r1, [r7, #16]
 80173b6:	460b      	mov	r3, r1
 80173b8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80173bc:	185b      	adds	r3, r3, r1
 80173be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80173c2:	18d3      	adds	r3, r2, r3
 80173c4:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80173c8:	f04f 0200 	mov.w	r2, #0
 80173cc:	601a      	str	r2, [r3, #0]
    USBCORE001_DevicePCD.InEps[EpCnt].InBuffer = NULL;
    USBCORE001_DevicePCD.InEps[EpCnt].OutBuffer = NULL;
  }

  /*Initialize Out Endpoints*/
  for ( EpCnt = 0; EpCnt <= ENDPOINT_TOTAL_ENDPOINTS; EpCnt++)
 80173ce:	693b      	ldr	r3, [r7, #16]
 80173d0:	f103 0301 	add.w	r3, r3, #1
 80173d4:	613b      	str	r3, [r7, #16]
 80173d6:	693b      	ldr	r3, [r7, #16]
 80173d8:	2b08      	cmp	r3, #8
 80173da:	ddb3      	ble.n	8017344 <USBCore001_DeviceStart+0x1d4>
    USBCORE001_DevicePCD.OutEps[EpCnt].InBuffer = NULL;
    USBCORE001_DevicePCD.OutEps[EpCnt].OutBuffer = NULL;
  }

end:
  dwc_otg_enable_global_interrupts(OtgDevPtr->CoreIfPtr);
 80173dc:	687b      	ldr	r3, [r7, #4]
 80173de:	681b      	ldr	r3, [r3, #0]
 80173e0:	4618      	mov	r0, r3
 80173e2:	f7f0 fe29 	bl	8008038 <dwc_otg_enable_global_interrupts>
  return Retval;
 80173e6:	697b      	ldr	r3, [r7, #20]
}
 80173e8:	4618      	mov	r0, r3
 80173ea:	f107 0718 	add.w	r7, r7, #24
 80173ee:	46bd      	mov	sp, r7
 80173f0:	bdb0      	pop	{r4, r5, r7, pc}
 80173f2:	bf00      	nop

080173f4 <Endpoint_IsSETUPReceived>:


/* Checks whether a SETUP packet was received or not */
uint8_t Endpoint_IsSETUPReceived(void)
{
 80173f4:	b480      	push	{r7}
 80173f6:	af00      	add	r7, sp, #0
  return USBCORE001_DevicePCD.USB_SetupReceived;
 80173f8:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80173fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017400:	f893 32c4 	ldrb.w	r3, [r3, #708]	; 0x2c4
}
 8017404:	4618      	mov	r0, r3
 8017406:	46bd      	mov	sp, r7
 8017408:	bc80      	pop	{r7}
 801740a:	4770      	bx	lr

0801740c <Endpoint_ClearSETUP>:

/* Clears the SETUP packet */
void Endpoint_ClearSETUP(void)
{
 801740c:	b480      	push	{r7}
 801740e:	af00      	add	r7, sp, #0
  USBCORE001_DevicePCD.USB_SetupReceived = false;
 8017410:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017414:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017418:	f04f 0200 	mov.w	r2, #0
 801741c:	f883 22c4 	strb.w	r2, [r3, #708]	; 0x2c4
  return;
 8017420:	bf00      	nop
}
 8017422:	46bd      	mov	sp, r7
 8017424:	bc80      	pop	{r7}
 8017426:	4770      	bx	lr

08017428 <Endpoint_ClearOUT>:

/* Clears the OUT endpoint. */
void Endpoint_ClearOUT(void)
{
 8017428:	b590      	push	{r4, r7, lr}
 801742a:	b087      	sub	sp, #28
 801742c:	af04      	add	r7, sp, #16
  USBCORE001_DeivceEndpoint *EndPoint;

  if(USBCORE001_DevicePCD.CurEpNum)
 801742e:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017432:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017436:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801743a:	2b00      	cmp	r3, #0
 801743c:	d04b      	beq.n	80174d6 <Endpoint_ClearOUT+0xae>
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 801743e:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017442:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017446:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801744a:	461a      	mov	r2, r3
 801744c:	4613      	mov	r3, r2
 801744e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8017452:	189b      	adds	r3, r3, r2
 8017454:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017458:	f103 0220 	add.w	r2, r3, #32
 801745c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017460:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017464:	18d3      	adds	r3, r2, r3
 8017466:	f103 0304 	add.w	r3, r3, #4
 801746a:	607b      	str	r3, [r7, #4]

    if(!EndPoint->OutBufferInUse)
 801746c:	687b      	ldr	r3, [r7, #4]
 801746e:	7c1b      	ldrb	r3, [r3, #16]
 8017470:	b2db      	uxtb	r3, r3
 8017472:	2b00      	cmp	r3, #0
 8017474:	d134      	bne.n	80174e0 <Endpoint_ClearOUT+0xb8>
    {
      EndPoint->BytesAvailableOut = 0;
 8017476:	687b      	ldr	r3, [r7, #4]
 8017478:	f04f 0200 	mov.w	r2, #0
 801747c:	825a      	strh	r2, [r3, #18]
      EndPoint->CurrentOutIndex = 0;
 801747e:	687b      	ldr	r3, [r7, #4]
 8017480:	f04f 0200 	mov.w	r2, #0
 8017484:	835a      	strh	r2, [r3, #26]
      EndPoint->OutBufferInUse = true;
 8017486:	687b      	ldr	r3, [r7, #4]
 8017488:	f04f 0201 	mov.w	r2, #1
 801748c:	741a      	strb	r2, [r3, #16]

      /*Queue the buffer again*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint,
 801748e:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017492:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017496:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
      (uint8_t *)EndPoint->OutBuffer, (int)EndPoint->OutBuffer, 
 801749a:	687b      	ldr	r3, [r7, #4]
      EndPoint->BytesAvailableOut = 0;
      EndPoint->CurrentOutIndex = 0;
      EndPoint->OutBufferInUse = true;

      /*Queue the buffer again*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint,
 801749c:	68da      	ldr	r2, [r3, #12]
      (uint8_t *)EndPoint->OutBuffer, (int)EndPoint->OutBuffer, 
 801749e:	687b      	ldr	r3, [r7, #4]
 80174a0:	68db      	ldr	r3, [r3, #12]
      EndPoint->MaxPktSz, 0, EndPoint->OutBuffer, 0);
 80174a2:	6878      	ldr	r0, [r7, #4]
 80174a4:	8c00      	ldrh	r0, [r0, #32]
      EndPoint->BytesAvailableOut = 0;
      EndPoint->CurrentOutIndex = 0;
      EndPoint->OutBufferInUse = true;

      /*Queue the buffer again*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint,
 80174a6:	4604      	mov	r4, r0
      (uint8_t *)EndPoint->OutBuffer, (int)EndPoint->OutBuffer, 
      EndPoint->MaxPktSz, 0, EndPoint->OutBuffer, 0);
 80174a8:	6878      	ldr	r0, [r7, #4]
 80174aa:	68c0      	ldr	r0, [r0, #12]
      EndPoint->BytesAvailableOut = 0;
      EndPoint->CurrentOutIndex = 0;
      EndPoint->OutBufferInUse = true;

      /*Queue the buffer again*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint,
 80174ac:	9400      	str	r4, [sp, #0]
 80174ae:	f04f 0400 	mov.w	r4, #0
 80174b2:	9401      	str	r4, [sp, #4]
 80174b4:	9002      	str	r0, [sp, #8]
 80174b6:	f04f 0000 	mov.w	r0, #0
 80174ba:	9003      	str	r0, [sp, #12]
 80174bc:	4608      	mov	r0, r1
 80174be:	6879      	ldr	r1, [r7, #4]
 80174c0:	f7fa fcb4 	bl	8011e2c <dwc_otg_pcd_ep_queue>
      (uint8_t *)EndPoint->OutBuffer, (int)EndPoint->OutBuffer, 
      EndPoint->MaxPktSz, 0, EndPoint->OutBuffer, 0);

      if(EndPoint->MaxPktSz > 16)
 80174c4:	687b      	ldr	r3, [r7, #4]
 80174c6:	8c1b      	ldrh	r3, [r3, #32]
 80174c8:	2b10      	cmp	r3, #16
 80174ca:	d909      	bls.n	80174e0 <Endpoint_ClearOUT+0xb8>
      {
        USB_1msDelay(2500);/*1.25 ms (count 2500) before next packet*/
 80174cc:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80174d0:	f000 f80c 	bl	80174ec <USB_1msDelay>
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
  }

  return;
 80174d4:	e004      	b.n	80174e0 <Endpoint_ClearOUT+0xb8>

    }
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 80174d6:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80174da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80174de:	607b      	str	r3, [r7, #4]
  }

  return;
 80174e0:	bf00      	nop
}
 80174e2:	f107 070c 	add.w	r7, r7, #12
 80174e6:	46bd      	mov	sp, r7
 80174e8:	bd90      	pop	{r4, r7, pc}
 80174ea:	bf00      	nop

080174ec <USB_1msDelay>:

void USB_1msDelay(uint32_t delay_count)
{
 80174ec:	b480      	push	{r7}
 80174ee:	b085      	sub	sp, #20
 80174f0:	af00      	add	r7, sp, #0
 80174f2:	6078      	str	r0, [r7, #4]
    volatile uint32_t i;
    for (i = (uint32_t)delay_count; i > (uint32_t)0; i--)
 80174f4:	687b      	ldr	r3, [r7, #4]
 80174f6:	60fb      	str	r3, [r7, #12]
 80174f8:	e007      	b.n	801750a <USB_1msDelay+0x1e>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80174fa:	bf00      	nop
 80174fc:	bf00      	nop
 80174fe:	bf00      	nop
 8017500:	bf00      	nop
 8017502:	68fb      	ldr	r3, [r7, #12]
 8017504:	f103 33ff 	add.w	r3, r3, #4294967295
 8017508:	60fb      	str	r3, [r7, #12]
 801750a:	68fb      	ldr	r3, [r7, #12]
 801750c:	2b00      	cmp	r3, #0
 801750e:	d1f4      	bne.n	80174fa <USB_1msDelay+0xe>
    	__NOP();
    	__NOP();
    	__NOP();

    }
}
 8017510:	f107 0714 	add.w	r7, r7, #20
 8017514:	46bd      	mov	sp, r7
 8017516:	bc80      	pop	{r7}
 8017518:	4770      	bx	lr
 801751a:	bf00      	nop

0801751c <USB_Device_ProcessControlRequest>:
 * application. Any application thats using the device stack should be also 
 * making use of this call frequently to ensure that no notifications are 
 * missed.
 */
void USB_Device_ProcessControlRequest(void)
{
 801751c:	b580      	push	{r7, lr}
 801751e:	b082      	sub	sp, #8
 8017520:	af00      	add	r7, sp, #0
  
  if(USBCORE001_DevicePCD.USB_SetupReceived)
 8017522:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017526:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801752a:	f893 32c4 	ldrb.w	r3, [r3, #708]	; 0x2c4
 801752e:	2b00      	cmp	r3, #0
 8017530:	d028      	beq.n	8017584 <USB_Device_ProcessControlRequest+0x68>
  {
    if (USBCORE001_DevicePCD.USB_DeviceEvents.ControlRequest)
 8017532:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017536:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801753a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801753e:	2b00      	cmp	r3, #0
 8017540:	d020      	beq.n	8017584 <USB_Device_ProcessControlRequest+0x68>
    {
      uint8_t PrevEp = USBCORE001_DevicePCD.CurEpNum;
 8017542:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017546:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801754a:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801754e:	71fb      	strb	r3, [r7, #7]
      USBCORE001_DevicePCD.CurEpNum = 0;
 8017550:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017554:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017558:	f04f 0200 	mov.w	r2, #0
 801755c:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
      USBCORE001_DevicePCD.USB_DeviceEvents.ControlRequest(&USBCORE001_DeviceCurrentControlRequest);
 8017560:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017564:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017568:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801756c:	f640 308c 	movw	r0, #2956	; 0xb8c
 8017570:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8017574:	4798      	blx	r3
      USBCORE001_DevicePCD.CurEpNum = PrevEp;
 8017576:	f640 03b8 	movw	r3, #2232	; 0x8b8
 801757a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801757e:	79fa      	ldrb	r2, [r7, #7]
 8017580:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
    }
  }
  return;
 8017584:	bf00      	nop
}
 8017586:	f107 0708 	add.w	r7, r7, #8
 801758a:	46bd      	mov	sp, r7
 801758c:	bd80      	pop	{r7, pc}
 801758e:	bf00      	nop

08017590 <Endpoint_ClearIN>:


/* Clears the IN endpoint */
void Endpoint_ClearIN(void)
{
 8017590:	b590      	push	{r4, r7, lr}
 8017592:	b087      	sub	sp, #28
 8017594:	af04      	add	r7, sp, #16
  USBCORE001_DeivceEndpoint *EndPoint;
  uint8_t       Bytes;
  if(USBCORE001_DevicePCD.CurEpNum)
 8017596:	f640 03b8 	movw	r3, #2232	; 0x8b8
 801759a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801759e:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80175a2:	2b00      	cmp	r3, #0
 80175a4:	d015      	beq.n	80175d2 <Endpoint_ClearIN+0x42>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 80175a6:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80175aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175ae:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80175b2:	461a      	mov	r2, r3
 80175b4:	4613      	mov	r3, r2
 80175b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80175ba:	189b      	adds	r3, r3, r2
 80175bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80175c0:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 80175c4:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80175c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175cc:	18d3      	adds	r3, r2, r3
 80175ce:	607b      	str	r3, [r7, #4]
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
  }

  while(EndPoint->InFlush)
 80175d0:	e012      	b.n	80175f8 <Endpoint_ClearIN+0x68>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 80175d2:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80175d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175da:	607b      	str	r3, [r7, #4]
  }

  while(EndPoint->InFlush)
 80175dc:	e00c      	b.n	80175f8 <Endpoint_ClearIN+0x68>
  {
    USBCORE001_Waitval++;
 80175de:	f240 7394 	movw	r3, #1940	; 0x794
 80175e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175e6:	881b      	ldrh	r3, [r3, #0]
 80175e8:	f103 0301 	add.w	r3, r3, #1
 80175ec:	b29a      	uxth	r2, r3
 80175ee:	f240 7394 	movw	r3, #1940	; 0x794
 80175f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175f6:	801a      	strh	r2, [r3, #0]
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
  }

  while(EndPoint->InFlush)
 80175f8:	687b      	ldr	r3, [r7, #4]
 80175fa:	7f9b      	ldrb	r3, [r3, #30]
 80175fc:	b2db      	uxtb	r3, r3
 80175fe:	2b00      	cmp	r3, #0
 8017600:	d1ed      	bne.n	80175de <Endpoint_ClearIN+0x4e>
  {
    USBCORE001_Waitval++;
  }

  USBCORE001_Waitval = 0;
 8017602:	f240 7394 	movw	r3, #1940	; 0x794
 8017606:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801760a:	f04f 0200 	mov.w	r2, #0
 801760e:	801a      	strh	r2, [r3, #0]
  
  if(EndPoint->BytesAvailableIn)
 8017610:	687b      	ldr	r3, [r7, #4]
 8017612:	8b9b      	ldrh	r3, [r3, #28]
 8017614:	b29b      	uxth	r3, r3
 8017616:	2b00      	cmp	r3, #0
 8017618:	f000 80a2 	beq.w	8017760 <Endpoint_ClearIN+0x1d0>
  {
    EndPoint->InFlush = true;
 801761c:	687b      	ldr	r3, [r7, #4]
 801761e:	f04f 0201 	mov.w	r2, #1
 8017622:	779a      	strb	r2, [r3, #30]
    Bytes = EndPoint->BytesAvailableIn;
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	8b9b      	ldrh	r3, [r3, #28]
 8017628:	b29b      	uxth	r3, r3
 801762a:	70fb      	strb	r3, [r7, #3]
    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 801762c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017630:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017634:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
    (uint8_t *)EndPoint->InBuffer, (int)EndPoint->InBuffer, Bytes, 0,
 8017638:	687b      	ldr	r3, [r7, #4]
  
  if(EndPoint->BytesAvailableIn)
  {
    EndPoint->InFlush = true;
    Bytes = EndPoint->BytesAvailableIn;
    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 801763a:	685a      	ldr	r2, [r3, #4]
    (uint8_t *)EndPoint->InBuffer, (int)EndPoint->InBuffer, Bytes, 0,
 801763c:	687b      	ldr	r3, [r7, #4]
 801763e:	685b      	ldr	r3, [r3, #4]
  
  if(EndPoint->BytesAvailableIn)
  {
    EndPoint->InFlush = true;
    Bytes = EndPoint->BytesAvailableIn;
    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8017640:	78fc      	ldrb	r4, [r7, #3]
    (uint8_t *)EndPoint->InBuffer, (int)EndPoint->InBuffer, Bytes, 0,
    EndPoint->InBuffer, 0);
 8017642:	6878      	ldr	r0, [r7, #4]
 8017644:	6840      	ldr	r0, [r0, #4]
  
  if(EndPoint->BytesAvailableIn)
  {
    EndPoint->InFlush = true;
    Bytes = EndPoint->BytesAvailableIn;
    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8017646:	9400      	str	r4, [sp, #0]
 8017648:	f04f 0400 	mov.w	r4, #0
 801764c:	9401      	str	r4, [sp, #4]
 801764e:	9002      	str	r0, [sp, #8]
 8017650:	f04f 0000 	mov.w	r0, #0
 8017654:	9003      	str	r0, [sp, #12]
 8017656:	4608      	mov	r0, r1
 8017658:	6879      	ldr	r1, [r7, #4]
 801765a:	f7fa fbe7 	bl	8011e2c <dwc_otg_pcd_ep_queue>
    (uint8_t *)EndPoint->InBuffer, (int)EndPoint->InBuffer, Bytes, 0,
    EndPoint->InBuffer, 0);

    if((zlp_flag == true) && (EndPoint->EpNum != 0))
 801765e:	f240 7397 	movw	r3, #1943	; 0x797
 8017662:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017666:	781b      	ldrb	r3, [r3, #0]
 8017668:	b2db      	uxtb	r3, r3
 801766a:	2b01      	cmp	r3, #1
 801766c:	d13d      	bne.n	80176ea <Endpoint_ClearIN+0x15a>
 801766e:	687b      	ldr	r3, [r7, #4]
 8017670:	781b      	ldrb	r3, [r3, #0]
 8017672:	2b00      	cmp	r3, #0
 8017674:	d039      	beq.n	80176ea <Endpoint_ClearIN+0x15a>
    {
    	/*Send a ZLP from here*/
	  while(EndPoint->InFlush)
 8017676:	e00c      	b.n	8017692 <Endpoint_ClearIN+0x102>
	  {
		USBCORE001_Waitval++;
 8017678:	f240 7394 	movw	r3, #1940	; 0x794
 801767c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017680:	881b      	ldrh	r3, [r3, #0]
 8017682:	f103 0301 	add.w	r3, r3, #1
 8017686:	b29a      	uxth	r2, r3
 8017688:	f240 7394 	movw	r3, #1940	; 0x794
 801768c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017690:	801a      	strh	r2, [r3, #0]
    EndPoint->InBuffer, 0);

    if((zlp_flag == true) && (EndPoint->EpNum != 0))
    {
    	/*Send a ZLP from here*/
	  while(EndPoint->InFlush)
 8017692:	687b      	ldr	r3, [r7, #4]
 8017694:	7f9b      	ldrb	r3, [r3, #30]
 8017696:	b2db      	uxtb	r3, r3
 8017698:	2b00      	cmp	r3, #0
 801769a:	d1ed      	bne.n	8017678 <Endpoint_ClearIN+0xe8>
	  {
		USBCORE001_Waitval++;
	  }
	  EndPoint->InFlush = true;
 801769c:	687b      	ldr	r3, [r7, #4]
 801769e:	f04f 0201 	mov.w	r2, #1
 80176a2:	779a      	strb	r2, [r3, #30]
	  dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
 80176a4:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80176a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80176ac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
														EndPoint->InBuffer, 0);
 80176b0:	687a      	ldr	r2, [r7, #4]
 80176b2:	6852      	ldr	r2, [r2, #4]
	  while(EndPoint->InFlush)
	  {
		USBCORE001_Waitval++;
	  }
	  EndPoint->InFlush = true;
	  dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
 80176b4:	f04f 0100 	mov.w	r1, #0
 80176b8:	9100      	str	r1, [sp, #0]
 80176ba:	f04f 0101 	mov.w	r1, #1
 80176be:	9101      	str	r1, [sp, #4]
 80176c0:	9202      	str	r2, [sp, #8]
 80176c2:	f04f 0200 	mov.w	r2, #0
 80176c6:	9203      	str	r2, [sp, #12]
 80176c8:	4618      	mov	r0, r3
 80176ca:	6879      	ldr	r1, [r7, #4]
 80176cc:	f04f 0200 	mov.w	r2, #0
 80176d0:	f04f 0300 	mov.w	r3, #0
 80176d4:	f7fa fbaa 	bl	8011e2c <dwc_otg_pcd_ep_queue>
														EndPoint->InBuffer, 0);
	  zlp_flag = false;
 80176d8:	f240 7397 	movw	r3, #1943	; 0x797
 80176dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80176e0:	f04f 0200 	mov.w	r2, #0
 80176e4:	701a      	strb	r2, [r3, #0]
    {

    }

  }
  return;
 80176e6:	bf00      	nop
 80176e8:	e03a      	b.n	8017760 <Endpoint_ClearIN+0x1d0>
	  EndPoint->InFlush = true;
	  dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
														EndPoint->InBuffer, 0);
	  zlp_flag = false;
    }
    else if((Bytes == EndPoint->MaxPktSz) && (EndPoint->EpNum == 0))
 80176ea:	78fb      	ldrb	r3, [r7, #3]
 80176ec:	b29a      	uxth	r2, r3
 80176ee:	687b      	ldr	r3, [r7, #4]
 80176f0:	8c1b      	ldrh	r3, [r3, #32]
 80176f2:	429a      	cmp	r2, r3
 80176f4:	d134      	bne.n	8017760 <Endpoint_ClearIN+0x1d0>
 80176f6:	687b      	ldr	r3, [r7, #4]
 80176f8:	781b      	ldrb	r3, [r3, #0]
 80176fa:	2b00      	cmp	r3, #0
 80176fc:	d130      	bne.n	8017760 <Endpoint_ClearIN+0x1d0>
    {
      /*Send a ZLP from here*/
      while(EndPoint->InFlush)
 80176fe:	e00c      	b.n	801771a <Endpoint_ClearIN+0x18a>
      {
        USBCORE001_Waitval++;
 8017700:	f240 7394 	movw	r3, #1940	; 0x794
 8017704:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017708:	881b      	ldrh	r3, [r3, #0]
 801770a:	f103 0301 	add.w	r3, r3, #1
 801770e:	b29a      	uxth	r2, r3
 8017710:	f240 7394 	movw	r3, #1940	; 0x794
 8017714:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017718:	801a      	strh	r2, [r3, #0]
	  zlp_flag = false;
    }
    else if((Bytes == EndPoint->MaxPktSz) && (EndPoint->EpNum == 0))
    {
      /*Send a ZLP from here*/
      while(EndPoint->InFlush)
 801771a:	687b      	ldr	r3, [r7, #4]
 801771c:	7f9b      	ldrb	r3, [r3, #30]
 801771e:	b2db      	uxtb	r3, r3
 8017720:	2b00      	cmp	r3, #0
 8017722:	d1ed      	bne.n	8017700 <Endpoint_ClearIN+0x170>
      {
        USBCORE001_Waitval++;
      }
      EndPoint->InFlush = true;
 8017724:	687b      	ldr	r3, [r7, #4]
 8017726:	f04f 0201 	mov.w	r2, #1
 801772a:	779a      	strb	r2, [r3, #30]
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1, 
 801772c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017730:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017734:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
                                                        EndPoint->InBuffer, 0);
 8017738:	687a      	ldr	r2, [r7, #4]
 801773a:	6852      	ldr	r2, [r2, #4]
      while(EndPoint->InFlush)
      {
        USBCORE001_Waitval++;
      }
      EndPoint->InFlush = true;
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1, 
 801773c:	f04f 0100 	mov.w	r1, #0
 8017740:	9100      	str	r1, [sp, #0]
 8017742:	f04f 0101 	mov.w	r1, #1
 8017746:	9101      	str	r1, [sp, #4]
 8017748:	9202      	str	r2, [sp, #8]
 801774a:	f04f 0200 	mov.w	r2, #0
 801774e:	9203      	str	r2, [sp, #12]
 8017750:	4618      	mov	r0, r3
 8017752:	6879      	ldr	r1, [r7, #4]
 8017754:	f04f 0200 	mov.w	r2, #0
 8017758:	f04f 0300 	mov.w	r3, #0
 801775c:	f7fa fb66 	bl	8011e2c <dwc_otg_pcd_ep_queue>
    {

    }

  }
  return;
 8017760:	bf00      	nop
}
 8017762:	f107 070c 	add.w	r7, r7, #12
 8017766:	46bd      	mov	sp, r7
 8017768:	bd90      	pop	{r4, r7, pc}
 801776a:	bf00      	nop

0801776c <Endpoint_Write_Control_Stream_LE>:
 * success states; The user is responsible manually clearing the setup OUT to 
 * finalize the transfer via the Endpoint_ClearOUT macro.
 */
uint8_t Endpoint_Write_Control_Stream_LE(const void* const Buffer,
                                                                uint16_t Length)
{
 801776c:	b580      	push	{r7, lr}
 801776e:	b082      	sub	sp, #8
 8017770:	af00      	add	r7, sp, #0
 8017772:	6078      	str	r0, [r7, #4]
 8017774:	460b      	mov	r3, r1
 8017776:	807b      	strh	r3, [r7, #2]
  return Endpoint_Write_Control_Stream_BE(Buffer,Length);
 8017778:	887b      	ldrh	r3, [r7, #2]
 801777a:	6878      	ldr	r0, [r7, #4]
 801777c:	4619      	mov	r1, r3
 801777e:	f000 f807 	bl	8017790 <Endpoint_Write_Control_Stream_BE>
 8017782:	4603      	mov	r3, r0
}
 8017784:	4618      	mov	r0, r3
 8017786:	f107 0708 	add.w	r7, r7, #8
 801778a:	46bd      	mov	sp, r7
 801778c:	bd80      	pop	{r7, pc}
 801778e:	bf00      	nop

08017790 <Endpoint_Write_Control_Stream_BE>:
 * success states; The user is responsible manually clearing the setup OUT to
 * finalize the transfer via the Endpoint_ClearOUT macro.
 */
uint8_t Endpoint_Write_Control_Stream_BE(const void* const Buffer,
                                                                uint16_t Length)
{
 8017790:	b580      	push	{r7, lr}
 8017792:	b084      	sub	sp, #16
 8017794:	af00      	add	r7, sp, #0
 8017796:	6078      	str	r0, [r7, #4]
 8017798:	460b      	mov	r3, r1
 801779a:	807b      	strh	r3, [r7, #2]
  USBCORE001_DeivceEndpoint *EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 801779c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80177a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80177a4:	60fb      	str	r3, [r7, #12]
  uint8_t      PrevEp = USBCORE001_DevicePCD.CurEpNum;
 80177a6:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80177aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80177ae:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80177b2:	72fb      	strb	r3, [r7, #11]
  USBCORE001_DevicePCD.CurEpNum = 0;
 80177b4:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80177b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80177bc:	f04f 0200 	mov.w	r2, #0
 80177c0:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0

  while(EndPoint->BytesAvailableIn)
 80177c4:	e001      	b.n	80177ca <Endpoint_Write_Control_Stream_BE+0x3a>
  {
    Endpoint_ClearIN();
 80177c6:	f7ff fee3 	bl	8017590 <Endpoint_ClearIN>
{
  USBCORE001_DeivceEndpoint *EndPoint = &USBCORE001_DevicePCD.EndPoint0;
  uint8_t      PrevEp = USBCORE001_DevicePCD.CurEpNum;
  USBCORE001_DevicePCD.CurEpNum = 0;

  while(EndPoint->BytesAvailableIn)
 80177ca:	68fb      	ldr	r3, [r7, #12]
 80177cc:	8b9b      	ldrh	r3, [r3, #28]
 80177ce:	b29b      	uxth	r3, r3
 80177d0:	2b00      	cmp	r3, #0
 80177d2:	d1f8      	bne.n	80177c6 <Endpoint_Write_Control_Stream_BE+0x36>
  {
    Endpoint_ClearIN();
  }

  memcpy(EndPoint->InBuffer,Buffer,Length);
 80177d4:	68fb      	ldr	r3, [r7, #12]
 80177d6:	685a      	ldr	r2, [r3, #4]
 80177d8:	887b      	ldrh	r3, [r7, #2]
 80177da:	4610      	mov	r0, r2
 80177dc:	6879      	ldr	r1, [r7, #4]
 80177de:	461a      	mov	r2, r3
 80177e0:	f00a fad0 	bl	8021d84 <memcpy>
  EndPoint->BytesAvailableIn += Length;
 80177e4:	68fb      	ldr	r3, [r7, #12]
 80177e6:	8b9b      	ldrh	r3, [r3, #28]
 80177e8:	b29a      	uxth	r2, r3
 80177ea:	887b      	ldrh	r3, [r7, #2]
 80177ec:	18d3      	adds	r3, r2, r3
 80177ee:	b29a      	uxth	r2, r3
 80177f0:	68fb      	ldr	r3, [r7, #12]
 80177f2:	839a      	strh	r2, [r3, #28]
  EndPoint->CurrentInIndex += Length;
 80177f4:	68fb      	ldr	r3, [r7, #12]
 80177f6:	8b1a      	ldrh	r2, [r3, #24]
 80177f8:	887b      	ldrh	r3, [r7, #2]
 80177fa:	18d3      	adds	r3, r2, r3
 80177fc:	b29a      	uxth	r2, r3
 80177fe:	68fb      	ldr	r3, [r7, #12]
 8017800:	831a      	strh	r2, [r3, #24]

  USBCORE001_DevicePCD.CurEpNum = PrevEp;
 8017802:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017806:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801780a:	7afa      	ldrb	r2, [r7, #11]
 801780c:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0

  return ENDPOINT_RWCSTREAM_NoError;
 8017810:	f04f 0300 	mov.w	r3, #0
}
 8017814:	4618      	mov	r0, r3
 8017816:	f107 0710 	add.w	r7, r7, #16
 801781a:	46bd      	mov	sp, r7
 801781c:	bd80      	pop	{r7, pc}
 801781e:	bf00      	nop

08017820 <Endpoint_Read_Control_Stream_BE>:
 * The host OUT acknowledgment is not automatically cleared in both failure and
 * success states; The user is responsible manually clearing the setup OUT to 
 * finalize the transfer via the Endpoint_ClearOUT macro.
 */
uint8_t Endpoint_Read_Control_Stream_BE(void* const Buffer,uint16_t Length)
{
 8017820:	b580      	push	{r7, lr}
 8017822:	b084      	sub	sp, #16
 8017824:	af00      	add	r7, sp, #0
 8017826:	6078      	str	r0, [r7, #4]
 8017828:	460b      	mov	r3, r1
 801782a:	807b      	strh	r3, [r7, #2]
  volatile USBCORE001_DeivceEndpoint *EndPoint = 
 801782c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017830:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017834:	60bb      	str	r3, [r7, #8]
                                              &USBCORE001_DevicePCD.EndPoint0;
  bool Success = false;
 8017836:	f04f 0300 	mov.w	r3, #0
 801783a:	73fb      	strb	r3, [r7, #15]
    return ENDPOINT_RWCSTREAM_BusSuspended;
  }

  do
  {
    if(Length <= EndPoint->BytesAvailableOut)
 801783c:	68bb      	ldr	r3, [r7, #8]
 801783e:	8a5b      	ldrh	r3, [r3, #18]
 8017840:	b29b      	uxth	r3, r3
 8017842:	887a      	ldrh	r2, [r7, #2]
 8017844:	429a      	cmp	r2, r3
 8017846:	d828      	bhi.n	801789a <Endpoint_Read_Control_Stream_BE+0x7a>
    {
      memcpy(Buffer,(void *)(EndPoint->OutBuffer + EndPoint->CurrentOutIndex),
 8017848:	68bb      	ldr	r3, [r7, #8]
 801784a:	68da      	ldr	r2, [r3, #12]
 801784c:	68bb      	ldr	r3, [r7, #8]
 801784e:	8b5b      	ldrh	r3, [r3, #26]
 8017850:	b29b      	uxth	r3, r3
 8017852:	18d2      	adds	r2, r2, r3
 8017854:	887b      	ldrh	r3, [r7, #2]
 8017856:	6878      	ldr	r0, [r7, #4]
 8017858:	4611      	mov	r1, r2
 801785a:	461a      	mov	r2, r3
 801785c:	f00a fa92 	bl	8021d84 <memcpy>
                                                                        Length);
      EndPoint->BytesAvailableOut -= Length;
 8017860:	68bb      	ldr	r3, [r7, #8]
 8017862:	8a5b      	ldrh	r3, [r3, #18]
 8017864:	b29a      	uxth	r2, r3
 8017866:	887b      	ldrh	r3, [r7, #2]
 8017868:	1ad3      	subs	r3, r2, r3
 801786a:	b29a      	uxth	r2, r3
 801786c:	68bb      	ldr	r3, [r7, #8]
 801786e:	825a      	strh	r2, [r3, #18]

      if(EndPoint->BytesAvailableOut)
 8017870:	68bb      	ldr	r3, [r7, #8]
 8017872:	8a5b      	ldrh	r3, [r3, #18]
 8017874:	b29b      	uxth	r3, r3
 8017876:	2b00      	cmp	r3, #0
 8017878:	d008      	beq.n	801788c <Endpoint_Read_Control_Stream_BE+0x6c>
      {
        EndPoint->CurrentOutIndex += Length;
 801787a:	68bb      	ldr	r3, [r7, #8]
 801787c:	8b5b      	ldrh	r3, [r3, #26]
 801787e:	b29a      	uxth	r2, r3
 8017880:	887b      	ldrh	r3, [r7, #2]
 8017882:	18d3      	adds	r3, r2, r3
 8017884:	b29a      	uxth	r2, r3
 8017886:	68bb      	ldr	r3, [r7, #8]
 8017888:	835a      	strh	r2, [r3, #26]
 801788a:	e006      	b.n	801789a <Endpoint_Read_Control_Stream_BE+0x7a>
      }
      else
      {
        EndPoint->CurrentOutIndex = 0;
 801788c:	68bb      	ldr	r3, [r7, #8]
 801788e:	f04f 0200 	mov.w	r2, #0
 8017892:	835a      	strh	r2, [r3, #26]
        Success = true;
 8017894:	f04f 0301 	mov.w	r3, #1
 8017898:	73fb      	strb	r3, [r7, #15]
      }
    }
  }while(!Success);
 801789a:	7bfb      	ldrb	r3, [r7, #15]
 801789c:	2b00      	cmp	r3, #0
 801789e:	d0cd      	beq.n	801783c <Endpoint_Read_Control_Stream_BE+0x1c>

  return ENDPOINT_RWCSTREAM_NoError;
 80178a0:	f04f 0300 	mov.w	r3, #0
}
 80178a4:	4618      	mov	r0, r3
 80178a6:	f107 0710 	add.w	r7, r7, #16
 80178aa:	46bd      	mov	sp, r7
 80178ac:	bd80      	pop	{r7, pc}
 80178ae:	bf00      	nop

080178b0 <Endpoint_Read_Control_Stream_LE>:
 * The host OUT acknowledgment is not automatically cleared in both failure and 
 * success states; The user is responsible manually clearing the setup OUT to 
 * finalize the transfer via the Endpoint_ClearOUT macro.
 */
uint8_t Endpoint_Read_Control_Stream_LE(void* const Buffer,uint16_t Length)
{
 80178b0:	b580      	push	{r7, lr}
 80178b2:	b082      	sub	sp, #8
 80178b4:	af00      	add	r7, sp, #0
 80178b6:	6078      	str	r0, [r7, #4]
 80178b8:	460b      	mov	r3, r1
 80178ba:	807b      	strh	r3, [r7, #2]
  return Endpoint_Read_Control_Stream_BE(Buffer,Length);
 80178bc:	887b      	ldrh	r3, [r7, #2]
 80178be:	6878      	ldr	r0, [r7, #4]
 80178c0:	4619      	mov	r1, r3
 80178c2:	f7ff ffad 	bl	8017820 <Endpoint_Read_Control_Stream_BE>
 80178c6:	4603      	mov	r3, r0
}
 80178c8:	4618      	mov	r0, r3
 80178ca:	f107 0708 	add.w	r7, r7, #8
 80178ce:	46bd      	mov	sp, r7
 80178d0:	bd80      	pop	{r7, pc}
 80178d2:	bf00      	nop

080178d4 <Endpoint_ClearStatusStage>:
 * endpoint automatically with respect to the data direction. This is a 
 * convenience function which can be used to simplify user control request 
 * handling.
 */
void Endpoint_ClearStatusStage(void)
{
 80178d4:	b480      	push	{r7}
 80178d6:	af00      	add	r7, sp, #0
  return;
 80178d8:	bf00      	nop
}
 80178da:	46bd      	mov	sp, r7
 80178dc:	bc80      	pop	{r7}
 80178de:	4770      	bx	lr

080178e0 <Endpoint_SelectEndpoint>:


/* This function Selects the current endpoint */
void Endpoint_SelectEndpoint(const uint8_t EndpointNumber, 
                                                        const uint8_t Direction)
{
 80178e0:	b480      	push	{r7}
 80178e2:	b083      	sub	sp, #12
 80178e4:	af00      	add	r7, sp, #0
 80178e6:	4602      	mov	r2, r0
 80178e8:	460b      	mov	r3, r1
 80178ea:	71fa      	strb	r2, [r7, #7]
 80178ec:	71bb      	strb	r3, [r7, #6]
  USBCORE001_DevicePCD.CurEpNum = EndpointNumber;
 80178ee:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80178f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80178f6:	79fa      	ldrb	r2, [r7, #7]
 80178f8:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
  USBCORE001_DevicePCD.CurEpDir = Direction;
 80178fc:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017900:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017904:	79ba      	ldrb	r2, [r7, #6]
 8017906:	f883 22d1 	strb.w	r2, [r3, #721]	; 0x2d1
  return;
 801790a:	bf00      	nop
}
 801790c:	f107 070c 	add.w	r7, r7, #12
 8017910:	46bd      	mov	sp, r7
 8017912:	bc80      	pop	{r7}
 8017914:	4770      	bx	lr
 8017916:	bf00      	nop

08017918 <Endpoint_GetCurrentEndpoint>:

/* This function Returns the current endpoint */
void Endpoint_GetCurrentEndpoint(uint8_t *EndpointNumber, uint8_t *Direction)
{
 8017918:	b480      	push	{r7}
 801791a:	b083      	sub	sp, #12
 801791c:	af00      	add	r7, sp, #0
 801791e:	6078      	str	r0, [r7, #4]
 8017920:	6039      	str	r1, [r7, #0]
	*EndpointNumber = USBCORE001_DevicePCD.CurEpNum;
 8017922:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017926:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801792a:	f893 22d0 	ldrb.w	r2, [r3, #720]	; 0x2d0
 801792e:	687b      	ldr	r3, [r7, #4]
 8017930:	701a      	strb	r2, [r3, #0]
	*Direction = USBCORE001_DevicePCD.CurEpDir;
 8017932:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017936:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801793a:	f893 22d1 	ldrb.w	r2, [r3, #721]	; 0x2d1
 801793e:	683b      	ldr	r3, [r7, #0]
 8017940:	701a      	strb	r2, [r3, #0]
}
 8017942:	f107 070c 	add.w	r7, r7, #12
 8017946:	46bd      	mov	sp, r7
 8017948:	bc80      	pop	{r7}
 801794a:	4770      	bx	lr

0801794c <Endpoint_BytesInEndpoint>:
/* 
 * This function Returns the number of bytes available in 
 * the selected endpoint.
 */
uint16_t Endpoint_BytesInEndpoint(void)
{
 801794c:	b480      	push	{r7}
 801794e:	b083      	sub	sp, #12
 8017950:	af00      	add	r7, sp, #0
  USBCORE001_DeivceEndpoint *EndPoint;
  uint16_t Bytes = 0;
 8017952:	f04f 0300 	mov.w	r3, #0
 8017956:	80fb      	strh	r3, [r7, #6]

  if(!USBCORE001_DevicePCD.CurEpNum)
 8017958:	f640 03b8 	movw	r3, #2232	; 0x8b8
 801795c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017960:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8017964:	2b00      	cmp	r3, #0
 8017966:	d105      	bne.n	8017974 <Endpoint_BytesInEndpoint+0x28>
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8017968:	f640 03b8 	movw	r3, #2232	; 0x8b8
 801796c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017970:	603b      	str	r3, [r7, #0]
 8017972:	e03a      	b.n	80179ea <Endpoint_BytesInEndpoint+0x9e>
  }
  else if(USBCORE001_DevicePCD.CurEpDir)
 8017974:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017978:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801797c:	f893 32d1 	ldrb.w	r3, [r3, #721]	; 0x2d1
 8017980:	2b00      	cmp	r3, #0
 8017982:	d018      	beq.n	80179b6 <Endpoint_BytesInEndpoint+0x6a>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 8017984:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017988:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801798c:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8017990:	461a      	mov	r2, r3
 8017992:	4613      	mov	r3, r2
 8017994:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8017998:	189b      	adds	r3, r3, r2
 801799a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801799e:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 80179a2:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80179a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80179aa:	18d3      	adds	r3, r2, r3
 80179ac:	603b      	str	r3, [r7, #0]
    Bytes = EndPoint->BytesAvailableIn;
 80179ae:	683b      	ldr	r3, [r7, #0]
 80179b0:	8b9b      	ldrh	r3, [r3, #28]
 80179b2:	80fb      	strh	r3, [r7, #6]
 80179b4:	e019      	b.n	80179ea <Endpoint_BytesInEndpoint+0x9e>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 80179b6:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80179ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80179be:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80179c2:	461a      	mov	r2, r3
 80179c4:	4613      	mov	r3, r2
 80179c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80179ca:	189b      	adds	r3, r3, r2
 80179cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80179d0:	f103 0220 	add.w	r2, r3, #32
 80179d4:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80179d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80179dc:	18d3      	adds	r3, r2, r3
 80179de:	f103 0304 	add.w	r3, r3, #4
 80179e2:	603b      	str	r3, [r7, #0]
    Bytes = EndPoint->BytesAvailableOut;
 80179e4:	683b      	ldr	r3, [r7, #0]
 80179e6:	8a5b      	ldrh	r3, [r3, #18]
 80179e8:	80fb      	strh	r3, [r7, #6]
  }

  return Bytes;
 80179ea:	88fb      	ldrh	r3, [r7, #6]
}
 80179ec:	4618      	mov	r0, r3
 80179ee:	f107 070c 	add.w	r7, r7, #12
 80179f2:	46bd      	mov	sp, r7
 80179f4:	bc80      	pop	{r7}
 80179f6:	4770      	bx	lr

080179f8 <Endpoint_IsOUTReceived>:
/* 
 * This function Determines if the selected OUT endpoint 
 * has received new packet.
 */
uint8_t Endpoint_IsOUTReceived(void)
{
 80179f8:	b480      	push	{r7}
 80179fa:	b083      	sub	sp, #12
 80179fc:	af00      	add	r7, sp, #0
  bool Status = false;
 80179fe:	f04f 0300 	mov.w	r3, #0
 8017a02:	71fb      	strb	r3, [r7, #7]

  USBCORE001_DeivceEndpoint *EndPoint;

  if(USBCORE001_DevicePCD.CurEpNum)
 8017a04:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a0c:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8017a10:	2b00      	cmp	r3, #0
 8017a12:	d017      	beq.n	8017a44 <Endpoint_IsOUTReceived+0x4c>
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8017a14:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a1c:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8017a20:	461a      	mov	r2, r3
 8017a22:	4613      	mov	r3, r2
 8017a24:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8017a28:	189b      	adds	r3, r3, r2
 8017a2a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017a2e:	f103 0220 	add.w	r2, r3, #32
 8017a32:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a3a:	18d3      	adds	r3, r2, r3
 8017a3c:	f103 0304 	add.w	r3, r3, #4
 8017a40:	603b      	str	r3, [r7, #0]
 8017a42:	e004      	b.n	8017a4e <Endpoint_IsOUTReceived+0x56>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8017a44:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a4c:	603b      	str	r3, [r7, #0]
  }

  if (!EndPoint->InEp)
 8017a4e:	683b      	ldr	r3, [r7, #0]
 8017a50:	785b      	ldrb	r3, [r3, #1]
 8017a52:	2b00      	cmp	r3, #0
 8017a54:	d108      	bne.n	8017a68 <Endpoint_IsOUTReceived+0x70>
  {
    Status = EndPoint->BytesAvailableOut ? true : false;
 8017a56:	683b      	ldr	r3, [r7, #0]
 8017a58:	8a5b      	ldrh	r3, [r3, #18]
 8017a5a:	b29b      	uxth	r3, r3
 8017a5c:	2b00      	cmp	r3, #0
 8017a5e:	bf0c      	ite	eq
 8017a60:	2300      	moveq	r3, #0
 8017a62:	2301      	movne	r3, #1
 8017a64:	b2db      	uxtb	r3, r3
 8017a66:	71fb      	strb	r3, [r7, #7]
  }

  return Status;
 8017a68:	79fb      	ldrb	r3, [r7, #7]
}
 8017a6a:	4618      	mov	r0, r3
 8017a6c:	f107 070c 	add.w	r7, r7, #12
 8017a70:	46bd      	mov	sp, r7
 8017a72:	bc80      	pop	{r7}
 8017a74:	4770      	bx	lr
 8017a76:	bf00      	nop

08017a78 <Endpoint_Read_8>:

/*This function Reads one byte from the current endpoint.*/
uint8_t Endpoint_Read_8(void)
{
 8017a78:	b480      	push	{r7}
 8017a7a:	b083      	sub	sp, #12
 8017a7c:	af00      	add	r7, sp, #0
  USBCORE001_DeivceEndpoint *EndPoint;
  uint8_t  Byte;
  bool Success = false;
 8017a7e:	f04f 0300 	mov.w	r3, #0
 8017a82:	70bb      	strb	r3, [r7, #2]

  if(USBCORE001_DevicePCD.CurEpNum)
 8017a84:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017a88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a8c:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8017a90:	2b00      	cmp	r3, #0
 8017a92:	d017      	beq.n	8017ac4 <Endpoint_Read_8+0x4c>
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8017a94:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a9c:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8017aa0:	461a      	mov	r2, r3
 8017aa2:	4613      	mov	r3, r2
 8017aa4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8017aa8:	189b      	adds	r3, r3, r2
 8017aaa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017aae:	f103 0220 	add.w	r2, r3, #32
 8017ab2:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017ab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017aba:	18d3      	adds	r3, r2, r3
 8017abc:	f103 0304 	add.w	r3, r3, #4
 8017ac0:	607b      	str	r3, [r7, #4]
 8017ac2:	e004      	b.n	8017ace <Endpoint_Read_8+0x56>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8017ac4:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017acc:	607b      	str	r3, [r7, #4]
  }

  do
  {
    if(EndPoint->BytesAvailableOut)
 8017ace:	687b      	ldr	r3, [r7, #4]
 8017ad0:	8a5b      	ldrh	r3, [r3, #18]
 8017ad2:	b29b      	uxth	r3, r3
 8017ad4:	2b00      	cmp	r3, #0
 8017ad6:	d021      	beq.n	8017b1c <Endpoint_Read_8+0xa4>
    {
      Byte = EndPoint->OutBuffer[EndPoint->CurrentOutIndex];
 8017ad8:	687b      	ldr	r3, [r7, #4]
 8017ada:	68da      	ldr	r2, [r3, #12]
 8017adc:	687b      	ldr	r3, [r7, #4]
 8017ade:	8b5b      	ldrh	r3, [r3, #26]
 8017ae0:	18d3      	adds	r3, r2, r3
 8017ae2:	781b      	ldrb	r3, [r3, #0]
 8017ae4:	70fb      	strb	r3, [r7, #3]
      EndPoint->CurrentOutIndex++;
 8017ae6:	687b      	ldr	r3, [r7, #4]
 8017ae8:	8b5b      	ldrh	r3, [r3, #26]
 8017aea:	f103 0301 	add.w	r3, r3, #1
 8017aee:	b29a      	uxth	r2, r3
 8017af0:	687b      	ldr	r3, [r7, #4]
 8017af2:	835a      	strh	r2, [r3, #26]
      EndPoint->BytesAvailableOut--;
 8017af4:	687b      	ldr	r3, [r7, #4]
 8017af6:	8a5b      	ldrh	r3, [r3, #18]
 8017af8:	b29b      	uxth	r3, r3
 8017afa:	f103 33ff 	add.w	r3, r3, #4294967295
 8017afe:	b29a      	uxth	r2, r3
 8017b00:	687b      	ldr	r3, [r7, #4]
 8017b02:	825a      	strh	r2, [r3, #18]
    
      if(!EndPoint->BytesAvailableOut)
 8017b04:	687b      	ldr	r3, [r7, #4]
 8017b06:	8a5b      	ldrh	r3, [r3, #18]
 8017b08:	b29b      	uxth	r3, r3
 8017b0a:	2b00      	cmp	r3, #0
 8017b0c:	d103      	bne.n	8017b16 <Endpoint_Read_8+0x9e>
      {
        EndPoint->CurrentOutIndex = 0;
 8017b0e:	687b      	ldr	r3, [r7, #4]
 8017b10:	f04f 0200 	mov.w	r2, #0
 8017b14:	835a      	strh	r2, [r3, #26]
      }
      Success = true;
 8017b16:	f04f 0301 	mov.w	r3, #1
 8017b1a:	70bb      	strb	r3, [r7, #2]
    }
  }while(!Success);
 8017b1c:	78bb      	ldrb	r3, [r7, #2]
 8017b1e:	2b00      	cmp	r3, #0
 8017b20:	d0d5      	beq.n	8017ace <Endpoint_Read_8+0x56>

  return Byte;
 8017b22:	78fb      	ldrb	r3, [r7, #3]
}
 8017b24:	4618      	mov	r0, r3
 8017b26:	f107 070c 	add.w	r7, r7, #12
 8017b2a:	46bd      	mov	sp, r7
 8017b2c:	bc80      	pop	{r7}
 8017b2e:	4770      	bx	lr

08017b30 <Endpoint_ConfigureEndpoint>:
uint8_t Endpoint_ConfigureEndpoint(const uint8_t Number,
  const uint8_t Type,
  const uint8_t Direction,
  const uint16_t Size,
  const uint8_t Banks)
{
 8017b30:	b590      	push	{r4, r7, lr}
 8017b32:	b08b      	sub	sp, #44	; 0x2c
 8017b34:	af04      	add	r7, sp, #16
 8017b36:	71f8      	strb	r0, [r7, #7]
 8017b38:	71b9      	strb	r1, [r7, #6]
 8017b3a:	717a      	strb	r2, [r7, #5]
 8017b3c:	807b      	strh	r3, [r7, #2]
  USBCORE001_DeivceEndpoint *EndPoint;
  usb_endpoint_descriptor_t Desc;

  if(!Number)
 8017b3e:	79fb      	ldrb	r3, [r7, #7]
 8017b40:	2b00      	cmp	r3, #0
 8017b42:	d102      	bne.n	8017b4a <Endpoint_ConfigureEndpoint+0x1a>
  {
    return false;
 8017b44:	f04f 0300 	mov.w	r3, #0
 8017b48:	e0b3      	b.n	8017cb2 <Endpoint_ConfigureEndpoint+0x182>
  }

  if(Direction)
 8017b4a:	797b      	ldrb	r3, [r7, #5]
 8017b4c:	2b00      	cmp	r3, #0
 8017b4e:	d01c      	beq.n	8017b8a <Endpoint_ConfigureEndpoint+0x5a>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[Number];
 8017b50:	79fa      	ldrb	r2, [r7, #7]
 8017b52:	4613      	mov	r3, r2
 8017b54:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8017b58:	189b      	adds	r3, r3, r2
 8017b5a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017b5e:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8017b62:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017b66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017b6a:	18d3      	adds	r3, r2, r3
 8017b6c:	617b      	str	r3, [r7, #20]
    if(!EndPoint->InBuffer)
 8017b6e:	697b      	ldr	r3, [r7, #20]
 8017b70:	685b      	ldr	r3, [r3, #4]
 8017b72:	2b00      	cmp	r3, #0
 8017b74:	d127      	bne.n	8017bc6 <Endpoint_ConfigureEndpoint+0x96>
    {
      EndPoint->InBuffer = (uint8_t *)DWC_ALLOC(Size);
 8017b76:	887b      	ldrh	r3, [r7, #2]
 8017b78:	f04f 0000 	mov.w	r0, #0
 8017b7c:	4619      	mov	r1, r3
 8017b7e:	f7ee fd5f 	bl	8006640 <__DWC_ALLOC>
 8017b82:	4602      	mov	r2, r0
 8017b84:	697b      	ldr	r3, [r7, #20]
 8017b86:	605a      	str	r2, [r3, #4]
 8017b88:	e01d      	b.n	8017bc6 <Endpoint_ConfigureEndpoint+0x96>
    }
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[Number];
 8017b8a:	79fa      	ldrb	r2, [r7, #7]
 8017b8c:	4613      	mov	r3, r2
 8017b8e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8017b92:	189b      	adds	r3, r3, r2
 8017b94:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017b98:	f103 0220 	add.w	r2, r3, #32
 8017b9c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017ba4:	18d3      	adds	r3, r2, r3
 8017ba6:	f103 0304 	add.w	r3, r3, #4
 8017baa:	617b      	str	r3, [r7, #20]
    if(!EndPoint->OutBuffer)
 8017bac:	697b      	ldr	r3, [r7, #20]
 8017bae:	68db      	ldr	r3, [r3, #12]
 8017bb0:	2b00      	cmp	r3, #0
 8017bb2:	d108      	bne.n	8017bc6 <Endpoint_ConfigureEndpoint+0x96>
    {
      EndPoint->OutBuffer = (uint8_t *)DWC_ALLOC(Size);
 8017bb4:	887b      	ldrh	r3, [r7, #2]
 8017bb6:	f04f 0000 	mov.w	r0, #0
 8017bba:	4619      	mov	r1, r3
 8017bbc:	f7ee fd40 	bl	8006640 <__DWC_ALLOC>
 8017bc0:	4602      	mov	r2, r0
 8017bc2:	697b      	ldr	r3, [r7, #20]
 8017bc4:	60da      	str	r2, [r3, #12]
    }
  }

  /*In case the EP was previously enabled, disable it*/
  if(EndPoint->EpEnabled)
 8017bc6:	697b      	ldr	r3, [r7, #20]
 8017bc8:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8017bcc:	2b00      	cmp	r3, #0
 8017bce:	d009      	beq.n	8017be4 <Endpoint_ConfigureEndpoint+0xb4>
  {
    dwc_otg_pcd_ep_disable(USBCORE001_DevicePCD.GPCD, EndPoint);
 8017bd0:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017bd8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017bdc:	4618      	mov	r0, r3
 8017bde:	6979      	ldr	r1, [r7, #20]
 8017be0:	f7fa f858 	bl	8011c94 <dwc_otg_pcd_ep_disable>
  }

  /*Enable the EP*/
  Desc.bLength = sizeof(Desc);
 8017be4:	f04f 0307 	mov.w	r3, #7
 8017be8:	733b      	strb	r3, [r7, #12]
  Desc.bDescriptorType = UDESC_ENDPOINT;
 8017bea:	f04f 0305 	mov.w	r3, #5
 8017bee:	737b      	strb	r3, [r7, #13]
  Desc.bEndpointAddress = Number | Direction;
 8017bf0:	79fa      	ldrb	r2, [r7, #7]
 8017bf2:	797b      	ldrb	r3, [r7, #5]
 8017bf4:	4313      	orrs	r3, r2
 8017bf6:	b2db      	uxtb	r3, r3
 8017bf8:	73bb      	strb	r3, [r7, #14]
  Desc.bmAttributes = Type;
 8017bfa:	79bb      	ldrb	r3, [r7, #6]
 8017bfc:	73fb      	strb	r3, [r7, #15]
  USETW(Desc.wMaxPacketSize, Size);
 8017bfe:	887b      	ldrh	r3, [r7, #2]
 8017c00:	b2db      	uxtb	r3, r3
 8017c02:	743b      	strb	r3, [r7, #16]
 8017c04:	887b      	ldrh	r3, [r7, #2]
 8017c06:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8017c0a:	b29b      	uxth	r3, r3
 8017c0c:	b2db      	uxtb	r3, r3
 8017c0e:	747b      	strb	r3, [r7, #17]
  dwc_otg_pcd_ep_enable(USBCORE001_DevicePCD.GPCD,(uint8_t*)&Desc, EndPoint);
 8017c10:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c18:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 8017c1c:	f107 030c 	add.w	r3, r7, #12
 8017c20:	4610      	mov	r0, r2
 8017c22:	4619      	mov	r1, r3
 8017c24:	697a      	ldr	r2, [r7, #20]
 8017c26:	f7f9 fe7d 	bl	8011924 <dwc_otg_pcd_ep_enable>

  EndPoint->EpEnabled = true;
 8017c2a:	697b      	ldr	r3, [r7, #20]
 8017c2c:	f04f 0201 	mov.w	r2, #1
 8017c30:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  /*
  *@note If OUT Endpoint, queue the buffer so that we can 
  *recieve data
  */
  EndPoint->MaxPktSz = Size;
 8017c34:	697b      	ldr	r3, [r7, #20]
 8017c36:	887a      	ldrh	r2, [r7, #2]
 8017c38:	841a      	strh	r2, [r3, #32]
  EndPoint->InEp = true;
 8017c3a:	697b      	ldr	r3, [r7, #20]
 8017c3c:	f04f 0201 	mov.w	r2, #1
 8017c40:	705a      	strb	r2, [r3, #1]
  if(!Direction)
 8017c42:	797b      	ldrb	r3, [r7, #5]
 8017c44:	2b00      	cmp	r3, #0
 8017c46:	d132      	bne.n	8017cae <Endpoint_ConfigureEndpoint+0x17e>
  {
    if(EndPoint->OutBufferInUse)
 8017c48:	697b      	ldr	r3, [r7, #20]
 8017c4a:	7c1b      	ldrb	r3, [r3, #16]
 8017c4c:	b2db      	uxtb	r3, r3
 8017c4e:	2b00      	cmp	r3, #0
 8017c50:	d00c      	beq.n	8017c6c <Endpoint_ConfigureEndpoint+0x13c>
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
 8017c52:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c5a:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
                      (uint8_t *)EndPoint->OutBuffer);
 8017c5e:	697b      	ldr	r3, [r7, #20]
 8017c60:	68db      	ldr	r3, [r3, #12]
  EndPoint->InEp = true;
  if(!Direction)
  {
    if(EndPoint->OutBufferInUse)
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
 8017c62:	4610      	mov	r0, r2
 8017c64:	6979      	ldr	r1, [r7, #20]
 8017c66:	461a      	mov	r2, r3
 8017c68:	f7fa fb24 	bl	80122b4 <dwc_otg_pcd_ep_dequeue>
                      (uint8_t *)EndPoint->OutBuffer);
    }

    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8017c6c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c74:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
                      (uint8_t *)EndPoint->OutBuffer,
 8017c78:	697b      	ldr	r3, [r7, #20]
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
                      (uint8_t *)EndPoint->OutBuffer);
    }

    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8017c7a:	68da      	ldr	r2, [r3, #12]
                      (uint8_t *)EndPoint->OutBuffer,
                     (int)EndPoint->OutBuffer, Size, 0, EndPoint->OutBuffer, 0);
 8017c7c:	697b      	ldr	r3, [r7, #20]
 8017c7e:	68db      	ldr	r3, [r3, #12]
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
                      (uint8_t *)EndPoint->OutBuffer);
    }

    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8017c80:	887c      	ldrh	r4, [r7, #2]
                      (uint8_t *)EndPoint->OutBuffer,
                     (int)EndPoint->OutBuffer, Size, 0, EndPoint->OutBuffer, 0);
 8017c82:	6978      	ldr	r0, [r7, #20]
 8017c84:	68c0      	ldr	r0, [r0, #12]
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
                      (uint8_t *)EndPoint->OutBuffer);
    }

    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8017c86:	9400      	str	r4, [sp, #0]
 8017c88:	f04f 0400 	mov.w	r4, #0
 8017c8c:	9401      	str	r4, [sp, #4]
 8017c8e:	9002      	str	r0, [sp, #8]
 8017c90:	f04f 0000 	mov.w	r0, #0
 8017c94:	9003      	str	r0, [sp, #12]
 8017c96:	4608      	mov	r0, r1
 8017c98:	6979      	ldr	r1, [r7, #20]
 8017c9a:	f7fa f8c7 	bl	8011e2c <dwc_otg_pcd_ep_queue>
                      (uint8_t *)EndPoint->OutBuffer,
                     (int)EndPoint->OutBuffer, Size, 0, EndPoint->OutBuffer, 0);
    EndPoint->OutBufferInUse = true;
 8017c9e:	697b      	ldr	r3, [r7, #20]
 8017ca0:	f04f 0201 	mov.w	r2, #1
 8017ca4:	741a      	strb	r2, [r3, #16]
    EndPoint->InEp = false;
 8017ca6:	697b      	ldr	r3, [r7, #20]
 8017ca8:	f04f 0200 	mov.w	r2, #0
 8017cac:	705a      	strb	r2, [r3, #1]
  }

  return true;
 8017cae:	f04f 0301 	mov.w	r3, #1
}
 8017cb2:	4618      	mov	r0, r3
 8017cb4:	f107 071c 	add.w	r7, r7, #28
 8017cb8:	46bd      	mov	sp, r7
 8017cba:	bd90      	pop	{r4, r7, pc}

08017cbc <Endpoint_Write_Stream_LE>:

/* This function Writes the given number of bytes to the current endpoint. */
uint8_t Endpoint_Write_Stream_LE(const void* Buffer, uint16_t Length, 
                                                  uint16_t*const BytesProcessed)
{
 8017cbc:	b580      	push	{r7, lr}
 8017cbe:	b088      	sub	sp, #32
 8017cc0:	af00      	add	r7, sp, #0
 8017cc2:	60f8      	str	r0, [r7, #12]
 8017cc4:	460b      	mov	r3, r1
 8017cc6:	607a      	str	r2, [r7, #4]
 8017cc8:	817b      	strh	r3, [r7, #10]
  USBCORE001_DeivceEndpoint *EndPoint;
  uint32_t Bytes;
  uint16_t BytesTransfered = 0;
 8017cca:	f04f 0300 	mov.w	r3, #0
 8017cce:	837b      	strh	r3, [r7, #26]
  uint16_t prev_length = 0;
 8017cd0:	f04f 0300 	mov.w	r3, #0
 8017cd4:	833b      	strh	r3, [r7, #24]
  
  if(USBCORE001_DevicePCD.CurEpNum)
 8017cd6:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017cde:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8017ce2:	2b00      	cmp	r3, #0
 8017ce4:	d015      	beq.n	8017d12 <Endpoint_Write_Stream_LE+0x56>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 8017ce6:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017cea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017cee:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8017cf2:	461a      	mov	r2, r3
 8017cf4:	4613      	mov	r3, r2
 8017cf6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8017cfa:	189b      	adds	r3, r3, r2
 8017cfc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017d00:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8017d04:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017d0c:	18d3      	adds	r3, r2, r3
 8017d0e:	61fb      	str	r3, [r7, #28]
 8017d10:	e004      	b.n	8017d1c <Endpoint_Write_Stream_LE+0x60>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8017d12:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017d16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017d1a:	61fb      	str	r3, [r7, #28]
  }

  if (BytesProcessed!=NULL) {
 8017d1c:	687b      	ldr	r3, [r7, #4]
 8017d1e:	2b00      	cmp	r3, #0
 8017d20:	d060      	beq.n	8017de4 <Endpoint_Write_Stream_LE+0x128>
  	Length -= *BytesProcessed;
 8017d22:	687b      	ldr	r3, [r7, #4]
 8017d24:	881b      	ldrh	r3, [r3, #0]
 8017d26:	897a      	ldrh	r2, [r7, #10]
 8017d28:	1ad3      	subs	r3, r2, r3
 8017d2a:	817b      	strh	r3, [r7, #10]
  	BytesTransfered = *BytesProcessed;
 8017d2c:	687b      	ldr	r3, [r7, #4]
 8017d2e:	881b      	ldrh	r3, [r3, #0]
 8017d30:	837b      	strh	r3, [r7, #26]
  }

   while (Length)
 8017d32:	e057      	b.n	8017de4 <Endpoint_Write_Stream_LE+0x128>
   {
    if (Endpoint_IsReadWriteAllowed())
 8017d34:	f000 f8e0 	bl	8017ef8 <Endpoint_IsReadWriteAllowed>
 8017d38:	4603      	mov	r3, r0
 8017d3a:	2b00      	cmp	r3, #0
 8017d3c:	d03e      	beq.n	8017dbc <Endpoint_Write_Stream_LE+0x100>
    {
      Bytes = EndPoint->MaxPktSz - EndPoint->BytesAvailableIn  > Length ? Length : EndPoint->MaxPktSz - EndPoint->BytesAvailableIn;
 8017d3e:	69fb      	ldr	r3, [r7, #28]
 8017d40:	8c1b      	ldrh	r3, [r3, #32]
 8017d42:	461a      	mov	r2, r3
 8017d44:	69fb      	ldr	r3, [r7, #28]
 8017d46:	8b9b      	ldrh	r3, [r3, #28]
 8017d48:	b29b      	uxth	r3, r3
 8017d4a:	1ad2      	subs	r2, r2, r3
 8017d4c:	897b      	ldrh	r3, [r7, #10]
 8017d4e:	429a      	cmp	r2, r3
 8017d50:	dd01      	ble.n	8017d56 <Endpoint_Write_Stream_LE+0x9a>
 8017d52:	897b      	ldrh	r3, [r7, #10]
 8017d54:	e006      	b.n	8017d64 <Endpoint_Write_Stream_LE+0xa8>
 8017d56:	69fb      	ldr	r3, [r7, #28]
 8017d58:	8c1b      	ldrh	r3, [r3, #32]
 8017d5a:	461a      	mov	r2, r3
 8017d5c:	69fb      	ldr	r3, [r7, #28]
 8017d5e:	8b9b      	ldrh	r3, [r3, #28]
 8017d60:	b29b      	uxth	r3, r3
 8017d62:	1ad3      	subs	r3, r2, r3
 8017d64:	617b      	str	r3, [r7, #20]
      memcpy(EndPoint->InBuffer + EndPoint->CurrentInIndex,Buffer+BytesTransfered,Bytes);
 8017d66:	69fb      	ldr	r3, [r7, #28]
 8017d68:	685a      	ldr	r2, [r3, #4]
 8017d6a:	69fb      	ldr	r3, [r7, #28]
 8017d6c:	8b1b      	ldrh	r3, [r3, #24]
 8017d6e:	18d2      	adds	r2, r2, r3
 8017d70:	8b7b      	ldrh	r3, [r7, #26]
 8017d72:	68f9      	ldr	r1, [r7, #12]
 8017d74:	18cb      	adds	r3, r1, r3
 8017d76:	4610      	mov	r0, r2
 8017d78:	4619      	mov	r1, r3
 8017d7a:	697a      	ldr	r2, [r7, #20]
 8017d7c:	f00a f802 	bl	8021d84 <memcpy>
      EndPoint->BytesAvailableIn += Bytes;
 8017d80:	69fb      	ldr	r3, [r7, #28]
 8017d82:	8b9b      	ldrh	r3, [r3, #28]
 8017d84:	b29a      	uxth	r2, r3
 8017d86:	697b      	ldr	r3, [r7, #20]
 8017d88:	b29b      	uxth	r3, r3
 8017d8a:	18d3      	adds	r3, r2, r3
 8017d8c:	b29a      	uxth	r2, r3
 8017d8e:	69fb      	ldr	r3, [r7, #28]
 8017d90:	839a      	strh	r2, [r3, #28]
      EndPoint->CurrentInIndex += Bytes;
 8017d92:	69fb      	ldr	r3, [r7, #28]
 8017d94:	8b1a      	ldrh	r2, [r3, #24]
 8017d96:	697b      	ldr	r3, [r7, #20]
 8017d98:	b29b      	uxth	r3, r3
 8017d9a:	18d3      	adds	r3, r2, r3
 8017d9c:	b29a      	uxth	r2, r3
 8017d9e:	69fb      	ldr	r3, [r7, #28]
 8017da0:	831a      	strh	r2, [r3, #24]
      BytesTransfered += Bytes;
 8017da2:	697b      	ldr	r3, [r7, #20]
 8017da4:	b29a      	uxth	r2, r3
 8017da6:	8b7b      	ldrh	r3, [r7, #26]
 8017da8:	18d3      	adds	r3, r2, r3
 8017daa:	837b      	strh	r3, [r7, #26]
      prev_length = Length;
 8017dac:	897b      	ldrh	r3, [r7, #10]
 8017dae:	833b      	strh	r3, [r7, #24]
      Length -= Bytes;
 8017db0:	697b      	ldr	r3, [r7, #20]
 8017db2:	b29b      	uxth	r3, r3
 8017db4:	897a      	ldrh	r2, [r7, #10]
 8017db6:	1ad3      	subs	r3, r2, r3
 8017db8:	817b      	strh	r3, [r7, #10]
 8017dba:	e013      	b.n	8017de4 <Endpoint_Write_Stream_LE+0x128>

    }
    else
    {
      Endpoint_ClearIN();
 8017dbc:	f7ff fbe8 	bl	8017590 <Endpoint_ClearIN>

      if(Length < EndPoint->MaxPktSz)
 8017dc0:	69fb      	ldr	r3, [r7, #28]
 8017dc2:	8c1b      	ldrh	r3, [r3, #32]
 8017dc4:	897a      	ldrh	r2, [r7, #10]
 8017dc6:	429a      	cmp	r2, r3
 8017dc8:	d20c      	bcs.n	8017de4 <Endpoint_Write_Stream_LE+0x128>
      {
		  if (BytesProcessed!=NULL)
 8017dca:	687b      	ldr	r3, [r7, #4]
 8017dcc:	2b00      	cmp	r3, #0
 8017dce:	d009      	beq.n	8017de4 <Endpoint_Write_Stream_LE+0x128>
		  {
			*BytesProcessed += BytesTransfered;
 8017dd0:	687b      	ldr	r3, [r7, #4]
 8017dd2:	881a      	ldrh	r2, [r3, #0]
 8017dd4:	8b7b      	ldrh	r3, [r7, #26]
 8017dd6:	18d3      	adds	r3, r2, r3
 8017dd8:	b29a      	uxth	r2, r3
 8017dda:	687b      	ldr	r3, [r7, #4]
 8017ddc:	801a      	strh	r2, [r3, #0]
			return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8017dde:	f04f 0305 	mov.w	r3, #5
 8017de2:	e013      	b.n	8017e0c <Endpoint_Write_Stream_LE+0x150>
  if (BytesProcessed!=NULL) {
  	Length -= *BytesProcessed;
  	BytesTransfered = *BytesProcessed;
  }

   while (Length)
 8017de4:	897b      	ldrh	r3, [r7, #10]
 8017de6:	2b00      	cmp	r3, #0
 8017de8:	d1a4      	bne.n	8017d34 <Endpoint_Write_Stream_LE+0x78>
      
    }

   }

  if((Length == 0) && (prev_length == EndPoint->MaxPktSz))
 8017dea:	897b      	ldrh	r3, [r7, #10]
 8017dec:	2b00      	cmp	r3, #0
 8017dee:	d10b      	bne.n	8017e08 <Endpoint_Write_Stream_LE+0x14c>
 8017df0:	69fb      	ldr	r3, [r7, #28]
 8017df2:	8c1b      	ldrh	r3, [r3, #32]
 8017df4:	8b3a      	ldrh	r2, [r7, #24]
 8017df6:	429a      	cmp	r2, r3
 8017df8:	d106      	bne.n	8017e08 <Endpoint_Write_Stream_LE+0x14c>
  {
#if (SEND_ZLP_FROM_APP == 1)
	zlp_flag = false;
#else
	zlp_flag = true;
 8017dfa:	f240 7397 	movw	r3, #1943	; 0x797
 8017dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e02:	f04f 0201 	mov.w	r2, #1
 8017e06:	701a      	strb	r2, [r3, #0]
#endif
  }

  return ENDPOINT_RWSTREAM_NoError;
 8017e08:	f04f 0300 	mov.w	r3, #0
}
 8017e0c:	4618      	mov	r0, r3
 8017e0e:	f107 0720 	add.w	r7, r7, #32
 8017e12:	46bd      	mov	sp, r7
 8017e14:	bd80      	pop	{r7, pc}
 8017e16:	bf00      	nop

08017e18 <Endpoint_SendZLP>:

/*This function sends zlp to USB host on the selected end point*/
void Endpoint_SendZLP(void)
{
 8017e18:	b580      	push	{r7, lr}
 8017e1a:	b086      	sub	sp, #24
 8017e1c:	af04      	add	r7, sp, #16
	USBCORE001_DeivceEndpoint *EndPoint;

	if(USBCORE001_DevicePCD.CurEpNum)
 8017e1e:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e26:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8017e2a:	2b00      	cmp	r3, #0
 8017e2c:	d015      	beq.n	8017e5a <Endpoint_SendZLP+0x42>
	{
		EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 8017e2e:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e36:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8017e3a:	461a      	mov	r2, r3
 8017e3c:	4613      	mov	r3, r2
 8017e3e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8017e42:	189b      	adds	r3, r3, r2
 8017e44:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017e48:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8017e4c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017e50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e54:	18d3      	adds	r3, r2, r3
 8017e56:	607b      	str	r3, [r7, #4]
	{
		EndPoint = &USBCORE001_DevicePCD.EndPoint0;
	}

	/*Send a ZLP from here*/
	while(EndPoint->InFlush)
 8017e58:	e012      	b.n	8017e80 <Endpoint_SendZLP+0x68>
	{
		EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
	}
	else
	{
		EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8017e5a:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e62:	607b      	str	r3, [r7, #4]
	}

	/*Send a ZLP from here*/
	while(EndPoint->InFlush)
 8017e64:	e00c      	b.n	8017e80 <Endpoint_SendZLP+0x68>
	{
	USBCORE001_Waitval++;
 8017e66:	f240 7394 	movw	r3, #1940	; 0x794
 8017e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e6e:	881b      	ldrh	r3, [r3, #0]
 8017e70:	f103 0301 	add.w	r3, r3, #1
 8017e74:	b29a      	uxth	r2, r3
 8017e76:	f240 7394 	movw	r3, #1940	; 0x794
 8017e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e7e:	801a      	strh	r2, [r3, #0]
	{
		EndPoint = &USBCORE001_DevicePCD.EndPoint0;
	}

	/*Send a ZLP from here*/
	while(EndPoint->InFlush)
 8017e80:	687b      	ldr	r3, [r7, #4]
 8017e82:	7f9b      	ldrb	r3, [r3, #30]
 8017e84:	b2db      	uxtb	r3, r3
 8017e86:	2b00      	cmp	r3, #0
 8017e88:	d1ed      	bne.n	8017e66 <Endpoint_SendZLP+0x4e>
	{
	USBCORE001_Waitval++;
	}
	EndPoint->InFlush = true;
 8017e8a:	687b      	ldr	r3, [r7, #4]
 8017e8c:	f04f 0201 	mov.w	r2, #1
 8017e90:	779a      	strb	r2, [r3, #30]
	dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
 8017e92:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
													EndPoint->InBuffer, 0);
 8017e9e:	687a      	ldr	r2, [r7, #4]
 8017ea0:	6852      	ldr	r2, [r2, #4]
	while(EndPoint->InFlush)
	{
	USBCORE001_Waitval++;
	}
	EndPoint->InFlush = true;
	dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
 8017ea2:	f04f 0100 	mov.w	r1, #0
 8017ea6:	9100      	str	r1, [sp, #0]
 8017ea8:	f04f 0101 	mov.w	r1, #1
 8017eac:	9101      	str	r1, [sp, #4]
 8017eae:	9202      	str	r2, [sp, #8]
 8017eb0:	f04f 0200 	mov.w	r2, #0
 8017eb4:	9203      	str	r2, [sp, #12]
 8017eb6:	4618      	mov	r0, r3
 8017eb8:	6879      	ldr	r1, [r7, #4]
 8017eba:	f04f 0200 	mov.w	r2, #0
 8017ebe:	f04f 0300 	mov.w	r3, #0
 8017ec2:	f7f9 ffb3 	bl	8011e2c <dwc_otg_pcd_ep_queue>
													EndPoint->InBuffer, 0);
}
 8017ec6:	f107 0708 	add.w	r7, r7, #8
 8017eca:	46bd      	mov	sp, r7
 8017ecc:	bd80      	pop	{r7, pc}
 8017ece:	bf00      	nop

08017ed0 <Endpoint_Write_Stream_BE>:

/*This function Writes the given number of bytes to the current endpoint.*/
uint8_t Endpoint_Write_Stream_BE(const void* Buffer, uint16_t Length, 
                                                  uint16_t*const BytesProcessed)
{
 8017ed0:	b580      	push	{r7, lr}
 8017ed2:	b084      	sub	sp, #16
 8017ed4:	af00      	add	r7, sp, #0
 8017ed6:	60f8      	str	r0, [r7, #12]
 8017ed8:	460b      	mov	r3, r1
 8017eda:	607a      	str	r2, [r7, #4]
 8017edc:	817b      	strh	r3, [r7, #10]
  return Endpoint_Write_Stream_LE(Buffer, Length, BytesProcessed);
 8017ede:	897b      	ldrh	r3, [r7, #10]
 8017ee0:	68f8      	ldr	r0, [r7, #12]
 8017ee2:	4619      	mov	r1, r3
 8017ee4:	687a      	ldr	r2, [r7, #4]
 8017ee6:	f7ff fee9 	bl	8017cbc <Endpoint_Write_Stream_LE>
 8017eea:	4603      	mov	r3, r0
}
 8017eec:	4618      	mov	r0, r3
 8017eee:	f107 0710 	add.w	r7, r7, #16
 8017ef2:	46bd      	mov	sp, r7
 8017ef4:	bd80      	pop	{r7, pc}
 8017ef6:	bf00      	nop

08017ef8 <Endpoint_IsReadWriteAllowed>:
/*
 * This function Determines if the currently selected endpoint may be read 
 * from or written to.
 */
uint8_t Endpoint_IsReadWriteAllowed(void)
{
 8017ef8:	b480      	push	{r7}
 8017efa:	b083      	sub	sp, #12
 8017efc:	af00      	add	r7, sp, #0
  USBCORE001_DeivceEndpoint *EndPoint;
  bool Retval = false;
 8017efe:	f04f 0300 	mov.w	r3, #0
 8017f02:	71fb      	strb	r3, [r7, #7]

  if(!USBCORE001_DevicePCD.CurEpNum)
 8017f04:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017f08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f0c:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8017f10:	2b00      	cmp	r3, #0
 8017f12:	d103      	bne.n	8017f1c <Endpoint_IsReadWriteAllowed+0x24>
  {
    Retval = false;
 8017f14:	f04f 0300 	mov.w	r3, #0
 8017f18:	71fb      	strb	r3, [r7, #7]
 8017f1a:	e048      	b.n	8017fae <Endpoint_IsReadWriteAllowed+0xb6>
  }
  else if(USBCORE001_DevicePCD.CurEpDir)
 8017f1c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017f20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f24:	f893 32d1 	ldrb.w	r3, [r3, #721]	; 0x2d1
 8017f28:	2b00      	cmp	r3, #0
 8017f2a:	d020      	beq.n	8017f6e <Endpoint_IsReadWriteAllowed+0x76>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 8017f2c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017f30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f34:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8017f38:	461a      	mov	r2, r3
 8017f3a:	4613      	mov	r3, r2
 8017f3c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8017f40:	189b      	adds	r3, r3, r2
 8017f42:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017f46:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8017f4a:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f52:	18d3      	adds	r3, r2, r3
 8017f54:	603b      	str	r3, [r7, #0]
    Retval = (EndPoint->BytesAvailableIn < EndPoint->MaxPktSz) ? true : false;
 8017f56:	683b      	ldr	r3, [r7, #0]
 8017f58:	8b9b      	ldrh	r3, [r3, #28]
 8017f5a:	b29a      	uxth	r2, r3
 8017f5c:	683b      	ldr	r3, [r7, #0]
 8017f5e:	8c1b      	ldrh	r3, [r3, #32]
 8017f60:	429a      	cmp	r2, r3
 8017f62:	bf2c      	ite	cs
 8017f64:	2300      	movcs	r3, #0
 8017f66:	2301      	movcc	r3, #1
 8017f68:	b2db      	uxtb	r3, r3
 8017f6a:	71fb      	strb	r3, [r7, #7]
 8017f6c:	e01f      	b.n	8017fae <Endpoint_IsReadWriteAllowed+0xb6>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8017f6e:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f76:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8017f7a:	461a      	mov	r2, r3
 8017f7c:	4613      	mov	r3, r2
 8017f7e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8017f82:	189b      	adds	r3, r3, r2
 8017f84:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017f88:	f103 0220 	add.w	r2, r3, #32
 8017f8c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f94:	18d3      	adds	r3, r2, r3
 8017f96:	f103 0304 	add.w	r3, r3, #4
 8017f9a:	603b      	str	r3, [r7, #0]
    Retval = (EndPoint->BytesAvailableOut > 0) ? true : false;
 8017f9c:	683b      	ldr	r3, [r7, #0]
 8017f9e:	8a5b      	ldrh	r3, [r3, #18]
 8017fa0:	b29b      	uxth	r3, r3
 8017fa2:	2b00      	cmp	r3, #0
 8017fa4:	bf0c      	ite	eq
 8017fa6:	2300      	moveq	r3, #0
 8017fa8:	2301      	movne	r3, #1
 8017faa:	b2db      	uxtb	r3, r3
 8017fac:	71fb      	strb	r3, [r7, #7]
  }

  return Retval;
 8017fae:	79fb      	ldrb	r3, [r7, #7]
}
 8017fb0:	4618      	mov	r0, r3
 8017fb2:	f107 070c 	add.w	r7, r7, #12
 8017fb6:	46bd      	mov	sp, r7
 8017fb8:	bc80      	pop	{r7}
 8017fba:	4770      	bx	lr

08017fbc <Endpoint_WaitUntilReady>:
/* 
 * This function Spin-loops until the currently selected non control endpoint 
 * is ready for the next packet of data.
 */
uint8_t Endpoint_WaitUntilReady(void)
{
 8017fbc:	b480      	push	{r7}
 8017fbe:	af00      	add	r7, sp, #0
  return ENDPOINT_READYWAIT_NoError;
 8017fc0:	f04f 0300 	mov.w	r3, #0
}
 8017fc4:	4618      	mov	r0, r3
 8017fc6:	46bd      	mov	sp, r7
 8017fc8:	bc80      	pop	{r7}
 8017fca:	4770      	bx	lr

08017fcc <Endpoint_Write_8>:

/*This function Writes the specified byte to the current endpoint.*/
void Endpoint_Write_8(const uint8_t Data)
{
 8017fcc:	b480      	push	{r7}
 8017fce:	b085      	sub	sp, #20
 8017fd0:	af00      	add	r7, sp, #0
 8017fd2:	4603      	mov	r3, r0
 8017fd4:	71fb      	strb	r3, [r7, #7]
  USBCORE001_DeivceEndpoint *EndPoint;
  bool Success = false;
 8017fd6:	f04f 0300 	mov.w	r3, #0
 8017fda:	72fb      	strb	r3, [r7, #11]

  if(!USBCORE001_DevicePCD.CurEpNum)
 8017fdc:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017fe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017fe4:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8017fe8:	2b00      	cmp	r3, #0
 8017fea:	d105      	bne.n	8017ff8 <Endpoint_Write_8+0x2c>
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8017fec:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017ff4:	60fb      	str	r3, [r7, #12]
 8017ff6:	e034      	b.n	8018062 <Endpoint_Write_8+0x96>
  }
  else if(USBCORE001_DevicePCD.CurEpDir)
 8017ff8:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8017ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018000:	f893 32d1 	ldrb.w	r3, [r3, #721]	; 0x2d1
 8018004:	2b00      	cmp	r3, #0
 8018006:	d015      	beq.n	8018034 <Endpoint_Write_8+0x68>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 8018008:	f640 03b8 	movw	r3, #2232	; 0x8b8
 801800c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018010:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018014:	461a      	mov	r2, r3
 8018016:	4613      	mov	r3, r2
 8018018:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801801c:	189b      	adds	r3, r3, r2
 801801e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018022:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8018026:	f640 03b8 	movw	r3, #2232	; 0x8b8
 801802a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801802e:	18d3      	adds	r3, r2, r3
 8018030:	60fb      	str	r3, [r7, #12]
 8018032:	e016      	b.n	8018062 <Endpoint_Write_8+0x96>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8018034:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8018038:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801803c:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018040:	461a      	mov	r2, r3
 8018042:	4613      	mov	r3, r2
 8018044:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018048:	189b      	adds	r3, r3, r2
 801804a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801804e:	f103 0220 	add.w	r2, r3, #32
 8018052:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8018056:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801805a:	18d3      	adds	r3, r2, r3
 801805c:	f103 0304 	add.w	r3, r3, #4
 8018060:	60fb      	str	r3, [r7, #12]
  }

  do
  {
    if(EndPoint->BytesAvailableIn < (EndPoint->MaxPktSz - 1) )
 8018062:	68fb      	ldr	r3, [r7, #12]
 8018064:	8b9b      	ldrh	r3, [r3, #28]
 8018066:	b29b      	uxth	r3, r3
 8018068:	461a      	mov	r2, r3
 801806a:	68fb      	ldr	r3, [r7, #12]
 801806c:	8c1b      	ldrh	r3, [r3, #32]
 801806e:	f103 33ff 	add.w	r3, r3, #4294967295
 8018072:	429a      	cmp	r2, r3
 8018074:	da18      	bge.n	80180a8 <Endpoint_Write_8+0xdc>
    {
      EndPoint->InBuffer[EndPoint->CurrentInIndex] = Data;
 8018076:	68fb      	ldr	r3, [r7, #12]
 8018078:	685a      	ldr	r2, [r3, #4]
 801807a:	68fb      	ldr	r3, [r7, #12]
 801807c:	8b1b      	ldrh	r3, [r3, #24]
 801807e:	18d3      	adds	r3, r2, r3
 8018080:	79fa      	ldrb	r2, [r7, #7]
 8018082:	701a      	strb	r2, [r3, #0]
      EndPoint->CurrentInIndex++;
 8018084:	68fb      	ldr	r3, [r7, #12]
 8018086:	8b1b      	ldrh	r3, [r3, #24]
 8018088:	f103 0301 	add.w	r3, r3, #1
 801808c:	b29a      	uxth	r2, r3
 801808e:	68fb      	ldr	r3, [r7, #12]
 8018090:	831a      	strh	r2, [r3, #24]
      EndPoint->BytesAvailableIn++;
 8018092:	68fb      	ldr	r3, [r7, #12]
 8018094:	8b9b      	ldrh	r3, [r3, #28]
 8018096:	b29b      	uxth	r3, r3
 8018098:	f103 0301 	add.w	r3, r3, #1
 801809c:	b29a      	uxth	r2, r3
 801809e:	68fb      	ldr	r3, [r7, #12]
 80180a0:	839a      	strh	r2, [r3, #28]
    
      Success = true;
 80180a2:	f04f 0301 	mov.w	r3, #1
 80180a6:	72fb      	strb	r3, [r7, #11]
    }
  }while(!Success);
 80180a8:	7afb      	ldrb	r3, [r7, #11]
 80180aa:	2b00      	cmp	r3, #0
 80180ac:	d0d9      	beq.n	8018062 <Endpoint_Write_8+0x96>

  return ;
 80180ae:	bf00      	nop
}
 80180b0:	f107 0714 	add.w	r7, r7, #20
 80180b4:	46bd      	mov	sp, r7
 80180b6:	bc80      	pop	{r7}
 80180b8:	4770      	bx	lr
 80180ba:	bf00      	nop

080180bc <Endpoint_Read_Stream_LE>:
 * bytes has been read; the user is responsible for manually discarding the 
 * last packet from the host via the Endpoint_ClearOUT() macro.
 */
uint8_t Endpoint_Read_Stream_LE(void* const Buffer, uint16_t Length, 
                                                uint16_t * const BytesProcessed)
{
 80180bc:	b580      	push	{r7, lr}
 80180be:	b084      	sub	sp, #16
 80180c0:	af00      	add	r7, sp, #0
 80180c2:	60f8      	str	r0, [r7, #12]
 80180c4:	460b      	mov	r3, r1
 80180c6:	607a      	str	r2, [r7, #4]
 80180c8:	817b      	strh	r3, [r7, #10]
  return Endpoint_Read_Stream_BE(Buffer, Length,BytesProcessed);
 80180ca:	897b      	ldrh	r3, [r7, #10]
 80180cc:	68f8      	ldr	r0, [r7, #12]
 80180ce:	4619      	mov	r1, r3
 80180d0:	687a      	ldr	r2, [r7, #4]
 80180d2:	f000 f807 	bl	80180e4 <Endpoint_Read_Stream_BE>
 80180d6:	4603      	mov	r3, r0
}
 80180d8:	4618      	mov	r0, r3
 80180da:	f107 0710 	add.w	r7, r7, #16
 80180de:	46bd      	mov	sp, r7
 80180e0:	bd80      	pop	{r7, pc}
 80180e2:	bf00      	nop

080180e4 <Endpoint_Read_Stream_BE>:
 * bytes has been read; the user is responsible for manually discarding the 
 * last packet from the host via the Endpoint_ClearOUT() macro.
 */
uint8_t Endpoint_Read_Stream_BE(void* const Buffer, uint16_t Length, 
                                              uint16_t * const BytesProcessed)
{
 80180e4:	b580      	push	{r7, lr}
 80180e6:	b088      	sub	sp, #32
 80180e8:	af00      	add	r7, sp, #0
 80180ea:	60f8      	str	r0, [r7, #12]
 80180ec:	460b      	mov	r3, r1
 80180ee:	607a      	str	r2, [r7, #4]
 80180f0:	817b      	strh	r3, [r7, #10]
  USBCORE001_DeivceEndpoint *EndPoint;
  uint32_t Bytes;
  uint16_t BytesTransfered = 0;
 80180f2:	f04f 0300 	mov.w	r3, #0
 80180f6:	837b      	strh	r3, [r7, #26]
  
  if(!USBCORE001_DevicePCD.CurEpNum)
 80180f8:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80180fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018100:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018104:	2b00      	cmp	r3, #0
 8018106:	d105      	bne.n	8018114 <Endpoint_Read_Stream_BE+0x30>
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8018108:	f640 03b8 	movw	r3, #2232	; 0x8b8
 801810c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018110:	61fb      	str	r3, [r7, #28]
 8018112:	e034      	b.n	801817e <Endpoint_Read_Stream_BE+0x9a>
  }
  else if(USBCORE001_DevicePCD.CurEpDir)
 8018114:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8018118:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801811c:	f893 32d1 	ldrb.w	r3, [r3, #721]	; 0x2d1
 8018120:	2b00      	cmp	r3, #0
 8018122:	d015      	beq.n	8018150 <Endpoint_Read_Stream_BE+0x6c>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 8018124:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8018128:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801812c:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018130:	461a      	mov	r2, r3
 8018132:	4613      	mov	r3, r2
 8018134:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018138:	189b      	adds	r3, r3, r2
 801813a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801813e:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8018142:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8018146:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801814a:	18d3      	adds	r3, r2, r3
 801814c:	61fb      	str	r3, [r7, #28]
 801814e:	e016      	b.n	801817e <Endpoint_Read_Stream_BE+0x9a>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8018150:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8018154:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018158:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801815c:	461a      	mov	r2, r3
 801815e:	4613      	mov	r3, r2
 8018160:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018164:	189b      	adds	r3, r3, r2
 8018166:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801816a:	f103 0220 	add.w	r2, r3, #32
 801816e:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8018172:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018176:	18d3      	adds	r3, r2, r3
 8018178:	f103 0304 	add.w	r3, r3, #4
 801817c:	61fb      	str	r3, [r7, #28]
  }

    if (BytesProcessed!=NULL) {
 801817e:	687b      	ldr	r3, [r7, #4]
 8018180:	2b00      	cmp	r3, #0
 8018182:	d050      	beq.n	8018226 <Endpoint_Read_Stream_BE+0x142>
  		Length -= *BytesProcessed;
 8018184:	687b      	ldr	r3, [r7, #4]
 8018186:	881b      	ldrh	r3, [r3, #0]
 8018188:	897a      	ldrh	r2, [r7, #10]
 801818a:	1ad3      	subs	r3, r2, r3
 801818c:	817b      	strh	r3, [r7, #10]
  		BytesTransfered = *BytesProcessed;
 801818e:	687b      	ldr	r3, [r7, #4]
 8018190:	881b      	ldrh	r3, [r3, #0]
 8018192:	837b      	strh	r3, [r7, #26]
  	}

  	while (Length) {
 8018194:	e047      	b.n	8018226 <Endpoint_Read_Stream_BE+0x142>
  		if (Endpoint_IsReadWriteAllowed()) {
 8018196:	f7ff feaf 	bl	8017ef8 <Endpoint_IsReadWriteAllowed>
 801819a:	4603      	mov	r3, r0
 801819c:	2b00      	cmp	r3, #0
 801819e:	d037      	beq.n	8018210 <Endpoint_Read_Stream_BE+0x12c>
  			Bytes = EndPoint->BytesAvailableOut  > Length ? Length : EndPoint->BytesAvailableOut;
 80181a0:	69fb      	ldr	r3, [r7, #28]
 80181a2:	8a5b      	ldrh	r3, [r3, #18]
 80181a4:	b29b      	uxth	r3, r3
 80181a6:	897a      	ldrh	r2, [r7, #10]
 80181a8:	429a      	cmp	r2, r3
 80181aa:	d201      	bcs.n	80181b0 <Endpoint_Read_Stream_BE+0xcc>
 80181ac:	897b      	ldrh	r3, [r7, #10]
 80181ae:	e002      	b.n	80181b6 <Endpoint_Read_Stream_BE+0xd2>
 80181b0:	69fb      	ldr	r3, [r7, #28]
 80181b2:	8a5b      	ldrh	r3, [r3, #18]
 80181b4:	b29b      	uxth	r3, r3
 80181b6:	617b      	str	r3, [r7, #20]
  			memcpy(Buffer + BytesTransfered,EndPoint->OutBuffer + EndPoint->CurrentOutIndex,Bytes);
 80181b8:	8b7b      	ldrh	r3, [r7, #26]
 80181ba:	68fa      	ldr	r2, [r7, #12]
 80181bc:	18d2      	adds	r2, r2, r3
 80181be:	69fb      	ldr	r3, [r7, #28]
 80181c0:	68d9      	ldr	r1, [r3, #12]
 80181c2:	69fb      	ldr	r3, [r7, #28]
 80181c4:	8b5b      	ldrh	r3, [r3, #26]
 80181c6:	18cb      	adds	r3, r1, r3
 80181c8:	4610      	mov	r0, r2
 80181ca:	4619      	mov	r1, r3
 80181cc:	697a      	ldr	r2, [r7, #20]
 80181ce:	f009 fdd9 	bl	8021d84 <memcpy>
  			EndPoint->BytesAvailableOut -= Bytes;
 80181d2:	69fb      	ldr	r3, [r7, #28]
 80181d4:	8a5b      	ldrh	r3, [r3, #18]
 80181d6:	b29a      	uxth	r2, r3
 80181d8:	697b      	ldr	r3, [r7, #20]
 80181da:	b29b      	uxth	r3, r3
 80181dc:	1ad3      	subs	r3, r2, r3
 80181de:	b29a      	uxth	r2, r3
 80181e0:	69fb      	ldr	r3, [r7, #28]
 80181e2:	825a      	strh	r2, [r3, #18]
  			EndPoint->CurrentOutIndex += Bytes;
 80181e4:	69fb      	ldr	r3, [r7, #28]
 80181e6:	8b5a      	ldrh	r2, [r3, #26]
 80181e8:	697b      	ldr	r3, [r7, #20]
 80181ea:	b29b      	uxth	r3, r3
 80181ec:	18d3      	adds	r3, r2, r3
 80181ee:	b29a      	uxth	r2, r3
 80181f0:	69fb      	ldr	r3, [r7, #28]
 80181f2:	835a      	strh	r2, [r3, #26]
  			BytesTransfered += Bytes;
 80181f4:	697b      	ldr	r3, [r7, #20]
 80181f6:	b29a      	uxth	r2, r3
 80181f8:	8b7b      	ldrh	r3, [r7, #26]
 80181fa:	18d3      	adds	r3, r2, r3
 80181fc:	837b      	strh	r3, [r7, #26]
  			Length -= Bytes;
 80181fe:	697b      	ldr	r3, [r7, #20]
 8018200:	b29b      	uxth	r3, r3
 8018202:	897a      	ldrh	r2, [r7, #10]
 8018204:	1ad3      	subs	r3, r2, r3
 8018206:	817b      	strh	r3, [r7, #10]
  			*BytesProcessed = BytesTransfered;
 8018208:	687b      	ldr	r3, [r7, #4]
 801820a:	8b7a      	ldrh	r2, [r7, #26]
 801820c:	801a      	strh	r2, [r3, #0]
 801820e:	e00a      	b.n	8018226 <Endpoint_Read_Stream_BE+0x142>
  		}
  		else {
  			Endpoint_ClearOUT();
 8018210:	f7ff f90a 	bl	8017428 <Endpoint_ClearOUT>
  			if (BytesProcessed!=NULL) {
 8018214:	687b      	ldr	r3, [r7, #4]
 8018216:	2b00      	cmp	r3, #0
 8018218:	d005      	beq.n	8018226 <Endpoint_Read_Stream_BE+0x142>
  				*BytesProcessed = BytesTransfered;
 801821a:	687b      	ldr	r3, [r7, #4]
 801821c:	8b7a      	ldrh	r2, [r7, #26]
 801821e:	801a      	strh	r2, [r3, #0]
  				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8018220:	f04f 0305 	mov.w	r3, #5
 8018224:	e004      	b.n	8018230 <Endpoint_Read_Stream_BE+0x14c>
    if (BytesProcessed!=NULL) {
  		Length -= *BytesProcessed;
  		BytesTransfered = *BytesProcessed;
  	}

  	while (Length) {
 8018226:	897b      	ldrh	r3, [r7, #10]
 8018228:	2b00      	cmp	r3, #0
 801822a:	d1b4      	bne.n	8018196 <Endpoint_Read_Stream_BE+0xb2>
  		


  		}
  	}
  	return ENDPOINT_RWSTREAM_NoError;
 801822c:	f04f 0300 	mov.w	r3, #0
}
 8018230:	4618      	mov	r0, r3
 8018232:	f107 0720 	add.w	r7, r7, #32
 8018236:	46bd      	mov	sp, r7
 8018238:	bd80      	pop	{r7, pc}
 801823a:	bf00      	nop

0801823c <USBCORE001_EPHalt>:
/*
 * brief The API to set or clear stall on selected End point
 *
 * return 0 on success*/
int32_t USBCORE001_EPHalt(uint8_t set_stall)
{
 801823c:	b580      	push	{r7, lr}
 801823e:	b084      	sub	sp, #16
 8018240:	af00      	add	r7, sp, #0
 8018242:	4603      	mov	r3, r0
 8018244:	71fb      	strb	r3, [r7, #7]
	USBCORE001_DeivceEndpoint *EndPoint;
    int32_t status = (int32_t)0;
 8018246:	f04f 0300 	mov.w	r3, #0
 801824a:	60bb      	str	r3, [r7, #8]

	if(USBCORE001_DevicePCD.CurEpNum)
 801824c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8018250:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018254:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018258:	2b00      	cmp	r3, #0
 801825a:	d015      	beq.n	8018288 <USBCORE001_EPHalt+0x4c>
	{
		EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 801825c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8018260:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018264:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018268:	461a      	mov	r2, r3
 801826a:	4613      	mov	r3, r2
 801826c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018270:	189b      	adds	r3, r3, r2
 8018272:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018276:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 801827a:	f640 03b8 	movw	r3, #2232	; 0x8b8
 801827e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018282:	18d3      	adds	r3, r2, r3
 8018284:	60fb      	str	r3, [r7, #12]
 8018286:	e004      	b.n	8018292 <USBCORE001_EPHalt+0x56>
	}
	else
	{
		EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8018288:	f640 03b8 	movw	r3, #2232	; 0x8b8
 801828c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018290:	60fb      	str	r3, [r7, #12]
	}

	status = (int32_t)dwc_otg_pcd_ep_halt(
 8018292:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8018296:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801829a:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 801829e:	79fb      	ldrb	r3, [r7, #7]
 80182a0:	4610      	mov	r0, r2
 80182a2:	68f9      	ldr	r1, [r7, #12]
 80182a4:	461a      	mov	r2, r3
 80182a6:	f7fa f877 	bl	8012398 <dwc_otg_pcd_ep_halt>
 80182aa:	60b8      	str	r0, [r7, #8]
	        								USBCORE001_DevicePCD.GPCD,
	                                        EndPoint,(int32_t)set_stall);

    return status;
 80182ac:	68bb      	ldr	r3, [r7, #8]
}
 80182ae:	4618      	mov	r0, r3
 80182b0:	f107 0710 	add.w	r7, r7, #16
 80182b4:	46bd      	mov	sp, r7
 80182b6:	bd80      	pop	{r7, pc}

080182b8 <USB_USBTask>:
#if defined(USB_CAN_BE_DEVICE) && !defined(DEVICE_STATE_AS_GPIOR)
volatile uint8_t     USB_DeviceState;
#endif

void USB_USBTask(void)
{
 80182b8:	b580      	push	{r7, lr}
 80182ba:	af00      	add	r7, sp, #0
	#if defined(USB_HOST_ONLY)
		USB_HostTask();
	#elif defined(USB_DEVICE_ONLY)
		USB_DeviceTask();
 80182bc:	f000 f802 	bl	80182c4 <USB_DeviceTask>
		if (USB_CurrentMode == USB_MODE_Device)
		  USB_DeviceTask();
		else if (USB_CurrentMode == USB_MODE_Host)
		  USB_HostTask();
	#endif
}
 80182c0:	bd80      	pop	{r7, pc}
 80182c2:	bf00      	nop

080182c4 <USB_DeviceTask>:

#if defined(USB_CAN_BE_DEVICE)
static void USB_DeviceTask(void)
{
 80182c4:	b580      	push	{r7, lr}
 80182c6:	b082      	sub	sp, #8
 80182c8:	af00      	add	r7, sp, #0
	if (USB_DeviceState != DEVICE_STATE_Unattached)
 80182ca:	f640 3399 	movw	r3, #2969	; 0xb99
 80182ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80182d2:	781b      	ldrb	r3, [r3, #0]
 80182d4:	b2db      	uxtb	r3, r3
 80182d6:	2b00      	cmp	r3, #0
 80182d8:	d01a      	beq.n	8018310 <USB_DeviceTask+0x4c>
	{
		uint8_t PrevEndpoint;
		uint8_t PrevEndpointDir;
		Endpoint_GetCurrentEndpoint(&PrevEndpoint, &PrevEndpointDir);
 80182da:	f107 0207 	add.w	r2, r7, #7
 80182de:	f107 0306 	add.w	r3, r7, #6
 80182e2:	4610      	mov	r0, r2
 80182e4:	4619      	mov	r1, r3
 80182e6:	f7ff fb17 	bl	8017918 <Endpoint_GetCurrentEndpoint>

		Endpoint_SelectEndpoint(ENDPOINT_CONTROLEP, ENDPOINT_DIR_IN);
 80182ea:	f04f 0000 	mov.w	r0, #0
 80182ee:	f04f 0180 	mov.w	r1, #128	; 0x80
 80182f2:	f7ff faf5 	bl	80178e0 <Endpoint_SelectEndpoint>

		if (Endpoint_IsSETUPReceived())
 80182f6:	f7ff f87d 	bl	80173f4 <Endpoint_IsSETUPReceived>
 80182fa:	4603      	mov	r3, r0
 80182fc:	2b00      	cmp	r3, #0
 80182fe:	d001      	beq.n	8018304 <USB_DeviceTask+0x40>
		  USB_Device_ProcessControlRequest();
 8018300:	f7ff f90c 	bl	801751c <USB_Device_ProcessControlRequest>

		Endpoint_SelectEndpoint(PrevEndpoint, PrevEndpointDir);
 8018304:	79fa      	ldrb	r2, [r7, #7]
 8018306:	79bb      	ldrb	r3, [r7, #6]
 8018308:	4610      	mov	r0, r2
 801830a:	4619      	mov	r1, r3
 801830c:	f7ff fae8 	bl	80178e0 <Endpoint_SelectEndpoint>
	}
}
 8018310:	f107 0708 	add.w	r7, r7, #8
 8018314:	46bd      	mov	sp, r7
 8018316:	bd80      	pop	{r7, pc}

08018318 <CDC_Device_ProcessControlRequest>:

/* Stores CDC class line encoding */
CDC_LineEncoding_t LineEncodingRx;

void CDC_Device_ProcessControlRequest(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8018318:	b580      	push	{r7, lr}
 801831a:	b082      	sub	sp, #8
 801831c:	af00      	add	r7, sp, #0
 801831e:	6078      	str	r0, [r7, #4]
  if (!(Endpoint_IsSETUPReceived()))
 8018320:	f7ff f868 	bl	80173f4 <Endpoint_IsSETUPReceived>
 8018324:	4603      	mov	r3, r0
 8018326:	2b00      	cmp	r3, #0
 8018328:	f000 8095 	beq.w	8018456 <CDC_Device_ProcessControlRequest+0x13e>
    return;

  if (USB_ControlRequest.wIndex != CDCInterfaceInfo->Config.ControlInterfaceNumber)
 801832c:	f640 339c 	movw	r3, #2972	; 0xb9c
 8018330:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018334:	889a      	ldrh	r2, [r3, #4]
 8018336:	687b      	ldr	r3, [r7, #4]
 8018338:	781b      	ldrb	r3, [r3, #0]
 801833a:	429a      	cmp	r2, r3
 801833c:	f040 808d 	bne.w	801845a <CDC_Device_ProcessControlRequest+0x142>
    return;

  switch (USB_ControlRequest.bRequest)
 8018340:	f640 339c 	movw	r3, #2972	; 0xb9c
 8018344:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018348:	785b      	ldrb	r3, [r3, #1]
 801834a:	f1a3 0320 	sub.w	r3, r3, #32
 801834e:	2b03      	cmp	r3, #3
 8018350:	f200 808c 	bhi.w	801846c <CDC_Device_ProcessControlRequest+0x154>
 8018354:	a201      	add	r2, pc, #4	; (adr r2, 801835c <CDC_Device_ProcessControlRequest+0x44>)
 8018356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801835a:	bf00      	nop
 801835c:	08018399 	.word	0x08018399
 8018360:	0801836d 	.word	0x0801836d
 8018364:	080183fd 	.word	0x080183fd
 8018368:	0801842b 	.word	0x0801842b
  {
    case CDC_REQ_GetLineEncoding:
      if (USB_ControlRequest.bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE))
 801836c:	f640 339c 	movw	r3, #2972	; 0xb9c
 8018370:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018374:	781b      	ldrb	r3, [r3, #0]
 8018376:	2ba1      	cmp	r3, #161	; 0xa1
 8018378:	d171      	bne.n	801845e <CDC_Device_ProcessControlRequest+0x146>
      {
        Endpoint_ClearSETUP();
 801837a:	f7ff f847 	bl	801740c <Endpoint_ClearSETUP>
        Endpoint_Write_Control_Stream_LE(&LineEncodingRx, sizeof(CDCInterfaceInfo->State.LineEncoding));
 801837e:	f640 30a4 	movw	r0, #2980	; 0xba4
 8018382:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8018386:	f04f 0107 	mov.w	r1, #7
 801838a:	f7ff f9ef 	bl	801776c <Endpoint_Write_Control_Stream_LE>
        Endpoint_ClearOUT();
 801838e:	f7ff f84b 	bl	8017428 <Endpoint_ClearOUT>

        //++IFX
        Endpoint_ClearIN();
 8018392:	f7ff f8fd 	bl	8017590 <Endpoint_ClearIN>
      }

      break;
 8018396:	e062      	b.n	801845e <CDC_Device_ProcessControlRequest+0x146>
    case CDC_REQ_SetLineEncoding:
      if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 8018398:	f640 339c 	movw	r3, #2972	; 0xb9c
 801839c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80183a0:	781b      	ldrb	r3, [r3, #0]
 80183a2:	2b21      	cmp	r3, #33	; 0x21
 80183a4:	d15d      	bne.n	8018462 <CDC_Device_ProcessControlRequest+0x14a>
      {
        Endpoint_ClearSETUP();
 80183a6:	f7ff f831 	bl	801740c <Endpoint_ClearSETUP>
        Endpoint_Read_Control_Stream_LE(&LineEncodingRx, sizeof(CDCInterfaceInfo->State.LineEncoding));
 80183aa:	f640 30a4 	movw	r0, #2980	; 0xba4
 80183ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80183b2:	f04f 0107 	mov.w	r1, #7
 80183b6:	f7ff fa7b 	bl	80178b0 <Endpoint_Read_Control_Stream_LE>
        Endpoint_ClearIN();
 80183ba:	f7ff f8e9 	bl	8017590 <Endpoint_ClearIN>

        if((LineEncodingRx.DataBits != 0) &&
 80183be:	f640 33a4 	movw	r3, #2980	; 0xba4
 80183c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80183c6:	799b      	ldrb	r3, [r3, #6]
 80183c8:	2b00      	cmp	r3, #0
 80183ca:	d013      	beq.n	80183f4 <CDC_Device_ProcessControlRequest+0xdc>
            (LineEncodingRx.BaudRateBPS != 0))
 80183cc:	f640 33a4 	movw	r3, #2980	; 0xba4
 80183d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80183d4:	681b      	ldr	r3, [r3, #0]
      {
        Endpoint_ClearSETUP();
        Endpoint_Read_Control_Stream_LE(&LineEncodingRx, sizeof(CDCInterfaceInfo->State.LineEncoding));
        Endpoint_ClearIN();

        if((LineEncodingRx.DataBits != 0) &&
 80183d6:	2b00      	cmp	r3, #0
 80183d8:	d00c      	beq.n	80183f4 <CDC_Device_ProcessControlRequest+0xdc>
            (LineEncodingRx.BaudRateBPS != 0))
        {
          memcpy(&CDCInterfaceInfo->State.LineEncoding, &LineEncodingRx, sizeof(CDCInterfaceInfo->State.LineEncoding));
 80183da:	687b      	ldr	r3, [r7, #4]
 80183dc:	f103 0310 	add.w	r3, r3, #16
 80183e0:	f640 32a4 	movw	r2, #2980	; 0xba4
 80183e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80183e8:	6810      	ldr	r0, [r2, #0]
 80183ea:	6018      	str	r0, [r3, #0]
 80183ec:	8891      	ldrh	r1, [r2, #4]
 80183ee:	7992      	ldrb	r2, [r2, #6]
 80183f0:	8099      	strh	r1, [r3, #4]
 80183f2:	719a      	strb	r2, [r3, #6]
        }

        EVENT_CDC_Device_LineEncodingChanged(CDCInterfaceInfo);
 80183f4:	6878      	ldr	r0, [r7, #4]
 80183f6:	f000 fa39 	bl	801886c <CDC_Device_Event_Stub>
      }

      break;
 80183fa:	e032      	b.n	8018462 <CDC_Device_ProcessControlRequest+0x14a>
    case CDC_REQ_SetControlLineState:
      if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 80183fc:	f640 339c 	movw	r3, #2972	; 0xb9c
 8018400:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018404:	781b      	ldrb	r3, [r3, #0]
 8018406:	2b21      	cmp	r3, #33	; 0x21
 8018408:	d12d      	bne.n	8018466 <CDC_Device_ProcessControlRequest+0x14e>
      {
        Endpoint_ClearSETUP();
 801840a:	f7fe ffff 	bl	801740c <Endpoint_ClearSETUP>
        Endpoint_ClearStatusStage();
 801840e:	f7ff fa61 	bl	80178d4 <Endpoint_ClearStatusStage>

        CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;
 8018412:	f640 339c 	movw	r3, #2972	; 0xb9c
 8018416:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801841a:	885b      	ldrh	r3, [r3, #2]
 801841c:	b2da      	uxtb	r2, r3
 801841e:	687b      	ldr	r3, [r7, #4]
 8018420:	739a      	strb	r2, [r3, #14]

        EVENT_CDC_Device_ControLineStateChanged(CDCInterfaceInfo);
 8018422:	6878      	ldr	r0, [r7, #4]
 8018424:	f000 fa22 	bl	801886c <CDC_Device_Event_Stub>
      }

      break;
 8018428:	e01d      	b.n	8018466 <CDC_Device_ProcessControlRequest+0x14e>
    case CDC_REQ_SendBreak:
      if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 801842a:	f640 339c 	movw	r3, #2972	; 0xb9c
 801842e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018432:	781b      	ldrb	r3, [r3, #0]
 8018434:	2b21      	cmp	r3, #33	; 0x21
 8018436:	d118      	bne.n	801846a <CDC_Device_ProcessControlRequest+0x152>
      {
        Endpoint_ClearSETUP();
 8018438:	f7fe ffe8 	bl	801740c <Endpoint_ClearSETUP>
        Endpoint_ClearStatusStage();
 801843c:	f7ff fa4a 	bl	80178d4 <Endpoint_ClearStatusStage>

        EVENT_CDC_Device_BreakSent(CDCInterfaceInfo, (uint8_t)USB_ControlRequest.wValue);
 8018440:	f640 339c 	movw	r3, #2972	; 0xb9c
 8018444:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018448:	885b      	ldrh	r3, [r3, #2]
 801844a:	b2db      	uxtb	r3, r3
 801844c:	6878      	ldr	r0, [r7, #4]
 801844e:	4619      	mov	r1, r3
 8018450:	f000 fa0c 	bl	801886c <CDC_Device_Event_Stub>
      }

      break;
 8018454:	e009      	b.n	801846a <CDC_Device_ProcessControlRequest+0x152>
CDC_LineEncoding_t LineEncodingRx;

void CDC_Device_ProcessControlRequest(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
  if (!(Endpoint_IsSETUPReceived()))
    return;
 8018456:	bf00      	nop
 8018458:	e008      	b.n	801846c <CDC_Device_ProcessControlRequest+0x154>

  if (USB_ControlRequest.wIndex != CDCInterfaceInfo->Config.ControlInterfaceNumber)
    return;
 801845a:	bf00      	nop
 801845c:	e006      	b.n	801846c <CDC_Device_ProcessControlRequest+0x154>

        //++IFX
        Endpoint_ClearIN();
      }

      break;
 801845e:	bf00      	nop
 8018460:	e004      	b.n	801846c <CDC_Device_ProcessControlRequest+0x154>
        }

        EVENT_CDC_Device_LineEncodingChanged(CDCInterfaceInfo);
      }

      break;
 8018462:	bf00      	nop
 8018464:	e002      	b.n	801846c <CDC_Device_ProcessControlRequest+0x154>
        CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;

        EVENT_CDC_Device_ControLineStateChanged(CDCInterfaceInfo);
      }

      break;
 8018466:	bf00      	nop
 8018468:	e000      	b.n	801846c <CDC_Device_ProcessControlRequest+0x154>
        Endpoint_ClearStatusStage();

        EVENT_CDC_Device_BreakSent(CDCInterfaceInfo, (uint8_t)USB_ControlRequest.wValue);
      }

      break;
 801846a:	bf00      	nop
  }
}
 801846c:	f107 0708 	add.w	r7, r7, #8
 8018470:	46bd      	mov	sp, r7
 8018472:	bd80      	pop	{r7, pc}

08018474 <CDC_Device_ConfigureEndpoints>:

bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8018474:	b590      	push	{r4, r7, lr}
 8018476:	b087      	sub	sp, #28
 8018478:	af02      	add	r7, sp, #8
 801847a:	6078      	str	r0, [r7, #4]
  memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));
 801847c:	687b      	ldr	r3, [r7, #4]
 801847e:	f103 030e 	add.w	r3, r3, #14
 8018482:	4618      	mov	r0, r3
 8018484:	f04f 0100 	mov.w	r1, #0
 8018488:	f04f 0209 	mov.w	r2, #9
 801848c:	f009 fde8 	bl	8022060 <memset>

  for (uint8_t EndpointNum = 1; EndpointNum < ENDPOINT_TOTAL_ENDPOINTS; EndpointNum++)
 8018490:	f04f 0301 	mov.w	r3, #1
 8018494:	73fb      	strb	r3, [r7, #15]
 8018496:	e04d      	b.n	8018534 <CDC_Device_ConfigureEndpoints+0xc0>
    uint16_t Size;
    uint8_t  Type;
    uint8_t  Direction;
    bool     DoubleBanked;

    if (EndpointNum == CDCInterfaceInfo->Config.DataINEndpointNumber)
 8018498:	687b      	ldr	r3, [r7, #4]
 801849a:	785b      	ldrb	r3, [r3, #1]
 801849c:	7bfa      	ldrb	r2, [r7, #15]
 801849e:	429a      	cmp	r2, r3
 80184a0:	d10c      	bne.n	80184bc <CDC_Device_ConfigureEndpoints+0x48>
    {
      Size         = CDCInterfaceInfo->Config.DataINEndpointSize;
 80184a2:	687b      	ldr	r3, [r7, #4]
 80184a4:	885b      	ldrh	r3, [r3, #2]
 80184a6:	81bb      	strh	r3, [r7, #12]
      Direction    = ENDPOINT_DIR_IN;
 80184a8:	f04f 0380 	mov.w	r3, #128	; 0x80
 80184ac:	72bb      	strb	r3, [r7, #10]
      Type         = EP_TYPE_BULK;
 80184ae:	f04f 0302 	mov.w	r3, #2
 80184b2:	72fb      	strb	r3, [r7, #11]
      DoubleBanked = CDCInterfaceInfo->Config.DataINEndpointDoubleBank;
 80184b4:	687b      	ldr	r3, [r7, #4]
 80184b6:	791b      	ldrb	r3, [r3, #4]
 80184b8:	727b      	strb	r3, [r7, #9]
 80184ba:	e022      	b.n	8018502 <CDC_Device_ConfigureEndpoints+0x8e>
    }
    else if (EndpointNum == CDCInterfaceInfo->Config.DataOUTEndpointNumber)
 80184bc:	687b      	ldr	r3, [r7, #4]
 80184be:	795b      	ldrb	r3, [r3, #5]
 80184c0:	7bfa      	ldrb	r2, [r7, #15]
 80184c2:	429a      	cmp	r2, r3
 80184c4:	d10c      	bne.n	80184e0 <CDC_Device_ConfigureEndpoints+0x6c>
    {
      Size         = CDCInterfaceInfo->Config.DataOUTEndpointSize;
 80184c6:	687b      	ldr	r3, [r7, #4]
 80184c8:	88db      	ldrh	r3, [r3, #6]
 80184ca:	81bb      	strh	r3, [r7, #12]
      Direction    = ENDPOINT_DIR_OUT;
 80184cc:	f04f 0300 	mov.w	r3, #0
 80184d0:	72bb      	strb	r3, [r7, #10]
      Type         = EP_TYPE_BULK;
 80184d2:	f04f 0302 	mov.w	r3, #2
 80184d6:	72fb      	strb	r3, [r7, #11]
      DoubleBanked = CDCInterfaceInfo->Config.DataOUTEndpointDoubleBank;
 80184d8:	687b      	ldr	r3, [r7, #4]
 80184da:	7a1b      	ldrb	r3, [r3, #8]
 80184dc:	727b      	strb	r3, [r7, #9]
 80184de:	e010      	b.n	8018502 <CDC_Device_ConfigureEndpoints+0x8e>
    }
    else if (EndpointNum == CDCInterfaceInfo->Config.NotificationEndpointNumber)
 80184e0:	687b      	ldr	r3, [r7, #4]
 80184e2:	7a5b      	ldrb	r3, [r3, #9]
 80184e4:	7bfa      	ldrb	r2, [r7, #15]
 80184e6:	429a      	cmp	r2, r3
 80184e8:	d11f      	bne.n	801852a <CDC_Device_ConfigureEndpoints+0xb6>
    {
      Size         = CDCInterfaceInfo->Config.NotificationEndpointSize;
 80184ea:	687b      	ldr	r3, [r7, #4]
 80184ec:	895b      	ldrh	r3, [r3, #10]
 80184ee:	81bb      	strh	r3, [r7, #12]
      Direction    = ENDPOINT_DIR_IN;
 80184f0:	f04f 0380 	mov.w	r3, #128	; 0x80
 80184f4:	72bb      	strb	r3, [r7, #10]
      Type         = EP_TYPE_INTERRUPT;
 80184f6:	f04f 0303 	mov.w	r3, #3
 80184fa:	72fb      	strb	r3, [r7, #11]
      DoubleBanked = CDCInterfaceInfo->Config.NotificationEndpointDoubleBank;
 80184fc:	687b      	ldr	r3, [r7, #4]
 80184fe:	7b1b      	ldrb	r3, [r3, #12]
 8018500:	727b      	strb	r3, [r7, #9]
    else
    {
      continue;
    }

    if (!(Endpoint_ConfigureEndpoint(EndpointNum, Type, Direction, Size,
 8018502:	7a7b      	ldrb	r3, [r7, #9]
 8018504:	2b00      	cmp	r3, #0
 8018506:	bf0c      	ite	eq
 8018508:	2300      	moveq	r3, #0
 801850a:	2301      	movne	r3, #1
 801850c:	b2db      	uxtb	r3, r3
 801850e:	461c      	mov	r4, r3
 8018510:	7bf8      	ldrb	r0, [r7, #15]
 8018512:	7af9      	ldrb	r1, [r7, #11]
 8018514:	7aba      	ldrb	r2, [r7, #10]
 8018516:	89bb      	ldrh	r3, [r7, #12]
 8018518:	9400      	str	r4, [sp, #0]
 801851a:	f7ff fb09 	bl	8017b30 <Endpoint_ConfigureEndpoint>
 801851e:	4603      	mov	r3, r0
 8018520:	2b00      	cmp	r3, #0
 8018522:	d103      	bne.n	801852c <CDC_Device_ConfigureEndpoints+0xb8>
        DoubleBanked ? ENDPOINT_BANK_DOUBLE : ENDPOINT_BANK_SINGLE)))
    {
      return false;
 8018524:	f04f 0300 	mov.w	r3, #0
 8018528:	e009      	b.n	801853e <CDC_Device_ConfigureEndpoints+0xca>
      Type         = EP_TYPE_INTERRUPT;
      DoubleBanked = CDCInterfaceInfo->Config.NotificationEndpointDoubleBank;
    }
    else
    {
      continue;
 801852a:	bf00      	nop

bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
  memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));

  for (uint8_t EndpointNum = 1; EndpointNum < ENDPOINT_TOTAL_ENDPOINTS; EndpointNum++)
 801852c:	7bfb      	ldrb	r3, [r7, #15]
 801852e:	f103 0301 	add.w	r3, r3, #1
 8018532:	73fb      	strb	r3, [r7, #15]
 8018534:	7bfb      	ldrb	r3, [r7, #15]
 8018536:	2b07      	cmp	r3, #7
 8018538:	d9ae      	bls.n	8018498 <CDC_Device_ConfigureEndpoints+0x24>
    {
      return false;
    }
  }

  return true;
 801853a:	f04f 0301 	mov.w	r3, #1
}
 801853e:	4618      	mov	r0, r3
 8018540:	f107 0714 	add.w	r7, r7, #20
 8018544:	46bd      	mov	sp, r7
 8018546:	bd90      	pop	{r4, r7, pc}

08018548 <CDC_Device_USBTask>:

void CDC_Device_USBTask(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8018548:	b580      	push	{r7, lr}
 801854a:	b082      	sub	sp, #8
 801854c:	af00      	add	r7, sp, #0
 801854e:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8018550:	f640 3399 	movw	r3, #2969	; 0xb99
 8018554:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018558:	781b      	ldrb	r3, [r3, #0]
 801855a:	b2db      	uxtb	r3, r3
 801855c:	2b04      	cmp	r3, #4
 801855e:	d107      	bne.n	8018570 <CDC_Device_USBTask+0x28>
 8018560:	687b      	ldr	r3, [r7, #4]
 8018562:	691b      	ldr	r3, [r3, #16]
 8018564:	2b00      	cmp	r3, #0
 8018566:	d003      	beq.n	8018570 <CDC_Device_USBTask+0x28>
    return;

#if !defined(NO_CLASS_DRIVER_AUTOFLUSH)
  CDC_Device_Flush(CDCInterfaceInfo);
 8018568:	6878      	ldr	r0, [r7, #4]
 801856a:	f000 f895 	bl	8018698 <CDC_Device_Flush>
 801856e:	e000      	b.n	8018572 <CDC_Device_USBTask+0x2a>
}

void CDC_Device_USBTask(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
    return;
 8018570:	bf00      	nop

#if !defined(NO_CLASS_DRIVER_AUTOFLUSH)
  CDC_Device_Flush(CDCInterfaceInfo);
#endif
}
 8018572:	f107 0708 	add.w	r7, r7, #8
 8018576:	46bd      	mov	sp, r7
 8018578:	bd80      	pop	{r7, pc}
 801857a:	bf00      	nop

0801857c <CDC_Device_SendString>:

uint8_t CDC_Device_SendString(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
    const char* const String)
{
 801857c:	b580      	push	{r7, lr}
 801857e:	b082      	sub	sp, #8
 8018580:	af00      	add	r7, sp, #0
 8018582:	6078      	str	r0, [r7, #4]
 8018584:	6039      	str	r1, [r7, #0]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8018586:	f640 3399 	movw	r3, #2969	; 0xb99
 801858a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801858e:	781b      	ldrb	r3, [r3, #0]
 8018590:	b2db      	uxtb	r3, r3
 8018592:	2b04      	cmp	r3, #4
 8018594:	d103      	bne.n	801859e <CDC_Device_SendString+0x22>
 8018596:	687b      	ldr	r3, [r7, #4]
 8018598:	691b      	ldr	r3, [r3, #16]
 801859a:	2b00      	cmp	r3, #0
 801859c:	d102      	bne.n	80185a4 <CDC_Device_SendString+0x28>
    return ENDPOINT_RWSTREAM_DeviceDisconnected;
 801859e:	f04f 0302 	mov.w	r3, #2
 80185a2:	e012      	b.n	80185ca <CDC_Device_SendString+0x4e>

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpointNumber, ENDPOINT_DIR_IN);
 80185a4:	687b      	ldr	r3, [r7, #4]
 80185a6:	785b      	ldrb	r3, [r3, #1]
 80185a8:	4618      	mov	r0, r3
 80185aa:	f04f 0180 	mov.w	r1, #128	; 0x80
 80185ae:	f7ff f997 	bl	80178e0 <Endpoint_SelectEndpoint>
  return Endpoint_Write_Stream_LE(String, strlen(String), NULL);
 80185b2:	6838      	ldr	r0, [r7, #0]
 80185b4:	f009 ff80 	bl	80224b8 <strlen>
 80185b8:	4603      	mov	r3, r0
 80185ba:	b29b      	uxth	r3, r3
 80185bc:	6838      	ldr	r0, [r7, #0]
 80185be:	4619      	mov	r1, r3
 80185c0:	f04f 0200 	mov.w	r2, #0
 80185c4:	f7ff fb7a 	bl	8017cbc <Endpoint_Write_Stream_LE>
 80185c8:	4603      	mov	r3, r0
}
 80185ca:	4618      	mov	r0, r3
 80185cc:	f107 0708 	add.w	r7, r7, #8
 80185d0:	46bd      	mov	sp, r7
 80185d2:	bd80      	pop	{r7, pc}

080185d4 <CDC_Device_SendData>:

uint8_t CDC_Device_SendData(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
    const char* const Buffer,
    const uint16_t Length)
{
 80185d4:	b580      	push	{r7, lr}
 80185d6:	b084      	sub	sp, #16
 80185d8:	af00      	add	r7, sp, #0
 80185da:	60f8      	str	r0, [r7, #12]
 80185dc:	60b9      	str	r1, [r7, #8]
 80185de:	4613      	mov	r3, r2
 80185e0:	80fb      	strh	r3, [r7, #6]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80185e2:	f640 3399 	movw	r3, #2969	; 0xb99
 80185e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80185ea:	781b      	ldrb	r3, [r3, #0]
 80185ec:	b2db      	uxtb	r3, r3
 80185ee:	2b04      	cmp	r3, #4
 80185f0:	d103      	bne.n	80185fa <CDC_Device_SendData+0x26>
 80185f2:	68fb      	ldr	r3, [r7, #12]
 80185f4:	691b      	ldr	r3, [r3, #16]
 80185f6:	2b00      	cmp	r3, #0
 80185f8:	d102      	bne.n	8018600 <CDC_Device_SendData+0x2c>
    return ENDPOINT_RWSTREAM_DeviceDisconnected;
 80185fa:	f04f 0302 	mov.w	r3, #2
 80185fe:	e00e      	b.n	801861e <CDC_Device_SendData+0x4a>

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpointNumber, ENDPOINT_DIR_IN);
 8018600:	68fb      	ldr	r3, [r7, #12]
 8018602:	785b      	ldrb	r3, [r3, #1]
 8018604:	4618      	mov	r0, r3
 8018606:	f04f 0180 	mov.w	r1, #128	; 0x80
 801860a:	f7ff f969 	bl	80178e0 <Endpoint_SelectEndpoint>
  return Endpoint_Write_Stream_LE(Buffer, Length, NULL);
 801860e:	88fb      	ldrh	r3, [r7, #6]
 8018610:	68b8      	ldr	r0, [r7, #8]
 8018612:	4619      	mov	r1, r3
 8018614:	f04f 0200 	mov.w	r2, #0
 8018618:	f7ff fb50 	bl	8017cbc <Endpoint_Write_Stream_LE>
 801861c:	4603      	mov	r3, r0
}
 801861e:	4618      	mov	r0, r3
 8018620:	f107 0710 	add.w	r7, r7, #16
 8018624:	46bd      	mov	sp, r7
 8018626:	bd80      	pop	{r7, pc}

08018628 <CDC_Device_SendByte>:

uint8_t CDC_Device_SendByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
    const uint8_t Data)
{
 8018628:	b580      	push	{r7, lr}
 801862a:	b084      	sub	sp, #16
 801862c:	af00      	add	r7, sp, #0
 801862e:	6078      	str	r0, [r7, #4]
 8018630:	460b      	mov	r3, r1
 8018632:	70fb      	strb	r3, [r7, #3]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8018634:	f640 3399 	movw	r3, #2969	; 0xb99
 8018638:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801863c:	781b      	ldrb	r3, [r3, #0]
 801863e:	b2db      	uxtb	r3, r3
 8018640:	2b04      	cmp	r3, #4
 8018642:	d103      	bne.n	801864c <CDC_Device_SendByte+0x24>
 8018644:	687b      	ldr	r3, [r7, #4]
 8018646:	691b      	ldr	r3, [r3, #16]
 8018648:	2b00      	cmp	r3, #0
 801864a:	d102      	bne.n	8018652 <CDC_Device_SendByte+0x2a>
    return ENDPOINT_RWSTREAM_DeviceDisconnected;
 801864c:	f04f 0302 	mov.w	r3, #2
 8018650:	e01c      	b.n	801868c <CDC_Device_SendByte+0x64>

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpointNumber, ENDPOINT_DIR_IN);
 8018652:	687b      	ldr	r3, [r7, #4]
 8018654:	785b      	ldrb	r3, [r3, #1]
 8018656:	4618      	mov	r0, r3
 8018658:	f04f 0180 	mov.w	r1, #128	; 0x80
 801865c:	f7ff f940 	bl	80178e0 <Endpoint_SelectEndpoint>

  if (!(Endpoint_IsReadWriteAllowed()))
 8018660:	f7ff fc4a 	bl	8017ef8 <Endpoint_IsReadWriteAllowed>
 8018664:	4603      	mov	r3, r0
 8018666:	2b00      	cmp	r3, #0
 8018668:	d10a      	bne.n	8018680 <CDC_Device_SendByte+0x58>
  {
    Endpoint_ClearIN();
 801866a:	f7fe ff91 	bl	8017590 <Endpoint_ClearIN>

    uint8_t ErrorCode;

    if ((ErrorCode = Endpoint_WaitUntilReady()) != ENDPOINT_READYWAIT_NoError)
 801866e:	f7ff fca5 	bl	8017fbc <Endpoint_WaitUntilReady>
 8018672:	4603      	mov	r3, r0
 8018674:	73fb      	strb	r3, [r7, #15]
 8018676:	7bfb      	ldrb	r3, [r7, #15]
 8018678:	2b00      	cmp	r3, #0
 801867a:	d001      	beq.n	8018680 <CDC_Device_SendByte+0x58>
      return ErrorCode;
 801867c:	7bfb      	ldrb	r3, [r7, #15]
 801867e:	e005      	b.n	801868c <CDC_Device_SendByte+0x64>
  }

  Endpoint_Write_8(Data);
 8018680:	78fb      	ldrb	r3, [r7, #3]
 8018682:	4618      	mov	r0, r3
 8018684:	f7ff fca2 	bl	8017fcc <Endpoint_Write_8>
  return ENDPOINT_READYWAIT_NoError;
 8018688:	f04f 0300 	mov.w	r3, #0
}
 801868c:	4618      	mov	r0, r3
 801868e:	f107 0710 	add.w	r7, r7, #16
 8018692:	46bd      	mov	sp, r7
 8018694:	bd80      	pop	{r7, pc}
 8018696:	bf00      	nop

08018698 <CDC_Device_Flush>:

uint8_t CDC_Device_Flush(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8018698:	b580      	push	{r7, lr}
 801869a:	b084      	sub	sp, #16
 801869c:	af00      	add	r7, sp, #0
 801869e:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80186a0:	f640 3399 	movw	r3, #2969	; 0xb99
 80186a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80186a8:	781b      	ldrb	r3, [r3, #0]
 80186aa:	b2db      	uxtb	r3, r3
 80186ac:	2b04      	cmp	r3, #4
 80186ae:	d103      	bne.n	80186b8 <CDC_Device_Flush+0x20>
 80186b0:	687b      	ldr	r3, [r7, #4]
 80186b2:	691b      	ldr	r3, [r3, #16]
 80186b4:	2b00      	cmp	r3, #0
 80186b6:	d102      	bne.n	80186be <CDC_Device_Flush+0x26>
    return ENDPOINT_RWSTREAM_DeviceDisconnected;
 80186b8:	f04f 0302 	mov.w	r3, #2
 80186bc:	e029      	b.n	8018712 <CDC_Device_Flush+0x7a>

  uint8_t ErrorCode;

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpointNumber, ENDPOINT_DIR_IN);
 80186be:	687b      	ldr	r3, [r7, #4]
 80186c0:	785b      	ldrb	r3, [r3, #1]
 80186c2:	4618      	mov	r0, r3
 80186c4:	f04f 0180 	mov.w	r1, #128	; 0x80
 80186c8:	f7ff f90a 	bl	80178e0 <Endpoint_SelectEndpoint>

  if (!(Endpoint_BytesInEndpoint()))
 80186cc:	f7ff f93e 	bl	801794c <Endpoint_BytesInEndpoint>
 80186d0:	4603      	mov	r3, r0
 80186d2:	2b00      	cmp	r3, #0
 80186d4:	d102      	bne.n	80186dc <CDC_Device_Flush+0x44>
    return ENDPOINT_READYWAIT_NoError;
 80186d6:	f04f 0300 	mov.w	r3, #0
 80186da:	e01a      	b.n	8018712 <CDC_Device_Flush+0x7a>

  bool BankFull = !(Endpoint_IsReadWriteAllowed());
 80186dc:	f7ff fc0c 	bl	8017ef8 <Endpoint_IsReadWriteAllowed>
 80186e0:	4603      	mov	r3, r0
 80186e2:	2b00      	cmp	r3, #0
 80186e4:	bf14      	ite	ne
 80186e6:	2300      	movne	r3, #0
 80186e8:	2301      	moveq	r3, #1
 80186ea:	b2db      	uxtb	r3, r3
 80186ec:	73fb      	strb	r3, [r7, #15]

  Endpoint_ClearIN();
 80186ee:	f7fe ff4f 	bl	8017590 <Endpoint_ClearIN>

  if (BankFull)
 80186f2:	7bfb      	ldrb	r3, [r7, #15]
 80186f4:	2b00      	cmp	r3, #0
 80186f6:	d00a      	beq.n	801870e <CDC_Device_Flush+0x76>
  {
    if ((ErrorCode = Endpoint_WaitUntilReady()) != ENDPOINT_READYWAIT_NoError)
 80186f8:	f7ff fc60 	bl	8017fbc <Endpoint_WaitUntilReady>
 80186fc:	4603      	mov	r3, r0
 80186fe:	73bb      	strb	r3, [r7, #14]
 8018700:	7bbb      	ldrb	r3, [r7, #14]
 8018702:	2b00      	cmp	r3, #0
 8018704:	d001      	beq.n	801870a <CDC_Device_Flush+0x72>
      return ErrorCode;
 8018706:	7bbb      	ldrb	r3, [r7, #14]
 8018708:	e003      	b.n	8018712 <CDC_Device_Flush+0x7a>

    Endpoint_ClearIN();
 801870a:	f7fe ff41 	bl	8017590 <Endpoint_ClearIN>
  }

  return ENDPOINT_READYWAIT_NoError;
 801870e:	f04f 0300 	mov.w	r3, #0
}
 8018712:	4618      	mov	r0, r3
 8018714:	f107 0710 	add.w	r7, r7, #16
 8018718:	46bd      	mov	sp, r7
 801871a:	bd80      	pop	{r7, pc}

0801871c <CDC_Device_BytesReceived>:

uint16_t CDC_Device_BytesReceived(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 801871c:	b580      	push	{r7, lr}
 801871e:	b082      	sub	sp, #8
 8018720:	af00      	add	r7, sp, #0
 8018722:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8018724:	f640 3399 	movw	r3, #2969	; 0xb99
 8018728:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801872c:	781b      	ldrb	r3, [r3, #0]
 801872e:	b2db      	uxtb	r3, r3
 8018730:	2b04      	cmp	r3, #4
 8018732:	d103      	bne.n	801873c <CDC_Device_BytesReceived+0x20>
 8018734:	687b      	ldr	r3, [r7, #4]
 8018736:	691b      	ldr	r3, [r3, #16]
 8018738:	2b00      	cmp	r3, #0
 801873a:	d102      	bne.n	8018742 <CDC_Device_BytesReceived+0x26>
    return 0;
 801873c:	f04f 0300 	mov.w	r3, #0
 8018740:	e01b      	b.n	801877a <CDC_Device_BytesReceived+0x5e>

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpointNumber, ENDPOINT_DIR_OUT);
 8018742:	687b      	ldr	r3, [r7, #4]
 8018744:	795b      	ldrb	r3, [r3, #5]
 8018746:	4618      	mov	r0, r3
 8018748:	f04f 0100 	mov.w	r1, #0
 801874c:	f7ff f8c8 	bl	80178e0 <Endpoint_SelectEndpoint>

  if (Endpoint_IsOUTReceived())
 8018750:	f7ff f952 	bl	80179f8 <Endpoint_IsOUTReceived>
 8018754:	4603      	mov	r3, r0
 8018756:	2b00      	cmp	r3, #0
 8018758:	d00d      	beq.n	8018776 <CDC_Device_BytesReceived+0x5a>
  {
    if (!(Endpoint_BytesInEndpoint()))
 801875a:	f7ff f8f7 	bl	801794c <Endpoint_BytesInEndpoint>
 801875e:	4603      	mov	r3, r0
 8018760:	2b00      	cmp	r3, #0
 8018762:	d104      	bne.n	801876e <CDC_Device_BytesReceived+0x52>
    {
      Endpoint_ClearOUT();
 8018764:	f7fe fe60 	bl	8017428 <Endpoint_ClearOUT>
      return 0;
 8018768:	f04f 0300 	mov.w	r3, #0
 801876c:	e005      	b.n	801877a <CDC_Device_BytesReceived+0x5e>
    }
    else
    {
      return Endpoint_BytesInEndpoint();
 801876e:	f7ff f8ed 	bl	801794c <Endpoint_BytesInEndpoint>
 8018772:	4603      	mov	r3, r0
 8018774:	e001      	b.n	801877a <CDC_Device_BytesReceived+0x5e>
    }
  }
  else
  {
    return 0;
 8018776:	f04f 0300 	mov.w	r3, #0
  }
}
 801877a:	4618      	mov	r0, r3
 801877c:	f107 0708 	add.w	r7, r7, #8
 8018780:	46bd      	mov	sp, r7
 8018782:	bd80      	pop	{r7, pc}

08018784 <CDC_Device_ReceiveByte>:

int16_t CDC_Device_ReceiveByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8018784:	b580      	push	{r7, lr}
 8018786:	b084      	sub	sp, #16
 8018788:	af00      	add	r7, sp, #0
 801878a:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 801878c:	f640 3399 	movw	r3, #2969	; 0xb99
 8018790:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018794:	781b      	ldrb	r3, [r3, #0]
 8018796:	b2db      	uxtb	r3, r3
 8018798:	2b04      	cmp	r3, #4
 801879a:	d103      	bne.n	80187a4 <CDC_Device_ReceiveByte+0x20>
 801879c:	687b      	ldr	r3, [r7, #4]
 801879e:	691b      	ldr	r3, [r3, #16]
 80187a0:	2b00      	cmp	r3, #0
 80187a2:	d102      	bne.n	80187aa <CDC_Device_ReceiveByte+0x26>
    return -1;
 80187a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80187a8:	e01f      	b.n	80187ea <CDC_Device_ReceiveByte+0x66>

  int16_t ReceivedByte = -1;
 80187aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80187ae:	81fb      	strh	r3, [r7, #14]

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpointNumber, ENDPOINT_DIR_OUT);
 80187b0:	687b      	ldr	r3, [r7, #4]
 80187b2:	795b      	ldrb	r3, [r3, #5]
 80187b4:	4618      	mov	r0, r3
 80187b6:	f04f 0100 	mov.w	r1, #0
 80187ba:	f7ff f891 	bl	80178e0 <Endpoint_SelectEndpoint>

  if (Endpoint_IsOUTReceived())
 80187be:	f7ff f91b 	bl	80179f8 <Endpoint_IsOUTReceived>
 80187c2:	4603      	mov	r3, r0
 80187c4:	2b00      	cmp	r3, #0
 80187c6:	d00f      	beq.n	80187e8 <CDC_Device_ReceiveByte+0x64>
  {
    if (Endpoint_BytesInEndpoint())
 80187c8:	f7ff f8c0 	bl	801794c <Endpoint_BytesInEndpoint>
 80187cc:	4603      	mov	r3, r0
 80187ce:	2b00      	cmp	r3, #0
 80187d0:	d003      	beq.n	80187da <CDC_Device_ReceiveByte+0x56>
      ReceivedByte = Endpoint_Read_8();
 80187d2:	f7ff f951 	bl	8017a78 <Endpoint_Read_8>
 80187d6:	4603      	mov	r3, r0
 80187d8:	81fb      	strh	r3, [r7, #14]

    if (!(Endpoint_BytesInEndpoint()))
 80187da:	f7ff f8b7 	bl	801794c <Endpoint_BytesInEndpoint>
 80187de:	4603      	mov	r3, r0
 80187e0:	2b00      	cmp	r3, #0
 80187e2:	d101      	bne.n	80187e8 <CDC_Device_ReceiveByte+0x64>
      Endpoint_ClearOUT();
 80187e4:	f7fe fe20 	bl	8017428 <Endpoint_ClearOUT>
  }

  return ReceivedByte;
 80187e8:	89fb      	ldrh	r3, [r7, #14]
 80187ea:	b21b      	sxth	r3, r3
}
 80187ec:	4618      	mov	r0, r3
 80187ee:	f107 0710 	add.w	r7, r7, #16
 80187f2:	46bd      	mov	sp, r7
 80187f4:	bd80      	pop	{r7, pc}
 80187f6:	bf00      	nop

080187f8 <CDC_Device_SendControlLineStateChange>:

void CDC_Device_SendControlLineStateChange(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 80187f8:	b580      	push	{r7, lr}
 80187fa:	b084      	sub	sp, #16
 80187fc:	af00      	add	r7, sp, #0
 80187fe:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8018800:	f640 3399 	movw	r3, #2969	; 0xb99
 8018804:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018808:	781b      	ldrb	r3, [r3, #0]
 801880a:	b2db      	uxtb	r3, r3
 801880c:	2b04      	cmp	r3, #4
 801880e:	d128      	bne.n	8018862 <CDC_Device_SendControlLineStateChange+0x6a>
 8018810:	687b      	ldr	r3, [r7, #4]
 8018812:	691b      	ldr	r3, [r3, #16]
 8018814:	2b00      	cmp	r3, #0
 8018816:	d024      	beq.n	8018862 <CDC_Device_SendControlLineStateChange+0x6a>
    return;

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.NotificationEndpointNumber, ENDPOINT_DIR_IN);
 8018818:	687b      	ldr	r3, [r7, #4]
 801881a:	7a5b      	ldrb	r3, [r3, #9]
 801881c:	4618      	mov	r0, r3
 801881e:	f04f 0180 	mov.w	r1, #128	; 0x80
 8018822:	f7ff f85d 	bl	80178e0 <Endpoint_SelectEndpoint>

  USB_Request_Header_t Notification = (USB_Request_Header_t)
 8018826:	f647 62bc 	movw	r2, #32444	; 0x7ebc
 801882a:	f6c0 0202 	movt	r2, #2050	; 0x802
 801882e:	f107 0308 	add.w	r3, r7, #8
 8018832:	6810      	ldr	r0, [r2, #0]
 8018834:	6851      	ldr	r1, [r2, #4]
 8018836:	c303      	stmia	r3!, {r0, r1}
        .wValue        = 0,
        .wIndex        = 0,
        .wLength       = sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost),
        };

  Endpoint_Write_Stream_LE(&Notification, sizeof(USB_Request_Header_t), NULL);
 8018838:	f107 0308 	add.w	r3, r7, #8
 801883c:	4618      	mov	r0, r3
 801883e:	f04f 0108 	mov.w	r1, #8
 8018842:	f04f 0200 	mov.w	r2, #0
 8018846:	f7ff fa39 	bl	8017cbc <Endpoint_Write_Stream_LE>
  Endpoint_Write_Stream_LE(&CDCInterfaceInfo->State.ControlLineStates.DeviceToHost,
 801884a:	687b      	ldr	r3, [r7, #4]
 801884c:	f103 030f 	add.w	r3, r3, #15
 8018850:	4618      	mov	r0, r3
 8018852:	f04f 0101 	mov.w	r1, #1
 8018856:	f04f 0200 	mov.w	r2, #0
 801885a:	f7ff fa2f 	bl	8017cbc <Endpoint_Write_Stream_LE>
      sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost),
      NULL);
  Endpoint_ClearIN();
 801885e:	f7fe fe97 	bl	8017590 <Endpoint_ClearIN>
}
 8018862:	f107 0710 	add.w	r7, r7, #16
 8018866:	46bd      	mov	sp, r7
 8018868:	bd80      	pop	{r7, pc}
 801886a:	bf00      	nop

0801886c <CDC_Device_Event_Stub>:
  return ReceivedByte;
}
#endif

void CDC_Device_Event_Stub(void)
{
 801886c:	b480      	push	{r7}
 801886e:	af00      	add	r7, sp, #0

}
 8018870:	46bd      	mov	sp, r7
 8018872:	bc80      	pop	{r7}
 8018874:	4770      	bx	lr
 8018876:	bf00      	nop

08018878 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 8018878:	b480      	push	{r7}
 801887a:	b085      	sub	sp, #20
 801887c:	af00      	add	r7, sp, #0
 801887e:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8018880:	687b      	ldr	r3, [r7, #4]
 8018882:	681b      	ldr	r3, [r3, #0]
 8018884:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 8018886:	68fb      	ldr	r3, [r7, #12]
 8018888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801888a:	f023 0202 	bic.w	r2, r3, #2
 801888e:	68fb      	ldr	r3, [r7, #12]
 8018890:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 8018892:	68fb      	ldr	r3, [r7, #12]
 8018894:	68db      	ldr	r3, [r3, #12]
 8018896:	f043 0203 	orr.w	r2, r3, #3
 801889a:	68fb      	ldr	r3, [r7, #12]
 801889c:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 801889e:	68fb      	ldr	r3, [r7, #12]
 80188a0:	691b      	ldr	r3, [r3, #16]
 80188a2:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80188a6:	68fb      	ldr	r3, [r7, #12]
 80188a8:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 80188aa:	68fb      	ldr	r3, [r7, #12]
 80188ac:	691a      	ldr	r2, [r3, #16]
 80188ae:	687b      	ldr	r3, [r7, #4]
 80188b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80188b2:	ea4f 5383 	mov.w	r3, r3, lsl #22
 80188b6:	ea4f 5393 	mov.w	r3, r3, lsr #22
 80188ba:	431a      	orrs	r2, r3
 80188bc:	68fb      	ldr	r3, [r7, #12]
 80188be:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 80188c0:	68fb      	ldr	r3, [r7, #12]
 80188c2:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 80188c4:	687b      	ldr	r3, [r7, #4]
 80188c6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80188ca:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80188ce:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 80188d2:	687b      	ldr	r3, [r7, #4]
 80188d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80188d6:	ea4f 2383 	mov.w	r3, r3, lsl #10
 80188da:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 80188de:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 80188e0:	687b      	ldr	r3, [r7, #4]
 80188e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80188e4:	ea4f 4003 	mov.w	r0, r3, lsl #16
 80188e8:	f04f 0300 	mov.w	r3, #0
 80188ec:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80188f0:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 80188f2:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 80188f4:	431a      	orrs	r2, r3
 80188f6:	68fb      	ldr	r3, [r7, #12]
 80188f8:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 80188fa:	68fb      	ldr	r3, [r7, #12]
 80188fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80188fe:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 8018902:	68fb      	ldr	r3, [r7, #12]
 8018904:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8018906:	68fb      	ldr	r3, [r7, #12]
 8018908:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801890a:	687b      	ldr	r3, [r7, #4]
 801890c:	8b9b      	ldrh	r3, [r3, #28]
 801890e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8018912:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 8018916:	687b      	ldr	r3, [r7, #4]
 8018918:	8b9b      	ldrh	r3, [r3, #28]
 801891a:	ea4f 6303 	mov.w	r3, r3, lsl #24
 801891e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 8018922:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8018924:	431a      	orrs	r2, r3
 8018926:	68fb      	ldr	r3, [r7, #12]
 8018928:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 801892a:	68fb      	ldr	r3, [r7, #12]
 801892c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801892e:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8018932:	68fb      	ldr	r3, [r7, #12]
 8018934:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8018936:	68fb      	ldr	r3, [r7, #12]
 8018938:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 801893a:	687b      	ldr	r3, [r7, #4]
 801893c:	7d5b      	ldrb	r3, [r3, #21]
 801893e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8018942:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 8018946:	687b      	ldr	r3, [r7, #4]
 8018948:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 801894a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801894e:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 8018952:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8018954:	4313      	orrs	r3, r2
 8018956:	f043 0201 	orr.w	r2, r3, #1
 801895a:	68fb      	ldr	r3, [r7, #12]
 801895c:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 801895e:	687b      	ldr	r3, [r7, #4]
 8018960:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8018964:	2b00      	cmp	r3, #0
 8018966:	d005      	beq.n	8018974 <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 8018968:	68fb      	ldr	r3, [r7, #12]
 801896a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801896c:	f043 0220 	orr.w	r2, r3, #32
 8018970:	68fb      	ldr	r3, [r7, #12]
 8018972:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 8018974:	687b      	ldr	r3, [r7, #4]
 8018976:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 801897a:	2b00      	cmp	r3, #0
 801897c:	d005      	beq.n	801898a <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 801897e:	68fb      	ldr	r3, [r7, #12]
 8018980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8018982:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8018986:	68fb      	ldr	r3, [r7, #12]
 8018988:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 801898a:	687b      	ldr	r3, [r7, #4]
 801898c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8018990:	2b00      	cmp	r3, #0
 8018992:	d005      	beq.n	80189a0 <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 8018994:	68fb      	ldr	r3, [r7, #12]
 8018996:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8018998:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 801899c:	68fb      	ldr	r3, [r7, #12]
 801899e:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	7f9b      	ldrb	r3, [r3, #30]
 80189a4:	2b00      	cmp	r3, #0
 80189a6:	d00e      	beq.n	80189c6 <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 80189a8:	68fb      	ldr	r3, [r7, #12]
 80189aa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80189ae:	687b      	ldr	r3, [r7, #4]
 80189b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80189b4:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 80189b8:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 80189bc:	431a      	orrs	r2, r3
 80189be:	68fb      	ldr	r3, [r7, #12]
 80189c0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80189c4:	e005      	b.n	80189d2 <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 80189c6:	68fb      	ldr	r3, [r7, #12]
 80189c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80189ca:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80189ce:	68fb      	ldr	r3, [r7, #12]
 80189d0:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 80189d2:	687b      	ldr	r3, [r7, #4]
 80189d4:	7fdb      	ldrb	r3, [r3, #31]
 80189d6:	2b00      	cmp	r3, #0
 80189d8:	d00f      	beq.n	80189fa <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 80189da:	68fb      	ldr	r3, [r7, #12]
 80189dc:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80189e0:	687b      	ldr	r3, [r7, #4]
 80189e2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80189e6:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 80189ea:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 80189ee:	4313      	orrs	r3, r2
 80189f0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80189f4:	68fb      	ldr	r3, [r7, #12]
 80189f6:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80189fa:	68fb      	ldr	r3, [r7, #12]
 80189fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 80189fe:	687b      	ldr	r3, [r7, #4]
 8018a00:	7d9b      	ldrb	r3, [r3, #22]
 8018a02:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8018a06:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8018a0a:	4313      	orrs	r3, r2
 8018a0c:	f043 0202 	orr.w	r2, r3, #2
 8018a10:	68fb      	ldr	r3, [r7, #12]
 8018a12:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 8018a14:	f107 0714 	add.w	r7, r7, #20
 8018a18:	46bd      	mov	sp, r7
 8018a1a:	bc80      	pop	{r7}
 8018a1c:	4770      	bx	lr
 8018a1e:	bf00      	nop

08018a20 <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 8018a20:	b480      	push	{r7}
 8018a22:	b085      	sub	sp, #20
 8018a24:	af00      	add	r7, sp, #0
 8018a26:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8018a28:	687b      	ldr	r3, [r7, #4]
 8018a2a:	685b      	ldr	r3, [r3, #4]
 8018a2c:	687a      	ldr	r2, [r7, #4]
 8018a2e:	6852      	ldr	r2, [r2, #4]
 8018a30:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 8018a32:	687a      	ldr	r2, [r7, #4]
 8018a34:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8018a36:	f04f 0001 	mov.w	r0, #1
 8018a3a:	fa00 f202 	lsl.w	r2, r0, r2
 8018a3e:	430a      	orrs	r2, r1
 8018a40:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 8018a42:	687b      	ldr	r3, [r7, #4]
 8018a44:	7a1b      	ldrb	r3, [r3, #8]
 8018a46:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 8018a48:	68fb      	ldr	r3, [r7, #12]
 8018a4a:	2b03      	cmp	r3, #3
 8018a4c:	d810      	bhi.n	8018a70 <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8018a4e:	687b      	ldr	r3, [r7, #4]
 8018a50:	685b      	ldr	r3, [r3, #4]
 8018a52:	687a      	ldr	r2, [r7, #4]
 8018a54:	6852      	ldr	r2, [r2, #4]
 8018a56:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8018a58:	68fa      	ldr	r2, [r7, #12]
 8018a5a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8018a5e:	f102 0203 	add.w	r2, r2, #3
 8018a62:	f04f 0018 	mov.w	r0, #24
 8018a66:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8018a6a:	430a      	orrs	r2, r1
 8018a6c:	611a      	str	r2, [r3, #16]
 8018a6e:	e04f      	b.n	8018b10 <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 8018a70:	68fb      	ldr	r3, [r7, #12]
 8018a72:	2b03      	cmp	r3, #3
 8018a74:	d917      	bls.n	8018aa6 <UART001_lConfigTXPin+0x86>
 8018a76:	68fb      	ldr	r3, [r7, #12]
 8018a78:	2b07      	cmp	r3, #7
 8018a7a:	d814      	bhi.n	8018aa6 <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 8018a7c:	68fb      	ldr	r3, [r7, #12]
 8018a7e:	f1a3 0304 	sub.w	r3, r3, #4
 8018a82:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8018a84:	687b      	ldr	r3, [r7, #4]
 8018a86:	685b      	ldr	r3, [r3, #4]
 8018a88:	687a      	ldr	r2, [r7, #4]
 8018a8a:	6852      	ldr	r2, [r2, #4]
 8018a8c:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8018a8e:	68fa      	ldr	r2, [r7, #12]
 8018a90:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8018a94:	f102 0203 	add.w	r2, r2, #3
 8018a98:	f04f 0018 	mov.w	r0, #24
 8018a9c:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8018aa0:	430a      	orrs	r2, r1
 8018aa2:	615a      	str	r2, [r3, #20]
 8018aa4:	e034      	b.n	8018b10 <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 8018aa6:	68fb      	ldr	r3, [r7, #12]
 8018aa8:	2b07      	cmp	r3, #7
 8018aaa:	d917      	bls.n	8018adc <UART001_lConfigTXPin+0xbc>
 8018aac:	68fb      	ldr	r3, [r7, #12]
 8018aae:	2b0b      	cmp	r3, #11
 8018ab0:	d814      	bhi.n	8018adc <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 8018ab2:	68fb      	ldr	r3, [r7, #12]
 8018ab4:	f1a3 0308 	sub.w	r3, r3, #8
 8018ab8:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8018aba:	687b      	ldr	r3, [r7, #4]
 8018abc:	685b      	ldr	r3, [r3, #4]
 8018abe:	687a      	ldr	r2, [r7, #4]
 8018ac0:	6852      	ldr	r2, [r2, #4]
 8018ac2:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8018ac4:	68fa      	ldr	r2, [r7, #12]
 8018ac6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8018aca:	f102 0203 	add.w	r2, r2, #3
 8018ace:	f04f 0018 	mov.w	r0, #24
 8018ad2:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8018ad6:	430a      	orrs	r2, r1
 8018ad8:	619a      	str	r2, [r3, #24]
 8018ada:	e019      	b.n	8018b10 <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 8018adc:	68fb      	ldr	r3, [r7, #12]
 8018ade:	2b0b      	cmp	r3, #11
 8018ae0:	d916      	bls.n	8018b10 <UART001_lConfigTXPin+0xf0>
 8018ae2:	68fb      	ldr	r3, [r7, #12]
 8018ae4:	2b0f      	cmp	r3, #15
 8018ae6:	d813      	bhi.n	8018b10 <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 8018ae8:	68fb      	ldr	r3, [r7, #12]
 8018aea:	f1a3 030c 	sub.w	r3, r3, #12
 8018aee:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8018af0:	687b      	ldr	r3, [r7, #4]
 8018af2:	685b      	ldr	r3, [r3, #4]
 8018af4:	687a      	ldr	r2, [r7, #4]
 8018af6:	6852      	ldr	r2, [r2, #4]
 8018af8:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8018afa:	68fa      	ldr	r2, [r7, #12]
 8018afc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8018b00:	f102 0203 	add.w	r2, r2, #3
 8018b04:	f04f 0018 	mov.w	r0, #24
 8018b08:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8018b0c:	430a      	orrs	r2, r1
 8018b0e:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 8018b10:	f107 0714 	add.w	r7, r7, #20
 8018b14:	46bd      	mov	sp, r7
 8018b16:	bc80      	pop	{r7}
 8018b18:	4770      	bx	lr
 8018b1a:	bf00      	nop

08018b1c <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 8018b1c:	b480      	push	{r7}
 8018b1e:	b085      	sub	sp, #20
 8018b20:	af00      	add	r7, sp, #0
 8018b22:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 8018b24:	edd7 7a01 	vldr	s15, [r7, #4]
 8018b28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8018b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018b30:	d506      	bpl.n	8018b40 <UART001_labsRealType+0x24>
		return_value = -Number;
 8018b32:	edd7 7a01 	vldr	s15, [r7, #4]
 8018b36:	eef1 7a67 	vneg.f32	s15, s15
 8018b3a:	edc7 7a03 	vstr	s15, [r7, #12]
 8018b3e:	e001      	b.n	8018b44 <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 8018b40:	687b      	ldr	r3, [r7, #4]
 8018b42:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 8018b44:	68fb      	ldr	r3, [r7, #12]
}
 8018b46:	4618      	mov	r0, r3
 8018b48:	f107 0714 	add.w	r7, r7, #20
 8018b4c:	46bd      	mov	sp, r7
 8018b4e:	bc80      	pop	{r7}
 8018b50:	4770      	bx	lr
 8018b52:	bf00      	nop

08018b54 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 8018b54:	b580      	push	{r7, lr}
 8018b56:	ed2d 8b02 	vpush	{d8}
 8018b5a:	b0ae      	sub	sp, #184	; 0xb8
 8018b5c:	af00      	add	r7, sp, #0
 8018b5e:	60f8      	str	r0, [r7, #12]
 8018b60:	60b9      	str	r1, [r7, #8]
 8018b62:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 8018b64:	f04f 0300 	mov.w	r3, #0
 8018b68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 8018b6c:	f04f 0300 	mov.w	r3, #0
 8018b70:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 8018b74:	68fb      	ldr	r3, [r7, #12]
 8018b76:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 8018b7a:	f04f 0300 	mov.w	r3, #0
 8018b7e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 8018b82:	f04f 0300 	mov.w	r3, #0
 8018b86:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 8018b8a:	f04f 0300 	mov.w	r3, #0
 8018b8e:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 8018b90:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 8018b94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 8018b98:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8018b9c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8018ba0:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8018ba4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018ba8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8018bac:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 8018bb0:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8018bb4:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8018bb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8018bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018bc0:	dd12      	ble.n	8018be8 <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 8018bc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018bc6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 8018bca:	f04f 0301 	mov.w	r3, #1
 8018bce:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 8018bd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8018bd6:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 8018bd8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8018bdc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 8018be0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8018be2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8018be6:	e007      	b.n	8018bf8 <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 8018be8:	f04f 0300 	mov.w	r3, #0
 8018bec:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 8018bf0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018bf4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 8018bf8:	f04f 0300 	mov.w	r3, #0
 8018bfc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 8018c00:	f04f 0300 	mov.w	r3, #0
 8018c04:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 8018c08:	f04f 0300 	mov.w	r3, #0
 8018c0c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 8018c10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8018c14:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 8018c16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8018c1a:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 8018c1c:	f04f 0301 	mov.w	r3, #1
 8018c20:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 8018c22:	f04f 0300 	mov.w	r3, #0
 8018c26:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 8018c28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8018c2c:	f103 0301 	add.w	r3, r3, #1
 8018c30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 8018c34:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8018c38:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 8018c3a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018c3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 8018c42:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8018c46:	f003 0303 	and.w	r3, r3, #3
 8018c4a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 8018c4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8018c52:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018c56:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018c5a:	18cb      	adds	r3, r1, r3
 8018c5c:	f853 2c58 	ldr.w	r2, [r3, #-88]
 8018c60:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018c64:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018c68:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018c6c:	18cb      	adds	r3, r1, r3
 8018c6e:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 8018c72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8018c76:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018c7a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8018c7e:	18d3      	adds	r3, r2, r3
 8018c80:	f853 2c78 	ldr.w	r2, [r3, #-120]
 8018c84:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018c88:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018c8c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018c90:	18cb      	adds	r3, r1, r3
 8018c92:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 8018c96:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018c9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018c9e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8018ca2:	18d3      	adds	r3, r2, r3
 8018ca4:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8018ca8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018cac:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018cb0:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018cb4:	18cb      	adds	r3, r1, r3
 8018cb6:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8018cba:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 8018cbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018cc2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018cc6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018cca:	18cb      	adds	r3, r1, r3
 8018ccc:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 8018cd0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018cd4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018cd8:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8018cdc:	18d3      	adds	r3, r2, r3
 8018cde:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8018ce2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018ce6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018cea:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018cee:	18cb      	adds	r3, r1, r3
 8018cf0:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8018cf4:	fbb2 f1f3 	udiv	r1, r2, r3
 8018cf8:	fb03 f301 	mul.w	r3, r3, r1
 8018cfc:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 8018cfe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018d02:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018d06:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018d0a:	18cb      	adds	r3, r1, r3
 8018d0c:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 8018d10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8018d14:	2b01      	cmp	r3, #1
 8018d16:	d105      	bne.n	8018d24 <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 8018d18:	697b      	ldr	r3, [r7, #20]
 8018d1a:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 8018d1c:	f04f 0301 	mov.w	r3, #1
 8018d20:	627b      	str	r3, [r7, #36]	; 0x24
 8018d22:	e04b      	b.n	8018dbc <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8018d24:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018d28:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018d2c:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8018d30:	18d3      	adds	r3, r2, r3
 8018d32:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8018d36:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8018d3a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018d3e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018d42:	18cb      	adds	r3, r1, r3
 8018d44:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8018d48:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 8018d4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8018d4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018d52:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018d56:	18cb      	adds	r3, r1, r3
 8018d58:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8018d5c:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 8018d5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018d62:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018d66:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018d6a:	18cb      	adds	r3, r1, r3
 8018d6c:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8018d70:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018d74:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018d78:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8018d7c:	18d3      	adds	r3, r2, r3
 8018d7e:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8018d82:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8018d86:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018d8a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018d8e:	18cb      	adds	r3, r1, r3
 8018d90:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8018d94:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 8018d98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8018d9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018d9e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018da2:	18cb      	adds	r3, r1, r3
 8018da4:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8018da8:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 8018daa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018dae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018db2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018db6:	18cb      	adds	r3, r1, r3
 8018db8:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 8018dbc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018dc0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018dc4:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8018dc8:	18d3      	adds	r3, r2, r3
 8018dca:	f853 2c98 	ldr.w	r2, [r3, #-152]
 8018dce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8018dd2:	429a      	cmp	r2, r3
 8018dd4:	f240 80df 	bls.w	8018f96 <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 8018dd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8018ddc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018de0:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018de4:	18cb      	adds	r3, r1, r3
 8018de6:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8018dea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 8018dee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8018df2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018df6:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8018dfa:	18d3      	adds	r3, r2, r3
 8018dfc:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8018e00:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 8018e04:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8018e06:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018e0a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018e0e:	18cb      	adds	r3, r1, r3
 8018e10:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8018e14:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8018e18:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 8018e1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8018e1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018e22:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018e26:	18cb      	adds	r3, r1, r3
 8018e28:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 8018e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8018e30:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8018e32:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018e36:	f103 33ff 	add.w	r3, r3, #4294967295
 8018e3a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018e3e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8018e42:	18d3      	adds	r3, r2, r3
 8018e44:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8018e48:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8018e4a:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 8018e4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018e52:	f1a3 0302 	sub.w	r3, r3, #2
 8018e56:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018e5a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018e5e:	18cb      	adds	r3, r1, r3
 8018e60:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8018e64:	18d3      	adds	r3, r2, r3
 8018e66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8018e6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018e6e:	f103 33ff 	add.w	r3, r3, #4294967295
 8018e72:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018e76:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8018e7a:	18d3      	adds	r3, r2, r3
 8018e7c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8018e80:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8018e82:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 8018e86:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8018e88:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018e8c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018e90:	18cb      	adds	r3, r1, r3
 8018e92:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8018e96:	18d3      	adds	r3, r2, r3
 8018e98:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 8018e9c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8018ea0:	2b00      	cmp	r3, #0
 8018ea2:	d013      	beq.n	8018ecc <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 8018ea4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8018ea8:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 8018eaa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8018eae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 8018eb2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8018eb4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 8018eb8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8018ebc:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 8018ebe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8018ec2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 8018ec6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8018ec8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 8018ecc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8018ed0:	2b00      	cmp	r3, #0
 8018ed2:	d003      	beq.n	8018edc <UART001_lConfigureBaudRate+0x388>
 8018ed4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8018ed8:	2b00      	cmp	r3, #0
 8018eda:	d108      	bne.n	8018eee <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 8018edc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8018ee0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 8018ee4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8018ee8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8018eec:	e04e      	b.n	8018f8c <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 8018eee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8018ef2:	2b00      	cmp	r3, #0
 8018ef4:	d003      	beq.n	8018efe <UART001_lConfigureBaudRate+0x3aa>
 8018ef6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8018efa:	2b00      	cmp	r3, #0
 8018efc:	d108      	bne.n	8018f10 <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 8018efe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8018f02:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 8018f06:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8018f0a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8018f0e:	e03d      	b.n	8018f8c <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 8018f10:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8018f14:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8018f18:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8018f1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018f20:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8018f24:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8018f28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8018f2c:	ee17 0a90 	vmov	r0, s15
 8018f30:	f7ff fdf4 	bl	8018b1c <UART001_labsRealType>
 8018f34:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 8018f38:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8018f3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8018f40:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8018f44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018f48:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 8018f4c:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8018f50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8018f54:	ee17 0a90 	vmov	r0, s15
 8018f58:	f7ff fde0 	bl	8018b1c <UART001_labsRealType>
 8018f5c:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8018f60:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8018f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018f68:	dd08      	ble.n	8018f7c <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 8018f6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8018f6e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 8018f72:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8018f76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8018f7a:	e007      	b.n	8018f8c <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 8018f7c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8018f80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 8018f84:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8018f88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 8018f8c:	f04f 0305 	mov.w	r3, #5
 8018f90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8018f94:	e032      	b.n	8018ffc <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 8018f96:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018f9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018f9e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8018fa2:	18d3      	adds	r3, r2, r3
 8018fa4:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8018fa8:	2b00      	cmp	r3, #0
 8018faa:	d127      	bne.n	8018ffc <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 8018fac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018fb0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018fb4:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8018fb8:	18cb      	adds	r3, r1, r3
 8018fba:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8018fbe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 8018fc2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8018fc6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018fca:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8018fce:	18d3      	adds	r3, r2, r3
 8018fd0:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8018fd4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 8018fd8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8018fdc:	2b00      	cmp	r3, #0
 8018fde:	d009      	beq.n	8018ff4 <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 8018fe0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8018fe4:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 8018fe6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8018fea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 8018fee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8018ff0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 8018ff4:	f04f 0305 	mov.w	r3, #5
 8018ff8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 8018ffc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8019000:	2b05      	cmp	r3, #5
 8019002:	f47f ae11 	bne.w	8018c28 <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 8019006:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 801900a:	f240 33ff 	movw	r3, #1023	; 0x3ff
 801900e:	429a      	cmp	r2, r3
 8019010:	d903      	bls.n	801901a <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 8019012:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8019016:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 801901a:	687b      	ldr	r3, [r7, #4]
 801901c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8019020:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 8019022:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8019026:	f103 32ff 	add.w	r2, r3, #4294967295
 801902a:	68bb      	ldr	r3, [r7, #8]
 801902c:	601a      	str	r2, [r3, #0]
}
 801902e:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 8019032:	46bd      	mov	sp, r7
 8019034:	ecbd 8b02 	vpop	{d8}
 8019038:	bd80      	pop	{r7, pc}
 801903a:	bf00      	nop

0801903c <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 801903c:	b580      	push	{r7, lr}
 801903e:	b082      	sub	sp, #8
 8019040:	af00      	add	r7, sp, #0
   #if ((__TARGET_DEVICE__ == XMC45) || \
	    (__TARGET_DEVICE__ == XMC44) || \
	    (__TARGET_DEVICE__ == XMC42))
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
 8019042:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8019046:	f001 fdb7 	bl	801abb8 <RESET001_DeassertReset>
   #endif
   #if defined(UART001_PER1_USIC1_ENABLED)
	  RESET001_DeassertReset(PER1_USIC1); 
 801904a:	f04f 0080 	mov.w	r0, #128	; 0x80
 801904e:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8019052:	f001 fdb1 	bl	801abb8 <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8019056:	f04f 0300 	mov.w	r3, #0
 801905a:	607b      	str	r3, [r7, #4]
 801905c:	e021      	b.n	80190a2 <UART001_Init+0x66>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 801905e:	f240 1378 	movw	r3, #376	; 0x178
 8019062:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019066:	687a      	ldr	r2, [r7, #4]
 8019068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801906c:	7d1b      	ldrb	r3, [r3, #20]
 801906e:	2b01      	cmp	r3, #1
 8019070:	d109      	bne.n	8019086 <UART001_Init+0x4a>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 8019072:	f240 1378 	movw	r3, #376	; 0x178
 8019076:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801907a:	687a      	ldr	r2, [r7, #4]
 801907c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019080:	4618      	mov	r0, r3
 8019082:	f7ff fccd 	bl	8018a20 <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 8019086:	f240 1378 	movw	r3, #376	; 0x178
 801908a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801908e:	687a      	ldr	r2, [r7, #4]
 8019090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019094:	4618      	mov	r0, r3
 8019096:	f7ff fbef 	bl	8018878 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 801909a:	687b      	ldr	r3, [r7, #4]
 801909c:	f103 0301 	add.w	r3, r3, #1
 80190a0:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 80190a2:	687b      	ldr	r3, [r7, #4]
 80190a4:	2b02      	cmp	r3, #2
 80190a6:	d9da      	bls.n	801905e <UART001_Init+0x22>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 80190a8:	f107 0708 	add.w	r7, r7, #8
 80190ac:	46bd      	mov	sp, r7
 80190ae:	bd80      	pop	{r7, pc}

080190b0 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 80190b0:	b480      	push	{r7}
 80190b2:	b083      	sub	sp, #12
 80190b4:	af00      	add	r7, sp, #0
 80190b6:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 80190b8:	f107 070c 	add.w	r7, r7, #12
 80190bc:	46bd      	mov	sp, r7
 80190be:	bc80      	pop	{r7}
 80190c0:	4770      	bx	lr
 80190c2:	bf00      	nop

080190c4 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 80190c4:	b580      	push	{r7, lr}
 80190c6:	b08a      	sub	sp, #40	; 0x28
 80190c8:	af00      	add	r7, sp, #0
 80190ca:	60f8      	str	r0, [r7, #12]
 80190cc:	60b9      	str	r1, [r7, #8]
 80190ce:	71fa      	strb	r2, [r7, #7]
 80190d0:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 80190d2:	f04f 0300 	mov.w	r3, #0
 80190d6:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 80190d8:	f04f 0300 	mov.w	r3, #0
 80190dc:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 80190de:	68fb      	ldr	r3, [r7, #12]
 80190e0:	681b      	ldr	r3, [r3, #0]
 80190e2:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 80190e4:	f04f 0305 	mov.w	r3, #5
 80190e8:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 80190ea:	6a3b      	ldr	r3, [r7, #32]
 80190ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 80190ee:	f003 0301 	and.w	r3, r3, #1
 80190f2:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 80190f4:	6a3b      	ldr	r3, [r7, #32]
 80190f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80190f8:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 80190fc:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8019100:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8019102:	69fa      	ldr	r2, [r7, #28]
 8019104:	69bb      	ldr	r3, [r7, #24]
 8019106:	4013      	ands	r3, r2
 8019108:	2b01      	cmp	r3, #1
 801910a:	d15b      	bne.n	80191c4 <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 801910c:	6a3b      	ldr	r3, [r7, #32]
 801910e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8019110:	f023 0202 	bic.w	r2, r3, #2
 8019114:	6a3b      	ldr	r3, [r7, #32]
 8019116:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 8019118:	f107 0214 	add.w	r2, r7, #20
 801911c:	f107 0310 	add.w	r3, r7, #16
 8019120:	68b8      	ldr	r0, [r7, #8]
 8019122:	4611      	mov	r1, r2
 8019124:	461a      	mov	r2, r3
 8019126:	f7ff fd15 	bl	8018b54 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 801912a:	6a3b      	ldr	r3, [r7, #32]
 801912c:	691b      	ldr	r3, [r3, #16]
 801912e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8019132:	f023 0303 	bic.w	r3, r3, #3
 8019136:	6a3a      	ldr	r2, [r7, #32]
 8019138:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 801913a:	6a3b      	ldr	r3, [r7, #32]
 801913c:	691a      	ldr	r2, [r3, #16]
 801913e:	693b      	ldr	r3, [r7, #16]
 8019140:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8019144:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8019148:	431a      	orrs	r2, r3
 801914a:	6a3b      	ldr	r3, [r7, #32]
 801914c:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 801914e:	6a3b      	ldr	r3, [r7, #32]
 8019150:	695b      	ldr	r3, [r3, #20]
 8019152:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8019156:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 801915a:	6a3a      	ldr	r2, [r7, #32]
 801915c:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 801915e:	6a3b      	ldr	r3, [r7, #32]
 8019160:	695a      	ldr	r2, [r3, #20]
 8019162:	697b      	ldr	r3, [r7, #20]
 8019164:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 8019168:	f04f 0300 	mov.w	r3, #0
 801916c:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8019170:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8019172:	431a      	orrs	r2, r3
 8019174:	6a3b      	ldr	r3, [r7, #32]
 8019176:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 8019178:	6a3b      	ldr	r3, [r7, #32]
 801917a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801917c:	f023 0202 	bic.w	r2, r3, #2
 8019180:	6a3b      	ldr	r3, [r7, #32]
 8019182:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 8019184:	6a3b      	ldr	r3, [r7, #32]
 8019186:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8019188:	79bb      	ldrb	r3, [r7, #6]
 801918a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801918e:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 8019192:	431a      	orrs	r2, r3
 8019194:	6a3b      	ldr	r3, [r7, #32]
 8019196:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 8019198:	6a3b      	ldr	r3, [r7, #32]
 801919a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801919c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80191a0:	6a3b      	ldr	r3, [r7, #32]
 80191a2:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80191a4:	6a3b      	ldr	r3, [r7, #32]
 80191a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 80191a8:	79fb      	ldrb	r3, [r7, #7]
 80191aa:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80191ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80191b2:	4313      	orrs	r3, r2
 80191b4:	f043 0202 	orr.w	r2, r3, #2
 80191b8:	6a3b      	ldr	r3, [r7, #32]
 80191ba:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 80191bc:	f04f 0300 	mov.w	r3, #0
 80191c0:	627b      	str	r3, [r7, #36]	; 0x24
 80191c2:	e002      	b.n	80191ca <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 80191c4:	f04f 0303 	mov.w	r3, #3
 80191c8:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 80191ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80191cc:	4618      	mov	r0, r3
 80191ce:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80191d2:	46bd      	mov	sp, r7
 80191d4:	bd80      	pop	{r7, pc}
 80191d6:	bf00      	nop

080191d8 <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 80191d8:	b480      	push	{r7}
 80191da:	b087      	sub	sp, #28
 80191dc:	af00      	add	r7, sp, #0
 80191de:	60f8      	str	r0, [r7, #12]
 80191e0:	60b9      	str	r1, [r7, #8]
 80191e2:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 80191e4:	f04f 0300 	mov.w	r3, #0
 80191e8:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 80191ea:	68fb      	ldr	r3, [r7, #12]
 80191ec:	681b      	ldr	r3, [r3, #0]
 80191ee:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 80191f0:	68fb      	ldr	r3, [r7, #12]
 80191f2:	7fdb      	ldrb	r3, [r3, #31]
 80191f4:	2b00      	cmp	r3, #0
 80191f6:	d01f      	beq.n	8019238 <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 80191f8:	e011      	b.n	801921e <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 80191fa:	693b      	ldr	r3, [r7, #16]
 80191fc:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8019200:	b29a      	uxth	r2, r3
 8019202:	68bb      	ldr	r3, [r7, #8]
 8019204:	801a      	strh	r2, [r3, #0]
		Count--;
 8019206:	687b      	ldr	r3, [r7, #4]
 8019208:	f103 33ff 	add.w	r3, r3, #4294967295
 801920c:	607b      	str	r3, [r7, #4]
		ReadCount++;
 801920e:	697b      	ldr	r3, [r7, #20]
 8019210:	f103 0301 	add.w	r3, r3, #1
 8019214:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8019216:	68bb      	ldr	r3, [r7, #8]
 8019218:	f103 0302 	add.w	r3, r3, #2
 801921c:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 801921e:	693b      	ldr	r3, [r7, #16]
 8019220:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8019224:	f003 0308 	and.w	r3, r3, #8
 8019228:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801922c:	2b00      	cmp	r3, #0
 801922e:	d10c      	bne.n	801924a <UART001_ReadDataMultiple+0x72>
 8019230:	687b      	ldr	r3, [r7, #4]
 8019232:	2b00      	cmp	r3, #0
 8019234:	d1e1      	bne.n	80191fa <UART001_ReadDataMultiple+0x22>
 8019236:	e008      	b.n	801924a <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 8019238:	693b      	ldr	r3, [r7, #16]
 801923a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801923c:	b29a      	uxth	r2, r3
 801923e:	68bb      	ldr	r3, [r7, #8]
 8019240:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 8019242:	697b      	ldr	r3, [r7, #20]
 8019244:	f103 0301 	add.w	r3, r3, #1
 8019248:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 801924a:	697b      	ldr	r3, [r7, #20]
}
 801924c:	4618      	mov	r0, r3
 801924e:	f107 071c 	add.w	r7, r7, #28
 8019252:	46bd      	mov	sp, r7
 8019254:	bc80      	pop	{r7}
 8019256:	4770      	bx	lr

08019258 <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 8019258:	b480      	push	{r7}
 801925a:	b087      	sub	sp, #28
 801925c:	af00      	add	r7, sp, #0
 801925e:	60f8      	str	r0, [r7, #12]
 8019260:	60b9      	str	r1, [r7, #8]
 8019262:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8019264:	f04f 0300 	mov.w	r3, #0
 8019268:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 801926a:	68fb      	ldr	r3, [r7, #12]
 801926c:	681b      	ldr	r3, [r3, #0]
 801926e:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8019270:	68fb      	ldr	r3, [r7, #12]
 8019272:	7fdb      	ldrb	r3, [r3, #31]
 8019274:	2b00      	cmp	r3, #0
 8019276:	d01f      	beq.n	80192b8 <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8019278:	e011      	b.n	801929e <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 801927a:	693b      	ldr	r3, [r7, #16]
 801927c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8019280:	b2da      	uxtb	r2, r3
 8019282:	68bb      	ldr	r3, [r7, #8]
 8019284:	701a      	strb	r2, [r3, #0]
		Count--;
 8019286:	687b      	ldr	r3, [r7, #4]
 8019288:	f103 33ff 	add.w	r3, r3, #4294967295
 801928c:	607b      	str	r3, [r7, #4]
		ReadCount++;
 801928e:	697b      	ldr	r3, [r7, #20]
 8019290:	f103 0301 	add.w	r3, r3, #1
 8019294:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8019296:	68bb      	ldr	r3, [r7, #8]
 8019298:	f103 0301 	add.w	r3, r3, #1
 801929c:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 801929e:	693b      	ldr	r3, [r7, #16]
 80192a0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80192a4:	f003 0308 	and.w	r3, r3, #8
 80192a8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80192ac:	2b00      	cmp	r3, #0
 80192ae:	d10c      	bne.n	80192ca <UART001_ReadDataBytes+0x72>
 80192b0:	687b      	ldr	r3, [r7, #4]
 80192b2:	2b00      	cmp	r3, #0
 80192b4:	d1e1      	bne.n	801927a <UART001_ReadDataBytes+0x22>
 80192b6:	e008      	b.n	80192ca <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 80192b8:	693b      	ldr	r3, [r7, #16]
 80192ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80192bc:	b2da      	uxtb	r2, r3
 80192be:	68bb      	ldr	r3, [r7, #8]
 80192c0:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 80192c2:	697b      	ldr	r3, [r7, #20]
 80192c4:	f103 0301 	add.w	r3, r3, #1
 80192c8:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 80192ca:	697b      	ldr	r3, [r7, #20]
}
 80192cc:	4618      	mov	r0, r3
 80192ce:	f107 071c 	add.w	r7, r7, #28
 80192d2:	46bd      	mov	sp, r7
 80192d4:	bc80      	pop	{r7}
 80192d6:	4770      	bx	lr

080192d8 <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 80192d8:	b480      	push	{r7}
 80192da:	b087      	sub	sp, #28
 80192dc:	af00      	add	r7, sp, #0
 80192de:	60f8      	str	r0, [r7, #12]
 80192e0:	60b9      	str	r1, [r7, #8]
 80192e2:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 80192e4:	f04f 0300 	mov.w	r3, #0
 80192e8:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 80192ea:	68fb      	ldr	r3, [r7, #12]
 80192ec:	681b      	ldr	r3, [r3, #0]
 80192ee:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 80192f0:	68fb      	ldr	r3, [r7, #12]
 80192f2:	7f9b      	ldrb	r3, [r3, #30]
 80192f4:	2b00      	cmp	r3, #0
 80192f6:	d01f      	beq.n	8019338 <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 80192f8:	e011      	b.n	801931e <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 80192fa:	68bb      	ldr	r3, [r7, #8]
 80192fc:	881b      	ldrh	r3, [r3, #0]
 80192fe:	461a      	mov	r2, r3
 8019300:	693b      	ldr	r3, [r7, #16]
 8019302:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8019306:	687b      	ldr	r3, [r7, #4]
 8019308:	f103 33ff 	add.w	r3, r3, #4294967295
 801930c:	607b      	str	r3, [r7, #4]
		WriteCount++;
 801930e:	697b      	ldr	r3, [r7, #20]
 8019310:	f103 0301 	add.w	r3, r3, #1
 8019314:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8019316:	68bb      	ldr	r3, [r7, #8]
 8019318:	f103 0302 	add.w	r3, r3, #2
 801931c:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 801931e:	693b      	ldr	r3, [r7, #16]
 8019320:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8019324:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8019328:	ea4f 3313 	mov.w	r3, r3, lsr #12
 801932c:	2b00      	cmp	r3, #0
 801932e:	d113      	bne.n	8019358 <UART001_WriteDataMultiple+0x80>
 8019330:	687b      	ldr	r3, [r7, #4]
 8019332:	2b00      	cmp	r3, #0
 8019334:	d1e1      	bne.n	80192fa <UART001_WriteDataMultiple+0x22>
 8019336:	e00f      	b.n	8019358 <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8019338:	693b      	ldr	r3, [r7, #16]
 801933a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801933c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8019340:	2b00      	cmp	r3, #0
 8019342:	d109      	bne.n	8019358 <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8019344:	68bb      	ldr	r3, [r7, #8]
 8019346:	881b      	ldrh	r3, [r3, #0]
 8019348:	461a      	mov	r2, r3
 801934a:	693b      	ldr	r3, [r7, #16]
 801934c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8019350:	697b      	ldr	r3, [r7, #20]
 8019352:	f103 0301 	add.w	r3, r3, #1
 8019356:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8019358:	697b      	ldr	r3, [r7, #20]
}
 801935a:	4618      	mov	r0, r3
 801935c:	f107 071c 	add.w	r7, r7, #28
 8019360:	46bd      	mov	sp, r7
 8019362:	bc80      	pop	{r7}
 8019364:	4770      	bx	lr
 8019366:	bf00      	nop

08019368 <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 8019368:	b480      	push	{r7}
 801936a:	b087      	sub	sp, #28
 801936c:	af00      	add	r7, sp, #0
 801936e:	60f8      	str	r0, [r7, #12]
 8019370:	60b9      	str	r1, [r7, #8]
 8019372:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8019374:	f04f 0300 	mov.w	r3, #0
 8019378:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 801937a:	68fb      	ldr	r3, [r7, #12]
 801937c:	681b      	ldr	r3, [r3, #0]
 801937e:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 8019380:	68fb      	ldr	r3, [r7, #12]
 8019382:	7f9b      	ldrb	r3, [r3, #30]
 8019384:	2b00      	cmp	r3, #0
 8019386:	d01f      	beq.n	80193c8 <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8019388:	e011      	b.n	80193ae <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 801938a:	68bb      	ldr	r3, [r7, #8]
 801938c:	781b      	ldrb	r3, [r3, #0]
 801938e:	461a      	mov	r2, r3
 8019390:	693b      	ldr	r3, [r7, #16]
 8019392:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8019396:	687b      	ldr	r3, [r7, #4]
 8019398:	f103 33ff 	add.w	r3, r3, #4294967295
 801939c:	607b      	str	r3, [r7, #4]
		WriteCount++;
 801939e:	697b      	ldr	r3, [r7, #20]
 80193a0:	f103 0301 	add.w	r3, r3, #1
 80193a4:	617b      	str	r3, [r7, #20]
		DataPtr++;
 80193a6:	68bb      	ldr	r3, [r7, #8]
 80193a8:	f103 0301 	add.w	r3, r3, #1
 80193ac:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 80193ae:	693b      	ldr	r3, [r7, #16]
 80193b0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80193b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80193b8:	ea4f 3313 	mov.w	r3, r3, lsr #12
 80193bc:	2b00      	cmp	r3, #0
 80193be:	d113      	bne.n	80193e8 <UART001_WriteDataBytes+0x80>
 80193c0:	687b      	ldr	r3, [r7, #4]
 80193c2:	2b00      	cmp	r3, #0
 80193c4:	d1e1      	bne.n	801938a <UART001_WriteDataBytes+0x22>
 80193c6:	e00f      	b.n	80193e8 <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 80193c8:	693b      	ldr	r3, [r7, #16]
 80193ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80193cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80193d0:	2b00      	cmp	r3, #0
 80193d2:	d109      	bne.n	80193e8 <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 80193d4:	68bb      	ldr	r3, [r7, #8]
 80193d6:	781b      	ldrb	r3, [r3, #0]
 80193d8:	461a      	mov	r2, r3
 80193da:	693b      	ldr	r3, [r7, #16]
 80193dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 80193e0:	697b      	ldr	r3, [r7, #20]
 80193e2:	f103 0301 	add.w	r3, r3, #1
 80193e6:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 80193e8:	697b      	ldr	r3, [r7, #20]
}
 80193ea:	4618      	mov	r0, r3
 80193ec:	f107 071c 	add.w	r7, r7, #28
 80193f0:	46bd      	mov	sp, r7
 80193f2:	bc80      	pop	{r7}
 80193f4:	4770      	bx	lr
 80193f6:	bf00      	nop

080193f8 <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 80193f8:	b480      	push	{r7}
 80193fa:	b087      	sub	sp, #28
 80193fc:	af00      	add	r7, sp, #0
 80193fe:	6078      	str	r0, [r7, #4]
 8019400:	460b      	mov	r3, r1
 8019402:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 8019404:	f04f 0301 	mov.w	r3, #1
 8019408:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 801940a:	f04f 0300 	mov.w	r3, #0
 801940e:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8019410:	687b      	ldr	r3, [r7, #4]
 8019412:	681b      	ldr	r3, [r3, #0]
 8019414:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8019416:	78fb      	ldrb	r3, [r7, #3]
 8019418:	2b0f      	cmp	r3, #15
 801941a:	d80b      	bhi.n	8019434 <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 801941c:	68fb      	ldr	r3, [r7, #12]
 801941e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8019420:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8019422:	78fb      	ldrb	r3, [r7, #3]
 8019424:	f04f 0201 	mov.w	r2, #1
 8019428:	fa02 f303 	lsl.w	r3, r2, r3
 801942c:	693a      	ldr	r2, [r7, #16]
 801942e:	4013      	ands	r3, r2
 8019430:	613b      	str	r3, [r7, #16]
 8019432:	e01f      	b.n	8019474 <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8019434:	78fb      	ldrb	r3, [r7, #3]
 8019436:	2b12      	cmp	r3, #18
 8019438:	d80e      	bhi.n	8019458 <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 801943a:	68fb      	ldr	r3, [r7, #12]
 801943c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8019440:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 8019442:	78fb      	ldrb	r3, [r7, #3]
 8019444:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8019448:	f04f 0201 	mov.w	r2, #1
 801944c:	fa02 f303 	lsl.w	r3, r2, r3
 8019450:	693a      	ldr	r2, [r7, #16]
 8019452:	4013      	ands	r3, r2
 8019454:	613b      	str	r3, [r7, #16]
 8019456:	e00d      	b.n	8019474 <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 8019458:	68fb      	ldr	r3, [r7, #12]
 801945a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801945e:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 8019460:	78fb      	ldrb	r3, [r7, #3]
 8019462:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8019466:	f04f 0201 	mov.w	r2, #1
 801946a:	fa02 f303 	lsl.w	r3, r2, r3
 801946e:	693a      	ldr	r2, [r7, #16]
 8019470:	4013      	ands	r3, r2
 8019472:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 8019474:	693b      	ldr	r3, [r7, #16]
 8019476:	2b00      	cmp	r3, #0
 8019478:	d002      	beq.n	8019480 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 801947a:	f04f 0302 	mov.w	r3, #2
 801947e:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8019480:	697b      	ldr	r3, [r7, #20]
}
 8019482:	4618      	mov	r0, r3
 8019484:	f107 071c 	add.w	r7, r7, #28
 8019488:	46bd      	mov	sp, r7
 801948a:	bc80      	pop	{r7}
 801948c:	4770      	bx	lr
 801948e:	bf00      	nop

08019490 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8019490:	b480      	push	{r7}
 8019492:	b085      	sub	sp, #20
 8019494:	af00      	add	r7, sp, #0
 8019496:	6078      	str	r0, [r7, #4]
 8019498:	460b      	mov	r3, r1
 801949a:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 801949c:	687b      	ldr	r3, [r7, #4]
 801949e:	681b      	ldr	r3, [r3, #0]
 80194a0:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 80194a2:	78fb      	ldrb	r3, [r7, #3]
 80194a4:	2b0f      	cmp	r3, #15
 80194a6:	d80a      	bhi.n	80194be <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 80194a8:	68fb      	ldr	r3, [r7, #12]
 80194aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80194ac:	78fb      	ldrb	r3, [r7, #3]
 80194ae:	f04f 0101 	mov.w	r1, #1
 80194b2:	fa01 f303 	lsl.w	r3, r1, r3
 80194b6:	431a      	orrs	r2, r3
 80194b8:	68fb      	ldr	r3, [r7, #12]
 80194ba:	64da      	str	r2, [r3, #76]	; 0x4c
 80194bc:	e01f      	b.n	80194fe <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 80194be:	78fb      	ldrb	r3, [r7, #3]
 80194c0:	2b12      	cmp	r3, #18
 80194c2:	d80e      	bhi.n	80194e2 <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80194c4:	68fb      	ldr	r3, [r7, #12]
 80194c6:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 80194ca:	78fb      	ldrb	r3, [r7, #3]
 80194cc:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80194d0:	f04f 0101 	mov.w	r1, #1
 80194d4:	fa01 f303 	lsl.w	r3, r1, r3
 80194d8:	431a      	orrs	r2, r3
 80194da:	68fb      	ldr	r3, [r7, #12]
 80194dc:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 80194e0:	e00d      	b.n	80194fe <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80194e2:	68fb      	ldr	r3, [r7, #12]
 80194e4:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 80194e8:	78fb      	ldrb	r3, [r7, #3]
 80194ea:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80194ee:	f04f 0101 	mov.w	r1, #1
 80194f2:	fa01 f303 	lsl.w	r3, r1, r3
 80194f6:	431a      	orrs	r2, r3
 80194f8:	68fb      	ldr	r3, [r7, #12]
 80194fa:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 80194fe:	f107 0714 	add.w	r7, r7, #20
 8019502:	46bd      	mov	sp, r7
 8019504:	bc80      	pop	{r7}
 8019506:	4770      	bx	lr

08019508 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8019508:	b480      	push	{r7}
 801950a:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 801950c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8019510:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8019514:	68db      	ldr	r3, [r3, #12]
 8019516:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801951a:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 801951e:	4618      	mov	r0, r3
 8019520:	46bd      	mov	sp, r7
 8019522:	bc80      	pop	{r7}
 8019524:	4770      	bx	lr
 8019526:	bf00      	nop

08019528 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8019528:	b480      	push	{r7}
 801952a:	b083      	sub	sp, #12
 801952c:	af00      	add	r7, sp, #0
 801952e:	4603      	mov	r3, r0
 8019530:	6039      	str	r1, [r7, #0]
 8019532:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8019534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019538:	2b00      	cmp	r3, #0
 801953a:	da10      	bge.n	801955e <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 801953c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8019540:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8019544:	79fa      	ldrb	r2, [r7, #7]
 8019546:	f002 020f 	and.w	r2, r2, #15
 801954a:	f1a2 0104 	sub.w	r1, r2, #4
 801954e:	683a      	ldr	r2, [r7, #0]
 8019550:	b2d2      	uxtb	r2, r2
 8019552:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8019556:	b2d2      	uxtb	r2, r2
 8019558:	185b      	adds	r3, r3, r1
 801955a:	761a      	strb	r2, [r3, #24]
 801955c:	e00d      	b.n	801957a <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 801955e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8019562:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8019566:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801956a:	683a      	ldr	r2, [r7, #0]
 801956c:	b2d2      	uxtb	r2, r2
 801956e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8019572:	b2d2      	uxtb	r2, r2
 8019574:	185b      	adds	r3, r3, r1
 8019576:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801957a:	f107 070c 	add.w	r7, r7, #12
 801957e:	46bd      	mov	sp, r7
 8019580:	bc80      	pop	{r7}
 8019582:	4770      	bx	lr

08019584 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8019584:	b480      	push	{r7}
 8019586:	b089      	sub	sp, #36	; 0x24
 8019588:	af00      	add	r7, sp, #0
 801958a:	60f8      	str	r0, [r7, #12]
 801958c:	60b9      	str	r1, [r7, #8]
 801958e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8019590:	68fb      	ldr	r3, [r7, #12]
 8019592:	f003 0307 	and.w	r3, r3, #7
 8019596:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8019598:	69fb      	ldr	r3, [r7, #28]
 801959a:	f1c3 0307 	rsb	r3, r3, #7
 801959e:	2b06      	cmp	r3, #6
 80195a0:	bf28      	it	cs
 80195a2:	2306      	movcs	r3, #6
 80195a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 80195a6:	69fb      	ldr	r3, [r7, #28]
 80195a8:	f103 0306 	add.w	r3, r3, #6
 80195ac:	2b06      	cmp	r3, #6
 80195ae:	d903      	bls.n	80195b8 <NVIC_EncodePriority+0x34>
 80195b0:	69fb      	ldr	r3, [r7, #28]
 80195b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80195b6:	e001      	b.n	80195bc <NVIC_EncodePriority+0x38>
 80195b8:	f04f 0300 	mov.w	r3, #0
 80195bc:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 80195be:	69bb      	ldr	r3, [r7, #24]
 80195c0:	f04f 0201 	mov.w	r2, #1
 80195c4:	fa02 f303 	lsl.w	r3, r2, r3
 80195c8:	f103 33ff 	add.w	r3, r3, #4294967295
 80195cc:	461a      	mov	r2, r3
 80195ce:	68bb      	ldr	r3, [r7, #8]
 80195d0:	401a      	ands	r2, r3
 80195d2:	697b      	ldr	r3, [r7, #20]
 80195d4:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 80195d8:	697b      	ldr	r3, [r7, #20]
 80195da:	f04f 0101 	mov.w	r1, #1
 80195de:	fa01 f303 	lsl.w	r3, r1, r3
 80195e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80195e6:	4619      	mov	r1, r3
 80195e8:	687b      	ldr	r3, [r7, #4]
 80195ea:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 80195ec:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 80195ee:	4618      	mov	r0, r3
 80195f0:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80195f4:	46bd      	mov	sp, r7
 80195f6:	bc80      	pop	{r7}
 80195f8:	4770      	bx	lr
 80195fa:	bf00      	nop

080195fc <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80195fc:	b580      	push	{r7, lr}
 80195fe:	b082      	sub	sp, #8
 8019600:	af00      	add	r7, sp, #0
 8019602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8019604:	687b      	ldr	r3, [r7, #4]
 8019606:	f103 32ff 	add.w	r2, r3, #4294967295
 801960a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 801960e:	429a      	cmp	r2, r3
 8019610:	d902      	bls.n	8019618 <SysTick_Config+0x1c>
 8019612:	f04f 0301 	mov.w	r3, #1
 8019616:	e01d      	b.n	8019654 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8019618:	f24e 0310 	movw	r3, #57360	; 0xe010
 801961c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8019620:	687a      	ldr	r2, [r7, #4]
 8019622:	f102 32ff 	add.w	r2, r2, #4294967295
 8019626:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8019628:	f04f 30ff 	mov.w	r0, #4294967295
 801962c:	f04f 013f 	mov.w	r1, #63	; 0x3f
 8019630:	f7ff ff7a 	bl	8019528 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8019634:	f24e 0310 	movw	r3, #57360	; 0xe010
 8019638:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801963c:	f04f 0200 	mov.w	r2, #0
 8019640:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8019642:	f24e 0310 	movw	r3, #57360	; 0xe010
 8019646:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801964a:	f04f 0207 	mov.w	r2, #7
 801964e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8019650:	f04f 0300 	mov.w	r3, #0
}
 8019654:	4618      	mov	r0, r3
 8019656:	f107 0708 	add.w	r7, r7, #8
 801965a:	46bd      	mov	sp, r7
 801965c:	bd80      	pop	{r7, pc}
 801965e:	bf00      	nop

08019660 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 8019660:	b480      	push	{r7}
 8019662:	b087      	sub	sp, #28
 8019664:	af00      	add	r7, sp, #0
 8019666:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 8019668:	f640 33ac 	movw	r3, #2988	; 0xbac
 801966c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019670:	687a      	ldr	r2, [r7, #4]
 8019672:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019676:	189b      	adds	r3, r3, r2
 8019678:	f103 0308 	add.w	r3, r3, #8
 801967c:	681b      	ldr	r3, [r3, #0]
 801967e:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 8019680:	f240 739c 	movw	r3, #1948	; 0x79c
 8019684:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019688:	681b      	ldr	r3, [r3, #0]
 801968a:	2b00      	cmp	r3, #0
 801968c:	d10d      	bne.n	80196aa <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 801968e:	687b      	ldr	r3, [r7, #4]
 8019690:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8019694:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019698:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801969c:	18d2      	adds	r2, r2, r3
 801969e:	f240 739c 	movw	r3, #1948	; 0x79c
 80196a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80196a6:	601a      	str	r2, [r3, #0]
 80196a8:	e0de      	b.n	8019868 <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 80196aa:	f240 739c 	movw	r3, #1948	; 0x79c
 80196ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80196b2:	681b      	ldr	r3, [r3, #0]
 80196b4:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 80196b6:	68fb      	ldr	r3, [r7, #12]
 80196b8:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 80196ba:	e0d1      	b.n	8019860 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 80196bc:	697b      	ldr	r3, [r7, #20]
 80196be:	689b      	ldr	r3, [r3, #8]
 80196c0:	693a      	ldr	r2, [r7, #16]
 80196c2:	1ad3      	subs	r3, r2, r3
 80196c4:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 80196c6:	693b      	ldr	r3, [r7, #16]
 80196c8:	2b00      	cmp	r3, #0
 80196ca:	f280 809c 	bge.w	8019806 <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 80196ce:	697b      	ldr	r3, [r7, #20]
 80196d0:	69db      	ldr	r3, [r3, #28]
 80196d2:	2b00      	cmp	r3, #0
 80196d4:	d02e      	beq.n	8019734 <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 80196d6:	697b      	ldr	r3, [r7, #20]
 80196d8:	69da      	ldr	r2, [r3, #28]
 80196da:	687b      	ldr	r3, [r7, #4]
 80196dc:	ea4f 1143 	mov.w	r1, r3, lsl #5
 80196e0:	f640 33ac 	movw	r3, #2988	; 0xbac
 80196e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80196e8:	18cb      	adds	r3, r1, r3
 80196ea:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 80196ec:	697b      	ldr	r3, [r7, #20]
 80196ee:	69da      	ldr	r2, [r3, #28]
 80196f0:	f640 33ac 	movw	r3, #2988	; 0xbac
 80196f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80196f8:	6879      	ldr	r1, [r7, #4]
 80196fa:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80196fe:	185b      	adds	r3, r3, r1
 8019700:	f103 031c 	add.w	r3, r3, #28
 8019704:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 8019706:	f640 33ac 	movw	r3, #2988	; 0xbac
 801970a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801970e:	687a      	ldr	r2, [r7, #4]
 8019710:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019714:	189b      	adds	r3, r3, r2
 8019716:	f103 0318 	add.w	r3, r3, #24
 801971a:	697a      	ldr	r2, [r7, #20]
 801971c:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 801971e:	687b      	ldr	r3, [r7, #4]
 8019720:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8019724:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019728:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801972c:	18d2      	adds	r2, r2, r3
 801972e:	697b      	ldr	r3, [r7, #20]
 8019730:	61da      	str	r2, [r3, #28]
 8019732:	e02a      	b.n	801978a <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 8019734:	f240 739c 	movw	r3, #1948	; 0x79c
 8019738:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801973c:	681a      	ldr	r2, [r3, #0]
 801973e:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019742:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019746:	6879      	ldr	r1, [r7, #4]
 8019748:	ea4f 1141 	mov.w	r1, r1, lsl #5
 801974c:	185b      	adds	r3, r3, r1
 801974e:	f103 0318 	add.w	r3, r3, #24
 8019752:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 8019754:	f240 739c 	movw	r3, #1948	; 0x79c
 8019758:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801975c:	681a      	ldr	r2, [r3, #0]
 801975e:	687b      	ldr	r3, [r7, #4]
 8019760:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8019764:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019768:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801976c:	18cb      	adds	r3, r1, r3
 801976e:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 8019770:	687b      	ldr	r3, [r7, #4]
 8019772:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8019776:	f640 33ac 	movw	r3, #2988	; 0xbac
 801977a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801977e:	18d2      	adds	r2, r2, r3
 8019780:	f240 739c 	movw	r3, #1948	; 0x79c
 8019784:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019788:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 801978a:	f640 33ac 	movw	r3, #2988	; 0xbac
 801978e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019792:	687a      	ldr	r2, [r7, #4]
 8019794:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019798:	189b      	adds	r3, r3, r2
 801979a:	f103 0318 	add.w	r3, r3, #24
 801979e:	681b      	ldr	r3, [r3, #0]
 80197a0:	689a      	ldr	r2, [r3, #8]
 80197a2:	693b      	ldr	r3, [r7, #16]
 80197a4:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 80197a6:	f640 33ac 	movw	r3, #2988	; 0xbac
 80197aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80197ae:	6879      	ldr	r1, [r7, #4]
 80197b0:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80197b4:	185b      	adds	r3, r3, r1
 80197b6:	f103 0308 	add.w	r3, r3, #8
 80197ba:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 80197bc:	f640 33ac 	movw	r3, #2988	; 0xbac
 80197c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80197c4:	687a      	ldr	r2, [r7, #4]
 80197c6:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80197ca:	189b      	adds	r3, r3, r2
 80197cc:	f103 0318 	add.w	r3, r3, #24
 80197d0:	681a      	ldr	r2, [r3, #0]
 80197d2:	f640 33ac 	movw	r3, #2988	; 0xbac
 80197d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80197da:	6879      	ldr	r1, [r7, #4]
 80197dc:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80197e0:	185b      	adds	r3, r3, r1
 80197e2:	f103 0318 	add.w	r3, r3, #24
 80197e6:	681b      	ldr	r3, [r3, #0]
 80197e8:	6899      	ldr	r1, [r3, #8]
 80197ea:	f640 33ac 	movw	r3, #2988	; 0xbac
 80197ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80197f2:	6878      	ldr	r0, [r7, #4]
 80197f4:	ea4f 1040 	mov.w	r0, r0, lsl #5
 80197f8:	181b      	adds	r3, r3, r0
 80197fa:	f103 0308 	add.w	r3, r3, #8
 80197fe:	681b      	ldr	r3, [r3, #0]
 8019800:	1acb      	subs	r3, r1, r3
 8019802:	6093      	str	r3, [r2, #8]
        break;
 8019804:	e030      	b.n	8019868 <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 8019806:	693b      	ldr	r3, [r7, #16]
 8019808:	2b00      	cmp	r3, #0
 801980a:	db26      	blt.n	801985a <SYSTM001_lInsertTimerList+0x1fa>
 801980c:	697b      	ldr	r3, [r7, #20]
 801980e:	699b      	ldr	r3, [r3, #24]
 8019810:	2b00      	cmp	r3, #0
 8019812:	d122      	bne.n	801985a <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 8019814:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019818:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801981c:	687a      	ldr	r2, [r7, #4]
 801981e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019822:	189b      	adds	r3, r3, r2
 8019824:	f103 031c 	add.w	r3, r3, #28
 8019828:	697a      	ldr	r2, [r7, #20]
 801982a:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 801982c:	687b      	ldr	r3, [r7, #4]
 801982e:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8019832:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019836:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801983a:	18d2      	adds	r2, r2, r3
 801983c:	697b      	ldr	r3, [r7, #20]
 801983e:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 8019840:	693a      	ldr	r2, [r7, #16]
 8019842:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019846:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801984a:	6879      	ldr	r1, [r7, #4]
 801984c:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8019850:	185b      	adds	r3, r3, r1
 8019852:	f103 0308 	add.w	r3, r3, #8
 8019856:	601a      	str	r2, [r3, #0]
          break;
 8019858:	e006      	b.n	8019868 <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 801985a:	697b      	ldr	r3, [r7, #20]
 801985c:	699b      	ldr	r3, [r3, #24]
 801985e:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8019860:	697b      	ldr	r3, [r7, #20]
 8019862:	2b00      	cmp	r3, #0
 8019864:	f47f af2a 	bne.w	80196bc <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 8019868:	f107 071c 	add.w	r7, r7, #28
 801986c:	46bd      	mov	sp, r7
 801986e:	bc80      	pop	{r7}
 8019870:	4770      	bx	lr
 8019872:	bf00      	nop

08019874 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 8019874:	b480      	push	{r7}
 8019876:	b085      	sub	sp, #20
 8019878:	af00      	add	r7, sp, #0
 801987a:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 801987c:	687b      	ldr	r3, [r7, #4]
 801987e:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8019882:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019886:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801988a:	18d3      	adds	r3, r2, r3
 801988c:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 801988e:	68fb      	ldr	r3, [r7, #12]
 8019890:	69db      	ldr	r3, [r3, #28]
 8019892:	2b00      	cmp	r3, #0
 8019894:	d10b      	bne.n	80198ae <SYSTM001_lRemoveTimerList+0x3a>
 8019896:	68fb      	ldr	r3, [r7, #12]
 8019898:	699b      	ldr	r3, [r3, #24]
 801989a:	2b00      	cmp	r3, #0
 801989c:	d107      	bne.n	80198ae <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 801989e:	f240 739c 	movw	r3, #1948	; 0x79c
 80198a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80198a6:	f04f 0200 	mov.w	r2, #0
 80198aa:	601a      	str	r2, [r3, #0]
 80198ac:	e049      	b.n	8019942 <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 80198ae:	68fb      	ldr	r3, [r7, #12]
 80198b0:	69db      	ldr	r3, [r3, #28]
 80198b2:	2b00      	cmp	r3, #0
 80198b4:	d11c      	bne.n	80198f0 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 80198b6:	68fb      	ldr	r3, [r7, #12]
 80198b8:	699a      	ldr	r2, [r3, #24]
 80198ba:	f240 739c 	movw	r3, #1948	; 0x79c
 80198be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80198c2:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 80198c4:	f240 739c 	movw	r3, #1948	; 0x79c
 80198c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80198cc:	681b      	ldr	r3, [r3, #0]
 80198ce:	f04f 0200 	mov.w	r2, #0
 80198d2:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 80198d4:	68fb      	ldr	r3, [r7, #12]
 80198d6:	699b      	ldr	r3, [r3, #24]
 80198d8:	68fa      	ldr	r2, [r7, #12]
 80198da:	6992      	ldr	r2, [r2, #24]
 80198dc:	6891      	ldr	r1, [r2, #8]
 80198de:	68fa      	ldr	r2, [r7, #12]
 80198e0:	6892      	ldr	r2, [r2, #8]
 80198e2:	188a      	adds	r2, r1, r2
 80198e4:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 80198e6:	68fb      	ldr	r3, [r7, #12]
 80198e8:	f04f 0200 	mov.w	r2, #0
 80198ec:	619a      	str	r2, [r3, #24]
 80198ee:	e028      	b.n	8019942 <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 80198f0:	68fb      	ldr	r3, [r7, #12]
 80198f2:	699b      	ldr	r3, [r3, #24]
 80198f4:	2b00      	cmp	r3, #0
 80198f6:	d109      	bne.n	801990c <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 80198f8:	68fb      	ldr	r3, [r7, #12]
 80198fa:	69db      	ldr	r3, [r3, #28]
 80198fc:	f04f 0200 	mov.w	r2, #0
 8019900:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8019902:	68fb      	ldr	r3, [r7, #12]
 8019904:	f04f 0200 	mov.w	r2, #0
 8019908:	61da      	str	r2, [r3, #28]
 801990a:	e01a      	b.n	8019942 <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 801990c:	68fb      	ldr	r3, [r7, #12]
 801990e:	69db      	ldr	r3, [r3, #28]
 8019910:	68fa      	ldr	r2, [r7, #12]
 8019912:	6992      	ldr	r2, [r2, #24]
 8019914:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 8019916:	68fb      	ldr	r3, [r7, #12]
 8019918:	699b      	ldr	r3, [r3, #24]
 801991a:	68fa      	ldr	r2, [r7, #12]
 801991c:	69d2      	ldr	r2, [r2, #28]
 801991e:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 8019920:	68fb      	ldr	r3, [r7, #12]
 8019922:	699b      	ldr	r3, [r3, #24]
 8019924:	68fa      	ldr	r2, [r7, #12]
 8019926:	6992      	ldr	r2, [r2, #24]
 8019928:	6891      	ldr	r1, [r2, #8]
 801992a:	68fa      	ldr	r2, [r7, #12]
 801992c:	6892      	ldr	r2, [r2, #8]
 801992e:	188a      	adds	r2, r1, r2
 8019930:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 8019932:	68fb      	ldr	r3, [r7, #12]
 8019934:	f04f 0200 	mov.w	r2, #0
 8019938:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 801993a:	68fb      	ldr	r3, [r7, #12]
 801993c:	f04f 0200 	mov.w	r2, #0
 8019940:	61da      	str	r2, [r3, #28]
  }
}
 8019942:	f107 0714 	add.w	r7, r7, #20
 8019946:	46bd      	mov	sp, r7
 8019948:	bc80      	pop	{r7}
 801994a:	4770      	bx	lr

0801994c <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 801994c:	b580      	push	{r7, lr}
 801994e:	b082      	sub	sp, #8
 8019950:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 8019952:	f240 739c 	movw	r3, #1948	; 0x79c
 8019956:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801995a:	681b      	ldr	r3, [r3, #0]
 801995c:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 801995e:	e031      	b.n	80199c4 <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 8019960:	687b      	ldr	r3, [r7, #4]
 8019962:	791b      	ldrb	r3, [r3, #4]
 8019964:	2b00      	cmp	r3, #0
 8019966:	d10f      	bne.n	8019988 <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8019968:	687b      	ldr	r3, [r7, #4]
 801996a:	681b      	ldr	r3, [r3, #0]
 801996c:	4618      	mov	r0, r3
 801996e:	f7ff ff81 	bl	8019874 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 8019972:	687b      	ldr	r3, [r7, #4]
 8019974:	f04f 0201 	mov.w	r2, #1
 8019978:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 801997a:	687b      	ldr	r3, [r7, #4]
 801997c:	691b      	ldr	r3, [r3, #16]
 801997e:	687a      	ldr	r2, [r7, #4]
 8019980:	6952      	ldr	r2, [r2, #20]
 8019982:	4610      	mov	r0, r2
 8019984:	4798      	blx	r3
 8019986:	e017      	b.n	80199b8 <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 8019988:	687b      	ldr	r3, [r7, #4]
 801998a:	791b      	ldrb	r3, [r3, #4]
 801998c:	2b01      	cmp	r3, #1
 801998e:	d121      	bne.n	80199d4 <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8019990:	687b      	ldr	r3, [r7, #4]
 8019992:	681b      	ldr	r3, [r3, #0]
 8019994:	4618      	mov	r0, r3
 8019996:	f7ff ff6d 	bl	8019874 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 801999a:	687b      	ldr	r3, [r7, #4]
 801999c:	68da      	ldr	r2, [r3, #12]
 801999e:	687b      	ldr	r3, [r7, #4]
 80199a0:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 80199a2:	687b      	ldr	r3, [r7, #4]
 80199a4:	681b      	ldr	r3, [r3, #0]
 80199a6:	4618      	mov	r0, r3
 80199a8:	f7ff fe5a 	bl	8019660 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 80199ac:	687b      	ldr	r3, [r7, #4]
 80199ae:	691b      	ldr	r3, [r3, #16]
 80199b0:	687a      	ldr	r2, [r7, #4]
 80199b2:	6952      	ldr	r2, [r2, #20]
 80199b4:	4610      	mov	r0, r2
 80199b6:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 80199b8:	f240 739c 	movw	r3, #1948	; 0x79c
 80199bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80199c0:	681b      	ldr	r3, [r3, #0]
 80199c2:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 80199c4:	687b      	ldr	r3, [r7, #4]
 80199c6:	2b00      	cmp	r3, #0
 80199c8:	d005      	beq.n	80199d6 <SYSTM001_lTimerHandler+0x8a>
 80199ca:	687b      	ldr	r3, [r7, #4]
 80199cc:	689b      	ldr	r3, [r3, #8]
 80199ce:	2b00      	cmp	r3, #0
 80199d0:	d0c6      	beq.n	8019960 <SYSTM001_lTimerHandler+0x14>
 80199d2:	e000      	b.n	80199d6 <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 80199d4:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 80199d6:	f107 0708 	add.w	r7, r7, #8
 80199da:	46bd      	mov	sp, r7
 80199dc:	bd80      	pop	{r7, pc}
 80199de:	bf00      	nop

080199e0 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 80199e0:	b580      	push	{r7, lr}
 80199e2:	b082      	sub	sp, #8
 80199e4:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 80199e6:	f240 739c 	movw	r3, #1948	; 0x79c
 80199ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80199ee:	681b      	ldr	r3, [r3, #0]
 80199f0:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 80199f2:	f240 73a4 	movw	r3, #1956	; 0x7a4
 80199f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80199fa:	681b      	ldr	r3, [r3, #0]
 80199fc:	f103 0201 	add.w	r2, r3, #1
 8019a00:	f240 73a4 	movw	r3, #1956	; 0x7a4
 8019a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019a08:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 8019a0a:	687b      	ldr	r3, [r7, #4]
 8019a0c:	2b00      	cmp	r3, #0
 8019a0e:	d010      	beq.n	8019a32 <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 8019a10:	687b      	ldr	r3, [r7, #4]
 8019a12:	689b      	ldr	r3, [r3, #8]
 8019a14:	2b01      	cmp	r3, #1
 8019a16:	d906      	bls.n	8019a26 <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 8019a18:	687b      	ldr	r3, [r7, #4]
 8019a1a:	689b      	ldr	r3, [r3, #8]
 8019a1c:	f103 32ff 	add.w	r2, r3, #4294967295
 8019a20:	687b      	ldr	r3, [r7, #4]
 8019a22:	609a      	str	r2, [r3, #8]
 8019a24:	e005      	b.n	8019a32 <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 8019a26:	687b      	ldr	r3, [r7, #4]
 8019a28:	f04f 0200 	mov.w	r2, #0
 8019a2c:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 8019a2e:	f7ff ff8d 	bl	801994c <SYSTM001_lTimerHandler>
    }
  }
}
 8019a32:	f107 0708 	add.w	r7, r7, #8
 8019a36:	46bd      	mov	sp, r7
 8019a38:	bd80      	pop	{r7, pc}
 8019a3a:	bf00      	nop

08019a3c <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 8019a3c:	b580      	push	{r7, lr}
 8019a3e:	b082      	sub	sp, #8
 8019a40:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 8019a42:	f04f 0300 	mov.w	r3, #0
 8019a46:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 8019a48:	f240 739c 	movw	r3, #1948	; 0x79c
 8019a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019a50:	f04f 0200 	mov.w	r2, #0
 8019a54:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 8019a56:	f005 fc87 	bl	801f368 <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 8019a5a:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 8019a5e:	f2c0 0001 	movt	r0, #1
 8019a62:	f7ff fdcb 	bl	80195fc <SysTick_Config>
 8019a66:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 8019a68:	f7ff fd4e 	bl	8019508 <NVIC_GetPriorityGrouping>
 8019a6c:	4603      	mov	r3, r0
 8019a6e:	4618      	mov	r0, r3
 8019a70:	f04f 010a 	mov.w	r1, #10
 8019a74:	f04f 0200 	mov.w	r2, #0
 8019a78:	f7ff fd84 	bl	8019584 <NVIC_EncodePriority>
 8019a7c:	4603      	mov	r3, r0
 8019a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8019a82:	4619      	mov	r1, r3
 8019a84:	f7ff fd50 	bl	8019528 <NVIC_SetPriority>
  TimerTracker = 0UL;
 8019a88:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8019a8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019a90:	f04f 0200 	mov.w	r2, #0
 8019a94:	601a      	str	r2, [r3, #0]

}
 8019a96:	f107 0708 	add.w	r7, r7, #8
 8019a9a:	46bd      	mov	sp, r7
 8019a9c:	bd80      	pop	{r7, pc}
 8019a9e:	bf00      	nop

08019aa0 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 8019aa0:	b480      	push	{r7}
 8019aa2:	b089      	sub	sp, #36	; 0x24
 8019aa4:	af00      	add	r7, sp, #0
 8019aa6:	60f8      	str	r0, [r7, #12]
 8019aa8:	607a      	str	r2, [r7, #4]
 8019aaa:	603b      	str	r3, [r7, #0]
 8019aac:	460b      	mov	r3, r1
 8019aae:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 8019ab0:	f04f 0300 	mov.w	r3, #0
 8019ab4:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 8019ab6:	f04f 0300 	mov.w	r3, #0
 8019aba:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 8019abc:	f04f 0300 	mov.w	r3, #0
 8019ac0:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 8019ac2:	7afb      	ldrb	r3, [r7, #11]
 8019ac4:	2b00      	cmp	r3, #0
 8019ac6:	d005      	beq.n	8019ad4 <SYSTM001_CreateTimer+0x34>
 8019ac8:	7afb      	ldrb	r3, [r7, #11]
 8019aca:	2b01      	cmp	r3, #1
 8019acc:	d002      	beq.n	8019ad4 <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 8019ace:	f04f 0301 	mov.w	r3, #1
 8019ad2:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 8019ad4:	68fb      	ldr	r3, [r7, #12]
 8019ad6:	2b00      	cmp	r3, #0
 8019ad8:	d102      	bne.n	8019ae0 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 8019ada:	f04f 0301 	mov.w	r3, #1
 8019ade:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 8019ae0:	68fb      	ldr	r3, [r7, #12]
 8019ae2:	2b00      	cmp	r3, #0
 8019ae4:	d102      	bne.n	8019aec <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 8019ae6:	f04f 0301 	mov.w	r3, #1
 8019aea:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 8019aec:	687b      	ldr	r3, [r7, #4]
 8019aee:	2b00      	cmp	r3, #0
 8019af0:	d102      	bne.n	8019af8 <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 8019af2:	f04f 0301 	mov.w	r3, #1
 8019af6:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 8019af8:	697b      	ldr	r3, [r7, #20]
 8019afa:	2b00      	cmp	r3, #0
 8019afc:	f040 8098 	bne.w	8019c30 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8019b00:	f04f 0300 	mov.w	r3, #0
 8019b04:	61bb      	str	r3, [r7, #24]
 8019b06:	e08f      	b.n	8019c28 <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 8019b08:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8019b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019b10:	681a      	ldr	r2, [r3, #0]
 8019b12:	69bb      	ldr	r3, [r7, #24]
 8019b14:	fa22 f303 	lsr.w	r3, r2, r3
 8019b18:	f003 0301 	and.w	r3, r3, #1
 8019b1c:	2b00      	cmp	r3, #0
 8019b1e:	d17f      	bne.n	8019c20 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 8019b20:	69bb      	ldr	r3, [r7, #24]
 8019b22:	f04f 0201 	mov.w	r2, #1
 8019b26:	fa02 f203 	lsl.w	r2, r2, r3
 8019b2a:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8019b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019b32:	681b      	ldr	r3, [r3, #0]
 8019b34:	431a      	orrs	r2, r3
 8019b36:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8019b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019b3e:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 8019b40:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019b48:	69ba      	ldr	r2, [r7, #24]
 8019b4a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019b4e:	189b      	adds	r3, r3, r2
 8019b50:	69ba      	ldr	r2, [r7, #24]
 8019b52:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 8019b54:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019b5c:	69ba      	ldr	r2, [r7, #24]
 8019b5e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019b62:	189b      	adds	r3, r3, r2
 8019b64:	7afa      	ldrb	r2, [r7, #11]
 8019b66:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 8019b68:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019b70:	69ba      	ldr	r2, [r7, #24]
 8019b72:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019b76:	189b      	adds	r3, r3, r2
 8019b78:	f04f 0201 	mov.w	r2, #1
 8019b7c:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 8019b7e:	68fb      	ldr	r3, [r7, #12]
 8019b80:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 8019b84:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019b8c:	69b9      	ldr	r1, [r7, #24]
 8019b8e:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8019b92:	185b      	adds	r3, r3, r1
 8019b94:	f103 0308 	add.w	r3, r3, #8
 8019b98:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 8019b9a:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019b9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019ba2:	69ba      	ldr	r2, [r7, #24]
 8019ba4:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019ba8:	189b      	adds	r3, r3, r2
 8019baa:	f103 030c 	add.w	r3, r3, #12
 8019bae:	68fa      	ldr	r2, [r7, #12]
 8019bb0:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 8019bb2:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019bb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019bba:	69ba      	ldr	r2, [r7, #24]
 8019bbc:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019bc0:	189b      	adds	r3, r3, r2
 8019bc2:	f103 0310 	add.w	r3, r3, #16
 8019bc6:	687a      	ldr	r2, [r7, #4]
 8019bc8:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 8019bca:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019bd2:	69ba      	ldr	r2, [r7, #24]
 8019bd4:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019bd8:	189b      	adds	r3, r3, r2
 8019bda:	f103 0314 	add.w	r3, r3, #20
 8019bde:	683a      	ldr	r2, [r7, #0]
 8019be0:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 8019be2:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019bea:	69ba      	ldr	r2, [r7, #24]
 8019bec:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019bf0:	189b      	adds	r3, r3, r2
 8019bf2:	f103 031c 	add.w	r3, r3, #28
 8019bf6:	f04f 0200 	mov.w	r2, #0
 8019bfa:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 8019bfc:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019c04:	69ba      	ldr	r2, [r7, #24]
 8019c06:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019c0a:	189b      	adds	r3, r3, r2
 8019c0c:	f103 0318 	add.w	r3, r3, #24
 8019c10:	f04f 0200 	mov.w	r2, #0
 8019c14:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 8019c16:	69bb      	ldr	r3, [r7, #24]
 8019c18:	f103 0301 	add.w	r3, r3, #1
 8019c1c:	61fb      	str	r3, [r7, #28]
               break;
 8019c1e:	e007      	b.n	8019c30 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8019c20:	69bb      	ldr	r3, [r7, #24]
 8019c22:	f103 0301 	add.w	r3, r3, #1
 8019c26:	61bb      	str	r3, [r7, #24]
 8019c28:	69bb      	ldr	r3, [r7, #24]
 8019c2a:	2b1f      	cmp	r3, #31
 8019c2c:	f67f af6c 	bls.w	8019b08 <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 8019c30:	69fb      	ldr	r3, [r7, #28]
}  
 8019c32:	4618      	mov	r0, r3
 8019c34:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8019c38:	46bd      	mov	sp, r7
 8019c3a:	bc80      	pop	{r7}
 8019c3c:	4770      	bx	lr
 8019c3e:	bf00      	nop

08019c40 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 8019c40:	b580      	push	{r7, lr}
 8019c42:	b084      	sub	sp, #16
 8019c44:	af00      	add	r7, sp, #0
 8019c46:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8019c48:	f04f 0300 	mov.w	r3, #0
 8019c4c:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8019c4e:	687b      	ldr	r3, [r7, #4]
 8019c50:	2b20      	cmp	r3, #32
 8019c52:	d902      	bls.n	8019c5a <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 8019c54:	f04f 0301 	mov.w	r3, #1
 8019c58:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8019c5a:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8019c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019c62:	681a      	ldr	r2, [r3, #0]
 8019c64:	687b      	ldr	r3, [r7, #4]
 8019c66:	f103 33ff 	add.w	r3, r3, #4294967295
 8019c6a:	fa22 f303 	lsr.w	r3, r2, r3
 8019c6e:	f003 0301 	and.w	r3, r3, #1
 8019c72:	2b00      	cmp	r3, #0
 8019c74:	d102      	bne.n	8019c7c <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8019c76:	f04f 0301 	mov.w	r3, #1
 8019c7a:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 8019c7c:	687b      	ldr	r3, [r7, #4]
 8019c7e:	f103 32ff 	add.w	r2, r3, #4294967295
 8019c82:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019c86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019c8a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019c8e:	189b      	adds	r3, r3, r2
 8019c90:	f103 0308 	add.w	r3, r3, #8
 8019c94:	681b      	ldr	r3, [r3, #0]
 8019c96:	2b00      	cmp	r3, #0
 8019c98:	d102      	bne.n	8019ca0 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8019c9a:	f04f 0301 	mov.w	r3, #1
 8019c9e:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 8019ca0:	68fb      	ldr	r3, [r7, #12]
 8019ca2:	2b00      	cmp	r3, #0
 8019ca4:	d11f      	bne.n	8019ce6 <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 8019ca6:	687b      	ldr	r3, [r7, #4]
 8019ca8:	f103 32ff 	add.w	r2, r3, #4294967295
 8019cac:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019cb4:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019cb8:	189b      	adds	r3, r3, r2
 8019cba:	795b      	ldrb	r3, [r3, #5]
 8019cbc:	2b00      	cmp	r3, #0
 8019cbe:	d012      	beq.n	8019ce6 <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 8019cc0:	687b      	ldr	r3, [r7, #4]
 8019cc2:	f103 32ff 	add.w	r2, r3, #4294967295
 8019cc6:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019cce:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019cd2:	189b      	adds	r3, r3, r2
 8019cd4:	f04f 0200 	mov.w	r2, #0
 8019cd8:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 8019cda:	687b      	ldr	r3, [r7, #4]
 8019cdc:	f103 33ff 	add.w	r3, r3, #4294967295
 8019ce0:	4618      	mov	r0, r3
 8019ce2:	f7ff fcbd 	bl	8019660 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 8019ce6:	68fb      	ldr	r3, [r7, #12]
}
 8019ce8:	4618      	mov	r0, r3
 8019cea:	f107 0710 	add.w	r7, r7, #16
 8019cee:	46bd      	mov	sp, r7
 8019cf0:	bd80      	pop	{r7, pc}
 8019cf2:	bf00      	nop

08019cf4 <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 8019cf4:	b580      	push	{r7, lr}
 8019cf6:	b084      	sub	sp, #16
 8019cf8:	af00      	add	r7, sp, #0
 8019cfa:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8019cfc:	f04f 0300 	mov.w	r3, #0
 8019d00:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8019d02:	687b      	ldr	r3, [r7, #4]
 8019d04:	2b20      	cmp	r3, #32
 8019d06:	d902      	bls.n	8019d0e <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8019d08:	f04f 0301 	mov.w	r3, #1
 8019d0c:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8019d0e:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8019d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019d16:	681a      	ldr	r2, [r3, #0]
 8019d18:	687b      	ldr	r3, [r7, #4]
 8019d1a:	f103 33ff 	add.w	r3, r3, #4294967295
 8019d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8019d22:	f003 0301 	and.w	r3, r3, #1
 8019d26:	2b00      	cmp	r3, #0
 8019d28:	d102      	bne.n	8019d30 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8019d2a:	f04f 0301 	mov.w	r3, #1
 8019d2e:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8019d30:	68fb      	ldr	r3, [r7, #12]
 8019d32:	2b00      	cmp	r3, #0
 8019d34:	d11f      	bne.n	8019d76 <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 8019d36:	687b      	ldr	r3, [r7, #4]
 8019d38:	f103 32ff 	add.w	r2, r3, #4294967295
 8019d3c:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019d40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019d44:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019d48:	189b      	adds	r3, r3, r2
 8019d4a:	795b      	ldrb	r3, [r3, #5]
 8019d4c:	2b01      	cmp	r3, #1
 8019d4e:	d012      	beq.n	8019d76 <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8019d50:	687b      	ldr	r3, [r7, #4]
 8019d52:	f103 33ff 	add.w	r3, r3, #4294967295
 8019d56:	4618      	mov	r0, r3
 8019d58:	f7ff fd8c 	bl	8019874 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 8019d5c:	687b      	ldr	r3, [r7, #4]
 8019d5e:	f103 32ff 	add.w	r2, r3, #4294967295
 8019d62:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019d66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019d6a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019d6e:	189b      	adds	r3, r3, r2
 8019d70:	f04f 0201 	mov.w	r2, #1
 8019d74:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 8019d76:	68fb      	ldr	r3, [r7, #12]
}
 8019d78:	4618      	mov	r0, r3
 8019d7a:	f107 0710 	add.w	r7, r7, #16
 8019d7e:	46bd      	mov	sp, r7
 8019d80:	bd80      	pop	{r7, pc}
 8019d82:	bf00      	nop

08019d84 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 8019d84:	b580      	push	{r7, lr}
 8019d86:	b084      	sub	sp, #16
 8019d88:	af00      	add	r7, sp, #0
 8019d8a:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8019d8c:	f04f 0300 	mov.w	r3, #0
 8019d90:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8019d92:	687b      	ldr	r3, [r7, #4]
 8019d94:	2b20      	cmp	r3, #32
 8019d96:	d902      	bls.n	8019d9e <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8019d98:	f04f 0301 	mov.w	r3, #1
 8019d9c:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8019d9e:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8019da2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019da6:	681a      	ldr	r2, [r3, #0]
 8019da8:	687b      	ldr	r3, [r7, #4]
 8019daa:	f103 33ff 	add.w	r3, r3, #4294967295
 8019dae:	fa22 f303 	lsr.w	r3, r2, r3
 8019db2:	f003 0301 	and.w	r3, r3, #1
 8019db6:	2b00      	cmp	r3, #0
 8019db8:	d102      	bne.n	8019dc0 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8019dba:	f04f 0301 	mov.w	r3, #1
 8019dbe:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8019dc0:	68fb      	ldr	r3, [r7, #12]
 8019dc2:	2b00      	cmp	r3, #0
 8019dc4:	d126      	bne.n	8019e14 <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 8019dc6:	687b      	ldr	r3, [r7, #4]
 8019dc8:	f103 32ff 	add.w	r2, r3, #4294967295
 8019dcc:	f640 33ac 	movw	r3, #2988	; 0xbac
 8019dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019dd4:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8019dd8:	189b      	adds	r3, r3, r2
 8019dda:	795b      	ldrb	r3, [r3, #5]
 8019ddc:	2b00      	cmp	r3, #0
 8019dde:	d105      	bne.n	8019dec <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8019de0:	687b      	ldr	r3, [r7, #4]
 8019de2:	f103 33ff 	add.w	r3, r3, #4294967295
 8019de6:	4618      	mov	r0, r3
 8019de8:	f7ff fd44 	bl	8019874 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 8019dec:	687b      	ldr	r3, [r7, #4]
 8019dee:	f103 33ff 	add.w	r3, r3, #4294967295
 8019df2:	f04f 0201 	mov.w	r2, #1
 8019df6:	fa02 f303 	lsl.w	r3, r2, r3
 8019dfa:	ea6f 0203 	mvn.w	r2, r3
 8019dfe:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8019e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019e06:	681b      	ldr	r3, [r3, #0]
 8019e08:	401a      	ands	r2, r3
 8019e0a:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8019e0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019e12:	601a      	str	r2, [r3, #0]
  }

  return Error;
 8019e14:	68fb      	ldr	r3, [r7, #12]

}
 8019e16:	4618      	mov	r0, r3
 8019e18:	f107 0710 	add.w	r7, r7, #16
 8019e1c:	46bd      	mov	sp, r7
 8019e1e:	bd80      	pop	{r7, pc}

08019e20 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 8019e20:	b480      	push	{r7}
 8019e22:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 8019e24:	f240 73a4 	movw	r3, #1956	; 0x7a4
 8019e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019e2c:	681b      	ldr	r3, [r3, #0]
}
 8019e2e:	4618      	mov	r0, r3
 8019e30:	46bd      	mov	sp, r7
 8019e32:	bc80      	pop	{r7}
 8019e34:	4770      	bx	lr
 8019e36:	bf00      	nop

08019e38 <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 8019e38:	b480      	push	{r7}
 8019e3a:	b085      	sub	sp, #20
 8019e3c:	af00      	add	r7, sp, #0
 8019e3e:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 8019e40:	687a      	ldr	r2, [r7, #4]
 8019e42:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 8019e46:	f2c0 0301 	movt	r3, #1
 8019e4a:	fb03 f302 	mul.w	r3, r3, r2
 8019e4e:	60fb      	str	r3, [r7, #12]
  return Count;
 8019e50:	68fb      	ldr	r3, [r7, #12]
}
 8019e52:	4618      	mov	r0, r3
 8019e54:	f107 0714 	add.w	r7, r7, #20
 8019e58:	46bd      	mov	sp, r7
 8019e5a:	bc80      	pop	{r7}
 8019e5c:	4770      	bx	lr
 8019e5e:	bf00      	nop

08019e60 <_malloc_r>:
 *  Size bytes of storage available. If the space is available, malloc returns a
 *  pointer to a newly allocated block as its result. *
 * This API is only applicable for XMC4500 device
 */
void* _malloc_r( struct _reent* Rptr, size_t Size )
{
 8019e60:	b580      	push	{r7, lr}
 8019e62:	b082      	sub	sp, #8
 8019e64:	af00      	add	r7, sp, #0
 8019e66:	6078      	str	r0, [r7, #4]
 8019e68:	6039      	str	r1, [r7, #0]
/* Call malloc function of GMM App. */
  return (GMM001_malloc(Size)); 
 8019e6a:	6838      	ldr	r0, [r7, #0]
 8019e6c:	f004 f9ce 	bl	801e20c <GMM001_malloc>
 8019e70:	4603      	mov	r3, r0
}
 8019e72:	4618      	mov	r0, r3
 8019e74:	f107 0708 	add.w	r7, r7, #8
 8019e78:	46bd      	mov	sp, r7
 8019e7a:	bd80      	pop	{r7, pc}

08019e7c <_calloc_r>:
 * but the memory block is initialized to all zero bytes. *
 * This API is only applicable for XMC4500 device
 */
/* <<<DD_SLTHA003_API_2>>> */
void* _calloc_r( struct _reent *Rptr, size_t NoOfElem, size_t ElemSize )
{
 8019e7c:	b580      	push	{r7, lr}
 8019e7e:	b086      	sub	sp, #24
 8019e80:	af00      	add	r7, sp, #0
 8019e82:	60f8      	str	r0, [r7, #12]
 8019e84:	60b9      	str	r1, [r7, #8]
 8019e86:	607a      	str	r2, [r7, #4]
  void *MemPtr = NULL;
 8019e88:	f04f 0300 	mov.w	r3, #0
 8019e8c:	617b      	str	r3, [r7, #20]
/* Call malloc function of GMM App. */
  MemPtr = GMM001_malloc( NoOfElem * ElemSize);
 8019e8e:	68bb      	ldr	r3, [r7, #8]
 8019e90:	687a      	ldr	r2, [r7, #4]
 8019e92:	fb02 f303 	mul.w	r3, r2, r3
 8019e96:	4618      	mov	r0, r3
 8019e98:	f004 f9b8 	bl	801e20c <GMM001_malloc>
 8019e9c:	6178      	str	r0, [r7, #20]
  memset(MemPtr, 0, (NoOfElem * ElemSize));
 8019e9e:	68bb      	ldr	r3, [r7, #8]
 8019ea0:	687a      	ldr	r2, [r7, #4]
 8019ea2:	fb02 f303 	mul.w	r3, r2, r3
 8019ea6:	6978      	ldr	r0, [r7, #20]
 8019ea8:	f04f 0100 	mov.w	r1, #0
 8019eac:	461a      	mov	r2, r3
 8019eae:	f008 f8d7 	bl	8022060 <memset>
  return MemPtr;
 8019eb2:	697b      	ldr	r3, [r7, #20]
}
 8019eb4:	4618      	mov	r0, r3
 8019eb6:	f107 0718 	add.w	r7, r7, #24
 8019eba:	46bd      	mov	sp, r7
 8019ebc:	bd80      	pop	{r7, pc}
 8019ebe:	bf00      	nop

08019ec0 <_free_r>:
 * object as the argument. *
 * This API is only applicable for XMC4500 device
 */ 
/* <<<DD_SLTHA003_API_3>>> */
void _free_r( struct _reent *Rptr, void *Ptr )
{
 8019ec0:	b580      	push	{r7, lr}
 8019ec2:	b082      	sub	sp, #8
 8019ec4:	af00      	add	r7, sp, #0
 8019ec6:	6078      	str	r0, [r7, #4]
 8019ec8:	6039      	str	r1, [r7, #0]
/* Call free function of GMM App. */
  GMM001_free(Ptr);
 8019eca:	6838      	ldr	r0, [r7, #0]
 8019ecc:	f004 fa3a 	bl	801e344 <GMM001_free>
}
 8019ed0:	f107 0708 	add.w	r7, r7, #8
 8019ed4:	46bd      	mov	sp, r7
 8019ed6:	bd80      	pop	{r7, pc}

08019ed8 <_realloc_r>:
 * object matches the contents of the original object. *
 * This API is only applicable for XMC4500 device
 */
/* <<<DD_SLTHA003_API_4>>> */
void* _realloc_r( struct _reent *Rptr, void *Ptr, size_t Size )
{
 8019ed8:	b580      	push	{r7, lr}
 8019eda:	b084      	sub	sp, #16
 8019edc:	af00      	add	r7, sp, #0
 8019ede:	60f8      	str	r0, [r7, #12]
 8019ee0:	60b9      	str	r1, [r7, #8]
 8019ee2:	607a      	str	r2, [r7, #4]
/* Call realloc function of GMM App. */
  return (GMM001_realloc( Size, Ptr));
 8019ee4:	6878      	ldr	r0, [r7, #4]
 8019ee6:	68b9      	ldr	r1, [r7, #8]
 8019ee8:	f004 f9bc 	bl	801e264 <GMM001_realloc>
 8019eec:	4603      	mov	r3, r0
}
 8019eee:	4618      	mov	r0, r3
 8019ef0:	f107 0710 	add.w	r7, r7, #16
 8019ef4:	46bd      	mov	sp, r7
 8019ef6:	bd80      	pop	{r7, pc}

08019ef8 <_gettimeofday_r>:
/* <<<DD_SLTHA003_API_5>>> */
/*
 * This function gets the calendar time in seconds.
 */
SLTHA003_Time()
{
 8019ef8:	b580      	push	{r7, lr}
 8019efa:	b088      	sub	sp, #32
 8019efc:	af00      	add	r7, sp, #0
 8019efe:	60f8      	str	r0, [r7, #12]
 8019f00:	60b9      	str	r1, [r7, #8]
 8019f02:	607a      	str	r2, [r7, #4]
   time_t Seconds ;
   status_t Status;
#if defined (__GNUC__)
       struct timezone *TimeZonePtr;
#endif
   if (TimePtr)
 8019f04:	68bb      	ldr	r3, [r7, #8]
 8019f06:	2b00      	cmp	r3, #0
 8019f08:	d00f      	beq.n	8019f2a <_gettimeofday_r+0x32>
   {
     Status = RTC001_Time(&Seconds);
 8019f0a:	f107 0314 	add.w	r3, r7, #20
 8019f0e:	4618      	mov	r0, r3
 8019f10:	f000 fc22 	bl	801a758 <RTC001_Time>
 8019f14:	61f8      	str	r0, [r7, #28]
     if (Status == (uint32_t)DAVEApp_SUCCESS)
 8019f16:	69fb      	ldr	r3, [r7, #28]
 8019f18:	2b00      	cmp	r3, #0
 8019f1a:	d106      	bne.n	8019f2a <_gettimeofday_r+0x32>
     {
#if defined (__GNUC__)
      TimePtr->tv_sec =  Seconds;
 8019f1c:	697a      	ldr	r2, [r7, #20]
 8019f1e:	68bb      	ldr	r3, [r7, #8]
 8019f20:	601a      	str	r2, [r3, #0]
      TimePtr->tv_usec = 0;
 8019f22:	68bb      	ldr	r3, [r7, #8]
 8019f24:	f04f 0200 	mov.w	r2, #0
 8019f28:	605a      	str	r2, [r3, #4]
#endif
    }
  }
#if defined (__GNUC__)
  /*  Return fixed data for the timezone */
  TimeZonePtr =  (struct timezone *)TimeZone;
 8019f2a:	687b      	ldr	r3, [r7, #4]
 8019f2c:	61bb      	str	r3, [r7, #24]
	TimeZonePtr->tz_minuteswest = 0;
 8019f2e:	69bb      	ldr	r3, [r7, #24]
 8019f30:	f04f 0200 	mov.w	r2, #0
 8019f34:	601a      	str	r2, [r3, #0]
  TimeZonePtr->tz_dsttime = 0;
 8019f36:	69bb      	ldr	r3, [r7, #24]
 8019f38:	f04f 0200 	mov.w	r2, #0
 8019f3c:	605a      	str	r2, [r3, #4]
#endif
  return (int)Seconds;
 8019f3e:	697b      	ldr	r3, [r7, #20]
}
 8019f40:	4618      	mov	r0, r3
 8019f42:	f107 0720 	add.w	r7, r7, #32
 8019f46:	46bd      	mov	sp, r7
 8019f48:	bd80      	pop	{r7, pc}
 8019f4a:	bf00      	nop

08019f4c <_times_r>:
/* <<<DD_SLTHA003_API_6>>> */
/*
 * This function gets the processor time. 
 */
SLTHA003_Clock()
{
 8019f4c:	b480      	push	{r7}
 8019f4e:	b083      	sub	sp, #12
 8019f50:	af00      	add	r7, sp, #0
 8019f52:	6078      	str	r0, [r7, #4]
 8019f54:	6039      	str	r1, [r7, #0]
#if  defined (__GNUC__)
  TmsPtr->tms_utime = 0;
 8019f56:	683b      	ldr	r3, [r7, #0]
 8019f58:	f04f 0200 	mov.w	r2, #0
 8019f5c:	601a      	str	r2, [r3, #0]
  TmsPtr->tms_stime = 0;
 8019f5e:	683b      	ldr	r3, [r7, #0]
 8019f60:	f04f 0200 	mov.w	r2, #0
 8019f64:	605a      	str	r2, [r3, #4]
  TmsPtr->tms_cutime = 0;
 8019f66:	683b      	ldr	r3, [r7, #0]
 8019f68:	f04f 0200 	mov.w	r2, #0
 8019f6c:	609a      	str	r2, [r3, #8]
  TmsPtr->tms_cstime = 0;
 8019f6e:	683b      	ldr	r3, [r7, #0]
 8019f70:	f04f 0200 	mov.w	r2, #0
 8019f74:	60da      	str	r2, [r3, #12]
#endif
  return 0;
 8019f76:	f04f 0300 	mov.w	r3, #0
}
 8019f7a:	4618      	mov	r0, r3
 8019f7c:	f107 070c 	add.w	r7, r7, #12
 8019f80:	46bd      	mov	sp, r7
 8019f82:	bc80      	pop	{r7}
 8019f84:	4770      	bx	lr
 8019f86:	bf00      	nop

08019f88 <RTC001_lInit>:
 *  Initialization function for the app. Configures the registers
 *  based on options selected in UI.
 */ 

static void  RTC001_lInit(const RTC001_HandleType* Handle)
{
 8019f88:	b580      	push	{r7, lr}
 8019f8a:	b084      	sub	sp, #16
 8019f8c:	af00      	add	r7, sp, #0
 8019f8e:	6078      	str	r0, [r7, #4]
  
  /* Used to store the return status */
  uint32_t status = (uint32_t) RTC001App_SUCCESS;
 8019f90:	f04f 0300 	mov.w	r3, #0
 8019f94:	60fb      	str	r3, [r7, #12]

  /* Used to store the value that needs to be loaded to register */
  uint32_t uRegValue = 0U;
 8019f96:	f04f 0300 	mov.w	r3, #0
 8019f9a:	60bb      	str	r3, [r7, #8]
   SCU_GENERAL->PASSWD = 0x000000C3UL;
   uRegValue = 0U;
  #endif
  
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR = \
 8019f9c:	f244 0374 	movw	r3, #16500	; 0x4074
 8019fa0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8019fa4:	f04f 52f8 	mov.w	r2, #520093696	; 0x1f000000
 8019fa8:	60da      	str	r2, [r3, #12]
      (uint32_t)(SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | \
	   SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);
	   
  if ((((RTC->CTR & RTC_CTR_ENB_Msk) >> RTC_CTR_ENB_Pos) == 0U ) || \
 8019faa:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 8019fae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8019fb2:	685b      	ldr	r3, [r3, #4]
 8019fb4:	f003 0301 	and.w	r3, r3, #1
 8019fb8:	2b00      	cmp	r3, #0
 8019fba:	d003      	beq.n	8019fc4 <RTC001_lInit+0x3c>
     (Handle->RTCInitOnce != RTC001_INITONCE_ENABLE))
 8019fbc:	687b      	ldr	r3, [r7, #4]
 8019fbe:	785b      	ldrb	r3, [r3, #1]
  SCU_INTERRUPT->SRCLR = \
      (uint32_t)(SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | \
	   SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);
	   
  if ((((RTC->CTR & RTC_CTR_ENB_Msk) >> RTC_CTR_ENB_Pos) == 0U ) || \
 8019fc0:	2b01      	cmp	r3, #1
 8019fc2:	d009      	beq.n	8019fd8 <RTC001_lInit+0x50>
     (Handle->RTCInitOnce != RTC001_INITONCE_ENABLE))
  {
     /* <<<DD_RTC001_API_4>>> */
	 /* RTC disabled to set the time */
     status = RTC001_Disable();
 8019fc4:	f000 f98e 	bl	801a2e4 <RTC001_Disable>
 8019fc8:	60f8      	str	r0, [r7, #12]
     /*Assert status == RTC001App_SUCCESS*/
     DBG002_I(status == RTC001App_SUCCESS);
     /* Calendar time and date set in RTC registers */
     status = RTC001_Clock_SetTime(&timeptr1);
 8019fca:	f240 1084 	movw	r0, #388	; 0x184
 8019fce:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8019fd2:	f000 fb0f 	bl	801a5f4 <RTC001_Clock_SetTime>
 8019fd6:	60f8      	str	r0, [r7, #12]
     /*Assert status == RTC001App_SUCCESS*/
     DBG002_I(status == RTC001App_SUCCESS);
  }
  
  /* Wait for Mirror register update */
  while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 8019fd8:	bf00      	nop
 8019fda:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8019fde:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8019fe2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8019fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8019fea:	2b00      	cmp	r3, #0
 8019fec:	d1f5      	bne.n	8019fda <RTC001_lInit+0x52>
  {}
  /* Enable the RTC module */
  RTC->CTR |= (((uint32_t)Handle->RTCEnable) << RTC_CTR_ENB_Pos);
 8019fee:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 8019ff2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8019ff6:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 8019ffa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8019ffe:	6851      	ldr	r1, [r2, #4]
 801a000:	687a      	ldr	r2, [r7, #4]
 801a002:	7812      	ldrb	r2, [r2, #0]
 801a004:	430a      	orrs	r2, r1
 801a006:	605a      	str	r2, [r3, #4]
  
  /* Enable interrupt on alarm event  */
  RTC->MSKSR |= (((uint32_t)Handle->RTCAlarmInterrupt) << RTC_MSKSR_MAI_Pos);
 801a008:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a00c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a010:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801a014:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801a018:	6911      	ldr	r1, [r2, #16]
 801a01a:	687a      	ldr	r2, [r7, #4]
 801a01c:	7ad2      	ldrb	r2, [r2, #11]
 801a01e:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801a022:	430a      	orrs	r2, r1
 801a024:	611a      	str	r2, [r3, #16]

  #if (UC_FAMILY == XMC4)
   
   /* Enable RTC alarm interrupt in SCU */
   SCU_INTERRUPT->SRMSK |= (((uint32_t)Handle->RTCAlarmInterrupt) << \
 801a026:	f244 0374 	movw	r3, #16500	; 0x4074
 801a02a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a02e:	f244 0274 	movw	r2, #16500	; 0x4074
 801a032:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801a036:	6891      	ldr	r1, [r2, #8]
 801a038:	687a      	ldr	r2, [r7, #4]
 801a03a:	7ad2      	ldrb	r2, [r2, #11]
 801a03c:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801a040:	430a      	orrs	r2, r1
 801a042:	609a      	str	r2, [r3, #8]
   SCU_INTERRUPT_SRMSK_AI_Pos);   
  
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
 801a044:	687b      	ldr	r3, [r7, #4]
 801a046:	7b5b      	ldrb	r3, [r3, #13]
 801a048:	ea4f 0283 	mov.w	r2, r3, lsl #2
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
 801a04c:	687b      	ldr	r3, [r7, #4]
 801a04e:	7b9b      	ldrb	r3, [r3, #14]
 801a050:	ea4f 2303 	mov.w	r3, r3, lsl #8
   SCU_INTERRUPT_SRMSK_AI_Pos);   
  
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
 801a054:	431a      	orrs	r2, r3
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
 801a056:	687b      	ldr	r3, [r7, #4]
 801a058:	7bdb      	ldrb	r3, [r3, #15]
 801a05a:	ea4f 2343 	mov.w	r3, r3, lsl #9
  
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
 801a05e:	431a      	orrs	r2, r3
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
			 ((uint32_t)Handle->RTCHibPeriodicHourEvent << RTC_CTR_EHOC_Pos)| \
 801a060:	687b      	ldr	r3, [r7, #4]
 801a062:	7c1b      	ldrb	r3, [r3, #16]
 801a064:	ea4f 2383 	mov.w	r3, r3, lsl #10
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
 801a068:	431a      	orrs	r2, r3
			 ((uint32_t)Handle->RTCHibPeriodicHourEvent << RTC_CTR_EHOC_Pos)| \
			 ((uint32_t)Handle->RTCHibPeriodicDayEvent << RTC_CTR_EDAC_Pos) | \
 801a06a:	687b      	ldr	r3, [r7, #4]
 801a06c:	7c5b      	ldrb	r3, [r3, #17]
 801a06e:	ea4f 23c3 	mov.w	r3, r3, lsl #11
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
			 ((uint32_t)Handle->RTCHibPeriodicHourEvent << RTC_CTR_EHOC_Pos)| \
 801a072:	431a      	orrs	r2, r3
			 ((uint32_t)Handle->RTCHibPeriodicDayEvent << RTC_CTR_EDAC_Pos) | \
			 ((uint32_t)Handle->RTCHibPeriodicMonthEvent << RTC_CTR_EMOC_Pos)| \
 801a074:	687b      	ldr	r3, [r7, #4]
 801a076:	7c9b      	ldrb	r3, [r3, #18]
 801a078:	ea4f 3343 	mov.w	r3, r3, lsl #13
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
			 ((uint32_t)Handle->RTCHibPeriodicHourEvent << RTC_CTR_EHOC_Pos)| \
			 ((uint32_t)Handle->RTCHibPeriodicDayEvent << RTC_CTR_EDAC_Pos) | \
 801a07c:	431a      	orrs	r2, r3
			 ((uint32_t)Handle->RTCHibPeriodicMonthEvent << RTC_CTR_EMOC_Pos)| \
			 ((uint32_t)Handle->RTCHibPeriodicYearEvent << RTC_CTR_EYEC_Pos));
 801a07e:	687b      	ldr	r3, [r7, #4]
 801a080:	7cdb      	ldrb	r3, [r3, #19]
 801a082:	ea4f 3383 	mov.w	r3, r3, lsl #14
   SCU_INTERRUPT_SRMSK_AI_Pos);   
  
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
 801a086:	4313      	orrs	r3, r2
 801a088:	60bb      	str	r3, [r7, #8]
			 ((uint32_t)Handle->RTCHibPeriodicYearEvent << RTC_CTR_EYEC_Pos));
   /**
    * Program Control Register (CTR)
    */
   /* Wait for Mirror register update */
   while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801a08a:	bf00      	nop
 801a08c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801a090:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a094:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801a098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801a09c:	2b00      	cmp	r3, #0
 801a09e:	d1f5      	bne.n	801a08c <RTC001_lInit+0x104>
   {}
   RTC->CTR |= uRegValue;
 801a0a0:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a0a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a0a8:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801a0ac:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801a0b0:	6851      	ldr	r1, [r2, #4]
 801a0b2:	68ba      	ldr	r2, [r7, #8]
 801a0b4:	430a      	orrs	r2, r1
 801a0b6:	605a      	str	r2, [r3, #4]
   
  #endif

   while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801a0b8:	bf00      	nop
 801a0ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801a0be:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a0c2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801a0c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801a0ca:	2b00      	cmp	r3, #0
 801a0cc:	d1f5      	bne.n	801a0ba <RTC001_lInit+0x132>
   {}
   /*Configure RTC prescaler*/
   RTC->CTR = (((uint32_t)Handle->DividerValue << (uint32_t)RTC_CTR_DIV_Pos) & \
 801a0ce:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a0d2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a0d6:	687a      	ldr	r2, [r7, #4]
 801a0d8:	8852      	ldrh	r2, [r2, #2]
 801a0da:	ea4f 4102 	mov.w	r1, r2, lsl #16
              (uint32_t)RTC_CTR_DIV_Msk) | \
    	      (RTC->CTR & ((uint32_t)~((uint32_t)RTC_CTR_DIV_Msk)));
 801a0de:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801a0e2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801a0e6:	6852      	ldr	r2, [r2, #4]
 801a0e8:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801a0ec:	ea4f 4212 	mov.w	r2, r2, lsr #16

   while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
   {}
   /*Configure RTC prescaler*/
   RTC->CTR = (((uint32_t)Handle->DividerValue << (uint32_t)RTC_CTR_DIV_Pos) & \
              (uint32_t)RTC_CTR_DIV_Msk) | \
 801a0f0:	430a      	orrs	r2, r1
  #endif

   while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
   {}
   /*Configure RTC prescaler*/
   RTC->CTR = (((uint32_t)Handle->DividerValue << (uint32_t)RTC_CTR_DIV_Pos) & \
 801a0f2:	605a      	str	r2, [r3, #4]
              (uint32_t)RTC_CTR_DIV_Msk) | \
    	      (RTC->CTR & ((uint32_t)~((uint32_t)RTC_CTR_DIV_Msk)));
					
  /* Reset the variable */
  uRegValue = 0U;
 801a0f4:	f04f 0300 	mov.w	r3, #0
 801a0f8:	60bb      	str	r3, [r7, #8]
  
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
 801a0fa:	687b      	ldr	r3, [r7, #4]
 801a0fc:	795b      	ldrb	r3, [r3, #5]
 801a0fe:	461a      	mov	r2, r3
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
 801a100:	687b      	ldr	r3, [r7, #4]
 801a102:	799b      	ldrb	r3, [r3, #6]
 801a104:	ea4f 0343 	mov.w	r3, r3, lsl #1
  uRegValue = 0U;
  
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
 801a108:	431a      	orrs	r2, r3
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
            ((uint32_t)Handle->RTCPeriodicHourInterrupt<<RTC_MSKSR_MPHO_Pos) | \
 801a10a:	687b      	ldr	r3, [r7, #4]
 801a10c:	79db      	ldrb	r3, [r3, #7]
 801a10e:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
 801a112:	431a      	orrs	r2, r3
            ((uint32_t)Handle->RTCPeriodicHourInterrupt<<RTC_MSKSR_MPHO_Pos) | \
			((uint32_t)Handle->RTCPeriodicDayInterrupt<<RTC_MSKSR_MPDA_Pos) | \
 801a114:	687b      	ldr	r3, [r7, #4]
 801a116:	7a1b      	ldrb	r3, [r3, #8]
 801a118:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
            ((uint32_t)Handle->RTCPeriodicHourInterrupt<<RTC_MSKSR_MPHO_Pos) | \
 801a11c:	431a      	orrs	r2, r3
			((uint32_t)Handle->RTCPeriodicDayInterrupt<<RTC_MSKSR_MPDA_Pos) | \
			((uint32_t)Handle->RTCPeriodicMonthInterrupt<< RTC_MSKSR_MPMO_Pos)|\
 801a11e:	687b      	ldr	r3, [r7, #4]
 801a120:	7a5b      	ldrb	r3, [r3, #9]
 801a122:	ea4f 1343 	mov.w	r3, r3, lsl #5
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
            ((uint32_t)Handle->RTCPeriodicHourInterrupt<<RTC_MSKSR_MPHO_Pos) | \
			((uint32_t)Handle->RTCPeriodicDayInterrupt<<RTC_MSKSR_MPDA_Pos) | \
 801a126:	431a      	orrs	r2, r3
			((uint32_t)Handle->RTCPeriodicMonthInterrupt<< RTC_MSKSR_MPMO_Pos)|\
			((uint32_t)Handle->RTCPeriodicYearInterrupt<< RTC_MSKSR_MPYE_Pos));
 801a128:	687b      	ldr	r3, [r7, #4]
 801a12a:	7a9b      	ldrb	r3, [r3, #10]
 801a12c:	ea4f 1383 	mov.w	r3, r3, lsl #6
  uRegValue = 0U;
  
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
 801a130:	4313      	orrs	r3, r2
 801a132:	60bb      	str	r3, [r7, #8]
			((uint32_t)Handle->RTCPeriodicMonthInterrupt<< RTC_MSKSR_MPMO_Pos)|\
			((uint32_t)Handle->RTCPeriodicYearInterrupt<< RTC_MSKSR_MPYE_Pos));
  /**
   * Program Service Request Mask Register (MSKSR)
   */
  RTC->MSKSR |= uRegValue;
 801a134:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a138:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a13c:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801a140:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801a144:	6911      	ldr	r1, [r2, #16]
 801a146:	68ba      	ldr	r2, [r7, #8]
 801a148:	430a      	orrs	r2, r1
 801a14a:	611a      	str	r2, [r3, #16]

  #if (UC_FAMILY == XMC4)
   /* Enable RTC periodic interrupt in SCU 
    * when any of the periodic interrupts are enabled
    */
   if (uRegValue != 0U)
 801a14c:	68bb      	ldr	r3, [r7, #8]
 801a14e:	2b00      	cmp	r3, #0
 801a150:	d00b      	beq.n	801a16a <RTC001_lInit+0x1e2>
   {
     SCU_INTERRUPT->SRMSK |= (uint32_t)SCU_INTERRUPT_SRMSK_PI_Msk;       
 801a152:	f244 0374 	movw	r3, #16500	; 0x4074
 801a156:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a15a:	f244 0274 	movw	r2, #16500	; 0x4074
 801a15e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801a162:	6892      	ldr	r2, [r2, #8]
 801a164:	f042 0202 	orr.w	r2, r2, #2
 801a168:	609a      	str	r2, [r3, #8]
   }
   /* Register User defined Event Handler for Timer function
    * when user defines the handler name in the UI
    */
   #ifdef RTC001_EVENTTRIGTOSCU
   	if ((Handle->RTC001_PI_Listener != NULL) && (uRegValue != 0U))
 801a16a:	687b      	ldr	r3, [r7, #4]
 801a16c:	695b      	ldr	r3, [r3, #20]
 801a16e:	2b00      	cmp	r3, #0
 801a170:	d00b      	beq.n	801a18a <RTC001_lInit+0x202>
 801a172:	68bb      	ldr	r3, [r7, #8]
 801a174:	2b00      	cmp	r3, #0
 801a176:	d008      	beq.n	801a18a <RTC001_lInit+0x202>
	{
     NVIC_SCU001_RegisterCallback(NVIC_SCU001_PI,Handle->RTC001_PI_Listener,0U);
 801a178:	687b      	ldr	r3, [r7, #4]
 801a17a:	695b      	ldr	r3, [r3, #20]
 801a17c:	f04f 0001 	mov.w	r0, #1
 801a180:	4619      	mov	r1, r3
 801a182:	f04f 0200 	mov.w	r2, #0
 801a186:	f002 fb2d 	bl	801c7e4 <NVIC_SCU001_RegisterCallback>
  if (status != (uint32_t)RTC001App_SUCCESS)
  {
    DBG002_ERROR(APP_GID, 0, 4,status);
  }
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
}
 801a18a:	f107 0710 	add.w	r7, r7, #16
 801a18e:	46bd      	mov	sp, r7
 801a190:	bd80      	pop	{r7, pc}
 801a192:	bf00      	nop

0801a194 <RTC001_Init>:
/*
 *  Initialization function for the app. Configures the registers
 *  based on options selected in UI.
 */
void RTC001_Init(void)
{
 801a194:	b580      	push	{r7, lr}
 801a196:	af00      	add	r7, sp, #0
	RTC001_lInit(&RTC001_Handle);
 801a198:	f647 70a4 	movw	r0, #32676	; 0x7fa4
 801a19c:	f6c0 0002 	movt	r0, #2050	; 0x802
 801a1a0:	f7ff fef2 	bl	8019f88 <RTC001_lInit>

}
 801a1a4:	bd80      	pop	{r7, pc}
 801a1a6:	bf00      	nop

0801a1a8 <RTC001_DeInit>:
/*
 *  Deinitialization function which initializes the App internal data
 *  structures to default values. 
 */
void  RTC001_DeInit(void)
{
 801a1a8:	b480      	push	{r7}
 801a1aa:	af00      	add	r7, sp, #0
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_2>>> */
  /* Wait for Mirror register update */
  while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801a1ac:	bf00      	nop
 801a1ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801a1b2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a1b6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801a1ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801a1be:	2b00      	cmp	r3, #0
 801a1c0:	d1f5      	bne.n	801a1ae <RTC001_DeInit+0x6>
  {}
  /* Clear the RTC Control registers */
  RTC->CTR &= (0xFFFF0000U);
 801a1c2:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a1c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a1ca:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801a1ce:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801a1d2:	6852      	ldr	r2, [r2, #4]
 801a1d4:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801a1d8:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801a1dc:	605a      	str	r2, [r3, #4]
  
  /* Clear the Service Request Mask Register */  
  RTC->MSKSR = 0x00000000U;
 801a1de:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a1e2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a1e6:	f04f 0200 	mov.w	r2, #0
 801a1ea:	611a      	str	r2, [r3, #16]
  
  /* Clear the Clear Service Request Register */ 
  RTC->CLRSR |= 0x0000016FU;
 801a1ec:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a1f0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a1f4:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801a1f8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801a1fc:	6952      	ldr	r2, [r2, #20]
 801a1fe:	f442 72b7 	orr.w	r2, r2, #366	; 0x16e
 801a202:	f042 0201 	orr.w	r2, r2, #1
 801a206:	615a      	str	r2, [r3, #20]
      	
  /* Clear the RTC Time registers */ 
  while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801a208:	bf00      	nop
 801a20a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801a20e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a212:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801a216:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 801a21a:	2b00      	cmp	r3, #0
 801a21c:	d1f5      	bne.n	801a20a <RTC001_DeInit+0x62>
         SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
  {}
  RTC->TIM0 = 0x00000000U;
 801a21e:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a222:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a226:	f04f 0200 	mov.w	r2, #0
 801a22a:	621a      	str	r2, [r3, #32]
  RTC->TIM1 = 0x00000000U;
 801a22c:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a230:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a234:	f04f 0200 	mov.w	r2, #0
 801a238:	625a      	str	r2, [r3, #36]	; 0x24
 
  /* Clear the Alarm registers */  
  while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
 801a23a:	bf00      	nop
 801a23c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801a240:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a244:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801a248:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801a24c:	2b00      	cmp	r3, #0
 801a24e:	d1f5      	bne.n	801a23c <RTC001_DeInit+0x94>
         SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
  {}
  RTC->ATIM0 = 0x00000000U;
 801a250:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a254:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a258:	f04f 0200 	mov.w	r2, #0
 801a25c:	619a      	str	r2, [r3, #24]
  RTC->ATIM1 = 0x00000000U;
 801a25e:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a262:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a266:	f04f 0200 	mov.w	r2, #0
 801a26a:	61da      	str	r2, [r3, #28]
  
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR |= (uint32_t)\
 801a26c:	f244 0374 	movw	r3, #16500	; 0x4074
 801a270:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a274:	f244 0274 	movw	r2, #16500	; 0x4074
 801a278:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801a27c:	68d2      	ldr	r2, [r2, #12]
 801a27e:	f042 52f8 	orr.w	r2, r2, #520093696	; 0x1f000000
 801a282:	60da      	str	r2, [r3, #12]
    (SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);    
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
}
 801a284:	46bd      	mov	sp, r7
 801a286:	bc80      	pop	{r7}
 801a288:	4770      	bx	lr
 801a28a:	bf00      	nop

0801a28c <RTC001_Enable>:
 * Note : This function is not required after Initialization if the RTC Enable 
 *        UI option is checked. 
 *
 */
uint32_t  RTC001_Enable(void)
{  
 801a28c:	b480      	push	{r7}
 801a28e:	af00      	add	r7, sp, #0
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_3>>> */
 
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR |= (uint32_t)\
 801a290:	f244 0374 	movw	r3, #16500	; 0x4074
 801a294:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a298:	f244 0274 	movw	r2, #16500	; 0x4074
 801a29c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801a2a0:	68d2      	ldr	r2, [r2, #12]
 801a2a2:	f042 52f8 	orr.w	r2, r2, #520093696	; 0x1f000000
 801a2a6:	60da      	str	r2, [r3, #12]
    (SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);
  /* Wait for Mirror register update */
  while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801a2a8:	bf00      	nop
 801a2aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801a2ae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a2b2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801a2b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801a2ba:	2b00      	cmp	r3, #0
 801a2bc:	d1f5      	bne.n	801a2aa <RTC001_Enable+0x1e>
  {}
  /* Enable the RTC module */
  RTC->CTR  |= ((uint32_t)(RTC_CTR_ENB_Msk));
 801a2be:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a2c2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a2c6:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801a2ca:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801a2ce:	6852      	ldr	r2, [r2, #4]
 801a2d0:	f042 0201 	orr.w	r2, r2, #1
 801a2d4:	605a      	str	r2, [r3, #4]

  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return ((uint32_t)RTC001App_SUCCESS);
 801a2d6:	f04f 0300 	mov.w	r3, #0
}
 801a2da:	4618      	mov	r0, r3
 801a2dc:	46bd      	mov	sp, r7
 801a2de:	bc80      	pop	{r7}
 801a2e0:	4770      	bx	lr
 801a2e2:	bf00      	nop

0801a2e4 <RTC001_Disable>:
/*
 *  The function disables the RTC module.
 */
 
uint32_t  RTC001_Disable(void)
{
 801a2e4:	b480      	push	{r7}
 801a2e6:	af00      	add	r7, sp, #0
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_4>>> */

  /* Wait for Mirror register update */
  while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801a2e8:	bf00      	nop
 801a2ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801a2ee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a2f2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801a2f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801a2fa:	2b00      	cmp	r3, #0
 801a2fc:	d1f5      	bne.n	801a2ea <RTC001_Disable+0x6>
  {}
  /* Disable the RTC module */
  RTC->CTR &= (uint32_t)(~(RTC_CTR_ENB_Msk));
 801a2fe:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a302:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a306:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801a30a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801a30e:	6852      	ldr	r2, [r2, #4]
 801a310:	f022 0201 	bic.w	r2, r2, #1
 801a314:	605a      	str	r2, [r3, #4]
      	
  /* Clear the RTC Time registers */ 
  while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801a316:	bf00      	nop
 801a318:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801a31c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a320:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801a324:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 801a328:	2b00      	cmp	r3, #0
 801a32a:	d1f5      	bne.n	801a318 <RTC001_Disable+0x34>
         SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
  {}
  RTC->TIM0 = 0x00000000U;
 801a32c:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a330:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a334:	f04f 0200 	mov.w	r2, #0
 801a338:	621a      	str	r2, [r3, #32]
  RTC->TIM1 = 0x00000000U;
 801a33a:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a33e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a342:	f04f 0200 	mov.w	r2, #0
 801a346:	625a      	str	r2, [r3, #36]	; 0x24
 
  /* Clear the Alarm registers */  
  while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
 801a348:	bf00      	nop
 801a34a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801a34e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a352:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801a356:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801a35a:	2b00      	cmp	r3, #0
 801a35c:	d1f5      	bne.n	801a34a <RTC001_Disable+0x66>
         SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
  {}
  RTC->ATIM0 = 0x00000000U;
 801a35e:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a362:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a366:	f04f 0200 	mov.w	r2, #0
 801a36a:	619a      	str	r2, [r3, #24]
  RTC->ATIM1 = 0x00000000U;
 801a36c:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a370:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a374:	f04f 0200 	mov.w	r2, #0
 801a378:	61da      	str	r2, [r3, #28]
  
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR |= (uint32_t)\
 801a37a:	f244 0374 	movw	r3, #16500	; 0x4074
 801a37e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a382:	f244 0274 	movw	r2, #16500	; 0x4074
 801a386:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801a38a:	68d2      	ldr	r2, [r2, #12]
 801a38c:	f042 52f8 	orr.w	r2, r2, #520093696	; 0x1f000000
 801a390:	60da      	str	r2, [r3, #12]
    (SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);    
  							
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return ((uint32_t)RTC001App_SUCCESS);
 801a392:	f04f 0300 	mov.w	r3, #0
}
 801a396:	4618      	mov	r0, r3
 801a398:	46bd      	mov	sp, r7
 801a39a:	bc80      	pop	{r7}
 801a39c:	4770      	bx	lr
 801a39e:	bf00      	nop

0801a3a0 <RTC001_GetFlagStatus>:

/*
 *  The function gets RTC status flag for Alarm and Periodic Timer Events.
 */	
uint32_t  RTC001_GetFlagStatus(RTC001_FlagType Flag)
{
 801a3a0:	b480      	push	{r7}
 801a3a2:	b085      	sub	sp, #20
 801a3a4:	af00      	add	r7, sp, #0
 801a3a6:	4603      	mov	r3, r0
 801a3a8:	80fb      	strh	r3, [r7, #6]
  uint32_t status = (uint32_t) RTC001_RESET;
 801a3aa:	f04f 0304 	mov.w	r3, #4
 801a3ae:	60fb      	str	r3, [r7, #12]
  uint32_t StatusValue = 0U;
 801a3b0:	f04f 0300 	mov.w	r3, #0
 801a3b4:	60bb      	str	r3, [r7, #8]
  /* <<<DD_RTC001_API_6>>> */
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);

  /*Read the Status Service Request Register*/
  StatusValue = RTC->STSSR;
 801a3b6:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a3ba:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a3be:	68db      	ldr	r3, [r3, #12]
 801a3c0:	60bb      	str	r3, [r7, #8]
  
  /*Check the given flag*/
	if((StatusValue & (uint32_t) Flag) != 0U)
 801a3c2:	88fa      	ldrh	r2, [r7, #6]
 801a3c4:	68bb      	ldr	r3, [r7, #8]
 801a3c6:	4013      	ands	r3, r2
 801a3c8:	2b00      	cmp	r3, #0
 801a3ca:	d002      	beq.n	801a3d2 <RTC001_GetFlagStatus+0x32>
	{
	  status = (uint32_t) RTC001_SET;
 801a3cc:	f04f 0303 	mov.w	r3, #3
 801a3d0:	60fb      	str	r3, [r7, #12]
	}

	DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
	return status;
 801a3d2:	68fb      	ldr	r3, [r7, #12]
}
 801a3d4:	4618      	mov	r0, r3
 801a3d6:	f107 0714 	add.w	r7, r7, #20
 801a3da:	46bd      	mov	sp, r7
 801a3dc:	bc80      	pop	{r7}
 801a3de:	4770      	bx	lr

0801a3e0 <RTC001_ClearFlagStatus>:

/*
 *  The function clears RTC status flag for Alarm and Periodic Timer Events.
 */
void  RTC001_ClearFlagStatus(RTC001_FlagType Flag)
{
 801a3e0:	b480      	push	{r7}
 801a3e2:	b083      	sub	sp, #12
 801a3e4:	af00      	add	r7, sp, #0
 801a3e6:	4603      	mov	r3, r0
 801a3e8:	80fb      	strh	r3, [r7, #6]
  /* <<<DD_RTC001_API_5>>> */
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
  
  /*Write to the Clear Service Request Register*/
  RTC->CLRSR |= (uint32_t)Flag;
 801a3ea:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a3ee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a3f2:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801a3f6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801a3fa:	6951      	ldr	r1, [r2, #20]
 801a3fc:	88fa      	ldrh	r2, [r7, #6]
 801a3fe:	430a      	orrs	r2, r1
 801a400:	615a      	str	r2, [r3, #20]

  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
}
 801a402:	f107 070c 	add.w	r7, r7, #12
 801a406:	46bd      	mov	sp, r7
 801a408:	bc80      	pop	{r7}
 801a40a:	4770      	bx	lr

0801a40c <RTC001_ConfigAlarm>:
 *  Interface to configure the RTC alarm.
 */

uint32_t RTC001_ConfigAlarm (const RTC001_HandleType* Handle,
    RTC001_TimeHandle* timeptr, AlarmCallBackPtr CallBack,uint32_t CbArg)
{
 801a40c:	b580      	push	{r7, lr}
 801a40e:	b088      	sub	sp, #32
 801a410:	af00      	add	r7, sp, #0
 801a412:	60f8      	str	r0, [r7, #12]
 801a414:	60b9      	str	r1, [r7, #8]
 801a416:	607a      	str	r2, [r7, #4]
 801a418:	603b      	str	r3, [r7, #0]
  uint16_t month1 = 0U,year1 = 0U,day1 = 0U;
 801a41a:	f04f 0300 	mov.w	r3, #0
 801a41e:	837b      	strh	r3, [r7, #26]
 801a420:	f04f 0300 	mov.w	r3, #0
 801a424:	833b      	strh	r3, [r7, #24]
 801a426:	f04f 0300 	mov.w	r3, #0
 801a42a:	82fb      	strh	r3, [r7, #22]
  uint8_t  sec1 = 0U, min1 = 0U, hour1 = 0U;
 801a42c:	f04f 0300 	mov.w	r3, #0
 801a430:	757b      	strb	r3, [r7, #21]
 801a432:	f04f 0300 	mov.w	r3, #0
 801a436:	753b      	strb	r3, [r7, #20]
 801a438:	f04f 0300 	mov.w	r3, #0
 801a43c:	74fb      	strb	r3, [r7, #19]
  uint32_t status = (uint32_t)RTC001_ERROR;
 801a43e:	f04f 0302 	mov.w	r3, #2
 801a442:	61fb      	str	r3, [r7, #28]
  /* <<<DD_RTC001_API_7>>> */
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
  do
  {
    /* Clear Mirror register update status of RTC registers in SCU*/
    SCU_INTERRUPT->SRCLR = (uint32_t)\
 801a444:	f244 0374 	movw	r3, #16500	; 0x4074
 801a448:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a44c:	f04f 52f8 	mov.w	r2, #520093696	; 0x1f000000
 801a450:	60da      	str	r2, [r3, #12]
  	   SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);  	

    #ifdef RTC001_EVENTTRIGTOSCU
	/* Register the call back function with NVIC_SCU001 Or NVIC_SR101 */		
    if (Handle->RTCAlarmInterrupt != RTC001_ALARMINT_DISABLE )
 801a452:	68fb      	ldr	r3, [r7, #12]
 801a454:	7adb      	ldrb	r3, [r3, #11]
 801a456:	2b00      	cmp	r3, #0
 801a458:	d008      	beq.n	801a46c <RTC001_ConfigAlarm+0x60>
	{
		if(CallBack != NULL)
 801a45a:	687b      	ldr	r3, [r7, #4]
 801a45c:	2b00      	cmp	r3, #0
 801a45e:	d005      	beq.n	801a46c <RTC001_ConfigAlarm+0x60>
		{
            #if (UC_FAMILY == XMC4)
			  /* Register User defined Event Handler for Timer function */
			  NVIC_SCU001_RegisterCallback(NVIC_SCU001_AI,CallBack,CbArg);
 801a460:	f04f 0002 	mov.w	r0, #2
 801a464:	6879      	ldr	r1, [r7, #4]
 801a466:	683a      	ldr	r2, [r7, #0]
 801a468:	f002 f9bc 	bl	801c7e4 <NVIC_SCU001_RegisterCallback>
		} 
	}
	#endif
	
    /*   Write values into ATIM0 and ATIM1 registers  */
    month1 = timeptr->Month;
 801a46c:	68bb      	ldr	r3, [r7, #8]
 801a46e:	795b      	ldrb	r3, [r3, #5]
 801a470:	837b      	strh	r3, [r7, #26]
    year1 = timeptr->Year;
 801a472:	68bb      	ldr	r3, [r7, #8]
 801a474:	88db      	ldrh	r3, [r3, #6]
 801a476:	833b      	strh	r3, [r7, #24]
    day1 = timeptr->Days;
 801a478:	68bb      	ldr	r3, [r7, #8]
 801a47a:	78db      	ldrb	r3, [r3, #3]
 801a47c:	82fb      	strh	r3, [r7, #22]
    /* Time value */
    hour1 = timeptr->Hours;
 801a47e:	68bb      	ldr	r3, [r7, #8]
 801a480:	789b      	ldrb	r3, [r3, #2]
 801a482:	74fb      	strb	r3, [r7, #19]
    min1 = timeptr->Min;
 801a484:	68bb      	ldr	r3, [r7, #8]
 801a486:	785b      	ldrb	r3, [r3, #1]
 801a488:	753b      	strb	r3, [r7, #20]
    sec1 = timeptr->Sec;
 801a48a:	68bb      	ldr	r3, [r7, #8]
 801a48c:	781b      	ldrb	r3, [r3, #0]
 801a48e:	757b      	strb	r3, [r7, #21]
    /* Check whether the date entered is valid */
    if((RTC001_ldatevalid(month1,day1,year1)) && \
 801a490:	8b79      	ldrh	r1, [r7, #26]
 801a492:	8afa      	ldrh	r2, [r7, #22]
 801a494:	8b3b      	ldrh	r3, [r7, #24]
 801a496:	4608      	mov	r0, r1
 801a498:	4611      	mov	r1, r2
 801a49a:	461a      	mov	r2, r3
 801a49c:	f000 fa44 	bl	801a928 <RTC001_ldatevalid>
 801a4a0:	4603      	mov	r3, r0
 801a4a2:	2b00      	cmp	r3, #0
 801a4a4:	d04b      	beq.n	801a53e <RTC001_ConfigAlarm+0x132>
       (RTC001_ltimevalid(sec1,min1,hour1)))
 801a4a6:	7d79      	ldrb	r1, [r7, #21]
 801a4a8:	7d3a      	ldrb	r2, [r7, #20]
 801a4aa:	7cfb      	ldrb	r3, [r7, #19]
 801a4ac:	4608      	mov	r0, r1
 801a4ae:	4611      	mov	r1, r2
 801a4b0:	461a      	mov	r2, r3
 801a4b2:	f000 fb33 	bl	801ab1c <RTC001_ltimevalid>
 801a4b6:	4603      	mov	r3, r0
    /* Time value */
    hour1 = timeptr->Hours;
    min1 = timeptr->Min;
    sec1 = timeptr->Sec;
    /* Check whether the date entered is valid */
    if((RTC001_ldatevalid(month1,day1,year1)) && \
 801a4b8:	2b00      	cmp	r3, #0
 801a4ba:	d040      	beq.n	801a53e <RTC001_ConfigAlarm+0x132>
       (RTC001_ltimevalid(sec1,min1,hour1)))
    { 
       /*Wait until any transfer over serial interface to ATIM0 and ATIM1 is 
	     completed*/
       while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
 801a4bc:	bf00      	nop
 801a4be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801a4c2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a4c6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801a4ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801a4ce:	2b00      	cmp	r3, #0
 801a4d0:	d1f5      	bne.n	801a4be <RTC001_ConfigAlarm+0xb2>
              SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
       {}   
       /*Configure the Alarm Time Register 0 */
       RTC->ATIM0 = (uint32_t)\
 801a4d2:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a4d6:	f2c5 0300 	movt	r3, #20480	; 0x5000
               (((timeptr->Sec) & (uint32_t)RTC_ATIM0_ASE_Msk) | \
 801a4da:	68ba      	ldr	r2, [r7, #8]
 801a4dc:	7812      	ldrb	r2, [r2, #0]
 801a4de:	f002 013f 	and.w	r1, r2, #63	; 0x3f
              ((((uint32_t)timeptr->Min) << RTC_ATIM0_AMI_Pos) & \
 801a4e2:	68ba      	ldr	r2, [r7, #8]
 801a4e4:	7852      	ldrb	r2, [r2, #1]
 801a4e6:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801a4ea:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
       while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
              SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
       {}   
       /*Configure the Alarm Time Register 0 */
       RTC->ATIM0 = (uint32_t)\
               (((timeptr->Sec) & (uint32_t)RTC_ATIM0_ASE_Msk) | \
 801a4ee:	4311      	orrs	r1, r2
              ((((uint32_t)timeptr->Min) << RTC_ATIM0_AMI_Pos) & \
                                  (uint32_t)RTC_ATIM0_AMI_Msk) | \
            ((((uint32_t)timeptr->Hours) << RTC_ATIM0_AHO_Pos) & \
 801a4f0:	68ba      	ldr	r2, [r7, #8]
 801a4f2:	7892      	ldrb	r2, [r2, #2]
 801a4f4:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801a4f8:	f402 12f8 	and.w	r2, r2, #2031616	; 0x1f0000
       {}   
       /*Configure the Alarm Time Register 0 */
       RTC->ATIM0 = (uint32_t)\
               (((timeptr->Sec) & (uint32_t)RTC_ATIM0_ASE_Msk) | \
              ((((uint32_t)timeptr->Min) << RTC_ATIM0_AMI_Pos) & \
                                  (uint32_t)RTC_ATIM0_AMI_Msk) | \
 801a4fc:	4311      	orrs	r1, r2
            ((((uint32_t)timeptr->Hours) << RTC_ATIM0_AHO_Pos) & \
                                  (uint32_t)RTC_ATIM0_AHO_Msk) | \
        (((((uint32_t)timeptr->Days)-1U) << RTC_ATIM0_ADA_Pos) & \
 801a4fe:	68ba      	ldr	r2, [r7, #8]
 801a500:	78d2      	ldrb	r2, [r2, #3]
 801a502:	f102 32ff 	add.w	r2, r2, #4294967295
 801a506:	ea4f 6202 	mov.w	r2, r2, lsl #24
 801a50a:	f002 52f8 	and.w	r2, r2, #520093696	; 0x1f000000
	     completed*/
       while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
              SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
       {}   
       /*Configure the Alarm Time Register 0 */
       RTC->ATIM0 = (uint32_t)\
 801a50e:	430a      	orrs	r2, r1
 801a510:	619a      	str	r2, [r3, #24]
            ((((uint32_t)timeptr->Hours) << RTC_ATIM0_AHO_Pos) & \
                                  (uint32_t)RTC_ATIM0_AHO_Msk) | \
        (((((uint32_t)timeptr->Days)-1U) << RTC_ATIM0_ADA_Pos) & \
                                  (uint32_t)RTC_ATIM0_ADA_Msk));        
       /*Configure the Alarm Time Register 1 */
       RTC->ATIM1 = (uint32_t)\
 801a512:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a516:	f2c5 0300 	movt	r3, #20480	; 0x5000
           ((((((uint32_t)timeptr->Month)-1U) << RTC_ATIM1_AMO_Pos) & \
 801a51a:	68ba      	ldr	r2, [r7, #8]
 801a51c:	7952      	ldrb	r2, [r2, #5]
 801a51e:	f102 32ff 	add.w	r2, r2, #4294967295
 801a522:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801a526:	f402 6170 	and.w	r1, r2, #3840	; 0xf00
                                       (uint32_t)RTC_ATIM1_AMO_Msk) | \
        ((uint32_t)(((uint32_t)timeptr->Year) << RTC_ATIM1_AYE_Pos) & \
 801a52a:	68ba      	ldr	r2, [r7, #8]
 801a52c:	88d2      	ldrh	r2, [r2, #6]
 801a52e:	ea4f 4202 	mov.w	r2, r2, lsl #16
            ((((uint32_t)timeptr->Hours) << RTC_ATIM0_AHO_Pos) & \
                                  (uint32_t)RTC_ATIM0_AHO_Msk) | \
        (((((uint32_t)timeptr->Days)-1U) << RTC_ATIM0_ADA_Pos) & \
                                  (uint32_t)RTC_ATIM0_ADA_Msk));        
       /*Configure the Alarm Time Register 1 */
       RTC->ATIM1 = (uint32_t)\
 801a532:	430a      	orrs	r2, r1
 801a534:	61da      	str	r2, [r3, #28]
           ((((((uint32_t)timeptr->Month)-1U) << RTC_ATIM1_AMO_Pos) & \
                                       (uint32_t)RTC_ATIM1_AMO_Msk) | \
        ((uint32_t)(((uint32_t)timeptr->Year) << RTC_ATIM1_AYE_Pos) & \
                                       (uint32_t)RTC_ATIM1_AYE_Msk));	     			       
      status = (uint32_t)RTC001App_SUCCESS;
 801a536:	f04f 0300 	mov.w	r3, #0
 801a53a:	61fb      	str	r3, [r7, #28]
 801a53c:	e002      	b.n	801a544 <RTC001_ConfigAlarm+0x138>
    }  
    else /*Date is not valid*/
    {
      status = (uint32_t)RTC001_INVALID_HANDLE;      
 801a53e:	f04f 0301 	mov.w	r3, #1
 801a542:	61fb      	str	r3, [r7, #28]
	  DBG002_ERROR(APP_GID, 1, 4,status);
    }
 
  }while(0);
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return status;
 801a544:	69fb      	ldr	r3, [r7, #28]
}
 801a546:	4618      	mov	r0, r3
 801a548:	f107 0720 	add.w	r7, r7, #32
 801a54c:	46bd      	mov	sp, r7
 801a54e:	bd80      	pop	{r7, pc}

0801a550 <RTC001_Clock_GetTime>:
/*
 *  Function to read the current RTC time
 */
 
uint32_t RTC001_Clock_GetTime (RTC001_TimeHandle* timeptr)
{
 801a550:	b480      	push	{r7}
 801a552:	b085      	sub	sp, #20
 801a554:	af00      	add	r7, sp, #0
 801a556:	6078      	str	r0, [r7, #4]
  uint32_t TimeReg0Value,TimeReg1Value;
  TimeReg0Value = RTC->TIM0;
 801a558:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a55c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a560:	6a1b      	ldr	r3, [r3, #32]
 801a562:	60fb      	str	r3, [r7, #12]
  TimeReg1Value = RTC->TIM1;
 801a564:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a568:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a56c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a56e:	60bb      	str	r3, [r7, #8]
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_8>>> */

  /*   Read values from TIM0 and TIM1 registers  */
  /*   Days of Week value  */
	timeptr->DaWe = (uint8_t)(TimeReg1Value & RTC_TIM1_DAWE_Msk);
 801a570:	68bb      	ldr	r3, [r7, #8]
 801a572:	b2db      	uxtb	r3, r3
 801a574:	f003 0307 	and.w	r3, r3, #7
 801a578:	b2da      	uxtb	r2, r3
 801a57a:	687b      	ldr	r3, [r7, #4]
 801a57c:	711a      	strb	r2, [r3, #4]
  /*   Month value  */
	timeptr->Month = \
        (uint8_t)(((TimeReg1Value & RTC_TIM1_MO_Msk) >> RTC_TIM1_MO_Pos) + 1U);
 801a57e:	68bb      	ldr	r3, [r7, #8]
 801a580:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 801a584:	ea4f 2313 	mov.w	r3, r3, lsr #8
 801a588:	b2db      	uxtb	r3, r3
 801a58a:	f103 0301 	add.w	r3, r3, #1
 801a58e:	b2da      	uxtb	r2, r3

  /*   Read values from TIM0 and TIM1 registers  */
  /*   Days of Week value  */
	timeptr->DaWe = (uint8_t)(TimeReg1Value & RTC_TIM1_DAWE_Msk);
  /*   Month value  */
	timeptr->Month = \
 801a590:	687b      	ldr	r3, [r7, #4]
 801a592:	715a      	strb	r2, [r3, #5]
        (uint8_t)(((TimeReg1Value & RTC_TIM1_MO_Msk) >> RTC_TIM1_MO_Pos) + 1U);
  /*   Year value  */
	timeptr->Year = \
	    (uint16_t)((TimeReg1Value & RTC_TIM1_YE_Msk) >> RTC_TIM1_YE_Pos);
 801a594:	68bb      	ldr	r3, [r7, #8]
 801a596:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801a59a:	b29a      	uxth	r2, r3
	timeptr->DaWe = (uint8_t)(TimeReg1Value & RTC_TIM1_DAWE_Msk);
  /*   Month value  */
	timeptr->Month = \
        (uint8_t)(((TimeReg1Value & RTC_TIM1_MO_Msk) >> RTC_TIM1_MO_Pos) + 1U);
  /*   Year value  */
	timeptr->Year = \
 801a59c:	687b      	ldr	r3, [r7, #4]
 801a59e:	80da      	strh	r2, [r3, #6]
	    (uint16_t)((TimeReg1Value & RTC_TIM1_YE_Msk) >> RTC_TIM1_YE_Pos);

  /*   Seconds value  */
	timeptr->Sec =  (uint8_t)((TimeReg0Value & RTC_TIM0_SE_Msk));
 801a5a0:	68fb      	ldr	r3, [r7, #12]
 801a5a2:	b2db      	uxtb	r3, r3
 801a5a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801a5a8:	b2da      	uxtb	r2, r3
 801a5aa:	687b      	ldr	r3, [r7, #4]
 801a5ac:	701a      	strb	r2, [r3, #0]
  /*   Minutes value  */
	timeptr->Min = \
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_MI_Msk) >> RTC_TIM0_MI_Pos));
 801a5ae:	68fb      	ldr	r3, [r7, #12]
 801a5b0:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 801a5b4:	ea4f 2313 	mov.w	r3, r3, lsr #8
 801a5b8:	b2da      	uxtb	r2, r3
	    (uint16_t)((TimeReg1Value & RTC_TIM1_YE_Msk) >> RTC_TIM1_YE_Pos);

  /*   Seconds value  */
	timeptr->Sec =  (uint8_t)((TimeReg0Value & RTC_TIM0_SE_Msk));
  /*   Minutes value  */
	timeptr->Min = \
 801a5ba:	687b      	ldr	r3, [r7, #4]
 801a5bc:	705a      	strb	r2, [r3, #1]
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_MI_Msk) >> RTC_TIM0_MI_Pos));
  /*   Hours value  */
	timeptr->Hours = \
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_HO_Msk) >> RTC_TIM0_HO_Pos));
 801a5be:	68fb      	ldr	r3, [r7, #12]
 801a5c0:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 801a5c4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801a5c8:	b2da      	uxtb	r2, r3
	timeptr->Sec =  (uint8_t)((TimeReg0Value & RTC_TIM0_SE_Msk));
  /*   Minutes value  */
	timeptr->Min = \
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_MI_Msk) >> RTC_TIM0_MI_Pos));
  /*   Hours value  */
	timeptr->Hours = \
 801a5ca:	687b      	ldr	r3, [r7, #4]
 801a5cc:	709a      	strb	r2, [r3, #2]
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_HO_Msk) >> RTC_TIM0_HO_Pos));
  /*   Days value starting from the 1st day of the month */
	timeptr->Days = \
        (uint8_t)(((TimeReg0Value & RTC_TIM0_DA_Msk) >> RTC_TIM0_DA_Pos) + 1U);	
 801a5ce:	68fb      	ldr	r3, [r7, #12]
 801a5d0:	f003 53f8 	and.w	r3, r3, #520093696	; 0x1f000000
 801a5d4:	ea4f 6313 	mov.w	r3, r3, lsr #24
 801a5d8:	b2db      	uxtb	r3, r3
 801a5da:	f103 0301 	add.w	r3, r3, #1
 801a5de:	b2da      	uxtb	r2, r3
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_MI_Msk) >> RTC_TIM0_MI_Pos));
  /*   Hours value  */
	timeptr->Hours = \
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_HO_Msk) >> RTC_TIM0_HO_Pos));
  /*   Days value starting from the 1st day of the month */
	timeptr->Days = \
 801a5e0:	687b      	ldr	r3, [r7, #4]
 801a5e2:	70da      	strb	r2, [r3, #3]
        (uint8_t)(((TimeReg0Value & RTC_TIM0_DA_Msk) >> RTC_TIM0_DA_Pos) + 1U);	
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return ((uint32_t)RTC001App_SUCCESS);
 801a5e4:	f04f 0300 	mov.w	r3, #0
}
 801a5e8:	4618      	mov	r0, r3
 801a5ea:	f107 0714 	add.w	r7, r7, #20
 801a5ee:	46bd      	mov	sp, r7
 801a5f0:	bc80      	pop	{r7}
 801a5f2:	4770      	bx	lr

0801a5f4 <RTC001_Clock_SetTime>:

/*
 *  This function is to set the time.
 */
uint32_t RTC001_Clock_SetTime(RTC001_TimeHandle* timeptr)
{
 801a5f4:	b580      	push	{r7, lr}
 801a5f6:	b088      	sub	sp, #32
 801a5f8:	af00      	add	r7, sp, #0
 801a5fa:	6078      	str	r0, [r7, #4]
  uint16_t month1 = 0U,year1 = 0U,day1 = 0U;
 801a5fc:	f04f 0300 	mov.w	r3, #0
 801a600:	82fb      	strh	r3, [r7, #22]
 801a602:	f04f 0300 	mov.w	r3, #0
 801a606:	82bb      	strh	r3, [r7, #20]
 801a608:	f04f 0300 	mov.w	r3, #0
 801a60c:	827b      	strh	r3, [r7, #18]
  uint8_t  sec1 = 0U, min1 = 0U, hour1 = 0U;
 801a60e:	f04f 0300 	mov.w	r3, #0
 801a612:	747b      	strb	r3, [r7, #17]
 801a614:	f04f 0300 	mov.w	r3, #0
 801a618:	743b      	strb	r3, [r7, #16]
 801a61a:	f04f 0300 	mov.w	r3, #0
 801a61e:	73fb      	strb	r3, [r7, #15]
  uint32_t weekDay = 0U;
 801a620:	f04f 0300 	mov.w	r3, #0
 801a624:	61fb      	str	r3, [r7, #28]
  uint32_t status = (uint32_t)RTC001_ERROR;
 801a626:	f04f 0302 	mov.w	r3, #2
 801a62a:	61bb      	str	r3, [r7, #24]
  
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_9>>> */
   
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR = \
 801a62c:	f244 0374 	movw	r3, #16500	; 0x4074
 801a630:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a634:	f04f 52f8 	mov.w	r2, #520093696	; 0x1f000000
 801a638:	60da      	str	r2, [r3, #12]
      (SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);
 
  /*   Days of Week value  */
  month1 = timeptr->Month;
 801a63a:	687b      	ldr	r3, [r7, #4]
 801a63c:	795b      	ldrb	r3, [r3, #5]
 801a63e:	82fb      	strh	r3, [r7, #22]
  year1 = timeptr->Year;
 801a640:	687b      	ldr	r3, [r7, #4]
 801a642:	88db      	ldrh	r3, [r3, #6]
 801a644:	82bb      	strh	r3, [r7, #20]
  day1 = timeptr->Days;
 801a646:	687b      	ldr	r3, [r7, #4]
 801a648:	78db      	ldrb	r3, [r3, #3]
 801a64a:	827b      	strh	r3, [r7, #18]
  
  /* Time value */
  hour1 = timeptr->Hours;
 801a64c:	687b      	ldr	r3, [r7, #4]
 801a64e:	789b      	ldrb	r3, [r3, #2]
 801a650:	73fb      	strb	r3, [r7, #15]
  min1 = timeptr->Min;
 801a652:	687b      	ldr	r3, [r7, #4]
 801a654:	785b      	ldrb	r3, [r3, #1]
 801a656:	743b      	strb	r3, [r7, #16]
  sec1 = timeptr->Sec;
 801a658:	687b      	ldr	r3, [r7, #4]
 801a65a:	781b      	ldrb	r3, [r3, #0]
 801a65c:	747b      	strb	r3, [r7, #17]
  do
  {    
    if((RTC001_ldatevalid(month1,day1,year1)) && \
 801a65e:	8af9      	ldrh	r1, [r7, #22]
 801a660:	8a7a      	ldrh	r2, [r7, #18]
 801a662:	8abb      	ldrh	r3, [r7, #20]
 801a664:	4608      	mov	r0, r1
 801a666:	4611      	mov	r1, r2
 801a668:	461a      	mov	r2, r3
 801a66a:	f000 f95d 	bl	801a928 <RTC001_ldatevalid>
 801a66e:	4603      	mov	r3, r0
 801a670:	2b00      	cmp	r3, #0
 801a672:	d068      	beq.n	801a746 <RTC001_Clock_SetTime+0x152>
       (RTC001_ltimevalid(sec1,min1,hour1)))
 801a674:	7c79      	ldrb	r1, [r7, #17]
 801a676:	7c3a      	ldrb	r2, [r7, #16]
 801a678:	7bfb      	ldrb	r3, [r7, #15]
 801a67a:	4608      	mov	r0, r1
 801a67c:	4611      	mov	r1, r2
 801a67e:	461a      	mov	r2, r3
 801a680:	f000 fa4c 	bl	801ab1c <RTC001_ltimevalid>
 801a684:	4603      	mov	r3, r0
  hour1 = timeptr->Hours;
  min1 = timeptr->Min;
  sec1 = timeptr->Sec;
  do
  {    
    if((RTC001_ldatevalid(month1,day1,year1)) && \
 801a686:	2b00      	cmp	r3, #0
 801a688:	d05d      	beq.n	801a746 <RTC001_Clock_SetTime+0x152>
       (RTC001_ltimevalid(sec1,min1,hour1)))
    { 
      weekDay = ((uint32_t)(RTC001_lweekday(month1,day1,year1)));
 801a68a:	8af9      	ldrh	r1, [r7, #22]
 801a68c:	8a7a      	ldrh	r2, [r7, #18]
 801a68e:	8abb      	ldrh	r3, [r7, #20]
 801a690:	4608      	mov	r0, r1
 801a692:	4611      	mov	r1, r2
 801a694:	461a      	mov	r2, r3
 801a696:	f000 f9c3 	bl	801aa20 <RTC001_lweekday>
 801a69a:	61f8      	str	r0, [r7, #28]
      if(weekDay < 6U)
 801a69c:	69fb      	ldr	r3, [r7, #28]
 801a69e:	2b05      	cmp	r3, #5
 801a6a0:	d804      	bhi.n	801a6ac <RTC001_Clock_SetTime+0xb8>
      {
        weekDay += 1U;
 801a6a2:	69fb      	ldr	r3, [r7, #28]
 801a6a4:	f103 0301 	add.w	r3, r3, #1
 801a6a8:	61fb      	str	r3, [r7, #28]
		DBG002_ERROR(APP_GID, 2, 4,status);
        break;
      }
      /*Write values into TIM0 and TIM1 registers  */
      /*Wait until any serial transaction is completed*/
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801a6aa:	e00a      	b.n	801a6c2 <RTC001_Clock_SetTime+0xce>
      weekDay = ((uint32_t)(RTC001_lweekday(month1,day1,year1)));
      if(weekDay < 6U)
      {
        weekDay += 1U;
      }
      else if(weekDay == 6U)
 801a6ac:	69fb      	ldr	r3, [r7, #28]
 801a6ae:	2b06      	cmp	r3, #6
 801a6b0:	d103      	bne.n	801a6ba <RTC001_Clock_SetTime+0xc6>
      {
        weekDay = 0U;
 801a6b2:	f04f 0300 	mov.w	r3, #0
 801a6b6:	61fb      	str	r3, [r7, #28]
		DBG002_ERROR(APP_GID, 2, 4,status);
        break;
      }
      /*Write values into TIM0 and TIM1 registers  */
      /*Wait until any serial transaction is completed*/
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801a6b8:	e003      	b.n	801a6c2 <RTC001_Clock_SetTime+0xce>
      {
        weekDay = 0U;
      }
      else
      {
        status = (uint32_t)RTC001_INVALID_HANDLE;        
 801a6ba:	f04f 0301 	mov.w	r3, #1
 801a6be:	61bb      	str	r3, [r7, #24]
		DBG002_ERROR(APP_GID, 2, 4,status);
        break;
 801a6c0:	e044      	b.n	801a74c <RTC001_Clock_SetTime+0x158>
      }
      /*Write values into TIM0 and TIM1 registers  */
      /*Wait until any serial transaction is completed*/
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801a6c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801a6c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a6ca:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801a6ce:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 801a6d2:	2b00      	cmp	r3, #0
 801a6d4:	d1f5      	bne.n	801a6c2 <RTC001_Clock_SetTime+0xce>
             SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
      {}
      /*Configure RTC Time register 0*/
      RTC->TIM0 = (uint32_t)\
 801a6d6:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a6da:	f2c5 0300 	movt	r3, #20480	; 0x5000
               (((timeptr->Sec) & (uint32_t)RTC_TIM0_SE_Msk) | \
 801a6de:	687a      	ldr	r2, [r7, #4]
 801a6e0:	7812      	ldrb	r2, [r2, #0]
 801a6e2:	f002 013f 	and.w	r1, r2, #63	; 0x3f
              ((((uint32_t)timeptr->Min) << RTC_TIM0_MI_Pos) & \
 801a6e6:	687a      	ldr	r2, [r7, #4]
 801a6e8:	7852      	ldrb	r2, [r2, #1]
 801a6ea:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801a6ee:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
             SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
      {}
      /*Configure RTC Time register 0*/
      RTC->TIM0 = (uint32_t)\
               (((timeptr->Sec) & (uint32_t)RTC_TIM0_SE_Msk) | \
 801a6f2:	4311      	orrs	r1, r2
              ((((uint32_t)timeptr->Min) << RTC_TIM0_MI_Pos) & \
                                  (uint32_t)RTC_TIM0_MI_Msk) | \
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
 801a6f4:	687a      	ldr	r2, [r7, #4]
 801a6f6:	7892      	ldrb	r2, [r2, #2]
 801a6f8:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801a6fc:	f402 12f8 	and.w	r2, r2, #2031616	; 0x1f0000
      {}
      /*Configure RTC Time register 0*/
      RTC->TIM0 = (uint32_t)\
               (((timeptr->Sec) & (uint32_t)RTC_TIM0_SE_Msk) | \
              ((((uint32_t)timeptr->Min) << RTC_TIM0_MI_Pos) & \
                                  (uint32_t)RTC_TIM0_MI_Msk) | \
 801a700:	4311      	orrs	r1, r2
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
                                  (uint32_t)RTC_TIM0_HO_Msk) | \
      ((((((uint32_t)timeptr->Days)-1U)) << RTC_TIM0_DA_Pos) & \
 801a702:	687a      	ldr	r2, [r7, #4]
 801a704:	78d2      	ldrb	r2, [r2, #3]
 801a706:	f102 32ff 	add.w	r2, r2, #4294967295
 801a70a:	ea4f 6202 	mov.w	r2, r2, lsl #24
 801a70e:	f002 52f8 	and.w	r2, r2, #520093696	; 0x1f000000
      /*Wait until any serial transaction is completed*/
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
             SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
      {}
      /*Configure RTC Time register 0*/
      RTC->TIM0 = (uint32_t)\
 801a712:	430a      	orrs	r2, r1
 801a714:	621a      	str	r2, [r3, #32]
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
                                  (uint32_t)RTC_TIM0_HO_Msk) | \
      ((((((uint32_t)timeptr->Days)-1U)) << RTC_TIM0_DA_Pos) & \
                                  (uint32_t)RTC_TIM0_DA_Msk));  
      /*Configure RTC Time register 1*/
      RTC->TIM1 = (uint32_t) (weekDay |\
 801a716:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a71a:	f2c5 0300 	movt	r3, #20480	; 0x5000
                   (((((uint32_t)timeptr->Month)-1U) << RTC_TIM1_MO_Pos) & \
 801a71e:	687a      	ldr	r2, [r7, #4]
 801a720:	7952      	ldrb	r2, [r2, #5]
 801a722:	f102 32ff 	add.w	r2, r2, #4294967295
 801a726:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801a72a:	f402 6170 	and.w	r1, r2, #3840	; 0xf00
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
                                  (uint32_t)RTC_TIM0_HO_Msk) | \
      ((((((uint32_t)timeptr->Days)-1U)) << RTC_TIM0_DA_Pos) & \
                                  (uint32_t)RTC_TIM0_DA_Msk));  
      /*Configure RTC Time register 1*/
      RTC->TIM1 = (uint32_t) (weekDay |\
 801a72e:	69fa      	ldr	r2, [r7, #28]
 801a730:	4311      	orrs	r1, r2
                   (((((uint32_t)timeptr->Month)-1U) << RTC_TIM1_MO_Pos) & \
                                              (uint32_t)RTC_TIM1_MO_Msk) | \
                         ((((uint32_t)timeptr->Year) << RTC_TIM1_YE_Pos) & \
 801a732:	687a      	ldr	r2, [r7, #4]
 801a734:	88d2      	ldrh	r2, [r2, #6]
 801a736:	ea4f 4202 	mov.w	r2, r2, lsl #16
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
                                  (uint32_t)RTC_TIM0_HO_Msk) | \
      ((((((uint32_t)timeptr->Days)-1U)) << RTC_TIM0_DA_Pos) & \
                                  (uint32_t)RTC_TIM0_DA_Msk));  
      /*Configure RTC Time register 1*/
      RTC->TIM1 = (uint32_t) (weekDay |\
 801a73a:	430a      	orrs	r2, r1
 801a73c:	625a      	str	r2, [r3, #36]	; 0x24
                   (((((uint32_t)timeptr->Month)-1U) << RTC_TIM1_MO_Pos) & \
                                              (uint32_t)RTC_TIM1_MO_Msk) | \
                         ((((uint32_t)timeptr->Year) << RTC_TIM1_YE_Pos) & \
                                              (uint32_t)RTC_TIM1_YE_Msk));  
      status = (uint32_t) RTC001App_SUCCESS;
 801a73e:	f04f 0300 	mov.w	r3, #0
 801a742:	61bb      	str	r3, [r7, #24]
 801a744:	e002      	b.n	801a74c <RTC001_Clock_SetTime+0x158>
    }  
    else
    {
      status = (uint32_t) RTC001_INVALID_HANDLE;
 801a746:	f04f 0301 	mov.w	r3, #1
 801a74a:	61bb      	str	r3, [r7, #24]
	  DBG002_ERROR(APP_GID, 3, 4,status);
    }
  }while(0);

  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return status;
 801a74c:	69bb      	ldr	r3, [r7, #24]
}
 801a74e:	4618      	mov	r0, r3
 801a750:	f107 0720 	add.w	r7, r7, #32
 801a754:	46bd      	mov	sp, r7
 801a756:	bd80      	pop	{r7, pc}

0801a758 <RTC001_Time>:
 *  This function is to get the time in seconds calculated from Epoch time 
 *  (01/01/1970).
 */

uint32_t RTC001_Time(time_t* time_value)
{
 801a758:	b580      	push	{r7, lr}
 801a75a:	b08e      	sub	sp, #56	; 0x38
 801a75c:	af00      	add	r7, sp, #0
 801a75e:	6078      	str	r0, [r7, #4]

  uint32_t CurrentYear = 0U, ElapsedYear = 0U;
 801a760:	f04f 0300 	mov.w	r3, #0
 801a764:	627b      	str	r3, [r7, #36]	; 0x24
 801a766:	f04f 0300 	mov.w	r3, #0
 801a76a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t CurrentMonth = 0U, ElapsedMonth = 0U;
 801a76c:	f04f 0300 	mov.w	r3, #0
 801a770:	623b      	str	r3, [r7, #32]
 801a772:	f04f 0300 	mov.w	r3, #0
 801a776:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t CurrentDay = 0U, ElapsedDays = 0U;
 801a778:	f04f 0300 	mov.w	r3, #0
 801a77c:	61fb      	str	r3, [r7, #28]
 801a77e:	f04f 0300 	mov.w	r3, #0
 801a782:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t CurrentHour = 0U;
 801a784:	f04f 0300 	mov.w	r3, #0
 801a788:	61bb      	str	r3, [r7, #24]
  uint32_t CurrentMin = 0U;
 801a78a:	f04f 0300 	mov.w	r3, #0
 801a78e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentSec = 0U;
 801a790:	f04f 0300 	mov.w	r3, #0
 801a794:	613b      	str	r3, [r7, #16]
  uint32_t ElapsedSeconds = 0U;
 801a796:	f04f 0300 	mov.w	r3, #0
 801a79a:	60fb      	str	r3, [r7, #12]
  uint32_t status = (uint32_t)RTC001_ERROR;
 801a79c:	f04f 0302 	mov.w	r3, #2
 801a7a0:	62bb      	str	r3, [r7, #40]	; 0x28
  
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_10>>> */
  
  /*Check if RTC module is enabled and no NULL pointer*/
  if(((RTC->CTR & (RTC_CTR_ENB_Msk)) != 0U) && (time_value != NULL))
 801a7a2:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a7a6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a7aa:	685b      	ldr	r3, [r3, #4]
 801a7ac:	f003 0301 	and.w	r3, r3, #1
 801a7b0:	2b00      	cmp	r3, #0
 801a7b2:	f000 80b3 	beq.w	801a91c <RTC001_Time+0x1c4>
 801a7b6:	687b      	ldr	r3, [r7, #4]
 801a7b8:	2b00      	cmp	r3, #0
 801a7ba:	f000 80af 	beq.w	801a91c <RTC001_Time+0x1c4>
  {

    /*   Read values from TIM0 and TIM1 registers  */
    CurrentYear = ((uint32_t)((RTC->TIM1 & RTC_TIM1_YE_Msk) >> 16U));
 801a7be:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a7c2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a7c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a7c8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801a7cc:	627b      	str	r3, [r7, #36]	; 0x24
    CurrentMonth = 	((uint32_t)(((RTC->TIM1 & RTC_TIM1_MO_Msk) >> 8U) + 1U));
 801a7ce:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a7d2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a7d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a7d8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 801a7dc:	ea4f 2313 	mov.w	r3, r3, lsr #8
 801a7e0:	f103 0301 	add.w	r3, r3, #1
 801a7e4:	623b      	str	r3, [r7, #32]
    CurrentDay = ((uint32_t)(((RTC->TIM0 & RTC_TIM0_DA_Msk) >> 24U) + 1U));
 801a7e6:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a7ea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a7ee:	6a1b      	ldr	r3, [r3, #32]
 801a7f0:	f003 53f8 	and.w	r3, r3, #520093696	; 0x1f000000
 801a7f4:	ea4f 6313 	mov.w	r3, r3, lsr #24
 801a7f8:	f103 0301 	add.w	r3, r3, #1
 801a7fc:	61fb      	str	r3, [r7, #28]
    CurrentHour = ((uint32_t)(((RTC->TIM0 & RTC_TIM0_HO_Msk) >> 16U)));
 801a7fe:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a802:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a806:	6a1b      	ldr	r3, [r3, #32]
 801a808:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 801a80c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801a810:	61bb      	str	r3, [r7, #24]
    CurrentMin = ((uint32_t)(((RTC->TIM0 & RTC_TIM0_MI_Msk) >> 8U)));
 801a812:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a816:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a81a:	6a1b      	ldr	r3, [r3, #32]
 801a81c:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 801a820:	ea4f 2313 	mov.w	r3, r3, lsr #8
 801a824:	617b      	str	r3, [r7, #20]
    CurrentSec = ((uint32_t)((RTC->TIM0 & RTC_TIM0_SE_Msk)));
 801a826:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801a82a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801a82e:	6a1b      	ldr	r3, [r3, #32]
 801a830:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801a834:	613b      	str	r3, [r7, #16]
    
    /*Count number of Days for Elapsed Years since Epoch*/
    ElapsedDays = (uint32_t)(CurrentYear - RTC001_EPOCH_YEAR) *\
 801a836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a838:	f240 126d 	movw	r2, #365	; 0x16d
 801a83c:	fb02 f303 	mul.w	r3, r2, r3
 801a840:	f5a3 232f 	sub.w	r3, r3, #716800	; 0xaf000
 801a844:	f6a3 03ca 	subw	r3, r3, #2250	; 0x8ca
 801a848:	62fb      	str	r3, [r7, #44]	; 0x2c
                  (uint32_t) RTC001_DAYS_IN_AN_YEAR;

    /* Add the number of days to be adjusted for leap years, 
    start from previous year and check backwords */
    for (ElapsedYear=(CurrentYear-1U); ElapsedYear>= 1970U; ElapsedYear--)
 801a84a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a84c:	f103 33ff 	add.w	r3, r3, #4294967295
 801a850:	637b      	str	r3, [r7, #52]	; 0x34
 801a852:	e00f      	b.n	801a874 <RTC001_Time+0x11c>
    {
      if (RTC001_lleapyear((uint16_t)ElapsedYear))
 801a854:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a856:	b29b      	uxth	r3, r3
 801a858:	4618      	mov	r0, r3
 801a85a:	f000 f8a7 	bl	801a9ac <RTC001_lleapyear>
 801a85e:	4603      	mov	r3, r0
 801a860:	2b00      	cmp	r3, #0
 801a862:	d003      	beq.n	801a86c <RTC001_Time+0x114>
      {
        ElapsedDays++;
 801a864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a866:	f103 0301 	add.w	r3, r3, #1
 801a86a:	62fb      	str	r3, [r7, #44]	; 0x2c
    ElapsedDays = (uint32_t)(CurrentYear - RTC001_EPOCH_YEAR) *\
                  (uint32_t) RTC001_DAYS_IN_AN_YEAR;

    /* Add the number of days to be adjusted for leap years, 
    start from previous year and check backwords */
    for (ElapsedYear=(CurrentYear-1U); ElapsedYear>= 1970U; ElapsedYear--)
 801a86c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a86e:	f103 33ff 	add.w	r3, r3, #4294967295
 801a872:	637b      	str	r3, [r7, #52]	; 0x34
 801a874:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801a876:	f240 73b1 	movw	r3, #1969	; 0x7b1
 801a87a:	429a      	cmp	r2, r3
 801a87c:	d8ea      	bhi.n	801a854 <RTC001_Time+0xfc>
      {
        ElapsedDays++;
      }
    }
    /*If current year is leap year add 1 only if March or later*/
    if (RTC001_lleapyear((uint16_t)CurrentYear))
 801a87e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a880:	b29b      	uxth	r3, r3
 801a882:	4618      	mov	r0, r3
 801a884:	f000 f892 	bl	801a9ac <RTC001_lleapyear>
 801a888:	4603      	mov	r3, r0
 801a88a:	2b00      	cmp	r3, #0
 801a88c:	d006      	beq.n	801a89c <RTC001_Time+0x144>
    {
      if(CurrentMonth > 2U)
 801a88e:	6a3b      	ldr	r3, [r7, #32]
 801a890:	2b02      	cmp	r3, #2
 801a892:	d903      	bls.n	801a89c <RTC001_Time+0x144>
      {
        ElapsedDays++;
 801a894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a896:	f103 0301 	add.w	r3, r3, #1
 801a89a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
    }
    
    /*Add number of Days from Elapsed months from current year*/
    for (ElapsedMonth = (CurrentMonth - 1U); ElapsedMonth != 0U; ElapsedMonth--)
 801a89c:	6a3b      	ldr	r3, [r7, #32]
 801a89e:	f103 33ff 	add.w	r3, r3, #4294967295
 801a8a2:	633b      	str	r3, [r7, #48]	; 0x30
 801a8a4:	e00d      	b.n	801a8c2 <RTC001_Time+0x16a>
    {
      ElapsedDays += RTC001_DAYS_IN_MONTH[ElapsedMonth];  
 801a8a6:	f647 7360 	movw	r3, #32608	; 0x7f60
 801a8aa:	f6c0 0302 	movt	r3, #2050	; 0x802
 801a8ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801a8b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a8b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a8b6:	18d3      	adds	r3, r2, r3
 801a8b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ElapsedDays++;
      }
    }
    
    /*Add number of Days from Elapsed months from current year*/
    for (ElapsedMonth = (CurrentMonth - 1U); ElapsedMonth != 0U; ElapsedMonth--)
 801a8ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a8bc:	f103 33ff 	add.w	r3, r3, #4294967295
 801a8c0:	633b      	str	r3, [r7, #48]	; 0x30
 801a8c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a8c4:	2b00      	cmp	r3, #0
 801a8c6:	d1ee      	bne.n	801a8a6 <RTC001_Time+0x14e>
    {
      ElapsedDays += RTC001_DAYS_IN_MONTH[ElapsedMonth];  
    } 
    
    /*Add Elapsed days from current month*/
    ElapsedDays += CurrentDay - 1U;
 801a8c8:	69fa      	ldr	r2, [r7, #28]
 801a8ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a8cc:	18d3      	adds	r3, r2, r3
 801a8ce:	f103 33ff 	add.w	r3, r3, #4294967295
 801a8d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    
    /*Accumulate the total seconds for ElapsedDays*/
    ElapsedSeconds = (ElapsedDays * RTC001_SECONDS_IN_A_DAY);
 801a8d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a8d6:	f44f 43a3 	mov.w	r3, #20864	; 0x5180
 801a8da:	f2c0 0301 	movt	r3, #1
 801a8de:	fb03 f302 	mul.w	r3, r3, r2
 801a8e2:	60fb      	str	r3, [r7, #12]

    /*Add seconds for current hour, minute and seconds*/
    ElapsedSeconds += (CurrentHour * RTC001_SECONDS_IN_AN_HOUR);   
 801a8e4:	69bb      	ldr	r3, [r7, #24]
 801a8e6:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 801a8ea:	fb02 f303 	mul.w	r3, r2, r3
 801a8ee:	68fa      	ldr	r2, [r7, #12]
 801a8f0:	18d3      	adds	r3, r2, r3
 801a8f2:	60fb      	str	r3, [r7, #12]
    ElapsedSeconds += (CurrentMin * RTC001_SECONDS_IN_A_MINUTE); 
 801a8f4:	697a      	ldr	r2, [r7, #20]
 801a8f6:	4613      	mov	r3, r2
 801a8f8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 801a8fc:	1a9b      	subs	r3, r3, r2
 801a8fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a902:	68fa      	ldr	r2, [r7, #12]
 801a904:	18d3      	adds	r3, r2, r3
 801a906:	60fb      	str	r3, [r7, #12]
    ElapsedSeconds += CurrentSec; 
 801a908:	68fa      	ldr	r2, [r7, #12]
 801a90a:	693b      	ldr	r3, [r7, #16]
 801a90c:	18d3      	adds	r3, r2, r3
 801a90e:	60fb      	str	r3, [r7, #12]

    *time_value = (time_t) ElapsedSeconds;
 801a910:	68fa      	ldr	r2, [r7, #12]
 801a912:	687b      	ldr	r3, [r7, #4]
 801a914:	601a      	str	r2, [r3, #0]
    status = (uint32_t) RTC001App_SUCCESS;
 801a916:	f04f 0300 	mov.w	r3, #0
 801a91a:	62bb      	str	r3, [r7, #40]	; 0x28
    
  }
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return status;
 801a91c:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 801a91e:	4618      	mov	r0, r3
 801a920:	f107 0738 	add.w	r7, r7, #56	; 0x38
 801a924:	46bd      	mov	sp, r7
 801a926:	bd80      	pop	{r7, pc}

0801a928 <RTC001_ldatevalid>:


/* Return 1 if date is valid, 0 otherwise.	*/
static uint32_t RTC001_ldatevalid(uint16_t month,uint16_t day,uint16_t year)
{
 801a928:	b580      	push	{r7, lr}
 801a92a:	b084      	sub	sp, #16
 801a92c:	af00      	add	r7, sp, #0
 801a92e:	4613      	mov	r3, r2
 801a930:	4602      	mov	r2, r0
 801a932:	80fa      	strh	r2, [r7, #6]
 801a934:	460a      	mov	r2, r1
 801a936:	80ba      	strh	r2, [r7, #4]
 801a938:	807b      	strh	r3, [r7, #2]
  uint32_t valid = 0U;
 801a93a:	f04f 0300 	mov.w	r3, #0
 801a93e:	60fb      	str	r3, [r7, #12]

  if ((month == 0U) || (month > 12U) )
 801a940:	88fb      	ldrh	r3, [r7, #6]
 801a942:	2b00      	cmp	r3, #0
 801a944:	d002      	beq.n	801a94c <RTC001_ldatevalid+0x24>
 801a946:	88fb      	ldrh	r3, [r7, #6]
 801a948:	2b0c      	cmp	r3, #12
 801a94a:	d903      	bls.n	801a954 <RTC001_ldatevalid+0x2c>
  {
    valid = 0U;
 801a94c:	f04f 0300 	mov.w	r3, #0
 801a950:	60fb      	str	r3, [r7, #12]
 801a952:	e025      	b.n	801a9a0 <RTC001_ldatevalid+0x78>
  }
  else  if ((month != 2U) || (day < 29U))
 801a954:	88fb      	ldrh	r3, [r7, #6]
 801a956:	2b02      	cmp	r3, #2
 801a958:	d102      	bne.n	801a960 <RTC001_ldatevalid+0x38>
 801a95a:	88bb      	ldrh	r3, [r7, #4]
 801a95c:	2b1c      	cmp	r3, #28
 801a95e:	d810      	bhi.n	801a982 <RTC001_ldatevalid+0x5a>
  {
     if ((day <= RTC001_DAYS_IN_MONTH[month]) && (day > 0U))
 801a960:	88ba      	ldrh	r2, [r7, #4]
 801a962:	88f9      	ldrh	r1, [r7, #6]
 801a964:	f647 7360 	movw	r3, #32608	; 0x7f60
 801a968:	f6c0 0302 	movt	r3, #2050	; 0x802
 801a96c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a970:	429a      	cmp	r2, r3
 801a972:	d814      	bhi.n	801a99e <RTC001_ldatevalid+0x76>
 801a974:	88bb      	ldrh	r3, [r7, #4]
 801a976:	2b00      	cmp	r3, #0
 801a978:	d011      	beq.n	801a99e <RTC001_ldatevalid+0x76>
     {
       valid = 1U;
 801a97a:	f04f 0301 	mov.w	r3, #1
 801a97e:	60fb      	str	r3, [r7, #12]
  {
    valid = 0U;
  }
  else  if ((month != 2U) || (day < 29U))
  {
     if ((day <= RTC001_DAYS_IN_MONTH[month]) && (day > 0U))
 801a980:	e00d      	b.n	801a99e <RTC001_ldatevalid+0x76>
     }
  }
  else /*Reaches here only if month = February and day = 29*/
  {
    /*Check if it is leap year*/
    if (RTC001_lleapyear(year))
 801a982:	887b      	ldrh	r3, [r7, #2]
 801a984:	4618      	mov	r0, r3
 801a986:	f000 f811 	bl	801a9ac <RTC001_lleapyear>
 801a98a:	4603      	mov	r3, r0
 801a98c:	2b00      	cmp	r3, #0
 801a98e:	d007      	beq.n	801a9a0 <RTC001_ldatevalid+0x78>
    {
      if (day == 29U)
 801a990:	88bb      	ldrh	r3, [r7, #4]
 801a992:	2b1d      	cmp	r3, #29
 801a994:	d104      	bne.n	801a9a0 <RTC001_ldatevalid+0x78>
      { 
        valid = 1U;
 801a996:	f04f 0301 	mov.w	r3, #1
 801a99a:	60fb      	str	r3, [r7, #12]
 801a99c:	e000      	b.n	801a9a0 <RTC001_ldatevalid+0x78>
  {
    valid = 0U;
  }
  else  if ((month != 2U) || (day < 29U))
  {
     if ((day <= RTC001_DAYS_IN_MONTH[month]) && (day > 0U))
 801a99e:	bf00      	nop
      { 
        valid = 1U;
      }
    }
  }
  return valid;
 801a9a0:	68fb      	ldr	r3, [r7, #12]
}
 801a9a2:	4618      	mov	r0, r3
 801a9a4:	f107 0710 	add.w	r7, r7, #16
 801a9a8:	46bd      	mov	sp, r7
 801a9aa:	bd80      	pop	{r7, pc}

0801a9ac <RTC001_lleapyear>:


/* Return 1 if year is leap year, 0 otherwise.	*/

static uint8_t RTC001_lleapyear(uint16_t year)
{
 801a9ac:	b480      	push	{r7}
 801a9ae:	b085      	sub	sp, #20
 801a9b0:	af00      	add	r7, sp, #0
 801a9b2:	4603      	mov	r3, r0
 801a9b4:	80fb      	strh	r3, [r7, #6]
  uint8_t valid = 0U;
 801a9b6:	f04f 0300 	mov.w	r3, #0
 801a9ba:	73fb      	strb	r3, [r7, #15]
  
  if ((((year) % 400U) == 0U) || ((((year) % 100U) != 0U) && \
 801a9bc:	88fa      	ldrh	r2, [r7, #6]
 801a9be:	f248 531f 	movw	r3, #34079	; 0x851f
 801a9c2:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 801a9c6:	fba3 1302 	umull	r1, r3, r3, r2
 801a9ca:	ea4f 13d3 	mov.w	r3, r3, lsr #7
 801a9ce:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801a9d2:	fb01 f303 	mul.w	r3, r1, r3
 801a9d6:	1ad3      	subs	r3, r2, r3
 801a9d8:	b29b      	uxth	r3, r3
 801a9da:	2b00      	cmp	r3, #0
 801a9dc:	d016      	beq.n	801aa0c <RTC001_lleapyear+0x60>
 801a9de:	88fa      	ldrh	r2, [r7, #6]
 801a9e0:	f248 531f 	movw	r3, #34079	; 0x851f
 801a9e4:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 801a9e8:	fba3 1302 	umull	r1, r3, r3, r2
 801a9ec:	ea4f 1353 	mov.w	r3, r3, lsr #5
 801a9f0:	f04f 0164 	mov.w	r1, #100	; 0x64
 801a9f4:	fb01 f303 	mul.w	r3, r1, r3
 801a9f8:	1ad3      	subs	r3, r2, r3
 801a9fa:	b29b      	uxth	r3, r3
 801a9fc:	2b00      	cmp	r3, #0
 801a9fe:	d008      	beq.n	801aa12 <RTC001_lleapyear+0x66>
     (((year) %4U) == 0U)))
 801aa00:	88fb      	ldrh	r3, [r7, #6]
 801aa02:	f003 0303 	and.w	r3, r3, #3
 801aa06:	b29b      	uxth	r3, r3

static uint8_t RTC001_lleapyear(uint16_t year)
{
  uint8_t valid = 0U;
  
  if ((((year) % 400U) == 0U) || ((((year) % 100U) != 0U) && \
 801aa08:	2b00      	cmp	r3, #0
 801aa0a:	d102      	bne.n	801aa12 <RTC001_lleapyear+0x66>
     (((year) %4U) == 0U)))
  {
	valid = 1U;
 801aa0c:	f04f 0301 	mov.w	r3, #1
 801aa10:	73fb      	strb	r3, [r7, #15]
  }
  return valid;
 801aa12:	7bfb      	ldrb	r3, [r7, #15]
}
 801aa14:	4618      	mov	r0, r3
 801aa16:	f107 0714 	add.w	r7, r7, #20
 801aa1a:	46bd      	mov	sp, r7
 801aa1c:	bc80      	pop	{r7}
 801aa1e:	4770      	bx	lr

0801aa20 <RTC001_lweekday>:

/* Given month, day, year, returns day of week, eg. Monday = 0 etc.
*/ 

static uint32_t RTC001_lweekday(uint16_t month,uint16_t day,uint16_t year)
{
 801aa20:	b490      	push	{r4, r7}
 801aa22:	b088      	sub	sp, #32
 801aa24:	af00      	add	r7, sp, #0
 801aa26:	4613      	mov	r3, r2
 801aa28:	4602      	mov	r2, r0
 801aa2a:	80fa      	strh	r2, [r7, #6]
 801aa2c:	460a      	mov	r2, r1
 801aa2e:	80ba      	strh	r2, [r7, #4]
 801aa30:	807b      	strh	r3, [r7, #2]
  uint16_t vx, tx, ix, feb;
  const uint8_t vx_list[] = 
 801aa32:	f647 7294 	movw	r2, #32660	; 0x7f94
 801aa36:	f6c0 0202 	movt	r2, #2050	; 0x802
 801aa3a:	f107 0308 	add.w	r3, r7, #8
 801aa3e:	4614      	mov	r4, r2
 801aa40:	6820      	ldr	r0, [r4, #0]
 801aa42:	6861      	ldr	r1, [r4, #4]
 801aa44:	68a2      	ldr	r2, [r4, #8]
 801aa46:	c307      	stmia	r3!, {r0, r1, r2}
 801aa48:	7b22      	ldrb	r2, [r4, #12]
 801aa4a:	701a      	strb	r2, [r3, #0]
  {
      0U, 20U, 0U, 16U, 24U, 20U, 0U, 24U, 4U, 12U, 8U, 16U, 12U
  };

  vx = vx_list[month];
 801aa4c:	88fb      	ldrh	r3, [r7, #6]
 801aa4e:	f107 0020 	add.w	r0, r7, #32
 801aa52:	18c3      	adds	r3, r0, r3
 801aa54:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 801aa58:	83fb      	strh	r3, [r7, #30]
  if(year > 1900U)
 801aa5a:	887a      	ldrh	r2, [r7, #2]
 801aa5c:	f240 736c 	movw	r3, #1900	; 0x76c
 801aa60:	429a      	cmp	r2, r3
 801aa62:	d903      	bls.n	801aa6c <RTC001_lweekday+0x4c>
  {
    year = year - 1900U;
 801aa64:	887b      	ldrh	r3, [r7, #2]
 801aa66:	f2a3 736c 	subw	r3, r3, #1900	; 0x76c
 801aa6a:	807b      	strh	r3, [r7, #2]
  }
  feb = (month  > 2U)? 1U : 0U;
 801aa6c:	88fb      	ldrh	r3, [r7, #6]
 801aa6e:	2b02      	cmp	r3, #2
 801aa70:	d902      	bls.n	801aa78 <RTC001_lweekday+0x58>
 801aa72:	f04f 0301 	mov.w	r3, #1
 801aa76:	e001      	b.n	801aa7c <RTC001_lweekday+0x5c>
 801aa78:	f04f 0300 	mov.w	r3, #0
 801aa7c:	83bb      	strh	r3, [r7, #28]
/* Take care of February */
  ix = ((year - 21U) % 28U) + vx + feb;
 801aa7e:	887b      	ldrh	r3, [r7, #2]
 801aa80:	f1a3 0215 	sub.w	r2, r3, #21
 801aa84:	ea4f 0192 	mov.w	r1, r2, lsr #2
 801aa88:	f644 1325 	movw	r3, #18725	; 0x4925
 801aa8c:	f2c2 4392 	movt	r3, #9362	; 0x2492
 801aa90:	fba3 0101 	umull	r0, r1, r3, r1
 801aa94:	460b      	mov	r3, r1
 801aa96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801aa9a:	1a5b      	subs	r3, r3, r1
 801aa9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801aaa0:	1ad3      	subs	r3, r2, r3
 801aaa2:	b29a      	uxth	r2, r3
 801aaa4:	8bfb      	ldrh	r3, [r7, #30]
 801aaa6:	18d3      	adds	r3, r2, r3
 801aaa8:	b29a      	uxth	r2, r3
 801aaaa:	8bbb      	ldrh	r3, [r7, #28]
 801aaac:	18d3      	adds	r3, r2, r3
 801aaae:	837b      	strh	r3, [r7, #26]
/* Take care of leap year */
  tx = ((ix + (ix / 4U)) % 7U) + day;
 801aab0:	8b7a      	ldrh	r2, [r7, #26]
 801aab2:	8b7b      	ldrh	r3, [r7, #26]
 801aab4:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801aab8:	b29b      	uxth	r3, r3
 801aaba:	18d1      	adds	r1, r2, r3
 801aabc:	f644 1325 	movw	r3, #18725	; 0x4925
 801aac0:	f2c2 4392 	movt	r3, #9362	; 0x2492
 801aac4:	fba3 2301 	umull	r2, r3, r3, r1
 801aac8:	1aca      	subs	r2, r1, r3
 801aaca:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801aace:	189b      	adds	r3, r3, r2
 801aad0:	ea4f 0293 	mov.w	r2, r3, lsr #2
 801aad4:	4613      	mov	r3, r2
 801aad6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801aada:	1a9b      	subs	r3, r3, r2
 801aadc:	1aca      	subs	r2, r1, r3
 801aade:	b292      	uxth	r2, r2
 801aae0:	88bb      	ldrh	r3, [r7, #4]
 801aae2:	18d3      	adds	r3, r2, r3
 801aae4:	833b      	strh	r3, [r7, #24]
  tx = tx % 7U;
 801aae6:	8b3a      	ldrh	r2, [r7, #24]
 801aae8:	f644 1325 	movw	r3, #18725	; 0x4925
 801aaec:	f2c2 4392 	movt	r3, #9362	; 0x2492
 801aaf0:	fba3 0302 	umull	r0, r3, r3, r2
 801aaf4:	1ad1      	subs	r1, r2, r3
 801aaf6:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801aafa:	185b      	adds	r3, r3, r1
 801aafc:	ea4f 0193 	mov.w	r1, r3, lsr #2
 801ab00:	460b      	mov	r3, r1
 801ab02:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801ab06:	1a5b      	subs	r3, r3, r1
 801ab08:	1ad3      	subs	r3, r2, r3
 801ab0a:	833b      	strh	r3, [r7, #24]
  return ((uint32_t)tx);
 801ab0c:	8b3b      	ldrh	r3, [r7, #24]
}
 801ab0e:	4618      	mov	r0, r3
 801ab10:	f107 0720 	add.w	r7, r7, #32
 801ab14:	46bd      	mov	sp, r7
 801ab16:	bc90      	pop	{r4, r7}
 801ab18:	4770      	bx	lr
 801ab1a:	bf00      	nop

0801ab1c <RTC001_ltimevalid>:

/* Return 1 if time is valid, 0 otherwise.	*/
static uint32_t RTC001_ltimevalid(uint8_t sec, uint8_t min, uint8_t hour)
{
 801ab1c:	b480      	push	{r7}
 801ab1e:	b085      	sub	sp, #20
 801ab20:	af00      	add	r7, sp, #0
 801ab22:	4613      	mov	r3, r2
 801ab24:	4602      	mov	r2, r0
 801ab26:	71fa      	strb	r2, [r7, #7]
 801ab28:	460a      	mov	r2, r1
 801ab2a:	71ba      	strb	r2, [r7, #6]
 801ab2c:	717b      	strb	r3, [r7, #5]
  uint32_t valid = 0U;
 801ab2e:	f04f 0300 	mov.w	r3, #0
 801ab32:	60fb      	str	r3, [r7, #12]

  if ((sec < 0U) || (min < 0U) || (hour < 0U))
  {
    valid = 0U;
  }
  else if ((sec >= 60U) || (min >= 60U) || (hour >= 24U))
 801ab34:	79fb      	ldrb	r3, [r7, #7]
 801ab36:	2b3b      	cmp	r3, #59	; 0x3b
 801ab38:	d805      	bhi.n	801ab46 <RTC001_ltimevalid+0x2a>
 801ab3a:	79bb      	ldrb	r3, [r7, #6]
 801ab3c:	2b3b      	cmp	r3, #59	; 0x3b
 801ab3e:	d802      	bhi.n	801ab46 <RTC001_ltimevalid+0x2a>
 801ab40:	797b      	ldrb	r3, [r7, #5]
 801ab42:	2b17      	cmp	r3, #23
 801ab44:	d903      	bls.n	801ab4e <RTC001_ltimevalid+0x32>
  {
    valid = 0U;
 801ab46:	f04f 0300 	mov.w	r3, #0
 801ab4a:	60fb      	str	r3, [r7, #12]
 801ab4c:	e002      	b.n	801ab54 <RTC001_ltimevalid+0x38>
  }
  else
  {
	  valid = 1U;
 801ab4e:	f04f 0301 	mov.w	r3, #1
 801ab52:	60fb      	str	r3, [r7, #12]
  }

  return valid;
 801ab54:	68fb      	ldr	r3, [r7, #12]
}
 801ab56:	4618      	mov	r0, r3
 801ab58:	f107 0714 	add.w	r7, r7, #20
 801ab5c:	46bd      	mov	sp, r7
 801ab5e:	bc80      	pop	{r7}
 801ab60:	4770      	bx	lr
 801ab62:	bf00      	nop

0801ab64 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 801ab64:	b480      	push	{r7}
 801ab66:	b087      	sub	sp, #28
 801ab68:	af00      	add	r7, sp, #0
 801ab6a:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 801ab6c:	f04f 0300 	mov.w	r3, #0
 801ab70:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 801ab72:	f04f 0300 	mov.w	r3, #0
 801ab76:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 801ab78:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801ab7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ab80:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 801ab82:	687b      	ldr	r3, [r7, #4]
 801ab84:	ea4f 7313 	mov.w	r3, r3, lsr #28
 801ab88:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 801ab8a:	68fb      	ldr	r3, [r7, #12]
 801ab8c:	f103 0310 	add.w	r3, r3, #16
 801ab90:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 801ab92:	697a      	ldr	r2, [r7, #20]
 801ab94:	4613      	mov	r3, r2
 801ab96:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801ab9a:	189b      	adds	r3, r3, r2
 801ab9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 801aba0:	18cb      	adds	r3, r1, r3
 801aba2:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 801aba4:	687b      	ldr	r3, [r7, #4]
 801aba6:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 801abaa:	693b      	ldr	r3, [r7, #16]
 801abac:	601a      	str	r2, [r3, #0]
}
 801abae:	f107 071c 	add.w	r7, r7, #28
 801abb2:	46bd      	mov	sp, r7
 801abb4:	bc80      	pop	{r7}
 801abb6:	4770      	bx	lr

0801abb8 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 801abb8:	b480      	push	{r7}
 801abba:	b087      	sub	sp, #28
 801abbc:	af00      	add	r7, sp, #0
 801abbe:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 801abc0:	f04f 0300 	mov.w	r3, #0
 801abc4:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 801abc6:	f04f 0300 	mov.w	r3, #0
 801abca:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 801abcc:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801abd0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801abd4:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 801abd6:	687b      	ldr	r3, [r7, #4]
 801abd8:	ea4f 7313 	mov.w	r3, r3, lsr #28
 801abdc:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 801abde:	68fb      	ldr	r3, [r7, #12]
 801abe0:	f103 0314 	add.w	r3, r3, #20
 801abe4:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 801abe6:	697a      	ldr	r2, [r7, #20]
 801abe8:	4613      	mov	r3, r2
 801abea:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801abee:	189b      	adds	r3, r3, r2
 801abf0:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 801abf4:	18cb      	adds	r3, r1, r3
 801abf6:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 801abf8:	687b      	ldr	r3, [r7, #4]
 801abfa:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 801abfe:	693b      	ldr	r3, [r7, #16]
 801ac00:	601a      	str	r2, [r3, #0]
}
 801ac02:	f107 071c 	add.w	r7, r7, #28
 801ac06:	46bd      	mov	sp, r7
 801ac08:	bc80      	pop	{r7}
 801ac0a:	4770      	bx	lr

0801ac0c <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 801ac0c:	b480      	push	{r7}
 801ac0e:	b083      	sub	sp, #12
 801ac10:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 801ac12:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801ac16:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ac1a:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 801ac1c:	f04f 0300 	mov.w	r3, #0
 801ac20:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 801ac22:	687b      	ldr	r3, [r7, #4]
 801ac24:	681b      	ldr	r3, [r3, #0]
 801ac26:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 801ac28:	78fb      	ldrb	r3, [r7, #3]
}
 801ac2a:	4618      	mov	r0, r3
 801ac2c:	f107 070c 	add.w	r7, r7, #12
 801ac30:	46bd      	mov	sp, r7
 801ac32:	bc80      	pop	{r7}
 801ac34:	4770      	bx	lr
 801ac36:	bf00      	nop

0801ac38 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 801ac38:	b480      	push	{r7}
 801ac3a:	b089      	sub	sp, #36	; 0x24
 801ac3c:	af00      	add	r7, sp, #0
 801ac3e:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 801ac40:	f04f 030f 	mov.w	r3, #15
 801ac44:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 801ac46:	f04f 0300 	mov.w	r3, #0
 801ac4a:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 801ac4c:	f04f 0300 	mov.w	r3, #0
 801ac50:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 801ac52:	f04f 0300 	mov.w	r3, #0
 801ac56:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 801ac58:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801ac5c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ac60:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 801ac62:	687b      	ldr	r3, [r7, #4]
 801ac64:	ea4f 7313 	mov.w	r3, r3, lsr #28
 801ac68:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 801ac6a:	68fb      	ldr	r3, [r7, #12]
 801ac6c:	f103 030c 	add.w	r3, r3, #12
 801ac70:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 801ac72:	69ba      	ldr	r2, [r7, #24]
 801ac74:	4613      	mov	r3, r2
 801ac76:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801ac7a:	189b      	adds	r3, r3, r2
 801ac7c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 801ac80:	18cb      	adds	r3, r1, r3
 801ac82:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 801ac84:	697b      	ldr	r3, [r7, #20]
 801ac86:	681a      	ldr	r2, [r3, #0]
 801ac88:	687b      	ldr	r3, [r7, #4]
 801ac8a:	4013      	ands	r3, r2
 801ac8c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 801ac90:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 801ac92:	693b      	ldr	r3, [r7, #16]
 801ac94:	2b00      	cmp	r3, #0
 801ac96:	d003      	beq.n	801aca0 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 801ac98:	f04f 0301 	mov.w	r3, #1
 801ac9c:	61fb      	str	r3, [r7, #28]
 801ac9e:	e002      	b.n	801aca6 <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 801aca0:	f04f 0300 	mov.w	r3, #0
 801aca4:	61fb      	str	r3, [r7, #28]
  }
  return status;
 801aca6:	69fb      	ldr	r3, [r7, #28]
}
 801aca8:	4618      	mov	r0, r3
 801acaa:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801acae:	46bd      	mov	sp, r7
 801acb0:	bc80      	pop	{r7}
 801acb2:	4770      	bx	lr

0801acb4 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 801acb4:	b480      	push	{r7}
 801acb6:	b083      	sub	sp, #12
 801acb8:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 801acba:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801acbe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801acc2:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 801acc4:	687b      	ldr	r3, [r7, #4]
 801acc6:	689b      	ldr	r3, [r3, #8]
 801acc8:	f043 0201 	orr.w	r2, r3, #1
 801accc:	687b      	ldr	r3, [r7, #4]
 801acce:	609a      	str	r2, [r3, #8]

}
 801acd0:	f107 070c 	add.w	r7, r7, #12
 801acd4:	46bd      	mov	sp, r7
 801acd6:	bc80      	pop	{r7}
 801acd8:	4770      	bx	lr
 801acda:	bf00      	nop

0801acdc <PWMSP001_Init>:
 **                 Function definitions                                       **
 *******************************************************************************/
   
/* This function initializes the app */
void PWMSP001_Init(void)
{
 801acdc:	b580      	push	{r7, lr}
 801acde:	b082      	sub	sp, #8
 801ace0:	af00      	add	r7, sp, #0
  status_t Error = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801ace2:	f04f 0301 	mov.w	r3, #1
 801ace6:	607b      	str	r3, [r7, #4]
  CCU4GLOBAL_Init();
 801ace8:	f004 fb6a 	bl	801f3c0 <CCU4GLOBAL_Init>
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle0);
 801acec:	f647 70c0 	movw	r0, #32704	; 0x7fc0
 801acf0:	f6c0 0002 	movt	r0, #2050	; 0x802
 801acf4:	f000 f8ca 	bl	801ae8c <PWMSP001_lInit>
 801acf8:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 801acfa:	687b      	ldr	r3, [r7, #4]
 801acfc:	2b00      	cmp	r3, #0
 801acfe:	d10d      	bne.n	801ad1c <PWMSP001_Init+0x40>
  {   
    if (PWMSP001_Handle0.StartControl == (uint8_t)SET)
 801ad00:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 801ad04:	f6c0 0302 	movt	r3, #2050	; 0x802
 801ad08:	785b      	ldrb	r3, [r3, #1]
 801ad0a:	2b01      	cmp	r3, #1
 801ad0c:	d106      	bne.n	801ad1c <PWMSP001_Init+0x40>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle0);
 801ad0e:	f647 70c0 	movw	r0, #32704	; 0x7fc0
 801ad12:	f6c0 0002 	movt	r0, #2050	; 0x802
 801ad16:	f000 faf7 	bl	801b308 <PWMSP001_Start>
 801ad1a:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 2.2 based on User configuration */
      PORT2->PDR0  &= (uint32_t)(~(PORT2_PDR0_PD2_Msk));
 801ad1c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801ad20:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ad24:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801ad28:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ad2c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801ad2e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 801ad32:	641a      	str	r2, [r3, #64]	; 0x40
      PORT2->PDR0  |= (((uint32_t)0 << (uint32_t)PORT2_PDR0_PD2_Pos) & \
 801ad34:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801ad38:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ad3c:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801ad40:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ad44:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801ad46:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT2_PDR0_PD2_Msk);
      PORT2->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC2_PO_Msk));
 801ad48:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801ad4c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ad50:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801ad54:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ad58:	6912      	ldr	r2, [r2, #16]
 801ad5a:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 801ad5e:	611a      	str	r2, [r3, #16]
      PORT2->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC2_PO_Pos) & \
 801ad60:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801ad64:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ad68:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801ad6c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ad70:	6912      	ldr	r2, [r2, #16]
 801ad72:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC2_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle1);
 801ad74:	f248 0008 	movw	r0, #32776	; 0x8008
 801ad78:	f6c0 0002 	movt	r0, #2050	; 0x802
 801ad7c:	f000 f886 	bl	801ae8c <PWMSP001_lInit>
 801ad80:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 801ad82:	687b      	ldr	r3, [r7, #4]
 801ad84:	2b00      	cmp	r3, #0
 801ad86:	d10d      	bne.n	801ada4 <PWMSP001_Init+0xc8>
  {   
    if (PWMSP001_Handle1.StartControl == (uint8_t)SET)
 801ad88:	f248 0308 	movw	r3, #32776	; 0x8008
 801ad8c:	f6c0 0302 	movt	r3, #2050	; 0x802
 801ad90:	785b      	ldrb	r3, [r3, #1]
 801ad92:	2b01      	cmp	r3, #1
 801ad94:	d106      	bne.n	801ada4 <PWMSP001_Init+0xc8>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle1);
 801ad96:	f248 0008 	movw	r0, #32776	; 0x8008
 801ad9a:	f6c0 0002 	movt	r0, #2050	; 0x802
 801ad9e:	f000 fab3 	bl	801b308 <PWMSP001_Start>
 801ada2:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 2.4 based on User configuration */
      PORT2->PDR0  &= (uint32_t)(~(PORT2_PDR0_PD4_Msk));
 801ada4:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801ada8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801adac:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801adb0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801adb4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801adb6:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 801adba:	641a      	str	r2, [r3, #64]	; 0x40
      PORT2->PDR0  |= (((uint32_t)0 << (uint32_t)PORT2_PDR0_PD4_Pos) & \
 801adbc:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801adc0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801adc4:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801adc8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801adcc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801adce:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT2_PDR0_PD4_Msk);
      PORT2->IOCR4  &= (uint32_t)(~(PORT_IOCR_PC0_PO_Msk));
 801add0:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801add4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801add8:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801addc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ade0:	6952      	ldr	r2, [r2, #20]
 801ade2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801ade6:	615a      	str	r2, [r3, #20]
      PORT2->IOCR4  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC0_PO_Pos) & \
 801ade8:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801adec:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801adf0:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801adf4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801adf8:	6952      	ldr	r2, [r2, #20]
 801adfa:	615a      	str	r2, [r3, #20]
                                   (uint32_t)PORT_IOCR_PC0_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle2);
 801adfc:	f248 0050 	movw	r0, #32848	; 0x8050
 801ae00:	f6c0 0002 	movt	r0, #2050	; 0x802
 801ae04:	f000 f842 	bl	801ae8c <PWMSP001_lInit>
 801ae08:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 801ae0a:	687b      	ldr	r3, [r7, #4]
 801ae0c:	2b00      	cmp	r3, #0
 801ae0e:	d10d      	bne.n	801ae2c <PWMSP001_Init+0x150>
  {   
    if (PWMSP001_Handle2.StartControl == (uint8_t)SET)
 801ae10:	f248 0350 	movw	r3, #32848	; 0x8050
 801ae14:	f6c0 0302 	movt	r3, #2050	; 0x802
 801ae18:	785b      	ldrb	r3, [r3, #1]
 801ae1a:	2b01      	cmp	r3, #1
 801ae1c:	d106      	bne.n	801ae2c <PWMSP001_Init+0x150>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle2);
 801ae1e:	f248 0050 	movw	r0, #32848	; 0x8050
 801ae22:	f6c0 0002 	movt	r0, #2050	; 0x802
 801ae26:	f000 fa6f 	bl	801b308 <PWMSP001_Start>
 801ae2a:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 2.3 based on User configuration */
      PORT2->PDR0  &= (uint32_t)(~(PORT2_PDR0_PD3_Msk));
 801ae2c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801ae30:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ae34:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801ae38:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ae3c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801ae3e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 801ae42:	641a      	str	r2, [r3, #64]	; 0x40
      PORT2->PDR0  |= (((uint32_t)0 << (uint32_t)PORT2_PDR0_PD3_Pos) & \
 801ae44:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801ae48:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ae4c:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801ae50:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ae54:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801ae56:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT2_PDR0_PD3_Msk);
      PORT2->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC3_PO_Msk));
 801ae58:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801ae5c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ae60:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801ae64:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ae68:	6912      	ldr	r2, [r2, #16]
 801ae6a:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 801ae6e:	611a      	str	r2, [r3, #16]
      PORT2->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC3_PO_Pos) & \
 801ae70:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801ae74:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ae78:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801ae7c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ae80:	6912      	ldr	r2, [r2, #16]
 801ae82:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC3_PO_Msk);
}
 801ae84:	f107 0708 	add.w	r7, r7, #8
 801ae88:	46bd      	mov	sp, r7
 801ae8a:	bd80      	pop	{r7, pc}

0801ae8c <PWMSP001_lInit>:

/*<<<DD_PWMSP001_API_1>>>*/
/* This function initializes an instance of the app */
status_t PWMSP001_lInit(const PWMSP001_HandleType* HandlePtr)
{
 801ae8c:	b590      	push	{r4, r7, lr}
 801ae8e:	b085      	sub	sp, #20
 801ae90:	af00      	add	r7, sp, #0
 801ae92:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801ae94:	f04f 0301 	mov.w	r3, #1
 801ae98:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_PWMSP001_API_1_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 801ae9a:	687b      	ldr	r3, [r7, #4]
 801ae9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801ae9e:	781b      	ldrb	r3, [r3, #0]
 801aea0:	2b00      	cmp	r3, #0
 801aea2:	f040 8169 	bne.w	801b178 <PWMSP001_lInit+0x2ec>
    {
      break;
    }
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 801aea6:	687b      	ldr	r3, [r7, #4]
 801aea8:	699b      	ldr	r3, [r3, #24]
 801aeaa:	f04f 0207 	mov.w	r2, #7
 801aeae:	611a      	str	r2, [r3, #16]

    /*<<<DD_PWMSP001_API_1_3>>>*/
    /* If external stop trigger is setelected */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
 801aeb0:	687b      	ldr	r3, [r7, #4]
 801aeb2:	7bdb      	ldrb	r3, [r3, #15]
 801aeb4:	2b01      	cmp	r3, #1
 801aeb6:	d127      	bne.n	801af08 <PWMSP001_lInit+0x7c>
    {
      HandlePtr->CC4yRegsPtr->INS &= (uint32_t)~((uint32_t)CCU4_CC4_INS_EV1EM_Msk | CCU4_CC4_INS_LPF1M_Msk);
 801aeb8:	687b      	ldr	r3, [r7, #4]
 801aeba:	699a      	ldr	r2, [r3, #24]
 801aebc:	687b      	ldr	r3, [r7, #4]
 801aebe:	699b      	ldr	r3, [r3, #24]
 801aec0:	681b      	ldr	r3, [r3, #0]
 801aec2:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 801aec6:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 801aeca:	6013      	str	r3, [r2, #0]
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_ENDS_Msk;
 801aecc:	687b      	ldr	r3, [r7, #4]
 801aece:	699b      	ldr	r3, [r3, #24]
 801aed0:	687a      	ldr	r2, [r7, #4]
 801aed2:	6992      	ldr	r2, [r2, #24]
 801aed4:	6852      	ldr	r2, [r2, #4]
 801aed6:	f022 020c 	bic.w	r2, r2, #12
 801aeda:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegsPtr->INS |= ((((uint32_t)HandlePtr->kStopEdge << (uint32_t)CCU4_CC4_INS_EV1EM_Pos)\
 801aedc:	687b      	ldr	r3, [r7, #4]
 801aede:	699b      	ldr	r3, [r3, #24]
 801aee0:	687a      	ldr	r2, [r7, #4]
 801aee2:	6992      	ldr	r2, [r2, #24]
 801aee4:	6811      	ldr	r1, [r2, #0]
 801aee6:	687a      	ldr	r2, [r7, #4]
 801aee8:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 801aeec:	ea4f 4282 	mov.w	r2, r2, lsl #18
	    & (uint32_t)CCU4_CC4_INS_EV1EM_Msk)| (((uint32_t)PWMSP001_LPF  << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)\
 801aef0:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
    /* If external stop trigger is setelected */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
    {
      HandlePtr->CC4yRegsPtr->INS &= (uint32_t)~((uint32_t)CCU4_CC4_INS_EV1EM_Msk | CCU4_CC4_INS_LPF1M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_ENDS_Msk;
      HandlePtr->CC4yRegsPtr->INS |= ((((uint32_t)HandlePtr->kStopEdge << (uint32_t)CCU4_CC4_INS_EV1EM_Pos)\
 801aef4:	430a      	orrs	r2, r1
 801aef6:	601a      	str	r2, [r3, #0]
	    & (uint32_t)CCU4_CC4_INS_EV1EM_Msk)| (((uint32_t)PWMSP001_LPF  << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)\
		  & (uint32_t)CCU4_CC4_INS_LPF1M_Msk));

      HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_1  <<
 801aef8:	687b      	ldr	r3, [r7, #4]
 801aefa:	699b      	ldr	r3, [r3, #24]
 801aefc:	687a      	ldr	r2, [r7, #4]
 801aefe:	6992      	ldr	r2, [r2, #24]
 801af00:	6852      	ldr	r2, [r2, #4]
 801af02:	f042 0208 	orr.w	r2, r2, #8
 801af06:	605a      	str	r2, [r3, #4]
          (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
    }/*End of if (HandlePtr->kExtStopTrig == SET)*/

    /*<<<DD_PWMSP001_API_1_4>>>*/
    /* Trap configurations if trap is enabled */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
 801af08:	687b      	ldr	r3, [r7, #4]
 801af0a:	7c5b      	ldrb	r3, [r3, #17]
 801af0c:	2b01      	cmp	r3, #1
 801af0e:	d12b      	bne.n	801af68 <PWMSP001_lInit+0xdc>
        ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
 801af10:	687b      	ldr	r3, [r7, #4]
 801af12:	f893 3020 	ldrb.w	r3, [r3, #32]
          (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
    }/*End of if (HandlePtr->kExtStopTrig == SET)*/

    /*<<<DD_PWMSP001_API_1_4>>>*/
    /* Trap configurations if trap is enabled */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
 801af16:	2b01      	cmp	r3, #1
 801af18:	d026      	beq.n	801af68 <PWMSP001_lInit+0xdc>
        ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
    )
    {
      HandlePtr->CC4yRegsPtr -> INS &= ~((uint32_t)CCU4_CC4_INS_EV2EM_Msk | \
 801af1a:	687b      	ldr	r3, [r7, #4]
 801af1c:	699a      	ldr	r2, [r3, #24]
 801af1e:	687b      	ldr	r3, [r7, #4]
 801af20:	699b      	ldr	r3, [r3, #24]
 801af22:	681b      	ldr	r3, [r3, #0]
 801af24:	f023 43c2 	bic.w	r3, r3, #1627389952	; 0x61000000
 801af28:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 801af2c:	6013      	str	r3, [r2, #0]
	    (uint32_t)CCU4_CC4_INS_EV2LM_Msk | (uint32_t)CCU4_CC4_INS_LPF2M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_TS_Msk;
 801af2e:	687b      	ldr	r3, [r7, #4]
 801af30:	699b      	ldr	r3, [r3, #24]
 801af32:	687a      	ldr	r2, [r7, #4]
 801af34:	6992      	ldr	r2, [r2, #24]
 801af36:	6852      	ldr	r2, [r2, #4]
 801af38:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801af3c:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegsPtr -> INS |= ((((uint32_t)0 << (uint32_t)CCU4_CC4_INS_EV2EM_Pos)\
 801af3e:	687b      	ldr	r3, [r7, #4]
 801af40:	699b      	ldr	r3, [r3, #24]
 801af42:	687a      	ldr	r2, [r7, #4]
 801af44:	6992      	ldr	r2, [r2, #24]
 801af46:	6811      	ldr	r1, [r2, #0]
	    &(uint32_t)CCU4_CC4_INS_EV2EM_Msk) | (((uint32_t)HandlePtr->kTrapLevel  <<	\
 801af48:	687a      	ldr	r2, [r7, #4]
 801af4a:	7812      	ldrb	r2, [r2, #0]
 801af4c:	ea4f 6202 	mov.w	r2, r2, lsl #24
		  (uint32_t)CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk ) | \
 801af50:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
    )
    {
      HandlePtr->CC4yRegsPtr -> INS &= ~((uint32_t)CCU4_CC4_INS_EV2EM_Msk | \
	    (uint32_t)CCU4_CC4_INS_EV2LM_Msk | (uint32_t)CCU4_CC4_INS_LPF2M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_TS_Msk;
      HandlePtr->CC4yRegsPtr -> INS |= ((((uint32_t)0 << (uint32_t)CCU4_CC4_INS_EV2EM_Pos)\
 801af54:	430a      	orrs	r2, r1
 801af56:	601a      	str	r2, [r3, #0]
	    &(uint32_t)CCU4_CC4_INS_EV2EM_Msk) | (((uint32_t)HandlePtr->kTrapLevel  <<	\
		  (uint32_t)CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk ) | \
		    (((uint32_t)0 << (uint32_t)CCU4_CC4_INS_LPF2M_Pos)& \
			  (uint32_t)CCU4_CC4_INS_LPF2M_Msk));

      HandlePtr->CC4yRegsPtr->CMC |= ((uint32_t)1 << (uint32_t)CCU4_CC4_CMC_TS_Pos);
 801af58:	687b      	ldr	r3, [r7, #4]
 801af5a:	699b      	ldr	r3, [r3, #24]
 801af5c:	687a      	ldr	r2, [r7, #4]
 801af5e:	6992      	ldr	r2, [r2, #24]
 801af60:	6852      	ldr	r2, [r2, #4]
 801af62:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 801af66:	605a      	str	r2, [r3, #4]
    }/* End of  if (HandlePtr->kTrapEnable == (uint8_t)SET)*/
    
    HandlePtr->CC4yRegsPtr->TC &= ~((uint32_t)CCU4_CC4_TC_TCM_Msk | \
 801af68:	687b      	ldr	r3, [r7, #4]
 801af6a:	699a      	ldr	r2, [r3, #24]
 801af6c:	687b      	ldr	r3, [r7, #4]
 801af6e:	699b      	ldr	r3, [r3, #24]
 801af70:	695b      	ldr	r3, [r3, #20]
 801af72:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 801af76:	f023 0309 	bic.w	r3, r3, #9
 801af7a:	6153      	str	r3, [r2, #20]
	   (uint32_t)CCU4_CC4_TC_CMOD_Msk | (uint32_t)CCU4_CC4_TC_STRM_Msk | \
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
 801af7c:	687b      	ldr	r3, [r7, #4]
 801af7e:	699b      	ldr	r3, [r3, #24]
 801af80:	687a      	ldr	r2, [r7, #4]
 801af82:	6992      	ldr	r2, [r2, #24]
 801af84:	6951      	ldr	r1, [r2, #20]
 801af86:	687a      	ldr	r2, [r7, #4]
 801af88:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
 801af8c:	f002 0001 	and.w	r0, r2, #1
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
 801af90:	687a      	ldr	r2, [r7, #4]
 801af92:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 801af96:	ea4f 2282 	mov.w	r2, r2, lsl #10
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 801af9a:	f402 6280 	and.w	r2, r2, #1024	; 0x400
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
 801af9e:	4310      	orrs	r0, r2
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 801afa0:	687a      	ldr	r2, [r7, #4]
 801afa2:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 801afa6:	ea4f 2202 	mov.w	r2, r2, lsl #8
				  (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
 801afaa:	f402 7240 	and.w	r2, r2, #768	; 0x300
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 801afae:	4302      	orrs	r2, r0
    
    HandlePtr->CC4yRegsPtr->TC &= ~((uint32_t)CCU4_CC4_TC_TCM_Msk | \
	   (uint32_t)CCU4_CC4_TC_CMOD_Msk | (uint32_t)CCU4_CC4_TC_STRM_Msk | \
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
 801afb0:	430a      	orrs	r2, r1
 801afb2:	615a      	str	r2, [r3, #20]
				  (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
    /*
     * If timer concatenation is enabled during single shot mode lower timer 
     * should be free running
     */
	if (HandlePtr->kTimerConcatenation != (uint8_t)SET)
 801afb4:	687b      	ldr	r3, [r7, #4]
 801afb6:	f893 3020 	ldrb.w	r3, [r3, #32]
 801afba:	2b01      	cmp	r3, #1
 801afbc:	d00e      	beq.n	801afdc <PWMSP001_lInit+0x150>
	{
		WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TSSM_Msk, \
 801afbe:	687b      	ldr	r3, [r7, #4]
 801afc0:	699b      	ldr	r3, [r3, #24]
 801afc2:	687a      	ldr	r2, [r7, #4]
 801afc4:	7b12      	ldrb	r2, [r2, #12]
 801afc6:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801afca:	f002 0102 	and.w	r1, r2, #2
 801afce:	687a      	ldr	r2, [r7, #4]
 801afd0:	6992      	ldr	r2, [r2, #24]
 801afd2:	6952      	ldr	r2, [r2, #20]
 801afd4:	f022 0202 	bic.w	r2, r2, #2
 801afd8:	430a      	orrs	r2, r1
 801afda:	615a      	str	r2, [r3, #20]
			  		  (uint32_t)CCU4_CC4_TC_TSSM_Pos, HandlePtr->kTimerMode);
	} 
    
    /*Set the dither mode setting*/
    HandlePtr->CC4yRegsPtr->TC |= ((uint32_t)HandlePtr->kDitherSetting << \
 801afdc:	687b      	ldr	r3, [r7, #4]
 801afde:	699b      	ldr	r3, [r3, #24]
 801afe0:	687a      	ldr	r2, [r7, #4]
 801afe2:	6992      	ldr	r2, [r2, #24]
 801afe4:	6951      	ldr	r1, [r2, #20]
 801afe6:	687a      	ldr	r2, [r7, #4]
 801afe8:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 801afec:	ea4f 3242 	mov.w	r2, r2, lsl #13
	  (uint32_t)CCU4_CC4_TC_DITHE_Pos) & (uint32_t)CCU4_CC4_TC_DITHE_Msk ;
 801aff0:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
		WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TSSM_Msk, \
			  		  (uint32_t)CCU4_CC4_TC_TSSM_Pos, HandlePtr->kTimerMode);
	} 
    
    /*Set the dither mode setting*/
    HandlePtr->CC4yRegsPtr->TC |= ((uint32_t)HandlePtr->kDitherSetting << \
 801aff4:	430a      	orrs	r2, r1
 801aff6:	615a      	str	r2, [r3, #20]
	  (uint32_t)CCU4_CC4_TC_DITHE_Pos) & (uint32_t)CCU4_CC4_TC_DITHE_Msk ;
    
    WR_REG(HandlePtr->CC4yRegsPtr->DITS,(uint32_t)CCU4_CC4_DITS_DCVS_Msk,\
 801aff8:	687b      	ldr	r3, [r7, #4]
 801affa:	699b      	ldr	r3, [r3, #24]
 801affc:	687a      	ldr	r2, [r7, #4]
 801affe:	7b52      	ldrb	r2, [r2, #13]
 801b000:	f002 010f 	and.w	r1, r2, #15
 801b004:	687a      	ldr	r2, [r7, #4]
 801b006:	6992      	ldr	r2, [r2, #24]
 801b008:	6a12      	ldr	r2, [r2, #32]
 801b00a:	f022 020f 	bic.w	r2, r2, #15
 801b00e:	430a      	orrs	r2, r1
 801b010:	621a      	str	r2, [r3, #32]
      (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

    /*Configure Trap mode as per GUI*/
    if(HandlePtr->kTimerConcatenation != (uint8_t)SET)
 801b012:	687b      	ldr	r3, [r7, #4]
 801b014:	f893 3020 	ldrb.w	r3, [r3, #32]
 801b018:	2b01      	cmp	r3, #1
 801b01a:	d02c      	beq.n	801b076 <PWMSP001_lInit+0x1ea>
    {
      /*<<<DD_PWMSP001_API_1_6>>>*/
      WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,
 801b01c:	687b      	ldr	r3, [r7, #4]
 801b01e:	699b      	ldr	r3, [r3, #24]
 801b020:	687a      	ldr	r2, [r7, #4]
 801b022:	7c92      	ldrb	r2, [r2, #18]
 801b024:	ea4f 5242 	mov.w	r2, r2, lsl #21
 801b028:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 801b02c:	687a      	ldr	r2, [r7, #4]
 801b02e:	6992      	ldr	r2, [r2, #24]
 801b030:	6952      	ldr	r2, [r2, #20]
 801b032:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 801b036:	430a      	orrs	r2, r1
 801b038:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

      WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,
 801b03a:	687b      	ldr	r3, [r7, #4]
 801b03c:	699b      	ldr	r3, [r3, #24]
 801b03e:	687a      	ldr	r2, [r7, #4]
 801b040:	7cd2      	ldrb	r2, [r2, #19]
 801b042:	ea4f 5282 	mov.w	r2, r2, lsl #22
 801b046:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 801b04a:	687a      	ldr	r2, [r7, #4]
 801b04c:	6992      	ldr	r2, [r2, #24]
 801b04e:	6952      	ldr	r2, [r2, #20]
 801b050:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 801b054:	430a      	orrs	r2, r1
 801b056:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);
      
	  WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRAPE_Msk, \
 801b058:	687b      	ldr	r3, [r7, #4]
 801b05a:	699b      	ldr	r3, [r3, #24]
 801b05c:	687a      	ldr	r2, [r7, #4]
 801b05e:	7c52      	ldrb	r2, [r2, #17]
 801b060:	ea4f 4242 	mov.w	r2, r2, lsl #17
 801b064:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 801b068:	687a      	ldr	r2, [r7, #4]
 801b06a:	6992      	ldr	r2, [r2, #24]
 801b06c:	6952      	ldr	r2, [r2, #20]
 801b06e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801b072:	430a      	orrs	r2, r1
 801b074:	615a      	str	r2, [r3, #20]
		  (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);
    }
    /*Set the prescalar divider and passive level of the o/p signal.*/
    WR_REG(HandlePtr->CC4yRegsPtr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk,\
 801b076:	687b      	ldr	r3, [r7, #4]
 801b078:	699b      	ldr	r3, [r3, #24]
 801b07a:	687a      	ldr	r2, [r7, #4]
 801b07c:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 801b080:	f002 010f 	and.w	r1, r2, #15
 801b084:	687a      	ldr	r2, [r7, #4]
 801b086:	6992      	ldr	r2, [r2, #24]
 801b088:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801b08a:	f022 020f 	bic.w	r2, r2, #15
 801b08e:	430a      	orrs	r2, r1
 801b090:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);
    HandlePtr->CC4yRegsPtr->PSL = HandlePtr->kPassiveLevel;
 801b092:	687b      	ldr	r3, [r7, #4]
 801b094:	699b      	ldr	r3, [r3, #24]
 801b096:	687a      	ldr	r2, [r7, #4]
 801b098:	7c12      	ldrb	r2, [r2, #16]
 801b09a:	619a      	str	r2, [r3, #24]

    /*<<<DD_PWMSP001_API_1_7>>>*/
    /*Setting period register's value*/
    HandlePtr->CC4yRegsPtr->PRS = (uint32_t)(HandlePtr->kPeriodVal & 0xFFFFU);
 801b09c:	687b      	ldr	r3, [r7, #4]
 801b09e:	699a      	ldr	r2, [r3, #24]
 801b0a0:	687b      	ldr	r3, [r7, #4]
 801b0a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801b0a4:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801b0a8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b0ac:	6353      	str	r3, [r2, #52]	; 0x34
    /*Setting compare register's value*/
    HandlePtr->CC4yRegsPtr->CRS = (uint32_t)(HandlePtr->kCompareValue & 0xFFFFU);
 801b0ae:	687b      	ldr	r3, [r7, #4]
 801b0b0:	699a      	ldr	r2, [r3, #24]
 801b0b2:	687b      	ldr	r3, [r7, #4]
 801b0b4:	689b      	ldr	r3, [r3, #8]
 801b0b6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801b0ba:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b0be:	63d3      	str	r3, [r2, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->SWR |= PWMSP001_ALL_CCU4_INTR_CLEAR;
 801b0c0:	687b      	ldr	r3, [r7, #4]
 801b0c2:	699a      	ldr	r2, [r3, #24]
 801b0c4:	687b      	ldr	r3, [r7, #4]
 801b0c6:	699b      	ldr	r3, [r3, #24]
 801b0c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 801b0cc:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 801b0d0:	f043 030f 	orr.w	r3, r3, #15
 801b0d4:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

    /*Applying register's settings for the second slice if timer concatenation
     * is set */
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801b0d8:	687b      	ldr	r3, [r7, #4]
 801b0da:	f893 3020 	ldrb.w	r3, [r3, #32]
 801b0de:	2b01      	cmp	r3, #1
 801b0e0:	d10e      	bne.n	801b100 <PWMSP001_lInit+0x274>
    {
      PWMSP001_lConfigureSecondSlice(HandlePtr);
 801b0e2:	6878      	ldr	r0, [r7, #4]
 801b0e4:	f001 f858 	bl	801c198 <PWMSP001_lConfigureSecondSlice>
      HandlePtr->CC4yRegs1Ptr->INTE |= HandlePtr->InterruptControl;
 801b0e8:	687b      	ldr	r3, [r7, #4]
 801b0ea:	69db      	ldr	r3, [r3, #28]
 801b0ec:	687a      	ldr	r2, [r7, #4]
 801b0ee:	69d2      	ldr	r2, [r2, #28]
 801b0f0:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801b0f4:	687a      	ldr	r2, [r7, #4]
 801b0f6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 801b0f8:	430a      	orrs	r2, r1
 801b0fa:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 801b0fe:	e00a      	b.n	801b116 <PWMSP001_lInit+0x28a>

    } /*End of if (HandlePtr->kTimerConcatenation == SET)*/
    else
    {
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
 801b100:	687b      	ldr	r3, [r7, #4]
 801b102:	699b      	ldr	r3, [r3, #24]
 801b104:	687a      	ldr	r2, [r7, #4]
 801b106:	6992      	ldr	r2, [r2, #24]
 801b108:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801b10c:	687a      	ldr	r2, [r7, #4]
 801b10e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 801b110:	430a      	orrs	r2, r1
 801b112:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 801b116:	687b      	ldr	r3, [r7, #4]
 801b118:	695b      	ldr	r3, [r3, #20]
 801b11a:	687a      	ldr	r2, [r7, #4]
 801b11c:	6952      	ldr	r2, [r2, #20]
 801b11e:	6911      	ldr	r1, [r2, #16]
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 801b120:	687a      	ldr	r2, [r7, #4]
 801b122:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 801b126:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801b12a:	f04f 0001 	mov.w	r0, #1
 801b12e:	fa00 f002 	lsl.w	r0, r0, r2
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 801b132:	687a      	ldr	r2, [r7, #4]
 801b134:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 801b138:	ea4f 0282 	mov.w	r2, r2, lsl #2
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 801b13c:	f102 0201 	add.w	r2, r2, #1
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 801b140:	f04f 0401 	mov.w	r4, #1
 801b144:	fa04 f202 	lsl.w	r2, r4, r2
 801b148:	4310      	orrs	r0, r2
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
		  (((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice) + (uint32_t)2)));
 801b14a:	687a      	ldr	r2, [r7, #4]
 801b14c:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
 801b150:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801b154:	f102 0202 	add.w	r2, r2, #2
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 801b158:	f04f 0401 	mov.w	r4, #1
 801b15c:	fa04 f202 	lsl.w	r2, r4, r2
 801b160:	4302      	orrs	r2, r0
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 801b162:	430a      	orrs	r2, r1
 801b164:	611a      	str	r2, [r3, #16]
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
		  (((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice) + (uint32_t)2)));

    Status = (uint32_t)DAVEApp_SUCCESS;
 801b166:	f04f 0300 	mov.w	r3, #0
 801b16a:	60fb      	str	r3, [r7, #12]
    HandlePtr->DynamicDataType->StateType = PWMSP001_INITIALIZED;
 801b16c:	687b      	ldr	r3, [r7, #4]
 801b16e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b170:	f04f 0201 	mov.w	r2, #1
 801b174:	701a      	strb	r2, [r3, #0]
 801b176:	e000      	b.n	801b17a <PWMSP001_lInit+0x2ee>
  do
  {
    /*<<<DD_PWMSP001_API_1_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
    {
      break;
 801b178:	bf00      	nop

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 801b17a:	68fb      	ldr	r3, [r7, #12]
}
 801b17c:	4618      	mov	r0, r3
 801b17e:	f107 0714 	add.w	r7, r7, #20
 801b182:	46bd      	mov	sp, r7
 801b184:	bd90      	pop	{r4, r7, pc}
 801b186:	bf00      	nop

0801b188 <PWMSP001_Deinit>:

/*<<<DD_PWMSP001_API_2>>>*/
/* This function de-initializes the app */
status_t PWMSP001_Deinit(const PWMSP001_HandleType* HandlePtr)
{
 801b188:	b480      	push	{r7}
 801b18a:	b089      	sub	sp, #36	; 0x24
 801b18c:	af00      	add	r7, sp, #0
 801b18e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801b190:	f04f 0301 	mov.w	r3, #1
 801b194:	61fb      	str	r3, [r7, #28]
  uint32_t Temp2;
  uint32_t Temp3;
  uint32_t Temp4;

     /*<<<DD_PWMSP001_API_2_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 801b196:	687b      	ldr	r3, [r7, #4]
 801b198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b19a:	781b      	ldrb	r3, [r3, #0]
 801b19c:	2b00      	cmp	r3, #0
 801b19e:	f000 80ab 	beq.w	801b2f8 <PWMSP001_Deinit+0x170>
    {
    /*<<<DD_PWMSP001_API_2_3>>>*/
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 801b1a2:	687b      	ldr	r3, [r7, #4]
 801b1a4:	699b      	ldr	r3, [r3, #24]
 801b1a6:	f04f 0207 	mov.w	r2, #7
 801b1aa:	611a      	str	r2, [r3, #16]
    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 801b1ac:	687b      	ldr	r3, [r7, #4]
 801b1ae:	699b      	ldr	r3, [r3, #24]
 801b1b0:	f640 720f 	movw	r2, #3855	; 0xf0f
 801b1b4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    HandlePtr->CC4yRegsPtr->INTE = 0x00U;
 801b1b8:	687b      	ldr	r3, [r7, #4]
 801b1ba:	699b      	ldr	r3, [r3, #24]
 801b1bc:	f04f 0200 	mov.w	r2, #0
 801b1c0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)1<< ((uint32_t)CCU4_GIDLS_SS0I_Pos \
 801b1c4:	687b      	ldr	r3, [r7, #4]
 801b1c6:	695b      	ldr	r3, [r3, #20]
 801b1c8:	687a      	ldr	r2, [r7, #4]
 801b1ca:	6952      	ldr	r2, [r2, #20]
 801b1cc:	6891      	ldr	r1, [r2, #8]
	  +(uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 << (uint32_t)CCU4_GIDLS_CPRB_Pos)\
 801b1ce:	687a      	ldr	r2, [r7, #4]
 801b1d0:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    HandlePtr->CC4yRegsPtr->INTE = 0x00U;

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)1<< ((uint32_t)CCU4_GIDLS_SS0I_Pos \
 801b1d4:	f04f 0001 	mov.w	r0, #1
 801b1d8:	fa00 f202 	lsl.w	r2, r0, r2
 801b1dc:	430a      	orrs	r2, r1
 801b1de:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 801b1e2:	609a      	str	r2, [r3, #8]
	  +(uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 << (uint32_t)CCU4_GIDLS_CPRB_Pos)\
	    |((uint32_t)1 << (uint32_t)CCU4_GIDLS_PSIC_Pos));

    /*Clear all the registers*/
    HandlePtr->CC4yRegsPtr->INS = 0x00U;
 801b1e4:	687b      	ldr	r3, [r7, #4]
 801b1e6:	699b      	ldr	r3, [r3, #24]
 801b1e8:	f04f 0200 	mov.w	r2, #0
 801b1ec:	601a      	str	r2, [r3, #0]
    HandlePtr->CC4yRegsPtr->CMC = 0x00U;
 801b1ee:	687b      	ldr	r3, [r7, #4]
 801b1f0:	699b      	ldr	r3, [r3, #24]
 801b1f2:	f04f 0200 	mov.w	r2, #0
 801b1f6:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegsPtr->TC = 0x00U;
 801b1f8:	687b      	ldr	r3, [r7, #4]
 801b1fa:	699b      	ldr	r3, [r3, #24]
 801b1fc:	f04f 0200 	mov.w	r2, #0
 801b200:	615a      	str	r2, [r3, #20]
    HandlePtr->CC4yRegsPtr->PSC = 0x00U;
 801b202:	687b      	ldr	r3, [r7, #4]
 801b204:	699b      	ldr	r3, [r3, #24]
 801b206:	f04f 0200 	mov.w	r2, #0
 801b20a:	625a      	str	r2, [r3, #36]	; 0x24
    HandlePtr->CC4yRegsPtr->PSL = 0x00U;
 801b20c:	687b      	ldr	r3, [r7, #4]
 801b20e:	699b      	ldr	r3, [r3, #24]
 801b210:	f04f 0200 	mov.w	r2, #0
 801b214:	619a      	str	r2, [r3, #24]
    HandlePtr->CC4yRegsPtr->DITS = 0x00U;
 801b216:	687b      	ldr	r3, [r7, #4]
 801b218:	699b      	ldr	r3, [r3, #24]
 801b21a:	f04f 0200 	mov.w	r2, #0
 801b21e:	621a      	str	r2, [r3, #32]
    HandlePtr->CC4yRegsPtr->CRS = 0x00U;
 801b220:	687b      	ldr	r3, [r7, #4]
 801b222:	699b      	ldr	r3, [r3, #24]
 801b224:	f04f 0200 	mov.w	r2, #0
 801b228:	63da      	str	r2, [r3, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->PRS = 0x00U;
 801b22a:	687b      	ldr	r3, [r7, #4]
 801b22c:	699b      	ldr	r3, [r3, #24]
 801b22e:	f04f 0200 	mov.w	r2, #0
 801b232:	635a      	str	r2, [r3, #52]	; 0x34

    /*<<<DD_PWMSP001_API_2_2>>>*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801b234:	687b      	ldr	r3, [r7, #4]
 801b236:	f893 3020 	ldrb.w	r3, [r3, #32]
 801b23a:	2b01      	cmp	r3, #1
 801b23c:	d154      	bne.n	801b2e8 <PWMSP001_Deinit+0x160>
    {
      /*<<<DD_PWMSP001_API_2_3>>>*/
      HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 801b23e:	687b      	ldr	r3, [r7, #4]
 801b240:	69db      	ldr	r3, [r3, #28]
 801b242:	f04f 0207 	mov.w	r2, #7
 801b246:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yRegs1Ptr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 801b248:	687b      	ldr	r3, [r7, #4]
 801b24a:	69db      	ldr	r3, [r3, #28]
 801b24c:	f640 720f 	movw	r2, #3855	; 0xf0f
 801b250:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      HandlePtr->CC4yRegs1Ptr->INTE = 0x00U;
 801b254:	687b      	ldr	r3, [r7, #4]
 801b256:	69db      	ldr	r3, [r3, #28]
 801b258:	f04f 0200 	mov.w	r2, #0
 801b25c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /*Set IDLE mode for selected slice*/
      Temp4 = ((uint32_t)0x01 << (uint32_t)CCU4_GIDLS_PSIC_Pos);
 801b260:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b264:	61bb      	str	r3, [r7, #24]
      Temp3 = ((uint32_t)0x01 << CCU4_GIDLS_CPRB_Pos);
 801b266:	f44f 7380 	mov.w	r3, #256	; 0x100
 801b26a:	617b      	str	r3, [r7, #20]
      Temp2 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->SecondSlice);
 801b26c:	687b      	ldr	r3, [r7, #4]
 801b26e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801b272:	613b      	str	r3, [r7, #16]
      Temp1 = Temp3 | Temp4;
 801b274:	697a      	ldr	r2, [r7, #20]
 801b276:	69bb      	ldr	r3, [r7, #24]
 801b278:	4313      	orrs	r3, r2
 801b27a:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (uint32_t)(((uint32_t)0x01 << Temp2 ) | Temp1);
 801b27c:	687b      	ldr	r3, [r7, #4]
 801b27e:	695b      	ldr	r3, [r3, #20]
 801b280:	687a      	ldr	r2, [r7, #4]
 801b282:	6952      	ldr	r2, [r2, #20]
 801b284:	6891      	ldr	r1, [r2, #8]
 801b286:	693a      	ldr	r2, [r7, #16]
 801b288:	f04f 0001 	mov.w	r0, #1
 801b28c:	fa00 f002 	lsl.w	r0, r0, r2
 801b290:	68fa      	ldr	r2, [r7, #12]
 801b292:	4302      	orrs	r2, r0
 801b294:	430a      	orrs	r2, r1
 801b296:	609a      	str	r2, [r3, #8]
      /*   Temp3 | Temp4 ); */

      /*Clear all the registers*/
      HandlePtr->CC4yRegs1Ptr->INS = 0x00U;
 801b298:	687b      	ldr	r3, [r7, #4]
 801b29a:	69db      	ldr	r3, [r3, #28]
 801b29c:	f04f 0200 	mov.w	r2, #0
 801b2a0:	601a      	str	r2, [r3, #0]
      HandlePtr->CC4yRegs1Ptr->CMC = 0x00U;
 801b2a2:	687b      	ldr	r3, [r7, #4]
 801b2a4:	69db      	ldr	r3, [r3, #28]
 801b2a6:	f04f 0200 	mov.w	r2, #0
 801b2aa:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegs1Ptr->TC = 0x00U;
 801b2ac:	687b      	ldr	r3, [r7, #4]
 801b2ae:	69db      	ldr	r3, [r3, #28]
 801b2b0:	f04f 0200 	mov.w	r2, #0
 801b2b4:	615a      	str	r2, [r3, #20]
      HandlePtr->CC4yRegs1Ptr->PSC = 0x00U;
 801b2b6:	687b      	ldr	r3, [r7, #4]
 801b2b8:	69db      	ldr	r3, [r3, #28]
 801b2ba:	f04f 0200 	mov.w	r2, #0
 801b2be:	625a      	str	r2, [r3, #36]	; 0x24
      HandlePtr->CC4yRegs1Ptr->PSL = 0x00U;
 801b2c0:	687b      	ldr	r3, [r7, #4]
 801b2c2:	69db      	ldr	r3, [r3, #28]
 801b2c4:	f04f 0200 	mov.w	r2, #0
 801b2c8:	619a      	str	r2, [r3, #24]
      HandlePtr->CC4yRegs1Ptr->DITS = 0x00U;
 801b2ca:	687b      	ldr	r3, [r7, #4]
 801b2cc:	69db      	ldr	r3, [r3, #28]
 801b2ce:	f04f 0200 	mov.w	r2, #0
 801b2d2:	621a      	str	r2, [r3, #32]
      HandlePtr->CC4yRegs1Ptr->CRS = 0x00U;
 801b2d4:	687b      	ldr	r3, [r7, #4]
 801b2d6:	69db      	ldr	r3, [r3, #28]
 801b2d8:	f04f 0200 	mov.w	r2, #0
 801b2dc:	63da      	str	r2, [r3, #60]	; 0x3c
      HandlePtr->CC4yRegs1Ptr->PRS = 0x00U;
 801b2de:	687b      	ldr	r3, [r7, #4]
 801b2e0:	69db      	ldr	r3, [r3, #28]
 801b2e2:	f04f 0200 	mov.w	r2, #0
 801b2e6:	635a      	str	r2, [r3, #52]	; 0x34
    }/*End of if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/

    HandlePtr->DynamicDataType->StateType = PWMSP001_UNINITIALIZED;
 801b2e8:	687b      	ldr	r3, [r7, #4]
 801b2ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b2ec:	f04f 0200 	mov.w	r2, #0
 801b2f0:	701a      	strb	r2, [r3, #0]

    Status = (uint32_t)DAVEApp_SUCCESS;
 801b2f2:	f04f 0300 	mov.w	r3, #0
 801b2f6:	61fb      	str	r3, [r7, #28]

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 801b2f8:	69fb      	ldr	r3, [r7, #28]
}
 801b2fa:	4618      	mov	r0, r3
 801b2fc:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801b300:	46bd      	mov	sp, r7
 801b302:	bc80      	pop	{r7}
 801b304:	4770      	bx	lr
 801b306:	bf00      	nop

0801b308 <PWMSP001_Start>:

/*<<<DD_PWMSP001_API_3>>>*/
/* This function starts the app. 
 * This needs to be called even if external start is configured.*/
status_t PWMSP001_Start(const PWMSP001_HandleType* HandlePtr)
{
 801b308:	b480      	push	{r7}
 801b30a:	b085      	sub	sp, #20
 801b30c:	af00      	add	r7, sp, #0
 801b30e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801b310:	f04f 0301 	mov.w	r3, #1
 801b314:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 801b316:	687b      	ldr	r3, [r7, #4]
 801b318:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b31a:	781b      	ldrb	r3, [r3, #0]
 801b31c:	2b01      	cmp	r3, #1
 801b31e:	d005      	beq.n	801b32c <PWMSP001_Start+0x24>
        (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
 801b320:	687b      	ldr	r3, [r7, #4]
 801b322:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b324:	781b      	ldrb	r3, [r3, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;

  do
  {
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 801b326:	2b03      	cmp	r3, #3
 801b328:	f040 80a7 	bne.w	801b47a <PWMSP001_Start+0x172>
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
      break;
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 801b32c:	687b      	ldr	r3, [r7, #4]
 801b32e:	699b      	ldr	r3, [r3, #24]
 801b330:	f640 720f 	movw	r2, #3855	; 0xf0f
 801b334:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
 801b338:	687b      	ldr	r3, [r7, #4]
 801b33a:	695b      	ldr	r3, [r3, #20]
 801b33c:	687a      	ldr	r2, [r7, #4]
 801b33e:	6952      	ldr	r2, [r2, #20]
 801b340:	68d1      	ldr	r1, [r2, #12]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
 801b342:	687a      	ldr	r2, [r7, #4]
 801b344:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
 801b348:	f04f 0001 	mov.w	r0, #1
 801b34c:	fa00 f202 	lsl.w	r2, r0, r2
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
 801b350:	430a      	orrs	r2, r1
 801b352:	60da      	str	r2, [r3, #12]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801b354:	687b      	ldr	r3, [r7, #4]
 801b356:	f893 3020 	ldrb.w	r3, [r3, #32]
 801b35a:	2b01      	cmp	r3, #1
 801b35c:	d10d      	bne.n	801b37a <PWMSP001_Start+0x72>
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
 801b35e:	687b      	ldr	r3, [r7, #4]
 801b360:	695b      	ldr	r3, [r3, #20]
 801b362:	687a      	ldr	r2, [r7, #4]
 801b364:	6952      	ldr	r2, [r2, #20]
 801b366:	68d1      	ldr	r1, [r2, #12]
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->SecondSlice));
 801b368:	687a      	ldr	r2, [r7, #4]
 801b36a:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
 801b36e:	f04f 0001 	mov.w	r0, #1
 801b372:	fa00 f202 	lsl.w	r2, r0, r2
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
 801b376:	430a      	orrs	r2, r1
 801b378:	60da      	str	r2, [r3, #12]
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->SecondSlice));
	} /*End if (HandlePtr->kTimerConcatenation == SET)*/
	
    /*Set run bit of slices if external start is not configured*/
    if (HandlePtr->kExtStartTrig == (uint8_t)RESET)
 801b37a:	687b      	ldr	r3, [r7, #4]
 801b37c:	7b9b      	ldrb	r3, [r3, #14]
 801b37e:	2b00      	cmp	r3, #0
 801b380:	d115      	bne.n	801b3ae <PWMSP001_Start+0xa6>
    {
      HandlePtr->CC4yRegsPtr->TCSET |= (uint32_t)1;
 801b382:	687b      	ldr	r3, [r7, #4]
 801b384:	699b      	ldr	r3, [r3, #24]
 801b386:	687a      	ldr	r2, [r7, #4]
 801b388:	6992      	ldr	r2, [r2, #24]
 801b38a:	68d2      	ldr	r2, [r2, #12]
 801b38c:	f042 0201 	orr.w	r2, r2, #1
 801b390:	60da      	str	r2, [r3, #12]
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801b392:	687b      	ldr	r3, [r7, #4]
 801b394:	f893 3020 	ldrb.w	r3, [r3, #32]
 801b398:	2b01      	cmp	r3, #1
 801b39a:	d165      	bne.n	801b468 <PWMSP001_Start+0x160>
      {
        HandlePtr->CC4yRegs1Ptr->TCSET |= (uint32_t)1;
 801b39c:	687b      	ldr	r3, [r7, #4]
 801b39e:	69db      	ldr	r3, [r3, #28]
 801b3a0:	687a      	ldr	r2, [r7, #4]
 801b3a2:	69d2      	ldr	r2, [r2, #28]
 801b3a4:	68d2      	ldr	r2, [r2, #12]
 801b3a6:	f042 0201 	orr.w	r2, r2, #1
 801b3aa:	60da      	str	r2, [r3, #12]
 801b3ac:	e05c      	b.n	801b468 <PWMSP001_Start+0x160>
      }
    }/*End of  if (HandlePtr->kExtStartTrig == (uint8_t)RESET)*/
    else
    {
      /*<<<DD_PWMSP001_API_1_2>>>*/
      if (HandlePtr->kExtStartTrig == (uint8_t)SET)
 801b3ae:	687b      	ldr	r3, [r7, #4]
 801b3b0:	7b9b      	ldrb	r3, [r3, #14]
 801b3b2:	2b01      	cmp	r3, #1
 801b3b4:	d127      	bne.n	801b406 <PWMSP001_Start+0xfe>
      {
        HandlePtr->CC4yRegsPtr->INS &= ~((uint32_t)CCU4_CC4_INS_EV0EM_Msk | \
 801b3b6:	687b      	ldr	r3, [r7, #4]
 801b3b8:	699a      	ldr	r2, [r3, #24]
 801b3ba:	687b      	ldr	r3, [r7, #4]
 801b3bc:	699b      	ldr	r3, [r3, #24]
 801b3be:	681b      	ldr	r3, [r3, #0]
 801b3c0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 801b3c4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 801b3c8:	6013      	str	r3, [r2, #0]
		  (uint32_t)CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegsPtr->CMC &= ~(uint32_t)CCU4_CC4_CMC_STRTS_Msk;
 801b3ca:	687b      	ldr	r3, [r7, #4]
 801b3cc:	699b      	ldr	r3, [r3, #24]
 801b3ce:	687a      	ldr	r2, [r7, #4]
 801b3d0:	6992      	ldr	r2, [r2, #24]
 801b3d2:	6852      	ldr	r2, [r2, #4]
 801b3d4:	f022 0203 	bic.w	r2, r2, #3
 801b3d8:	605a      	str	r2, [r3, #4]
        HandlePtr->CC4yRegsPtr->INS |=
 801b3da:	687b      	ldr	r3, [r7, #4]
 801b3dc:	699b      	ldr	r3, [r3, #24]
 801b3de:	687a      	ldr	r2, [r7, #4]
 801b3e0:	6992      	ldr	r2, [r2, #24]
 801b3e2:	6811      	ldr	r1, [r2, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
 801b3e4:	687a      	ldr	r2, [r7, #4]
 801b3e6:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 801b3ea:	ea4f 4202 	mov.w	r2, r2, lsl #16
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF   << \
 801b3ee:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      if (HandlePtr->kExtStartTrig == (uint8_t)SET)
      {
        HandlePtr->CC4yRegsPtr->INS &= ~((uint32_t)CCU4_CC4_INS_EV0EM_Msk | \
		  (uint32_t)CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegsPtr->CMC &= ~(uint32_t)CCU4_CC4_CMC_STRTS_Msk;
        HandlePtr->CC4yRegsPtr->INS |=
 801b3f2:	430a      	orrs	r2, r1
 801b3f4:	601a      	str	r2, [r3, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF   << \
                (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_0  <<
 801b3f6:	687b      	ldr	r3, [r7, #4]
 801b3f8:	699b      	ldr	r3, [r3, #24]
 801b3fa:	687a      	ldr	r2, [r7, #4]
 801b3fc:	6992      	ldr	r2, [r2, #24]
 801b3fe:	6852      	ldr	r2, [r2, #4]
 801b400:	f042 0201 	orr.w	r2, r2, #1
 801b404:	605a      	str	r2, [r3, #4]
            (uint32_t)CCU4_CC4_CMC_STRTS_Pos)& (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == (uint8_t)SET)*/
      /*<<<DD_PWMSP001_nonAPI_1_2>>>*/
      if ((HandlePtr->kExtStartTrig == (uint8_t)SET) &&\
 801b406:	687b      	ldr	r3, [r7, #4]
 801b408:	7b9b      	ldrb	r3, [r3, #14]
 801b40a:	2b01      	cmp	r3, #1
 801b40c:	d12c      	bne.n	801b468 <PWMSP001_Start+0x160>
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801b40e:	687b      	ldr	r3, [r7, #4]
 801b410:	f893 3020 	ldrb.w	r3, [r3, #32]
                (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_0  <<
            (uint32_t)CCU4_CC4_CMC_STRTS_Pos)& (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == (uint8_t)SET)*/
      /*<<<DD_PWMSP001_nonAPI_1_2>>>*/
      if ((HandlePtr->kExtStartTrig == (uint8_t)SET) &&\
 801b414:	2b01      	cmp	r3, #1
 801b416:	d127      	bne.n	801b468 <PWMSP001_Start+0x160>
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
      )
      {
        HandlePtr->CC4yRegs1Ptr->INS &= (uint32_t)~(CCU4_CC4_INS_EV0EM_Msk | CCU4_CC4_INS_LPF0M_Msk);
 801b418:	687b      	ldr	r3, [r7, #4]
 801b41a:	69da      	ldr	r2, [r3, #28]
 801b41c:	687b      	ldr	r3, [r7, #4]
 801b41e:	69db      	ldr	r3, [r3, #28]
 801b420:	681b      	ldr	r3, [r3, #0]
 801b422:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 801b426:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 801b42a:	6013      	str	r3, [r2, #0]
        HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_STRTS_Msk);
 801b42c:	687b      	ldr	r3, [r7, #4]
 801b42e:	69db      	ldr	r3, [r3, #28]
 801b430:	687a      	ldr	r2, [r7, #4]
 801b432:	69d2      	ldr	r2, [r2, #28]
 801b434:	6852      	ldr	r2, [r2, #4]
 801b436:	f022 0203 	bic.w	r2, r2, #3
 801b43a:	605a      	str	r2, [r3, #4]
        HandlePtr->CC4yRegs1Ptr->INS |=
 801b43c:	687b      	ldr	r3, [r7, #4]
 801b43e:	69db      	ldr	r3, [r3, #28]
 801b440:	687a      	ldr	r2, [r7, #4]
 801b442:	69d2      	ldr	r2, [r2, #28]
 801b444:	6811      	ldr	r1, [r2, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
 801b446:	687a      	ldr	r2, [r7, #4]
 801b448:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 801b44c:	ea4f 4202 	mov.w	r2, r2, lsl #16
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF  <<
 801b450:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
      )
      {
        HandlePtr->CC4yRegs1Ptr->INS &= (uint32_t)~(CCU4_CC4_INS_EV0EM_Msk | CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_STRTS_Msk);
        HandlePtr->CC4yRegs1Ptr->INS |=
 801b454:	430a      	orrs	r2, r1
 801b456:	601a      	str	r2, [r3, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF  <<
                    (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegs1Ptr->CMC |= (((uint32_t)PWMSP001_EVENT_0  << \
 801b458:	687b      	ldr	r3, [r7, #4]
 801b45a:	69db      	ldr	r3, [r3, #28]
 801b45c:	687a      	ldr	r2, [r7, #4]
 801b45e:	69d2      	ldr	r2, [r2, #28]
 801b460:	6852      	ldr	r2, [r2, #4]
 801b462:	f042 0201 	orr.w	r2, r2, #1
 801b466:	605a      	str	r2, [r3, #4]
		  (uint32_t)CCU4_CC4_CMC_STRTS_Pos) & (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == SET)*/
    }

    HandlePtr->DynamicDataType->StateType = PWMSP001_RUNNING;
 801b468:	687b      	ldr	r3, [r7, #4]
 801b46a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b46c:	f04f 0202 	mov.w	r2, #2
 801b470:	701a      	strb	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
 801b472:	f04f 0300 	mov.w	r3, #0
 801b476:	60fb      	str	r3, [r7, #12]
 801b478:	e000      	b.n	801b47c <PWMSP001_Start+0x174>
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
        (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
      break;
 801b47a:	bf00      	nop
    }

    HandlePtr->DynamicDataType->StateType = PWMSP001_RUNNING;
    Status = (uint32_t)DAVEApp_SUCCESS;
  } while (0);
  return Status;
 801b47c:	68fb      	ldr	r3, [r7, #12]
}
 801b47e:	4618      	mov	r0, r3
 801b480:	f107 0714 	add.w	r7, r7, #20
 801b484:	46bd      	mov	sp, r7
 801b486:	bc80      	pop	{r7}
 801b488:	4770      	bx	lr
 801b48a:	bf00      	nop

0801b48c <PWMSP001_Stop>:

/*<<<DD_PWMSP001_API_4>>>*/
/* This function stops the app */
status_t PWMSP001_Stop(const PWMSP001_HandleType* HandlePtr)
{
 801b48c:	b480      	push	{r7}
 801b48e:	b087      	sub	sp, #28
 801b490:	af00      	add	r7, sp, #0
 801b492:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801b494:	f04f 0301 	mov.w	r3, #1
 801b498:	617b      	str	r3, [r7, #20]
  uint32_t Temp2;
  
  do
  {
    /*<<<DD_PWMSP001_API_4_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_RUNNING)
 801b49a:	687b      	ldr	r3, [r7, #4]
 801b49c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b49e:	781b      	ldrb	r3, [r3, #0]
 801b4a0:	2b02      	cmp	r3, #2
 801b4a2:	d141      	bne.n	801b528 <PWMSP001_Stop+0x9c>
    {
      break;
    }
    else
    {
      Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->FirstSlice);
 801b4a4:	687b      	ldr	r3, [r7, #4]
 801b4a6:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801b4aa:	613b      	str	r3, [r7, #16]
      Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
 801b4ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b4b0:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 801b4b2:	687b      	ldr	r3, [r7, #4]
 801b4b4:	699b      	ldr	r3, [r3, #24]
 801b4b6:	f04f 0207 	mov.w	r2, #7
 801b4ba:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1 ) | Temp2 );
 801b4bc:	687b      	ldr	r3, [r7, #4]
 801b4be:	695b      	ldr	r3, [r3, #20]
 801b4c0:	687a      	ldr	r2, [r7, #4]
 801b4c2:	6952      	ldr	r2, [r2, #20]
 801b4c4:	6891      	ldr	r1, [r2, #8]
 801b4c6:	693a      	ldr	r2, [r7, #16]
 801b4c8:	f04f 0001 	mov.w	r0, #1
 801b4cc:	fa00 f002 	lsl.w	r0, r0, r2
 801b4d0:	68fa      	ldr	r2, [r7, #12]
 801b4d2:	4302      	orrs	r2, r0
 801b4d4:	430a      	orrs	r2, r1
 801b4d6:	609a      	str	r2, [r3, #8]

      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801b4d8:	687b      	ldr	r3, [r7, #4]
 801b4da:	f893 3020 	ldrb.w	r3, [r3, #32]
 801b4de:	2b01      	cmp	r3, #1
 801b4e0:	d119      	bne.n	801b516 <PWMSP001_Stop+0x8a>
      {
        HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 801b4e2:	687b      	ldr	r3, [r7, #4]
 801b4e4:	69db      	ldr	r3, [r3, #28]
 801b4e6:	f04f 0207 	mov.w	r2, #7
 801b4ea:	611a      	str	r2, [r3, #16]
        Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->SecondSlice);
 801b4ec:	687b      	ldr	r3, [r7, #4]
 801b4ee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801b4f2:	613b      	str	r3, [r7, #16]
        Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
 801b4f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b4f8:	60fb      	str	r3, [r7, #12]
        HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1) | Temp2 );
 801b4fa:	687b      	ldr	r3, [r7, #4]
 801b4fc:	695b      	ldr	r3, [r3, #20]
 801b4fe:	687a      	ldr	r2, [r7, #4]
 801b500:	6952      	ldr	r2, [r2, #20]
 801b502:	6891      	ldr	r1, [r2, #8]
 801b504:	693a      	ldr	r2, [r7, #16]
 801b506:	f04f 0001 	mov.w	r0, #1
 801b50a:	fa00 f002 	lsl.w	r0, r0, r2
 801b50e:	68fa      	ldr	r2, [r7, #12]
 801b510:	4302      	orrs	r2, r0
 801b512:	430a      	orrs	r2, r1
 801b514:	609a      	str	r2, [r3, #8]
      }/*End of  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/

      HandlePtr->DynamicDataType->StateType = PWMSP001_STOPPED;
 801b516:	687b      	ldr	r3, [r7, #4]
 801b518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b51a:	f04f 0203 	mov.w	r2, #3
 801b51e:	701a      	strb	r2, [r3, #0]
      Status = (uint32_t)DAVEApp_SUCCESS;
 801b520:	f04f 0300 	mov.w	r3, #0
 801b524:	617b      	str	r3, [r7, #20]
 801b526:	e000      	b.n	801b52a <PWMSP001_Stop+0x9e>
  do
  {
    /*<<<DD_PWMSP001_API_4_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_RUNNING)
    {
      break;
 801b528:	bf00      	nop

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 801b52a:	697b      	ldr	r3, [r7, #20]
}
 801b52c:	4618      	mov	r0, r3
 801b52e:	f107 071c 	add.w	r7, r7, #28
 801b532:	46bd      	mov	sp, r7
 801b534:	bc80      	pop	{r7}
 801b536:	4770      	bx	lr

0801b538 <PWMSP001_SetCompare>:
status_t PWMSP001_SetCompare
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Compare
)
{
 801b538:	b580      	push	{r7, lr}
 801b53a:	b084      	sub	sp, #16
 801b53c:	af00      	add	r7, sp, #0
 801b53e:	6078      	str	r0, [r7, #4]
 801b540:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801b542:	f04f 0301 	mov.w	r3, #1
 801b546:	60fb      	str	r3, [r7, #12]
  uint32_t period;

  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801b548:	687b      	ldr	r3, [r7, #4]
 801b54a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801b54e:	2b01      	cmp	r3, #1
 801b550:	d10a      	bne.n	801b568 <PWMSP001_SetCompare+0x30>
	  period=(uint32_t)(((uint32_t)HandlePtr->CC4yRegs1Ptr->PRS<<16U)|(uint32_t)HandlePtr->CC4yRegsPtr->PRS);
 801b552:	687b      	ldr	r3, [r7, #4]
 801b554:	69db      	ldr	r3, [r3, #28]
 801b556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801b558:	ea4f 4203 	mov.w	r2, r3, lsl #16
 801b55c:	687b      	ldr	r3, [r7, #4]
 801b55e:	699b      	ldr	r3, [r3, #24]
 801b560:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801b562:	4313      	orrs	r3, r2
 801b564:	60bb      	str	r3, [r7, #8]
 801b566:	e003      	b.n	801b570 <PWMSP001_SetCompare+0x38>
  else
	  period=(uint32_t)HandlePtr->CC4yRegsPtr->PRS;
 801b568:	687b      	ldr	r3, [r7, #4]
 801b56a:	699b      	ldr	r3, [r3, #24]
 801b56c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801b56e:	60bb      	str	r3, [r7, #8]

  /*<<<DD_PWMSP001_API_5_1>>>*/
  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 801b570:	687b      	ldr	r3, [r7, #4]
 801b572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b574:	781b      	ldrb	r3, [r3, #0]
 801b576:	2b00      	cmp	r3, #0
 801b578:	d01d      	beq.n	801b5b6 <PWMSP001_SetCompare+0x7e>
  {
    if ((Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 801b57a:	687b      	ldr	r3, [r7, #4]
 801b57c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801b57e:	683b      	ldr	r3, [r7, #0]
 801b580:	429a      	cmp	r2, r3
 801b582:	d208      	bcs.n	801b596 <PWMSP001_SetCompare+0x5e>
        (HandlePtr->kTimerConcatenation == (uint8_t)RESET))
 801b584:	687b      	ldr	r3, [r7, #4]
 801b586:	f893 3020 	ldrb.w	r3, [r3, #32]
	  period=(uint32_t)HandlePtr->CC4yRegsPtr->PRS;

  /*<<<DD_PWMSP001_API_5_1>>>*/
  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
  {
    if ((Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 801b58a:	2b00      	cmp	r3, #0
 801b58c:	d103      	bne.n	801b596 <PWMSP001_SetCompare+0x5e>
        (HandlePtr->kTimerConcatenation == (uint8_t)RESET))
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801b58e:	f04f 0302 	mov.w	r3, #2
 801b592:	60fb      	str	r3, [r7, #12]
 801b594:	e00f      	b.n	801b5b6 <PWMSP001_SetCompare+0x7e>
    }
    else
    {
      /*if compare value is greater or equal to the period value, output should be with 0% dutycycle.
	  Since setting exact period value will create the spikes,we are adding 1 and setting to the register*/
	  if (Compare >= (uint32_t)period)
 801b596:	683a      	ldr	r2, [r7, #0]
 801b598:	68bb      	ldr	r3, [r7, #8]
 801b59a:	429a      	cmp	r2, r3
 801b59c:	d303      	bcc.n	801b5a6 <PWMSP001_SetCompare+0x6e>
	  {
		  Compare = (uint32_t)period + 1U;
 801b59e:	68bb      	ldr	r3, [r7, #8]
 801b5a0:	f103 0301 	add.w	r3, r3, #1
 801b5a4:	603b      	str	r3, [r7, #0]
	  }
      /* Call function as per the configured mode */
      HandlePtr->SetCompareFuncPtr((const void*)HandlePtr, Compare);
 801b5a6:	687b      	ldr	r3, [r7, #4]
 801b5a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801b5aa:	6878      	ldr	r0, [r7, #4]
 801b5ac:	6839      	ldr	r1, [r7, #0]
 801b5ae:	4798      	blx	r3
      Status = (uint32_t)DAVEApp_SUCCESS;
 801b5b0:	f04f 0300 	mov.w	r3, #0
 801b5b4:	60fb      	str	r3, [r7, #12]
    }
  }
  return Status;
 801b5b6:	68fb      	ldr	r3, [r7, #12]
}
 801b5b8:	4618      	mov	r0, r3
 801b5ba:	f107 0710 	add.w	r7, r7, #16
 801b5be:	46bd      	mov	sp, r7
 801b5c0:	bd80      	pop	{r7, pc}
 801b5c2:	bf00      	nop

0801b5c4 <PWMSP001_lSetCompareEdgeAlign>:
void PWMSP001_lSetCompareEdgeAlign
(
    void* Handle,
    uint32_t Compare
)
{
 801b5c4:	b480      	push	{r7}
 801b5c6:	b087      	sub	sp, #28
 801b5c8:	af00      	add	r7, sp, #0
 801b5ca:	6078      	str	r0, [r7, #4]
 801b5cc:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801b5ce:	687b      	ldr	r3, [r7, #4]
 801b5d0:	617b      	str	r3, [r7, #20]
  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
 801b5d2:	697b      	ldr	r3, [r7, #20]
 801b5d4:	699a      	ldr	r2, [r3, #24]
 801b5d6:	683b      	ldr	r3, [r7, #0]
 801b5d8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801b5dc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b5e0:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /* Request shadow transfer */
  Temp2 = (4U*(uint32_t)HandlePtr->FirstSlice);
 801b5e2:	697b      	ldr	r3, [r7, #20]
 801b5e4:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801b5e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801b5ec:	613b      	str	r3, [r7, #16]
  Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + Temp2;
 801b5ee:	693b      	ldr	r3, [r7, #16]
 801b5f0:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 801b5f2:	697b      	ldr	r3, [r7, #20]
 801b5f4:	695b      	ldr	r3, [r3, #20]
 801b5f6:	697a      	ldr	r2, [r7, #20]
 801b5f8:	6952      	ldr	r2, [r2, #20]
 801b5fa:	6911      	ldr	r1, [r2, #16]
 801b5fc:	68fa      	ldr	r2, [r7, #12]
 801b5fe:	f04f 0001 	mov.w	r0, #1
 801b602:	fa00 f202 	lsl.w	r2, r0, r2
 801b606:	430a      	orrs	r2, r1
 801b608:	611a      	str	r2, [r3, #16]
}
 801b60a:	f107 071c 	add.w	r7, r7, #28
 801b60e:	46bd      	mov	sp, r7
 801b610:	bc80      	pop	{r7}
 801b612:	4770      	bx	lr

0801b614 <PWMSP001_lSetCompareEdgeAlignTimerConcat>:
void PWMSP001_lSetCompareEdgeAlignTimerConcat
(
    void* Handle,
    uint32_t Compare
)
{
 801b614:	b490      	push	{r4, r7}
 801b616:	b088      	sub	sp, #32
 801b618:	af00      	add	r7, sp, #0
 801b61a:	6078      	str	r0, [r7, #4]
 801b61c:	6039      	str	r1, [r7, #0]
  uint32_t FirstSliceCompareVal = 0x00U;
 801b61e:	f04f 0300 	mov.w	r3, #0
 801b622:	61fb      	str	r3, [r7, #28]
  uint32_t SecondSliceCompareVal = 0x00U;
 801b624:	f04f 0300 	mov.w	r3, #0
 801b628:	61bb      	str	r3, [r7, #24]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801b62a:	687b      	ldr	r3, [r7, #4]
 801b62c:	617b      	str	r3, [r7, #20]
   * register of second slice.
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
 801b62e:	697b      	ldr	r3, [r7, #20]
 801b630:	699b      	ldr	r3, [r3, #24]
 801b632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801b634:	b29b      	uxth	r3, r3
   * compare register of first slice and quotient is written in compare
   * register of second slice.
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
 801b636:	461a      	mov	r2, r3
 801b638:	683b      	ldr	r3, [r7, #0]
 801b63a:	fbb3 f1f2 	udiv	r1, r3, r2
 801b63e:	fb02 f201 	mul.w	r2, r2, r1
 801b642:	1a9b      	subs	r3, r3, r2
 801b644:	61fb      	str	r3, [r7, #28]
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare /
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
 801b646:	697b      	ldr	r3, [r7, #20]
 801b648:	699b      	ldr	r3, [r3, #24]
 801b64a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801b64c:	b29b      	uxth	r3, r3
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare /
 801b64e:	683a      	ldr	r2, [r7, #0]
 801b650:	fbb2 f3f3 	udiv	r3, r2, r3
 801b654:	61bb      	str	r3, [r7, #24]
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  
  HandlePtr->CC4yRegsPtr->CRS = (FirstSliceCompareVal & 0xFFFFU);
 801b656:	697b      	ldr	r3, [r7, #20]
 801b658:	699a      	ldr	r2, [r3, #24]
 801b65a:	69fb      	ldr	r3, [r7, #28]
 801b65c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801b660:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b664:	63d3      	str	r3, [r2, #60]	; 0x3c
  HandlePtr->CC4yRegs1Ptr->CRS = (SecondSliceCompareVal & 0xFFFFU);
 801b666:	697b      	ldr	r3, [r7, #20]
 801b668:	69da      	ldr	r2, [r3, #28]
 801b66a:	69bb      	ldr	r3, [r7, #24]
 801b66c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801b670:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b674:	63d3      	str	r3, [r2, #60]	; 0x3c
  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice));
 801b676:	697b      	ldr	r3, [r7, #20]
 801b678:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801b67c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801b680:	613b      	str	r3, [r7, #16]
  Temp2 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 801b682:	697b      	ldr	r3, [r7, #20]
 801b684:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801b688:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801b68c:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 << Temp2 ) | ((uint32_t)0x01 << Temp1));
 801b68e:	697b      	ldr	r3, [r7, #20]
 801b690:	695b      	ldr	r3, [r3, #20]
 801b692:	697a      	ldr	r2, [r7, #20]
 801b694:	6952      	ldr	r2, [r2, #20]
 801b696:	6911      	ldr	r1, [r2, #16]
 801b698:	68fa      	ldr	r2, [r7, #12]
 801b69a:	f04f 0001 	mov.w	r0, #1
 801b69e:	fa00 f002 	lsl.w	r0, r0, r2
 801b6a2:	693a      	ldr	r2, [r7, #16]
 801b6a4:	f04f 0401 	mov.w	r4, #1
 801b6a8:	fa04 f202 	lsl.w	r2, r4, r2
 801b6ac:	4302      	orrs	r2, r0
 801b6ae:	430a      	orrs	r2, r1
 801b6b0:	611a      	str	r2, [r3, #16]
}
 801b6b2:	f107 0720 	add.w	r7, r7, #32
 801b6b6:	46bd      	mov	sp, r7
 801b6b8:	bc90      	pop	{r4, r7}
 801b6ba:	4770      	bx	lr

0801b6bc <PWMSP001_lSetCompareCenterAlign>:
void PWMSP001_lSetCompareCenterAlign
(
    void* Handle,
    uint32_t Compare
)
{
 801b6bc:	b480      	push	{r7}
 801b6be:	b085      	sub	sp, #20
 801b6c0:	af00      	add	r7, sp, #0
 801b6c2:	6078      	str	r0, [r7, #4]
 801b6c4:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  /*<<<DD_PWMSP001_API_5_3>>>*/
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801b6c6:	687b      	ldr	r3, [r7, #4]
 801b6c8:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
 801b6ca:	68fb      	ldr	r3, [r7, #12]
 801b6cc:	699a      	ldr	r2, [r3, #24]
 801b6ce:	683b      	ldr	r3, [r7, #0]
 801b6d0:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801b6d4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b6d8:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U*(uint32_t)HandlePtr->FirstSlice));
 801b6da:	68fb      	ldr	r3, [r7, #12]
 801b6dc:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801b6e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801b6e4:	60bb      	str	r3, [r7, #8]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 801b6e6:	68fb      	ldr	r3, [r7, #12]
 801b6e8:	695b      	ldr	r3, [r3, #20]
 801b6ea:	68fa      	ldr	r2, [r7, #12]
 801b6ec:	6952      	ldr	r2, [r2, #20]
 801b6ee:	6911      	ldr	r1, [r2, #16]
 801b6f0:	68ba      	ldr	r2, [r7, #8]
 801b6f2:	f04f 0001 	mov.w	r0, #1
 801b6f6:	fa00 f202 	lsl.w	r2, r0, r2
 801b6fa:	430a      	orrs	r2, r1
 801b6fc:	611a      	str	r2, [r3, #16]
}
 801b6fe:	f107 0714 	add.w	r7, r7, #20
 801b702:	46bd      	mov	sp, r7
 801b704:	bc80      	pop	{r7}
 801b706:	4770      	bx	lr

0801b708 <PWMSP001_SetDutyCycle>:
status_t PWMSP001_SetDutyCycle
(
    const PWMSP001_HandleType* HandlePtr,
    float Duty
)
{
 801b708:	b580      	push	{r7, lr}
 801b70a:	b084      	sub	sp, #16
 801b70c:	af00      	add	r7, sp, #0
 801b70e:	6078      	str	r0, [r7, #4]
 801b710:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801b712:	f04f 0301 	mov.w	r3, #1
 801b716:	60fb      	str	r3, [r7, #12]

  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 801b718:	687b      	ldr	r3, [r7, #4]
 801b71a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b71c:	781b      	ldrb	r3, [r3, #0]
 801b71e:	2b00      	cmp	r3, #0
 801b720:	d01b      	beq.n	801b75a <PWMSP001_SetDutyCycle+0x52>
  {
  if((Duty > (float)100) || ((float)Duty < (float)0))
 801b722:	ed97 7a00 	vldr	s14, [r7]
 801b726:	eddf 7a10 	vldr	s15, [pc, #64]	; 801b768 <PWMSP001_SetDutyCycle+0x60>
 801b72a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801b72e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b732:	dc06      	bgt.n	801b742 <PWMSP001_SetDutyCycle+0x3a>
 801b734:	edd7 7a00 	vldr	s15, [r7]
 801b738:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801b73c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b740:	d503      	bpl.n	801b74a <PWMSP001_SetDutyCycle+0x42>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801b742:	f04f 0302 	mov.w	r3, #2
 801b746:	60fb      	str	r3, [r7, #12]
 801b748:	e007      	b.n	801b75a <PWMSP001_SetDutyCycle+0x52>
  }
  else
  {
    /* Call the function as per configured mode */
    HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
 801b74a:	687b      	ldr	r3, [r7, #4]
 801b74c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801b74e:	6878      	ldr	r0, [r7, #4]
 801b750:	6839      	ldr	r1, [r7, #0]
 801b752:	4798      	blx	r3
    Status = (uint32_t)DAVEApp_SUCCESS;
 801b754:	f04f 0300 	mov.w	r3, #0
 801b758:	60fb      	str	r3, [r7, #12]
  }
  }
  return (Status);
 801b75a:	68fb      	ldr	r3, [r7, #12]
}
 801b75c:	4618      	mov	r0, r3
 801b75e:	f107 0710 	add.w	r7, r7, #16
 801b762:	46bd      	mov	sp, r7
 801b764:	bd80      	pop	{r7, pc}
 801b766:	bf00      	nop
 801b768:	42c80000 	.word	0x42c80000

0801b76c <PWMSP001_lSetDutyEdgeAlign>:
void PWMSP001_lSetDutyEdgeAlign
(
    void* Handle,
    float Duty
)
{
 801b76c:	b480      	push	{r7}
 801b76e:	b089      	sub	sp, #36	; 0x24
 801b770:	af00      	add	r7, sp, #0
 801b772:	6078      	str	r0, [r7, #4]
 801b774:	6039      	str	r1, [r7, #0]
  uint32_t FirstSliceCompareVal = (uint32_t)0;
 801b776:	f04f 0300 	mov.w	r3, #0
 801b77a:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801b77c:	687b      	ldr	r3, [r7, #4]
 801b77e:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
 801b780:	683b      	ldr	r3, [r7, #0]
 801b782:	617b      	str	r3, [r7, #20]
  
  /*<<<DD_PWMSP001_API_15_3>>>*/
  
  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
 801b784:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 801b804 <PWMSP001_lSetDutyEdgeAlign+0x98>
 801b788:	edd7 7a05 	vldr	s15, [r7, #20]
 801b78c:	ee37 7a67 	vsub.f32	s14, s14, s15
 801b790:	eddf 7a1c 	vldr	s15, [pc, #112]	; 801b804 <PWMSP001_lSetDutyEdgeAlign+0x98>
 801b794:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801b798:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)((uint32_t)HandlePtr->CC4yRegsPtr->PRS + 1U);
 801b79c:	69bb      	ldr	r3, [r7, #24]
 801b79e:	699b      	ldr	r3, [r3, #24]
 801b7a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801b7a2:	f103 0301 	add.w	r3, r3, #1
 801b7a6:	ee07 3a10 	vmov	s14, r3
 801b7aa:	eef8 7a47 	vcvt.f32.u32	s15, s14
 801b7ae:	edc7 7a04 	vstr	s15, [r7, #16]
  FirstSliceCompareVal = (uint32_t)( fPRS * fDuty);
 801b7b2:	ed97 7a04 	vldr	s14, [r7, #16]
 801b7b6:	edd7 7a05 	vldr	s15, [r7, #20]
 801b7ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 801b7be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801b7c2:	edc7 7a07 	vstr	s15, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = FirstSliceCompareVal  & 0xFFFFU;
 801b7c6:	69bb      	ldr	r3, [r7, #24]
 801b7c8:	699a      	ldr	r2, [r3, #24]
 801b7ca:	69fb      	ldr	r3, [r7, #28]
 801b7cc:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801b7d0:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b7d4:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /*Shadow transfer */
  Temp1 =  ((uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 *(uint32_t)HandlePtr->FirstSlice));
 801b7d6:	69bb      	ldr	r3, [r7, #24]
 801b7d8:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801b7dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801b7e0:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
 801b7e2:	69bb      	ldr	r3, [r7, #24]
 801b7e4:	695b      	ldr	r3, [r3, #20]
 801b7e6:	69ba      	ldr	r2, [r7, #24]
 801b7e8:	6952      	ldr	r2, [r2, #20]
 801b7ea:	6911      	ldr	r1, [r2, #16]
 801b7ec:	68fa      	ldr	r2, [r7, #12]
 801b7ee:	f04f 0001 	mov.w	r0, #1
 801b7f2:	fa00 f202 	lsl.w	r2, r0, r2
 801b7f6:	430a      	orrs	r2, r1
 801b7f8:	611a      	str	r2, [r3, #16]
  /*Update dynamic handle */
}
 801b7fa:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801b7fe:	46bd      	mov	sp, r7
 801b800:	bc80      	pop	{r7}
 801b802:	4770      	bx	lr
 801b804:	42c80000 	.word	0x42c80000

0801b808 <PWMSP001_lSetDutyEdgeAlignTimerConcat>:
void PWMSP001_lSetDutyEdgeAlignTimerConcat
(
    void* Handle,
    float Duty
)
{
 801b808:	b490      	push	{r4, r7}
 801b80a:	b08a      	sub	sp, #40	; 0x28
 801b80c:	af00      	add	r7, sp, #0
 801b80e:	6078      	str	r0, [r7, #4]
 801b810:	6039      	str	r1, [r7, #0]
  uint32_t Compare = (uint32_t)0;
 801b812:	f04f 0300 	mov.w	r3, #0
 801b816:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t FirstSliceCompareVal = (uint32_t)0;
 801b818:	f04f 0300 	mov.w	r3, #0
 801b81c:	623b      	str	r3, [r7, #32]
  uint32_t SecondSliceCompareVal = (uint32_t)0;
 801b81e:	f04f 0300 	mov.w	r3, #0
 801b822:	61fb      	str	r3, [r7, #28]
  uint32_t Temp2;
  uint32_t Temp3;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801b824:	687b      	ldr	r3, [r7, #4]
 801b826:	61bb      	str	r3, [r7, #24]
  
  fDuty = Duty;
 801b828:	683b      	ldr	r3, [r7, #0]
 801b82a:	617b      	str	r3, [r7, #20]
  /*<<<DD_PWMSP001_API_15_4>>>*/
  /* Find the compare register value from the duty cycle and period register value */
  Compare =(uint32_t)HandlePtr->CC4yRegs1Ptr->PRS + 1U;
 801b82c:	69bb      	ldr	r3, [r7, #24]
 801b82e:	69db      	ldr	r3, [r3, #28]
 801b830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801b832:	f103 0301 	add.w	r3, r3, #1
 801b836:	627b      	str	r3, [r7, #36]	; 0x24
  Compare *= ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U); 
 801b838:	69bb      	ldr	r3, [r7, #24]
 801b83a:	699b      	ldr	r3, [r3, #24]
 801b83c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801b83e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801b842:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b846:	f103 0201 	add.w	r2, r3, #1
 801b84a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b84c:	fb02 f303 	mul.w	r3, r2, r3
 801b850:	627b      	str	r3, [r7, #36]	; 0x24
  Compare +=  (uint32_t)1;
 801b852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b854:	f103 0301 	add.w	r3, r3, #1
 801b858:	627b      	str	r3, [r7, #36]	; 0x24
  
  fDuty = ((float)100.00 - (float)fDuty)/(float)100.00;
 801b85a:	ed9f 7a34 	vldr	s14, [pc, #208]	; 801b92c <PWMSP001_lSetDutyEdgeAlignTimerConcat+0x124>
 801b85e:	edd7 7a05 	vldr	s15, [r7, #20]
 801b862:	ee37 7a67 	vsub.f32	s14, s14, s15
 801b866:	eddf 7a31 	vldr	s15, [pc, #196]	; 801b92c <PWMSP001_lSetDutyEdgeAlignTimerConcat+0x124>
 801b86a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801b86e:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)(Compare);
 801b872:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 801b876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801b87a:	edc7 7a04 	vstr	s15, [r7, #16]
  Compare = (uint32_t)( fPRS * fDuty);
 801b87e:	ed97 7a04 	vldr	s14, [r7, #16]
 801b882:	edd7 7a05 	vldr	s15, [r7, #20]
 801b886:	ee67 7a27 	vmul.f32	s15, s14, s15
 801b88a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801b88e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  FirstSliceCompareVal =(uint32_t)
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
 801b892:	69bb      	ldr	r3, [r7, #24]
 801b894:	699b      	ldr	r3, [r3, #24]
 801b896:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801b898:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801b89c:	ea4f 4313 	mov.w	r3, r3, lsr #16
  
  fDuty = ((float)100.00 - (float)fDuty)/(float)100.00;
  fPRS = (float)(Compare);
  Compare = (uint32_t)( fPRS * fDuty);

  FirstSliceCompareVal =(uint32_t)
 801b8a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b8a2:	fbb2 f1f3 	udiv	r1, r2, r3
 801b8a6:	fb03 f301 	mul.w	r3, r3, r1
 801b8aa:	1ad3      	subs	r3, r2, r3
 801b8ac:	623b      	str	r3, [r7, #32]
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
 801b8ae:	69bb      	ldr	r3, [r7, #24]
 801b8b0:	699a      	ldr	r2, [r3, #24]
 801b8b2:	6a3b      	ldr	r3, [r7, #32]
 801b8b4:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801b8b8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b8bc:	63d3      	str	r3, [r2, #60]	; 0x3c
  SecondSliceCompareVal = (uint32_t)
                    ((uint32_t)Compare / ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
 801b8be:	69bb      	ldr	r3, [r7, #24]
 801b8c0:	699b      	ldr	r3, [r3, #24]
 801b8c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801b8c4:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801b8c8:	ea4f 4313 	mov.w	r3, r3, lsr #16
  Compare = (uint32_t)( fPRS * fDuty);

  FirstSliceCompareVal =(uint32_t)
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
  SecondSliceCompareVal = (uint32_t)
 801b8cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b8ce:	fbb2 f3f3 	udiv	r3, r2, r3
 801b8d2:	61fb      	str	r3, [r7, #28]
                    ((uint32_t)Compare / ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegs1Ptr->CRS = (uint32_t)SecondSliceCompareVal  & 0xFFFFU;
 801b8d4:	69bb      	ldr	r3, [r7, #24]
 801b8d6:	69da      	ldr	r2, [r3, #28]
 801b8d8:	69fb      	ldr	r3, [r7, #28]
 801b8da:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801b8de:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b8e2:	63d3      	str	r3, [r2, #60]	; 0x3c

  /** shadow transfer */
  Temp2 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 801b8e4:	69bb      	ldr	r3, [r7, #24]
 801b8e6:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801b8ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801b8ee:	60fb      	str	r3, [r7, #12]
  Temp3 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice));
 801b8f0:	69bb      	ldr	r3, [r7, #24]
 801b8f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801b8f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801b8fa:	60bb      	str	r3, [r7, #8]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)1 << (uint32_t)Temp2 ) | ((uint32_t)1 << (uint32_t)Temp3));
 801b8fc:	69bb      	ldr	r3, [r7, #24]
 801b8fe:	695b      	ldr	r3, [r3, #20]
 801b900:	69ba      	ldr	r2, [r7, #24]
 801b902:	6952      	ldr	r2, [r2, #20]
 801b904:	6911      	ldr	r1, [r2, #16]
 801b906:	68fa      	ldr	r2, [r7, #12]
 801b908:	f04f 0001 	mov.w	r0, #1
 801b90c:	fa00 f002 	lsl.w	r0, r0, r2
 801b910:	68ba      	ldr	r2, [r7, #8]
 801b912:	f04f 0401 	mov.w	r4, #1
 801b916:	fa04 f202 	lsl.w	r2, r4, r2
 801b91a:	4302      	orrs	r2, r0
 801b91c:	430a      	orrs	r2, r1
 801b91e:	611a      	str	r2, [r3, #16]
}
 801b920:	f107 0728 	add.w	r7, r7, #40	; 0x28
 801b924:	46bd      	mov	sp, r7
 801b926:	bc90      	pop	{r4, r7}
 801b928:	4770      	bx	lr
 801b92a:	bf00      	nop
 801b92c:	42c80000 	.word	0x42c80000

0801b930 <PWMSP001_lSetDutyCenterAlign>:
void PWMSP001_lSetDutyCenterAlign
(
    void* Handle,
    float Duty
)
{
 801b930:	b480      	push	{r7}
 801b932:	b089      	sub	sp, #36	; 0x24
 801b934:	af00      	add	r7, sp, #0
 801b936:	6078      	str	r0, [r7, #4]
 801b938:	6039      	str	r1, [r7, #0]
  /*<<<DD_PWMSP001_API_15_5>>>*/
  uint32_t FirstSliceCompareVal = (uint32_t)0x00;
 801b93a:	f04f 0300 	mov.w	r3, #0
 801b93e:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801b940:	687b      	ldr	r3, [r7, #4]
 801b942:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
 801b944:	683b      	ldr	r3, [r7, #0]
 801b946:	617b      	str	r3, [r7, #20]

  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
 801b948:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 801b9c4 <PWMSP001_lSetDutyCenterAlign+0x94>
 801b94c:	edd7 7a05 	vldr	s15, [r7, #20]
 801b950:	ee37 7a67 	vsub.f32	s14, s14, s15
 801b954:	eddf 7a1b 	vldr	s15, [pc, #108]	; 801b9c4 <PWMSP001_lSetDutyCenterAlign+0x94>
 801b958:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801b95c:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)HandlePtr->CC4yRegsPtr->PRS;
 801b960:	69bb      	ldr	r3, [r7, #24]
 801b962:	699b      	ldr	r3, [r3, #24]
 801b964:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 801b968:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801b96c:	edc7 7a04 	vstr	s15, [r7, #16]
  FirstSliceCompareVal = (uint32_t)( fPRS * fDuty);
 801b970:	ed97 7a04 	vldr	s14, [r7, #16]
 801b974:	edd7 7a05 	vldr	s15, [r7, #20]
 801b978:	ee67 7a27 	vmul.f32	s15, s14, s15
 801b97c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801b980:	edc7 7a07 	vstr	s15, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
 801b984:	69bb      	ldr	r3, [r7, #24]
 801b986:	699a      	ldr	r2, [r3, #24]
 801b988:	69fb      	ldr	r3, [r7, #28]
 801b98a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801b98e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b992:	63d3      	str	r3, [r2, #60]	; 0x3c

  /*shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 801b994:	69bb      	ldr	r3, [r7, #24]
 801b996:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801b99a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801b99e:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
 801b9a0:	69bb      	ldr	r3, [r7, #24]
 801b9a2:	695b      	ldr	r3, [r3, #20]
 801b9a4:	69ba      	ldr	r2, [r7, #24]
 801b9a6:	6952      	ldr	r2, [r2, #20]
 801b9a8:	6911      	ldr	r1, [r2, #16]
 801b9aa:	68fa      	ldr	r2, [r7, #12]
 801b9ac:	f04f 0001 	mov.w	r0, #1
 801b9b0:	fa00 f202 	lsl.w	r2, r0, r2
 801b9b4:	430a      	orrs	r2, r1
 801b9b6:	611a      	str	r2, [r3, #16]
}
 801b9b8:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801b9bc:	46bd      	mov	sp, r7
 801b9be:	bc80      	pop	{r7}
 801b9c0:	4770      	bx	lr
 801b9c2:	bf00      	nop
 801b9c4:	42c80000 	.word	0x42c80000

0801b9c8 <PWMSP001_SetPeriodAndCompare>:
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Period,
    uint32_t Compare
)
{
 801b9c8:	b580      	push	{r7, lr}
 801b9ca:	b086      	sub	sp, #24
 801b9cc:	af00      	add	r7, sp, #0
 801b9ce:	60f8      	str	r0, [r7, #12]
 801b9d0:	60b9      	str	r1, [r7, #8]
 801b9d2:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801b9d4:	f04f 0301 	mov.w	r3, #1
 801b9d8:	617b      	str	r3, [r7, #20]
  uint32_t PeriodVal = 0UL;
 801b9da:	f04f 0300 	mov.w	r3, #0
 801b9de:	613b      	str	r3, [r7, #16]
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 801b9e0:	68fb      	ldr	r3, [r7, #12]
 801b9e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b9e4:	781b      	ldrb	r3, [r3, #0]
 801b9e6:	2b00      	cmp	r3, #0
 801b9e8:	d03b      	beq.n	801ba62 <PWMSP001_SetPeriodAndCompare+0x9a>
  {
   if((Period == (uint32_t)0) || (((uint32_t)Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 801b9ea:	68bb      	ldr	r3, [r7, #8]
 801b9ec:	2b00      	cmp	r3, #0
 801b9ee:	d009      	beq.n	801ba04 <PWMSP001_SetPeriodAndCompare+0x3c>
 801b9f0:	68fb      	ldr	r3, [r7, #12]
 801b9f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801b9f4:	687b      	ldr	r3, [r7, #4]
 801b9f6:	429a      	cmp	r2, r3
 801b9f8:	d208      	bcs.n	801ba0c <PWMSP001_SetPeriodAndCompare+0x44>
       (HandlePtr->kTimerConcatenation == (uint8_t)RESET)))
 801b9fa:	68fb      	ldr	r3, [r7, #12]
 801b9fc:	f893 3020 	ldrb.w	r3, [r3, #32]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
  uint32_t PeriodVal = 0UL;
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
  {
   if((Period == (uint32_t)0) || (((uint32_t)Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 801ba00:	2b00      	cmp	r3, #0
 801ba02:	d103      	bne.n	801ba0c <PWMSP001_SetPeriodAndCompare+0x44>
       (HandlePtr->kTimerConcatenation == (uint8_t)RESET)))
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801ba04:	f04f 0302 	mov.w	r3, #2
 801ba08:	617b      	str	r3, [r7, #20]
 801ba0a:	e02a      	b.n	801ba62 <PWMSP001_SetPeriodAndCompare+0x9a>
    }
    else
    {
      if ((Period > (uint32_t)HandlePtr->kMaxPeriodVal)&&\
 801ba0c:	68fb      	ldr	r3, [r7, #12]
 801ba0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801ba10:	68bb      	ldr	r3, [r7, #8]
 801ba12:	429a      	cmp	r2, r3
 801ba14:	d208      	bcs.n	801ba28 <PWMSP001_SetPeriodAndCompare+0x60>
          ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
 801ba16:	68fb      	ldr	r3, [r7, #12]
 801ba18:	f893 3020 	ldrb.w	r3, [r3, #32]
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
    }
    else
    {
      if ((Period > (uint32_t)HandlePtr->kMaxPeriodVal)&&\
 801ba1c:	2b01      	cmp	r3, #1
 801ba1e:	d003      	beq.n	801ba28 <PWMSP001_SetPeriodAndCompare+0x60>
          ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
          )
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801ba20:	f04f 0302 	mov.w	r3, #2
 801ba24:	617b      	str	r3, [r7, #20]
 801ba26:	e01c      	b.n	801ba62 <PWMSP001_SetPeriodAndCompare+0x9a>
      }
      else
      {
        PeriodVal = Period;
 801ba28:	68bb      	ldr	r3, [r7, #8]
 801ba2a:	613b      	str	r3, [r7, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801ba2c:	68fb      	ldr	r3, [r7, #12]
 801ba2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 801ba32:	2b01      	cmp	r3, #1
 801ba34:	d105      	bne.n	801ba42 <PWMSP001_SetPeriodAndCompare+0x7a>
        {
          HandlePtr->CC4yRegs1Ptr->PRS = ((PeriodVal & 0xFFFF0000U) >> 16U);
 801ba36:	68fb      	ldr	r3, [r7, #12]
 801ba38:	69db      	ldr	r3, [r3, #28]
 801ba3a:	693a      	ldr	r2, [r7, #16]
 801ba3c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801ba40:	635a      	str	r2, [r3, #52]	; 0x34
        }
        /*<<<DD_PWMSP001_API_6_3>>>*/
        HandlePtr->CC4yRegsPtr->PRS = (PeriodVal & 0xFFFFU);
 801ba42:	68fb      	ldr	r3, [r7, #12]
 801ba44:	699a      	ldr	r2, [r3, #24]
 801ba46:	693b      	ldr	r3, [r7, #16]
 801ba48:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801ba4c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801ba50:	6353      	str	r3, [r2, #52]	; 0x34
        /* Call function as per the configured mode */
        HandlePtr->SetCompareFuncPtr((const void*)HandlePtr, Compare);
 801ba52:	68fb      	ldr	r3, [r7, #12]
 801ba54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ba56:	68f8      	ldr	r0, [r7, #12]
 801ba58:	6879      	ldr	r1, [r7, #4]
 801ba5a:	4798      	blx	r3
        Status = (uint32_t)DAVEApp_SUCCESS;
 801ba5c:	f04f 0300 	mov.w	r3, #0
 801ba60:	617b      	str	r3, [r7, #20]
      }
    }
  }
  return Status;
 801ba62:	697b      	ldr	r3, [r7, #20]
}
 801ba64:	4618      	mov	r0, r3
 801ba66:	f107 0718 	add.w	r7, r7, #24
 801ba6a:	46bd      	mov	sp, r7
 801ba6c:	bd80      	pop	{r7, pc}
 801ba6e:	bf00      	nop

0801ba70 <PWMSP001_SetPeriod>:
status_t PWMSP001_SetPeriod
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Period
)
{
 801ba70:	b480      	push	{r7}
 801ba72:	b087      	sub	sp, #28
 801ba74:	af00      	add	r7, sp, #0
 801ba76:	6078      	str	r0, [r7, #4]
 801ba78:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801ba7a:	f04f 0301 	mov.w	r3, #1
 801ba7e:	617b      	str	r3, [r7, #20]
  uint32_t PeriodVal = 0X00U;
 801ba80:	f04f 0300 	mov.w	r3, #0
 801ba84:	613b      	str	r3, [r7, #16]
  uint32_t Temp1;
  
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 801ba86:	687b      	ldr	r3, [r7, #4]
 801ba88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801ba8a:	781b      	ldrb	r3, [r3, #0]
 801ba8c:	2b00      	cmp	r3, #0
 801ba8e:	d055      	beq.n	801bb3c <PWMSP001_SetPeriod+0xcc>
  {
    if(Period == (uint32_t)0)
 801ba90:	683b      	ldr	r3, [r7, #0]
 801ba92:	2b00      	cmp	r3, #0
 801ba94:	d103      	bne.n	801ba9e <PWMSP001_SetPeriod+0x2e>
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801ba96:	f04f 0302 	mov.w	r3, #2
 801ba9a:	617b      	str	r3, [r7, #20]
 801ba9c:	e04e      	b.n	801bb3c <PWMSP001_SetPeriod+0xcc>
    }
    else
    {
      if((Period > (uint32_t)HandlePtr->kMaxPeriodVal) &&\
 801ba9e:	687b      	ldr	r3, [r7, #4]
 801baa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801baa2:	683b      	ldr	r3, [r7, #0]
 801baa4:	429a      	cmp	r2, r3
 801baa6:	d208      	bcs.n	801baba <PWMSP001_SetPeriod+0x4a>
         (HandlePtr->kTimerConcatenation != (uint8_t)SET))
 801baa8:	687b      	ldr	r3, [r7, #4]
 801baaa:	f893 3020 	ldrb.w	r3, [r3, #32]
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
    }
    else
    {
      if((Period > (uint32_t)HandlePtr->kMaxPeriodVal) &&\
 801baae:	2b01      	cmp	r3, #1
 801bab0:	d003      	beq.n	801baba <PWMSP001_SetPeriod+0x4a>
         (HandlePtr->kTimerConcatenation != (uint8_t)SET))
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801bab2:	f04f 0302 	mov.w	r3, #2
 801bab6:	617b      	str	r3, [r7, #20]
 801bab8:	e040      	b.n	801bb3c <PWMSP001_SetPeriod+0xcc>
      }
      else
      {
        PeriodVal = Period;
 801baba:	683b      	ldr	r3, [r7, #0]
 801babc:	613b      	str	r3, [r7, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801babe:	687b      	ldr	r3, [r7, #4]
 801bac0:	f893 3020 	ldrb.w	r3, [r3, #32]
 801bac4:	2b01      	cmp	r3, #1
 801bac6:	d105      	bne.n	801bad4 <PWMSP001_SetPeriod+0x64>
        {
          HandlePtr->CC4yRegs1Ptr->PRS = ((PeriodVal & 0xFFFF0000U) >> 16U);
 801bac8:	687b      	ldr	r3, [r7, #4]
 801baca:	69db      	ldr	r3, [r3, #28]
 801bacc:	693a      	ldr	r2, [r7, #16]
 801bace:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801bad2:	635a      	str	r2, [r3, #52]	; 0x34
        }
        HandlePtr->CC4yRegsPtr->PRS = (PeriodVal & 0xFFFFU);
 801bad4:	687b      	ldr	r3, [r7, #4]
 801bad6:	699a      	ldr	r2, [r3, #24]
 801bad8:	693b      	ldr	r3, [r7, #16]
 801bada:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801bade:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801bae2:	6353      	str	r3, [r2, #52]	; 0x34
        /*Request shadow transfer for the First slice*/
        Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice);
 801bae4:	687b      	ldr	r3, [r7, #4]
 801bae6:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801baea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801baee:	60fb      	str	r3, [r7, #12]
        HandlePtr->CC4yKernRegsPtr->GCSS |=	((uint32_t)0x01 << Temp1);
 801baf0:	687b      	ldr	r3, [r7, #4]
 801baf2:	695b      	ldr	r3, [r3, #20]
 801baf4:	687a      	ldr	r2, [r7, #4]
 801baf6:	6952      	ldr	r2, [r2, #20]
 801baf8:	6911      	ldr	r1, [r2, #16]
 801bafa:	68fa      	ldr	r2, [r7, #12]
 801bafc:	f04f 0001 	mov.w	r0, #1
 801bb00:	fa00 f202 	lsl.w	r2, r0, r2
 801bb04:	430a      	orrs	r2, r1
 801bb06:	611a      	str	r2, [r3, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801bb08:	687b      	ldr	r3, [r7, #4]
 801bb0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801bb0e:	2b01      	cmp	r3, #1
 801bb10:	d111      	bne.n	801bb36 <PWMSP001_SetPeriod+0xc6>
        {
          /*Request shadow transfer for the First slice*/
          Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
 801bb12:	687b      	ldr	r3, [r7, #4]
 801bb14:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801bb18:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801bb1c:	60fb      	str	r3, [r7, #12]
          HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 801bb1e:	687b      	ldr	r3, [r7, #4]
 801bb20:	695b      	ldr	r3, [r3, #20]
 801bb22:	687a      	ldr	r2, [r7, #4]
 801bb24:	6952      	ldr	r2, [r2, #20]
 801bb26:	6911      	ldr	r1, [r2, #16]
 801bb28:	68fa      	ldr	r2, [r7, #12]
 801bb2a:	f04f 0001 	mov.w	r0, #1
 801bb2e:	fa00 f202 	lsl.w	r2, r0, r2
 801bb32:	430a      	orrs	r2, r1
 801bb34:	611a      	str	r2, [r3, #16]
        }/*End Of if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/
        Status = (uint32_t)DAVEApp_SUCCESS;
 801bb36:	f04f 0300 	mov.w	r3, #0
 801bb3a:	617b      	str	r3, [r7, #20]
      }
    }
  }
  return Status;
 801bb3c:	697b      	ldr	r3, [r7, #20]
}
 801bb3e:	4618      	mov	r0, r3
 801bb40:	f107 071c 	add.w	r7, r7, #28
 801bb44:	46bd      	mov	sp, r7
 801bb46:	bc80      	pop	{r7}
 801bb48:	4770      	bx	lr
 801bb4a:	bf00      	nop

0801bb4c <PWMSP001_SetPwmFreqAndDutyCycle>:
(
    const PWMSP001_HandleType* HandlePtr,
    float PwmFreq,
    float Duty
)
{
 801bb4c:	b580      	push	{r7, lr}
 801bb4e:	b088      	sub	sp, #32
 801bb50:	af00      	add	r7, sp, #0
 801bb52:	60f8      	str	r0, [r7, #12]
 801bb54:	60b9      	str	r1, [r7, #8]
 801bb56:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801bb58:	f04f 0301 	mov.w	r3, #1
 801bb5c:	61fb      	str	r3, [r7, #28]
  uint32_t PwmTime = 0UL;
 801bb5e:	f04f 0300 	mov.w	r3, #0
 801bb62:	61bb      	str	r3, [r7, #24]
  float fPwmFreq ;
  /*<<<DD_PWMSP001_API_16_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 801bb64:	68fb      	ldr	r3, [r7, #12]
 801bb66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801bb68:	781b      	ldrb	r3, [r3, #0]
 801bb6a:	2b00      	cmp	r3, #0
 801bb6c:	d070      	beq.n	801bc50 <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
  {
  if((PwmFreq == (float)0) || (Duty > (float)100) || (Duty < (float)0))
 801bb6e:	edd7 7a02 	vldr	s15, [r7, #8]
 801bb72:	eef5 7a40 	vcmp.f32	s15, #0.0
 801bb76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bb7a:	d00f      	beq.n	801bb9c <PWMSP001_SetPwmFreqAndDutyCycle+0x50>
 801bb7c:	ed97 7a01 	vldr	s14, [r7, #4]
 801bb80:	eddf 7a36 	vldr	s15, [pc, #216]	; 801bc5c <PWMSP001_SetPwmFreqAndDutyCycle+0x110>
 801bb84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801bb88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bb8c:	dc06      	bgt.n	801bb9c <PWMSP001_SetPwmFreqAndDutyCycle+0x50>
 801bb8e:	edd7 7a01 	vldr	s15, [r7, #4]
 801bb92:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801bb96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bb9a:	d503      	bpl.n	801bba4 <PWMSP001_SetPwmFreqAndDutyCycle+0x58>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801bb9c:	f04f 0302 	mov.w	r3, #2
 801bba0:	61fb      	str	r3, [r7, #28]
 801bba2:	e055      	b.n	801bc50 <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
  }
  else
  {
      fPwmFreq=(float)HandlePtr->kResolution;
 801bba4:	68fb      	ldr	r3, [r7, #12]
 801bba6:	685b      	ldr	r3, [r3, #4]
 801bba8:	617b      	str	r3, [r7, #20]
	  fPwmFreq=(float)fPwmFreq*PwmFreq;
 801bbaa:	ed97 7a05 	vldr	s14, [r7, #20]
 801bbae:	edd7 7a02 	vldr	s15, [r7, #8]
 801bbb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 801bbb6:	edc7 7a05 	vstr	s15, [r7, #20]
	  PwmTime = (uint32_t)((float)1000000000.00 / fPwmFreq);
 801bbba:	ed9f 7a29 	vldr	s14, [pc, #164]	; 801bc60 <PWMSP001_SetPwmFreqAndDutyCycle+0x114>
 801bbbe:	edd7 7a05 	vldr	s15, [r7, #20]
 801bbc2:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801bbc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801bbca:	edc7 7a06 	vstr	s15, [r7, #24]
    /*<<<DD_PWMSP001_API_16_2>>>*/
    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
 801bbce:	68fb      	ldr	r3, [r7, #12]
 801bbd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 801bbd4:	2b00      	cmp	r3, #0
 801bbd6:	d120      	bne.n	801bc1a <PWMSP001_SetPwmFreqAndDutyCycle+0xce>
    {
      if(PwmTime > PWMSP001_MAX_VALUE)
 801bbd8:	69ba      	ldr	r2, [r7, #24]
 801bbda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801bbde:	429a      	cmp	r2, r3
 801bbe0:	d903      	bls.n	801bbea <PWMSP001_SetPwmFreqAndDutyCycle+0x9e>
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801bbe2:	f04f 0302 	mov.w	r3, #2
 801bbe6:	61fb      	str	r3, [r7, #28]
 801bbe8:	e02a      	b.n	801bc40 <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
      }
      else
      {
        if(HandlePtr->CountingModeType == PWMSP001_EDGE_ALIGNED)
 801bbea:	68fb      	ldr	r3, [r7, #12]
 801bbec:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801bbf0:	2b00      	cmp	r3, #0
 801bbf2:	d106      	bne.n	801bc02 <PWMSP001_SetPwmFreqAndDutyCycle+0xb6>
        {
          HandlePtr->CC4yRegsPtr->PRS = PwmTime -(uint32_t)1;
 801bbf4:	68fb      	ldr	r3, [r7, #12]
 801bbf6:	699b      	ldr	r3, [r3, #24]
 801bbf8:	69ba      	ldr	r2, [r7, #24]
 801bbfa:	f102 32ff 	add.w	r2, r2, #4294967295
 801bbfe:	635a      	str	r2, [r3, #52]	; 0x34
 801bc00:	e007      	b.n	801bc12 <PWMSP001_SetPwmFreqAndDutyCycle+0xc6>
        }
        else
        {
          HandlePtr->CC4yRegsPtr->PRS = (PwmTime - (uint32_t)1) >> (uint32_t)1;
 801bc02:	68fb      	ldr	r3, [r7, #12]
 801bc04:	699b      	ldr	r3, [r3, #24]
 801bc06:	69ba      	ldr	r2, [r7, #24]
 801bc08:	f102 32ff 	add.w	r2, r2, #4294967295
 801bc0c:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801bc10:	635a      	str	r2, [r3, #52]	; 0x34
        }
        Status = (uint32_t)DAVEApp_SUCCESS;
 801bc12:	f04f 0300 	mov.w	r3, #0
 801bc16:	61fb      	str	r3, [r7, #28]
 801bc18:	e012      	b.n	801bc40 <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
      }
    }
    else if((HandlePtr->kTimerConcatenation == (uint8_t)SET) &&\
 801bc1a:	68fb      	ldr	r3, [r7, #12]
 801bc1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 801bc20:	2b01      	cmp	r3, #1
 801bc22:	d108      	bne.n	801bc36 <PWMSP001_SetPwmFreqAndDutyCycle+0xea>
 801bc24:	69ba      	ldr	r2, [r7, #24]
 801bc26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801bc2a:	429a      	cmp	r2, r3
 801bc2c:	d803      	bhi.n	801bc36 <PWMSP001_SetPwmFreqAndDutyCycle+0xea>
    		                                   (PwmTime <= PWMSP001_MAX_VALUE))
    {
    	Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801bc2e:	f04f 0302 	mov.w	r3, #2
 801bc32:	61fb      	str	r3, [r7, #28]
 801bc34:	e004      	b.n	801bc40 <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
    }
    /*<<<DD_PWMSP001_API_16_3>>>*/
    else
    {
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
 801bc36:	68f8      	ldr	r0, [r7, #12]
 801bc38:	69b9      	ldr	r1, [r7, #24]
 801bc3a:	f000 f8a9 	bl	801bd90 <PWMSP001_lSetPwmFreqTimerConcat>
 801bc3e:	61f8      	str	r0, [r7, #28]
    }
    if(Status == (uint32_t)DAVEApp_SUCCESS)
 801bc40:	69fb      	ldr	r3, [r7, #28]
 801bc42:	2b00      	cmp	r3, #0
 801bc44:	d104      	bne.n	801bc50 <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
    {
     /* Call the function as per configured mode */
     HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
 801bc46:	68fb      	ldr	r3, [r7, #12]
 801bc48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801bc4a:	68f8      	ldr	r0, [r7, #12]
 801bc4c:	6879      	ldr	r1, [r7, #4]
 801bc4e:	4798      	blx	r3
    }
   }
  }
  return (Status);
 801bc50:	69fb      	ldr	r3, [r7, #28]
}
 801bc52:	4618      	mov	r0, r3
 801bc54:	f107 0720 	add.w	r7, r7, #32
 801bc58:	46bd      	mov	sp, r7
 801bc5a:	bd80      	pop	{r7, pc}
 801bc5c:	42c80000 	.word	0x42c80000
 801bc60:	4e6e6b28 	.word	0x4e6e6b28

0801bc64 <PWMSP001_SetPwmFreq>:
status_t PWMSP001_SetPwmFreq
(
    const PWMSP001_HandleType* HandlePtr,
    float PwmFreq
)
{
 801bc64:	b590      	push	{r4, r7, lr}
 801bc66:	b089      	sub	sp, #36	; 0x24
 801bc68:	af00      	add	r7, sp, #0
 801bc6a:	6078      	str	r0, [r7, #4]
 801bc6c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801bc6e:	f04f 0301 	mov.w	r3, #1
 801bc72:	61fb      	str	r3, [r7, #28]
  uint32_t PwmTime = 0x00U;
 801bc74:	f04f 0300 	mov.w	r3, #0
 801bc78:	61bb      	str	r3, [r7, #24]
  uint32_t Temp1;
  uint32_t Temp2;
  uint32_t Temp3;
  float fPwmFreq ;
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 801bc7a:	687b      	ldr	r3, [r7, #4]
 801bc7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801bc7e:	781b      	ldrb	r3, [r3, #0]
 801bc80:	2b00      	cmp	r3, #0
 801bc82:	d07d      	beq.n	801bd80 <PWMSP001_SetPwmFreq+0x11c>
  {
  if(PwmFreq == (float)0)
 801bc84:	edd7 7a00 	vldr	s15, [r7]
 801bc88:	eef5 7a40 	vcmp.f32	s15, #0.0
 801bc8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bc90:	d103      	bne.n	801bc9a <PWMSP001_SetPwmFreq+0x36>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801bc92:	f04f 0302 	mov.w	r3, #2
 801bc96:	61fb      	str	r3, [r7, #28]
 801bc98:	e072      	b.n	801bd80 <PWMSP001_SetPwmFreq+0x11c>
  }
  else
  {
	  fPwmFreq=(float)HandlePtr->kResolution;
 801bc9a:	687b      	ldr	r3, [r7, #4]
 801bc9c:	685b      	ldr	r3, [r3, #4]
 801bc9e:	617b      	str	r3, [r7, #20]
	  fPwmFreq=(float)fPwmFreq*PwmFreq;
 801bca0:	ed97 7a05 	vldr	s14, [r7, #20]
 801bca4:	edd7 7a00 	vldr	s15, [r7]
 801bca8:	ee67 7a27 	vmul.f32	s15, s14, s15
 801bcac:	edc7 7a05 	vstr	s15, [r7, #20]
	  PwmTime = (uint32_t)((float)1000000000.00 / fPwmFreq);
 801bcb0:	ed9f 7a36 	vldr	s14, [pc, #216]	; 801bd8c <PWMSP001_SetPwmFreq+0x128>
 801bcb4:	edd7 7a05 	vldr	s15, [r7, #20]
 801bcb8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801bcbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801bcc0:	edc7 7a06 	vstr	s15, [r7, #24]
    /*<<<DD_PWMSP001_API_16_2>>>*/
    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
 801bcc4:	687b      	ldr	r3, [r7, #4]
 801bcc6:	f893 3020 	ldrb.w	r3, [r3, #32]
 801bcca:	2b00      	cmp	r3, #0
 801bccc:	d132      	bne.n	801bd34 <PWMSP001_SetPwmFreq+0xd0>
    {
      if(PwmTime > PWMSP001_MAX_VALUE)
 801bcce:	69ba      	ldr	r2, [r7, #24]
 801bcd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801bcd4:	429a      	cmp	r2, r3
 801bcd6:	d903      	bls.n	801bce0 <PWMSP001_SetPwmFreq+0x7c>
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801bcd8:	f04f 0302 	mov.w	r3, #2
 801bcdc:	61fb      	str	r3, [r7, #28]
 801bcde:	e04f      	b.n	801bd80 <PWMSP001_SetPwmFreq+0x11c>
      }
      else
      {
        if(HandlePtr->CountingModeType == PWMSP001_EDGE_ALIGNED)
 801bce0:	687b      	ldr	r3, [r7, #4]
 801bce2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801bce6:	2b00      	cmp	r3, #0
 801bce8:	d106      	bne.n	801bcf8 <PWMSP001_SetPwmFreq+0x94>
        {
          HandlePtr->CC4yRegsPtr->PRS = PwmTime -(uint32_t)1;
 801bcea:	687b      	ldr	r3, [r7, #4]
 801bcec:	699b      	ldr	r3, [r3, #24]
 801bcee:	69ba      	ldr	r2, [r7, #24]
 801bcf0:	f102 32ff 	add.w	r2, r2, #4294967295
 801bcf4:	635a      	str	r2, [r3, #52]	; 0x34
 801bcf6:	e007      	b.n	801bd08 <PWMSP001_SetPwmFreq+0xa4>
        }
        else
        {
          HandlePtr->CC4yRegsPtr->PRS = (PwmTime - (uint32_t)1) >> (uint32_t)1;
 801bcf8:	687b      	ldr	r3, [r7, #4]
 801bcfa:	699b      	ldr	r3, [r3, #24]
 801bcfc:	69ba      	ldr	r2, [r7, #24]
 801bcfe:	f102 32ff 	add.w	r2, r2, #4294967295
 801bd02:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801bd06:	635a      	str	r2, [r3, #52]	; 0x34
        }
        /** Update dynamic handle*/
        Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4*(uint32_t)HandlePtr->FirstSlice); 
 801bd08:	687b      	ldr	r3, [r7, #4]
 801bd0a:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801bd0e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801bd12:	613b      	str	r3, [r7, #16]
        HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1 );
 801bd14:	687b      	ldr	r3, [r7, #4]
 801bd16:	695b      	ldr	r3, [r3, #20]
 801bd18:	687a      	ldr	r2, [r7, #4]
 801bd1a:	6952      	ldr	r2, [r2, #20]
 801bd1c:	6911      	ldr	r1, [r2, #16]
 801bd1e:	693a      	ldr	r2, [r7, #16]
 801bd20:	f04f 0001 	mov.w	r0, #1
 801bd24:	fa00 f202 	lsl.w	r2, r0, r2
 801bd28:	430a      	orrs	r2, r1
 801bd2a:	611a      	str	r2, [r3, #16]
        Status = (uint32_t)DAVEApp_SUCCESS;
 801bd2c:	f04f 0300 	mov.w	r3, #0
 801bd30:	61fb      	str	r3, [r7, #28]
 801bd32:	e025      	b.n	801bd80 <PWMSP001_SetPwmFreq+0x11c>
      }
    }
    /*<<<DD_PWMSP001_API_16_3>>>*/
    else
    {
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
 801bd34:	6878      	ldr	r0, [r7, #4]
 801bd36:	69b9      	ldr	r1, [r7, #24]
 801bd38:	f000 f82a 	bl	801bd90 <PWMSP001_lSetPwmFreqTimerConcat>
 801bd3c:	61f8      	str	r0, [r7, #28]
      if(Status == (uint32_t)DAVEApp_SUCCESS)
 801bd3e:	69fb      	ldr	r3, [r7, #28]
 801bd40:	2b00      	cmp	r3, #0
 801bd42:	d11d      	bne.n	801bd80 <PWMSP001_SetPwmFreq+0x11c>
      {
        Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
 801bd44:	687b      	ldr	r3, [r7, #4]
 801bd46:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801bd4a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801bd4e:	60fb      	str	r3, [r7, #12]
        Temp3 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
 801bd50:	687b      	ldr	r3, [r7, #4]
 801bd52:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801bd56:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801bd5a:	60bb      	str	r3, [r7, #8]
        HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)0x01 << Temp2) | \
 801bd5c:	687b      	ldr	r3, [r7, #4]
 801bd5e:	695b      	ldr	r3, [r3, #20]
 801bd60:	687a      	ldr	r2, [r7, #4]
 801bd62:	6952      	ldr	r2, [r2, #20]
 801bd64:	6911      	ldr	r1, [r2, #16]
 801bd66:	68fa      	ldr	r2, [r7, #12]
 801bd68:	f04f 0001 	mov.w	r0, #1
 801bd6c:	fa00 f002 	lsl.w	r0, r0, r2
            ((uint32_t)0x01 << Temp3));
 801bd70:	68ba      	ldr	r2, [r7, #8]
 801bd72:	f04f 0401 	mov.w	r4, #1
 801bd76:	fa04 f202 	lsl.w	r2, r4, r2
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
      if(Status == (uint32_t)DAVEApp_SUCCESS)
      {
        Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
        Temp3 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
        HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)0x01 << Temp2) | \
 801bd7a:	4302      	orrs	r2, r0
 801bd7c:	430a      	orrs	r2, r1
 801bd7e:	611a      	str	r2, [r3, #16]
            ((uint32_t)0x01 << Temp3));
      }
    }
  }
 }
  return (Status);
 801bd80:	69fb      	ldr	r3, [r7, #28]
}
 801bd82:	4618      	mov	r0, r3
 801bd84:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801bd88:	46bd      	mov	sp, r7
 801bd8a:	bd90      	pop	{r4, r7, pc}
 801bd8c:	4e6e6b28 	.word	0x4e6e6b28

0801bd90 <PWMSP001_lSetPwmFreqTimerConcat>:
status_t PWMSP001_lSetPwmFreqTimerConcat
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t PwmTime
)
{
 801bd90:	b480      	push	{r7}
 801bd92:	b089      	sub	sp, #36	; 0x24
 801bd94:	af00      	add	r7, sp, #0
 801bd96:	6078      	str	r0, [r7, #4]
 801bd98:	6039      	str	r1, [r7, #0]
  uint32_t PeriodVal = PwmTime;
 801bd9a:	683b      	ldr	r3, [r7, #0]
 801bd9c:	61fb      	str	r3, [r7, #28]
  uint32_t MsbPeriodVal, LsbPeriodVal;
  uint8_t Count = 0x00U;
 801bd9e:	f04f 0300 	mov.w	r3, #0
 801bda2:	74fb      	strb	r3, [r7, #19]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801bda4:	f04f 0301 	mov.w	r3, #1
 801bda8:	60fb      	str	r3, [r7, #12]

  if(PwmTime >= PWMSP001_TC_MAX_VALUE)
 801bdaa:	683b      	ldr	r3, [r7, #0]
 801bdac:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bdb0:	d103      	bne.n	801bdba <PWMSP001_lSetPwmFreqTimerConcat+0x2a>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801bdb2:	f04f 0302 	mov.w	r3, #2
 801bdb6:	60fb      	str	r3, [r7, #12]
 801bdb8:	e041      	b.n	801be3e <PWMSP001_lSetPwmFreqTimerConcat+0xae>
  }

  else
  {

    if(PwmTime > PWMSP001_MAX_VALUE)
 801bdba:	683a      	ldr	r2, [r7, #0]
 801bdbc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801bdc0:	429a      	cmp	r2, r3
 801bdc2:	d917      	bls.n	801bdf4 <PWMSP001_lSetPwmFreqTimerConcat+0x64>
    {
      do
      {
        PeriodVal = PeriodVal >> 1;
 801bdc4:	69fb      	ldr	r3, [r7, #28]
 801bdc6:	ea4f 0353 	mov.w	r3, r3, lsr #1
 801bdca:	61fb      	str	r3, [r7, #28]
        Count++;
 801bdcc:	7cfb      	ldrb	r3, [r7, #19]
 801bdce:	f103 0301 	add.w	r3, r3, #1
 801bdd2:	74fb      	strb	r3, [r7, #19]
      }while(PeriodVal >= PWMSP001_MAX_VALUE);
 801bdd4:	69fa      	ldr	r2, [r7, #28]
 801bdd6:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801bdda:	429a      	cmp	r2, r3
 801bddc:	d8f2      	bhi.n	801bdc4 <PWMSP001_lSetPwmFreqTimerConcat+0x34>

      MsbPeriodVal = ((uint32_t)1 << Count) -(uint32_t)1;
 801bdde:	7cfb      	ldrb	r3, [r7, #19]
 801bde0:	f04f 0201 	mov.w	r2, #1
 801bde4:	fa02 f303 	lsl.w	r3, r2, r3
 801bde8:	f103 33ff 	add.w	r3, r3, #4294967295
 801bdec:	61bb      	str	r3, [r7, #24]
      LsbPeriodVal = PeriodVal;
 801bdee:	69fb      	ldr	r3, [r7, #28]
 801bdf0:	617b      	str	r3, [r7, #20]
 801bdf2:	e004      	b.n	801bdfe <PWMSP001_lSetPwmFreqTimerConcat+0x6e>
    }
    else
    {
      LsbPeriodVal = PwmTime;
 801bdf4:	683b      	ldr	r3, [r7, #0]
 801bdf6:	617b      	str	r3, [r7, #20]
      MsbPeriodVal = (uint32_t)0x00;
 801bdf8:	f04f 0300 	mov.w	r3, #0
 801bdfc:	61bb      	str	r3, [r7, #24]
    }

    /*<<<DD_PWMSP001_API_16_4>>>*/
    if(HandlePtr->CountingModeType == PWMSP001_CENTER_ALIGNED)
 801bdfe:	687b      	ldr	r3, [r7, #4]
 801be00:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801be04:	2b01      	cmp	r3, #1
 801be06:	d107      	bne.n	801be18 <PWMSP001_lSetPwmFreqTimerConcat+0x88>
    {
      MsbPeriodVal = MsbPeriodVal >> (uint32_t)1;
 801be08:	69bb      	ldr	r3, [r7, #24]
 801be0a:	ea4f 0353 	mov.w	r3, r3, lsr #1
 801be0e:	61bb      	str	r3, [r7, #24]
      LsbPeriodVal = LsbPeriodVal >> (uint32_t)1;
 801be10:	697b      	ldr	r3, [r7, #20]
 801be12:	ea4f 0353 	mov.w	r3, r3, lsr #1
 801be16:	617b      	str	r3, [r7, #20]
    }

    HandlePtr->CC4yRegsPtr->PRS = LsbPeriodVal & 0xFFFFU;
 801be18:	687b      	ldr	r3, [r7, #4]
 801be1a:	699a      	ldr	r2, [r3, #24]
 801be1c:	697b      	ldr	r3, [r7, #20]
 801be1e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801be22:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801be26:	6353      	str	r3, [r2, #52]	; 0x34
    HandlePtr->CC4yRegs1Ptr->PRS =MsbPeriodVal & 0xFFFFU;
 801be28:	687b      	ldr	r3, [r7, #4]
 801be2a:	69da      	ldr	r2, [r3, #28]
 801be2c:	69bb      	ldr	r3, [r7, #24]
 801be2e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801be32:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801be36:	6353      	str	r3, [r2, #52]	; 0x34

    /*<<<DD_PWMSP001_API_16_5>>>*/
    Status = (uint32_t)DAVEApp_SUCCESS;
 801be38:	f04f 0300 	mov.w	r3, #0
 801be3c:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801be3e:	68fb      	ldr	r3, [r7, #12]
}
 801be40:	4618      	mov	r0, r3
 801be42:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801be46:	46bd      	mov	sp, r7
 801be48:	bc80      	pop	{r7}
 801be4a:	4770      	bx	lr

0801be4c <PWMSP001_SetTimerVal>:
status_t PWMSP001_SetTimerVal
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t TimerVal
)
{
 801be4c:	b480      	push	{r7}
 801be4e:	b085      	sub	sp, #20
 801be50:	af00      	add	r7, sp, #0
 801be52:	6078      	str	r0, [r7, #4]
 801be54:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801be56:	f04f 0301 	mov.w	r3, #1
 801be5a:	60fb      	str	r3, [r7, #12]
  /*<<<DD_PWMSP001_API_7_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 801be5c:	687b      	ldr	r3, [r7, #4]
 801be5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801be60:	781b      	ldrb	r3, [r3, #0]
 801be62:	2b01      	cmp	r3, #1
 801be64:	d004      	beq.n	801be70 <PWMSP001_SetTimerVal+0x24>
      (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
 801be66:	687b      	ldr	r3, [r7, #4]
 801be68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801be6a:	781b      	ldrb	r3, [r3, #0]
    uint32_t TimerVal
)
{
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
  /*<<<DD_PWMSP001_API_7_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 801be6c:	2b03      	cmp	r3, #3
 801be6e:	d115      	bne.n	801be9c <PWMSP001_SetTimerVal+0x50>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_7_1>>>*/
  else
  {
    HandlePtr->CC4yRegsPtr->TIMER = (uint32_t)TimerVal&0xFFFFU;
 801be70:	687b      	ldr	r3, [r7, #4]
 801be72:	699a      	ldr	r2, [r3, #24]
 801be74:	683b      	ldr	r3, [r7, #0]
 801be76:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801be7a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801be7e:	6713      	str	r3, [r2, #112]	; 0x70
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801be80:	687b      	ldr	r3, [r7, #4]
 801be82:	f893 3020 	ldrb.w	r3, [r3, #32]
 801be86:	2b01      	cmp	r3, #1
 801be88:	d105      	bne.n	801be96 <PWMSP001_SetTimerVal+0x4a>
    {
      HandlePtr->CC4yRegs1Ptr->TIMER = (uint32_t)((uint32_t)TimerVal>>16U)&0xFFFFU;
 801be8a:	687b      	ldr	r3, [r7, #4]
 801be8c:	69db      	ldr	r3, [r3, #28]
 801be8e:	683a      	ldr	r2, [r7, #0]
 801be90:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801be94:	671a      	str	r2, [r3, #112]	; 0x70
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801be96:	f04f 0300 	mov.w	r3, #0
 801be9a:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 801be9c:	68fb      	ldr	r3, [r7, #12]
}
 801be9e:	4618      	mov	r0, r3
 801bea0:	f107 0714 	add.w	r7, r7, #20
 801bea4:	46bd      	mov	sp, r7
 801bea6:	bc80      	pop	{r7}
 801bea8:	4770      	bx	lr
 801beaa:	bf00      	nop

0801beac <PWMSP001_GetTimerStatus>:
status_t PWMSP001_GetTimerStatus
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t* TimerStatus
)
{
 801beac:	b480      	push	{r7}
 801beae:	b085      	sub	sp, #20
 801beb0:	af00      	add	r7, sp, #0
 801beb2:	6078      	str	r0, [r7, #4]
 801beb4:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801beb6:	f04f 0301 	mov.w	r3, #1
 801beba:	60fb      	str	r3, [r7, #12]
  uint32_t SecondTimerStatus = (uint32_t)0;
 801bebc:	f04f 0300 	mov.w	r3, #0
 801bec0:	60bb      	str	r3, [r7, #8]
  /*<<<DD_PWMSP001_API_8_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801bec2:	687b      	ldr	r3, [r7, #4]
 801bec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801bec6:	781b      	ldrb	r3, [r3, #0]
 801bec8:	2b00      	cmp	r3, #0
 801beca:	d01e      	beq.n	801bf0a <PWMSP001_GetTimerStatus+0x5e>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_8_2>>>*/
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801becc:	687b      	ldr	r3, [r7, #4]
 801bece:	f893 3020 	ldrb.w	r3, [r3, #32]
 801bed2:	2b01      	cmp	r3, #1
 801bed4:	d10f      	bne.n	801bef6 <PWMSP001_GetTimerStatus+0x4a>
    {
      SecondTimerStatus = (uint32_t)(RD_REG(HandlePtr->CC4yRegs1Ptr->TCST,
 801bed6:	687b      	ldr	r3, [r7, #4]
 801bed8:	69db      	ldr	r3, [r3, #28]
 801beda:	689b      	ldr	r3, [r3, #8]
 801bedc:	f003 0301 	and.w	r3, r3, #1
 801bee0:	60bb      	str	r3, [r7, #8]
          CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos));
      *TimerStatus = (uint32_t)((RD_REG(HandlePtr->CC4yRegsPtr->TCST,
 801bee2:	687b      	ldr	r3, [r7, #4]
 801bee4:	699b      	ldr	r3, [r3, #24]
 801bee6:	689a      	ldr	r2, [r3, #8]
 801bee8:	68bb      	ldr	r3, [r7, #8]
 801beea:	4013      	ands	r3, r2
 801beec:	f003 0201 	and.w	r2, r3, #1
 801bef0:	683b      	ldr	r3, [r7, #0]
 801bef2:	601a      	str	r2, [r3, #0]
 801bef4:	e006      	b.n	801bf04 <PWMSP001_GetTimerStatus+0x58>
          SecondTimerStatus
      );
    }
    else
    {
      *TimerStatus = (uint32_t) RD_REG(HandlePtr->CC4yRegsPtr->TCST,
 801bef6:	687b      	ldr	r3, [r7, #4]
 801bef8:	699b      	ldr	r3, [r3, #24]
 801befa:	689b      	ldr	r3, [r3, #8]
 801befc:	f003 0201 	and.w	r2, r3, #1
 801bf00:	683b      	ldr	r3, [r7, #0]
 801bf02:	601a      	str	r2, [r3, #0]
          CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos);
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801bf04:	f04f 0300 	mov.w	r3, #0
 801bf08:	60fb      	str	r3, [r7, #12]
  }
  return Status; 
 801bf0a:	68fb      	ldr	r3, [r7, #12]
}
 801bf0c:	4618      	mov	r0, r3
 801bf0e:	f107 0714 	add.w	r7, r7, #20
 801bf12:	46bd      	mov	sp, r7
 801bf14:	bc80      	pop	{r7}
 801bf16:	4770      	bx	lr

0801bf18 <PWMSP001_GetTimerRegsVal>:
status_t PWMSP001_GetTimerRegsVal
(
    const PWMSP001_HandleType* HandlePtr,
    PWMSP001_TimerRegsType* TimerRegs
)
{
 801bf18:	b480      	push	{r7}
 801bf1a:	b085      	sub	sp, #20
 801bf1c:	af00      	add	r7, sp, #0
 801bf1e:	6078      	str	r0, [r7, #4]
 801bf20:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801bf22:	f04f 0301 	mov.w	r3, #1
 801bf26:	60fb      	str	r3, [r7, #12]
  uint32_t ScndSlTMRVal = 0UL;
 801bf28:	f04f 0300 	mov.w	r3, #0
 801bf2c:	60bb      	str	r3, [r7, #8]

  /*<<<DD_PWMSP001_API_9_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801bf2e:	687b      	ldr	r3, [r7, #4]
 801bf30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801bf32:	781b      	ldrb	r3, [r3, #0]
 801bf34:	2b00      	cmp	r3, #0
 801bf36:	d05e      	beq.n	801bff6 <PWMSP001_GetTimerRegsVal+0xde>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_9_2>>>*/
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801bf38:	687b      	ldr	r3, [r7, #4]
 801bf3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801bf3e:	2b01      	cmp	r3, #1
 801bf40:	d143      	bne.n	801bfca <PWMSP001_GetTimerRegsVal+0xb2>
    {
      ScndSlTMRVal = (RD_REG(HandlePtr->CC4yRegs1Ptr->TIMER,
 801bf42:	687b      	ldr	r3, [r7, #4]
 801bf44:	69db      	ldr	r3, [r3, #28]
 801bf46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801bf48:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801bf4c:	60bb      	str	r3, [r7, #8]
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos) << 16UL);

      TimerRegs->TimerReg = (uint32_t)(ScndSlTMRVal |
          (RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
 801bf4e:	687b      	ldr	r3, [r7, #4]
 801bf50:	699b      	ldr	r3, [r3, #24]
 801bf52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801bf54:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801bf58:	ea4f 4313 	mov.w	r3, r3, lsr #16
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
    {
      ScndSlTMRVal = (RD_REG(HandlePtr->CC4yRegs1Ptr->TIMER,
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos) << 16UL);

      TimerRegs->TimerReg = (uint32_t)(ScndSlTMRVal |
 801bf5c:	68ba      	ldr	r2, [r7, #8]
 801bf5e:	431a      	orrs	r2, r3
 801bf60:	683b      	ldr	r3, [r7, #0]
 801bf62:	609a      	str	r2, [r3, #8]
          (RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
              CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos)));

      TimerRegs->CompReg = HandlePtr->CC4yRegs1Ptr->CRS; 
 801bf64:	687b      	ldr	r3, [r7, #4]
 801bf66:	69db      	ldr	r3, [r3, #28]
 801bf68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801bf6a:	683b      	ldr	r3, [r7, #0]
 801bf6c:	601a      	str	r2, [r3, #0]
      TimerRegs->CompReg*= HandlePtr->CC4yRegsPtr->PRS;
 801bf6e:	683b      	ldr	r3, [r7, #0]
 801bf70:	681b      	ldr	r3, [r3, #0]
 801bf72:	687a      	ldr	r2, [r7, #4]
 801bf74:	6992      	ldr	r2, [r2, #24]
 801bf76:	6b52      	ldr	r2, [r2, #52]	; 0x34
 801bf78:	fb02 f203 	mul.w	r2, r2, r3
 801bf7c:	683b      	ldr	r3, [r7, #0]
 801bf7e:	601a      	str	r2, [r3, #0]
      TimerRegs->CompReg += HandlePtr->CC4yRegsPtr->CRS;
 801bf80:	683b      	ldr	r3, [r7, #0]
 801bf82:	681a      	ldr	r2, [r3, #0]
 801bf84:	687b      	ldr	r3, [r7, #4]
 801bf86:	699b      	ldr	r3, [r3, #24]
 801bf88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801bf8a:	18d2      	adds	r2, r2, r3
 801bf8c:	683b      	ldr	r3, [r7, #0]
 801bf8e:	601a      	str	r2, [r3, #0]
      TimerRegs->PeriodReg = HandlePtr->CC4yRegs1Ptr->PRS+ 1U;
 801bf90:	687b      	ldr	r3, [r7, #4]
 801bf92:	69db      	ldr	r3, [r3, #28]
 801bf94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801bf96:	f103 0201 	add.w	r2, r3, #1
 801bf9a:	683b      	ldr	r3, [r7, #0]
 801bf9c:	605a      	str	r2, [r3, #4]
      TimerRegs->PeriodReg *= (uint32_t)((HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U);
 801bf9e:	683b      	ldr	r3, [r7, #0]
 801bfa0:	685a      	ldr	r2, [r3, #4]
 801bfa2:	687b      	ldr	r3, [r7, #4]
 801bfa4:	699b      	ldr	r3, [r3, #24]
 801bfa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801bfa8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801bfac:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801bfb0:	f103 0301 	add.w	r3, r3, #1
 801bfb4:	fb03 f202 	mul.w	r2, r3, r2
 801bfb8:	683b      	ldr	r3, [r7, #0]
 801bfba:	605a      	str	r2, [r3, #4]
      TimerRegs->PeriodReg += 1U ;
 801bfbc:	683b      	ldr	r3, [r7, #0]
 801bfbe:	685b      	ldr	r3, [r3, #4]
 801bfc0:	f103 0201 	add.w	r2, r3, #1
 801bfc4:	683b      	ldr	r3, [r7, #0]
 801bfc6:	605a      	str	r2, [r3, #4]
 801bfc8:	e012      	b.n	801bff0 <PWMSP001_GetTimerRegsVal+0xd8>
    }

    else
    {
      TimerRegs->TimerReg = (uint32_t)RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
 801bfca:	687b      	ldr	r3, [r7, #4]
 801bfcc:	699b      	ldr	r3, [r3, #24]
 801bfce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801bfd0:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801bfd4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801bfd8:	683a      	ldr	r2, [r7, #0]
 801bfda:	6093      	str	r3, [r2, #8]
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos);

      TimerRegs->CompReg = HandlePtr->CC4yRegsPtr->CRS;
 801bfdc:	687b      	ldr	r3, [r7, #4]
 801bfde:	699b      	ldr	r3, [r3, #24]
 801bfe0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801bfe2:	683b      	ldr	r3, [r7, #0]
 801bfe4:	601a      	str	r2, [r3, #0]
      TimerRegs->PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
 801bfe6:	687b      	ldr	r3, [r7, #4]
 801bfe8:	699b      	ldr	r3, [r3, #24]
 801bfea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801bfec:	683b      	ldr	r3, [r7, #0]
 801bfee:	605a      	str	r2, [r3, #4]

    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801bff0:	f04f 0300 	mov.w	r3, #0
 801bff4:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 801bff6:	68fb      	ldr	r3, [r7, #12]
}
 801bff8:	4618      	mov	r0, r3
 801bffa:	f107 0714 	add.w	r7, r7, #20
 801bffe:	46bd      	mov	sp, r7
 801c000:	bc80      	pop	{r7}
 801c002:	4770      	bx	lr

0801c004 <PWMSP001_GetPeriodReg>:
status_t PWMSP001_GetPeriodReg
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t* PeriodReg
)
{
 801c004:	b480      	push	{r7}
 801c006:	b085      	sub	sp, #20
 801c008:	af00      	add	r7, sp, #0
 801c00a:	6078      	str	r0, [r7, #4]
 801c00c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c00e:	f04f 0301 	mov.w	r3, #1
 801c012:	60fb      	str	r3, [r7, #12]

  /*<<<DD_PWMSP001_API_15_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801c014:	687b      	ldr	r3, [r7, #4]
 801c016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c018:	781b      	ldrb	r3, [r3, #0]
 801c01a:	2b00      	cmp	r3, #0
 801c01c:	d029      	beq.n	801c072 <PWMSP001_GetPeriodReg+0x6e>
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c01e:	687b      	ldr	r3, [r7, #4]
 801c020:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c024:	2b01      	cmp	r3, #1
 801c026:	d11c      	bne.n	801c062 <PWMSP001_GetPeriodReg+0x5e>
    {
      *PeriodReg = (HandlePtr->CC4yRegs1Ptr->PRS + 1U);
 801c028:	687b      	ldr	r3, [r7, #4]
 801c02a:	69db      	ldr	r3, [r3, #28]
 801c02c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801c02e:	f103 0201 	add.w	r2, r3, #1
 801c032:	683b      	ldr	r3, [r7, #0]
 801c034:	601a      	str	r2, [r3, #0]
      *PeriodReg  *=(uint32_t)((HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U);
 801c036:	683b      	ldr	r3, [r7, #0]
 801c038:	681a      	ldr	r2, [r3, #0]
 801c03a:	687b      	ldr	r3, [r7, #4]
 801c03c:	699b      	ldr	r3, [r3, #24]
 801c03e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801c040:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801c044:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801c048:	f103 0301 	add.w	r3, r3, #1
 801c04c:	fb03 f202 	mul.w	r2, r3, r2
 801c050:	683b      	ldr	r3, [r7, #0]
 801c052:	601a      	str	r2, [r3, #0]
      *PeriodReg  += 1U;
 801c054:	683b      	ldr	r3, [r7, #0]
 801c056:	681b      	ldr	r3, [r3, #0]
 801c058:	f103 0201 	add.w	r2, r3, #1
 801c05c:	683b      	ldr	r3, [r7, #0]
 801c05e:	601a      	str	r2, [r3, #0]
 801c060:	e004      	b.n	801c06c <PWMSP001_GetPeriodReg+0x68>
    }
    else
    {
      *PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
 801c062:	687b      	ldr	r3, [r7, #4]
 801c064:	699b      	ldr	r3, [r3, #24]
 801c066:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801c068:	683b      	ldr	r3, [r7, #0]
 801c06a:	601a      	str	r2, [r3, #0]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801c06c:	f04f 0300 	mov.w	r3, #0
 801c070:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 801c072:	68fb      	ldr	r3, [r7, #12]
}
 801c074:	4618      	mov	r0, r3
 801c076:	f107 0714 	add.w	r7, r7, #20
 801c07a:	46bd      	mov	sp, r7
 801c07c:	bc80      	pop	{r7}
 801c07e:	4770      	bx	lr

0801c080 <PWMSP001_SWRequestShadowTransfer>:
 */
status_t PWMSP001_SWRequestShadowTransfer
(
    const PWMSP001_HandleType* HandlePtr
)
{
 801c080:	b490      	push	{r4, r7}
 801c082:	b086      	sub	sp, #24
 801c084:	af00      	add	r7, sp, #0
 801c086:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c088:	f04f 0301 	mov.w	r3, #1
 801c08c:	617b      	str	r3, [r7, #20]
  uint32_t Temp1;
  uint32_t Temp2;
  uint32_t Temp3;

  /*<<<DD_PWMSP001_API_10_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801c08e:	687b      	ldr	r3, [r7, #4]
 801c090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c092:	781b      	ldrb	r3, [r3, #0]
 801c094:	2b00      	cmp	r3, #0
 801c096:	d038      	beq.n	801c10a <PWMSP001_SWRequestShadowTransfer+0x8a>
  }
  /*<<<DD_PWMSP001_API_10_2>>>*/
  else
  {
    /*Request shadow transfer for the First Slice*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c098:	687b      	ldr	r3, [r7, #4]
 801c09a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c09e:	2b01      	cmp	r3, #1
 801c0a0:	d11e      	bne.n	801c0e0 <PWMSP001_SWRequestShadowTransfer+0x60>
    {
      /*Request shadow transfer for the Second Slice*/
      Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice);
 801c0a2:	687b      	ldr	r3, [r7, #4]
 801c0a4:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801c0a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801c0ac:	613b      	str	r3, [r7, #16]
      Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4*(uint32_t)HandlePtr->SecondSlice);
 801c0ae:	687b      	ldr	r3, [r7, #4]
 801c0b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801c0b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801c0b8:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yKernRegsPtr->GCSS |=  ((uint32_t)0x01 << Temp1) | ((uint32_t)0x01 << Temp2);
 801c0ba:	687b      	ldr	r3, [r7, #4]
 801c0bc:	695b      	ldr	r3, [r3, #20]
 801c0be:	687a      	ldr	r2, [r7, #4]
 801c0c0:	6952      	ldr	r2, [r2, #20]
 801c0c2:	6911      	ldr	r1, [r2, #16]
 801c0c4:	693a      	ldr	r2, [r7, #16]
 801c0c6:	f04f 0001 	mov.w	r0, #1
 801c0ca:	fa00 f002 	lsl.w	r0, r0, r2
 801c0ce:	68fa      	ldr	r2, [r7, #12]
 801c0d0:	f04f 0401 	mov.w	r4, #1
 801c0d4:	fa04 f202 	lsl.w	r2, r4, r2
 801c0d8:	4302      	orrs	r2, r0
 801c0da:	430a      	orrs	r2, r1
 801c0dc:	611a      	str	r2, [r3, #16]
 801c0de:	e011      	b.n	801c104 <PWMSP001_SWRequestShadowTransfer+0x84>
    }
    else
    {
      Temp3 =  (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
 801c0e0:	687b      	ldr	r3, [r7, #4]
 801c0e2:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801c0e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801c0ea:	60bb      	str	r3, [r7, #8]
      HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp3);
 801c0ec:	687b      	ldr	r3, [r7, #4]
 801c0ee:	695b      	ldr	r3, [r3, #20]
 801c0f0:	687a      	ldr	r2, [r7, #4]
 801c0f2:	6952      	ldr	r2, [r2, #20]
 801c0f4:	6911      	ldr	r1, [r2, #16]
 801c0f6:	68ba      	ldr	r2, [r7, #8]
 801c0f8:	f04f 0001 	mov.w	r0, #1
 801c0fc:	fa00 f202 	lsl.w	r2, r0, r2
 801c100:	430a      	orrs	r2, r1
 801c102:	611a      	str	r2, [r3, #16]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801c104:	f04f 0300 	mov.w	r3, #0
 801c108:	617b      	str	r3, [r7, #20]
  }
  return Status;
 801c10a:	697b      	ldr	r3, [r7, #20]
}
 801c10c:	4618      	mov	r0, r3
 801c10e:	f107 0718 	add.w	r7, r7, #24
 801c112:	46bd      	mov	sp, r7
 801c114:	bc90      	pop	{r4, r7}
 801c116:	4770      	bx	lr

0801c118 <PWMSP001_ResetTrapFlag>:
/*<<<DD_PWMSP001_API_13>>>*/
/*
 * This function resets the trap flag if trap condition is inactive
 */
void PWMSP001_ResetTrapFlag(const PWMSP001_HandleType* HandlePtr)
{
 801c118:	b480      	push	{r7}
 801c11a:	b083      	sub	sp, #12
 801c11c:	af00      	add	r7, sp, #0
 801c11e:	6078      	str	r0, [r7, #4]
   if (HandlePtr->kTrapExitControl == (uint8_t)SET)
 801c120:	687b      	ldr	r3, [r7, #4]
 801c122:	7cdb      	ldrb	r3, [r3, #19]
 801c124:	2b01      	cmp	r3, #1
 801c126:	d118      	bne.n	801c15a <PWMSP001_ResetTrapFlag+0x42>
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP001_EVENT2_INTERRUPT);
 801c128:	687b      	ldr	r3, [r7, #4]
 801c12a:	699b      	ldr	r3, [r3, #24]
 801c12c:	687a      	ldr	r2, [r7, #4]
 801c12e:	6992      	ldr	r2, [r2, #24]
 801c130:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801c134:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801c138:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c13c:	687b      	ldr	r3, [r7, #4]
 801c13e:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c142:	2b01      	cmp	r3, #1
 801c144:	d109      	bne.n	801c15a <PWMSP001_ResetTrapFlag+0x42>
      {
        SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR, PWMSP001_EVENT2_INTERRUPT);
 801c146:	687b      	ldr	r3, [r7, #4]
 801c148:	69db      	ldr	r3, [r3, #28]
 801c14a:	687a      	ldr	r2, [r7, #4]
 801c14c:	69d2      	ldr	r2, [r2, #28]
 801c14e:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801c152:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801c156:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      }
    }
    SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP001_TRAP_FLAG_CLEAR);
 801c15a:	687b      	ldr	r3, [r7, #4]
 801c15c:	699b      	ldr	r3, [r3, #24]
 801c15e:	687a      	ldr	r2, [r7, #4]
 801c160:	6992      	ldr	r2, [r2, #24]
 801c162:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801c166:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801c16a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c16e:	687b      	ldr	r3, [r7, #4]
 801c170:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c174:	2b01      	cmp	r3, #1
 801c176:	d109      	bne.n	801c18c <PWMSP001_ResetTrapFlag+0x74>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR, PWMSP001_TRAP_FLAG_CLEAR);
 801c178:	687b      	ldr	r3, [r7, #4]
 801c17a:	69db      	ldr	r3, [r3, #28]
 801c17c:	687a      	ldr	r2, [r7, #4]
 801c17e:	69d2      	ldr	r2, [r2, #28]
 801c180:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801c184:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801c188:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
}
 801c18c:	f107 070c 	add.w	r7, r7, #12
 801c190:	46bd      	mov	sp, r7
 801c192:	bc80      	pop	{r7}
 801c194:	4770      	bx	lr
 801c196:	bf00      	nop

0801c198 <PWMSP001_lConfigureSecondSlice>:
/*
 * This function configures second slice.
 */

void PWMSP001_lConfigureSecondSlice(const PWMSP001_HandleType* HandlePtr)
{
 801c198:	b490      	push	{r4, r7}
 801c19a:	b082      	sub	sp, #8
 801c19c:	af00      	add	r7, sp, #0
 801c19e:	6078      	str	r0, [r7, #4]
  HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 801c1a0:	687b      	ldr	r3, [r7, #4]
 801c1a2:	69db      	ldr	r3, [r3, #28]
 801c1a4:	f04f 0207 	mov.w	r2, #7
 801c1a8:	611a      	str	r2, [r3, #16]

  /*Set period and compare values for second slice*/
  HandlePtr->CC4yRegs1Ptr->PRS = (uint32_t)((HandlePtr->kPeriodVal & 0xFFFF0000U)
 801c1aa:	687b      	ldr	r3, [r7, #4]
 801c1ac:	69db      	ldr	r3, [r3, #28]
 801c1ae:	687a      	ldr	r2, [r7, #4]
 801c1b0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 801c1b2:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801c1b6:	635a      	str	r2, [r3, #52]	; 0x34
      >> 16U);
  HandlePtr->CC4yRegs1Ptr->CRS =(uint32_t)((HandlePtr->kCompareValue & 0xFFFF0000U)
 801c1b8:	687b      	ldr	r3, [r7, #4]
 801c1ba:	69db      	ldr	r3, [r3, #28]
 801c1bc:	687a      	ldr	r2, [r7, #4]
 801c1be:	6892      	ldr	r2, [r2, #8]
 801c1c0:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801c1c4:	63da      	str	r2, [r3, #60]	; 0x3c
      >> 16U);

  HandlePtr->CC4yRegs1Ptr->CMC |= ((uint32_t)0x01 << (uint32_t)CCU4_CC4_CMC_TCE_Pos);
 801c1c6:	687b      	ldr	r3, [r7, #4]
 801c1c8:	69db      	ldr	r3, [r3, #28]
 801c1ca:	687a      	ldr	r2, [r7, #4]
 801c1cc:	69d2      	ldr	r2, [r2, #28]
 801c1ce:	6852      	ldr	r2, [r2, #4]
 801c1d0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801c1d4:	605a      	str	r2, [r3, #4]

  /*<<<DD_PWMSP001_nonAPI_1_3>>>*/
  if (HandlePtr->kExtStopTrig == (uint8_t)SET)
 801c1d6:	687b      	ldr	r3, [r7, #4]
 801c1d8:	7bdb      	ldrb	r3, [r3, #15]
 801c1da:	2b01      	cmp	r3, #1
 801c1dc:	d127      	bne.n	801c22e <PWMSP001_lConfigureSecondSlice+0x96>
  {
    HandlePtr->CC4yRegs1Ptr->INS &=(uint32_t) ~(CCU4_CC4_INS_EV1EM_Msk | (uint32_t)CCU4_CC4_INS_LPF1M_Msk);
 801c1de:	687b      	ldr	r3, [r7, #4]
 801c1e0:	69da      	ldr	r2, [r3, #28]
 801c1e2:	687b      	ldr	r3, [r7, #4]
 801c1e4:	69db      	ldr	r3, [r3, #28]
 801c1e6:	681b      	ldr	r3, [r3, #0]
 801c1e8:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 801c1ec:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 801c1f0:	6013      	str	r3, [r2, #0]
    HandlePtr->CC4yRegs1Ptr->CMC &=(uint32_t) ~(CCU4_CC4_CMC_ENDS_Msk);
 801c1f2:	687b      	ldr	r3, [r7, #4]
 801c1f4:	69db      	ldr	r3, [r3, #28]
 801c1f6:	687a      	ldr	r2, [r7, #4]
 801c1f8:	69d2      	ldr	r2, [r2, #28]
 801c1fa:	6852      	ldr	r2, [r2, #4]
 801c1fc:	f022 020c 	bic.w	r2, r2, #12
 801c200:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegs1Ptr->INS |=(uint32_t)((((uint32_t)HandlePtr->kStopEdge  <<   \
 801c202:	687b      	ldr	r3, [r7, #4]
 801c204:	69db      	ldr	r3, [r3, #28]
 801c206:	687a      	ldr	r2, [r7, #4]
 801c208:	69d2      	ldr	r2, [r2, #28]
 801c20a:	6811      	ldr	r1, [r2, #0]
 801c20c:	687a      	ldr	r2, [r7, #4]
 801c20e:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 801c212:	ea4f 4282 	mov.w	r2, r2, lsl #18
 801c216:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 801c21a:	430a      	orrs	r2, r1
 801c21c:	601a      	str	r2, [r3, #0]
      (uint32_t)CCU4_CC4_INS_EV1EM_Pos)& (uint32_t)CCU4_CC4_INS_EV1EM_Msk) | \
	    (((uint32_t)PWMSP001_LPF << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)& \
		  (uint32_t)CCU4_CC4_INS_LPF1M_Msk));
    HandlePtr->CC4yRegs1Ptr->CMC |= (((uint32_t)PWMSP001_EVENT_1  <<  \
 801c21e:	687b      	ldr	r3, [r7, #4]
 801c220:	69db      	ldr	r3, [r3, #28]
 801c222:	687a      	ldr	r2, [r7, #4]
 801c224:	69d2      	ldr	r2, [r2, #28]
 801c226:	6852      	ldr	r2, [r2, #4]
 801c228:	f042 0208 	orr.w	r2, r2, #8
 801c22c:	605a      	str	r2, [r3, #4]
      (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
  }/*End of if (HandlePtr->kExtStopTrig == SET)*/

  /*<<<DD_PWMSP001_nonAPI_1_4>>>*/
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
 801c22e:	687b      	ldr	r3, [r7, #4]
 801c230:	7c5b      	ldrb	r3, [r3, #17]
 801c232:	2b01      	cmp	r3, #1
 801c234:	d126      	bne.n	801c284 <PWMSP001_lConfigureSecondSlice+0xec>
  {
    HandlePtr->CC4yRegs1Ptr -> INS &=(uint32_t) ~(CCU4_CC4_INS_EV2EM_Msk | CCU4_CC4_INS_EV2LM_Msk 
 801c236:	687b      	ldr	r3, [r7, #4]
 801c238:	69da      	ldr	r2, [r3, #28]
 801c23a:	687b      	ldr	r3, [r7, #4]
 801c23c:	69db      	ldr	r3, [r3, #28]
 801c23e:	681b      	ldr	r3, [r3, #0]
 801c240:	f023 43c2 	bic.w	r3, r3, #1627389952	; 0x61000000
 801c244:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 801c248:	6013      	str	r3, [r2, #0]
        | CCU4_CC4_INS_LPF2M_Msk);
    HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_TS_Msk);
 801c24a:	687b      	ldr	r3, [r7, #4]
 801c24c:	69db      	ldr	r3, [r3, #28]
 801c24e:	687a      	ldr	r2, [r7, #4]
 801c250:	69d2      	ldr	r2, [r2, #28]
 801c252:	6852      	ldr	r2, [r2, #4]
 801c254:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801c258:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegs1Ptr -> INS |= (uint32_t) \
 801c25a:	687b      	ldr	r3, [r7, #4]
 801c25c:	69db      	ldr	r3, [r3, #28]
 801c25e:	687a      	ldr	r2, [r7, #4]
 801c260:	69d2      	ldr	r2, [r2, #28]
 801c262:	6811      	ldr	r1, [r2, #0]
        ((((uint32_t)0x00 << CCU4_CC4_INS_EV2EM_Pos)& (uint32_t)CCU4_CC4_INS_EV2EM_Msk) | \
            ((((uint32_t)HandlePtr->kTrapLevel  <<	\
 801c264:	687a      	ldr	r2, [r7, #4]
 801c266:	7812      	ldrb	r2, [r2, #0]
 801c268:	ea4f 6202 	mov.w	r2, r2, lsl #24
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
  {
    HandlePtr->CC4yRegs1Ptr -> INS &=(uint32_t) ~(CCU4_CC4_INS_EV2EM_Msk | CCU4_CC4_INS_EV2LM_Msk 
        | CCU4_CC4_INS_LPF2M_Msk);
    HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_TS_Msk);
    HandlePtr->CC4yRegs1Ptr -> INS |= (uint32_t) \
 801c26c:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 801c270:	430a      	orrs	r2, r1
 801c272:	601a      	str	r2, [r3, #0]
        ((((uint32_t)0x00 << CCU4_CC4_INS_EV2EM_Pos)& (uint32_t)CCU4_CC4_INS_EV2EM_Msk) | \
            ((((uint32_t)HandlePtr->kTrapLevel  <<	\
                CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk) | (((uint32_t)0x00  << \
                    CCU4_CC4_INS_LPF2M_Pos)& (uint32_t)CCU4_CC4_INS_LPF2M_Msk)));
    HandlePtr->CC4yRegs1Ptr->CMC |= ((uint32_t)0x01 << (uint32_t)CCU4_CC4_CMC_TS_Pos);
 801c274:	687b      	ldr	r3, [r7, #4]
 801c276:	69db      	ldr	r3, [r3, #28]
 801c278:	687a      	ldr	r2, [r7, #4]
 801c27a:	69d2      	ldr	r2, [r2, #28]
 801c27c:	6852      	ldr	r2, [r2, #4]
 801c27e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 801c282:	605a      	str	r2, [r3, #4]
  }/*End of if (HandlePtr->kTrapEnable == SET)*/

  HandlePtr->CC4yRegs1Ptr->TC &=(uint32_t) ~(CCU4_CC4_TC_TCM_Msk | CCU4_CC4_TC_TSSM_Msk
 801c284:	687b      	ldr	r3, [r7, #4]
 801c286:	69da      	ldr	r2, [r3, #28]
 801c288:	687b      	ldr	r3, [r7, #4]
 801c28a:	69db      	ldr	r3, [r3, #28]
 801c28c:	695b      	ldr	r3, [r3, #20]
 801c28e:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 801c292:	f023 030b 	bic.w	r3, r3, #11
 801c296:	6153      	str	r3, [r2, #20]
      | CCU4_CC4_TC_CMOD_Msk | CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
 801c298:	687b      	ldr	r3, [r7, #4]
 801c29a:	69db      	ldr	r3, [r3, #28]
 801c29c:	687a      	ldr	r2, [r7, #4]
 801c29e:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
 801c2a2:	f002 0101 	and.w	r1, r2, #1
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
 801c2a6:	687a      	ldr	r2, [r7, #4]
 801c2a8:	7b12      	ldrb	r2, [r2, #12]
 801c2aa:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801c2ae:	f002 0202 	and.w	r2, r2, #2
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
 801c2b2:	4311      	orrs	r1, r2
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
 801c2b4:	687a      	ldr	r2, [r7, #4]
 801c2b6:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 801c2ba:	ea4f 2282 	mov.w	r2, r2, lsl #10
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 801c2be:	f402 6280 	and.w	r2, r2, #1024	; 0x400
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
 801c2c2:	4311      	orrs	r1, r2
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 801c2c4:	687a      	ldr	r2, [r7, #4]
 801c2c6:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 801c2ca:	ea4f 2202 	mov.w	r2, r2, lsl #8
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
 801c2ce:	f402 7240 	and.w	r2, r2, #768	; 0x300
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 801c2d2:	430a      	orrs	r2, r1
  }/*End of if (HandlePtr->kTrapEnable == SET)*/

  HandlePtr->CC4yRegs1Ptr->TC &=(uint32_t) ~(CCU4_CC4_TC_TCM_Msk | CCU4_CC4_TC_TSSM_Msk
      | CCU4_CC4_TC_CMOD_Msk | CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
 801c2d4:	615a      	str	r2, [r3, #20]
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);

  /*<<<DD_PWMSP001_API_non1_5>>>*/
  HandlePtr->CC4yRegs1Ptr->TC |= ((uint32_t)HandlePtr->kDitherSetting << (uint32_t)CCU4_CC4_TC_DITHE_Pos)\
 801c2d6:	687b      	ldr	r3, [r7, #4]
 801c2d8:	69db      	ldr	r3, [r3, #28]
 801c2da:	687a      	ldr	r2, [r7, #4]
 801c2dc:	69d2      	ldr	r2, [r2, #28]
 801c2de:	6951      	ldr	r1, [r2, #20]
 801c2e0:	687a      	ldr	r2, [r7, #4]
 801c2e2:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 801c2e6:	ea4f 3242 	mov.w	r2, r2, lsl #13
    &(uint32_t)CCU4_CC4_TC_DITHE_Msk;
 801c2ea:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);

  /*<<<DD_PWMSP001_API_non1_5>>>*/
  HandlePtr->CC4yRegs1Ptr->TC |= ((uint32_t)HandlePtr->kDitherSetting << (uint32_t)CCU4_CC4_TC_DITHE_Pos)\
 801c2ee:	430a      	orrs	r2, r1
 801c2f0:	615a      	str	r2, [r3, #20]
    &(uint32_t)CCU4_CC4_TC_DITHE_Msk;
  WR_REG(HandlePtr->CC4yRegs1Ptr->DITS, (uint32_t)CCU4_CC4_DITS_DCVS_Msk, \
 801c2f2:	687b      	ldr	r3, [r7, #4]
 801c2f4:	69db      	ldr	r3, [r3, #28]
 801c2f6:	687a      	ldr	r2, [r7, #4]
 801c2f8:	7b52      	ldrb	r2, [r2, #13]
 801c2fa:	f002 010f 	and.w	r1, r2, #15
 801c2fe:	687a      	ldr	r2, [r7, #4]
 801c300:	69d2      	ldr	r2, [r2, #28]
 801c302:	6a12      	ldr	r2, [r2, #32]
 801c304:	f022 020f 	bic.w	r2, r2, #15
 801c308:	430a      	orrs	r2, r1
 801c30a:	621a      	str	r2, [r3, #32]
    (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

  /*<<<DD_PWMSP001_API_non1_6>>>*/
  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,
 801c30c:	687b      	ldr	r3, [r7, #4]
 801c30e:	69db      	ldr	r3, [r3, #28]
 801c310:	687a      	ldr	r2, [r7, #4]
 801c312:	7c92      	ldrb	r2, [r2, #18]
 801c314:	ea4f 5242 	mov.w	r2, r2, lsl #21
 801c318:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 801c31c:	687a      	ldr	r2, [r7, #4]
 801c31e:	69d2      	ldr	r2, [r2, #28]
 801c320:	6952      	ldr	r2, [r2, #20]
 801c322:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 801c326:	430a      	orrs	r2, r1
 801c328:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,
 801c32a:	687b      	ldr	r3, [r7, #4]
 801c32c:	69db      	ldr	r3, [r3, #28]
 801c32e:	687a      	ldr	r2, [r7, #4]
 801c330:	7cd2      	ldrb	r2, [r2, #19]
 801c332:	ea4f 5282 	mov.w	r2, r2, lsl #22
 801c336:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 801c33a:	687a      	ldr	r2, [r7, #4]
 801c33c:	69d2      	ldr	r2, [r2, #28]
 801c33e:	6952      	ldr	r2, [r2, #20]
 801c340:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 801c344:	430a      	orrs	r2, r1
 801c346:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);

  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRAPE_Msk,\
 801c348:	687b      	ldr	r3, [r7, #4]
 801c34a:	69db      	ldr	r3, [r3, #28]
 801c34c:	687a      	ldr	r2, [r7, #4]
 801c34e:	7c52      	ldrb	r2, [r2, #17]
 801c350:	ea4f 4242 	mov.w	r2, r2, lsl #17
 801c354:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 801c358:	687a      	ldr	r2, [r7, #4]
 801c35a:	69d2      	ldr	r2, [r2, #28]
 801c35c:	6952      	ldr	r2, [r2, #20]
 801c35e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801c362:	430a      	orrs	r2, r1
 801c364:	615a      	str	r2, [r3, #20]
	  (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);
  
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
 801c366:	687b      	ldr	r3, [r7, #4]
 801c368:	69db      	ldr	r3, [r3, #28]
 801c36a:	687a      	ldr	r2, [r7, #4]
 801c36c:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 801c370:	f002 010f 	and.w	r1, r2, #15
 801c374:	687a      	ldr	r2, [r7, #4]
 801c376:	69d2      	ldr	r2, [r2, #28]
 801c378:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801c37a:	f022 020f 	bic.w	r2, r2, #15
 801c37e:	430a      	orrs	r2, r1
 801c380:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;
 801c382:	687b      	ldr	r3, [r7, #4]
 801c384:	69db      	ldr	r3, [r3, #28]
 801c386:	687a      	ldr	r2, [r7, #4]
 801c388:	7c12      	ldrb	r2, [r2, #16]
 801c38a:	619a      	str	r2, [r3, #24]

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 801c38c:	687b      	ldr	r3, [r7, #4]
 801c38e:	695b      	ldr	r3, [r3, #20]
 801c390:	687a      	ldr	r2, [r7, #4]
 801c392:	6952      	ldr	r2, [r2, #20]
 801c394:	6911      	ldr	r1, [r2, #16]
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
 801c396:	687a      	ldr	r2, [r7, #4]
 801c398:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 801c39c:	ea4f 0282 	mov.w	r2, r2, lsl #2
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 801c3a0:	f04f 0001 	mov.w	r0, #1
 801c3a4:	fa00 f002 	lsl.w	r0, r0, r2
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
 801c3a8:	687a      	ldr	r2, [r7, #4]
 801c3aa:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
 801c3ae:	ea4f 0282 	mov.w	r2, r2, lsl #2
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
 801c3b2:	f102 0201 	add.w	r2, r2, #1

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
 801c3b6:	f04f 0401 	mov.w	r4, #1
 801c3ba:	fa04 f202 	lsl.w	r2, r4, r2
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
 801c3be:	4310      	orrs	r0, r2
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
 801c3c0:	687a      	ldr	r2, [r7, #4]
 801c3c2:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
 801c3c6:	ea4f 0282 	mov.w	r2, r2, lsl #2
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
 801c3ca:	f102 0202 	add.w	r2, r2, #2

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
 801c3ce:	f04f 0401 	mov.w	r4, #1
 801c3d2:	fa04 f202 	lsl.w	r2, r4, r2
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 801c3d6:	4302      	orrs	r2, r0
 801c3d8:	430a      	orrs	r2, r1
 801c3da:	611a      	str	r2, [r3, #16]
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
}
 801c3dc:	f107 0708 	add.w	r7, r7, #8
 801c3e0:	46bd      	mov	sp, r7
 801c3e2:	bc90      	pop	{r4, r7}
 801c3e4:	4770      	bx	lr
 801c3e6:	bf00      	nop

0801c3e8 <PWMSP001_EnableEvent>:
status_t PWMSP001_EnableEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 801c3e8:	b480      	push	{r7}
 801c3ea:	b085      	sub	sp, #20
 801c3ec:	af00      	add	r7, sp, #0
 801c3ee:	6078      	str	r0, [r7, #4]
 801c3f0:	460b      	mov	r3, r1
 801c3f2:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c3f4:	f04f 0301 	mov.w	r3, #1
 801c3f8:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801c3fa:	687b      	ldr	r3, [r7, #4]
 801c3fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c3fe:	781b      	ldrb	r3, [r3, #0]
 801c400:	2b00      	cmp	r3, #0
 801c402:	d103      	bne.n	801c40c <PWMSP001_EnableEvent+0x24>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c404:	f04f 0301 	mov.w	r3, #1
 801c408:	60fb      	str	r3, [r7, #12]
 801c40a:	e024      	b.n	801c456 <PWMSP001_EnableEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c40c:	687b      	ldr	r3, [r7, #4]
 801c40e:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c412:	2b01      	cmp	r3, #1
 801c414:	d10e      	bne.n	801c434 <PWMSP001_EnableEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->INTE,(uint8_t) Event);
 801c416:	687b      	ldr	r3, [r7, #4]
 801c418:	69db      	ldr	r3, [r3, #28]
 801c41a:	687a      	ldr	r2, [r7, #4]
 801c41c:	69d2      	ldr	r2, [r2, #28]
 801c41e:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801c422:	78fa      	ldrb	r2, [r7, #3]
 801c424:	f04f 0001 	mov.w	r0, #1
 801c428:	fa00 f202 	lsl.w	r2, r0, r2
 801c42c:	430a      	orrs	r2, r1
 801c42e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 801c432:	e00d      	b.n	801c450 <PWMSP001_EnableEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->INTE,(uint8_t) Event);
 801c434:	687b      	ldr	r3, [r7, #4]
 801c436:	699b      	ldr	r3, [r3, #24]
 801c438:	687a      	ldr	r2, [r7, #4]
 801c43a:	6992      	ldr	r2, [r2, #24]
 801c43c:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801c440:	78fa      	ldrb	r2, [r7, #3]
 801c442:	f04f 0001 	mov.w	r0, #1
 801c446:	fa00 f202 	lsl.w	r2, r0, r2
 801c44a:	430a      	orrs	r2, r1
 801c44c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801c450:	f04f 0300 	mov.w	r3, #0
 801c454:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801c456:	68fb      	ldr	r3, [r7, #12]
}
 801c458:	4618      	mov	r0, r3
 801c45a:	f107 0714 	add.w	r7, r7, #20
 801c45e:	46bd      	mov	sp, r7
 801c460:	bc80      	pop	{r7}
 801c462:	4770      	bx	lr

0801c464 <PWMSP001_DisableEvent>:
status_t PWMSP001_DisableEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 801c464:	b480      	push	{r7}
 801c466:	b085      	sub	sp, #20
 801c468:	af00      	add	r7, sp, #0
 801c46a:	6078      	str	r0, [r7, #4]
 801c46c:	460b      	mov	r3, r1
 801c46e:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c470:	f04f 0301 	mov.w	r3, #1
 801c474:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801c476:	687b      	ldr	r3, [r7, #4]
 801c478:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c47a:	781b      	ldrb	r3, [r3, #0]
 801c47c:	2b00      	cmp	r3, #0
 801c47e:	d103      	bne.n	801c488 <PWMSP001_DisableEvent+0x24>
  {
    Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c480:	f04f 0301 	mov.w	r3, #1
 801c484:	60fb      	str	r3, [r7, #12]
 801c486:	e028      	b.n	801c4da <PWMSP001_DisableEvent+0x76>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c488:	687b      	ldr	r3, [r7, #4]
 801c48a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c48e:	2b01      	cmp	r3, #1
 801c490:	d110      	bne.n	801c4b4 <PWMSP001_DisableEvent+0x50>
    {
      CLR_BIT(HandlePtr->CC4yRegs1Ptr->INTE,(uint8_t) Event);
 801c492:	687b      	ldr	r3, [r7, #4]
 801c494:	69db      	ldr	r3, [r3, #28]
 801c496:	687a      	ldr	r2, [r7, #4]
 801c498:	69d2      	ldr	r2, [r2, #28]
 801c49a:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801c49e:	78fa      	ldrb	r2, [r7, #3]
 801c4a0:	f04f 0001 	mov.w	r0, #1
 801c4a4:	fa00 f202 	lsl.w	r2, r0, r2
 801c4a8:	ea6f 0202 	mvn.w	r2, r2
 801c4ac:	400a      	ands	r2, r1
 801c4ae:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 801c4b2:	e00f      	b.n	801c4d4 <PWMSP001_DisableEvent+0x70>
    }
    else
    {
      CLR_BIT(HandlePtr->CC4yRegsPtr->INTE,(uint8_t) Event);
 801c4b4:	687b      	ldr	r3, [r7, #4]
 801c4b6:	699b      	ldr	r3, [r3, #24]
 801c4b8:	687a      	ldr	r2, [r7, #4]
 801c4ba:	6992      	ldr	r2, [r2, #24]
 801c4bc:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801c4c0:	78fa      	ldrb	r2, [r7, #3]
 801c4c2:	f04f 0001 	mov.w	r0, #1
 801c4c6:	fa00 f202 	lsl.w	r2, r0, r2
 801c4ca:	ea6f 0202 	mvn.w	r2, r2
 801c4ce:	400a      	ands	r2, r1
 801c4d0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801c4d4:	f04f 0300 	mov.w	r3, #0
 801c4d8:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801c4da:	68fb      	ldr	r3, [r7, #12]
}
 801c4dc:	4618      	mov	r0, r3
 801c4de:	f107 0714 	add.w	r7, r7, #20
 801c4e2:	46bd      	mov	sp, r7
 801c4e4:	bc80      	pop	{r7}
 801c4e6:	4770      	bx	lr

0801c4e8 <PWMSP001_ClearPendingEvent>:
status_t PWMSP001_ClearPendingEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 801c4e8:	b480      	push	{r7}
 801c4ea:	b085      	sub	sp, #20
 801c4ec:	af00      	add	r7, sp, #0
 801c4ee:	6078      	str	r0, [r7, #4]
 801c4f0:	460b      	mov	r3, r1
 801c4f2:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c4f4:	f04f 0301 	mov.w	r3, #1
 801c4f8:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801c4fa:	687b      	ldr	r3, [r7, #4]
 801c4fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c4fe:	781b      	ldrb	r3, [r3, #0]
 801c500:	2b00      	cmp	r3, #0
 801c502:	d103      	bne.n	801c50c <PWMSP001_ClearPendingEvent+0x24>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c504:	f04f 0301 	mov.w	r3, #1
 801c508:	60fb      	str	r3, [r7, #12]
 801c50a:	e024      	b.n	801c556 <PWMSP001_ClearPendingEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c50c:	687b      	ldr	r3, [r7, #4]
 801c50e:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c512:	2b01      	cmp	r3, #1
 801c514:	d10e      	bne.n	801c534 <PWMSP001_ClearPendingEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR,(uint8_t) Event);
 801c516:	687b      	ldr	r3, [r7, #4]
 801c518:	69db      	ldr	r3, [r3, #28]
 801c51a:	687a      	ldr	r2, [r7, #4]
 801c51c:	69d2      	ldr	r2, [r2, #28]
 801c51e:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 801c522:	78fa      	ldrb	r2, [r7, #3]
 801c524:	f04f 0001 	mov.w	r0, #1
 801c528:	fa00 f202 	lsl.w	r2, r0, r2
 801c52c:	430a      	orrs	r2, r1
 801c52e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 801c532:	e00d      	b.n	801c550 <PWMSP001_ClearPendingEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, (uint8_t)Event);
 801c534:	687b      	ldr	r3, [r7, #4]
 801c536:	699b      	ldr	r3, [r3, #24]
 801c538:	687a      	ldr	r2, [r7, #4]
 801c53a:	6992      	ldr	r2, [r2, #24]
 801c53c:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 801c540:	78fa      	ldrb	r2, [r7, #3]
 801c542:	f04f 0001 	mov.w	r0, #1
 801c546:	fa00 f202 	lsl.w	r2, r0, r2
 801c54a:	430a      	orrs	r2, r1
 801c54c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801c550:	f04f 0300 	mov.w	r3, #0
 801c554:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801c556:	68fb      	ldr	r3, [r7, #12]
}
 801c558:	4618      	mov	r0, r3
 801c55a:	f107 0714 	add.w	r7, r7, #20
 801c55e:	46bd      	mov	sp, r7
 801c560:	bc80      	pop	{r7}
 801c562:	4770      	bx	lr

0801c564 <PWMSP001_SetPendingEvent>:
status_t PWMSP001_SetPendingEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 801c564:	b480      	push	{r7}
 801c566:	b085      	sub	sp, #20
 801c568:	af00      	add	r7, sp, #0
 801c56a:	6078      	str	r0, [r7, #4]
 801c56c:	460b      	mov	r3, r1
 801c56e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c570:	f04f 0301 	mov.w	r3, #1
 801c574:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801c576:	687b      	ldr	r3, [r7, #4]
 801c578:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c57a:	781b      	ldrb	r3, [r3, #0]
 801c57c:	2b00      	cmp	r3, #0
 801c57e:	d103      	bne.n	801c588 <PWMSP001_SetPendingEvent+0x24>
  {
    Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c580:	f04f 0301 	mov.w	r3, #1
 801c584:	60fb      	str	r3, [r7, #12]
 801c586:	e024      	b.n	801c5d2 <PWMSP001_SetPendingEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c588:	687b      	ldr	r3, [r7, #4]
 801c58a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c58e:	2b01      	cmp	r3, #1
 801c590:	d10e      	bne.n	801c5b0 <PWMSP001_SetPendingEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWS,(uint8_t)Event);
 801c592:	687b      	ldr	r3, [r7, #4]
 801c594:	69db      	ldr	r3, [r3, #28]
 801c596:	687a      	ldr	r2, [r7, #4]
 801c598:	69d2      	ldr	r2, [r2, #28]
 801c59a:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 801c59e:	78fa      	ldrb	r2, [r7, #3]
 801c5a0:	f04f 0001 	mov.w	r0, #1
 801c5a4:	fa00 f202 	lsl.w	r2, r0, r2
 801c5a8:	430a      	orrs	r2, r1
 801c5aa:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 801c5ae:	e00d      	b.n	801c5cc <PWMSP001_SetPendingEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWS, (uint8_t)Event);
 801c5b0:	687b      	ldr	r3, [r7, #4]
 801c5b2:	699b      	ldr	r3, [r3, #24]
 801c5b4:	687a      	ldr	r2, [r7, #4]
 801c5b6:	6992      	ldr	r2, [r2, #24]
 801c5b8:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 801c5bc:	78fa      	ldrb	r2, [r7, #3]
 801c5be:	f04f 0001 	mov.w	r0, #1
 801c5c2:	fa00 f202 	lsl.w	r2, r0, r2
 801c5c6:	430a      	orrs	r2, r1
 801c5c8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801c5cc:	f04f 0300 	mov.w	r3, #0
 801c5d0:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801c5d2:	68fb      	ldr	r3, [r7, #12]
}
 801c5d4:	4618      	mov	r0, r3
 801c5d6:	f107 0714 	add.w	r7, r7, #20
 801c5da:	46bd      	mov	sp, r7
 801c5dc:	bc80      	pop	{r7}
 801c5de:	4770      	bx	lr

0801c5e0 <PWMSP001_GetPendingEvent>:
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event,
    uint8_t*EvtStatus
)
{
 801c5e0:	b480      	push	{r7}
 801c5e2:	b087      	sub	sp, #28
 801c5e4:	af00      	add	r7, sp, #0
 801c5e6:	60f8      	str	r0, [r7, #12]
 801c5e8:	460b      	mov	r3, r1
 801c5ea:	607a      	str	r2, [r7, #4]
 801c5ec:	72fb      	strb	r3, [r7, #11]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c5ee:	f04f 0301 	mov.w	r3, #1
 801c5f2:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801c5f4:	68fb      	ldr	r3, [r7, #12]
 801c5f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c5f8:	781b      	ldrb	r3, [r3, #0]
 801c5fa:	2b00      	cmp	r3, #0
 801c5fc:	d103      	bne.n	801c606 <PWMSP001_GetPendingEvent+0x26>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c5fe:	f04f 0301 	mov.w	r3, #1
 801c602:	617b      	str	r3, [r7, #20]
 801c604:	e038      	b.n	801c678 <PWMSP001_GetPendingEvent+0x98>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c606:	68fb      	ldr	r3, [r7, #12]
 801c608:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c60c:	2b01      	cmp	r3, #1
 801c60e:	d118      	bne.n	801c642 <PWMSP001_GetPendingEvent+0x62>
    {

      if(RD_REG(HandlePtr->CC4yRegs1Ptr->INTS, ((uint32_t)0x01 <<(uint32_t)Event), (uint32_t)Event))
 801c610:	68fb      	ldr	r3, [r7, #12]
 801c612:	69db      	ldr	r3, [r3, #28]
 801c614:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 801c618:	7afb      	ldrb	r3, [r7, #11]
 801c61a:	f04f 0101 	mov.w	r1, #1
 801c61e:	fa01 f303 	lsl.w	r3, r1, r3
 801c622:	401a      	ands	r2, r3
 801c624:	7afb      	ldrb	r3, [r7, #11]
 801c626:	fa22 f303 	lsr.w	r3, r2, r3
 801c62a:	2b00      	cmp	r3, #0
 801c62c:	d004      	beq.n	801c638 <PWMSP001_GetPendingEvent+0x58>
	  {
	      *EvtStatus = (uint8_t)SET;
 801c62e:	687b      	ldr	r3, [r7, #4]
 801c630:	f04f 0201 	mov.w	r2, #1
 801c634:	701a      	strb	r2, [r3, #0]
 801c636:	e01c      	b.n	801c672 <PWMSP001_GetPendingEvent+0x92>
	  }
	  else
	  {
	      *EvtStatus = (uint8_t)RESET;
 801c638:	687b      	ldr	r3, [r7, #4]
 801c63a:	f04f 0200 	mov.w	r2, #0
 801c63e:	701a      	strb	r2, [r3, #0]
 801c640:	e017      	b.n	801c672 <PWMSP001_GetPendingEvent+0x92>
	  }
    }
    else
    {
      if(RD_REG(HandlePtr->CC4yRegsPtr->INTS, ((uint32_t)0x01 << (uint32_t)Event),(uint32_t)Event))
 801c642:	68fb      	ldr	r3, [r7, #12]
 801c644:	699b      	ldr	r3, [r3, #24]
 801c646:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 801c64a:	7afb      	ldrb	r3, [r7, #11]
 801c64c:	f04f 0101 	mov.w	r1, #1
 801c650:	fa01 f303 	lsl.w	r3, r1, r3
 801c654:	401a      	ands	r2, r3
 801c656:	7afb      	ldrb	r3, [r7, #11]
 801c658:	fa22 f303 	lsr.w	r3, r2, r3
 801c65c:	2b00      	cmp	r3, #0
 801c65e:	d004      	beq.n	801c66a <PWMSP001_GetPendingEvent+0x8a>
      {
        *EvtStatus = (uint8_t)SET;
 801c660:	687b      	ldr	r3, [r7, #4]
 801c662:	f04f 0201 	mov.w	r2, #1
 801c666:	701a      	strb	r2, [r3, #0]
 801c668:	e003      	b.n	801c672 <PWMSP001_GetPendingEvent+0x92>
      }
      else
      {
        *EvtStatus = (uint8_t)RESET;
 801c66a:	687b      	ldr	r3, [r7, #4]
 801c66c:	f04f 0200 	mov.w	r2, #0
 801c670:	701a      	strb	r2, [r3, #0]
      }
      /* *EvtStatus = RD_REG(HandlePtr->CC4yRegsPtr->INTS, (0x01 << (uint8_t)Event),(uint8_t) Event)\
	   ? (uint8_t)SET : (uint8_t)RESET;	*/
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801c672:	f04f 0300 	mov.w	r3, #0
 801c676:	617b      	str	r3, [r7, #20]
  }
  return (Status);
 801c678:	697b      	ldr	r3, [r7, #20]
}
 801c67a:	4618      	mov	r0, r3
 801c67c:	f107 071c 	add.w	r7, r7, #28
 801c680:	46bd      	mov	sp, r7
 801c682:	bc80      	pop	{r7}
 801c684:	4770      	bx	lr
 801c686:	bf00      	nop

0801c688 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 801c688:	b480      	push	{r7}
 801c68a:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 801c68c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801c690:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801c694:	68db      	ldr	r3, [r3, #12]
 801c696:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801c69a:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 801c69e:	4618      	mov	r0, r3
 801c6a0:	46bd      	mov	sp, r7
 801c6a2:	bc80      	pop	{r7}
 801c6a4:	4770      	bx	lr
 801c6a6:	bf00      	nop

0801c6a8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801c6a8:	b480      	push	{r7}
 801c6aa:	b083      	sub	sp, #12
 801c6ac:	af00      	add	r7, sp, #0
 801c6ae:	4603      	mov	r3, r0
 801c6b0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 801c6b2:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801c6b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801c6ba:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801c6be:	ea4f 1252 	mov.w	r2, r2, lsr #5
 801c6c2:	79f9      	ldrb	r1, [r7, #7]
 801c6c4:	f001 011f 	and.w	r1, r1, #31
 801c6c8:	f04f 0001 	mov.w	r0, #1
 801c6cc:	fa00 f101 	lsl.w	r1, r0, r1
 801c6d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 801c6d4:	f107 070c 	add.w	r7, r7, #12
 801c6d8:	46bd      	mov	sp, r7
 801c6da:	bc80      	pop	{r7}
 801c6dc:	4770      	bx	lr
 801c6de:	bf00      	nop

0801c6e0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 801c6e0:	b480      	push	{r7}
 801c6e2:	b083      	sub	sp, #12
 801c6e4:	af00      	add	r7, sp, #0
 801c6e6:	4603      	mov	r3, r0
 801c6e8:	6039      	str	r1, [r7, #0]
 801c6ea:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 801c6ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c6f0:	2b00      	cmp	r3, #0
 801c6f2:	da10      	bge.n	801c716 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 801c6f4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801c6f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801c6fc:	79fa      	ldrb	r2, [r7, #7]
 801c6fe:	f002 020f 	and.w	r2, r2, #15
 801c702:	f1a2 0104 	sub.w	r1, r2, #4
 801c706:	683a      	ldr	r2, [r7, #0]
 801c708:	b2d2      	uxtb	r2, r2
 801c70a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801c70e:	b2d2      	uxtb	r2, r2
 801c710:	185b      	adds	r3, r3, r1
 801c712:	761a      	strb	r2, [r3, #24]
 801c714:	e00d      	b.n	801c732 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 801c716:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801c71a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801c71e:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801c722:	683a      	ldr	r2, [r7, #0]
 801c724:	b2d2      	uxtb	r2, r2
 801c726:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801c72a:	b2d2      	uxtb	r2, r2
 801c72c:	185b      	adds	r3, r3, r1
 801c72e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801c732:	f107 070c 	add.w	r7, r7, #12
 801c736:	46bd      	mov	sp, r7
 801c738:	bc80      	pop	{r7}
 801c73a:	4770      	bx	lr

0801c73c <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801c73c:	b480      	push	{r7}
 801c73e:	b089      	sub	sp, #36	; 0x24
 801c740:	af00      	add	r7, sp, #0
 801c742:	60f8      	str	r0, [r7, #12]
 801c744:	60b9      	str	r1, [r7, #8]
 801c746:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 801c748:	68fb      	ldr	r3, [r7, #12]
 801c74a:	f003 0307 	and.w	r3, r3, #7
 801c74e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 801c750:	69fb      	ldr	r3, [r7, #28]
 801c752:	f1c3 0307 	rsb	r3, r3, #7
 801c756:	2b06      	cmp	r3, #6
 801c758:	bf28      	it	cs
 801c75a:	2306      	movcs	r3, #6
 801c75c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 801c75e:	69fb      	ldr	r3, [r7, #28]
 801c760:	f103 0306 	add.w	r3, r3, #6
 801c764:	2b06      	cmp	r3, #6
 801c766:	d903      	bls.n	801c770 <NVIC_EncodePriority+0x34>
 801c768:	69fb      	ldr	r3, [r7, #28]
 801c76a:	f103 33ff 	add.w	r3, r3, #4294967295
 801c76e:	e001      	b.n	801c774 <NVIC_EncodePriority+0x38>
 801c770:	f04f 0300 	mov.w	r3, #0
 801c774:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 801c776:	69bb      	ldr	r3, [r7, #24]
 801c778:	f04f 0201 	mov.w	r2, #1
 801c77c:	fa02 f303 	lsl.w	r3, r2, r3
 801c780:	f103 33ff 	add.w	r3, r3, #4294967295
 801c784:	461a      	mov	r2, r3
 801c786:	68bb      	ldr	r3, [r7, #8]
 801c788:	401a      	ands	r2, r3
 801c78a:	697b      	ldr	r3, [r7, #20]
 801c78c:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 801c790:	697b      	ldr	r3, [r7, #20]
 801c792:	f04f 0101 	mov.w	r1, #1
 801c796:	fa01 f303 	lsl.w	r3, r1, r3
 801c79a:	f103 33ff 	add.w	r3, r3, #4294967295
 801c79e:	4619      	mov	r1, r3
 801c7a0:	687b      	ldr	r3, [r7, #4]
 801c7a2:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 801c7a4:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 801c7a6:	4618      	mov	r0, r3
 801c7a8:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801c7ac:	46bd      	mov	sp, r7
 801c7ae:	bc80      	pop	{r7}
 801c7b0:	4770      	bx	lr
 801c7b2:	bf00      	nop

0801c7b4 <NVIC_SCU001_Init>:

/*  Function to configure SCU Interrupts based on  user configuration.
 * 
 */
void NVIC_SCU001_Init()
{
 801c7b4:	b580      	push	{r7, lr}
 801c7b6:	af00      	add	r7, sp, #0
 DBG002_FUNCTION_ENTRY(APP_GID,NVIC_SCU001_FUNC_ENTRY);
  NVIC_SetPriority((IRQn_Type)0, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),63,0));
 801c7b8:	f7ff ff66 	bl	801c688 <NVIC_GetPriorityGrouping>
 801c7bc:	4603      	mov	r3, r0
 801c7be:	4618      	mov	r0, r3
 801c7c0:	f04f 013f 	mov.w	r1, #63	; 0x3f
 801c7c4:	f04f 0200 	mov.w	r2, #0
 801c7c8:	f7ff ffb8 	bl	801c73c <NVIC_EncodePriority>
 801c7cc:	4603      	mov	r3, r0
 801c7ce:	f04f 0000 	mov.w	r0, #0
 801c7d2:	4619      	mov	r1, r3
 801c7d4:	f7ff ff84 	bl	801c6e0 <NVIC_SetPriority>
  /* Enable Interrupt */
  NVIC_EnableIRQ((IRQn_Type)0); 
 801c7d8:	f04f 0000 	mov.w	r0, #0
 801c7dc:	f7ff ff64 	bl	801c6a8 <NVIC_EnableIRQ>
 
  DBG002_FUNCTION_EXIT(APP_GID,NVIC_SCU001_FUNC_EXIT);
}
 801c7e0:	bd80      	pop	{r7, pc}
 801c7e2:	bf00      	nop

0801c7e4 <NVIC_SCU001_RegisterCallback>:
(
  NVIC_SCU001_InterruptType IntID,
  NVIC_SCU001_CallbackType userFunction,
  uint32_t CbArgs
 )
{
 801c7e4:	b480      	push	{r7}
 801c7e6:	b087      	sub	sp, #28
 801c7e8:	af00      	add	r7, sp, #0
 801c7ea:	4603      	mov	r3, r0
 801c7ec:	60b9      	str	r1, [r7, #8]
 801c7ee:	607a      	str	r2, [r7, #4]
 801c7f0:	73fb      	strb	r3, [r7, #15]
  /*<<<DD_NVIC_SCU001_API_2>>>*/
  NVIC_SCU001_HandleType* Handle = &NVIC_SCU001_Handle0;
 801c7f2:	f640 73ac 	movw	r3, #4012	; 0xfac
 801c7f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801c7fa:	617b      	str	r3, [r7, #20]
  DBG002_FUNCTION_ENTRY(APP_GID,NVIC_SCU001_FUNC_ENTRY);
  Handle->SCU[IntID].CbListener = userFunction;
 801c7fc:	7bfa      	ldrb	r2, [r7, #15]
 801c7fe:	697b      	ldr	r3, [r7, #20]
 801c800:	68b9      	ldr	r1, [r7, #8]
 801c802:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
  Handle->SCU[IntID].CbArg = CbArgs;
 801c806:	7bfb      	ldrb	r3, [r7, #15]
 801c808:	697a      	ldr	r2, [r7, #20]
 801c80a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801c80e:	18d3      	adds	r3, r2, r3
 801c810:	687a      	ldr	r2, [r7, #4]
 801c812:	605a      	str	r2, [r3, #4]
   DBG002_FUNCTION_EXIT(APP_GID,NVIC_SCU001_FUNC_EXIT);
}
 801c814:	f107 071c 	add.w	r7, r7, #28
 801c818:	46bd      	mov	sp, r7
 801c81a:	bc80      	pop	{r7}
 801c81c:	4770      	bx	lr
 801c81e:	bf00      	nop

0801c820 <SCU_0_IRQHandler>:

/*  SCU Interrupt Handler.
 * 
 */
void SCU_0_IRQHandler(void)
{
 801c820:	b580      	push	{r7, lr}
 801c822:	b084      	sub	sp, #16
 801c824:	af00      	add	r7, sp, #0
  NVIC_SCU001_CallbackType UserCallback;
  NVIC_SCU001_HandleType* Handle = &NVIC_SCU001_Handle0;
 801c826:	f640 73ac 	movw	r3, #4012	; 0xfac
 801c82a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801c82e:	60fb      	str	r3, [r7, #12]
  uint32_t callbackArg = 0;
 801c830:	f04f 0300 	mov.w	r3, #0
 801c834:	60bb      	str	r3, [r7, #8]
  uint32_t IrqActive= 0;
 801c836:	f04f 0300 	mov.w	r3, #0
 801c83a:	607b      	str	r3, [r7, #4]
  /* read the interrupt status Register */
  IrqActive = SCU_INTERRUPT->SRSTAT;
 801c83c:	f244 0374 	movw	r3, #16500	; 0x4074
 801c840:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801c844:	681b      	ldr	r3, [r3, #0]
 801c846:	607b      	str	r3, [r7, #4]
  
  
  /* WDT pre-warning Interrupt */
  if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_PRWARN_Msk, SCU_INTERRUPT_SRSTAT_PRWARN_Pos))
 801c848:	687b      	ldr	r3, [r7, #4]
 801c84a:	f003 0301 	and.w	r3, r3, #1
 801c84e:	2b00      	cmp	r3, #0
 801c850:	d019      	beq.n	801c886 <SCU_0_IRQHandler+0x66>
  {
    /* run the listener function */
    if(Handle->SCU[NVIC_SCU001_PRWARN].CbListener != NULL)
 801c852:	68fb      	ldr	r3, [r7, #12]
 801c854:	681b      	ldr	r3, [r3, #0]
 801c856:	2b00      	cmp	r3, #0
 801c858:	d008      	beq.n	801c86c <SCU_0_IRQHandler+0x4c>
    {
      UserCallback = Handle->SCU[NVIC_SCU001_PRWARN].CbListener;
 801c85a:	68fb      	ldr	r3, [r7, #12]
 801c85c:	681b      	ldr	r3, [r3, #0]
 801c85e:	603b      	str	r3, [r7, #0]
      callbackArg = Handle->SCU[NVIC_SCU001_PRWARN].CbArg;
 801c860:	68fb      	ldr	r3, [r7, #12]
 801c862:	685b      	ldr	r3, [r3, #4]
 801c864:	60bb      	str	r3, [r7, #8]
      UserCallback(callbackArg);
 801c866:	683b      	ldr	r3, [r7, #0]
 801c868:	68b8      	ldr	r0, [r7, #8]
 801c86a:	4798      	blx	r3
    }
    /* clear the interrupt */
    SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_PRWARN_Msk;
 801c86c:	f244 0374 	movw	r3, #16500	; 0x4074
 801c870:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801c874:	f244 0274 	movw	r2, #16500	; 0x4074
 801c878:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801c87c:	68d2      	ldr	r2, [r2, #12]
 801c87e:	f042 0201 	orr.w	r2, r2, #1
 801c882:	60da      	str	r2, [r3, #12]
 801c884:	e211      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
  }
  /* RTC Periodic Interrupt */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_PI_Msk, SCU_INTERRUPT_SRSTAT_PI_Pos))
 801c886:	687b      	ldr	r3, [r7, #4]
 801c888:	f003 0302 	and.w	r3, r3, #2
 801c88c:	ea4f 0353 	mov.w	r3, r3, lsr #1
 801c890:	2b00      	cmp	r3, #0
 801c892:	d019      	beq.n	801c8c8 <SCU_0_IRQHandler+0xa8>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_PI].CbListener != NULL)
 801c894:	68fb      	ldr	r3, [r7, #12]
 801c896:	689b      	ldr	r3, [r3, #8]
 801c898:	2b00      	cmp	r3, #0
 801c89a:	d008      	beq.n	801c8ae <SCU_0_IRQHandler+0x8e>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_PI].CbListener;
 801c89c:	68fb      	ldr	r3, [r7, #12]
 801c89e:	689b      	ldr	r3, [r3, #8]
 801c8a0:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_PI].CbArg;
 801c8a2:	68fb      	ldr	r3, [r7, #12]
 801c8a4:	68db      	ldr	r3, [r3, #12]
 801c8a6:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801c8a8:	683b      	ldr	r3, [r7, #0]
 801c8aa:	68b8      	ldr	r0, [r7, #8]
 801c8ac:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_PI_Msk;
 801c8ae:	f244 0374 	movw	r3, #16500	; 0x4074
 801c8b2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801c8b6:	f244 0274 	movw	r2, #16500	; 0x4074
 801c8ba:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801c8be:	68d2      	ldr	r2, [r2, #12]
 801c8c0:	f042 0202 	orr.w	r2, r2, #2
 801c8c4:	60da      	str	r2, [r3, #12]
 801c8c6:	e1f0      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
  }
  /* RTC Alarm Interrupt  */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_AI_Msk, SCU_INTERRUPT_SRSTAT_AI_Pos))
 801c8c8:	687b      	ldr	r3, [r7, #4]
 801c8ca:	f003 0304 	and.w	r3, r3, #4
 801c8ce:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801c8d2:	2b00      	cmp	r3, #0
 801c8d4:	d019      	beq.n	801c90a <SCU_0_IRQHandler+0xea>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_AI].CbListener != NULL)
 801c8d6:	68fb      	ldr	r3, [r7, #12]
 801c8d8:	691b      	ldr	r3, [r3, #16]
 801c8da:	2b00      	cmp	r3, #0
 801c8dc:	d008      	beq.n	801c8f0 <SCU_0_IRQHandler+0xd0>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_AI].CbListener;
 801c8de:	68fb      	ldr	r3, [r7, #12]
 801c8e0:	691b      	ldr	r3, [r3, #16]
 801c8e2:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_AI].CbArg;
 801c8e4:	68fb      	ldr	r3, [r7, #12]
 801c8e6:	695b      	ldr	r3, [r3, #20]
 801c8e8:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801c8ea:	683b      	ldr	r3, [r7, #0]
 801c8ec:	68b8      	ldr	r0, [r7, #8]
 801c8ee:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_AI_Msk;
 801c8f0:	f244 0374 	movw	r3, #16500	; 0x4074
 801c8f4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801c8f8:	f244 0274 	movw	r2, #16500	; 0x4074
 801c8fc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801c900:	68d2      	ldr	r2, [r2, #12]
 801c902:	f042 0204 	orr.w	r2, r2, #4
 801c906:	60da      	str	r2, [r3, #12]
 801c908:	e1cf      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
  }
  /* DLR Request Overrun Interrupt  */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_DLROVR_Msk, SCU_INTERRUPT_SRSTAT_DLROVR_Pos))
 801c90a:	687b      	ldr	r3, [r7, #4]
 801c90c:	f003 0308 	and.w	r3, r3, #8
 801c910:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801c914:	2b00      	cmp	r3, #0
 801c916:	d019      	beq.n	801c94c <SCU_0_IRQHandler+0x12c>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_DLROVR].CbListener != NULL)
 801c918:	68fb      	ldr	r3, [r7, #12]
 801c91a:	699b      	ldr	r3, [r3, #24]
 801c91c:	2b00      	cmp	r3, #0
 801c91e:	d008      	beq.n	801c932 <SCU_0_IRQHandler+0x112>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_DLROVR].CbListener;
 801c920:	68fb      	ldr	r3, [r7, #12]
 801c922:	699b      	ldr	r3, [r3, #24]
 801c924:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_DLROVR].CbArg;
 801c926:	68fb      	ldr	r3, [r7, #12]
 801c928:	69db      	ldr	r3, [r3, #28]
 801c92a:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801c92c:	683b      	ldr	r3, [r7, #0]
 801c92e:	68b8      	ldr	r0, [r7, #8]
 801c930:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_DLROVR_Msk;
 801c932:	f244 0374 	movw	r3, #16500	; 0x4074
 801c936:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801c93a:	f244 0274 	movw	r2, #16500	; 0x4074
 801c93e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801c942:	68d2      	ldr	r2, [r2, #12]
 801c944:	f042 0208 	orr.w	r2, r2, #8
 801c948:	60da      	str	r2, [r3, #12]
 801c94a:	e1ae      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
  }
  /* HDSTAT Mirror Register Update Status  */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDSTAT_Msk, SCU_INTERRUPT_SRSTAT_HDSTAT_Pos))
 801c94c:	687b      	ldr	r3, [r7, #4]
 801c94e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801c952:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801c956:	2b00      	cmp	r3, #0
 801c958:	d019      	beq.n	801c98e <SCU_0_IRQHandler+0x16e>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_HDSTAT].CbListener != NULL)
 801c95a:	68fb      	ldr	r3, [r7, #12]
 801c95c:	6a1b      	ldr	r3, [r3, #32]
 801c95e:	2b00      	cmp	r3, #0
 801c960:	d008      	beq.n	801c974 <SCU_0_IRQHandler+0x154>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_HDSTAT].CbListener;
 801c962:	68fb      	ldr	r3, [r7, #12]
 801c964:	6a1b      	ldr	r3, [r3, #32]
 801c966:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_HDSTAT].CbArg;
 801c968:	68fb      	ldr	r3, [r7, #12]
 801c96a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c96c:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801c96e:	683b      	ldr	r3, [r7, #0]
 801c970:	68b8      	ldr	r0, [r7, #8]
 801c972:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDSTAT_Msk;
 801c974:	f244 0374 	movw	r3, #16500	; 0x4074
 801c978:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801c97c:	f244 0274 	movw	r2, #16500	; 0x4074
 801c980:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801c984:	68d2      	ldr	r2, [r2, #12]
 801c986:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 801c98a:	60da      	str	r2, [r3, #12]
 801c98c:	e18d      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
  }
  /* HDCLR Mirror Register Update  */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDCLR_Msk, SCU_INTERRUPT_SRSTAT_HDCLR_Pos))
 801c98e:	687b      	ldr	r3, [r7, #4]
 801c990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801c994:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801c998:	2b00      	cmp	r3, #0
 801c99a:	d019      	beq.n	801c9d0 <SCU_0_IRQHandler+0x1b0>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_HDCLR].CbListener != NULL)
 801c99c:	68fb      	ldr	r3, [r7, #12]
 801c99e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801c9a0:	2b00      	cmp	r3, #0
 801c9a2:	d008      	beq.n	801c9b6 <SCU_0_IRQHandler+0x196>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_HDCLR].CbListener;
 801c9a4:	68fb      	ldr	r3, [r7, #12]
 801c9a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801c9a8:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_HDCLR].CbArg;
 801c9aa:	68fb      	ldr	r3, [r7, #12]
 801c9ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801c9ae:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801c9b0:	683b      	ldr	r3, [r7, #0]
 801c9b2:	68b8      	ldr	r0, [r7, #8]
 801c9b4:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDCLR_Msk;
 801c9b6:	f244 0374 	movw	r3, #16500	; 0x4074
 801c9ba:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801c9be:	f244 0274 	movw	r2, #16500	; 0x4074
 801c9c2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801c9c6:	68d2      	ldr	r2, [r2, #12]
 801c9c8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 801c9cc:	60da      	str	r2, [r3, #12]
 801c9ce:	e16c      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
	
  }
  /* HDSET Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDSET_Msk, SCU_INTERRUPT_SRSTAT_HDSET_Pos))
 801c9d0:	687b      	ldr	r3, [r7, #4]
 801c9d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801c9d6:	ea4f 4393 	mov.w	r3, r3, lsr #18
 801c9da:	2b00      	cmp	r3, #0
 801c9dc:	d019      	beq.n	801ca12 <SCU_0_IRQHandler+0x1f2>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_HDSET].CbListener != NULL)
 801c9de:	68fb      	ldr	r3, [r7, #12]
 801c9e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801c9e2:	2b00      	cmp	r3, #0
 801c9e4:	d008      	beq.n	801c9f8 <SCU_0_IRQHandler+0x1d8>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_HDSET].CbListener;
 801c9e6:	68fb      	ldr	r3, [r7, #12]
 801c9e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801c9ea:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_HDSET].CbArg;
 801c9ec:	68fb      	ldr	r3, [r7, #12]
 801c9ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801c9f0:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801c9f2:	683b      	ldr	r3, [r7, #0]
 801c9f4:	68b8      	ldr	r0, [r7, #8]
 801c9f6:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDSET_Msk;
 801c9f8:	f244 0374 	movw	r3, #16500	; 0x4074
 801c9fc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ca00:	f244 0274 	movw	r2, #16500	; 0x4074
 801ca04:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ca08:	68d2      	ldr	r2, [r2, #12]
 801ca0a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 801ca0e:	60da      	str	r2, [r3, #12]
 801ca10:	e14b      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
	
  } 
  /* HDCR Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDCR_Msk, SCU_INTERRUPT_SRSTAT_HDCR_Pos))
 801ca12:	687b      	ldr	r3, [r7, #4]
 801ca14:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801ca18:	ea4f 43d3 	mov.w	r3, r3, lsr #19
 801ca1c:	2b00      	cmp	r3, #0
 801ca1e:	d019      	beq.n	801ca54 <SCU_0_IRQHandler+0x234>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_HDCR].CbListener != NULL)
 801ca20:	68fb      	ldr	r3, [r7, #12]
 801ca22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801ca24:	2b00      	cmp	r3, #0
 801ca26:	d008      	beq.n	801ca3a <SCU_0_IRQHandler+0x21a>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_HDCR].CbListener;
 801ca28:	68fb      	ldr	r3, [r7, #12]
 801ca2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801ca2c:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_HDCR].CbArg;
 801ca2e:	68fb      	ldr	r3, [r7, #12]
 801ca30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801ca32:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801ca34:	683b      	ldr	r3, [r7, #0]
 801ca36:	68b8      	ldr	r0, [r7, #8]
 801ca38:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDCR_Msk;
 801ca3a:	f244 0374 	movw	r3, #16500	; 0x4074
 801ca3e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ca42:	f244 0274 	movw	r2, #16500	; 0x4074
 801ca46:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ca4a:	68d2      	ldr	r2, [r2, #12]
 801ca4c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 801ca50:	60da      	str	r2, [r3, #12]
 801ca52:	e12a      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
	
  }
  /* OSCSICTRL Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_OSCSICTRL_Msk, SCU_INTERRUPT_SRSTAT_OSCSICTRL_Pos))
 801ca54:	687b      	ldr	r3, [r7, #4]
 801ca56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801ca5a:	ea4f 5353 	mov.w	r3, r3, lsr #21
 801ca5e:	2b00      	cmp	r3, #0
 801ca60:	d019      	beq.n	801ca96 <SCU_0_IRQHandler+0x276>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_OSCSICTRL].CbListener != NULL)
 801ca62:	68fb      	ldr	r3, [r7, #12]
 801ca64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ca66:	2b00      	cmp	r3, #0
 801ca68:	d008      	beq.n	801ca7c <SCU_0_IRQHandler+0x25c>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_OSCSICTRL].CbListener;
 801ca6a:	68fb      	ldr	r3, [r7, #12]
 801ca6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ca6e:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_OSCSICTRL].CbArg;
 801ca70:	68fb      	ldr	r3, [r7, #12]
 801ca72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ca74:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801ca76:	683b      	ldr	r3, [r7, #0]
 801ca78:	68b8      	ldr	r0, [r7, #8]
 801ca7a:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_OSCSICTRL_Msk;
 801ca7c:	f244 0374 	movw	r3, #16500	; 0x4074
 801ca80:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ca84:	f244 0274 	movw	r2, #16500	; 0x4074
 801ca88:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ca8c:	68d2      	ldr	r2, [r2, #12]
 801ca8e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 801ca92:	60da      	str	r2, [r3, #12]
 801ca94:	e109      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
	
  } 
  /* OSCULSTAT Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_OSCULSTAT_Msk, SCU_INTERRUPT_SRSTAT_OSCULSTAT_Pos))
 801ca96:	687b      	ldr	r3, [r7, #4]
 801ca98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801ca9c:	ea4f 5393 	mov.w	r3, r3, lsr #22
 801caa0:	2b00      	cmp	r3, #0
 801caa2:	d019      	beq.n	801cad8 <SCU_0_IRQHandler+0x2b8>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_OSCULSTAT].CbListener != NULL)
 801caa4:	68fb      	ldr	r3, [r7, #12]
 801caa6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801caa8:	2b00      	cmp	r3, #0
 801caaa:	d008      	beq.n	801cabe <SCU_0_IRQHandler+0x29e>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_OSCULSTAT].CbListener;
 801caac:	68fb      	ldr	r3, [r7, #12]
 801caae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801cab0:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_OSCULSTAT].CbArg;
 801cab2:	68fb      	ldr	r3, [r7, #12]
 801cab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801cab6:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801cab8:	683b      	ldr	r3, [r7, #0]
 801caba:	68b8      	ldr	r0, [r7, #8]
 801cabc:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_OSCULSTAT_Msk;
 801cabe:	f244 0374 	movw	r3, #16500	; 0x4074
 801cac2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801cac6:	f244 0274 	movw	r2, #16500	; 0x4074
 801caca:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801cace:	68d2      	ldr	r2, [r2, #12]
 801cad0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 801cad4:	60da      	str	r2, [r3, #12]
 801cad6:	e0e8      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
	
  }
  /* OSCULCTRL Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_OSCULCTRL_Msk, SCU_INTERRUPT_SRSTAT_OSCULCTRL_Pos))
 801cad8:	687b      	ldr	r3, [r7, #4]
 801cada:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801cade:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 801cae2:	2b00      	cmp	r3, #0
 801cae4:	d019      	beq.n	801cb1a <SCU_0_IRQHandler+0x2fa>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_OSCULCTRL].CbListener != NULL)
 801cae6:	68fb      	ldr	r3, [r7, #12]
 801cae8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801caea:	2b00      	cmp	r3, #0
 801caec:	d008      	beq.n	801cb00 <SCU_0_IRQHandler+0x2e0>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_OSCULCTRL].CbListener;
 801caee:	68fb      	ldr	r3, [r7, #12]
 801caf0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801caf2:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_OSCULCTRL].CbArg;
 801caf4:	68fb      	ldr	r3, [r7, #12]
 801caf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801caf8:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801cafa:	683b      	ldr	r3, [r7, #0]
 801cafc:	68b8      	ldr	r0, [r7, #8]
 801cafe:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_OSCULCTRL_Msk;
 801cb00:	f244 0374 	movw	r3, #16500	; 0x4074
 801cb04:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801cb08:	f244 0274 	movw	r2, #16500	; 0x4074
 801cb0c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801cb10:	68d2      	ldr	r2, [r2, #12]
 801cb12:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 801cb16:	60da      	str	r2, [r3, #12]
 801cb18:	e0c7      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
	
  } 
  /* RTC_CTR Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_CTR_Msk, SCU_INTERRUPT_SRSTAT_RTC_CTR_Pos))
 801cb1a:	687b      	ldr	r3, [r7, #4]
 801cb1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801cb20:	ea4f 6313 	mov.w	r3, r3, lsr #24
 801cb24:	2b00      	cmp	r3, #0
 801cb26:	d019      	beq.n	801cb5c <SCU_0_IRQHandler+0x33c>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_CTR].CbListener != NULL)
 801cb28:	68fb      	ldr	r3, [r7, #12]
 801cb2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801cb2c:	2b00      	cmp	r3, #0
 801cb2e:	d008      	beq.n	801cb42 <SCU_0_IRQHandler+0x322>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_CTR].CbListener;
 801cb30:	68fb      	ldr	r3, [r7, #12]
 801cb32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801cb34:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_CTR].CbArg;
 801cb36:	68fb      	ldr	r3, [r7, #12]
 801cb38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801cb3a:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801cb3c:	683b      	ldr	r3, [r7, #0]
 801cb3e:	68b8      	ldr	r0, [r7, #8]
 801cb40:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_CTR_Msk;
 801cb42:	f244 0374 	movw	r3, #16500	; 0x4074
 801cb46:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801cb4a:	f244 0274 	movw	r2, #16500	; 0x4074
 801cb4e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801cb52:	68d2      	ldr	r2, [r2, #12]
 801cb54:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 801cb58:	60da      	str	r2, [r3, #12]
 801cb5a:	e0a6      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
	
  } 
  /* RTC_ATIM0 Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Msk, SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Pos))
 801cb5c:	687b      	ldr	r3, [r7, #4]
 801cb5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801cb62:	ea4f 6353 	mov.w	r3, r3, lsr #25
 801cb66:	2b00      	cmp	r3, #0
 801cb68:	d019      	beq.n	801cb9e <SCU_0_IRQHandler+0x37e>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_ATIM0].CbListener != NULL)
 801cb6a:	68fb      	ldr	r3, [r7, #12]
 801cb6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801cb6e:	2b00      	cmp	r3, #0
 801cb70:	d008      	beq.n	801cb84 <SCU_0_IRQHandler+0x364>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_ATIM0].CbListener;
 801cb72:	68fb      	ldr	r3, [r7, #12]
 801cb74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801cb76:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_ATIM0].CbArg;
 801cb78:	68fb      	ldr	r3, [r7, #12]
 801cb7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801cb7c:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801cb7e:	683b      	ldr	r3, [r7, #0]
 801cb80:	68b8      	ldr	r0, [r7, #8]
 801cb82:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk;
 801cb84:	f244 0374 	movw	r3, #16500	; 0x4074
 801cb88:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801cb8c:	f244 0274 	movw	r2, #16500	; 0x4074
 801cb90:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801cb94:	68d2      	ldr	r2, [r2, #12]
 801cb96:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 801cb9a:	60da      	str	r2, [r3, #12]
 801cb9c:	e085      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
	
  }
  /* RTC_ATIM1 Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Msk, SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Pos))
 801cb9e:	687b      	ldr	r3, [r7, #4]
 801cba0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801cba4:	ea4f 6393 	mov.w	r3, r3, lsr #26
 801cba8:	2b00      	cmp	r3, #0
 801cbaa:	d019      	beq.n	801cbe0 <SCU_0_IRQHandler+0x3c0>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_ATIM1].CbListener != NULL)
 801cbac:	68fb      	ldr	r3, [r7, #12]
 801cbae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801cbb0:	2b00      	cmp	r3, #0
 801cbb2:	d008      	beq.n	801cbc6 <SCU_0_IRQHandler+0x3a6>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_ATIM1].CbListener;
 801cbb4:	68fb      	ldr	r3, [r7, #12]
 801cbb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801cbb8:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_ATIM1].CbArg;
 801cbba:	68fb      	ldr	r3, [r7, #12]
 801cbbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801cbbe:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801cbc0:	683b      	ldr	r3, [r7, #0]
 801cbc2:	68b8      	ldr	r0, [r7, #8]
 801cbc4:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk;
 801cbc6:	f244 0374 	movw	r3, #16500	; 0x4074
 801cbca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801cbce:	f244 0274 	movw	r2, #16500	; 0x4074
 801cbd2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801cbd6:	68d2      	ldr	r2, [r2, #12]
 801cbd8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 801cbdc:	60da      	str	r2, [r3, #12]
 801cbde:	e064      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
	
  }
  /* RTC_TIM0 Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_TIM0_Msk, SCU_INTERRUPT_SRSTAT_RTC_TIM0_Pos))
 801cbe0:	687b      	ldr	r3, [r7, #4]
 801cbe2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801cbe6:	ea4f 63d3 	mov.w	r3, r3, lsr #27
 801cbea:	2b00      	cmp	r3, #0
 801cbec:	d019      	beq.n	801cc22 <SCU_0_IRQHandler+0x402>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_TIM0].CbListener != NULL)
 801cbee:	68fb      	ldr	r3, [r7, #12]
 801cbf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801cbf2:	2b00      	cmp	r3, #0
 801cbf4:	d008      	beq.n	801cc08 <SCU_0_IRQHandler+0x3e8>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_TIM0].CbListener;
 801cbf6:	68fb      	ldr	r3, [r7, #12]
 801cbf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801cbfa:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_TIM0].CbArg;
 801cbfc:	68fb      	ldr	r3, [r7, #12]
 801cbfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801cc00:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801cc02:	683b      	ldr	r3, [r7, #0]
 801cc04:	68b8      	ldr	r0, [r7, #8]
 801cc06:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk;
 801cc08:	f244 0374 	movw	r3, #16500	; 0x4074
 801cc0c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801cc10:	f244 0274 	movw	r2, #16500	; 0x4074
 801cc14:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801cc18:	68d2      	ldr	r2, [r2, #12]
 801cc1a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 801cc1e:	60da      	str	r2, [r3, #12]
 801cc20:	e043      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
	
  }
  /* RTC_TIM1 Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_TIM1_Msk, SCU_INTERRUPT_SRSTAT_RTC_TIM1_Pos))
 801cc22:	687b      	ldr	r3, [r7, #4]
 801cc24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801cc28:	ea4f 7313 	mov.w	r3, r3, lsr #28
 801cc2c:	2b00      	cmp	r3, #0
 801cc2e:	d019      	beq.n	801cc64 <SCU_0_IRQHandler+0x444>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_TIM1].CbListener != NULL)
 801cc30:	68fb      	ldr	r3, [r7, #12]
 801cc32:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801cc34:	2b00      	cmp	r3, #0
 801cc36:	d008      	beq.n	801cc4a <SCU_0_IRQHandler+0x42a>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_TIM1].CbListener;
 801cc38:	68fb      	ldr	r3, [r7, #12]
 801cc3a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801cc3c:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_TIM1].CbArg;
 801cc3e:	68fb      	ldr	r3, [r7, #12]
 801cc40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801cc42:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801cc44:	683b      	ldr	r3, [r7, #0]
 801cc46:	68b8      	ldr	r0, [r7, #8]
 801cc48:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk;
 801cc4a:	f244 0374 	movw	r3, #16500	; 0x4074
 801cc4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801cc52:	f244 0274 	movw	r2, #16500	; 0x4074
 801cc56:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801cc5a:	68d2      	ldr	r2, [r2, #12]
 801cc5c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 801cc60:	60da      	str	r2, [r3, #12]
 801cc62:	e022      	b.n	801ccaa <SCU_0_IRQHandler+0x48a>
	
  }
  /* Retention Memory Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RMX_Msk, SCU_INTERRUPT_SRSTAT_RMX_Pos))
 801cc64:	687b      	ldr	r3, [r7, #4]
 801cc66:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801cc6a:	ea4f 7353 	mov.w	r3, r3, lsr #29
 801cc6e:	2b00      	cmp	r3, #0
 801cc70:	d01b      	beq.n	801ccaa <SCU_0_IRQHandler+0x48a>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RMX].CbListener != NULL)
 801cc72:	68fb      	ldr	r3, [r7, #12]
 801cc74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801cc78:	2b00      	cmp	r3, #0
 801cc7a:	d00a      	beq.n	801cc92 <SCU_0_IRQHandler+0x472>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RMX].CbListener;
 801cc7c:	68fb      	ldr	r3, [r7, #12]
 801cc7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801cc82:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RMX].CbArg;
 801cc84:	68fb      	ldr	r3, [r7, #12]
 801cc86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801cc8a:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801cc8c:	683b      	ldr	r3, [r7, #0]
 801cc8e:	68b8      	ldr	r0, [r7, #8]
 801cc90:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RMX_Msk;
 801cc92:	f244 0374 	movw	r3, #16500	; 0x4074
 801cc96:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801cc9a:	f244 0274 	movw	r2, #16500	; 0x4074
 801cc9e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801cca2:	68d2      	ldr	r2, [r2, #12]
 801cca4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 801cca8:	60da      	str	r2, [r3, #12]
     * properly or this function is being called unnecessarily.
     */
  }
  
  
}
 801ccaa:	f107 0710 	add.w	r7, r7, #16
 801ccae:	46bd      	mov	sp, r7
 801ccb0:	bd80      	pop	{r7, pc}
 801ccb2:	bf00      	nop

0801ccb4 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 801ccb4:	b480      	push	{r7}
 801ccb6:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 801ccb8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801ccbc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801ccc0:	68db      	ldr	r3, [r3, #12]
 801ccc2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801ccc6:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 801ccca:	4618      	mov	r0, r3
 801cccc:	46bd      	mov	sp, r7
 801ccce:	bc80      	pop	{r7}
 801ccd0:	4770      	bx	lr
 801ccd2:	bf00      	nop

0801ccd4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801ccd4:	b480      	push	{r7}
 801ccd6:	b083      	sub	sp, #12
 801ccd8:	af00      	add	r7, sp, #0
 801ccda:	4603      	mov	r3, r0
 801ccdc:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 801ccde:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801cce2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801cce6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801ccea:	ea4f 1252 	mov.w	r2, r2, lsr #5
 801ccee:	79f9      	ldrb	r1, [r7, #7]
 801ccf0:	f001 011f 	and.w	r1, r1, #31
 801ccf4:	f04f 0001 	mov.w	r0, #1
 801ccf8:	fa00 f101 	lsl.w	r1, r0, r1
 801ccfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 801cd00:	f107 070c 	add.w	r7, r7, #12
 801cd04:	46bd      	mov	sp, r7
 801cd06:	bc80      	pop	{r7}
 801cd08:	4770      	bx	lr
 801cd0a:	bf00      	nop

0801cd0c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 801cd0c:	b480      	push	{r7}
 801cd0e:	b083      	sub	sp, #12
 801cd10:	af00      	add	r7, sp, #0
 801cd12:	4603      	mov	r3, r0
 801cd14:	6039      	str	r1, [r7, #0]
 801cd16:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 801cd18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801cd1c:	2b00      	cmp	r3, #0
 801cd1e:	da10      	bge.n	801cd42 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 801cd20:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801cd24:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801cd28:	79fa      	ldrb	r2, [r7, #7]
 801cd2a:	f002 020f 	and.w	r2, r2, #15
 801cd2e:	f1a2 0104 	sub.w	r1, r2, #4
 801cd32:	683a      	ldr	r2, [r7, #0]
 801cd34:	b2d2      	uxtb	r2, r2
 801cd36:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801cd3a:	b2d2      	uxtb	r2, r2
 801cd3c:	185b      	adds	r3, r3, r1
 801cd3e:	761a      	strb	r2, [r3, #24]
 801cd40:	e00d      	b.n	801cd5e <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 801cd42:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801cd46:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801cd4a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801cd4e:	683a      	ldr	r2, [r7, #0]
 801cd50:	b2d2      	uxtb	r2, r2
 801cd52:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801cd56:	b2d2      	uxtb	r2, r2
 801cd58:	185b      	adds	r3, r3, r1
 801cd5a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801cd5e:	f107 070c 	add.w	r7, r7, #12
 801cd62:	46bd      	mov	sp, r7
 801cd64:	bc80      	pop	{r7}
 801cd66:	4770      	bx	lr

0801cd68 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801cd68:	b480      	push	{r7}
 801cd6a:	b089      	sub	sp, #36	; 0x24
 801cd6c:	af00      	add	r7, sp, #0
 801cd6e:	60f8      	str	r0, [r7, #12]
 801cd70:	60b9      	str	r1, [r7, #8]
 801cd72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 801cd74:	68fb      	ldr	r3, [r7, #12]
 801cd76:	f003 0307 	and.w	r3, r3, #7
 801cd7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 801cd7c:	69fb      	ldr	r3, [r7, #28]
 801cd7e:	f1c3 0307 	rsb	r3, r3, #7
 801cd82:	2b06      	cmp	r3, #6
 801cd84:	bf28      	it	cs
 801cd86:	2306      	movcs	r3, #6
 801cd88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 801cd8a:	69fb      	ldr	r3, [r7, #28]
 801cd8c:	f103 0306 	add.w	r3, r3, #6
 801cd90:	2b06      	cmp	r3, #6
 801cd92:	d903      	bls.n	801cd9c <NVIC_EncodePriority+0x34>
 801cd94:	69fb      	ldr	r3, [r7, #28]
 801cd96:	f103 33ff 	add.w	r3, r3, #4294967295
 801cd9a:	e001      	b.n	801cda0 <NVIC_EncodePriority+0x38>
 801cd9c:	f04f 0300 	mov.w	r3, #0
 801cda0:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 801cda2:	69bb      	ldr	r3, [r7, #24]
 801cda4:	f04f 0201 	mov.w	r2, #1
 801cda8:	fa02 f303 	lsl.w	r3, r2, r3
 801cdac:	f103 33ff 	add.w	r3, r3, #4294967295
 801cdb0:	461a      	mov	r2, r3
 801cdb2:	68bb      	ldr	r3, [r7, #8]
 801cdb4:	401a      	ands	r2, r3
 801cdb6:	697b      	ldr	r3, [r7, #20]
 801cdb8:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 801cdbc:	697b      	ldr	r3, [r7, #20]
 801cdbe:	f04f 0101 	mov.w	r1, #1
 801cdc2:	fa01 f303 	lsl.w	r3, r1, r3
 801cdc6:	f103 33ff 	add.w	r3, r3, #4294967295
 801cdca:	4619      	mov	r1, r3
 801cdcc:	687b      	ldr	r3, [r7, #4]
 801cdce:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 801cdd0:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 801cdd2:	4618      	mov	r0, r3
 801cdd4:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801cdd8:	46bd      	mov	sp, r7
 801cdda:	bc80      	pop	{r7}
 801cddc:	4770      	bx	lr
 801cdde:	bf00      	nop

0801cde0 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 801cde0:	b580      	push	{r7, lr}
 801cde2:	b082      	sub	sp, #8
 801cde4:	af00      	add	r7, sp, #0
 801cde6:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 801cde8:	687b      	ldr	r3, [r7, #4]
 801cdea:	781b      	ldrb	r3, [r3, #0]
 801cdec:	b2db      	uxtb	r3, r3
 801cdee:	b25b      	sxtb	r3, r3
 801cdf0:	4618      	mov	r0, r3
 801cdf2:	f7ff ff6f 	bl	801ccd4 <NVIC_EnableIRQ>
}
 801cdf6:	f107 0708 	add.w	r7, r7, #8
 801cdfa:	46bd      	mov	sp, r7
 801cdfc:	bd80      	pop	{r7, pc}
 801cdfe:	bf00      	nop

0801ce00 <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
 801ce00:	b580      	push	{r7, lr}
 801ce02:	b082      	sub	sp, #8
 801ce04:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 801ce06:	f04f 0300 	mov.w	r3, #0
 801ce0a:	607b      	str	r3, [r7, #4]
 801ce0c:	e00d      	b.n	801ce2a <NVIC002_Init+0x2a>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
 801ce0e:	f240 138c 	movw	r3, #396	; 0x18c
 801ce12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ce16:	687a      	ldr	r2, [r7, #4]
 801ce18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ce1c:	4618      	mov	r0, r3
 801ce1e:	f000 f80b 	bl	801ce38 <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 801ce22:	687b      	ldr	r3, [r7, #4]
 801ce24:	f103 0301 	add.w	r3, r3, #1
 801ce28:	607b      	str	r3, [r7, #4]
 801ce2a:	687b      	ldr	r3, [r7, #4]
 801ce2c:	2b05      	cmp	r3, #5
 801ce2e:	d9ee      	bls.n	801ce0e <NVIC002_Init+0xe>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
 801ce30:	f107 0708 	add.w	r7, r7, #8
 801ce34:	46bd      	mov	sp, r7
 801ce36:	bd80      	pop	{r7, pc}

0801ce38 <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
 801ce38:	b590      	push	{r4, r7, lr}
 801ce3a:	b083      	sub	sp, #12
 801ce3c:	af00      	add	r7, sp, #0
 801ce3e:	6078      	str	r0, [r7, #4]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 801ce40:	687b      	ldr	r3, [r7, #4]
 801ce42:	781b      	ldrb	r3, [r3, #0]
 801ce44:	b2dc      	uxtb	r4, r3
 801ce46:	f7ff ff35 	bl	801ccb4 <NVIC_GetPriorityGrouping>
 801ce4a:	4601      	mov	r1, r0
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
 801ce4c:	687b      	ldr	r3, [r7, #4]
 801ce4e:	785b      	ldrb	r3, [r3, #1]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 801ce50:	461a      	mov	r2, r3
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
 801ce52:	687b      	ldr	r3, [r7, #4]
 801ce54:	789b      	ldrb	r3, [r3, #2]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 801ce56:	4608      	mov	r0, r1
 801ce58:	4611      	mov	r1, r2
 801ce5a:	461a      	mov	r2, r3
 801ce5c:	f7ff ff84 	bl	801cd68 <NVIC_EncodePriority>
 801ce60:	4603      	mov	r3, r0
 801ce62:	b262      	sxtb	r2, r4
 801ce64:	4610      	mov	r0, r2
 801ce66:	4619      	mov	r1, r3
 801ce68:	f7ff ff50 	bl	801cd0c <NVIC_SetPriority>
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
 801ce6c:	687b      	ldr	r3, [r7, #4]
 801ce6e:	78db      	ldrb	r3, [r3, #3]
 801ce70:	2b01      	cmp	r3, #1
 801ce72:	d102      	bne.n	801ce7a <NVIC002_lInit+0x42>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
 801ce74:	6878      	ldr	r0, [r7, #4]
 801ce76:	f7ff ffb3 	bl	801cde0 <NVIC002_EnableIRQ>
	}
   
}
 801ce7a:	f107 070c 	add.w	r7, r7, #12
 801ce7e:	46bd      	mov	sp, r7
 801ce80:	bd90      	pop	{r4, r7, pc}
 801ce82:	bf00      	nop

0801ce84 <LMM001_lblocks>:
  return( NULL );
}
#endif
// ----------------------------------------------------------------------------

static uint16_t LMM001_lblocks( uint32_t size ) {
 801ce84:	b480      	push	{r7}
 801ce86:	b083      	sub	sp, #12
 801ce88:	af00      	add	r7, sp, #0
 801ce8a:	6078      	str	r0, [r7, #4]
  //
  // When a block removed from the free list, the space used by the free
  // pointers is available for data. That's what the first calculation
  // of size is doing.

  if( size <= (sizeof(((LMM001_BlockType *)0)->body)) )
 801ce8c:	687b      	ldr	r3, [r7, #4]
 801ce8e:	2b04      	cmp	r3, #4
 801ce90:	d802      	bhi.n	801ce98 <LMM001_lblocks+0x14>
    return( 1 );
 801ce92:	f04f 0301 	mov.w	r3, #1
 801ce96:	e00a      	b.n	801ceae <LMM001_lblocks+0x2a>

  // If it's for more than that, then we need to figure out the number of
  // additional whole blocks the size of an LMM001_BlockType are required.

  size -= ( 1 + (sizeof(((LMM001_BlockType *)0)->body)) );
 801ce98:	687b      	ldr	r3, [r7, #4]
 801ce9a:	f1a3 0305 	sub.w	r3, r3, #5
 801ce9e:	607b      	str	r3, [r7, #4]

  return( 2 + size/(sizeof(LMM001_BlockType)) );
 801cea0:	687b      	ldr	r3, [r7, #4]
 801cea2:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801cea6:	b29b      	uxth	r3, r3
 801cea8:	f103 0302 	add.w	r3, r3, #2
 801ceac:	b29b      	uxth	r3, r3
}
 801ceae:	4618      	mov	r0, r3
 801ceb0:	f107 070c 	add.w	r7, r7, #12
 801ceb4:	46bd      	mov	sp, r7
 801ceb6:	bc80      	pop	{r7}
 801ceb8:	4770      	bx	lr
 801ceba:	bf00      	nop

0801cebc <LMM001_lmake_new_block>:
// ----------------------------------------------------------------------------

static void LMM001_lmake_new_block( LMM001_HandleType *HandlePtr,
								uint16_t c,
                                uint16_t blocks,
                                uint16_t freemask ) {
 801cebc:	b480      	push	{r7}
 801cebe:	b085      	sub	sp, #20
 801cec0:	af00      	add	r7, sp, #0
 801cec2:	60f8      	str	r0, [r7, #12]
 801cec4:	8179      	strh	r1, [r7, #10]
 801cec6:	813a      	strh	r2, [r7, #8]
 801cec8:	80fb      	strh	r3, [r7, #6]

     UMM_NBLOCK(HandlePtr,c+blocks) = UMM_NBLOCK(HandlePtr,c) & UMM_BLOCKNO_MASK;
 801ceca:	68fb      	ldr	r3, [r7, #12]
 801cecc:	681a      	ldr	r2, [r3, #0]
 801cece:	8979      	ldrh	r1, [r7, #10]
 801ced0:	893b      	ldrh	r3, [r7, #8]
 801ced2:	18cb      	adds	r3, r1, r3
 801ced4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801ced8:	18d2      	adds	r2, r2, r3
 801ceda:	68fb      	ldr	r3, [r7, #12]
 801cedc:	6819      	ldr	r1, [r3, #0]
 801cede:	897b      	ldrh	r3, [r7, #10]
 801cee0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801cee4:	18cb      	adds	r3, r1, r3
 801cee6:	881b      	ldrh	r3, [r3, #0]
 801cee8:	b29b      	uxth	r3, r3
 801ceea:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801ceee:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801cef2:	b29b      	uxth	r3, r3
 801cef4:	8013      	strh	r3, [r2, #0]
     UMM_PBLOCK(HandlePtr,c+blocks) = c;
 801cef6:	68fb      	ldr	r3, [r7, #12]
 801cef8:	681a      	ldr	r2, [r3, #0]
 801cefa:	8979      	ldrh	r1, [r7, #10]
 801cefc:	893b      	ldrh	r3, [r7, #8]
 801cefe:	18cb      	adds	r3, r1, r3
 801cf00:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801cf04:	18d3      	adds	r3, r2, r3
 801cf06:	897a      	ldrh	r2, [r7, #10]
 801cf08:	805a      	strh	r2, [r3, #2]

     UMM_PBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c) & UMM_BLOCKNO_MASK) = c+blocks;
 801cf0a:	68fb      	ldr	r3, [r7, #12]
 801cf0c:	681a      	ldr	r2, [r3, #0]
 801cf0e:	68fb      	ldr	r3, [r7, #12]
 801cf10:	6819      	ldr	r1, [r3, #0]
 801cf12:	897b      	ldrh	r3, [r7, #10]
 801cf14:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801cf18:	18cb      	adds	r3, r1, r3
 801cf1a:	881b      	ldrh	r3, [r3, #0]
 801cf1c:	b29b      	uxth	r3, r3
 801cf1e:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801cf22:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801cf26:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801cf2a:	18d3      	adds	r3, r2, r3
 801cf2c:	8979      	ldrh	r1, [r7, #10]
 801cf2e:	893a      	ldrh	r2, [r7, #8]
 801cf30:	188a      	adds	r2, r1, r2
 801cf32:	b292      	uxth	r2, r2
 801cf34:	805a      	strh	r2, [r3, #2]
     UMM_NBLOCK(HandlePtr,c)                                = (c+blocks) | freemask;
 801cf36:	68fb      	ldr	r3, [r7, #12]
 801cf38:	681a      	ldr	r2, [r3, #0]
 801cf3a:	897b      	ldrh	r3, [r7, #10]
 801cf3c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801cf40:	18d3      	adds	r3, r2, r3
 801cf42:	8979      	ldrh	r1, [r7, #10]
 801cf44:	893a      	ldrh	r2, [r7, #8]
 801cf46:	188a      	adds	r2, r1, r2
 801cf48:	b292      	uxth	r2, r2
 801cf4a:	b291      	uxth	r1, r2
 801cf4c:	88fa      	ldrh	r2, [r7, #6]
 801cf4e:	430a      	orrs	r2, r1
 801cf50:	b292      	uxth	r2, r2
 801cf52:	b292      	uxth	r2, r2
 801cf54:	801a      	strh	r2, [r3, #0]
}
 801cf56:	f107 0714 	add.w	r7, r7, #20
 801cf5a:	46bd      	mov	sp, r7
 801cf5c:	bc80      	pop	{r7}
 801cf5e:	4770      	bx	lr

0801cf60 <LMM001_ldisconnect_from_free_list>:

// ----------------------------------------------------------------------------

static void LMM001_ldisconnect_from_free_list(LMM001_HandleType *HandlePtr, uint16_t c ) {
 801cf60:	b480      	push	{r7}
 801cf62:	b083      	sub	sp, #12
 801cf64:	af00      	add	r7, sp, #0
 801cf66:	6078      	str	r0, [r7, #4]
 801cf68:	460b      	mov	r3, r1
 801cf6a:	807b      	strh	r3, [r7, #2]
    // Disconnect this block from the FREE list

    UMM_NFREE(HandlePtr,UMM_PFREE(HandlePtr,c)) = UMM_NFREE(HandlePtr,c);
 801cf6c:	687b      	ldr	r3, [r7, #4]
 801cf6e:	681a      	ldr	r2, [r3, #0]
 801cf70:	687b      	ldr	r3, [r7, #4]
 801cf72:	6819      	ldr	r1, [r3, #0]
 801cf74:	887b      	ldrh	r3, [r7, #2]
 801cf76:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801cf7a:	18cb      	adds	r3, r1, r3
 801cf7c:	88db      	ldrh	r3, [r3, #6]
 801cf7e:	b29b      	uxth	r3, r3
 801cf80:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801cf84:	18d3      	adds	r3, r2, r3
 801cf86:	687a      	ldr	r2, [r7, #4]
 801cf88:	6811      	ldr	r1, [r2, #0]
 801cf8a:	887a      	ldrh	r2, [r7, #2]
 801cf8c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801cf90:	188a      	adds	r2, r1, r2
 801cf92:	8892      	ldrh	r2, [r2, #4]
 801cf94:	b292      	uxth	r2, r2
 801cf96:	809a      	strh	r2, [r3, #4]
    UMM_PFREE(HandlePtr,UMM_NFREE(HandlePtr,c)) = UMM_PFREE(HandlePtr,c);
 801cf98:	687b      	ldr	r3, [r7, #4]
 801cf9a:	681a      	ldr	r2, [r3, #0]
 801cf9c:	687b      	ldr	r3, [r7, #4]
 801cf9e:	6819      	ldr	r1, [r3, #0]
 801cfa0:	887b      	ldrh	r3, [r7, #2]
 801cfa2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801cfa6:	18cb      	adds	r3, r1, r3
 801cfa8:	889b      	ldrh	r3, [r3, #4]
 801cfaa:	b29b      	uxth	r3, r3
 801cfac:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801cfb0:	18d3      	adds	r3, r2, r3
 801cfb2:	687a      	ldr	r2, [r7, #4]
 801cfb4:	6811      	ldr	r1, [r2, #0]
 801cfb6:	887a      	ldrh	r2, [r7, #2]
 801cfb8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801cfbc:	188a      	adds	r2, r1, r2
 801cfbe:	88d2      	ldrh	r2, [r2, #6]
 801cfc0:	b292      	uxth	r2, r2
 801cfc2:	80da      	strh	r2, [r3, #6]

    // And clear the free block indicator

    UMM_NBLOCK(HandlePtr,c) &= (~UMM_FREELIST_MASK);
 801cfc4:	687b      	ldr	r3, [r7, #4]
 801cfc6:	681a      	ldr	r2, [r3, #0]
 801cfc8:	887b      	ldrh	r3, [r7, #2]
 801cfca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801cfce:	18d2      	adds	r2, r2, r3
 801cfd0:	687b      	ldr	r3, [r7, #4]
 801cfd2:	6819      	ldr	r1, [r3, #0]
 801cfd4:	887b      	ldrh	r3, [r7, #2]
 801cfd6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801cfda:	18cb      	adds	r3, r1, r3
 801cfdc:	881b      	ldrh	r3, [r3, #0]
 801cfde:	b29b      	uxth	r3, r3
 801cfe0:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801cfe4:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801cfe8:	b29b      	uxth	r3, r3
 801cfea:	8013      	strh	r3, [r2, #0]
}
 801cfec:	f107 070c 	add.w	r7, r7, #12
 801cff0:	46bd      	mov	sp, r7
 801cff2:	bc80      	pop	{r7}
 801cff4:	4770      	bx	lr
 801cff6:	bf00      	nop

0801cff8 <LMM001_l_assimilate_up>:

// ----------------------------------------------------------------------------



static void LMM001_l_assimilate_up(LMM001_HandleType *HandlePtr, uint16_t c ) {
 801cff8:	b580      	push	{r7, lr}
 801cffa:	b082      	sub	sp, #8
 801cffc:	af00      	add	r7, sp, #0
 801cffe:	6078      	str	r0, [r7, #4]
 801d000:	460b      	mov	r3, r1
 801d002:	807b      	strh	r3, [r7, #2]

  if( UMM_NBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c)) & UMM_FREELIST_MASK ) {
 801d004:	687b      	ldr	r3, [r7, #4]
 801d006:	681a      	ldr	r2, [r3, #0]
 801d008:	687b      	ldr	r3, [r7, #4]
 801d00a:	6819      	ldr	r1, [r3, #0]
 801d00c:	887b      	ldrh	r3, [r7, #2]
 801d00e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d012:	18cb      	adds	r3, r1, r3
 801d014:	881b      	ldrh	r3, [r3, #0]
 801d016:	b29b      	uxth	r3, r3
 801d018:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d01c:	18d3      	adds	r3, r2, r3
 801d01e:	881b      	ldrh	r3, [r3, #0]
 801d020:	b29b      	uxth	r3, r3
 801d022:	b29b      	uxth	r3, r3
 801d024:	b21b      	sxth	r3, r3
 801d026:	2b00      	cmp	r3, #0
 801d028:	da40      	bge.n	801d0ac <LMM001_l_assimilate_up+0xb4>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "Assimilate up to next block, which is FREE\n" );
#endif
    // Disconnect the next block from the FREE list

    LMM001_ldisconnect_from_free_list( HandlePtr,UMM_NBLOCK(HandlePtr,c) );
 801d02a:	687b      	ldr	r3, [r7, #4]
 801d02c:	681a      	ldr	r2, [r3, #0]
 801d02e:	887b      	ldrh	r3, [r7, #2]
 801d030:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d034:	18d3      	adds	r3, r2, r3
 801d036:	881b      	ldrh	r3, [r3, #0]
 801d038:	b29b      	uxth	r3, r3
 801d03a:	6878      	ldr	r0, [r7, #4]
 801d03c:	4619      	mov	r1, r3
 801d03e:	f7ff ff8f 	bl	801cf60 <LMM001_ldisconnect_from_free_list>

    // Assimilate the next block with this one

    UMM_PBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c)) & UMM_BLOCKNO_MASK) = c;
 801d042:	687b      	ldr	r3, [r7, #4]
 801d044:	681a      	ldr	r2, [r3, #0]
 801d046:	687b      	ldr	r3, [r7, #4]
 801d048:	6819      	ldr	r1, [r3, #0]
 801d04a:	687b      	ldr	r3, [r7, #4]
 801d04c:	6818      	ldr	r0, [r3, #0]
 801d04e:	887b      	ldrh	r3, [r7, #2]
 801d050:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d054:	18c3      	adds	r3, r0, r3
 801d056:	881b      	ldrh	r3, [r3, #0]
 801d058:	b29b      	uxth	r3, r3
 801d05a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d05e:	18cb      	adds	r3, r1, r3
 801d060:	881b      	ldrh	r3, [r3, #0]
 801d062:	b29b      	uxth	r3, r3
 801d064:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801d068:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801d06c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d070:	18d3      	adds	r3, r2, r3
 801d072:	887a      	ldrh	r2, [r7, #2]
 801d074:	805a      	strh	r2, [r3, #2]
    UMM_NBLOCK(HandlePtr,c) = UMM_NBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c)) & UMM_BLOCKNO_MASK;
 801d076:	687b      	ldr	r3, [r7, #4]
 801d078:	681a      	ldr	r2, [r3, #0]
 801d07a:	887b      	ldrh	r3, [r7, #2]
 801d07c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d080:	18d2      	adds	r2, r2, r3
 801d082:	687b      	ldr	r3, [r7, #4]
 801d084:	6819      	ldr	r1, [r3, #0]
 801d086:	687b      	ldr	r3, [r7, #4]
 801d088:	6818      	ldr	r0, [r3, #0]
 801d08a:	887b      	ldrh	r3, [r7, #2]
 801d08c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d090:	18c3      	adds	r3, r0, r3
 801d092:	881b      	ldrh	r3, [r3, #0]
 801d094:	b29b      	uxth	r3, r3
 801d096:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d09a:	18cb      	adds	r3, r1, r3
 801d09c:	881b      	ldrh	r3, [r3, #0]
 801d09e:	b29b      	uxth	r3, r3
 801d0a0:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801d0a4:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801d0a8:	b29b      	uxth	r3, r3
 801d0aa:	8013      	strh	r3, [r2, #0]
  } 
}
 801d0ac:	f107 0708 	add.w	r7, r7, #8
 801d0b0:	46bd      	mov	sp, r7
 801d0b2:	bd80      	pop	{r7, pc}

0801d0b4 <LMM001_l_assimilate_down>:

// ----------------------------------------------------------------------------

static uint16_t LMM001_l_assimilate_down( LMM001_HandleType *HandlePtr,uint16_t c, uint16_t freemask ) {
 801d0b4:	b480      	push	{r7}
 801d0b6:	b083      	sub	sp, #12
 801d0b8:	af00      	add	r7, sp, #0
 801d0ba:	6078      	str	r0, [r7, #4]
 801d0bc:	4613      	mov	r3, r2
 801d0be:	460a      	mov	r2, r1
 801d0c0:	807a      	strh	r2, [r7, #2]
 801d0c2:	803b      	strh	r3, [r7, #0]

    UMM_NBLOCK(HandlePtr,UMM_PBLOCK(HandlePtr,c)) = UMM_NBLOCK(HandlePtr,c) | freemask;
 801d0c4:	687b      	ldr	r3, [r7, #4]
 801d0c6:	681a      	ldr	r2, [r3, #0]
 801d0c8:	687b      	ldr	r3, [r7, #4]
 801d0ca:	6819      	ldr	r1, [r3, #0]
 801d0cc:	887b      	ldrh	r3, [r7, #2]
 801d0ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d0d2:	18cb      	adds	r3, r1, r3
 801d0d4:	885b      	ldrh	r3, [r3, #2]
 801d0d6:	b29b      	uxth	r3, r3
 801d0d8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d0dc:	18d3      	adds	r3, r2, r3
 801d0de:	687a      	ldr	r2, [r7, #4]
 801d0e0:	6811      	ldr	r1, [r2, #0]
 801d0e2:	887a      	ldrh	r2, [r7, #2]
 801d0e4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801d0e8:	188a      	adds	r2, r1, r2
 801d0ea:	8812      	ldrh	r2, [r2, #0]
 801d0ec:	b291      	uxth	r1, r2
 801d0ee:	883a      	ldrh	r2, [r7, #0]
 801d0f0:	430a      	orrs	r2, r1
 801d0f2:	b292      	uxth	r2, r2
 801d0f4:	801a      	strh	r2, [r3, #0]
    UMM_PBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c)) = UMM_PBLOCK(HandlePtr,c);
 801d0f6:	687b      	ldr	r3, [r7, #4]
 801d0f8:	681a      	ldr	r2, [r3, #0]
 801d0fa:	687b      	ldr	r3, [r7, #4]
 801d0fc:	6819      	ldr	r1, [r3, #0]
 801d0fe:	887b      	ldrh	r3, [r7, #2]
 801d100:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d104:	18cb      	adds	r3, r1, r3
 801d106:	881b      	ldrh	r3, [r3, #0]
 801d108:	b29b      	uxth	r3, r3
 801d10a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d10e:	18d3      	adds	r3, r2, r3
 801d110:	687a      	ldr	r2, [r7, #4]
 801d112:	6811      	ldr	r1, [r2, #0]
 801d114:	887a      	ldrh	r2, [r7, #2]
 801d116:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801d11a:	188a      	adds	r2, r1, r2
 801d11c:	8852      	ldrh	r2, [r2, #2]
 801d11e:	b292      	uxth	r2, r2
 801d120:	805a      	strh	r2, [r3, #2]

    return( UMM_PBLOCK(HandlePtr,c) );
 801d122:	687b      	ldr	r3, [r7, #4]
 801d124:	681a      	ldr	r2, [r3, #0]
 801d126:	887b      	ldrh	r3, [r7, #2]
 801d128:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d12c:	18d3      	adds	r3, r2, r3
 801d12e:	885b      	ldrh	r3, [r3, #2]
 801d130:	b29b      	uxth	r3, r3
}
 801d132:	4618      	mov	r0, r3
 801d134:	f107 070c 	add.w	r7, r7, #12
 801d138:	46bd      	mov	sp, r7
 801d13a:	bc80      	pop	{r7}
 801d13c:	4770      	bx	lr
 801d13e:	bf00      	nop

0801d140 <LMM001_free>:
// ----------------------------------------------------------------------------
/*******************************************************************************
**                      Public Function Definitions                           **
*******************************************************************************/
/* The function frees the memory.*/
void LMM001_free( LMM001_HandleType *HandlePtr,void *MemPtr ) {
 801d140:	b580      	push	{r7, lr}
 801d142:	b084      	sub	sp, #16
 801d144:	af00      	add	r7, sp, #0
 801d146:	6078      	str	r0, [r7, #4]
 801d148:	6039      	str	r1, [r7, #0]

  uint16_t c;

  // If we're being asked to free a NULL pointer, well that's just silly!

  if( (void *)0 == MemPtr ) {
 801d14a:	683b      	ldr	r3, [r7, #0]
 801d14c:	2b00      	cmp	r3, #0
 801d14e:	d065      	beq.n	801d21c <LMM001_free+0xdc>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 801d150:	b672      	cpsid	i
  LMM001_CRITICAL_ENTRY();

  // Figure out which block we're in. Note the use of truncated division...


   c = (uint16_t)(((uint32_t)MemPtr- (uint32_t)(&(HandlePtr->umm_heap[0])))/sizeof(LMM001_BlockType));
 801d152:	683a      	ldr	r2, [r7, #0]
 801d154:	687b      	ldr	r3, [r7, #4]
 801d156:	681b      	ldr	r3, [r3, #0]
 801d158:	1ad3      	subs	r3, r2, r3
 801d15a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801d15e:	81fb      	strh	r3, [r7, #14]

  DBG_LOG_DEBUG( "Freeing block %6i\n", c );

  // Now let's assimilate this block with the next one if possible.

  LMM001_l_assimilate_up(HandlePtr,c );
 801d160:	89fb      	ldrh	r3, [r7, #14]
 801d162:	6878      	ldr	r0, [r7, #4]
 801d164:	4619      	mov	r1, r3
 801d166:	f7ff ff47 	bl	801cff8 <LMM001_l_assimilate_up>

  // Then assimilate with the previous block if possible

  if( UMM_NBLOCK(HandlePtr,UMM_PBLOCK(HandlePtr,c)) & UMM_FREELIST_MASK ) {
 801d16a:	687b      	ldr	r3, [r7, #4]
 801d16c:	681a      	ldr	r2, [r3, #0]
 801d16e:	687b      	ldr	r3, [r7, #4]
 801d170:	6819      	ldr	r1, [r3, #0]
 801d172:	89fb      	ldrh	r3, [r7, #14]
 801d174:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d178:	18cb      	adds	r3, r1, r3
 801d17a:	885b      	ldrh	r3, [r3, #2]
 801d17c:	b29b      	uxth	r3, r3
 801d17e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d182:	18d3      	adds	r3, r2, r3
 801d184:	881b      	ldrh	r3, [r3, #0]
 801d186:	b29b      	uxth	r3, r3
 801d188:	b29b      	uxth	r3, r3
 801d18a:	b21b      	sxth	r3, r3
 801d18c:	2b00      	cmp	r3, #0
 801d18e:	da09      	bge.n	801d1a4 <LMM001_free+0x64>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "Assimilate down to next block, which is FREE\n" );
#endif
    c = LMM001_l_assimilate_down(HandlePtr,c, UMM_FREELIST_MASK);
 801d190:	89fb      	ldrh	r3, [r7, #14]
 801d192:	6878      	ldr	r0, [r7, #4]
 801d194:	4619      	mov	r1, r3
 801d196:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 801d19a:	f7ff ff8b 	bl	801d0b4 <LMM001_l_assimilate_down>
 801d19e:	4603      	mov	r3, r0
 801d1a0:	81fb      	strh	r3, [r7, #14]
 801d1a2:	e039      	b.n	801d218 <LMM001_free+0xd8>
    // The previous block is not a free block, so add this one to the head
    // of the free list
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "Just add to head of free list\n" );
#endif
    UMM_PFREE(HandlePtr,UMM_NFREE(HandlePtr,0)) = c;
 801d1a4:	687b      	ldr	r3, [r7, #4]
 801d1a6:	681a      	ldr	r2, [r3, #0]
 801d1a8:	687b      	ldr	r3, [r7, #4]
 801d1aa:	681b      	ldr	r3, [r3, #0]
 801d1ac:	889b      	ldrh	r3, [r3, #4]
 801d1ae:	b29b      	uxth	r3, r3
 801d1b0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d1b4:	18d3      	adds	r3, r2, r3
 801d1b6:	89fa      	ldrh	r2, [r7, #14]
 801d1b8:	80da      	strh	r2, [r3, #6]
    UMM_NFREE(HandlePtr,c)            = UMM_NFREE(HandlePtr,0);
 801d1ba:	687b      	ldr	r3, [r7, #4]
 801d1bc:	681a      	ldr	r2, [r3, #0]
 801d1be:	89fb      	ldrh	r3, [r7, #14]
 801d1c0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d1c4:	18d3      	adds	r3, r2, r3
 801d1c6:	687a      	ldr	r2, [r7, #4]
 801d1c8:	6812      	ldr	r2, [r2, #0]
 801d1ca:	8892      	ldrh	r2, [r2, #4]
 801d1cc:	b292      	uxth	r2, r2
 801d1ce:	809a      	strh	r2, [r3, #4]
    UMM_PFREE(HandlePtr,c)            = 0;
 801d1d0:	687b      	ldr	r3, [r7, #4]
 801d1d2:	681a      	ldr	r2, [r3, #0]
 801d1d4:	89fb      	ldrh	r3, [r7, #14]
 801d1d6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d1da:	18d3      	adds	r3, r2, r3
 801d1dc:	f04f 0200 	mov.w	r2, #0
 801d1e0:	719a      	strb	r2, [r3, #6]
 801d1e2:	f04f 0200 	mov.w	r2, #0
 801d1e6:	71da      	strb	r2, [r3, #7]
    UMM_NFREE(HandlePtr,0)            = c;
 801d1e8:	687b      	ldr	r3, [r7, #4]
 801d1ea:	681b      	ldr	r3, [r3, #0]
 801d1ec:	89fa      	ldrh	r2, [r7, #14]
 801d1ee:	809a      	strh	r2, [r3, #4]

    UMM_NBLOCK(HandlePtr,c)          |= UMM_FREELIST_MASK;
 801d1f0:	687b      	ldr	r3, [r7, #4]
 801d1f2:	681a      	ldr	r2, [r3, #0]
 801d1f4:	89fb      	ldrh	r3, [r7, #14]
 801d1f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d1fa:	18d2      	adds	r2, r2, r3
 801d1fc:	687b      	ldr	r3, [r7, #4]
 801d1fe:	6819      	ldr	r1, [r3, #0]
 801d200:	89fb      	ldrh	r3, [r7, #14]
 801d202:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d206:	18cb      	adds	r3, r1, r3
 801d208:	881b      	ldrh	r3, [r3, #0]
 801d20a:	b29b      	uxth	r3, r3
 801d20c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801d210:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801d214:	b29b      	uxth	r3, r3
 801d216:	8013      	strh	r3, [r2, #0]
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 801d218:	b662      	cpsie	i
 801d21a:	e000      	b.n	801d21e <LMM001_free+0xde>
  if( (void *)0 == MemPtr ) {
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "free a null pointer -> do nothing\n" );
#endif

  return;
 801d21c:	bf00      	nop
  }

  // Release the critical section...
  //
  LMM001_CRITICAL_EXIT();
}
 801d21e:	f107 0710 	add.w	r7, r7, #16
 801d222:	46bd      	mov	sp, r7
 801d224:	bd80      	pop	{r7, pc}
 801d226:	bf00      	nop

0801d228 <LMM001_malloc>:

// ----------------------------------------------------------------------------

/* The function allocates the memory.*/
void *LMM001_malloc( LMM001_HandleType * HandlePtr, uint32_t size ) {
 801d228:	b580      	push	{r7, lr}
 801d22a:	b086      	sub	sp, #24
 801d22c:	af00      	add	r7, sp, #0
 801d22e:	6078      	str	r0, [r7, #4]
 801d230:	6039      	str	r1, [r7, #0]

  uint16_t blocks;
  uint16_t blockSize = 0;
 801d232:	f04f 0300 	mov.w	r3, #0
 801d236:	82fb      	strh	r3, [r7, #22]
  // the very first thing we do is figure out if we're being asked to allocate
  // a size of 0 - and if we are we'll simply return a null pointer. if not
  // then reduce the size by 1 byte so that the subsequent calculations on
  // the number of blocks to allocate are easier...

  if( 0 == size ) {
 801d238:	683b      	ldr	r3, [r7, #0]
 801d23a:	2b00      	cmp	r3, #0
 801d23c:	d102      	bne.n	801d244 <LMM001_malloc+0x1c>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "malloc a block of 0 bytes -> do nothing\n" );
#endif
    return( (void *)NULL );
 801d23e:	f04f 0300 	mov.w	r3, #0
 801d242:	e0ed      	b.n	801d420 <LMM001_malloc+0x1f8>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 801d244:	b672      	cpsid	i

  // Protect the critical section...
  //
  LMM001_CRITICAL_ENTRY();

  blocks = LMM001_lblocks( size );
 801d246:	6838      	ldr	r0, [r7, #0]
 801d248:	f7ff fe1c 	bl	801ce84 <LMM001_lblocks>
 801d24c:	4603      	mov	r3, r0
 801d24e:	81fb      	strh	r3, [r7, #14]
  // enough to hold the number of blocks we need.
  //
  // This part may be customized to be a best-fit, worst-fit, or first-fit
  // algorithm

  cf = UMM_NFREE(HandlePtr,0);
 801d250:	687b      	ldr	r3, [r7, #4]
 801d252:	681b      	ldr	r3, [r3, #0]
 801d254:	791a      	ldrb	r2, [r3, #4]
 801d256:	795b      	ldrb	r3, [r3, #5]
 801d258:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801d25c:	4313      	orrs	r3, r2
 801d25e:	823b      	strh	r3, [r7, #16]

  bestBlock = UMM_NFREE(HandlePtr,0);
 801d260:	687b      	ldr	r3, [r7, #4]
 801d262:	681b      	ldr	r3, [r3, #0]
 801d264:	791a      	ldrb	r2, [r3, #4]
 801d266:	795b      	ldrb	r3, [r3, #5]
 801d268:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801d26c:	4313      	orrs	r3, r2
 801d26e:	827b      	strh	r3, [r7, #18]
  bestSize  = 0x7FFF;
 801d270:	f647 73ff 	movw	r3, #32767	; 0x7fff
 801d274:	82bb      	strh	r3, [r7, #20]

  while( UMM_NFREE(HandlePtr,cf) ) {
 801d276:	e027      	b.n	801d2c8 <LMM001_malloc+0xa0>
    blockSize = (UMM_NBLOCK(HandlePtr,cf) & UMM_BLOCKNO_MASK) - cf;
 801d278:	687b      	ldr	r3, [r7, #4]
 801d27a:	681a      	ldr	r2, [r3, #0]
 801d27c:	8a3b      	ldrh	r3, [r7, #16]
 801d27e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d282:	18d3      	adds	r3, r2, r3
 801d284:	881b      	ldrh	r3, [r3, #0]
 801d286:	b29b      	uxth	r3, r3
 801d288:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801d28c:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801d290:	b29a      	uxth	r2, r3
 801d292:	8a3b      	ldrh	r3, [r7, #16]
 801d294:	1ad3      	subs	r3, r2, r3
 801d296:	82fb      	strh	r3, [r7, #22]
#if defined UMM_FIRST_FIT
    // This is the first block that fits!
    if( (blockSize >= blocks) )
        break;
#elif defined UMM_BEST_FIT
    if( (blockSize >= blocks) && (blockSize < bestSize) ) {
 801d298:	8afa      	ldrh	r2, [r7, #22]
 801d29a:	89fb      	ldrh	r3, [r7, #14]
 801d29c:	429a      	cmp	r2, r3
 801d29e:	d307      	bcc.n	801d2b0 <LMM001_malloc+0x88>
 801d2a0:	8afa      	ldrh	r2, [r7, #22]
 801d2a2:	8abb      	ldrh	r3, [r7, #20]
 801d2a4:	429a      	cmp	r2, r3
 801d2a6:	d203      	bcs.n	801d2b0 <LMM001_malloc+0x88>
      bestBlock = cf;
 801d2a8:	8a3b      	ldrh	r3, [r7, #16]
 801d2aa:	827b      	strh	r3, [r7, #18]
      bestSize  = blockSize;
 801d2ac:	8afb      	ldrh	r3, [r7, #22]
 801d2ae:	82bb      	strh	r3, [r7, #20]
    }
#endif

    cf = UMM_NFREE(HandlePtr,cf);
 801d2b0:	687b      	ldr	r3, [r7, #4]
 801d2b2:	681a      	ldr	r2, [r3, #0]
 801d2b4:	8a3b      	ldrh	r3, [r7, #16]
 801d2b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d2ba:	18d3      	adds	r3, r2, r3
 801d2bc:	791a      	ldrb	r2, [r3, #4]
 801d2be:	795b      	ldrb	r3, [r3, #5]
 801d2c0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801d2c4:	4313      	orrs	r3, r2
 801d2c6:	823b      	strh	r3, [r7, #16]
  cf = UMM_NFREE(HandlePtr,0);

  bestBlock = UMM_NFREE(HandlePtr,0);
  bestSize  = 0x7FFF;

  while( UMM_NFREE(HandlePtr,cf) ) {
 801d2c8:	687b      	ldr	r3, [r7, #4]
 801d2ca:	681a      	ldr	r2, [r3, #0]
 801d2cc:	8a3b      	ldrh	r3, [r7, #16]
 801d2ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d2d2:	18d3      	adds	r3, r2, r3
 801d2d4:	889b      	ldrh	r3, [r3, #4]
 801d2d6:	b29b      	uxth	r3, r3
 801d2d8:	2b00      	cmp	r3, #0
 801d2da:	d1cd      	bne.n	801d278 <LMM001_malloc+0x50>
#endif

    cf = UMM_NFREE(HandlePtr,cf);
  }

  if( 0x7FFF != bestSize ) {
 801d2dc:	8aba      	ldrh	r2, [r7, #20]
 801d2de:	f647 73ff 	movw	r3, #32767	; 0x7fff
 801d2e2:	429a      	cmp	r2, r3
 801d2e4:	d003      	beq.n	801d2ee <LMM001_malloc+0xc6>
    cf        = bestBlock;
 801d2e6:	8a7b      	ldrh	r3, [r7, #18]
 801d2e8:	823b      	strh	r3, [r7, #16]
    blockSize = bestSize;
 801d2ea:	8abb      	ldrh	r3, [r7, #20]
 801d2ec:	82fb      	strh	r3, [r7, #22]
  }

  if( UMM_NBLOCK(HandlePtr,cf) & UMM_BLOCKNO_MASK ) {
 801d2ee:	687b      	ldr	r3, [r7, #4]
 801d2f0:	681a      	ldr	r2, [r3, #0]
 801d2f2:	8a3b      	ldrh	r3, [r7, #16]
 801d2f4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d2f8:	18d3      	adds	r3, r2, r3
 801d2fa:	881b      	ldrh	r3, [r3, #0]
 801d2fc:	b29b      	uxth	r3, r3
 801d2fe:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801d302:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801d306:	2b00      	cmp	r3, #0
 801d308:	d01d      	beq.n	801d346 <LMM001_malloc+0x11e>
    // This is an existing block in the memory heap, we just need to split off
    // what we need, unlink it from the free list and mark it as in use, and
    // link the rest of the block back into the freelist as if it was a new
    // block on the free list...

    if( blockSize == blocks ) {
 801d30a:	8afa      	ldrh	r2, [r7, #22]
 801d30c:	89fb      	ldrh	r3, [r7, #14]
 801d30e:	429a      	cmp	r2, r3
 801d310:	d105      	bne.n	801d31e <LMM001_malloc+0xf6>
      // It's an exact fit and we don't neet to split off a block.
      DBG_LOG_DEBUG( "Allocating %6i blocks starting at %6i - exact\n", blocks, cf );

      // Disconnect this block from the FREE list

      LMM001_ldisconnect_from_free_list(HandlePtr, cf );
 801d312:	8a3b      	ldrh	r3, [r7, #16]
 801d314:	6878      	ldr	r0, [r7, #4]
 801d316:	4619      	mov	r1, r3
 801d318:	f7ff fe22 	bl	801cf60 <LMM001_ldisconnect_from_free_list>
 801d31c:	e077      	b.n	801d40e <LMM001_malloc+0x1e6>

    } else {
     // It's not an exact fit and we need to split off a block.
     DBG_LOG_DEBUG( "Allocating %6i blocks starting at %6i - existing\n", blocks, cf );

     LMM001_lmake_new_block( HandlePtr,cf, blockSize-blocks, UMM_FREELIST_MASK );
 801d31e:	8afa      	ldrh	r2, [r7, #22]
 801d320:	89fb      	ldrh	r3, [r7, #14]
 801d322:	1ad3      	subs	r3, r2, r3
 801d324:	b29b      	uxth	r3, r3
 801d326:	8a3a      	ldrh	r2, [r7, #16]
 801d328:	6878      	ldr	r0, [r7, #4]
 801d32a:	4611      	mov	r1, r2
 801d32c:	461a      	mov	r2, r3
 801d32e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801d332:	f7ff fdc3 	bl	801cebc <LMM001_lmake_new_block>

     cf += blockSize-blocks;
 801d336:	8afa      	ldrh	r2, [r7, #22]
 801d338:	89fb      	ldrh	r3, [r7, #14]
 801d33a:	1ad3      	subs	r3, r2, r3
 801d33c:	b29a      	uxth	r2, r3
 801d33e:	8a3b      	ldrh	r3, [r7, #16]
 801d340:	18d3      	adds	r3, r2, r3
 801d342:	823b      	strh	r3, [r7, #16]
 801d344:	e063      	b.n	801d40e <LMM001_malloc+0x1e6>
  } else {
    // We're at the end of the heap - allocate a new block, but check to see if
    // there's enough memory left for the requested block! Actually, we may need
    // one more than that if we're initializing the umm_heap for the first
    // time, which happens in the next conditional...
	  if( HandlePtr->umm_numblocks <= cf+blocks+1 ) {
 801d346:	687b      	ldr	r3, [r7, #4]
 801d348:	889b      	ldrh	r3, [r3, #4]
 801d34a:	b29b      	uxth	r3, r3
 801d34c:	461a      	mov	r2, r3
 801d34e:	8a39      	ldrh	r1, [r7, #16]
 801d350:	89fb      	ldrh	r3, [r7, #14]
 801d352:	18cb      	adds	r3, r1, r3
 801d354:	f103 0301 	add.w	r3, r3, #1
 801d358:	429a      	cmp	r2, r3
 801d35a:	dc03      	bgt.n	801d364 <LMM001_malloc+0x13c>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 801d35c:	b662      	cpsie	i

      // Release the critical section...
      //
      LMM001_CRITICAL_EXIT();

      return( (void *)NULL );
 801d35e:	f04f 0300 	mov.w	r3, #0
 801d362:	e05d      	b.n	801d420 <LMM001_malloc+0x1f8>

    // Now check to see if we need to initialize the free list...this assumes
    // that the BSS is set to 0 on startup. We should rarely get to the end of
    // the free list so this is the "cheapest" place to put the initialization!

    if( 0 == cf ) {
 801d364:	8a3b      	ldrh	r3, [r7, #16]
 801d366:	2b00      	cmp	r3, #0
 801d368:	d116      	bne.n	801d398 <LMM001_malloc+0x170>
#ifdef LMM001_DEBUG
      DBG_LOG_DEBUG( "Initializing malloc free block pointer\n" );
#endif
      UMM_NBLOCK(HandlePtr,0) = 1;
 801d36a:	687b      	ldr	r3, [r7, #4]
 801d36c:	681b      	ldr	r3, [r3, #0]
 801d36e:	f04f 0200 	mov.w	r2, #0
 801d372:	f042 0201 	orr.w	r2, r2, #1
 801d376:	701a      	strb	r2, [r3, #0]
 801d378:	f04f 0200 	mov.w	r2, #0
 801d37c:	705a      	strb	r2, [r3, #1]
      UMM_NFREE(HandlePtr,0)  = 1;
 801d37e:	687b      	ldr	r3, [r7, #4]
 801d380:	681b      	ldr	r3, [r3, #0]
 801d382:	f04f 0200 	mov.w	r2, #0
 801d386:	f042 0201 	orr.w	r2, r2, #1
 801d38a:	711a      	strb	r2, [r3, #4]
 801d38c:	f04f 0200 	mov.w	r2, #0
 801d390:	715a      	strb	r2, [r3, #5]
      cf            = 1;
 801d392:	f04f 0301 	mov.w	r3, #1
 801d396:	823b      	strh	r3, [r7, #16]
    }

    DBG_LOG_DEBUG( "Allocating %6i blocks starting at %6i - new     \n", blocks, cf );

    UMM_NFREE(HandlePtr,UMM_PFREE(HandlePtr,cf)) = cf+blocks;
 801d398:	687b      	ldr	r3, [r7, #4]
 801d39a:	681a      	ldr	r2, [r3, #0]
 801d39c:	687b      	ldr	r3, [r7, #4]
 801d39e:	6819      	ldr	r1, [r3, #0]
 801d3a0:	8a3b      	ldrh	r3, [r7, #16]
 801d3a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d3a6:	18cb      	adds	r3, r1, r3
 801d3a8:	88db      	ldrh	r3, [r3, #6]
 801d3aa:	b29b      	uxth	r3, r3
 801d3ac:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d3b0:	18d3      	adds	r3, r2, r3
 801d3b2:	8a39      	ldrh	r1, [r7, #16]
 801d3b4:	89fa      	ldrh	r2, [r7, #14]
 801d3b6:	188a      	adds	r2, r1, r2
 801d3b8:	b292      	uxth	r2, r2
 801d3ba:	809a      	strh	r2, [r3, #4]

    memcpy( &UMM_BLOCK(HandlePtr,cf+blocks), &UMM_BLOCK(HandlePtr,cf), sizeof(LMM001_BlockType) );
 801d3bc:	687b      	ldr	r3, [r7, #4]
 801d3be:	681a      	ldr	r2, [r3, #0]
 801d3c0:	8a39      	ldrh	r1, [r7, #16]
 801d3c2:	89fb      	ldrh	r3, [r7, #14]
 801d3c4:	18cb      	adds	r3, r1, r3
 801d3c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d3ca:	18d2      	adds	r2, r2, r3
 801d3cc:	687b      	ldr	r3, [r7, #4]
 801d3ce:	6819      	ldr	r1, [r3, #0]
 801d3d0:	8a3b      	ldrh	r3, [r7, #16]
 801d3d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d3d6:	18cb      	adds	r3, r1, r3
 801d3d8:	4610      	mov	r0, r2
 801d3da:	4619      	mov	r1, r3
 801d3dc:	f04f 0208 	mov.w	r2, #8
 801d3e0:	f004 fcd0 	bl	8021d84 <memcpy>

    UMM_NBLOCK(HandlePtr,cf)           = cf+blocks;
 801d3e4:	687b      	ldr	r3, [r7, #4]
 801d3e6:	681a      	ldr	r2, [r3, #0]
 801d3e8:	8a3b      	ldrh	r3, [r7, #16]
 801d3ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d3ee:	18d3      	adds	r3, r2, r3
 801d3f0:	8a39      	ldrh	r1, [r7, #16]
 801d3f2:	89fa      	ldrh	r2, [r7, #14]
 801d3f4:	188a      	adds	r2, r1, r2
 801d3f6:	b292      	uxth	r2, r2
 801d3f8:	801a      	strh	r2, [r3, #0]
    UMM_PBLOCK(HandlePtr,cf+blocks)    = cf;
 801d3fa:	687b      	ldr	r3, [r7, #4]
 801d3fc:	681a      	ldr	r2, [r3, #0]
 801d3fe:	8a39      	ldrh	r1, [r7, #16]
 801d400:	89fb      	ldrh	r3, [r7, #14]
 801d402:	18cb      	adds	r3, r1, r3
 801d404:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d408:	18d3      	adds	r3, r2, r3
 801d40a:	8a3a      	ldrh	r2, [r7, #16]
 801d40c:	805a      	strh	r2, [r3, #2]
 801d40e:	b662      	cpsie	i

  // Release the critical section...
  //
  LMM001_CRITICAL_EXIT();

  return( (void *)&UMM_DATA(HandlePtr,cf) );
 801d410:	687b      	ldr	r3, [r7, #4]
 801d412:	681a      	ldr	r2, [r3, #0]
 801d414:	8a3b      	ldrh	r3, [r7, #16]
 801d416:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d41a:	18d3      	adds	r3, r2, r3
 801d41c:	f103 0304 	add.w	r3, r3, #4
}
 801d420:	4618      	mov	r0, r3
 801d422:	f107 0718 	add.w	r7, r7, #24
 801d426:	46bd      	mov	sp, r7
 801d428:	bd80      	pop	{r7, pc}
 801d42a:	bf00      	nop

0801d42c <LMM001_realloc>:

// ----------------------------------------------------------------------------

/* The function reallocates the memory.*/
void *LMM001_realloc(LMM001_HandleType *HandlePtr, void *MemPtr, uint32_t size ) {
 801d42c:	b580      	push	{r7, lr}
 801d42e:	b088      	sub	sp, #32
 801d430:	af00      	add	r7, sp, #0
 801d432:	60f8      	str	r0, [r7, #12]
 801d434:	60b9      	str	r1, [r7, #8]
 801d436:	607a      	str	r2, [r7, #4]
  // standard says that if MemPtr is NULL and size is non-zero, then we've
  // got to work the same a malloc(). If size is also 0, then our version
  // of malloc() returns a NULL pointer, which is OK as far as the ANSI C
  // standard is concerned.

  if( ((void *)NULL == MemPtr) ) {
 801d438:	68bb      	ldr	r3, [r7, #8]
 801d43a:	2b00      	cmp	r3, #0
 801d43c:	d105      	bne.n	801d44a <LMM001_realloc+0x1e>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "realloc the NULL pointer - call malloc()\n" );
#endif
    return(LMM001_malloc(HandlePtr,size));
 801d43e:	68f8      	ldr	r0, [r7, #12]
 801d440:	6879      	ldr	r1, [r7, #4]
 801d442:	f7ff fef1 	bl	801d228 <LMM001_malloc>
 801d446:	4603      	mov	r3, r0
 801d448:	e0c6      	b.n	801d5d8 <LMM001_realloc+0x1ac>

  // Now we're sure that we have a non_NULL MemPtr, but we're not sure what
  // we should do with it. If the size is 0, then the ANSI C standard says that
  // we should operate the same as free.

  if( 0 == size ) {
 801d44a:	687b      	ldr	r3, [r7, #4]
 801d44c:	2b00      	cmp	r3, #0
 801d44e:	d106      	bne.n	801d45e <LMM001_realloc+0x32>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "realloc to 0 size, just free the block\n" );
#endif
    LMM001_free(HandlePtr, MemPtr );
 801d450:	68f8      	ldr	r0, [r7, #12]
 801d452:	68b9      	ldr	r1, [r7, #8]
 801d454:	f7ff fe74 	bl	801d140 <LMM001_free>
    
    return( (void *)NULL );
 801d458:	f04f 0300 	mov.w	r3, #0
 801d45c:	e0bc      	b.n	801d5d8 <LMM001_realloc+0x1ac>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 801d45e:	b672      	cpsid	i
  // to the new block, and then free the old block.
  //
  // While this will work, we end up doing a lot of possibly unnecessary
  // copying. So first, let's figure out how many blocks we'll need.

  blocks = LMM001_lblocks( size );
 801d460:	6878      	ldr	r0, [r7, #4]
 801d462:	f7ff fd0f 	bl	801ce84 <LMM001_lblocks>
 801d466:	4603      	mov	r3, r0
 801d468:	83bb      	strh	r3, [r7, #28]

  // Figure out which block we're in. Note the use of truncated division...


  c = (uint16_t)(((uint32_t)MemPtr- (uint32_t)(&(HandlePtr->umm_heap[0])))/sizeof(LMM001_BlockType));
 801d46a:	68ba      	ldr	r2, [r7, #8]
 801d46c:	68fb      	ldr	r3, [r7, #12]
 801d46e:	681b      	ldr	r3, [r3, #0]
 801d470:	1ad3      	subs	r3, r2, r3
 801d472:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801d476:	83fb      	strh	r3, [r7, #30]
					  
  // Figure out how big this block is...

  blockSize = (UMM_NBLOCK(HandlePtr,c) - c);
 801d478:	68fb      	ldr	r3, [r7, #12]
 801d47a:	681a      	ldr	r2, [r3, #0]
 801d47c:	8bfb      	ldrh	r3, [r7, #30]
 801d47e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d482:	18d3      	adds	r3, r2, r3
 801d484:	881b      	ldrh	r3, [r3, #0]
 801d486:	b29a      	uxth	r2, r3
 801d488:	8bfb      	ldrh	r3, [r7, #30]
 801d48a:	1ad3      	subs	r3, r2, r3
 801d48c:	837b      	strh	r3, [r7, #26]

  // Figure out how many bytes are in this block
    
  curSize   = (blockSize*sizeof(LMM001_BlockType))-(sizeof(((LMM001_BlockType *)0)->header));
 801d48e:	8b7b      	ldrh	r3, [r7, #26]
 801d490:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d494:	f1a3 0304 	sub.w	r3, r3, #4
 801d498:	617b      	str	r3, [r7, #20]

  // Ok, now that we're here, we know the block number of the original chunk
  // of memory, and we know how much new memory we want, and we know the original
  // block size...

  if( blockSize == blocks ) {
 801d49a:	8b7a      	ldrh	r2, [r7, #26]
 801d49c:	8bbb      	ldrh	r3, [r7, #28]
 801d49e:	429a      	cmp	r2, r3
 801d4a0:	d102      	bne.n	801d4a8 <LMM001_realloc+0x7c>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 801d4a2:	b662      	cpsie	i

    // Release the critical section...
    //
    LMM001_CRITICAL_EXIT();

    return( MemPtr );
 801d4a4:	68bb      	ldr	r3, [r7, #8]
 801d4a6:	e097      	b.n	801d5d8 <LMM001_realloc+0x1ac>
  // way, try to assimilate up to the next block before doing anything...
  //
  // If it's still too small, we have to free it anyways and it will save the
  // assimilation step later in free :-)

  LMM001_l_assimilate_up(HandlePtr, c );
 801d4a8:	8bfb      	ldrh	r3, [r7, #30]
 801d4aa:	68f8      	ldr	r0, [r7, #12]
 801d4ac:	4619      	mov	r1, r3
 801d4ae:	f7ff fda3 	bl	801cff8 <LMM001_l_assimilate_up>
  // Now check if it might help to assimilate down, but don't actually
  // do the downward assimilation unless the resulting block will hold the
  // new request! If this block of code runs, then the new block will
  // either fit the request exactly, or be larger than the request.

  if( (UMM_NBLOCK(HandlePtr,UMM_PBLOCK(HandlePtr,c)) & UMM_FREELIST_MASK) &&
 801d4b2:	68fb      	ldr	r3, [r7, #12]
 801d4b4:	681a      	ldr	r2, [r3, #0]
 801d4b6:	68fb      	ldr	r3, [r7, #12]
 801d4b8:	6819      	ldr	r1, [r3, #0]
 801d4ba:	8bfb      	ldrh	r3, [r7, #30]
 801d4bc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d4c0:	18cb      	adds	r3, r1, r3
 801d4c2:	885b      	ldrh	r3, [r3, #2]
 801d4c4:	b29b      	uxth	r3, r3
 801d4c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d4ca:	18d3      	adds	r3, r2, r3
 801d4cc:	881b      	ldrh	r3, [r3, #0]
 801d4ce:	b29b      	uxth	r3, r3
 801d4d0:	b29b      	uxth	r3, r3
 801d4d2:	b21b      	sxth	r3, r3
 801d4d4:	2b00      	cmp	r3, #0
 801d4d6:	da3f      	bge.n	801d558 <LMM001_realloc+0x12c>
      (blocks <= (UMM_NBLOCK(HandlePtr,c)-UMM_PBLOCK(HandlePtr,c)))    ) {
 801d4d8:	8bba      	ldrh	r2, [r7, #28]
 801d4da:	68fb      	ldr	r3, [r7, #12]
 801d4dc:	6819      	ldr	r1, [r3, #0]
 801d4de:	8bfb      	ldrh	r3, [r7, #30]
 801d4e0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d4e4:	18cb      	adds	r3, r1, r3
 801d4e6:	881b      	ldrh	r3, [r3, #0]
 801d4e8:	b29b      	uxth	r3, r3
 801d4ea:	4619      	mov	r1, r3
 801d4ec:	68fb      	ldr	r3, [r7, #12]
 801d4ee:	6818      	ldr	r0, [r3, #0]
 801d4f0:	8bfb      	ldrh	r3, [r7, #30]
 801d4f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d4f6:	18c3      	adds	r3, r0, r3
 801d4f8:	885b      	ldrh	r3, [r3, #2]
 801d4fa:	b29b      	uxth	r3, r3
 801d4fc:	1acb      	subs	r3, r1, r3
  // Now check if it might help to assimilate down, but don't actually
  // do the downward assimilation unless the resulting block will hold the
  // new request! If this block of code runs, then the new block will
  // either fit the request exactly, or be larger than the request.

  if( (UMM_NBLOCK(HandlePtr,UMM_PBLOCK(HandlePtr,c)) & UMM_FREELIST_MASK) &&
 801d4fe:	429a      	cmp	r2, r3
 801d500:	dc2a      	bgt.n	801d558 <LMM001_realloc+0x12c>

    DBG_LOG_DEBUG( "realloc() could assimilate down %i blocks - fits!\n\r", c-UMM_PBLOCK(c) );

    // Disconnect the previous block from the FREE list

    LMM001_ldisconnect_from_free_list(HandlePtr, UMM_PBLOCK(HandlePtr,c) );
 801d502:	68fb      	ldr	r3, [r7, #12]
 801d504:	681a      	ldr	r2, [r3, #0]
 801d506:	8bfb      	ldrh	r3, [r7, #30]
 801d508:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d50c:	18d3      	adds	r3, r2, r3
 801d50e:	885b      	ldrh	r3, [r3, #2]
 801d510:	b29b      	uxth	r3, r3
 801d512:	68f8      	ldr	r0, [r7, #12]
 801d514:	4619      	mov	r1, r3
 801d516:	f7ff fd23 	bl	801cf60 <LMM001_ldisconnect_from_free_list>

    // Connect the previous block to the next block ... and then
    // realign the current block pointer

    c = LMM001_l_assimilate_down(HandlePtr,c, 0);
 801d51a:	8bfb      	ldrh	r3, [r7, #30]
 801d51c:	68f8      	ldr	r0, [r7, #12]
 801d51e:	4619      	mov	r1, r3
 801d520:	f04f 0200 	mov.w	r2, #0
 801d524:	f7ff fdc6 	bl	801d0b4 <LMM001_l_assimilate_down>
 801d528:	4603      	mov	r3, r0
 801d52a:	83fb      	strh	r3, [r7, #30]

    // Move the bytes down to the new block we just created, but be sure to move
    // only the original bytes.

    memmove( (void *)&UMM_DATA(HandlePtr,c), MemPtr, curSize );
 801d52c:	68fb      	ldr	r3, [r7, #12]
 801d52e:	681a      	ldr	r2, [r3, #0]
 801d530:	8bfb      	ldrh	r3, [r7, #30]
 801d532:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d536:	18d3      	adds	r3, r2, r3
 801d538:	f103 0304 	add.w	r3, r3, #4
 801d53c:	4618      	mov	r0, r3
 801d53e:	68b9      	ldr	r1, [r7, #8]
 801d540:	697a      	ldr	r2, [r7, #20]
 801d542:	f004 fcc1 	bl	8021ec8 <memmove>
 
    // And don't forget to adjust the pointer to the new block location!

    MemPtr    = (void *)&UMM_DATA(HandlePtr,c);
 801d546:	68fb      	ldr	r3, [r7, #12]
 801d548:	681a      	ldr	r2, [r3, #0]
 801d54a:	8bfb      	ldrh	r3, [r7, #30]
 801d54c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d550:	18d3      	adds	r3, r2, r3
 801d552:	f103 0304 	add.w	r3, r3, #4
 801d556:	60bb      	str	r3, [r7, #8]
  }

  // Now calculate the block size again...and we'll have three cases

  blockSize = (UMM_NBLOCK(HandlePtr,c) - c);
 801d558:	68fb      	ldr	r3, [r7, #12]
 801d55a:	681a      	ldr	r2, [r3, #0]
 801d55c:	8bfb      	ldrh	r3, [r7, #30]
 801d55e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d562:	18d3      	adds	r3, r2, r3
 801d564:	881b      	ldrh	r3, [r3, #0]
 801d566:	b29a      	uxth	r2, r3
 801d568:	8bfb      	ldrh	r3, [r7, #30]
 801d56a:	1ad3      	subs	r3, r2, r3
 801d56c:	837b      	strh	r3, [r7, #26]

  if( blockSize == blocks ) {
 801d56e:	8b7a      	ldrh	r2, [r7, #26]
 801d570:	8bbb      	ldrh	r3, [r7, #28]
 801d572:	429a      	cmp	r2, r3
 801d574:	d02e      	beq.n	801d5d4 <LMM001_realloc+0x1a8>
    // This space intentionally left blank - return the original pointer!

    DBG_LOG_DEBUG( "realloc the same size block - %i, do nothing\n", blocks );

  } else if (blockSize > blocks ) {
 801d576:	8b7a      	ldrh	r2, [r7, #26]
 801d578:	8bbb      	ldrh	r3, [r7, #28]
 801d57a:	429a      	cmp	r2, r3
 801d57c:	d917      	bls.n	801d5ae <LMM001_realloc+0x182>
    // New block is smaller than the old block, so just make a new block
    // at the end of this one and put it up on the free list...

    DBG_LOG_DEBUG( "realloc %i to a smaller block %i, shrink and free the leftover bits\n", blockSize, blocks );

    LMM001_lmake_new_block(HandlePtr, c, blocks, 0 );
 801d57e:	8bfa      	ldrh	r2, [r7, #30]
 801d580:	8bbb      	ldrh	r3, [r7, #28]
 801d582:	68f8      	ldr	r0, [r7, #12]
 801d584:	4611      	mov	r1, r2
 801d586:	461a      	mov	r2, r3
 801d588:	f04f 0300 	mov.w	r3, #0
 801d58c:	f7ff fc96 	bl	801cebc <LMM001_lmake_new_block>
    
    LMM001_free( HandlePtr,(void *)&UMM_DATA(HandlePtr,c+blocks) );
 801d590:	68fb      	ldr	r3, [r7, #12]
 801d592:	681a      	ldr	r2, [r3, #0]
 801d594:	8bf9      	ldrh	r1, [r7, #30]
 801d596:	8bbb      	ldrh	r3, [r7, #28]
 801d598:	18cb      	adds	r3, r1, r3
 801d59a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801d59e:	18d3      	adds	r3, r2, r3
 801d5a0:	f103 0304 	add.w	r3, r3, #4
 801d5a4:	68f8      	ldr	r0, [r7, #12]
 801d5a6:	4619      	mov	r1, r3
 801d5a8:	f7ff fdca 	bl	801d140 <LMM001_free>
 801d5ac:	e012      	b.n	801d5d4 <LMM001_realloc+0x1a8>
  } else {
    // New block is bigger than the old block...
    
    void *oldptr = MemPtr;
 801d5ae:	68bb      	ldr	r3, [r7, #8]
 801d5b0:	613b      	str	r3, [r7, #16]
    DBG_LOG_DEBUG( "realloc %i to a bigger block %i, make new, copy, and free the old\n", blockSize, blocks );

    // Now umm_malloc() a new/ one, copy the old data to the new block, and
    // free up the old block, but only if the malloc was sucessful!

    MemPtr = LMM001_malloc( HandlePtr,size );
 801d5b2:	68f8      	ldr	r0, [r7, #12]
 801d5b4:	6879      	ldr	r1, [r7, #4]
 801d5b6:	f7ff fe37 	bl	801d228 <LMM001_malloc>
 801d5ba:	60b8      	str	r0, [r7, #8]
	if(MemPtr != NULL) {
 801d5bc:	68bb      	ldr	r3, [r7, #8]
 801d5be:	2b00      	cmp	r3, #0
 801d5c0:	d004      	beq.n	801d5cc <LMM001_realloc+0x1a0>
       memcpy( MemPtr, oldptr, curSize );
 801d5c2:	68b8      	ldr	r0, [r7, #8]
 801d5c4:	6939      	ldr	r1, [r7, #16]
 801d5c6:	697a      	ldr	r2, [r7, #20]
 801d5c8:	f004 fbdc 	bl	8021d84 <memcpy>
    }

    LMM001_free( HandlePtr,oldptr );
 801d5cc:	68f8      	ldr	r0, [r7, #12]
 801d5ce:	6939      	ldr	r1, [r7, #16]
 801d5d0:	f7ff fdb6 	bl	801d140 <LMM001_free>
 801d5d4:	b662      	cpsie	i

  // Release the critical section...
  //
  LMM001_CRITICAL_EXIT();

  return( MemPtr );
 801d5d6:	68bb      	ldr	r3, [r7, #8]
}
 801d5d8:	4618      	mov	r0, r3
 801d5da:	f107 0720 	add.w	r7, r7, #32
 801d5de:	46bd      	mov	sp, r7
 801d5e0:	bd80      	pop	{r7, pc}
 801d5e2:	bf00      	nop

0801d5e4 <IO002_lInit>:
*******************************************************************************/
/*
*The function initialises the provided instance of IO002 app.
*/
static void IO002_lInit(const IO002_HandleType * handle)
{
 801d5e4:	b580      	push	{r7, lr}
 801d5e6:	b084      	sub	sp, #16
 801d5e8:	af00      	add	r7, sp, #0
 801d5ea:	6078      	str	r0, [r7, #4]
	/*Get the port pin assigned for the particular instance of IO002 handle*/
	uint32_t Pin = handle->PortPin;
 801d5ec:	687b      	ldr	r3, [r7, #4]
 801d5ee:	785b      	ldrb	r3, [r3, #1]
 801d5f0:	60fb      	str	r3, [r7, #12]
		
	/* Configuration of port pins based on User configuration */
	if(handle->IOCR_OE == 1U )
 801d5f2:	687b      	ldr	r3, [r7, #4]
 801d5f4:	69db      	ldr	r3, [r3, #28]
 801d5f6:	2b01      	cmp	r3, #1
 801d5f8:	d107      	bne.n	801d60a <IO002_lInit+0x26>
	{
		handle->PortRegs->OMR = (handle->OMR_PS << Pin);
 801d5fa:	687b      	ldr	r3, [r7, #4]
 801d5fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d5fe:	687a      	ldr	r2, [r7, #4]
 801d600:	6851      	ldr	r1, [r2, #4]
 801d602:	68fa      	ldr	r2, [r7, #12]
 801d604:	fa01 f202 	lsl.w	r2, r1, r2
 801d608:	605a      	str	r2, [r3, #4]
	}
  
#if(UC_FAMILY == 4) 
	/*XMC 4 family specific initialisation*/
	IO002_XMC4_lInit(handle,Pin);
 801d60a:	6878      	ldr	r0, [r7, #4]
 801d60c:	68f9      	ldr	r1, [r7, #12]
 801d60e:	f000 f825 	bl	801d65c <IO002_XMC4_lInit>
#endif

	/*Hardware control configuration*/
	if(handle->HW_SEL == 1U )
 801d612:	687b      	ldr	r3, [r7, #4]
 801d614:	68db      	ldr	r3, [r3, #12]
 801d616:	2b01      	cmp	r3, #1
 801d618:	d10b      	bne.n	801d632 <IO002_lInit+0x4e>
	{
		handle->PortRegs->HWSEL  |= ((uint32_t)2U << Pin);
 801d61a:	687b      	ldr	r3, [r7, #4]
 801d61c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d61e:	687a      	ldr	r2, [r7, #4]
 801d620:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801d622:	6f51      	ldr	r1, [r2, #116]	; 0x74
 801d624:	68fa      	ldr	r2, [r7, #12]
 801d626:	f04f 0002 	mov.w	r0, #2
 801d62a:	fa00 f202 	lsl.w	r2, r0, r2
 801d62e:	430a      	orrs	r2, r1
 801d630:	675a      	str	r2, [r3, #116]	; 0x74
	}

	/*Check input/output control output enable is true*/
	if(handle->IOCR_OE == 1U )
 801d632:	687b      	ldr	r3, [r7, #4]
 801d634:	69db      	ldr	r3, [r3, #28]
 801d636:	2b01      	cmp	r3, #1
 801d638:	d103      	bne.n	801d642 <IO002_lInit+0x5e>
    {
	    IO002_IOCR_OE_Enabled_lInit(handle,Pin);
 801d63a:	6878      	ldr	r0, [r7, #4]
 801d63c:	68f9      	ldr	r1, [r7, #12]
 801d63e:	f000 f85d 	bl	801d6fc <IO002_IOCR_OE_Enabled_lInit>
    }

	/*If output enable is false*/
	if(handle->IOCR_OE == (uint32_t)0 )
 801d642:	687b      	ldr	r3, [r7, #4]
 801d644:	69db      	ldr	r3, [r3, #28]
 801d646:	2b00      	cmp	r3, #0
 801d648:	d103      	bne.n	801d652 <IO002_lInit+0x6e>
	{
#if(UC_FAMILY == 1)
		IO002_XMC1_lInit(handle,Pin);
#endif

		IO002_IOCR_OE_Disabled_lInit(handle,Pin);
 801d64a:	6878      	ldr	r0, [r7, #4]
 801d64c:	68f9      	ldr	r1, [r7, #12]
 801d64e:	f000 f8c3 	bl	801d7d8 <IO002_IOCR_OE_Disabled_lInit>
	}
}
 801d652:	f107 0710 	add.w	r7, r7, #16
 801d656:	46bd      	mov	sp, r7
 801d658:	bd80      	pop	{r7, pc}
 801d65a:	bf00      	nop

0801d65c <IO002_XMC4_lInit>:
#if(UC_FAMILY == 4)
/*
*This function initialises the pad driver register for XMC4000 devices.
*/
static void IO002_XMC4_lInit(const IO002_HandleType * handle,uint32_t Pin)
{
 801d65c:	b480      	push	{r7}
 801d65e:	b083      	sub	sp, #12
 801d660:	af00      	add	r7, sp, #0
 801d662:	6078      	str	r0, [r7, #4]
 801d664:	6039      	str	r1, [r7, #0]
	if(handle->IOCR_OE == 1U )
 801d666:	687b      	ldr	r3, [r7, #4]
 801d668:	69db      	ldr	r3, [r3, #28]
 801d66a:	2b01      	cmp	r3, #1
 801d66c:	d141      	bne.n	801d6f2 <IO002_XMC4_lInit+0x96>
	{
		if(Pin < 8U)
 801d66e:	683b      	ldr	r3, [r7, #0]
 801d670:	2b07      	cmp	r3, #7
 801d672:	d81f      	bhi.n	801d6b4 <IO002_XMC4_lInit+0x58>
		{
		  if(handle->pdr0_ptr != NULL)
 801d674:	687b      	ldr	r3, [r7, #4]
 801d676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801d678:	2b00      	cmp	r3, #0
 801d67a:	d03a      	beq.n	801d6f2 <IO002_XMC4_lInit+0x96>
		  {
			  *handle->pdr0_ptr &= (uint32_t)(~(handle->PDR0_MSK));
 801d67c:	687b      	ldr	r3, [r7, #4]
 801d67e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801d680:	687a      	ldr	r2, [r7, #4]
 801d682:	6c52      	ldr	r2, [r2, #68]	; 0x44
 801d684:	6811      	ldr	r1, [r2, #0]
 801d686:	687a      	ldr	r2, [r7, #4]
 801d688:	6a92      	ldr	r2, [r2, #40]	; 0x28
 801d68a:	ea6f 0202 	mvn.w	r2, r2
 801d68e:	400a      	ands	r2, r1
 801d690:	601a      	str	r2, [r3, #0]
			  *handle->pdr0_ptr |= (uint32_t)((handle->PDR_PD << handle->PDR0_POS)
 801d692:	687b      	ldr	r3, [r7, #4]
 801d694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801d696:	687a      	ldr	r2, [r7, #4]
 801d698:	6c52      	ldr	r2, [r2, #68]	; 0x44
 801d69a:	6811      	ldr	r1, [r2, #0]
 801d69c:	687a      	ldr	r2, [r7, #4]
 801d69e:	6890      	ldr	r0, [r2, #8]
 801d6a0:	687a      	ldr	r2, [r7, #4]
 801d6a2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 801d6a4:	fa00 f002 	lsl.w	r0, r0, r2
														  & handle->PDR0_MSK);
 801d6a8:	687a      	ldr	r2, [r7, #4]
 801d6aa:	6a92      	ldr	r2, [r2, #40]	; 0x28
		if(Pin < 8U)
		{
		  if(handle->pdr0_ptr != NULL)
		  {
			  *handle->pdr0_ptr &= (uint32_t)(~(handle->PDR0_MSK));
			  *handle->pdr0_ptr |= (uint32_t)((handle->PDR_PD << handle->PDR0_POS)
 801d6ac:	4002      	ands	r2, r0
 801d6ae:	430a      	orrs	r2, r1
 801d6b0:	601a      	str	r2, [r3, #0]
 801d6b2:	e01e      	b.n	801d6f2 <IO002_XMC4_lInit+0x96>
														  & handle->PDR0_MSK);
		  }
		}
		else
		{
		  if(handle->pdr1_ptr != NULL)
 801d6b4:	687b      	ldr	r3, [r7, #4]
 801d6b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801d6b8:	2b00      	cmp	r3, #0
 801d6ba:	d01a      	beq.n	801d6f2 <IO002_XMC4_lInit+0x96>
		  {
			  *handle->pdr1_ptr  &= (uint32_t)(~(handle->PDR1_MSK));
 801d6bc:	687b      	ldr	r3, [r7, #4]
 801d6be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801d6c0:	687a      	ldr	r2, [r7, #4]
 801d6c2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 801d6c4:	6811      	ldr	r1, [r2, #0]
 801d6c6:	687a      	ldr	r2, [r7, #4]
 801d6c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 801d6ca:	ea6f 0202 	mvn.w	r2, r2
 801d6ce:	400a      	ands	r2, r1
 801d6d0:	601a      	str	r2, [r3, #0]
			  *handle->pdr1_ptr  |= (uint32_t)((handle->PDR_PD << handle->PDR1_POS)
 801d6d2:	687b      	ldr	r3, [r7, #4]
 801d6d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801d6d6:	687a      	ldr	r2, [r7, #4]
 801d6d8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 801d6da:	6811      	ldr	r1, [r2, #0]
 801d6dc:	687a      	ldr	r2, [r7, #4]
 801d6de:	6890      	ldr	r0, [r2, #8]
 801d6e0:	687a      	ldr	r2, [r7, #4]
 801d6e2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 801d6e4:	fa00 f002 	lsl.w	r0, r0, r2
														   & handle->PDR1_MSK);
 801d6e8:	687a      	ldr	r2, [r7, #4]
 801d6ea:	6b12      	ldr	r2, [r2, #48]	; 0x30
		else
		{
		  if(handle->pdr1_ptr != NULL)
		  {
			  *handle->pdr1_ptr  &= (uint32_t)(~(handle->PDR1_MSK));
			  *handle->pdr1_ptr  |= (uint32_t)((handle->PDR_PD << handle->PDR1_POS)
 801d6ec:	4002      	ands	r2, r0
 801d6ee:	430a      	orrs	r2, r1
 801d6f0:	601a      	str	r2, [r3, #0]
														   & handle->PDR1_MSK);
		  }
		}
	}
}
 801d6f2:	f107 070c 	add.w	r7, r7, #12
 801d6f6:	46bd      	mov	sp, r7
 801d6f8:	bc80      	pop	{r7}
 801d6fa:	4770      	bx	lr

0801d6fc <IO002_IOCR_OE_Enabled_lInit>:
#endif

/*This function initialises the input/output control registers.*/
static void IO002_IOCR_OE_Enabled_lInit(const IO002_HandleType * handle,
		                                                      uint32_t Pin)
{
 801d6fc:	b480      	push	{r7}
 801d6fe:	b083      	sub	sp, #12
 801d700:	af00      	add	r7, sp, #0
 801d702:	6078      	str	r0, [r7, #4]
 801d704:	6039      	str	r1, [r7, #0]
	if(Pin < 4U)
 801d706:	683b      	ldr	r3, [r7, #0]
 801d708:	2b03      	cmp	r3, #3
 801d70a:	d810      	bhi.n	801d72e <IO002_IOCR_OE_Enabled_lInit+0x32>
	{
		handle->PortRegs->IOCR0 |= (handle->IOCR << (3U+(Pin*8U)));
 801d70c:	687b      	ldr	r3, [r7, #4]
 801d70e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d710:	687a      	ldr	r2, [r7, #4]
 801d712:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801d714:	6911      	ldr	r1, [r2, #16]
 801d716:	687a      	ldr	r2, [r7, #4]
 801d718:	6a50      	ldr	r0, [r2, #36]	; 0x24
 801d71a:	683a      	ldr	r2, [r7, #0]
 801d71c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801d720:	f102 0203 	add.w	r2, r2, #3
 801d724:	fa00 f202 	lsl.w	r2, r0, r2
 801d728:	430a      	orrs	r2, r1
 801d72a:	611a      	str	r2, [r3, #16]
 801d72c:	e04f      	b.n	801d7ce <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 4U) && (Pin <= 7U))
 801d72e:	683b      	ldr	r3, [r7, #0]
 801d730:	2b03      	cmp	r3, #3
 801d732:	d917      	bls.n	801d764 <IO002_IOCR_OE_Enabled_lInit+0x68>
 801d734:	683b      	ldr	r3, [r7, #0]
 801d736:	2b07      	cmp	r3, #7
 801d738:	d814      	bhi.n	801d764 <IO002_IOCR_OE_Enabled_lInit+0x68>
	{
		Pin = (Pin - 4U);
 801d73a:	683b      	ldr	r3, [r7, #0]
 801d73c:	f1a3 0304 	sub.w	r3, r3, #4
 801d740:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR4 |= (handle->IOCR << (3U+(Pin*8U)));
 801d742:	687b      	ldr	r3, [r7, #4]
 801d744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d746:	687a      	ldr	r2, [r7, #4]
 801d748:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801d74a:	6951      	ldr	r1, [r2, #20]
 801d74c:	687a      	ldr	r2, [r7, #4]
 801d74e:	6a50      	ldr	r0, [r2, #36]	; 0x24
 801d750:	683a      	ldr	r2, [r7, #0]
 801d752:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801d756:	f102 0203 	add.w	r2, r2, #3
 801d75a:	fa00 f202 	lsl.w	r2, r0, r2
 801d75e:	430a      	orrs	r2, r1
 801d760:	615a      	str	r2, [r3, #20]
 801d762:	e034      	b.n	801d7ce <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 8U) && (Pin <= 11U))
 801d764:	683b      	ldr	r3, [r7, #0]
 801d766:	2b07      	cmp	r3, #7
 801d768:	d917      	bls.n	801d79a <IO002_IOCR_OE_Enabled_lInit+0x9e>
 801d76a:	683b      	ldr	r3, [r7, #0]
 801d76c:	2b0b      	cmp	r3, #11
 801d76e:	d814      	bhi.n	801d79a <IO002_IOCR_OE_Enabled_lInit+0x9e>
	{
		Pin = (Pin - 8U);
 801d770:	683b      	ldr	r3, [r7, #0]
 801d772:	f1a3 0308 	sub.w	r3, r3, #8
 801d776:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR8 |= (handle->IOCR << (3U+(Pin*8U)));
 801d778:	687b      	ldr	r3, [r7, #4]
 801d77a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d77c:	687a      	ldr	r2, [r7, #4]
 801d77e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801d780:	6991      	ldr	r1, [r2, #24]
 801d782:	687a      	ldr	r2, [r7, #4]
 801d784:	6a50      	ldr	r0, [r2, #36]	; 0x24
 801d786:	683a      	ldr	r2, [r7, #0]
 801d788:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801d78c:	f102 0203 	add.w	r2, r2, #3
 801d790:	fa00 f202 	lsl.w	r2, r0, r2
 801d794:	430a      	orrs	r2, r1
 801d796:	619a      	str	r2, [r3, #24]
 801d798:	e019      	b.n	801d7ce <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 12U) && (Pin <= 15U))
 801d79a:	683b      	ldr	r3, [r7, #0]
 801d79c:	2b0b      	cmp	r3, #11
 801d79e:	d916      	bls.n	801d7ce <IO002_IOCR_OE_Enabled_lInit+0xd2>
 801d7a0:	683b      	ldr	r3, [r7, #0]
 801d7a2:	2b0f      	cmp	r3, #15
 801d7a4:	d813      	bhi.n	801d7ce <IO002_IOCR_OE_Enabled_lInit+0xd2>
	{
		Pin = (Pin - 12U);
 801d7a6:	683b      	ldr	r3, [r7, #0]
 801d7a8:	f1a3 030c 	sub.w	r3, r3, #12
 801d7ac:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR12 |= (handle->IOCR << (3U+(Pin*8U)));
 801d7ae:	687b      	ldr	r3, [r7, #4]
 801d7b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d7b2:	687a      	ldr	r2, [r7, #4]
 801d7b4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801d7b6:	69d1      	ldr	r1, [r2, #28]
 801d7b8:	687a      	ldr	r2, [r7, #4]
 801d7ba:	6a50      	ldr	r0, [r2, #36]	; 0x24
 801d7bc:	683a      	ldr	r2, [r7, #0]
 801d7be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801d7c2:	f102 0203 	add.w	r2, r2, #3
 801d7c6:	fa00 f202 	lsl.w	r2, r0, r2
 801d7ca:	430a      	orrs	r2, r1
 801d7cc:	61da      	str	r2, [r3, #28]
	}
	else
	{
	}

}
 801d7ce:	f107 070c 	add.w	r7, r7, #12
 801d7d2:	46bd      	mov	sp, r7
 801d7d4:	bc80      	pop	{r7}
 801d7d6:	4770      	bx	lr

0801d7d8 <IO002_IOCR_OE_Disabled_lInit>:

/*This function initialises the input/output control registers when output 
enable is false*/
static void IO002_IOCR_OE_Disabled_lInit(const IO002_HandleType * handle,
		                                                      uint32_t Pin)
{
 801d7d8:	b480      	push	{r7}
 801d7da:	b083      	sub	sp, #12
 801d7dc:	af00      	add	r7, sp, #0
 801d7de:	6078      	str	r0, [r7, #4]
 801d7e0:	6039      	str	r1, [r7, #0]
	if(Pin < 4U)
 801d7e2:	683b      	ldr	r3, [r7, #0]
 801d7e4:	2b03      	cmp	r3, #3
 801d7e6:	d810      	bhi.n	801d80a <IO002_IOCR_OE_Disabled_lInit+0x32>
	{
		handle->PortRegs->IOCR0 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 801d7e8:	687b      	ldr	r3, [r7, #4]
 801d7ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d7ec:	687a      	ldr	r2, [r7, #4]
 801d7ee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801d7f0:	6911      	ldr	r1, [r2, #16]
 801d7f2:	687a      	ldr	r2, [r7, #4]
 801d7f4:	6950      	ldr	r0, [r2, #20]
 801d7f6:	683a      	ldr	r2, [r7, #0]
 801d7f8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801d7fc:	f102 0203 	add.w	r2, r2, #3
 801d800:	fa00 f202 	lsl.w	r2, r0, r2
 801d804:	430a      	orrs	r2, r1
 801d806:	611a      	str	r2, [r3, #16]
 801d808:	e04f      	b.n	801d8aa <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 4U) && (Pin <= 7U))
 801d80a:	683b      	ldr	r3, [r7, #0]
 801d80c:	2b03      	cmp	r3, #3
 801d80e:	d917      	bls.n	801d840 <IO002_IOCR_OE_Disabled_lInit+0x68>
 801d810:	683b      	ldr	r3, [r7, #0]
 801d812:	2b07      	cmp	r3, #7
 801d814:	d814      	bhi.n	801d840 <IO002_IOCR_OE_Disabled_lInit+0x68>
	{
		Pin = (Pin - 4U);
 801d816:	683b      	ldr	r3, [r7, #0]
 801d818:	f1a3 0304 	sub.w	r3, r3, #4
 801d81c:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR4 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 801d81e:	687b      	ldr	r3, [r7, #4]
 801d820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d822:	687a      	ldr	r2, [r7, #4]
 801d824:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801d826:	6951      	ldr	r1, [r2, #20]
 801d828:	687a      	ldr	r2, [r7, #4]
 801d82a:	6950      	ldr	r0, [r2, #20]
 801d82c:	683a      	ldr	r2, [r7, #0]
 801d82e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801d832:	f102 0203 	add.w	r2, r2, #3
 801d836:	fa00 f202 	lsl.w	r2, r0, r2
 801d83a:	430a      	orrs	r2, r1
 801d83c:	615a      	str	r2, [r3, #20]
 801d83e:	e034      	b.n	801d8aa <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 8U) && (Pin <= 11U))
 801d840:	683b      	ldr	r3, [r7, #0]
 801d842:	2b07      	cmp	r3, #7
 801d844:	d917      	bls.n	801d876 <IO002_IOCR_OE_Disabled_lInit+0x9e>
 801d846:	683b      	ldr	r3, [r7, #0]
 801d848:	2b0b      	cmp	r3, #11
 801d84a:	d814      	bhi.n	801d876 <IO002_IOCR_OE_Disabled_lInit+0x9e>
	{
		Pin = (Pin - 8U);
 801d84c:	683b      	ldr	r3, [r7, #0]
 801d84e:	f1a3 0308 	sub.w	r3, r3, #8
 801d852:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR8 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 801d854:	687b      	ldr	r3, [r7, #4]
 801d856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d858:	687a      	ldr	r2, [r7, #4]
 801d85a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801d85c:	6991      	ldr	r1, [r2, #24]
 801d85e:	687a      	ldr	r2, [r7, #4]
 801d860:	6950      	ldr	r0, [r2, #20]
 801d862:	683a      	ldr	r2, [r7, #0]
 801d864:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801d868:	f102 0203 	add.w	r2, r2, #3
 801d86c:	fa00 f202 	lsl.w	r2, r0, r2
 801d870:	430a      	orrs	r2, r1
 801d872:	619a      	str	r2, [r3, #24]
 801d874:	e019      	b.n	801d8aa <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 12U) && (Pin <= 15U))
 801d876:	683b      	ldr	r3, [r7, #0]
 801d878:	2b0b      	cmp	r3, #11
 801d87a:	d916      	bls.n	801d8aa <IO002_IOCR_OE_Disabled_lInit+0xd2>
 801d87c:	683b      	ldr	r3, [r7, #0]
 801d87e:	2b0f      	cmp	r3, #15
 801d880:	d813      	bhi.n	801d8aa <IO002_IOCR_OE_Disabled_lInit+0xd2>
	{
		Pin = (Pin - 12U);
 801d882:	683b      	ldr	r3, [r7, #0]
 801d884:	f1a3 030c 	sub.w	r3, r3, #12
 801d888:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR12 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 801d88a:	687b      	ldr	r3, [r7, #4]
 801d88c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d88e:	687a      	ldr	r2, [r7, #4]
 801d890:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801d892:	69d1      	ldr	r1, [r2, #28]
 801d894:	687a      	ldr	r2, [r7, #4]
 801d896:	6950      	ldr	r0, [r2, #20]
 801d898:	683a      	ldr	r2, [r7, #0]
 801d89a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801d89e:	f102 0203 	add.w	r2, r2, #3
 801d8a2:	fa00 f202 	lsl.w	r2, r0, r2
 801d8a6:	430a      	orrs	r2, r1
 801d8a8:	61da      	str	r2, [r3, #28]
	}
	else
	{
	}
}
 801d8aa:	f107 070c 	add.w	r7, r7, #12
 801d8ae:	46bd      	mov	sp, r7
 801d8b0:	bc80      	pop	{r7}
 801d8b2:	4770      	bx	lr

0801d8b4 <IO002_Init>:

/* Function to configure Port Pins based on user configuration & Higher App 
 * configurations.
 */
void IO002_Init(void)
{
 801d8b4:	b580      	push	{r7, lr}
 801d8b6:	b082      	sub	sp, #8
 801d8b8:	af00      	add	r7, sp, #0
	uint32_t i = (uint32_t)0;
 801d8ba:	f04f 0300 	mov.w	r3, #0
 801d8be:	607b      	str	r3, [r7, #4]
	/*Initialize IO for number of instances*/
	for(; i < IO002_NUM_INSTANCES;i++ )
 801d8c0:	e00d      	b.n	801d8de <IO002_Init+0x2a>
	{
		IO002_lInit(IO002_HandleArr[i]);
 801d8c2:	f240 13a4 	movw	r3, #420	; 0x1a4
 801d8c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801d8ca:	687a      	ldr	r2, [r7, #4]
 801d8cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d8d0:	4618      	mov	r0, r3
 801d8d2:	f7ff fe87 	bl	801d5e4 <IO002_lInit>
 */
void IO002_Init(void)
{
	uint32_t i = (uint32_t)0;
	/*Initialize IO for number of instances*/
	for(; i < IO002_NUM_INSTANCES;i++ )
 801d8d6:	687b      	ldr	r3, [r7, #4]
 801d8d8:	f103 0301 	add.w	r3, r3, #1
 801d8dc:	607b      	str	r3, [r7, #4]
 801d8de:	687b      	ldr	r3, [r7, #4]
 801d8e0:	2b00      	cmp	r3, #0
 801d8e2:	d0ee      	beq.n	801d8c2 <IO002_Init+0xe>
	{
		IO002_lInit(IO002_HandleArr[i]);
	}  
}
 801d8e4:	f107 0708 	add.w	r7, r7, #8
 801d8e8:	46bd      	mov	sp, r7
 801d8ea:	bd80      	pop	{r7, pc}

0801d8ec <IO002_ReadPin>:

/* 
*Function to read the Port Pin.
*/
inline uint32_t IO002_ReadPin(IO002_HandleType Handle)
{
 801d8ec:	b084      	sub	sp, #16
 801d8ee:	b480      	push	{r7}
 801d8f0:	af00      	add	r7, sp, #0
 801d8f2:	f107 0c04 	add.w	ip, r7, #4
 801d8f6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	return ((Handle.PortRegs->IN >> Handle.PortPin) & (uint32_t)1U);
 801d8fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801d8fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801d8fe:	797b      	ldrb	r3, [r7, #5]
 801d900:	fa22 f303 	lsr.w	r3, r2, r3
 801d904:	f003 0301 	and.w	r3, r3, #1
	
}
 801d908:	4618      	mov	r0, r3
 801d90a:	46bd      	mov	sp, r7
 801d90c:	bc80      	pop	{r7}
 801d90e:	b004      	add	sp, #16
 801d910:	4770      	bx	lr
 801d912:	bf00      	nop

0801d914 <IO002_SetPin>:

/*
* The function to set the chosen port pin to '1'
*/
inline void IO002_SetPin(IO002_HandleType Handle)
{
 801d914:	b084      	sub	sp, #16
 801d916:	b480      	push	{r7}
 801d918:	af00      	add	r7, sp, #0
 801d91a:	f107 0c04 	add.w	ip, r7, #4
 801d91e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR = ((uint32_t)1U << Handle.PortPin);
 801d922:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801d924:	797a      	ldrb	r2, [r7, #5]
 801d926:	f04f 0101 	mov.w	r1, #1
 801d92a:	fa01 f202 	lsl.w	r2, r1, r2
 801d92e:	605a      	str	r2, [r3, #4]
}
 801d930:	46bd      	mov	sp, r7
 801d932:	bc80      	pop	{r7}
 801d934:	b004      	add	sp, #16
 801d936:	4770      	bx	lr

0801d938 <IO002_ResetPin>:

/*
*The function to set the chosen port pin to '0'
*/
inline void IO002_ResetPin(IO002_HandleType Handle)
{
 801d938:	b084      	sub	sp, #16
 801d93a:	b480      	push	{r7}
 801d93c:	af00      	add	r7, sp, #0
 801d93e:	f107 0c04 	add.w	ip, r7, #4
 801d942:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR  = (0x10000UL << Handle.PortPin);
 801d946:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801d948:	797a      	ldrb	r2, [r7, #5]
 801d94a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 801d94e:	fa01 f202 	lsl.w	r2, r1, r2
 801d952:	605a      	str	r2, [r3, #4]
}
 801d954:	46bd      	mov	sp, r7
 801d956:	bc80      	pop	{r7}
 801d958:	b004      	add	sp, #16
 801d95a:	4770      	bx	lr

0801d95c <IO002_SetOutputValue>:

/*
*This function sets the chosen port pin with the boolean 'value' provided
*/
inline void IO002_SetOutputValue(IO002_HandleType Handle,uint32_t Value)
{
 801d95c:	b084      	sub	sp, #16
 801d95e:	b480      	push	{r7}
 801d960:	af00      	add	r7, sp, #0
 801d962:	f107 0c04 	add.w	ip, r7, #4
 801d966:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if(Value > (uint32_t)0)
 801d96a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801d96c:	2b00      	cmp	r3, #0
 801d96e:	d007      	beq.n	801d980 <IO002_SetOutputValue+0x24>
	{
		Handle.PortRegs->OMR = ((uint32_t)1U << Handle.PortPin);
 801d970:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801d972:	797a      	ldrb	r2, [r7, #5]
 801d974:	f04f 0101 	mov.w	r1, #1
 801d978:	fa01 f202 	lsl.w	r2, r1, r2
 801d97c:	605a      	str	r2, [r3, #4]
 801d97e:	e006      	b.n	801d98e <IO002_SetOutputValue+0x32>
	}
	else
	{
		Handle.PortRegs->OMR = (0x10000UL << Handle.PortPin);
 801d980:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801d982:	797a      	ldrb	r2, [r7, #5]
 801d984:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 801d988:	fa01 f202 	lsl.w	r2, r1, r2
 801d98c:	605a      	str	r2, [r3, #4]
	}
}
 801d98e:	46bd      	mov	sp, r7
 801d990:	bc80      	pop	{r7}
 801d992:	b004      	add	sp, #16
 801d994:	4770      	bx	lr
 801d996:	bf00      	nop

0801d998 <IO002_TogglePin>:

/*
* The function to toggle the chosen port pin.
*/
inline void IO002_TogglePin(IO002_HandleType Handle)
{
 801d998:	b084      	sub	sp, #16
 801d99a:	b480      	push	{r7}
 801d99c:	af00      	add	r7, sp, #0
 801d99e:	f107 0c04 	add.w	ip, r7, #4
 801d9a2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR  = (0x10001UL << Handle.PortPin);
 801d9a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801d9a8:	797a      	ldrb	r2, [r7, #5]
 801d9aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 801d9ae:	fa01 f202 	lsl.w	r2, r1, r2
 801d9b2:	605a      	str	r2, [r3, #4]
}
 801d9b4:	46bd      	mov	sp, r7
 801d9b6:	bc80      	pop	{r7}
 801d9b8:	b004      	add	sp, #16
 801d9ba:	4770      	bx	lr

0801d9bc <IO002_DisableOutputDriver>:

/*This function is a dummy definition for back ward compatibility*/
void IO002_DisableOutputDriver(const IO002_HandleType* Handle,
                                             IO002_InputModeType Mode)
{
 801d9bc:	b480      	push	{r7}
 801d9be:	b083      	sub	sp, #12
 801d9c0:	af00      	add	r7, sp, #0
 801d9c2:	6078      	str	r0, [r7, #4]
 801d9c4:	460b      	mov	r3, r1
 801d9c6:	70fb      	strb	r3, [r7, #3]
	  /* Removed the definition of this API in v1.0.18 Release, 
	  as output port pin configuration shall be done by higher level App */
}
 801d9c8:	f107 070c 	add.w	r7, r7, #12
 801d9cc:	46bd      	mov	sp, r7
 801d9ce:	bc80      	pop	{r7}
 801d9d0:	4770      	bx	lr
 801d9d2:	bf00      	nop

0801d9d4 <IO002_EnableOutputDriver>:

/*This function is a dummy definition for back ward compatibility*/
void IO002_EnableOutputDriver(const IO002_HandleType* Handle,IO002_OutputModeType Mode)
{
 801d9d4:	b480      	push	{r7}
 801d9d6:	b083      	sub	sp, #12
 801d9d8:	af00      	add	r7, sp, #0
 801d9da:	6078      	str	r0, [r7, #4]
 801d9dc:	460b      	mov	r3, r1
 801d9de:	70fb      	strb	r3, [r7, #3]
   /* Removed the definition of this API in v1.0.18 Release, as output port pin 
	  configuration shall be done by higher level App */
}
 801d9e0:	f107 070c 	add.w	r7, r7, #12
 801d9e4:	46bd      	mov	sp, r7
 801d9e6:	bc80      	pop	{r7}
 801d9e8:	4770      	bx	lr
 801d9ea:	bf00      	nop

0801d9ec <I2C001_lInit>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
 /* Initializes the App based on User provide configuration. */
 void I2C001_lInit (const I2C001Handle_type* I2CHandle)
{ 
 801d9ec:	b580      	push	{r7, lr}
 801d9ee:	b086      	sub	sp, #24
 801d9f0:	af00      	add	r7, sp, #0
 801d9f2:	6078      	str	r0, [r7, #4]
   uint32_t Brg_PDivValue = 0x00U;
 801d9f4:	f04f 0300 	mov.w	r3, #0
 801d9f8:	613b      	str	r3, [r7, #16]
   uint32_t Fdr_StepValue = 0x00U;  
 801d9fa:	f04f 0300 	mov.w	r3, #0
 801d9fe:	60fb      	str	r3, [r7, #12]
   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801da00:	687b      	ldr	r3, [r7, #4]
 801da02:	685b      	ldr	r3, [r3, #4]
 801da04:	617b      	str	r3, [r7, #20]

   /* <<<DD_I2C001_API_1>>>*/

   /** I2C initialization  */
   /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
   I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 801da06:	697b      	ldr	r3, [r7, #20]
 801da08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801da0a:	f023 0204 	bic.w	r2, r3, #4
 801da0e:	697b      	ldr	r3, [r7, #20]
 801da10:	641a      	str	r2, [r3, #64]	; 0x40

   /* Enable the USIC Channel */
   I2CRegs->KSCFG |= (((uint32_t) 0x01 & USIC_CH_KSCFG_MODEN_Msk)) | \
 801da12:	697b      	ldr	r3, [r7, #20]
 801da14:	68db      	ldr	r3, [r3, #12]
 801da16:	f043 0203 	orr.w	r2, r3, #3
 801da1a:	697b      	ldr	r3, [r7, #20]
 801da1c:	60da      	str	r2, [r3, #12]
    (((uint32_t)0x01 << USIC_CH_KSCFG_BPMODEN_Pos));
    
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
 801da1e:	687b      	ldr	r3, [r7, #4]
 801da20:	6899      	ldr	r1, [r3, #8]
 801da22:	f107 0210 	add.w	r2, r7, #16
 801da26:	f107 030c 	add.w	r3, r7, #12
 801da2a:	4608      	mov	r0, r1
 801da2c:	4611      	mov	r1, r2
 801da2e:	461a      	mov	r2, r3
 801da30:	f000 f8ba 	bl	801dba8 <I2C001_lConfigureBitRate>
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 801da34:	697b      	ldr	r3, [r7, #20]
 801da36:	691a      	ldr	r2, [r3, #16]
           ((((uint32_t)USIC_FRACTIONAL_DIV_SEL << USIC_CH_FDR_DM_Pos) & \
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
 801da38:	68fb      	ldr	r3, [r7, #12]
 801da3a:	ea4f 5383 	mov.w	r3, r3, lsl #22
 801da3e:	ea4f 5393 	mov.w	r3, r3, lsr #22
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 801da42:	4313      	orrs	r3, r2
 801da44:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 801da48:	697b      	ldr	r3, [r7, #20]
 801da4a:	611a      	str	r2, [r3, #16]
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
            USIC_CH_FDR_STEP_Msk));
   
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 801da4c:	687b      	ldr	r3, [r7, #4]
 801da4e:	689b      	ldr	r3, [r3, #8]
 801da50:	2b64      	cmp	r3, #100	; 0x64
 801da52:	d80f      	bhi.n	801da74 <I2C001_lInit+0x88>
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801da54:	697b      	ldr	r3, [r7, #20]
 801da56:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 801da58:	693b      	ldr	r3, [r7, #16]
 801da5a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 801da5e:	f04f 0300 	mov.w	r3, #0
 801da62:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801da66:	400b      	ands	r3, r1
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801da68:	4313      	orrs	r3, r2
 801da6a:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 801da6e:	697b      	ldr	r3, [r7, #20]
 801da70:	615a      	str	r2, [r3, #20]
 801da72:	e00e      	b.n	801da92 <I2C001_lInit+0xa6>
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 801da74:	697b      	ldr	r3, [r7, #20]
 801da76:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 801da78:	693b      	ldr	r3, [r7, #16]
 801da7a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 801da7e:	f04f 0300 	mov.w	r3, #0
 801da82:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801da86:	400b      	ands	r3, r1
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 801da88:	4313      	orrs	r3, r2
 801da8a:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 801da8e:	697b      	ldr	r3, [r7, #20]
 801da90:	615a      	str	r2, [r3, #20]
   /* Transmission Mode (TRM) = 3  */
   /* Passive Data Level (PDL) = 1 */
   /* Frame Length (FLE) = 63 (3F) */
   /* Word Length (WLE) = 7  */

   I2CRegs->SCTR |=  \
 801da92:	697b      	ldr	r3, [r7, #20]
 801da94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801da96:	f240 3303 	movw	r3, #771	; 0x303
 801da9a:	f2c0 733f 	movt	r3, #1855	; 0x73f
 801da9e:	4313      	orrs	r3, r2
 801daa0:	697a      	ldr	r2, [r7, #20]
 801daa2:	6353      	str	r3, [r2, #52]	; 0x34

       
   /* Configuration of USIC Transmit Control/Status Register */ 
   /* TBUF Data Enable (TDEN) = 1 */
   /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
   I2CRegs->TCSR |= ((((uint32_t)0x01 << USIC_CH_TCSR_TDEN_Pos) & \
 801daa4:	697b      	ldr	r3, [r7, #20]
 801daa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801daa8:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 801daac:	697b      	ldr	r3, [r7, #20]
 801daae:	639a      	str	r2, [r3, #56]	; 0x38
   /* Non-Acknowledge interrupt enabled */
   /* Arbitration Lost interrupt enabled */
   /* Slave read request interrupt enabled */
   /* Error interrupt enabled */
   /* Configuration of Protocol Control Register */ 
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 801dab0:	687b      	ldr	r3, [r7, #4]
 801dab2:	689b      	ldr	r3, [r3, #8]
 801dab4:	2b64      	cmp	r3, #100	; 0x64
 801dab6:	d804      	bhi.n	801dac2 <I2C001_lInit+0xd6>
   {
	   /* Symbol timing = 10 time quanta */
	   I2CRegs->PCR_IICMode |= (((((uint32_t)0x0U << \
 801dab8:	697b      	ldr	r3, [r7, #20]
 801daba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801dabc:	697b      	ldr	r3, [r7, #20]
 801dabe:	63da      	str	r2, [r3, #60]	; 0x3c
 801dac0:	e005      	b.n	801dace <I2C001_lInit+0xe2>
			                         (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }
   else
   {
	   /* Symbol timing = 25 time quanta */
  	 I2CRegs->PCR_IICMode |= (((((uint32_t)0x1U << \
 801dac2:	697b      	ldr	r3, [r7, #20]
 801dac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801dac6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 801daca:	697b      	ldr	r3, [r7, #20]
 801dacc:	63da      	str	r2, [r3, #60]	; 0x3c
                            	USIC_CH_PCR_IICMode_STIM_Pos)) & \
                        			(uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }

   if(I2CHandle->StartCondRecvIntEn)
 801dace:	687b      	ldr	r3, [r7, #4]
 801dad0:	7c1b      	ldrb	r3, [r3, #16]
 801dad2:	2b00      	cmp	r3, #0
 801dad4:	d005      	beq.n	801dae2 <I2C001_lInit+0xf6>
   {
     /* Enable Start Condition Recv Interrupt*/  
     I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR18_Pos) & \
 801dad6:	697b      	ldr	r3, [r7, #20]
 801dad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801dada:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 801dade:	697b      	ldr	r3, [r7, #20]
 801dae0:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR18_Msk); 
   }
      
   if(I2CHandle->RepStartCondRecvIntEn)
 801dae2:	687b      	ldr	r3, [r7, #4]
 801dae4:	7c5b      	ldrb	r3, [r3, #17]
 801dae6:	2b00      	cmp	r3, #0
 801dae8:	d005      	beq.n	801daf6 <I2C001_lInit+0x10a>
   {
    	/* Enable Repeated Start Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01 << USIC_CH_PCR_CTR19_Pos) & \
 801daea:	697b      	ldr	r3, [r7, #20]
 801daec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801daee:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 801daf2:	697b      	ldr	r3, [r7, #20]
 801daf4:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR19_Msk); 
   }
     
   if(I2CHandle->StopCondRecvIntEn)
 801daf6:	687b      	ldr	r3, [r7, #4]
 801daf8:	7c9b      	ldrb	r3, [r3, #18]
 801dafa:	2b00      	cmp	r3, #0
 801dafc:	d005      	beq.n	801db0a <I2C001_lInit+0x11e>
   {
     	/* Enable Stop Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR20_Pos) & \
 801dafe:	697b      	ldr	r3, [r7, #20]
 801db00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801db02:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 801db06:	697b      	ldr	r3, [r7, #20]
 801db08:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR20_Msk); 
   }
      
   if(I2CHandle->NackDetectIntEn)
 801db0a:	687b      	ldr	r3, [r7, #4]
 801db0c:	7cdb      	ldrb	r3, [r3, #19]
 801db0e:	2b00      	cmp	r3, #0
 801db10:	d005      	beq.n	801db1e <I2C001_lInit+0x132>
   {
     	/* Enable Non Ack Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR21_Pos) & \
 801db12:	697b      	ldr	r3, [r7, #20]
 801db14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801db16:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 801db1a:	697b      	ldr	r3, [r7, #20]
 801db1c:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR21_Msk); 
   }
      
   if(I2CHandle->ArbLostIntEn)
 801db1e:	687b      	ldr	r3, [r7, #4]
 801db20:	7d1b      	ldrb	r3, [r3, #20]
 801db22:	2b00      	cmp	r3, #0
 801db24:	d005      	beq.n	801db32 <I2C001_lInit+0x146>
   {
    	/* Enable Arbitration lost Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR22_Pos) & \
 801db26:	697b      	ldr	r3, [r7, #20]
 801db28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801db2a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 801db2e:	697b      	ldr	r3, [r7, #20]
 801db30:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR22_Msk); 
   }
      
   if(I2CHandle->ErrorIntEn)
 801db32:	687b      	ldr	r3, [r7, #4]
 801db34:	7d5b      	ldrb	r3, [r3, #21]
 801db36:	2b00      	cmp	r3, #0
 801db38:	d005      	beq.n	801db46 <I2C001_lInit+0x15a>
   {
    	/* Enable IIC Error Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR24_Pos) & \
 801db3a:	697b      	ldr	r3, [r7, #20]
 801db3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801db3e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 801db42:	697b      	ldr	r3, [r7, #20]
 801db44:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR24_Msk); 
   }
      
   if(I2CHandle->AckIntEn)
 801db46:	687b      	ldr	r3, [r7, #4]
 801db48:	7d9b      	ldrb	r3, [r3, #22]
 801db4a:	2b00      	cmp	r3, #0
 801db4c:	d005      	beq.n	801db5a <I2C001_lInit+0x16e>
   {
    	/*  Enable Ack  Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR30_Pos) & \
 801db4e:	697b      	ldr	r3, [r7, #20]
 801db50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801db52:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 801db56:	697b      	ldr	r3, [r7, #20]
 801db58:	63da      	str	r2, [r3, #60]	; 0x3c
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 801db5a:	697b      	ldr	r3, [r7, #20]
 801db5c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
             ((((uint32_t)I2CHandle->TxLimit << USIC_CH_TBCTR_LIMIT_Pos ) & \
 801db60:	687b      	ldr	r3, [r7, #4]
 801db62:	7b1b      	ldrb	r3, [r3, #12]
 801db64:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801db68:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 801db6c:	431a      	orrs	r2, r3
 801db6e:	697b      	ldr	r3, [r7, #20]
 801db70:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 801db74:	697b      	ldr	r3, [r7, #20]
 801db76:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
 801db7a:	687b      	ldr	r3, [r7, #4]
 801db7c:	7b5b      	ldrb	r3, [r3, #13]
 801db7e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801db82:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 801db86:	4313      	orrs	r3, r2
 801db88:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 801db8c:	697b      	ldr	r3, [r7, #20]
 801db8e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
	 			         USIC_CH_RBCTR_LIMIT_Msk) |  \
                (((uint32_t)0x01 << USIC_CH_RBCTR_LOF_Pos) & \
                USIC_CH_RBCTR_LOF_Msk));
   I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 801db92:	697b      	ldr	r3, [r7, #20]
 801db94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801db96:	f043 0204 	orr.w	r2, r3, #4
 801db9a:	697b      	ldr	r3, [r7, #20]
 801db9c:	641a      	str	r2, [r3, #64]	; 0x40
}
 801db9e:	f107 0718 	add.w	r7, r7, #24
 801dba2:	46bd      	mov	sp, r7
 801dba4:	bd80      	pop	{r7, pc}
 801dba6:	bf00      	nop

0801dba8 <I2C001_lConfigureBitRate>:


/* Give optimized PDIV and STEP value for the given baud rate */ 
void I2C001_lConfigureBitRate\
                    (uint32_t BitRate,uint32_t* PDivValue,uint32_t* StepValue)
{
 801dba8:	b480      	push	{r7}
 801dbaa:	b089      	sub	sp, #36	; 0x24
 801dbac:	af00      	add	r7, sp, #0
 801dbae:	60f8      	str	r0, [r7, #12]
 801dbb0:	60b9      	str	r1, [r7, #8]
 801dbb2:	607a      	str	r2, [r7, #4]
  float ratio = (float)0.0;
 801dbb4:	f04f 0300 	mov.w	r3, #0
 801dbb8:	61fb      	str	r3, [r7, #28]
  float TempBitrate = ((float)BitRate * ((float)1000));
 801dbba:	edd7 7a03 	vldr	s15, [r7, #12]
 801dbbe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801dbc2:	eddf 7a59 	vldr	s15, [pc, #356]	; 801dd28 <I2C001_lConfigureBitRate+0x180>
 801dbc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 801dbca:	edc7 7a04 	vstr	s15, [r7, #16]
  float TempPdiv = (float)0.0;
 801dbce:	f04f 0300 	mov.w	r3, #0
 801dbd2:	61bb      	str	r3, [r7, #24]
  float TempStep = (float)0.0;
 801dbd4:	f04f 0300 	mov.w	r3, #0
 801dbd8:	617b      	str	r3, [r7, #20]

  if(TempBitrate <= 100000.0)
 801dbda:	ed97 7a04 	vldr	s14, [r7, #16]
 801dbde:	eddf 7a53 	vldr	s15, [pc, #332]	; 801dd2c <I2C001_lConfigureBitRate+0x184>
 801dbe2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801dbe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dbea:	d808      	bhi.n	801dbfe <I2C001_lConfigureBitRate+0x56>
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 801dbec:	ed9f 7a50 	vldr	s14, [pc, #320]	; 801dd30 <I2C001_lConfigureBitRate+0x188>
 801dbf0:	edd7 7a04 	vldr	s15, [r7, #16]
 801dbf4:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801dbf8:	edc7 7a07 	vstr	s15, [r7, #28]
 801dbfc:	e007      	b.n	801dc0e <I2C001_lConfigureBitRate+0x66>
             (((float)1 + (float)I2C_DCTQ1_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  else
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 801dbfe:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 801dd34 <I2C001_lConfigureBitRate+0x18c>
 801dc02:	edd7 7a04 	vldr	s15, [r7, #16]
 801dc06:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801dc0a:	edc7 7a07 	vstr	s15, [r7, #28]
             (((float)1 + (float)I2C_DCTQ2_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  /* Calculating optimum PDIV value */
  if( ratio <= (float)1)
 801dc0e:	ed97 7a07 	vldr	s14, [r7, #28]
 801dc12:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 801dc16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801dc1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dc1e:	d803      	bhi.n	801dc28 <I2C001_lConfigureBitRate+0x80>
  {
    TempPdiv = (float)0;
 801dc20:	f04f 0300 	mov.w	r3, #0
 801dc24:	61bb      	str	r3, [r7, #24]
 801dc26:	e015      	b.n	801dc54 <I2C001_lConfigureBitRate+0xac>
  }
  else
  {
    TempPdiv =  ratio - (float)1;
 801dc28:	ed97 7a07 	vldr	s14, [r7, #28]
 801dc2c:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 801dc30:	ee77 7a67 	vsub.f32	s15, s14, s15
 801dc34:	edc7 7a06 	vstr	s15, [r7, #24]
    if( TempPdiv > I2C001_MAX_VALUE)
 801dc38:	ed97 7a06 	vldr	s14, [r7, #24]
 801dc3c:	eddf 7a3e 	vldr	s15, [pc, #248]	; 801dd38 <I2C001_lConfigureBitRate+0x190>
 801dc40:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801dc44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dc48:	dd04      	ble.n	801dc54 <I2C001_lConfigureBitRate+0xac>
    {
  	  TempPdiv = I2C001_MAX_VALUE;
 801dc4a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 801dc4e:	f2c4 437f 	movt	r3, #17535	; 0x447f
 801dc52:	61bb      	str	r3, [r7, #24]
    }
  }
  *PDivValue = (uint32_t)(TempPdiv);
 801dc54:	edd7 7a06 	vldr	s15, [r7, #24]
 801dc58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801dc5c:	68bb      	ldr	r3, [r7, #8]
 801dc5e:	edc3 7a00 	vstr	s15, [r3]
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
 801dc62:	ed97 7a04 	vldr	s14, [r7, #16]
 801dc66:	eddf 7a31 	vldr	s15, [pc, #196]	; 801dd2c <I2C001_lConfigureBitRate+0x184>
 801dc6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801dc6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dc72:	d81f      	bhi.n	801dcb4 <I2C001_lConfigureBitRate+0x10c>
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 801dc74:	ed97 7a04 	vldr	s14, [r7, #16]
 801dc78:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 801dc7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 801dc80:	eddf 7a2e 	vldr	s15, [pc, #184]	; 801dd3c <I2C001_lConfigureBitRate+0x194>
 801dc84:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 801dc88:	eddf 7a2d 	vldr	s15, [pc, #180]	; 801dd40 <I2C001_lConfigureBitRate+0x198>
 801dc8c:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 801dc90:	68bb      	ldr	r3, [r7, #8]
 801dc92:	edd3 7a00 	vldr	s15, [r3]
 801dc96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801dc9a:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 801dc9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 801dca2:	ee27 7a27 	vmul.f32	s14, s14, s15
  }
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 801dca6:	eddf 7a27 	vldr	s15, [pc, #156]	; 801dd44 <I2C001_lConfigureBitRate+0x19c>
 801dcaa:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801dcae:	edc7 7a05 	vstr	s15, [r7, #20]
 801dcb2:	e01e      	b.n	801dcf2 <I2C001_lConfigureBitRate+0x14a>
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 801dcb4:	ed97 7a04 	vldr	s14, [r7, #16]
 801dcb8:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 801dcbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 801dcc0:	eddf 7a1e 	vldr	s15, [pc, #120]	; 801dd3c <I2C001_lConfigureBitRate+0x194>
 801dcc4:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 801dcc8:	eddf 7a1d 	vldr	s15, [pc, #116]	; 801dd40 <I2C001_lConfigureBitRate+0x198>
 801dccc:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 801dcd0:	68bb      	ldr	r3, [r7, #8]
 801dcd2:	edd3 7a00 	vldr	s15, [r3]
 801dcd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801dcda:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 801dcde:	ee76 7aa7 	vadd.f32	s15, s13, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 801dce2:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 801dce6:	eddf 7a17 	vldr	s15, [pc, #92]	; 801dd44 <I2C001_lConfigureBitRate+0x19c>
 801dcea:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801dcee:	edc7 7a05 	vstr	s15, [r7, #20]
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  if(TempStep > I2C001_MAX_VALUE)
 801dcf2:	ed97 7a05 	vldr	s14, [r7, #20]
 801dcf6:	eddf 7a10 	vldr	s15, [pc, #64]	; 801dd38 <I2C001_lConfigureBitRate+0x190>
 801dcfa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801dcfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dd02:	dd04      	ble.n	801dd0e <I2C001_lConfigureBitRate+0x166>
  {
	  TempStep = I2C001_MAX_VALUE;
 801dd04:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 801dd08:	f2c4 437f 	movt	r3, #17535	; 0x447f
 801dd0c:	617b      	str	r3, [r7, #20]
  }
  *StepValue = (uint32_t)(TempStep);
 801dd0e:	edd7 7a05 	vldr	s15, [r7, #20]
 801dd12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801dd16:	687b      	ldr	r3, [r7, #4]
 801dd18:	edc3 7a00 	vstr	s15, [r3]
}
 801dd1c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801dd20:	46bd      	mov	sp, r7
 801dd22:	bc80      	pop	{r7}
 801dd24:	4770      	bx	lr
 801dd26:	bf00      	nop
 801dd28:	447a0000 	.word	0x447a0000
 801dd2c:	47c35000 	.word	0x47c35000
 801dd30:	4ab2d05e 	.word	0x4ab2d05e
 801dd34:	4a0f0d18 	.word	0x4a0f0d18
 801dd38:	447fc000 	.word	0x447fc000
 801dd3c:	44800000 	.word	0x44800000
 801dd40:	49742400 	.word	0x49742400
 801dd44:	42f00000 	.word	0x42f00000

0801dd48 <I2C001_Init>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
void I2C001_Init(void)
{
 801dd48:	b580      	push	{r7, lr}
 801dd4a:	af00      	add	r7, sp, #0
  /* Reset the Peripheral*/
  RESET001_DeassertReset(PER1_USIC2); 
 801dd4c:	f44f 7080 	mov.w	r0, #256	; 0x100
 801dd50:	f2c1 0000 	movt	r0, #4096	; 0x1000
 801dd54:	f7fc ff30 	bl	801abb8 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle0);          
 801dd58:	f248 00fc 	movw	r0, #33020	; 0x80fc
 801dd5c:	f6c0 0002 	movt	r0, #2050	; 0x802
 801dd60:	f7ff fe44 	bl	801d9ec <I2C001_lInit>
     /* Configuration of SCL Pin 5.2 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD2_Msk));
 801dd64:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801dd68:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801dd6c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801dd70:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801dd74:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801dd76:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 801dd7a:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD2_Pos) & PORT5_PDR0_PD2_Msk);       
 801dd7c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801dd80:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801dd84:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801dd88:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801dd8c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801dd8e:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->IOCR0 |= ((uint32_t)24 << 19);
 801dd90:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801dd94:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801dd98:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801dd9c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801dda0:	6912      	ldr	r2, [r2, #16]
 801dda2:	f442 0240 	orr.w	r2, r2, #12582912	; 0xc00000
 801dda6:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 2);          
 801dda8:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801ddac:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ddb0:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801ddb4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ddb8:	6852      	ldr	r2, [r2, #4]
 801ddba:	f042 0204 	orr.w	r2, r2, #4
 801ddbe:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 5.0 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD0_Msk));
 801ddc0:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801ddc4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ddc8:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801ddcc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ddd0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801ddd2:	f022 0207 	bic.w	r2, r2, #7
 801ddd6:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD0_Pos) & PORT5_PDR0_PD0_Msk);
 801ddd8:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801dddc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801dde0:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801dde4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801dde8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801ddea:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT5->IOCR0 |= ((uint32_t)24 << 3);
 801ddec:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801ddf0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ddf4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801ddf8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ddfc:	6912      	ldr	r2, [r2, #16]
 801ddfe:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 801de02:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 0);
 801de04:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801de08:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801de0c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801de10:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801de14:	6852      	ldr	r2, [r2, #4]
 801de16:	f042 0201 	orr.w	r2, r2, #1
 801de1a:	605a      	str	r2, [r3, #4]

}
 801de1c:	bd80      	pop	{r7, pc}
 801de1e:	bf00      	nop

0801de20 <I2C001_DeInit>:
 /* Function provide to reset the App to default values. */
 
void  I2C001_DeInit (void)
{
 801de20:	b480      	push	{r7}
 801de22:	af00      	add	r7, sp, #0
  /* <<<DD_I2C001_API_2>>>*/
  /* Redundant Api */
}
 801de24:	46bd      	mov	sp, r7
 801de26:	bc80      	pop	{r7}
 801de28:	4770      	bx	lr
 801de2a:	bf00      	nop

0801de2c <I2C001_Configure>:


/* Function which allows changing of bitrate at run time.*/
status_t  I2C001_Configure(const I2C001Handle_type* I2CHandle,uint32_t BitRate)
{
 801de2c:	b580      	push	{r7, lr}
 801de2e:	b086      	sub	sp, #24
 801de30:	af00      	add	r7, sp, #0
 801de32:	6078      	str	r0, [r7, #4]
 801de34:	6039      	str	r1, [r7, #0]
  uint32_t Brg_PDivValue = 0x00U;
 801de36:	f04f 0300 	mov.w	r3, #0
 801de3a:	60fb      	str	r3, [r7, #12]
  uint32_t Fdr_StepValue = 0x00U;
 801de3c:	f04f 0300 	mov.w	r3, #0
 801de40:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801de42:	687b      	ldr	r3, [r7, #4]
 801de44:	685b      	ldr	r3, [r3, #4]
 801de46:	617b      	str	r3, [r7, #20]
  status_t Status = (status_t)I2C001_FAIL; 
 801de48:	f04f 0304 	mov.w	r3, #4
 801de4c:	613b      	str	r3, [r7, #16]
 
  /* <<<DD_I2C001_API_3>>>*/    
  /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
  I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 801de4e:	697b      	ldr	r3, [r7, #20]
 801de50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801de52:	f023 0204 	bic.w	r2, r3, #4
 801de56:	697b      	ldr	r3, [r7, #20]
 801de58:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configuration of USIC Channel Fractional Divider */
  /* Get the optimum PDIV and STEP value for the given bitrate */
  I2C001_lConfigureBitRate(BitRate,&Brg_PDivValue,&Fdr_StepValue);    
 801de5a:	f107 020c 	add.w	r2, r7, #12
 801de5e:	f107 0308 	add.w	r3, r7, #8
 801de62:	6838      	ldr	r0, [r7, #0]
 801de64:	4611      	mov	r1, r2
 801de66:	461a      	mov	r2, r3
 801de68:	f7ff fe9e 	bl	801dba8 <I2C001_lConfigureBitRate>
      
  /* Fractional divider mode selected */
  I2CRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 801de6c:	697b      	ldr	r3, [r7, #20]
 801de6e:	691b      	ldr	r3, [r3, #16]
 801de70:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 801de74:	f023 0303 	bic.w	r3, r3, #3
 801de78:	697a      	ldr	r2, [r7, #20]
 801de7a:	6113      	str	r3, [r2, #16]
  I2CRegs->FDR |= (Fdr_StepValue & USIC_CH_FDR_STEP_Msk);
 801de7c:	697b      	ldr	r3, [r7, #20]
 801de7e:	691a      	ldr	r2, [r3, #16]
 801de80:	68bb      	ldr	r3, [r7, #8]
 801de82:	ea4f 5383 	mov.w	r3, r3, lsl #22
 801de86:	ea4f 5393 	mov.w	r3, r3, lsr #22
 801de8a:	431a      	orrs	r2, r3
 801de8c:	697b      	ldr	r3, [r7, #20]
 801de8e:	611a      	str	r2, [r3, #16]
              
  /* Configure BitRate */
  I2CRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk | USIC_CH_BRG_DCTQ_Msk | \
 801de90:	697b      	ldr	r3, [r7, #20]
 801de92:	695a      	ldr	r2, [r3, #20]
 801de94:	f248 03ff 	movw	r3, #33023	; 0x80ff
 801de98:	f6cf 4300 	movt	r3, #64512	; 0xfc00
 801de9c:	4013      	ands	r3, r2
 801de9e:	697a      	ldr	r2, [r7, #20]
 801dea0:	6153      	str	r3, [r2, #20]
	                    USIC_CH_BRG_PCTQ_Msk);
    		                           
  if(BitRate <= I2C001_BITRATE)
 801dea2:	683b      	ldr	r3, [r7, #0]
 801dea4:	2b64      	cmp	r3, #100	; 0x64
 801dea6:	d80f      	bhi.n	801dec8 <I2C001_Configure+0x9c>
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801dea8:	697b      	ldr	r3, [r7, #20]
 801deaa:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 801deac:	68fb      	ldr	r3, [r7, #12]
 801deae:	ea4f 4103 	mov.w	r1, r3, lsl #16
 801deb2:	f04f 0300 	mov.w	r3, #0
 801deb6:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801deba:	400b      	ands	r3, r1
    		                           
  if(BitRate <= I2C001_BITRATE)
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801debc:	4313      	orrs	r3, r2
 801debe:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 801dec2:	697b      	ldr	r3, [r7, #20]
 801dec4:	615a      	str	r2, [r3, #20]
 801dec6:	e00e      	b.n	801dee6 <I2C001_Configure+0xba>
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801dec8:	697b      	ldr	r3, [r7, #20]
 801deca:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 801decc:	68fb      	ldr	r3, [r7, #12]
 801dece:	ea4f 4103 	mov.w	r1, r3, lsl #16
 801ded2:	f04f 0300 	mov.w	r3, #0
 801ded6:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801deda:	400b      	ands	r3, r1
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801dedc:	4313      	orrs	r3, r2
 801dede:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 801dee2:	697b      	ldr	r3, [r7, #20]
 801dee4:	615a      	str	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
        USIC_CH_BRG_PDIV_Msk));
  }
      	 
  I2CRegs->PCR_IICMode &= ~(USIC_CH_PCR_IICMode_STIM_Msk);    
 801dee6:	697b      	ldr	r3, [r7, #20]
 801dee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801deea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 801deee:	697b      	ldr	r3, [r7, #20]
 801def0:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Configuration of Protocol Control Register */ 
  if(BitRate <= I2C001_BITRATE)
 801def2:	683b      	ldr	r3, [r7, #0]
 801def4:	2b64      	cmp	r3, #100	; 0x64
 801def6:	d804      	bhi.n	801df02 <I2C001_Configure+0xd6>
  {
     /* Symbol timing = 10 time quanta */
     I2CRegs->PCR_IICMode |= \
 801def8:	697b      	ldr	r3, [r7, #20]
 801defa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801defc:	697b      	ldr	r3, [r7, #20]
 801defe:	63da      	str	r2, [r3, #60]	; 0x3c
 801df00:	e005      	b.n	801df0e <I2C001_Configure+0xe2>
                                            USIC_CH_PCR_IICMode_STIM_Msk)); 
  }
  else
  {
     /* Symbol timing = 25 time quanta */
     I2CRegs->PCR_IICMode |= \
 801df02:	697b      	ldr	r3, [r7, #20]
 801df04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801df06:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 801df0a:	697b      	ldr	r3, [r7, #20]
 801df0c:	63da      	str	r2, [r3, #60]	; 0x3c
                 (((((uint32_t)0x1 << USIC_CH_PCR_IICMode_STIM_Pos)) & \
                                             USIC_CH_PCR_IICMode_STIM_Msk));  
  }
      	                            
  Status = (status_t)DAVEApp_SUCCESS;
 801df0e:	f04f 0300 	mov.w	r3, #0
 801df12:	613b      	str	r3, [r7, #16]
  /* Enable I2C mode */
  I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 801df14:	697b      	ldr	r3, [r7, #20]
 801df16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801df18:	f043 0204 	orr.w	r2, r3, #4
 801df1c:	697b      	ldr	r3, [r7, #20]
 801df1e:	641a      	str	r2, [r3, #64]	; 0x40
  
  return Status;
 801df20:	693b      	ldr	r3, [r7, #16]
}
 801df22:	4618      	mov	r0, r3
 801df24:	f107 0718 	add.w	r7, r7, #24
 801df28:	46bd      	mov	sp, r7
 801df2a:	bd80      	pop	{r7, pc}

0801df2c <I2C001_ReadData>:
/* This function reads out  the content of the USIC receive FIFO Buffer. 
 * Returns true in case FIFO is not empty.else  otherwise.
 *
 */
bool I2C001_ReadData(const I2C001Handle_type* I2CHandle, uint16_t* buffer)
{ 
 801df2c:	b480      	push	{r7}
 801df2e:	b085      	sub	sp, #20
 801df30:	af00      	add	r7, sp, #0
 801df32:	6078      	str	r0, [r7, #4]
 801df34:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 801df36:	f04f 0300 	mov.w	r3, #0
 801df3a:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801df3c:	687b      	ldr	r3, [r7, #4]
 801df3e:	685b      	ldr	r3, [r3, #4]
 801df40:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_4>>>*/
  if(USIC_ubIsRxFIFOempty(I2CRegs))
 801df42:	68bb      	ldr	r3, [r7, #8]
 801df44:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801df48:	f003 0308 	and.w	r3, r3, #8
 801df4c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801df50:	2b00      	cmp	r3, #0
 801df52:	d003      	beq.n	801df5c <I2C001_ReadData+0x30>
  {
    Result = (bool)FALSE;
 801df54:	f04f 0300 	mov.w	r3, #0
 801df58:	73fb      	strb	r3, [r7, #15]
 801df5a:	e009      	b.n	801df70 <I2C001_ReadData+0x44>
  }
  else
  {
    *buffer = (uint8_t)I2CRegs->OUTR;
 801df5c:	68bb      	ldr	r3, [r7, #8]
 801df5e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 801df62:	b2db      	uxtb	r3, r3
 801df64:	461a      	mov	r2, r3
 801df66:	683b      	ldr	r3, [r7, #0]
 801df68:	801a      	strh	r2, [r3, #0]
    Result = (bool)TRUE;
 801df6a:	f04f 0301 	mov.w	r3, #1
 801df6e:	73fb      	strb	r3, [r7, #15]
  }
  
  return Result;
 801df70:	7bfb      	ldrb	r3, [r7, #15]
}
 801df72:	4618      	mov	r0, r3
 801df74:	f107 0714 	add.w	r7, r7, #20
 801df78:	46bd      	mov	sp, r7
 801df7a:	bc80      	pop	{r7}
 801df7c:	4770      	bx	lr
 801df7e:	bf00      	nop

0801df80 <I2C001_WriteData>:
 * Returns true in case if the FIFO is not full else otherwise.
 *
 */
bool I2C001_WriteData \
                   (const I2C001Handle_type* I2CHandle,const I2C001_DataType* Data)
{
 801df80:	b480      	push	{r7}
 801df82:	b085      	sub	sp, #20
 801df84:	af00      	add	r7, sp, #0
 801df86:	6078      	str	r0, [r7, #4]
 801df88:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 801df8a:	f04f 0300 	mov.w	r3, #0
 801df8e:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801df90:	687b      	ldr	r3, [r7, #4]
 801df92:	685b      	ldr	r3, [r3, #4]
 801df94:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_5>>>*/
  do
  {
     if(I2CRegs->PSR_IICMode & USIC_CH_PSR_IICMode_WTDF_Msk)
 801df96:	68bb      	ldr	r3, [r7, #8]
 801df98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801df9a:	f003 0302 	and.w	r3, r3, #2
 801df9e:	2b00      	cmp	r3, #0
 801dfa0:	d003      	beq.n	801dfaa <I2C001_WriteData+0x2a>
     {
	     Result = (bool)FALSE;
 801dfa2:	f04f 0300 	mov.w	r3, #0
 801dfa6:	73fb      	strb	r3, [r7, #15]
       break;
 801dfa8:	e019      	b.n	801dfde <I2C001_WriteData+0x5e>
     }

     if(USIC_IsTxFIFOfull(I2CRegs))
 801dfaa:	68bb      	ldr	r3, [r7, #8]
 801dfac:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801dfb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801dfb4:	ea4f 3313 	mov.w	r3, r3, lsr #12
 801dfb8:	2b00      	cmp	r3, #0
 801dfba:	d003      	beq.n	801dfc4 <I2C001_WriteData+0x44>
     {
       Result = (bool)FALSE;
 801dfbc:	f04f 0300 	mov.w	r3, #0
 801dfc0:	73fb      	strb	r3, [r7, #15]
 801dfc2:	e00c      	b.n	801dfde <I2C001_WriteData+0x5e>
     }

     else
     {
       I2CRegs->IN[0] = \
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
 801dfc4:	683b      	ldr	r3, [r7, #0]
 801dfc6:	785b      	ldrb	r3, [r3, #1]
 801dfc8:	ea4f 2203 	mov.w	r2, r3, lsl #8
 801dfcc:	683b      	ldr	r3, [r7, #0]
 801dfce:	781b      	ldrb	r3, [r3, #0]
 801dfd0:	431a      	orrs	r2, r3
       Result = (bool)FALSE;
     }

     else
     {
       I2CRegs->IN[0] = \
 801dfd2:	68bb      	ldr	r3, [r7, #8]
 801dfd4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
       Result = (bool)TRUE;     
 801dfd8:	f04f 0301 	mov.w	r3, #1
 801dfdc:	73fb      	strb	r3, [r7, #15]
     }
  
  }while(0);
  return Result;
 801dfde:	7bfb      	ldrb	r3, [r7, #15]

}
 801dfe0:	4618      	mov	r0, r3
 801dfe2:	f107 0714 	add.w	r7, r7, #20
 801dfe6:	46bd      	mov	sp, r7
 801dfe8:	bc80      	pop	{r7}
 801dfea:	4770      	bx	lr

0801dfec <I2C001_GetFlagStatus>:
 *
 * */

status_t I2C001_GetFlagStatus \
               (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 801dfec:	b480      	push	{r7}
 801dfee:	b087      	sub	sp, #28
 801dff0:	af00      	add	r7, sp, #0
 801dff2:	6078      	str	r0, [r7, #4]
 801dff4:	460b      	mov	r3, r1
 801dff6:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)I2C001_RESET;
 801dff8:	f04f 0302 	mov.w	r3, #2
 801dffc:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 801dffe:	f04f 0300 	mov.w	r3, #0
 801e002:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801e004:	687b      	ldr	r3, [r7, #4]
 801e006:	685b      	ldr	r3, [r3, #4]
 801e008:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_I2C001_API_6>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 801e00a:	78fb      	ldrb	r3, [r7, #3]
 801e00c:	2b04      	cmp	r3, #4
 801e00e:	d80d      	bhi.n	801e02c <I2C001_GetFlagStatus+0x40>
  {
    TempValue = I2CRegs->PSR_IICMode;
 801e010:	68fb      	ldr	r3, [r7, #12]
 801e012:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801e014:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag + 10U ));
 801e016:	78fb      	ldrb	r3, [r7, #3]
 801e018:	f103 030a 	add.w	r3, r3, #10
 801e01c:	f04f 0201 	mov.w	r2, #1
 801e020:	fa02 f303 	lsl.w	r3, r2, r3
 801e024:	693a      	ldr	r2, [r7, #16]
 801e026:	4013      	ands	r3, r2
 801e028:	613b      	str	r3, [r7, #16]
 801e02a:	e035      	b.n	801e098 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 801e02c:	78fb      	ldrb	r3, [r7, #3]
 801e02e:	2b06      	cmp	r3, #6
 801e030:	d107      	bne.n	801e042 <I2C001_GetFlagStatus+0x56>
  {
    TempValue = I2CRegs->PSR_IICMode;
 801e032:	68fb      	ldr	r3, [r7, #12]
 801e034:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801e036:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 801e038:	693b      	ldr	r3, [r7, #16]
 801e03a:	f003 0320 	and.w	r3, r3, #32
 801e03e:	613b      	str	r3, [r7, #16]
 801e040:	e02a      	b.n	801e098 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 801e042:	78fb      	ldrb	r3, [r7, #3]
 801e044:	2b05      	cmp	r3, #5
 801e046:	d107      	bne.n	801e058 <I2C001_GetFlagStatus+0x6c>
  {
    TempValue = I2CRegs->PSR_IICMode;
 801e048:	68fb      	ldr	r3, [r7, #12]
 801e04a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801e04c:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 801e04e:	693b      	ldr	r3, [r7, #16]
 801e050:	f003 0302 	and.w	r3, r3, #2
 801e054:	613b      	str	r3, [r7, #16]
 801e056:	e01f      	b.n	801e098 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 801e058:	78fb      	ldrb	r3, [r7, #3]
 801e05a:	2b08      	cmp	r3, #8
 801e05c:	d80e      	bhi.n	801e07c <I2C001_GetFlagStatus+0x90>
  {
    TempValue = I2CRegs->TRBSR;
 801e05e:	68fb      	ldr	r3, [r7, #12]
 801e060:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801e064:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag - \
 801e066:	78fb      	ldrb	r3, [r7, #3]
 801e068:	f1a3 0307 	sub.w	r3, r3, #7
 801e06c:	f04f 0201 	mov.w	r2, #1
 801e070:	fa02 f303 	lsl.w	r3, r2, r3
 801e074:	693a      	ldr	r2, [r7, #16]
 801e076:	4013      	ands	r3, r2
 801e078:	613b      	str	r3, [r7, #16]
 801e07a:	e00d      	b.n	801e098 <I2C001_GetFlagStatus+0xac>
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
 801e07c:	68fb      	ldr	r3, [r7, #12]
 801e07e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801e082:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 801e084:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
 801e086:	f103 33ff 	add.w	r3, r3, #4294967295
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 801e08a:	f04f 0201 	mov.w	r2, #1
 801e08e:	fa02 f303 	lsl.w	r3, r2, r3
 801e092:	693a      	ldr	r2, [r7, #16]
 801e094:	4013      	ands	r3, r2
 801e096:	613b      	str	r3, [r7, #16]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
  }
  if(TempValue != 0x00U)
 801e098:	693b      	ldr	r3, [r7, #16]
 801e09a:	2b00      	cmp	r3, #0
 801e09c:	d002      	beq.n	801e0a4 <I2C001_GetFlagStatus+0xb8>
  {
    Status = (status_t)I2C001_SET;
 801e09e:	f04f 0303 	mov.w	r3, #3
 801e0a2:	617b      	str	r3, [r7, #20]
  }
  return Status;
 801e0a4:	697b      	ldr	r3, [r7, #20]
}
 801e0a6:	4618      	mov	r0, r3
 801e0a8:	f107 071c 	add.w	r7, r7, #28
 801e0ac:	46bd      	mov	sp, r7
 801e0ae:	bc80      	pop	{r7}
 801e0b0:	4770      	bx	lr
 801e0b2:	bf00      	nop

0801e0b4 <I2C001_ClearFlag>:

/* Clears the specified flag status.*/
void I2C001_ClearFlag\
                (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 801e0b4:	b480      	push	{r7}
 801e0b6:	b085      	sub	sp, #20
 801e0b8:	af00      	add	r7, sp, #0
 801e0ba:	6078      	str	r0, [r7, #4]
 801e0bc:	460b      	mov	r3, r1
 801e0be:	70fb      	strb	r3, [r7, #3]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801e0c0:	687b      	ldr	r3, [r7, #4]
 801e0c2:	685b      	ldr	r3, [r3, #4]
 801e0c4:	60fb      	str	r3, [r7, #12]

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 801e0c6:	78fb      	ldrb	r3, [r7, #3]
 801e0c8:	2b04      	cmp	r3, #4
 801e0ca:	d809      	bhi.n	801e0e0 <I2C001_ClearFlag+0x2c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 801e0cc:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
 801e0ce:	f103 030a 	add.w	r3, r3, #10
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 801e0d2:	f04f 0201 	mov.w	r2, #1
 801e0d6:	fa02 f203 	lsl.w	r2, r2, r3
 801e0da:	68fb      	ldr	r3, [r7, #12]
 801e0dc:	64da      	str	r2, [r3, #76]	; 0x4c
 801e0de:	e025      	b.n	801e12c <I2C001_ClearFlag+0x78>
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 801e0e0:	78fb      	ldrb	r3, [r7, #3]
 801e0e2:	2b06      	cmp	r3, #6
 801e0e4:	d104      	bne.n	801e0f0 <I2C001_ClearFlag+0x3c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 801e0e6:	68fb      	ldr	r3, [r7, #12]
 801e0e8:	f04f 0220 	mov.w	r2, #32
 801e0ec:	64da      	str	r2, [r3, #76]	; 0x4c
 801e0ee:	e01d      	b.n	801e12c <I2C001_ClearFlag+0x78>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 801e0f0:	78fb      	ldrb	r3, [r7, #3]
 801e0f2:	2b05      	cmp	r3, #5
 801e0f4:	d104      	bne.n	801e100 <I2C001_ClearFlag+0x4c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 801e0f6:	68fb      	ldr	r3, [r7, #12]
 801e0f8:	f04f 0202 	mov.w	r2, #2
 801e0fc:	64da      	str	r2, [r3, #76]	; 0x4c
 801e0fe:	e015      	b.n	801e12c <I2C001_ClearFlag+0x78>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 801e100:	78fb      	ldrb	r3, [r7, #3]
 801e102:	2b08      	cmp	r3, #8
 801e104:	d809      	bhi.n	801e11a <I2C001_ClearFlag+0x66>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
 801e106:	78fb      	ldrb	r3, [r7, #3]
 801e108:	f1a3 0307 	sub.w	r3, r3, #7
 801e10c:	f04f 0201 	mov.w	r2, #1
 801e110:	fa02 f203 	lsl.w	r2, r2, r3
 801e114:	68fb      	ldr	r3, [r7, #12]
 801e116:	64da      	str	r2, [r3, #76]	; 0x4c
 801e118:	e008      	b.n	801e12c <I2C001_ClearFlag+0x78>
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 801e11a:	78fb      	ldrb	r3, [r7, #3]
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
 801e11c:	f103 33ff 	add.w	r3, r3, #4294967295
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 801e120:	f04f 0201 	mov.w	r2, #1
 801e124:	fa02 f203 	lsl.w	r2, r2, r3
 801e128:	68fb      	ldr	r3, [r7, #12]
 801e12a:	64da      	str	r2, [r3, #76]	; 0x4c
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
  }
}
 801e12c:	f107 0714 	add.w	r7, r7, #20
 801e130:	46bd      	mov	sp, r7
 801e132:	bc80      	pop	{r7}
 801e134:	4770      	bx	lr
 801e136:	bf00      	nop

0801e138 <GMM001_Init>:
/*<<<DD_GMM001_API_1>>>*/
/* This function configures LMM001 handles using different RAM sections available
 * depending on the heap requirement.
 */
void GMM001_Init (void)
{
 801e138:	b580      	push	{r7, lr}
 801e13a:	af00      	add	r7, sp, #0
  
  
  memset ((void *)Heap_Bank1_Start, 0, LENGTH1);
 801e13c:	f64e 73b4 	movw	r3, #61364	; 0xefb4
 801e140:	f2c0 0300 	movt	r3, #0
 801e144:	f241 004c 	movw	r0, #4172	; 0x104c
 801e148:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801e14c:	f04f 0100 	mov.w	r1, #0
 801e150:	461a      	mov	r2, r3
 801e152:	f003 ff85 	bl	8022060 <memset>
  memset ((void *)Heap_Bank2_Start, 0, LENGTH2);
 801e156:	f248 0300 	movw	r3, #32768	; 0x8000
 801e15a:	f2c0 0300 	movt	r3, #0
 801e15e:	f240 0000 	movw	r0, #0
 801e162:	f2c3 0000 	movt	r0, #12288	; 0x3000
 801e166:	f04f 0100 	mov.w	r1, #0
 801e16a:	461a      	mov	r2, r3
 801e16c:	f003 ff78 	bl	8022060 <memset>
  memset ((void *)Heap_Bank3_Start, 0, LENGTH3);
 801e170:	f64f 0300 	movw	r3, #63488	; 0xf800
 801e174:	f2c0 0300 	movt	r3, #0
 801e178:	f640 0000 	movw	r0, #2048	; 0x800
 801e17c:	f2c1 0000 	movt	r0, #4096	; 0x1000
 801e180:	f04f 0100 	mov.w	r1, #0
 801e184:	461a      	mov	r2, r3
 801e186:	f003 ff6b 	bl	8022060 <memset>

/* Allocate Heap from RAM1 and RAM2 and RAM3*/  
/*<<<DD_GMM001_API_1_6>>>*/  
  GMM001_handle0.umm_heap = ((LMM001_BlockType *)Heap_Bank1_Start);
 801e18a:	f241 0344 	movw	r3, #4164	; 0x1044
 801e18e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801e192:	f241 024c 	movw	r2, #4172	; 0x104c
 801e196:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801e19a:	601a      	str	r2, [r3, #0]
  GMM001_handle0.umm_numblocks = (uint32_t)LENGTH1 / (sizeof(LMM001_BlockType));
 801e19c:	f64e 73b4 	movw	r3, #61364	; 0xefb4
 801e1a0:	f2c0 0300 	movt	r3, #0
 801e1a4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801e1a8:	b29a      	uxth	r2, r3
 801e1aa:	f241 0344 	movw	r3, #4164	; 0x1044
 801e1ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801e1b2:	809a      	strh	r2, [r3, #4]
  GMM001_handle1.umm_heap = ((LMM001_BlockType *)Heap_Bank2_Start);
 801e1b4:	f241 0334 	movw	r3, #4148	; 0x1034
 801e1b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801e1bc:	f240 0200 	movw	r2, #0
 801e1c0:	f2c3 0200 	movt	r2, #12288	; 0x3000
 801e1c4:	601a      	str	r2, [r3, #0]
  GMM001_handle1.umm_numblocks = (uint32_t)LENGTH2 / (sizeof(LMM001_BlockType));
 801e1c6:	f248 0300 	movw	r3, #32768	; 0x8000
 801e1ca:	f2c0 0300 	movt	r3, #0
 801e1ce:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801e1d2:	b29a      	uxth	r2, r3
 801e1d4:	f241 0334 	movw	r3, #4148	; 0x1034
 801e1d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801e1dc:	809a      	strh	r2, [r3, #4]
  GMM001_handle2.umm_heap = ((LMM001_BlockType *)Heap_Bank3_Start);
 801e1de:	f241 033c 	movw	r3, #4156	; 0x103c
 801e1e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801e1e6:	f640 0200 	movw	r2, #2048	; 0x800
 801e1ea:	f2c1 0200 	movt	r2, #4096	; 0x1000
 801e1ee:	601a      	str	r2, [r3, #0]
  GMM001_handle2.umm_numblocks = (uint32_t) LENGTH3/ (sizeof(LMM001_BlockType));
 801e1f0:	f64f 0300 	movw	r3, #63488	; 0xf800
 801e1f4:	f2c0 0300 	movt	r3, #0
 801e1f8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801e1fc:	b29a      	uxth	r2, r3
 801e1fe:	f241 033c 	movw	r3, #4156	; 0x103c
 801e202:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801e206:	809a      	strh	r2, [r3, #4]

  
}
 801e208:	bd80      	pop	{r7, pc}
 801e20a:	bf00      	nop

0801e20c <GMM001_malloc>:
/*<<<DD_GMM001_API_2>>>*/
/*
 * The function allocates memory of 'size' number of bytes.
 */
void * GMM001_malloc (uint32_t size)
{
 801e20c:	b580      	push	{r7, lr}
 801e20e:	b084      	sub	sp, #16
 801e210:	af00      	add	r7, sp, #0
 801e212:	6078      	str	r0, [r7, #4]
  void * MemPtr = NULL;
 801e214:	f04f 0300 	mov.w	r3, #0
 801e218:	60fb      	str	r3, [r7, #12]
  

/*<<<DD_GMM001_API_2_1>>>*/  
  MemPtr = LMM001_malloc(&GMM001_handle0, size);
 801e21a:	f241 0044 	movw	r0, #4164	; 0x1044
 801e21e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801e222:	6879      	ldr	r1, [r7, #4]
 801e224:	f7ff f800 	bl	801d228 <LMM001_malloc>
 801e228:	60f8      	str	r0, [r7, #12]
  if (MemPtr == NULL)
 801e22a:	68fb      	ldr	r3, [r7, #12]
 801e22c:	2b00      	cmp	r3, #0
 801e22e:	d112      	bne.n	801e256 <GMM001_malloc+0x4a>
  {
    MemPtr = LMM001_malloc(&GMM001_handle1, size);
 801e230:	f241 0034 	movw	r0, #4148	; 0x1034
 801e234:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801e238:	6879      	ldr	r1, [r7, #4]
 801e23a:	f7fe fff5 	bl	801d228 <LMM001_malloc>
 801e23e:	60f8      	str	r0, [r7, #12]
	if (MemPtr == NULL)
 801e240:	68fb      	ldr	r3, [r7, #12]
 801e242:	2b00      	cmp	r3, #0
 801e244:	d107      	bne.n	801e256 <GMM001_malloc+0x4a>
	{
		MemPtr = LMM001_malloc(&GMM001_handle2, size);
 801e246:	f241 003c 	movw	r0, #4156	; 0x103c
 801e24a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801e24e:	6879      	ldr	r1, [r7, #4]
 801e250:	f7fe ffea 	bl	801d228 <LMM001_malloc>
 801e254:	60f8      	str	r0, [r7, #12]
	}
  }

  
  return MemPtr;
 801e256:	68fb      	ldr	r3, [r7, #12]
}
 801e258:	4618      	mov	r0, r3
 801e25a:	f107 0710 	add.w	r7, r7, #16
 801e25e:	46bd      	mov	sp, r7
 801e260:	bd80      	pop	{r7, pc}
 801e262:	bf00      	nop

0801e264 <GMM001_realloc>:
/*<<<DD_GMM001_API_3>>>*/ 
/*
 * This function changes the size of a block of memory that was previously allocated with malloc().
 */
void * GMM001_realloc (uint32_t size, void * MemPtr)
{
 801e264:	b580      	push	{r7, lr}
 801e266:	b084      	sub	sp, #16
 801e268:	af00      	add	r7, sp, #0
 801e26a:	6078      	str	r0, [r7, #4]
 801e26c:	6039      	str	r1, [r7, #0]
  void * MemPtr1 = NULL;
 801e26e:	f04f 0300 	mov.w	r3, #0
 801e272:	60fb      	str	r3, [r7, #12]
  

  if (MemPtr == NULL)
 801e274:	683b      	ldr	r3, [r7, #0]
 801e276:	2b00      	cmp	r3, #0
 801e278:	d104      	bne.n	801e284 <GMM001_realloc+0x20>
  {
    return(GMM001_malloc(size));
 801e27a:	6878      	ldr	r0, [r7, #4]
 801e27c:	f7ff ffc6 	bl	801e20c <GMM001_malloc>
 801e280:	4603      	mov	r3, r0
 801e282:	e05a      	b.n	801e33a <GMM001_realloc+0xd6>
  }

/*<<<DD_GMM001_API_3_1>>>*/   
  if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank1_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank1_Start + LENGTH1)))
 801e284:	683a      	ldr	r2, [r7, #0]
 801e286:	f241 034c 	movw	r3, #4172	; 0x104c
 801e28a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801e28e:	429a      	cmp	r2, r3
 801e290:	d315      	bcc.n	801e2be <GMM001_realloc+0x5a>
 801e292:	6839      	ldr	r1, [r7, #0]
 801e294:	f241 024c 	movw	r2, #4172	; 0x104c
 801e298:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801e29c:	f64e 73b4 	movw	r3, #61364	; 0xefb4
 801e2a0:	f2c0 0300 	movt	r3, #0
 801e2a4:	18d3      	adds	r3, r2, r3
 801e2a6:	4299      	cmp	r1, r3
 801e2a8:	d809      	bhi.n	801e2be <GMM001_realloc+0x5a>
  {
    MemPtr1 = LMM001_realloc(&GMM001_handle0, MemPtr, size);
 801e2aa:	f241 0044 	movw	r0, #4164	; 0x1044
 801e2ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801e2b2:	6839      	ldr	r1, [r7, #0]
 801e2b4:	687a      	ldr	r2, [r7, #4]
 801e2b6:	f7ff f8b9 	bl	801d42c <LMM001_realloc>
 801e2ba:	60f8      	str	r0, [r7, #12]
 801e2bc:	e03c      	b.n	801e338 <GMM001_realloc+0xd4>
  }

/*<<<DD_GMM001_API_3_2>>>*/   
  else if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank2_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank2_Start + LENGTH2)))
 801e2be:	683a      	ldr	r2, [r7, #0]
 801e2c0:	f240 0300 	movw	r3, #0
 801e2c4:	f2c3 0300 	movt	r3, #12288	; 0x3000
 801e2c8:	429a      	cmp	r2, r3
 801e2ca:	d315      	bcc.n	801e2f8 <GMM001_realloc+0x94>
 801e2cc:	6839      	ldr	r1, [r7, #0]
 801e2ce:	f240 0200 	movw	r2, #0
 801e2d2:	f2c3 0200 	movt	r2, #12288	; 0x3000
 801e2d6:	f248 0300 	movw	r3, #32768	; 0x8000
 801e2da:	f2c0 0300 	movt	r3, #0
 801e2de:	18d3      	adds	r3, r2, r3
 801e2e0:	4299      	cmp	r1, r3
 801e2e2:	d809      	bhi.n	801e2f8 <GMM001_realloc+0x94>
  {
 	MemPtr1 = LMM001_realloc(&GMM001_handle1, MemPtr, size);
 801e2e4:	f241 0034 	movw	r0, #4148	; 0x1034
 801e2e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801e2ec:	6839      	ldr	r1, [r7, #0]
 801e2ee:	687a      	ldr	r2, [r7, #4]
 801e2f0:	f7ff f89c 	bl	801d42c <LMM001_realloc>
 801e2f4:	60f8      	str	r0, [r7, #12]
 801e2f6:	e01f      	b.n	801e338 <GMM001_realloc+0xd4>
  }

/*<<<DD_GMM001_API_3_3>>>*/   
  else if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank3_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank3_Start + LENGTH3)))
 801e2f8:	683a      	ldr	r2, [r7, #0]
 801e2fa:	f640 0300 	movw	r3, #2048	; 0x800
 801e2fe:	f2c1 0300 	movt	r3, #4096	; 0x1000
 801e302:	429a      	cmp	r2, r3
 801e304:	d315      	bcc.n	801e332 <GMM001_realloc+0xce>
 801e306:	6839      	ldr	r1, [r7, #0]
 801e308:	f640 0200 	movw	r2, #2048	; 0x800
 801e30c:	f2c1 0200 	movt	r2, #4096	; 0x1000
 801e310:	f64f 0300 	movw	r3, #63488	; 0xf800
 801e314:	f2c0 0300 	movt	r3, #0
 801e318:	18d3      	adds	r3, r2, r3
 801e31a:	4299      	cmp	r1, r3
 801e31c:	d809      	bhi.n	801e332 <GMM001_realloc+0xce>
  {
    MemPtr1 = LMM001_realloc(&GMM001_handle2, MemPtr, size);
 801e31e:	f241 003c 	movw	r0, #4156	; 0x103c
 801e322:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801e326:	6839      	ldr	r1, [r7, #0]
 801e328:	687a      	ldr	r2, [r7, #4]
 801e32a:	f7ff f87f 	bl	801d42c <LMM001_realloc>
 801e32e:	60f8      	str	r0, [r7, #12]
 801e330:	e002      	b.n	801e338 <GMM001_realloc+0xd4>
  }
  else 
  {
    MemPtr1 = NULL;
 801e332:	f04f 0300 	mov.w	r3, #0
 801e336:	60fb      	str	r3, [r7, #12]
  }
  
  return MemPtr1;
 801e338:	68fb      	ldr	r3, [r7, #12]
}
 801e33a:	4618      	mov	r0, r3
 801e33c:	f107 0710 	add.w	r7, r7, #16
 801e340:	46bd      	mov	sp, r7
 801e342:	bd80      	pop	{r7, pc}

0801e344 <GMM001_free>:
/*<<<DD_GMM001_API_4>>>*/ 
/*
 *  The function deallocates the memory pointed by Memptr.
 */
void GMM001_free (void * MemPtr)
{
 801e344:	b580      	push	{r7, lr}
 801e346:	b082      	sub	sp, #8
 801e348:	af00      	add	r7, sp, #0
 801e34a:	6078      	str	r0, [r7, #4]
  

/*<<<DD_GMM001_API_4_1>>>*/   
  if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank1_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank1_Start + LENGTH1)))
 801e34c:	687a      	ldr	r2, [r7, #4]
 801e34e:	f241 034c 	movw	r3, #4172	; 0x104c
 801e352:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801e356:	429a      	cmp	r2, r3
 801e358:	d312      	bcc.n	801e380 <GMM001_free+0x3c>
 801e35a:	6879      	ldr	r1, [r7, #4]
 801e35c:	f241 024c 	movw	r2, #4172	; 0x104c
 801e360:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801e364:	f64e 73b4 	movw	r3, #61364	; 0xefb4
 801e368:	f2c0 0300 	movt	r3, #0
 801e36c:	18d3      	adds	r3, r2, r3
 801e36e:	4299      	cmp	r1, r3
 801e370:	d806      	bhi.n	801e380 <GMM001_free+0x3c>
  {
    LMM001_free(&GMM001_handle0, MemPtr);
 801e372:	f241 0044 	movw	r0, #4164	; 0x1044
 801e376:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801e37a:	6879      	ldr	r1, [r7, #4]
 801e37c:	f7fe fee0 	bl	801d140 <LMM001_free>
  }

/*<<<DD_GMM001_API_4_2>>>*/   
  if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank2_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank2_Start + LENGTH2)))
 801e380:	687a      	ldr	r2, [r7, #4]
 801e382:	f240 0300 	movw	r3, #0
 801e386:	f2c3 0300 	movt	r3, #12288	; 0x3000
 801e38a:	429a      	cmp	r2, r3
 801e38c:	d312      	bcc.n	801e3b4 <GMM001_free+0x70>
 801e38e:	6879      	ldr	r1, [r7, #4]
 801e390:	f240 0200 	movw	r2, #0
 801e394:	f2c3 0200 	movt	r2, #12288	; 0x3000
 801e398:	f248 0300 	movw	r3, #32768	; 0x8000
 801e39c:	f2c0 0300 	movt	r3, #0
 801e3a0:	18d3      	adds	r3, r2, r3
 801e3a2:	4299      	cmp	r1, r3
 801e3a4:	d806      	bhi.n	801e3b4 <GMM001_free+0x70>
  {
    LMM001_free(&GMM001_handle1, MemPtr);
 801e3a6:	f241 0034 	movw	r0, #4148	; 0x1034
 801e3aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801e3ae:	6879      	ldr	r1, [r7, #4]
 801e3b0:	f7fe fec6 	bl	801d140 <LMM001_free>
  }

/*<<<DD_GMM001_API_4_3>>>*/   
  if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank3_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank3_Start + LENGTH3)))
 801e3b4:	687a      	ldr	r2, [r7, #4]
 801e3b6:	f640 0300 	movw	r3, #2048	; 0x800
 801e3ba:	f2c1 0300 	movt	r3, #4096	; 0x1000
 801e3be:	429a      	cmp	r2, r3
 801e3c0:	d312      	bcc.n	801e3e8 <GMM001_free+0xa4>
 801e3c2:	6879      	ldr	r1, [r7, #4]
 801e3c4:	f640 0200 	movw	r2, #2048	; 0x800
 801e3c8:	f2c1 0200 	movt	r2, #4096	; 0x1000
 801e3cc:	f64f 0300 	movw	r3, #63488	; 0xf800
 801e3d0:	f2c0 0300 	movt	r3, #0
 801e3d4:	18d3      	adds	r3, r2, r3
 801e3d6:	4299      	cmp	r1, r3
 801e3d8:	d806      	bhi.n	801e3e8 <GMM001_free+0xa4>
  {
    LMM001_free(&GMM001_handle2, MemPtr);
 801e3da:	f241 003c 	movw	r0, #4156	; 0x103c
 801e3de:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801e3e2:	6879      	ldr	r1, [r7, #4]
 801e3e4:	f7fe feac 	bl	801d140 <LMM001_free>
  }
  
}
 801e3e8:	f107 0708 	add.w	r7, r7, #8
 801e3ec:	46bd      	mov	sp, r7
 801e3ee:	bd80      	pop	{r7, pc}

0801e3f0 <ERU002_Init>:
/*
 * Function to initialize ERU channel
 */

void ERU002_Init(void)
{
 801e3f0:	b580      	push	{r7, lr}
 801e3f2:	b082      	sub	sp, #8
 801e3f4:	af00      	add	r7, sp, #0
  uint32_t Count;
  
  for (Count = 0U; Count<(uint32_t)ERU002_NUM_INSTANCES; Count++)
 801e3f6:	f04f 0300 	mov.w	r3, #0
 801e3fa:	607b      	str	r3, [r7, #4]
 801e3fc:	e00d      	b.n	801e41a <ERU002_Init+0x2a>
  {
	  ERU002_lInit(ERU002_HandleArray[Count]);
 801e3fe:	f240 13a8 	movw	r3, #424	; 0x1a8
 801e402:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801e406:	687a      	ldr	r2, [r7, #4]
 801e408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e40c:	4618      	mov	r0, r3
 801e40e:	f000 f80b 	bl	801e428 <ERU002_lInit>

void ERU002_Init(void)
{
  uint32_t Count;
  
  for (Count = 0U; Count<(uint32_t)ERU002_NUM_INSTANCES; Count++)
 801e412:	687b      	ldr	r3, [r7, #4]
 801e414:	f103 0301 	add.w	r3, r3, #1
 801e418:	607b      	str	r3, [r7, #4]
 801e41a:	687b      	ldr	r3, [r7, #4]
 801e41c:	2b00      	cmp	r3, #0
 801e41e:	d0ee      	beq.n	801e3fe <ERU002_Init+0xe>
  {
	  ERU002_lInit(ERU002_HandleArray[Count]);
  }
}
 801e420:	f107 0708 	add.w	r7, r7, #8
 801e424:	46bd      	mov	sp, r7
 801e426:	bd80      	pop	{r7, pc}

0801e428 <ERU002_lInit>:

void ERU002_lInit(const ERU002_HandleType * Handle)
{
 801e428:	b590      	push	{r4, r7, lr}
 801e42a:	b083      	sub	sp, #12
 801e42c:	af00      	add	r7, sp, #0
 801e42e:	6078      	str	r0, [r7, #4]
#if (UC_FAMILY == XMC4) 
  if (ERU1 == Handle->ERURegs)
 801e430:	687b      	ldr	r3, [r7, #4]
 801e432:	681a      	ldr	r2, [r3, #0]
 801e434:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801e438:	f2c4 0304 	movt	r3, #16388	; 0x4004
 801e43c:	429a      	cmp	r2, r3
 801e43e:	d10a      	bne.n	801e456 <ERU002_lInit+0x2e>
  {
	  /* Reset the ERU Unit 1*/
	  if(RESET001_GetStatus(PER0_ERU1) == 1)
 801e440:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 801e444:	f7fc fbf8 	bl	801ac38 <RESET001_GetStatus>
 801e448:	4603      	mov	r3, r0
 801e44a:	2b01      	cmp	r3, #1
 801e44c:	d103      	bne.n	801e456 <ERU002_lInit+0x2e>
	  {
	    /* De-assert the module */
	    RESET001_DeassertReset(PER0_ERU1);
 801e44e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 801e452:	f7fc fbb1 	bl	801abb8 <RESET001_DeassertReset>
	  	       SCU_CLK_CGATCLR0_ERU1_Pos, 1U);
	#endif
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
 801e456:	687b      	ldr	r3, [r7, #4]
 801e458:	681b      	ldr	r3, [r3, #0]
 801e45a:	687a      	ldr	r2, [r7, #4]
 801e45c:	6852      	ldr	r2, [r2, #4]
 801e45e:	6879      	ldr	r1, [r7, #4]
 801e460:	6809      	ldr	r1, [r1, #0]
 801e462:	6878      	ldr	r0, [r7, #4]
 801e464:	6840      	ldr	r0, [r0, #4]
 801e466:	f100 0008 	add.w	r0, r0, #8
 801e46a:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
 801e46e:	6879      	ldr	r1, [r7, #4]
 801e470:	6889      	ldr	r1, [r1, #8]
 801e472:	ea4f 1101 	mov.w	r1, r1, lsl #4
 801e476:	f001 0430 	and.w	r4, r1, #48	; 0x30
	                     ERU_EXOCON_GP_Msk) | \
	((uint32_t)( Handle->GEEN_Value << ERU_EXOCON_GEEN_Pos) & \
 801e47a:	6879      	ldr	r1, [r7, #4]
 801e47c:	68c9      	ldr	r1, [r1, #12]
 801e47e:	ea4f 0181 	mov.w	r1, r1, lsl #2
 801e482:	f001 0104 	and.w	r1, r1, #4
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
	                     ERU_EXOCON_GP_Msk) | \
 801e486:	4321      	orrs	r1, r4
	  	       SCU_CLK_CGATCLR0_ERU1_Pos, 1U);
	#endif
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
 801e488:	4301      	orrs	r1, r0
 801e48a:	f102 0208 	add.w	r2, r2, #8
 801e48e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
	                     ERU_EXOCON_GP_Msk) | \
	((uint32_t)( Handle->GEEN_Value << ERU_EXOCON_GEEN_Pos) & \
			ERU_EXOCON_GEEN_Msk));	  					 
 
}
 801e492:	f107 070c 	add.w	r7, r7, #12
 801e496:	46bd      	mov	sp, r7
 801e498:	bd90      	pop	{r4, r7, pc}
 801e49a:	bf00      	nop

0801e49c <ERU002_SetPeripheralTrigInputSrc>:
 *  ERU_OGU_y = SIGNAL_ERU_OGU_y1 for signal 0
 */

uint32_t  ERU002_SetPeripheralTrigInputSrc(const ERU002_HandleType *Handle, 
                                           uint32_t ERU_OGU_y)
{
 801e49c:	b480      	push	{r7}
 801e49e:	b085      	sub	sp, #20
 801e4a0:	af00      	add	r7, sp, #0
 801e4a2:	6078      	str	r0, [r7, #4]
 801e4a4:	6039      	str	r1, [r7, #0]
	 
	uint32_t status = 0;
 801e4a6:	f04f 0300 	mov.w	r3, #0
 801e4aa:	60fb      	str	r3, [r7, #12]
	
	ERU_GLOBAL_TypeDef *ERURegs = Handle->ERURegs;
 801e4ac:	687b      	ldr	r3, [r7, #4]
 801e4ae:	681b      	ldr	r3, [r3, #0]
 801e4b0:	60bb      	str	r3, [r7, #8]
	
	/* Check the OGU_y value */
	if( ( ERU_OGU_y <= ERU_OGU_Y_MAX ) && ( ERURegs != NULL) )
 801e4b2:	683b      	ldr	r3, [r7, #0]
 801e4b4:	2b03      	cmp	r3, #3
 801e4b6:	d81a      	bhi.n	801e4ee <ERU002_SetPeripheralTrigInputSrc+0x52>
 801e4b8:	68bb      	ldr	r3, [r7, #8]
 801e4ba:	2b00      	cmp	r3, #0
 801e4bc:	d017      	beq.n	801e4ee <ERU002_SetPeripheralTrigInputSrc+0x52>
	{
		/* ERUx_EXOCON[y]_ISS x =0 and 1, y = 0, 1, 2 and 3 */
		WR_REG(ERURegs->EXOCON[Handle->OutputChannel], ERU_EXOCON_ISS_Msk, 
 801e4be:	687b      	ldr	r3, [r7, #4]
 801e4c0:	685a      	ldr	r2, [r3, #4]
 801e4c2:	683b      	ldr	r3, [r7, #0]
 801e4c4:	f003 0103 	and.w	r1, r3, #3
 801e4c8:	687b      	ldr	r3, [r7, #4]
 801e4ca:	6858      	ldr	r0, [r3, #4]
 801e4cc:	68bb      	ldr	r3, [r7, #8]
 801e4ce:	f100 0008 	add.w	r0, r0, #8
 801e4d2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 801e4d6:	f023 0303 	bic.w	r3, r3, #3
 801e4da:	4319      	orrs	r1, r3
 801e4dc:	68bb      	ldr	r3, [r7, #8]
 801e4de:	f102 0208 	add.w	r2, r2, #8
 801e4e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		       ERU_EXOCON_ISS_Pos, ERU_OGU_y);
		
		status = ERU_INPUT_LEVEL_SET;
 801e4e6:	f04f 0301 	mov.w	r3, #1
 801e4ea:	60fb      	str	r3, [r7, #12]
 801e4ec:	e002      	b.n	801e4f4 <ERU002_SetPeripheralTrigInputSrc+0x58>
	}
	else
	{
		status = ERU_INVALID_INPUT;
 801e4ee:	f04f 030f 	mov.w	r3, #15
 801e4f2:	60fb      	str	r3, [r7, #12]
	}
	return status;
 801e4f4:	68fb      	ldr	r3, [r7, #12]
	
}
 801e4f6:	4618      	mov	r0, r3
 801e4f8:	f107 0714 	add.w	r7, r7, #20
 801e4fc:	46bd      	mov	sp, r7
 801e4fe:	bc80      	pop	{r7}
 801e500:	4770      	bx	lr
 801e502:	bf00      	nop

0801e504 <ERU002_GetPatternResult>:

/*
 * Function to get pattern result
 */
inline uint32_t ERU002_GetPatternResult(const ERU002_HandleType Handle)
{
 801e504:	b490      	push	{r4, r7}
 801e506:	b086      	sub	sp, #24
 801e508:	af00      	add	r7, sp, #0
 801e50a:	463c      	mov	r4, r7
 801e50c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t Status;
	
	Status = RD_REG(Handle.ERURegs->EXOCON[Handle.OutputChannel],
 801e510:	683b      	ldr	r3, [r7, #0]
 801e512:	687a      	ldr	r2, [r7, #4]
 801e514:	f102 0208 	add.w	r2, r2, #8
 801e518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e51c:	f003 0308 	and.w	r3, r3, #8
 801e520:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801e524:	617b      	str	r3, [r7, #20]
						  ERU_EXOCON_PDR_Msk,ERU_EXOCON_PDR_Pos);

	return Status;
 801e526:	697b      	ldr	r3, [r7, #20]

}
 801e528:	4618      	mov	r0, r3
 801e52a:	f107 0718 	add.w	r7, r7, #24
 801e52e:	46bd      	mov	sp, r7
 801e530:	bc90      	pop	{r4, r7}
 801e532:	4770      	bx	lr

0801e534 <ERU002_EnablePatternDetection>:

/*
 * Function to enable pattern result
 */
void ERU002_EnablePatternDetection(const ERU002_HandleType *Handle)
{
 801e534:	b480      	push	{r7}
 801e536:	b083      	sub	sp, #12
 801e538:	af00      	add	r7, sp, #0
 801e53a:	6078      	str	r0, [r7, #4]
	if( Handle != NULL )
 801e53c:	687b      	ldr	r3, [r7, #4]
 801e53e:	2b00      	cmp	r3, #0
 801e540:	d011      	beq.n	801e566 <ERU002_EnablePatternDetection+0x32>
	{
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 801e542:	687b      	ldr	r3, [r7, #4]
 801e544:	681b      	ldr	r3, [r3, #0]
 801e546:	687a      	ldr	r2, [r7, #4]
 801e548:	6852      	ldr	r2, [r2, #4]
 801e54a:	6879      	ldr	r1, [r7, #4]
 801e54c:	6809      	ldr	r1, [r1, #0]
 801e54e:	6878      	ldr	r0, [r7, #4]
 801e550:	6840      	ldr	r0, [r0, #4]
 801e552:	f100 0008 	add.w	r0, r0, #8
 801e556:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801e55a:	f041 0104 	orr.w	r1, r1, #4
 801e55e:	f102 0208 	add.w	r2, r2, #8
 801e562:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				ERU_EXOCON_GEEN_Msk,ERU_EXOCON_GEEN_Pos, 1);
	}
}
 801e566:	f107 070c 	add.w	r7, r7, #12
 801e56a:	46bd      	mov	sp, r7
 801e56c:	bc80      	pop	{r7}
 801e56e:	4770      	bx	lr

0801e570 <ERU002_DisablePatternDetection>:

/*
 * Function to disable pattern result
 */
void ERU002_DisablePatternDetection(const ERU002_HandleType *Handle)
{
 801e570:	b480      	push	{r7}
 801e572:	b083      	sub	sp, #12
 801e574:	af00      	add	r7, sp, #0
 801e576:	6078      	str	r0, [r7, #4]
	if( Handle != NULL )
 801e578:	687b      	ldr	r3, [r7, #4]
 801e57a:	2b00      	cmp	r3, #0
 801e57c:	d011      	beq.n	801e5a2 <ERU002_DisablePatternDetection+0x32>
	{	
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 801e57e:	687b      	ldr	r3, [r7, #4]
 801e580:	681b      	ldr	r3, [r3, #0]
 801e582:	687a      	ldr	r2, [r7, #4]
 801e584:	6852      	ldr	r2, [r2, #4]
 801e586:	6879      	ldr	r1, [r7, #4]
 801e588:	6809      	ldr	r1, [r1, #0]
 801e58a:	6878      	ldr	r0, [r7, #4]
 801e58c:	6840      	ldr	r0, [r0, #4]
 801e58e:	f100 0008 	add.w	r0, r0, #8
 801e592:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801e596:	f021 0104 	bic.w	r1, r1, #4
 801e59a:	f102 0208 	add.w	r2, r2, #8
 801e59e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				ERU_EXOCON_GEEN_Msk,ERU_EXOCON_GEEN_Pos, 0);
	}
}
 801e5a2:	f107 070c 	add.w	r7, r7, #12
 801e5a6:	46bd      	mov	sp, r7
 801e5a8:	bc80      	pop	{r7}
 801e5aa:	4770      	bx	lr

0801e5ac <ERU002_SelectServiceRequestMode>:
/*
 * Function to select service request mode
 */
void ERU002_SelectServiceRequestMode(const ERU002_HandleType *Handle, 
		                             ERU002_ServiceRequestMode_t scheme)
{
 801e5ac:	b490      	push	{r4, r7}
 801e5ae:	b082      	sub	sp, #8
 801e5b0:	af00      	add	r7, sp, #0
 801e5b2:	6078      	str	r0, [r7, #4]
 801e5b4:	460b      	mov	r3, r1
 801e5b6:	70fb      	strb	r3, [r7, #3]
	if( Handle != NULL )
 801e5b8:	687b      	ldr	r3, [r7, #4]
 801e5ba:	2b00      	cmp	r3, #0
 801e5bc:	d017      	beq.n	801e5ee <ERU002_SelectServiceRequestMode+0x42>
	{
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 801e5be:	687b      	ldr	r3, [r7, #4]
 801e5c0:	681b      	ldr	r3, [r3, #0]
 801e5c2:	687a      	ldr	r2, [r7, #4]
 801e5c4:	6852      	ldr	r2, [r2, #4]
 801e5c6:	78f9      	ldrb	r1, [r7, #3]
 801e5c8:	ea4f 1101 	mov.w	r1, r1, lsl #4
 801e5cc:	f001 0030 	and.w	r0, r1, #48	; 0x30
 801e5d0:	6879      	ldr	r1, [r7, #4]
 801e5d2:	6809      	ldr	r1, [r1, #0]
 801e5d4:	687c      	ldr	r4, [r7, #4]
 801e5d6:	6864      	ldr	r4, [r4, #4]
 801e5d8:	f104 0408 	add.w	r4, r4, #8
 801e5dc:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
 801e5e0:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 801e5e4:	4301      	orrs	r1, r0
 801e5e6:	f102 0208 	add.w	r2, r2, #8
 801e5ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			   ERU_EXOCON_GP_Msk,ERU_EXOCON_GP_Pos,scheme);
	}
}
 801e5ee:	f107 0708 	add.w	r7, r7, #8
 801e5f2:	46bd      	mov	sp, r7
 801e5f4:	bc90      	pop	{r4, r7}
 801e5f6:	4770      	bx	lr

0801e5f8 <ERU001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: Yes </b><BR>
 */
void ERU001_lInit(const ERU001_HandleType *Handle)
{
 801e5f8:	b580      	push	{r7, lr}
 801e5fa:	b084      	sub	sp, #16
 801e5fc:	af00      	add	r7, sp, #0
 801e5fe:	6078      	str	r0, [r7, #4]
  /* Used to store the value that needs to be loaded to 
     Event Input Control register */
  uint32_t uRegValue = 0U;
 801e600:	f04f 0300 	mov.w	r3, #0
 801e604:	60fb      	str	r3, [r7, #12]
  
#if (UC_FAMILY == XMC4)
  /* Check instantiated app resource is ERU1 kernel*/
  if (ERU1 == Handle->ERURegs)
 801e606:	687b      	ldr	r3, [r7, #4]
 801e608:	681a      	ldr	r2, [r3, #0]
 801e60a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801e60e:	f2c4 0304 	movt	r3, #16388	; 0x4004
 801e612:	429a      	cmp	r2, r3
 801e614:	d10a      	bne.n	801e62c <ERU001_lInit+0x34>
  {
    /* Get the reset status of the ERU1 peripheral */
    if (TRUE == RESET001_GetStatus(PER0_ERU1))
 801e616:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 801e61a:	f7fc fb0d 	bl	801ac38 <RESET001_GetStatus>
 801e61e:	4603      	mov	r3, r0
 801e620:	2b01      	cmp	r3, #1
 801e622:	d103      	bne.n	801e62c <ERU001_lInit+0x34>
	{ 
	  /* De-assert the ERU1 peripheral */
	  RESET001_DeassertReset(PER0_ERU1);
 801e624:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 801e628:	f7fc fac6 	bl	801abb8 <RESET001_DeassertReset>
  }

#endif
  
  /* Rebuild Level Detection for Status Flag ETLx */
  uRegValue |= ( ( (uint32_t)Handle->LevelDetect   << ERU_EXICON_LD_Pos ) & \
 801e62c:	687b      	ldr	r3, [r7, #4]
 801e62e:	795b      	ldrb	r3, [r3, #5]
 801e630:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801e634:	f003 0302 	and.w	r3, r3, #2
 801e638:	68fa      	ldr	r2, [r7, #12]
 801e63a:	4313      	orrs	r3, r2
 801e63c:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_LD_Msk );
  /* Rising Edge Detection Enable ETLx */
  uRegValue |= ( ( (uint32_t)Handle->RiseEdgeDetEn << ERU_EXICON_RE_Pos ) & \
 801e63e:	687b      	ldr	r3, [r7, #4]
 801e640:	799b      	ldrb	r3, [r3, #6]
 801e642:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801e646:	f003 0304 	and.w	r3, r3, #4
 801e64a:	68fa      	ldr	r2, [r7, #12]
 801e64c:	4313      	orrs	r3, r2
 801e64e:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_RE_Msk );
  /* Falling Edge Detection Enable ETLx */
  uRegValue |= ( ( (uint32_t)Handle->FallEdgeDetEn << ERU_EXICON_FE_Pos ) & \
 801e650:	687b      	ldr	r3, [r7, #4]
 801e652:	79db      	ldrb	r3, [r3, #7]
 801e654:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e658:	f003 0308 	and.w	r3, r3, #8
 801e65c:	68fa      	ldr	r2, [r7, #12]
 801e65e:	4313      	orrs	r3, r2
 801e660:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_FE_Msk );
  /* Input Source Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputSrcSel   << ERU_EXICON_SS_Pos ) & \
 801e662:	687b      	ldr	r3, [r7, #4]
 801e664:	7a1b      	ldrb	r3, [r3, #8]
 801e666:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801e66a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801e66e:	68fa      	ldr	r2, [r7, #12]
 801e670:	4313      	orrs	r3, r2
 801e672:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_SS_Msk );
  /* Input A Negation Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputANegSel  << ERU_EXICON_NA_Pos ) & \
 801e674:	687b      	ldr	r3, [r7, #4]
 801e676:	7a5b      	ldrb	r3, [r3, #9]
 801e678:	ea4f 2383 	mov.w	r3, r3, lsl #10
 801e67c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801e680:	68fa      	ldr	r2, [r7, #12]
 801e682:	4313      	orrs	r3, r2
 801e684:	60fb      	str	r3, [r7, #12]
          ERU_EXICON_NA_Msk );
  /* Input B Negation Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputBNegSel  << ERU_EXICON_NB_Pos ) & \
 801e686:	687b      	ldr	r3, [r7, #4]
 801e688:	7a9b      	ldrb	r3, [r3, #10]
 801e68a:	ea4f 23c3 	mov.w	r3, r3, lsl #11
 801e68e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801e692:	68fa      	ldr	r2, [r7, #12]
 801e694:	4313      	orrs	r3, r2
 801e696:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_NB_Msk );
  /* Update of Event Input Control register*/
  Handle->ERURegs->EXICON[Handle->InputChannel] |= uRegValue;
 801e698:	687b      	ldr	r3, [r7, #4]
 801e69a:	681b      	ldr	r3, [r3, #0]
 801e69c:	687a      	ldr	r2, [r7, #4]
 801e69e:	7912      	ldrb	r2, [r2, #4]
 801e6a0:	6879      	ldr	r1, [r7, #4]
 801e6a2:	6809      	ldr	r1, [r1, #0]
 801e6a4:	6878      	ldr	r0, [r7, #4]
 801e6a6:	7900      	ldrb	r0, [r0, #4]
 801e6a8:	f100 0004 	add.w	r0, r0, #4
 801e6ac:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 801e6b0:	68f9      	ldr	r1, [r7, #12]
 801e6b2:	4301      	orrs	r1, r0
 801e6b4:	f102 0204 	add.w	r2, r2, #4
 801e6b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
} 
 801e6bc:	f107 0710 	add.w	r7, r7, #16
 801e6c0:	46bd      	mov	sp, r7
 801e6c2:	bd80      	pop	{r7, pc}

0801e6c4 <ERU001_Init>:
 * @return      None
 *
 * <b>Reentrant: Yes </b><BR>
 */
void ERU001_Init()
{
 801e6c4:	b580      	push	{r7, lr}
 801e6c6:	b082      	sub	sp, #8
 801e6c8:	af00      	add	r7, sp, #0
	  break;
	}
  }  
#endif
 
  for (HandleCnt = 0U; HandleCnt < ERU001_NUM_INSTANCES; HandleCnt++)
 801e6ca:	f04f 0300 	mov.w	r3, #0
 801e6ce:	607b      	str	r3, [r7, #4]
 801e6d0:	e00d      	b.n	801e6ee <ERU001_Init+0x2a>
  {
    /* Initialise the ERU0 or ERU1 channel/s handles */
	ERU001_lInit(ERU001_HandleArray[HandleCnt]);
 801e6d2:	f240 13ac 	movw	r3, #428	; 0x1ac
 801e6d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801e6da:	687a      	ldr	r2, [r7, #4]
 801e6dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e6e0:	4618      	mov	r0, r3
 801e6e2:	f7ff ff89 	bl	801e5f8 <ERU001_lInit>
	  break;
	}
  }  
#endif
 
  for (HandleCnt = 0U; HandleCnt < ERU001_NUM_INSTANCES; HandleCnt++)
 801e6e6:	687b      	ldr	r3, [r7, #4]
 801e6e8:	f103 0301 	add.w	r3, r3, #1
 801e6ec:	607b      	str	r3, [r7, #4]
 801e6ee:	687b      	ldr	r3, [r7, #4]
 801e6f0:	2b00      	cmp	r3, #0
 801e6f2:	d0ee      	beq.n	801e6d2 <ERU001_Init+0xe>
  {
    /* Initialise the ERU0 or ERU1 channel/s handles */
	ERU001_lInit(ERU001_HandleArray[HandleCnt]);
  }	
}
 801e6f4:	f107 0708 	add.w	r7, r7, #8
 801e6f8:	46bd      	mov	sp, r7
 801e6fa:	bd80      	pop	{r7, pc}

0801e6fc <ERU001_ClearFlag>:
 * @return      None
 *
 * <b>Reentrant: Yes </b><BR>
 */
inline void ERU001_ClearFlag(ERU001_HandleType Handle)
{
 801e6fc:	b480      	push	{r7}
 801e6fe:	b085      	sub	sp, #20
 801e700:	af00      	add	r7, sp, #0
 801e702:	f107 0304 	add.w	r3, r7, #4
 801e706:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  Handle.ERURegs->EXICON[Handle.InputChannel] &= ~( (uint32_t)1U << ERU_EXICON_FL_Pos);
 801e70a:	687b      	ldr	r3, [r7, #4]
 801e70c:	7a3a      	ldrb	r2, [r7, #8]
 801e70e:	6879      	ldr	r1, [r7, #4]
 801e710:	7a38      	ldrb	r0, [r7, #8]
 801e712:	f100 0004 	add.w	r0, r0, #4
 801e716:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801e71a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801e71e:	f102 0204 	add.w	r2, r2, #4
 801e722:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 801e726:	f107 0714 	add.w	r7, r7, #20
 801e72a:	46bd      	mov	sp, r7
 801e72c:	bc80      	pop	{r7}
 801e72e:	4770      	bx	lr

0801e730 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801e730:	b480      	push	{r7}
 801e732:	b085      	sub	sp, #20
 801e734:	af00      	add	r7, sp, #0
 801e736:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 801e738:	687b      	ldr	r3, [r7, #4]
 801e73a:	f003 0307 	and.w	r3, r3, #7
 801e73e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 801e740:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801e744:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801e748:	68db      	ldr	r3, [r3, #12]
 801e74a:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 801e74c:	68ba      	ldr	r2, [r7, #8]
 801e74e:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 801e752:	4013      	ands	r3, r2
 801e754:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 801e756:	68fb      	ldr	r3, [r7, #12]
 801e758:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 801e75c:	68bb      	ldr	r3, [r7, #8]
 801e75e:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 801e760:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 801e764:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 801e768:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 801e76a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801e76e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801e772:	68ba      	ldr	r2, [r7, #8]
 801e774:	60da      	str	r2, [r3, #12]
}
 801e776:	f107 0714 	add.w	r7, r7, #20
 801e77a:	46bd      	mov	sp, r7
 801e77c:	bc80      	pop	{r7}
 801e77e:	4770      	bx	lr

0801e780 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 801e780:	b580      	push	{r7, lr}
 801e782:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 801e784:	f04f 0001 	mov.w	r0, #1
 801e788:	f7ff ffd2 	bl	801e730 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 801e78c:	f000 fa4e 	bl	801ec2c <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 801e790:	f000 fdea 	bl	801f368 <CLK001_Init>
	 
	//  Initialization of app 'NVIC_SCU001'		     
	NVIC_SCU001_Init();
 801e794:	f7fe f80e 	bl	801c7b4 <NVIC_SCU001_Init>
	 
	//  Initialization of app 'RTC001'		     
	RTC001_Init();
 801e798:	f7fb fcfc 	bl	801a194 <RTC001_Init>
	 
	//  Initialization of app 'GMM001'		     
	GMM001_Init();
 801e79c:	f7ff fccc 	bl	801e138 <GMM001_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 801e7a0:	f7fb f94c 	bl	8019a3c <SYSTM001_Init>
	 
	//  Initialization of app 'USBCORE001'		     
	USBCORE001_Init();
 801e7a4:	f7f8 f8de 	bl	8016964 <USBCORE001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 801e7a8:	f7fa fc48 	bl	801903c <UART001_Init>
	 
	//  Initialization of app 'CCU4GLOBAL'		     
	CCU4GLOBAL_Init();
 801e7ac:	f000 fe08 	bl	801f3c0 <CCU4GLOBAL_Init>
	 
	//  Initialization of app 'PWMSP001'		     
	PWMSP001_Init();
 801e7b0:	f7fc fa94 	bl	801acdc <PWMSP001_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
 801e7b4:	f7fe fb24 	bl	801ce00 <NVIC002_Init>
	 
	//  Initialization of app 'I2C001'		     
	I2C001_Init();
 801e7b8:	f7ff fac6 	bl	801dd48 <I2C001_Init>
	 
	//  Initialization of app 'ERU001'		     
	ERU001_Init();
 801e7bc:	f7ff ff82 	bl	801e6c4 <ERU001_Init>
	 
	//  Initialization of app 'ERU002'		     
	ERU002_Init();
 801e7c0:	f7ff fe16 	bl	801e3f0 <ERU002_Init>
	 
	//  Initialization of app 'IO002'		     
	IO002_Init();
 801e7c4:	f7ff f876 	bl	801d8b4 <IO002_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 801e7c8:	f000 f808 	bl	801e7dc <DAVE_MUX_Init>
} //  End of function DAVE_Init
 801e7cc:	bd80      	pop	{r7, pc}
 801e7ce:	bf00      	nop

0801e7d0 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 801e7d0:	b580      	push	{r7, lr}
 801e7d2:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 801e7d4:	f000 fdc8 	bl	801f368 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 801e7d8:	bd80      	pop	{r7, pc}
 801e7da:	bf00      	nop

0801e7dc <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 801e7dc:	b480      	push	{r7}
 801e7de:	b087      	sub	sp, #28
 801e7e0:	af00      	add	r7, sp, #0
            	         
                                            
/*        ERU0 Macro definitions:         */    
/*        ERU1 Macro definitions:         */  

  WR_REG(ERU1->EXICON[3], ERU_EXICON_PE_Msk, ERU_EXICON_PE_Pos, SIGNAL_TR1);                            /*    ERU1_EXICON[3]_PE */    
 801e7e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801e7e6:	f2c4 0304 	movt	r3, #16388	; 0x4004
 801e7ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 801e7ee:	f2c4 0204 	movt	r2, #16388	; 0x4004
 801e7f2:	69d2      	ldr	r2, [r2, #28]
 801e7f4:	f042 0201 	orr.w	r2, r2, #1
 801e7f8:	61da      	str	r2, [r3, #28]
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 801e7fa:	463b      	mov	r3, r7
 801e7fc:	f04f 0200 	mov.w	r2, #0
 801e800:	601a      	str	r2, [r3, #0]
 801e802:	f103 0304 	add.w	r3, r3, #4
 801e806:	f04f 0200 	mov.w	r2, #0
 801e80a:	601a      	str	r2, [r3, #0]
 801e80c:	f103 0304 	add.w	r3, r3, #4
 801e810:	f04f 0200 	mov.w	r2, #0
 801e814:	601a      	str	r2, [r3, #0]
 801e816:	f103 0304 	add.w	r3, r3, #4
 801e81a:	f04f 0200 	mov.w	r2, #0
 801e81e:	601a      	str	r2, [r3, #0]
 801e820:	f103 0304 	add.w	r3, r3, #4
 801e824:	f04f 0200 	mov.w	r2, #0
 801e828:	601a      	str	r2, [r3, #0]
 801e82a:	f103 0304 	add.w	r3, r3, #4
 801e82e:	f04f 0200 	mov.w	r2, #0
 801e832:	601a      	str	r2, [r3, #0]
 801e834:	f103 0304 	add.w	r3, r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
 801e838:	683a      	ldr	r2, [r7, #0]
 801e83a:	f04f 0300 	mov.w	r3, #0
 801e83e:	f2c4 0303 	movt	r3, #16387	; 0x4003
 801e842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801e844:	f003 030f 	and.w	r3, r3, #15
 801e848:	4313      	orrs	r3, r2
 801e84a:	603b      	str	r3, [r7, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
 801e84c:	f04f 0300 	mov.w	r3, #0
 801e850:	f2c4 0303 	movt	r3, #16387	; 0x4003
 801e854:	f04f 0200 	mov.w	r2, #0
 801e858:	f2c4 0203 	movt	r2, #16387	; 0x4003
 801e85c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801e85e:	f022 020f 	bic.w	r2, r2, #15
 801e862:	641a      	str	r2, [r3, #64]	; 0x40
                         
    UsicCcrMode[2] |= (uint32_t) RD_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);   
 801e864:	68ba      	ldr	r2, [r7, #8]
 801e866:	f04f 0300 	mov.w	r3, #0
 801e86a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801e86e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801e870:	f003 030f 	and.w	r3, r3, #15
 801e874:	4313      	orrs	r3, r2
 801e876:	60bb      	str	r3, [r7, #8]
    WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 801e878:	f04f 0300 	mov.w	r3, #0
 801e87c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801e880:	f04f 0200 	mov.w	r2, #0
 801e884:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801e888:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801e88a:	f022 020f 	bic.w	r2, r2, #15
 801e88e:	641a      	str	r2, [r3, #64]	; 0x40
                    
    UsicCcrMode[3] |= (uint32_t) RD_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos); 
 801e890:	68fa      	ldr	r2, [r7, #12]
 801e892:	f44f 7300 	mov.w	r3, #512	; 0x200
 801e896:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801e89a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801e89c:	f003 030f 	and.w	r3, r3, #15
 801e8a0:	4313      	orrs	r3, r2
 801e8a2:	60fb      	str	r3, [r7, #12]
    WR_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 801e8a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 801e8a8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801e8ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 801e8b0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801e8b4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801e8b6:	f022 020f 	bic.w	r2, r2, #15
 801e8ba:	641a      	str	r2, [r3, #64]	; 0x40
           
    UsicCcrMode[4] |= (uint32_t) RD_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);  
 801e8bc:	693a      	ldr	r2, [r7, #16]
 801e8be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801e8c2:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801e8c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801e8c8:	f003 030f 	and.w	r3, r3, #15
 801e8cc:	4313      	orrs	r3, r2
 801e8ce:	613b      	str	r3, [r7, #16]
    WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 801e8d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801e8d4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801e8d8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 801e8dc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801e8e0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801e8e2:	f022 020f 	bic.w	r2, r2, #15
 801e8e6:	641a      	str	r2, [r3, #64]	; 0x40
      
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
 801e8e8:	f04f 0300 	mov.w	r3, #0
 801e8ec:	f2c4 0303 	movt	r3, #16387	; 0x4003
 801e8f0:	f04f 0200 	mov.w	r2, #0
 801e8f4:	f2c4 0203 	movt	r2, #16387	; 0x4003
 801e8f8:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 801e8fc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 801e900:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					 									 					 					  									      					              					  						       
 //Interrupt node 5 is selected for Standard receive buffer event                 
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_SRBINP_Msk, USIC_CH_RBCTR_SRBINP_Pos,5);  
 801e904:	f04f 0300 	mov.w	r3, #0
 801e908:	f2c4 0303 	movt	r3, #16387	; 0x4003
 801e90c:	f04f 0200 	mov.w	r2, #0
 801e910:	f2c4 0203 	movt	r2, #16387	; 0x4003
 801e914:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 801e918:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 801e91c:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 801e920:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x05000020);		/*    DPTR = 32,  SIZE = 5 */ 
 801e924:	f04f 0300 	mov.w	r3, #0
 801e928:	f2c4 0303 	movt	r3, #16387	; 0x4003
 801e92c:	f04f 0200 	mov.w	r2, #0
 801e930:	f2c4 0203 	movt	r2, #16387	; 0x4003
 801e934:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 801e938:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 801e93c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 801e940:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 801e944:	f042 0220 	orr.w	r2, r2, #32
 801e948:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 801e94c:	f04f 0300 	mov.w	r3, #0
 801e950:	f2c4 0303 	movt	r3, #16387	; 0x4003
 801e954:	f04f 0200 	mov.w	r2, #0
 801e958:	f2c4 0203 	movt	r2, #16387	; 0x4003
 801e95c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 801e960:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 801e964:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 801e968:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 801e96c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 0 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
 801e970:	f04f 0300 	mov.w	r3, #0
 801e974:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801e978:	f04f 0200 	mov.w	r2, #0
 801e97c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801e980:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 801e984:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 801e988:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					 									 					 					  									      					              					  						    					      
            
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 801e98c:	f04f 0300 	mov.w	r3, #0
 801e990:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801e994:	f04f 0200 	mov.w	r2, #0
 801e998:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801e99c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 801e9a0:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 801e9a4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 801e9a8:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 801e9ac:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 1 Channel 1 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC1_CH1->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,3); 
 801e9b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 801e9b4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801e9b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 801e9bc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801e9c0:	69d2      	ldr	r2, [r2, #28]
 801e9c2:	f022 0207 	bic.w	r2, r2, #7
 801e9c6:	f042 0203 	orr.w	r2, r2, #3
 801e9ca:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC1_CH1->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x04000030);		/*    DPTR = 48,  SIZE = 4 */ 
 801e9cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 801e9d0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801e9d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 801e9d8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801e9dc:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 801e9e0:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 801e9e4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 801e9e8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 801e9ec:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 801e9f0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
           
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH1->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x04000020);		/*    DPTR = 32,  SIZE = 4 */ 
 801e9f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 801e9f8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801e9fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 801ea00:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ea04:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 801ea08:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 801ea0c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 801ea10:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 801ea14:	f042 0220 	orr.w	r2, r2, #32
 801ea18:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   						
   /*USIC 2 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC2_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 801ea1c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801ea20:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ea24:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 801ea28:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ea2c:	69d2      	ldr	r2, [r2, #28]
 801ea2e:	f022 0207 	bic.w	r2, r2, #7
 801ea32:	f042 0201 	orr.w	r2, r2, #1
 801ea36:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC2_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x05000020);		/*    DPTR = 32,  SIZE = 5 */ 
 801ea38:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801ea3c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ea40:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 801ea44:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ea48:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 801ea4c:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 801ea50:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 801ea54:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 801ea58:	f042 0220 	orr.w	r2, r2, #32
 801ea5c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC2_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 801ea60:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801ea64:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ea68:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 801ea6c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ea70:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 801ea74:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 801ea78:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 801ea7c:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 801ea80:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
 801ea84:	f04f 0300 	mov.w	r3, #0
 801ea88:	f2c4 0303 	movt	r3, #16387	; 0x4003
 801ea8c:	683a      	ldr	r2, [r7, #0]
 801ea8e:	f002 010f 	and.w	r1, r2, #15
 801ea92:	f04f 0200 	mov.w	r2, #0
 801ea96:	f2c4 0203 	movt	r2, #16387	; 0x4003
 801ea9a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801ea9c:	f022 020f 	bic.w	r2, r2, #15
 801eaa0:	430a      	orrs	r2, r1
 801eaa2:	641a      	str	r2, [r3, #64]	; 0x40
          
   WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[2]);
 801eaa4:	f04f 0300 	mov.w	r3, #0
 801eaa8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801eaac:	68ba      	ldr	r2, [r7, #8]
 801eaae:	f002 010f 	and.w	r1, r2, #15
 801eab2:	f04f 0200 	mov.w	r2, #0
 801eab6:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801eaba:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801eabc:	f022 020f 	bic.w	r2, r2, #15
 801eac0:	430a      	orrs	r2, r1
 801eac2:	641a      	str	r2, [r3, #64]	; 0x40
                  
   WR_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[3]);
 801eac4:	f44f 7300 	mov.w	r3, #512	; 0x200
 801eac8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801eacc:	68fa      	ldr	r2, [r7, #12]
 801eace:	f002 010f 	and.w	r1, r2, #15
 801ead2:	f44f 7200 	mov.w	r2, #512	; 0x200
 801ead6:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801eada:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801eadc:	f022 020f 	bic.w	r2, r2, #15
 801eae0:	430a      	orrs	r2, r1
 801eae2:	641a      	str	r2, [r3, #64]	; 0x40
        
   WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[4]);
 801eae4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801eae8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801eaec:	693a      	ldr	r2, [r7, #16]
 801eaee:	f002 010f 	and.w	r1, r2, #15
 801eaf2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 801eaf6:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801eafa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801eafc:	f022 020f 	bic.w	r2, r2, #15
 801eb00:	430a      	orrs	r2, r1
 801eb02:	641a      	str	r2, [r3, #64]	; 0x40
                                              
        //********* Capture/Compare Unit 4 (CAPCOM4) CONFIGURATIONS ************************* 
                       
    // Configuring CCU41_CC42SRS  =  Service Request Selector

    WR_REG(CCU41_CC42->SRS, CCU4_CC4_SRS_CMSR_Msk, CCU4_CC4_SRS_CMSR_Pos, CCU_SR3);    
 801eb04:	f44f 7340 	mov.w	r3, #768	; 0x300
 801eb08:	f2c4 0301 	movt	r3, #16385	; 0x4001
 801eb0c:	f44f 7240 	mov.w	r2, #768	; 0x300
 801eb10:	f2c4 0201 	movt	r2, #16385	; 0x4001
 801eb14:	f8d2 20a8 	ldr.w	r2, [r2, #168]	; 0xa8
 801eb18:	f042 020c 	orr.w	r2, r2, #12
 801eb1c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                       
    // Configuring CCU41_CC43SRS  =  Service Request Selector

    WR_REG(CCU41_CC43->SRS, CCU4_CC4_SRS_CMSR_Msk, CCU4_CC4_SRS_CMSR_Pos, CCU_SR1);    
 801eb20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801eb24:	f2c4 0301 	movt	r3, #16385	; 0x4001
 801eb28:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801eb2c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 801eb30:	f8d2 20a8 	ldr.w	r2, [r2, #168]	; 0xa8
 801eb34:	f022 020c 	bic.w	r2, r2, #12
 801eb38:	f042 0204 	orr.w	r2, r2, #4
 801eb3c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P0.1 : PORT0_IOCR0_PC1_PCR and PORT0_IOCR0_PC1_OE */					   
 801eb40:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801eb44:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801eb48:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 801eb4c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801eb50:	6912      	ldr	r2, [r2, #16]
 801eb52:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 801eb56:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 801eb5a:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x13U);                /*P2.2 : PORT2_IOCR0_PC2_PCR and PORT2_IOCR0_PC2_OE */					   
 801eb5c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801eb60:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801eb64:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801eb68:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801eb6c:	6912      	ldr	r2, [r2, #16]
 801eb6e:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 801eb72:	f442 0218 	orr.w	r2, r2, #9961472	; 0x980000
 801eb76:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR0, 0xb8000000U, PORT_IOCR_PC3_PCR_Pos, 0x13U);                /*P2.3 : PORT2_IOCR0_PC3_PCR and PORT2_IOCR0_PC3_OE */					   
 801eb78:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801eb7c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801eb80:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801eb84:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801eb88:	6912      	ldr	r2, [r2, #16]
 801eb8a:	f022 4238 	bic.w	r2, r2, #3087007744	; 0xb8000000
 801eb8e:	f042 4218 	orr.w	r2, r2, #2550136832	; 0x98000000
 801eb92:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR4, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x13U);                /*P2.4 : PORT2_IOCR4_PC4_PCR and PORT2_IOCR4_PC4_OE */					   
 801eb94:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801eb98:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801eb9c:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801eba0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801eba4:	6952      	ldr	r2, [r2, #20]
 801eba6:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 801ebaa:	f042 0298 	orr.w	r2, r2, #152	; 0x98
 801ebae:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT2->IOCR12, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x12U);                /*P2.14 : PORT2_IOCR12_PC14_PCR and PORT2_IOCR12_PC14_OE */					   
 801ebb0:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801ebb4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ebb8:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801ebbc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ebc0:	69d2      	ldr	r2, [r2, #28]
 801ebc2:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 801ebc6:	f442 0210 	orr.w	r2, r2, #9437184	; 0x900000
 801ebca:	61da      	str	r2, [r3, #28]
					                         
  WR_REG(PORT5->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x11U);                /*P5.0 : PORT5_IOCR0_PC0_PCR and PORT5_IOCR0_PC0_OE */					   
 801ebcc:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801ebd0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ebd4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801ebd8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ebdc:	6912      	ldr	r2, [r2, #16]
 801ebde:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 801ebe2:	f042 0288 	orr.w	r2, r2, #136	; 0x88
 801ebe6:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x11U);                /*P5.1 : PORT5_IOCR0_PC1_PCR and PORT5_IOCR0_PC1_OE */					   
 801ebe8:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801ebec:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ebf0:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801ebf4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ebf8:	6912      	ldr	r2, [r2, #16]
 801ebfa:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 801ebfe:	f442 4208 	orr.w	r2, r2, #34816	; 0x8800
 801ec02:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x11U);                /*P5.2 : PORT5_IOCR0_PC2_PCR and PORT5_IOCR0_PC2_OE */					   
 801ec04:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801ec08:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801ec0c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801ec10:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801ec14:	6912      	ldr	r2, [r2, #16]
 801ec16:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 801ec1a:	f442 0208 	orr.w	r2, r2, #8912896	; 0x880000
 801ec1e:	611a      	str	r2, [r3, #16]
					      
}
 801ec20:	f107 071c 	add.w	r7, r7, #28
 801ec24:	46bd      	mov	sp, r7
 801ec26:	bc80      	pop	{r7}
 801ec28:	4770      	bx	lr
 801ec2a:	bf00      	nop

0801ec2c <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{                            
 801ec2c:	b480      	push	{r7}
 801ec2e:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 801ec30:	46bd      	mov	sp, r7
 801ec32:	bc80      	pop	{r7}
 801ec34:	4770      	bx	lr
 801ec36:	bf00      	nop

0801ec38 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 801ec38:	b480      	push	{r7}
 801ec3a:	b085      	sub	sp, #20
 801ec3c:	af00      	add	r7, sp, #0
 801ec3e:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 801ec40:	f04f 0300 	mov.w	r3, #0
 801ec44:	60fb      	str	r3, [r7, #12]
 801ec46:	e007      	b.n	801ec58 <CLK001_Delay+0x20>
 801ec48:	bf00      	nop
 801ec4a:	bf00      	nop
 801ec4c:	bf00      	nop
 801ec4e:	bf00      	nop
 801ec50:	68fb      	ldr	r3, [r7, #12]
 801ec52:	f103 0301 	add.w	r3, r3, #1
 801ec56:	60fb      	str	r3, [r7, #12]
 801ec58:	68fa      	ldr	r2, [r7, #12]
 801ec5a:	687b      	ldr	r3, [r7, #4]
 801ec5c:	429a      	cmp	r2, r3
 801ec5e:	d3f3      	bcc.n	801ec48 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 801ec60:	f107 0714 	add.w	r7, r7, #20
 801ec64:	46bd      	mov	sp, r7
 801ec66:	bc80      	pop	{r7}
 801ec68:	4770      	bx	lr
 801ec6a:	bf00      	nop

0801ec6c <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 801ec6c:	b480      	push	{r7}
 801ec6e:	b083      	sub	sp, #12
 801ec70:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 801ec72:	f04f 0301 	mov.w	r3, #1
 801ec76:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 801ec78:	f244 7310 	movw	r3, #18192	; 0x4710
 801ec7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ec80:	685a      	ldr	r2, [r3, #4]
 801ec82:	f04f 0302 	mov.w	r3, #2
 801ec86:	f2c0 0301 	movt	r3, #1
 801ec8a:	4013      	ands	r3, r2
 801ec8c:	2b00      	cmp	r3, #0
 801ec8e:	d002      	beq.n	801ec96 <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 801ec90:	f04f 0300 	mov.w	r3, #0
 801ec94:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 801ec96:	687b      	ldr	r3, [r7, #4]
}
 801ec98:	4618      	mov	r0, r3
 801ec9a:	f107 070c 	add.w	r7, r7, #12
 801ec9e:	46bd      	mov	sp, r7
 801eca0:	bc80      	pop	{r7}
 801eca2:	4770      	bx	lr

0801eca4 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 801eca4:	b580      	push	{r7, lr}
 801eca6:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 801eca8:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 801ecac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ecb0:	681b      	ldr	r3, [r3, #0]
 801ecb2:	f003 0301 	and.w	r3, r3, #1
 801ecb6:	2b00      	cmp	r3, #0
 801ecb8:	d10b      	bne.n	801ecd2 <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 801ecba:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 801ecbe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ecc2:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 801ecc6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ecca:	6852      	ldr	r2, [r2, #4]
 801eccc:	f042 0201 	orr.w	r2, r2, #1
 801ecd0:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 801ecd2:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801ecd6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ecda:	681b      	ldr	r3, [r3, #0]
 801ecdc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801ece0:	2b00      	cmp	r3, #0
 801ece2:	d00b      	beq.n	801ecfc <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 801ece4:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801ece8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ecec:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 801ecf0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ecf4:	6892      	ldr	r2, [r2, #8]
 801ecf6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801ecfa:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 801ecfc:	f244 7310 	movw	r3, #18192	; 0x4710
 801ed00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ed04:	f244 7210 	movw	r2, #18192	; 0x4710
 801ed08:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ed0c:	6852      	ldr	r2, [r2, #4]
 801ed0e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 801ed12:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 801ed14:	f04f 0064 	mov.w	r0, #100	; 0x64
 801ed18:	f7ff ff8e 	bl	801ec38 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 801ed1c:	f244 7310 	movw	r3, #18192	; 0x4710
 801ed20:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ed24:	f244 7210 	movw	r2, #18192	; 0x4710
 801ed28:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ed2c:	6852      	ldr	r2, [r2, #4]
 801ed2e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 801ed32:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 801ed34:	bd80      	pop	{r7, pc}
 801ed36:	bf00      	nop

0801ed38 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 801ed38:	b580      	push	{r7, lr}
 801ed3a:	b082      	sub	sp, #8
 801ed3c:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 801ed3e:	f04f 0301 	mov.w	r3, #1
 801ed42:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 801ed44:	f244 7310 	movw	r3, #18192	; 0x4710
 801ed48:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ed4c:	f244 7210 	movw	r2, #18192	; 0x4710
 801ed50:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ed54:	6852      	ldr	r2, [r2, #4]
 801ed56:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 801ed5a:	f022 0202 	bic.w	r2, r2, #2
 801ed5e:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 801ed60:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 801ed64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ed68:	685b      	ldr	r3, [r3, #4]
 801ed6a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 801ed6e:	2b00      	cmp	r3, #0
 801ed70:	d054      	beq.n	801ee1c <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 801ed72:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 801ed76:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ed7a:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 801ed7e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ed82:	6852      	ldr	r2, [r2, #4]
 801ed84:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 801ed88:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 801ed8a:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 801ed8e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ed92:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 801ed96:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ed9a:	6852      	ldr	r2, [r2, #4]
 801ed9c:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 801eda0:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 801eda2:	f244 7310 	movw	r3, #18192	; 0x4710
 801eda6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801edaa:	f244 7210 	movw	r2, #18192	; 0x4710
 801edae:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801edb2:	68d2      	ldr	r2, [r2, #12]
 801edb4:	f022 0201 	bic.w	r2, r2, #1
 801edb8:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 801edba:	f244 7310 	movw	r3, #18192	; 0x4710
 801edbe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801edc2:	f244 7210 	movw	r2, #18192	; 0x4710
 801edc6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801edca:	6852      	ldr	r2, [r2, #4]
 801edcc:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801edd0:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 801edd2:	f244 6350 	movw	r3, #18000	; 0x4650
 801edd6:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 801edd8:	f04f 000a 	mov.w	r0, #10
 801eddc:	f7ff ff2c 	bl	801ec38 <CLK001_Delay>
        timeout_count--;
 801ede0:	683b      	ldr	r3, [r7, #0]
 801ede2:	f103 33ff 	add.w	r3, r3, #4294967295
 801ede6:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 801ede8:	f244 7310 	movw	r3, #18192	; 0x4710
 801edec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801edf0:	681b      	ldr	r3, [r3, #0]
 801edf2:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 801edf6:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 801edfa:	d002      	beq.n	801ee02 <CLK001_SetMainPLLClkSrc+0xca>
 801edfc:	683b      	ldr	r3, [r7, #0]
 801edfe:	2b00      	cmp	r3, #0
 801ee00:	d1ea      	bne.n	801edd8 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 801ee02:	f244 7310 	movw	r3, #18192	; 0x4710
 801ee06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ee0a:	681b      	ldr	r3, [r3, #0]
 801ee0c:	f403 7360 	and.w	r3, r3, #896	; 0x380
 801ee10:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 801ee14:	d002      	beq.n	801ee1c <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 801ee16:	f04f 0300 	mov.w	r3, #0
 801ee1a:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 801ee1c:	687b      	ldr	r3, [r7, #4]
}
 801ee1e:	4618      	mov	r0, r3
 801ee20:	f107 0708 	add.w	r7, r7, #8
 801ee24:	46bd      	mov	sp, r7
 801ee26:	bd80      	pop	{r7, pc}

0801ee28 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 801ee28:	b580      	push	{r7, lr}
 801ee2a:	b082      	sub	sp, #8
 801ee2c:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 801ee2e:	f04f 0301 	mov.w	r3, #1
 801ee32:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 801ee34:	f244 7310 	movw	r3, #18192	; 0x4710
 801ee38:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ee3c:	681b      	ldr	r3, [r3, #0]
 801ee3e:	f003 0304 	and.w	r3, r3, #4
 801ee42:	2b00      	cmp	r3, #0
 801ee44:	f040 8097 	bne.w	801ef76 <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 801ee48:	f240 73b4 	movw	r3, #1972	; 0x7b4
 801ee4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ee50:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 801ee54:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 801ee58:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 801ee5a:	f240 73b4 	movw	r3, #1972	; 0x7b4
 801ee5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ee62:	681a      	ldr	r2, [r3, #0]
 801ee64:	f649 7381 	movw	r3, #40833	; 0x9f81
 801ee68:	f2c1 635e 	movt	r3, #5726	; 0x165e
 801ee6c:	fba3 1302 	umull	r1, r3, r3, r2
 801ee70:	ea4f 5353 	mov.w	r3, r3, lsr #21
 801ee74:	f103 32ff 	add.w	r2, r3, #4294967295
 801ee78:	f240 73b8 	movw	r3, #1976	; 0x7b8
 801ee7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ee80:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 801ee82:	f244 7310 	movw	r3, #18192	; 0x4710
 801ee86:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ee8a:	f244 7210 	movw	r2, #18192	; 0x4710
 801ee8e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ee92:	6852      	ldr	r2, [r2, #4]
 801ee94:	f042 0201 	orr.w	r2, r2, #1
 801ee98:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 801ee9a:	f244 7310 	movw	r3, #18192	; 0x4710
 801ee9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801eea2:	f244 7210 	movw	r2, #18192	; 0x4710
 801eea6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801eeaa:	6852      	ldr	r2, [r2, #4]
 801eeac:	f042 0210 	orr.w	r2, r2, #16
 801eeb0:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 801eeb2:	f244 7310 	movw	r3, #18192	; 0x4710
 801eeb6:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 801eeba:	f240 72b8 	movw	r2, #1976	; 0x7b8
 801eebe:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801eec2:	6812      	ldr	r2, [r2, #0]
 801eec4:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801eec8:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 801eecc:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 801eece:	f244 7310 	movw	r3, #18192	; 0x4710
 801eed2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801eed6:	f244 7210 	movw	r2, #18192	; 0x4710
 801eeda:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801eede:	6852      	ldr	r2, [r2, #4]
 801eee0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801eee4:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 801eee6:	f244 7310 	movw	r3, #18192	; 0x4710
 801eeea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801eeee:	f244 7210 	movw	r2, #18192	; 0x4710
 801eef2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801eef6:	6852      	ldr	r2, [r2, #4]
 801eef8:	f022 0210 	bic.w	r2, r2, #16
 801eefc:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 801eefe:	f244 7310 	movw	r3, #18192	; 0x4710
 801ef02:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ef06:	f244 7210 	movw	r2, #18192	; 0x4710
 801ef0a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ef0e:	6852      	ldr	r2, [r2, #4]
 801ef10:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 801ef14:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 801ef16:	f244 6350 	movw	r3, #18000	; 0x4650
 801ef1a:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 801ef1c:	f04f 000a 	mov.w	r0, #10
 801ef20:	f7ff fe8a 	bl	801ec38 <CLK001_Delay>
        timeout_count--;
 801ef24:	683b      	ldr	r3, [r7, #0]
 801ef26:	f103 33ff 	add.w	r3, r3, #4294967295
 801ef2a:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 801ef2c:	f244 7310 	movw	r3, #18192	; 0x4710
 801ef30:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ef34:	681b      	ldr	r3, [r3, #0]
 801ef36:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 801ef3a:	2b00      	cmp	r3, #0
 801ef3c:	d102      	bne.n	801ef44 <CLK001_ConfigMainPLL+0x11c>
 801ef3e:	683b      	ldr	r3, [r7, #0]
 801ef40:	2b00      	cmp	r3, #0
 801ef42:	d1eb      	bne.n	801ef1c <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 801ef44:	f244 7310 	movw	r3, #18192	; 0x4710
 801ef48:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ef4c:	681b      	ldr	r3, [r3, #0]
 801ef4e:	f003 0304 	and.w	r3, r3, #4
 801ef52:	2b00      	cmp	r3, #0
 801ef54:	d00c      	beq.n	801ef70 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 801ef56:	f244 7310 	movw	r3, #18192	; 0x4710
 801ef5a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ef5e:	f244 7210 	movw	r2, #18192	; 0x4710
 801ef62:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ef66:	6852      	ldr	r2, [r2, #4]
 801ef68:	f022 0201 	bic.w	r2, r2, #1
 801ef6c:	605a      	str	r2, [r3, #4]
 801ef6e:	e002      	b.n	801ef76 <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 801ef70:	f04f 0300 	mov.w	r3, #0
 801ef74:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 801ef76:	687b      	ldr	r3, [r7, #4]
}
 801ef78:	4618      	mov	r0, r3
 801ef7a:	f107 0708 	add.w	r7, r7, #8
 801ef7e:	46bd      	mov	sp, r7
 801ef80:	bd80      	pop	{r7, pc}
 801ef82:	bf00      	nop

0801ef84 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 801ef84:	b580      	push	{r7, lr}
 801ef86:	b082      	sub	sp, #8
 801ef88:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 801ef8a:	f04f 0301 	mov.w	r3, #1
 801ef8e:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 801ef90:	f244 7310 	movw	r3, #18192	; 0x4710
 801ef94:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ef98:	f244 7210 	movw	r2, #18192	; 0x4710
 801ef9c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801efa0:	6852      	ldr	r2, [r2, #4]
 801efa2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801efa6:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 801efa8:	f240 73b4 	movw	r3, #1972	; 0x7b4
 801efac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801efb0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 801efb4:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 801efb8:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 801efba:	f04f 0064 	mov.w	r0, #100	; 0x64
 801efbe:	f7ff fe3b 	bl	801ec38 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 801efc2:	f240 73b4 	movw	r3, #1972	; 0x7b4
 801efc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801efca:	681b      	ldr	r3, [r3, #0]
 801efcc:	ea4f 2213 	mov.w	r2, r3, lsr #8
 801efd0:	f245 43c7 	movw	r3, #21703	; 0x54c7
 801efd4:	f2c0 131e 	movt	r3, #286	; 0x11e
 801efd8:	fba3 1302 	umull	r1, r3, r3, r2
 801efdc:	ea4f 2393 	mov.w	r3, r3, lsr #10
 801efe0:	f103 32ff 	add.w	r2, r3, #4294967295
 801efe4:	f240 73b8 	movw	r3, #1976	; 0x7b8
 801efe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801efec:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 801efee:	f244 7310 	movw	r3, #18192	; 0x4710
 801eff2:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 801eff6:	f240 72b8 	movw	r2, #1976	; 0x7b8
 801effa:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801effe:	6812      	ldr	r2, [r2, #0]
 801f000:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801f004:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 801f008:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 801f00a:	f04f 0064 	mov.w	r0, #100	; 0x64
 801f00e:	f7ff fe13 	bl	801ec38 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 801f012:	f240 73b4 	movw	r3, #1972	; 0x7b4
 801f016:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801f01a:	681b      	ldr	r3, [r3, #0]
 801f01c:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 801f020:	f24e 332f 	movw	r3, #58159	; 0xe32f
 801f024:	f2c0 03be 	movt	r3, #190	; 0xbe
 801f028:	fba3 1302 	umull	r1, r3, r3, r2
 801f02c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 801f030:	f103 32ff 	add.w	r2, r3, #4294967295
 801f034:	f240 73b8 	movw	r3, #1976	; 0x7b8
 801f038:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801f03c:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 801f03e:	f244 7310 	movw	r3, #18192	; 0x4710
 801f042:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 801f046:	f240 72b8 	movw	r2, #1976	; 0x7b8
 801f04a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801f04e:	6812      	ldr	r2, [r2, #0]
 801f050:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801f054:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 801f058:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 801f05a:	f04f 0096 	mov.w	r0, #150	; 0x96
 801f05e:	f7ff fdeb 	bl	801ec38 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 801f062:	f244 7310 	movw	r3, #18192	; 0x4710
 801f066:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f06a:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 801f06e:	f2c0 0203 	movt	r2, #3
 801f072:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 801f074:	f244 7310 	movw	r3, #18192	; 0x4710
 801f078:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f07c:	689b      	ldr	r3, [r3, #8]
 801f07e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 801f082:	ea4f 6313 	mov.w	r3, r3, lsr #24
 801f086:	2b00      	cmp	r3, #0
 801f088:	d11e      	bne.n	801f0c8 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 801f08a:	f244 7310 	movw	r3, #18192	; 0x4710
 801f08e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f092:	689b      	ldr	r3, [r3, #8]
 801f094:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 801f098:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 801f09c:	2b27      	cmp	r3, #39	; 0x27
 801f09e:	d113      	bne.n	801f0c8 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 801f0a0:	f244 7310 	movw	r3, #18192	; 0x4710
 801f0a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f0a8:	689b      	ldr	r3, [r3, #8]
 801f0aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 801f0ae:	2b00      	cmp	r3, #0
 801f0b0:	d10a      	bne.n	801f0c8 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 801f0b2:	f244 7310 	movw	r3, #18192	; 0x4710
 801f0b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f0ba:	689b      	ldr	r3, [r3, #8]
 801f0bc:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 801f0c0:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 801f0c4:	2b03      	cmp	r3, #3
 801f0c6:	d002      	beq.n	801f0ce <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 801f0c8:	f04f 0300 	mov.w	r3, #0
 801f0cc:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 801f0ce:	f244 1360 	movw	r3, #16736	; 0x4160
 801f0d2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f0d6:	f04f 0205 	mov.w	r2, #5
 801f0da:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 801f0dc:	687b      	ldr	r3, [r7, #4]
}
 801f0de:	4618      	mov	r0, r3
 801f0e0:	f107 0708 	add.w	r7, r7, #8
 801f0e4:	46bd      	mov	sp, r7
 801f0e6:	bd80      	pop	{r7, pc}

0801f0e8 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 801f0e8:	b580      	push	{r7, lr}
 801f0ea:	b082      	sub	sp, #8
 801f0ec:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 801f0ee:	f04f 0301 	mov.w	r3, #1
 801f0f2:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 801f0f4:	f7ff fdd6 	bl	801eca4 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 801f0f8:	f04f 0064 	mov.w	r0, #100	; 0x64
 801f0fc:	f7ff fd9c 	bl	801ec38 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 801f100:	f7ff fe1a 	bl	801ed38 <CLK001_SetMainPLLClkSrc>
 801f104:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 801f106:	f7ff fe8f 	bl	801ee28 <CLK001_ConfigMainPLL>
 801f10a:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 801f10c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 801f110:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f114:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 801f118:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801f11c:	68d2      	ldr	r2, [r2, #12]
 801f11e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 801f122:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 801f124:	f7ff ff2e 	bl	801ef84 <CLK001_FreqStepupMainPLL>
 801f128:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 801f12a:	687b      	ldr	r3, [r7, #4]
}
 801f12c:	4618      	mov	r0, r3
 801f12e:	f107 0708 	add.w	r7, r7, #8
 801f132:	46bd      	mov	sp, r7
 801f134:	bd80      	pop	{r7, pc}
 801f136:	bf00      	nop

0801f138 <CLK001_USBClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t	CLK001_USBClk_Valid(void)
{
 801f138:	b480      	push	{r7}
 801f13a:	b083      	sub	sp, #12
 801f13c:	af00      	add	r7, sp, #0
  uint32_t USB_clock_status = 1UL;
 801f13e:	f04f 0301 	mov.w	r3, #1
 801f142:	607b      	str	r3, [r7, #4]
  /* check if PLL is switched on */
  if((SCU_PLL->USBPLLCON &(SCU_PLL_USBPLLCON_VCOPWD_Msk | 
 801f144:	f244 7310 	movw	r3, #18192	; 0x4710
 801f148:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f14c:	695a      	ldr	r2, [r3, #20]
 801f14e:	f04f 0302 	mov.w	r3, #2
 801f152:	f2c0 0301 	movt	r3, #1
 801f156:	4013      	ands	r3, r2
 801f158:	2b00      	cmp	r3, #0
 801f15a:	d002      	beq.n	801f162 <CLK001_USBClk_Valid+0x2a>
                           SCU_PLL_USBPLLCON_PLLPWD_Msk)) != 0UL)
  {
    USB_clock_status=0UL;
 801f15c:	f04f 0300 	mov.w	r3, #0
 801f160:	607b      	str	r3, [r7, #4]
  }

  return(USB_clock_status);
 801f162:	687b      	ldr	r3, [r7, #4]
}
 801f164:	4618      	mov	r0, r3
 801f166:	f107 070c 	add.w	r7, r7, #12
 801f16a:	46bd      	mov	sp, r7
 801f16c:	bc80      	pop	{r7}
 801f16e:	4770      	bx	lr

0801f170 <CLK001_USBClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t	CLK001_USBClk_Init(void)
{
 801f170:	b580      	push	{r7, lr}
 801f172:	b082      	sub	sp, #8
 801f174:	af00      	add	r7, sp, #0
  uint32_t timeout_count;
  uint32_t Return_status = 1UL;
 801f176:	f04f 0301 	mov.w	r3, #1
 801f17a:	603b      	str	r3, [r7, #0]
  /* enable USB PLL first */
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | 
 801f17c:	f244 7310 	movw	r3, #18192	; 0x4710
 801f180:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f184:	f244 7210 	movw	r2, #18192	; 0x4710
 801f188:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801f18c:	6952      	ldr	r2, [r2, #20]
 801f18e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 801f192:	f022 0202 	bic.w	r2, r2, #2
 801f196:	615a      	str	r2, [r3, #20]
                         SCU_PLL_USBPLLCON_PLLPWD_Msk);

  /* check and if not already running enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 801f198:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 801f19c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f1a0:	685b      	ldr	r3, [r3, #4]
 801f1a2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 801f1a6:	2b00      	cmp	r3, #0
 801f1a8:	d063      	beq.n	801f272 <CLK001_USBClk_Init+0x102>
     ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
  {
    /* check if Main PLL is switched on for OSC WD*/
    if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 801f1aa:	f244 7310 	movw	r3, #18192	; 0x4710
 801f1ae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f1b2:	685a      	ldr	r2, [r3, #4]
 801f1b4:	f04f 0302 	mov.w	r3, #2
 801f1b8:	f2c0 0301 	movt	r3, #1
 801f1bc:	4013      	ands	r3, r2
 801f1be:	2b00      	cmp	r3, #0
 801f1c0:	d00d      	beq.n	801f1de <CLK001_USBClk_Init+0x6e>
        SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0UL)
    {
      /* enable PLL first */
      SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 801f1c2:	f244 7310 	movw	r3, #18192	; 0x4710
 801f1c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f1ca:	f244 7210 	movw	r2, #18192	; 0x4710
 801f1ce:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801f1d2:	6852      	ldr	r2, [r2, #4]
 801f1d4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 801f1d8:	f022 0202 	bic.w	r2, r2, #2
 801f1dc:	605a      	str	r2, [r3, #4]
    }

    /*The OSC HP mode is guaranteed to  be = 11b at this point
    * so we can just clear the bit(s) as per the selected mode
    */
    SCU_OSC->OSCHPCTRL &= (((uint32_t)(~(uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk)) |
 801f1de:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 801f1e2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f1e6:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 801f1ea:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801f1ee:	6852      	ldr	r2, [r2, #4]
 801f1f0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 801f1f4:	605a      	str	r2, [r3, #4]
       ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));
   
    /* setup OSC WDG Divider */
    SCU_OSC->OSCHPCTRL|= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY/
 801f1f6:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 801f1fa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f1fe:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 801f202:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801f206:	6852      	ldr	r2, [r2, #4]
 801f208:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 801f20c:	605a      	str	r2, [r3, #4]
                      CLK001_SOSCWDG_FREF)-1UL) <<SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
   
    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;  
 801f20e:	f244 7310 	movw	r3, #18192	; 0x4710
 801f212:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f216:	f244 7210 	movw	r2, #18192	; 0x4710
 801f21a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801f21e:	6852      	ldr	r2, [r2, #4]
 801f220:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801f224:	605a      	str	r2, [r3, #4]

     /* Timeout for wait loo ~150ms */
    /********************************/	  
    /*approximate loop count for 150ms @ Backup Clock freq*/
    timeout_count = CLK001_LOOP_CNT_150MS;
 801f226:	f244 6350 	movw	r3, #18000	; 0x4650
 801f22a:	607b      	str	r3, [r7, #4]
    do
    {
      CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 801f22c:	f04f 000a 	mov.w	r0, #10
 801f230:	f7ff fd02 	bl	801ec38 <CLK001_Delay>
      timeout_count--;
 801f234:	687b      	ldr	r3, [r7, #4]
 801f236:	f103 33ff 	add.w	r3, r3, #4294967295
 801f23a:	607b      	str	r3, [r7, #4]
    }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 801f23c:	f244 7310 	movw	r3, #18192	; 0x4710
 801f240:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f244:	681b      	ldr	r3, [r3, #0]
 801f246:	f403 7360 	and.w	r3, r3, #896	; 0x380
          CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 801f24a:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 801f24e:	d002      	beq.n	801f256 <CLK001_USBClk_Init+0xe6>
 801f250:	687b      	ldr	r3, [r7, #4]
 801f252:	2b00      	cmp	r3, #0
 801f254:	d1ea      	bne.n	801f22c <CLK001_USBClk_Init+0xbc>

    if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 801f256:	f244 7310 	movw	r3, #18192	; 0x4710
 801f25a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f25e:	681b      	ldr	r3, [r3, #0]
 801f260:	f403 7360 	and.w	r3, r3, #896	; 0x380
 801f264:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 801f268:	d003      	beq.n	801f272 <CLK001_USBClk_Init+0x102>
          CLK001_PLLSTAT_OSC_USABLE_MASK)
    {
      Return_status =0UL;/* Return Error */
 801f26a:	f04f 0300 	mov.w	r3, #0
 801f26e:	603b      	str	r3, [r7, #0]
      while (1)
      {
        /* The Oscillator frequency not usable, 
        therefore the PLL shall not be used */
      }
 801f270:	e7fe      	b.n	801f270 <CLK001_USBClk_Init+0x100>
    }
  }

  /* Setup USB PLL */
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 801f272:	f244 7310 	movw	r3, #18192	; 0x4710
 801f276:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f27a:	f244 7210 	movw	r2, #18192	; 0x4710
 801f27e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801f282:	6952      	ldr	r2, [r2, #20]
 801f284:	f042 0201 	orr.w	r2, r2, #1
 801f288:	615a      	str	r2, [r3, #20]
  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 801f28a:	f244 7310 	movw	r3, #18192	; 0x4710
 801f28e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f292:	f244 7210 	movw	r2, #18192	; 0x4710
 801f296:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801f29a:	6952      	ldr	r2, [r2, #20]
 801f29c:	f042 0210 	orr.w	r2, r2, #16
 801f2a0:	615a      	str	r2, [r3, #20]
  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON =
 801f2a2:	f244 7310 	movw	r3, #18192	; 0x4710
 801f2a6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f2aa:	f44f 527c 	mov.w	r2, #16128	; 0x3f00
 801f2ae:	f2c0 1200 	movt	r2, #256	; 0x100
 801f2b2:	615a      	str	r2, [r3, #20]
    (((uint32_t)CLK001_USBPLL_NDIV<<SCU_PLL_USBPLLCON_NDIV_Pos)|
     ((uint32_t)CLK001_USBPLL_PDIV<<SCU_PLL_USBPLLCON_PDIV_Pos));
  /* Setup USBDIV settings USB clock */
  SCU_CLK->USBCLKCR = CLK001_USBDIV;
 801f2b4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 801f2b8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f2bc:	f04f 0203 	mov.w	r2, #3
 801f2c0:	619a      	str	r2, [r3, #24]
  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 801f2c2:	f244 7310 	movw	r3, #18192	; 0x4710
 801f2c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f2ca:	f244 7210 	movw	r2, #18192	; 0x4710
 801f2ce:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801f2d2:	6952      	ldr	r2, [r2, #20]
 801f2d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801f2d8:	615a      	str	r2, [r3, #20]
  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 801f2da:	f244 7310 	movw	r3, #18192	; 0x4710
 801f2de:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f2e2:	f244 7210 	movw	r2, #18192	; 0x4710
 801f2e6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801f2ea:	6952      	ldr	r2, [r2, #20]
 801f2ec:	f022 0210 	bic.w	r2, r2, #16
 801f2f0:	615a      	str	r2, [r3, #20]
  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 801f2f2:	f244 7310 	movw	r3, #18192	; 0x4710
 801f2f6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f2fa:	f244 7210 	movw	r2, #18192	; 0x4710
 801f2fe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801f302:	6952      	ldr	r2, [r2, #20]
 801f304:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 801f308:	615a      	str	r2, [r3, #20]

  /* wait for PLL Lock */
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk)!= 
 801f30a:	bf00      	nop
 801f30c:	f244 7310 	movw	r3, #18192	; 0x4710
 801f310:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f314:	691b      	ldr	r3, [r3, #16]
 801f316:	f003 0304 	and.w	r3, r3, #4
 801f31a:	2b00      	cmp	r3, #0
 801f31c:	d0f6      	beq.n	801f30c <CLK001_USBClk_Init+0x19c>
          SCU_PLL_USBPLLSTAT_VCOLOCK_Msk)
  {}

  /* Enable USB Clock */
  SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_USBCEN_Msk;
 801f31e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 801f322:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f326:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 801f32a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801f32e:	6852      	ldr	r2, [r2, #4]
 801f330:	f042 0201 	orr.w	r2, r2, #1
 801f334:	605a      	str	r2, [r3, #4]

  return Return_status;
 801f336:	683b      	ldr	r3, [r7, #0]
} 
 801f338:	4618      	mov	r0, r3
 801f33a:	f107 0708 	add.w	r7, r7, #8
 801f33e:	46bd      	mov	sp, r7
 801f340:	bd80      	pop	{r7, pc}
 801f342:	bf00      	nop

0801f344 <CLK001_CCUClk_Init>:
  * @brief  Function to enable the CCU4 and CCU8 clock 
  * @note   -  
  * @param  None
  * @retval None
  */
  static void CLK001_CCUClk_Init(void){
 801f344:	b480      	push	{r7}
 801f346:	af00      	add	r7, sp, #0
  /* Enable CCU Clock */
  SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_CCUCEN_Msk;
 801f348:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 801f34c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801f350:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 801f354:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801f358:	6852      	ldr	r2, [r2, #4]
 801f35a:	f042 0210 	orr.w	r2, r2, #16
 801f35e:	605a      	str	r2, [r3, #4]
}
 801f360:	46bd      	mov	sp, r7
 801f362:	bc80      	pop	{r7}
 801f364:	4770      	bx	lr
 801f366:	bf00      	nop

0801f368 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 801f368:	b580      	push	{r7, lr}
 801f36a:	b082      	sub	sp, #8
 801f36c:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 801f36e:	f04f 0300 	mov.w	r3, #0
 801f372:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 801f374:	f7ff fc7a 	bl	801ec6c <CLK001_SysClk_Valid>
 801f378:	4603      	mov	r3, r0
 801f37a:	2b00      	cmp	r3, #0
 801f37c:	d105      	bne.n	801f38a <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 801f37e:	f7ff feb3 	bl	801f0e8 <CLK001_SysClk_Init>
 801f382:	4603      	mov	r3, r0
 801f384:	687a      	ldr	r2, [r7, #4]
 801f386:	4313      	orrs	r3, r2
 801f388:	607b      	str	r3, [r7, #4]
  }

  #ifdef CLK001_USBCLK_EN
  /*  Function to initialize the USB Clock based on UI configuration */     
  if(CLK001_USBClk_Valid() == 0UL)
 801f38a:	f7ff fed5 	bl	801f138 <CLK001_USBClk_Valid>
 801f38e:	4603      	mov	r3, r0
 801f390:	2b00      	cmp	r3, #0
 801f392:	d101      	bne.n	801f398 <CLK001_Init+0x30>
  {   
  	CLK001_USBClk_Init();
 801f394:	f7ff feec 	bl	801f170 <CLK001_USBClk_Init>
  }
  #endif

  #ifdef CLK001_CCUCLK_EN
    if(SysClkinitialized == 1UL)
 801f398:	687b      	ldr	r3, [r7, #4]
 801f39a:	2b01      	cmp	r3, #1
 801f39c:	d101      	bne.n	801f3a2 <CLK001_Init+0x3a>
    {
      /*  Function to enable the CCU Clock based on UI configuration */
      CLK001_CCUClk_Init();
 801f39e:	f7ff ffd1 	bl	801f344 <CLK001_CCUClk_Init>
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 801f3a2:	f7e5 fc37 	bl	8004c14 <SystemCoreClockUpdate>
}
 801f3a6:	f107 0708 	add.w	r7, r7, #8
 801f3aa:	46bd      	mov	sp, r7
 801f3ac:	bd80      	pop	{r7, pc}
 801f3ae:	bf00      	nop

0801f3b0 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 801f3b0:	b480      	push	{r7}
 801f3b2:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 801f3b4:	f04f 0300 	mov.w	r3, #0
}
 801f3b8:	4618      	mov	r0, r3
 801f3ba:	46bd      	mov	sp, r7
 801f3bc:	bc80      	pop	{r7}
 801f3be:	4770      	bx	lr

0801f3c0 <CCU4GLOBAL_Init>:
/**
 * @cond INTERNAL_DOCS
 */

void CCU4GLOBAL_Init(void)
{
 801f3c0:	b580      	push	{r7, lr}
 801f3c2:	b082      	sub	sp, #8
 801f3c4:	af00      	add	r7, sp, #0
  static uint32_t CCU4InitCalled = (uint32_t)0U;
  uint32_t Count = 0U;
 801f3c6:	f04f 0300 	mov.w	r3, #0
 801f3ca:	607b      	str	r3, [r7, #4]
  
  if(CCU4InitCalled == (uint32_t)0U)
 801f3cc:	f240 73bc 	movw	r3, #1980	; 0x7bc
 801f3d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801f3d4:	681b      	ldr	r3, [r3, #0]
 801f3d6:	2b00      	cmp	r3, #0
 801f3d8:	d11b      	bne.n	801f412 <CCU4GLOBAL_Init+0x52>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
 801f3da:	f04f 0300 	mov.w	r3, #0
 801f3de:	607b      	str	r3, [r7, #4]
 801f3e0:	e00d      	b.n	801f3fe <CCU4GLOBAL_Init+0x3e>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
 801f3e2:	f240 13b0 	movw	r3, #432	; 0x1b0
 801f3e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801f3ea:	687a      	ldr	r2, [r7, #4]
 801f3ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801f3f0:	4618      	mov	r0, r3
 801f3f2:	f000 f813 	bl	801f41c <CCU4Global_lInit>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
 801f3f6:	687b      	ldr	r3, [r7, #4]
 801f3f8:	f103 0301 	add.w	r3, r3, #1
 801f3fc:	607b      	str	r3, [r7, #4]
 801f3fe:	687b      	ldr	r3, [r7, #4]
 801f400:	2b00      	cmp	r3, #0
 801f402:	d0ee      	beq.n	801f3e2 <CCU4GLOBAL_Init+0x22>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
    }

    CCU4InitCalled = (uint32_t)1;
 801f404:	f240 73bc 	movw	r3, #1980	; 0x7bc
 801f408:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801f40c:	f04f 0201 	mov.w	r2, #1
 801f410:	601a      	str	r2, [r3, #0]
  }
}
 801f412:	f107 0708 	add.w	r7, r7, #8
 801f416:	46bd      	mov	sp, r7
 801f418:	bd80      	pop	{r7, pc}
 801f41a:	bf00      	nop

0801f41c <CCU4Global_lInit>:

static void CCU4Global_lInit(const CCU4Global_HandleType * Handle)
{
 801f41c:	b580      	push	{r7, lr}
 801f41e:	b082      	sub	sp, #8
 801f420:	af00      	add	r7, sp, #0
 801f422:	6078      	str	r0, [r7, #4]
	#endif
	
	#if (UC_FAMILY == XMC4)
		/* Deassert the peripheral */
		/*This is applicable for XMC4500, XMC4400 and XMC4200 Devices*/
		RESET001_DeassertReset(Handle->PeripheralReset);
 801f424:	687b      	ldr	r3, [r7, #4]
 801f426:	689b      	ldr	r3, [r3, #8]
 801f428:	4618      	mov	r0, r3
 801f42a:	f7fb fbc5 	bl	801abb8 <RESET001_DeassertReset>
	#endif    

		
    /* Sets Run bit of the Prescalar */
    SET_BIT(Handle->CC4yKernRegsPtr->GIDLC,CCU4_GIDLC_SPRB_Pos);
 801f42e:	687b      	ldr	r3, [r7, #4]
 801f430:	681b      	ldr	r3, [r3, #0]
 801f432:	687a      	ldr	r2, [r7, #4]
 801f434:	6812      	ldr	r2, [r2, #0]
 801f436:	68d2      	ldr	r2, [r2, #12]
 801f438:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801f43c:	60da      	str	r2, [r3, #12]

}
 801f43e:	f107 0708 	add.w	r7, r7, #8
 801f442:	46bd      	mov	sp, r7
 801f444:	bd80      	pop	{r7, pc}
 801f446:	bf00      	nop

0801f448 <asin>:
 801f448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f44c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 801f4e8 <asin+0xa0>
 801f450:	b08a      	sub	sp, #40	; 0x28
 801f452:	4604      	mov	r4, r0
 801f454:	460d      	mov	r5, r1
 801f456:	f000 fa27 	bl	801f8a8 <__ieee754_asin>
 801f45a:	f998 3000 	ldrsb.w	r3, [r8]
 801f45e:	3301      	adds	r3, #1
 801f460:	4606      	mov	r6, r0
 801f462:	460f      	mov	r7, r1
 801f464:	d004      	beq.n	801f470 <asin+0x28>
 801f466:	4620      	mov	r0, r4
 801f468:	4629      	mov	r1, r5
 801f46a:	f001 fdab 	bl	8020fc4 <__fpclassifyd>
 801f46e:	b920      	cbnz	r0, 801f47a <asin+0x32>
 801f470:	4630      	mov	r0, r6
 801f472:	4639      	mov	r1, r7
 801f474:	b00a      	add	sp, #40	; 0x28
 801f476:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f47a:	4620      	mov	r0, r4
 801f47c:	4629      	mov	r1, r5
 801f47e:	f001 fd97 	bl	8020fb0 <fabs>
 801f482:	2300      	movs	r3, #0
 801f484:	2200      	movs	r2, #0
 801f486:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 801f48a:	f002 fb45 	bl	8021b18 <__aeabi_dcmpgt>
 801f48e:	2800      	cmp	r0, #0
 801f490:	d0ee      	beq.n	801f470 <asin+0x28>
 801f492:	4913      	ldr	r1, [pc, #76]	; (801f4e0 <asin+0x98>)
 801f494:	4813      	ldr	r0, [pc, #76]	; (801f4e4 <asin+0x9c>)
 801f496:	9101      	str	r1, [sp, #4]
 801f498:	2201      	movs	r2, #1
 801f49a:	2600      	movs	r6, #0
 801f49c:	9200      	str	r2, [sp, #0]
 801f49e:	9608      	str	r6, [sp, #32]
 801f4a0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 801f4a4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 801f4a8:	f001 fdc2 	bl	8021030 <nan>
 801f4ac:	f998 7000 	ldrsb.w	r7, [r8]
 801f4b0:	2f02      	cmp	r7, #2
 801f4b2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801f4b6:	d008      	beq.n	801f4ca <asin+0x82>
 801f4b8:	4668      	mov	r0, sp
 801f4ba:	f001 fdb7 	bl	802102c <matherr>
 801f4be:	b120      	cbz	r0, 801f4ca <asin+0x82>
 801f4c0:	9808      	ldr	r0, [sp, #32]
 801f4c2:	b938      	cbnz	r0, 801f4d4 <asin+0x8c>
 801f4c4:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 801f4c8:	e7d2      	b.n	801f470 <asin+0x28>
 801f4ca:	f002 fb9f 	bl	8021c0c <__errno>
 801f4ce:	2321      	movs	r3, #33	; 0x21
 801f4d0:	6003      	str	r3, [r0, #0]
 801f4d2:	e7f5      	b.n	801f4c0 <asin+0x78>
 801f4d4:	f002 fb9a 	bl	8021c0c <__errno>
 801f4d8:	9908      	ldr	r1, [sp, #32]
 801f4da:	6001      	str	r1, [r0, #0]
 801f4dc:	e7f2      	b.n	801f4c4 <asin+0x7c>
 801f4de:	bf00      	nop
 801f4e0:	0802813c 	.word	0x0802813c
 801f4e4:	080281f8 	.word	0x080281f8
 801f4e8:	200001b4 	.word	0x200001b4

0801f4ec <atan2>:
 801f4ec:	f000 bc0c 	b.w	801fd08 <__ieee754_atan2>

0801f4f0 <pow>:
 801f4f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f4f4:	f8df b2cc 	ldr.w	fp, [pc, #716]	; 801f7c4 <pow+0x2d4>
 801f4f8:	b08b      	sub	sp, #44	; 0x2c
 801f4fa:	461f      	mov	r7, r3
 801f4fc:	4680      	mov	r8, r0
 801f4fe:	4689      	mov	r9, r1
 801f500:	4616      	mov	r6, r2
 801f502:	f000 fd0d 	bl	801ff20 <__ieee754_pow>
 801f506:	f99b 3000 	ldrsb.w	r3, [fp]
 801f50a:	3301      	adds	r3, #1
 801f50c:	4604      	mov	r4, r0
 801f50e:	460d      	mov	r5, r1
 801f510:	d004      	beq.n	801f51c <pow+0x2c>
 801f512:	4630      	mov	r0, r6
 801f514:	4639      	mov	r1, r7
 801f516:	f001 fd55 	bl	8020fc4 <__fpclassifyd>
 801f51a:	b920      	cbnz	r0, 801f526 <pow+0x36>
 801f51c:	4620      	mov	r0, r4
 801f51e:	4629      	mov	r1, r5
 801f520:	b00b      	add	sp, #44	; 0x2c
 801f522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f526:	4640      	mov	r0, r8
 801f528:	4649      	mov	r1, r9
 801f52a:	f001 fd4b 	bl	8020fc4 <__fpclassifyd>
 801f52e:	4682      	mov	sl, r0
 801f530:	2800      	cmp	r0, #0
 801f532:	d12c      	bne.n	801f58e <pow+0x9e>
 801f534:	4630      	mov	r0, r6
 801f536:	4639      	mov	r1, r7
 801f538:	2200      	movs	r2, #0
 801f53a:	2300      	movs	r3, #0
 801f53c:	f002 fac4 	bl	8021ac8 <__aeabi_dcmpeq>
 801f540:	2800      	cmp	r0, #0
 801f542:	d0eb      	beq.n	801f51c <pow+0x2c>
 801f544:	4b9e      	ldr	r3, [pc, #632]	; (801f7c0 <pow+0x2d0>)
 801f546:	f99b 5000 	ldrsb.w	r5, [fp]
 801f54a:	9301      	str	r3, [sp, #4]
 801f54c:	2201      	movs	r2, #1
 801f54e:	2300      	movs	r3, #0
 801f550:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 801f554:	9200      	str	r2, [sp, #0]
 801f556:	2200      	movs	r2, #0
 801f558:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801f55c:	1c6b      	adds	r3, r5, #1
 801f55e:	f8cd a020 	str.w	sl, [sp, #32]
 801f562:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801f566:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801f56a:	d00d      	beq.n	801f588 <pow+0x98>
 801f56c:	2d02      	cmp	r5, #2
 801f56e:	d00b      	beq.n	801f588 <pow+0x98>
 801f570:	4668      	mov	r0, sp
 801f572:	f001 fd5b 	bl	802102c <matherr>
 801f576:	2800      	cmp	r0, #0
 801f578:	f000 8093 	beq.w	801f6a2 <pow+0x1b2>
 801f57c:	9808      	ldr	r0, [sp, #32]
 801f57e:	b118      	cbz	r0, 801f588 <pow+0x98>
 801f580:	f002 fb44 	bl	8021c0c <__errno>
 801f584:	9c08      	ldr	r4, [sp, #32]
 801f586:	6004      	str	r4, [r0, #0]
 801f588:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 801f58c:	e7c6      	b.n	801f51c <pow+0x2c>
 801f58e:	4640      	mov	r0, r8
 801f590:	4649      	mov	r1, r9
 801f592:	2200      	movs	r2, #0
 801f594:	2300      	movs	r3, #0
 801f596:	f002 fa97 	bl	8021ac8 <__aeabi_dcmpeq>
 801f59a:	b300      	cbz	r0, 801f5de <pow+0xee>
 801f59c:	4630      	mov	r0, r6
 801f59e:	4639      	mov	r1, r7
 801f5a0:	2200      	movs	r2, #0
 801f5a2:	2300      	movs	r3, #0
 801f5a4:	f002 fa90 	bl	8021ac8 <__aeabi_dcmpeq>
 801f5a8:	2800      	cmp	r0, #0
 801f5aa:	d04e      	beq.n	801f64a <pow+0x15a>
 801f5ac:	4884      	ldr	r0, [pc, #528]	; (801f7c0 <pow+0x2d0>)
 801f5ae:	f99b 5000 	ldrsb.w	r5, [fp]
 801f5b2:	9001      	str	r0, [sp, #4]
 801f5b4:	2101      	movs	r1, #1
 801f5b6:	9100      	str	r1, [sp, #0]
 801f5b8:	2400      	movs	r4, #0
 801f5ba:	2000      	movs	r0, #0
 801f5bc:	2100      	movs	r1, #0
 801f5be:	9408      	str	r4, [sp, #32]
 801f5c0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801f5c4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801f5c8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801f5cc:	2d00      	cmp	r5, #0
 801f5ce:	d0cf      	beq.n	801f570 <pow+0x80>
 801f5d0:	2300      	movs	r3, #0
 801f5d2:	2200      	movs	r2, #0
 801f5d4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 801f5d8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801f5dc:	e7d4      	b.n	801f588 <pow+0x98>
 801f5de:	4620      	mov	r0, r4
 801f5e0:	4629      	mov	r1, r5
 801f5e2:	f001 fce9 	bl	8020fb8 <finite>
 801f5e6:	4682      	mov	sl, r0
 801f5e8:	2800      	cmp	r0, #0
 801f5ea:	d05f      	beq.n	801f6ac <pow+0x1bc>
 801f5ec:	4620      	mov	r0, r4
 801f5ee:	4629      	mov	r1, r5
 801f5f0:	2200      	movs	r2, #0
 801f5f2:	2300      	movs	r3, #0
 801f5f4:	f002 fa68 	bl	8021ac8 <__aeabi_dcmpeq>
 801f5f8:	2800      	cmp	r0, #0
 801f5fa:	d08f      	beq.n	801f51c <pow+0x2c>
 801f5fc:	4640      	mov	r0, r8
 801f5fe:	4649      	mov	r1, r9
 801f600:	f001 fcda 	bl	8020fb8 <finite>
 801f604:	2800      	cmp	r0, #0
 801f606:	d089      	beq.n	801f51c <pow+0x2c>
 801f608:	4630      	mov	r0, r6
 801f60a:	4639      	mov	r1, r7
 801f60c:	f001 fcd4 	bl	8020fb8 <finite>
 801f610:	2800      	cmp	r0, #0
 801f612:	d083      	beq.n	801f51c <pow+0x2c>
 801f614:	f99b 4000 	ldrsb.w	r4, [fp]
 801f618:	4a69      	ldr	r2, [pc, #420]	; (801f7c0 <pow+0x2d0>)
 801f61a:	2004      	movs	r0, #4
 801f61c:	2100      	movs	r1, #0
 801f61e:	9000      	str	r0, [sp, #0]
 801f620:	9108      	str	r1, [sp, #32]
 801f622:	2000      	movs	r0, #0
 801f624:	2100      	movs	r1, #0
 801f626:	2c02      	cmp	r4, #2
 801f628:	9201      	str	r2, [sp, #4]
 801f62a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801f62e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801f632:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801f636:	d063      	beq.n	801f700 <pow+0x210>
 801f638:	4668      	mov	r0, sp
 801f63a:	f001 fcf7 	bl	802102c <matherr>
 801f63e:	2800      	cmp	r0, #0
 801f640:	d05e      	beq.n	801f700 <pow+0x210>
 801f642:	9a08      	ldr	r2, [sp, #32]
 801f644:	2a00      	cmp	r2, #0
 801f646:	d09f      	beq.n	801f588 <pow+0x98>
 801f648:	e79a      	b.n	801f580 <pow+0x90>
 801f64a:	4630      	mov	r0, r6
 801f64c:	4639      	mov	r1, r7
 801f64e:	f001 fcb3 	bl	8020fb8 <finite>
 801f652:	2800      	cmp	r0, #0
 801f654:	f43f af62 	beq.w	801f51c <pow+0x2c>
 801f658:	4630      	mov	r0, r6
 801f65a:	4639      	mov	r1, r7
 801f65c:	2200      	movs	r2, #0
 801f65e:	2300      	movs	r3, #0
 801f660:	f002 fa3c 	bl	8021adc <__aeabi_dcmplt>
 801f664:	2800      	cmp	r0, #0
 801f666:	f43f af59 	beq.w	801f51c <pow+0x2c>
 801f66a:	4855      	ldr	r0, [pc, #340]	; (801f7c0 <pow+0x2d0>)
 801f66c:	f89b 5000 	ldrb.w	r5, [fp]
 801f670:	9001      	str	r0, [sp, #4]
 801f672:	2101      	movs	r1, #1
 801f674:	2400      	movs	r4, #0
 801f676:	9100      	str	r1, [sp, #0]
 801f678:	9408      	str	r4, [sp, #32]
 801f67a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801f67e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801f682:	2200      	movs	r2, #0
 801f684:	2300      	movs	r3, #0
 801f686:	2d00      	cmp	r5, #0
 801f688:	d133      	bne.n	801f6f2 <pow+0x202>
 801f68a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801f68e:	4668      	mov	r0, sp
 801f690:	f001 fccc 	bl	802102c <matherr>
 801f694:	2800      	cmp	r0, #0
 801f696:	d1d4      	bne.n	801f642 <pow+0x152>
 801f698:	f002 fab8 	bl	8021c0c <__errno>
 801f69c:	2321      	movs	r3, #33	; 0x21
 801f69e:	6003      	str	r3, [r0, #0]
 801f6a0:	e7cf      	b.n	801f642 <pow+0x152>
 801f6a2:	f002 fab3 	bl	8021c0c <__errno>
 801f6a6:	2121      	movs	r1, #33	; 0x21
 801f6a8:	6001      	str	r1, [r0, #0]
 801f6aa:	e767      	b.n	801f57c <pow+0x8c>
 801f6ac:	4640      	mov	r0, r8
 801f6ae:	4649      	mov	r1, r9
 801f6b0:	f001 fc82 	bl	8020fb8 <finite>
 801f6b4:	2800      	cmp	r0, #0
 801f6b6:	d099      	beq.n	801f5ec <pow+0xfc>
 801f6b8:	4630      	mov	r0, r6
 801f6ba:	4639      	mov	r1, r7
 801f6bc:	f001 fc7c 	bl	8020fb8 <finite>
 801f6c0:	2800      	cmp	r0, #0
 801f6c2:	d093      	beq.n	801f5ec <pow+0xfc>
 801f6c4:	4620      	mov	r0, r4
 801f6c6:	4629      	mov	r1, r5
 801f6c8:	f001 fc7c 	bl	8020fc4 <__fpclassifyd>
 801f6cc:	b9e8      	cbnz	r0, 801f70a <pow+0x21a>
 801f6ce:	4b3c      	ldr	r3, [pc, #240]	; (801f7c0 <pow+0x2d0>)
 801f6d0:	f89b 4000 	ldrb.w	r4, [fp]
 801f6d4:	9008      	str	r0, [sp, #32]
 801f6d6:	2201      	movs	r2, #1
 801f6d8:	9301      	str	r3, [sp, #4]
 801f6da:	9200      	str	r2, [sp, #0]
 801f6dc:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801f6e0:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801f6e4:	2000      	movs	r0, #0
 801f6e6:	2100      	movs	r1, #0
 801f6e8:	2c00      	cmp	r4, #0
 801f6ea:	d15f      	bne.n	801f7ac <pow+0x2bc>
 801f6ec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801f6f0:	e7cd      	b.n	801f68e <pow+0x19e>
 801f6f2:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 801f6f6:	2d02      	cmp	r5, #2
 801f6f8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801f6fc:	d0cc      	beq.n	801f698 <pow+0x1a8>
 801f6fe:	e7c6      	b.n	801f68e <pow+0x19e>
 801f700:	f002 fa84 	bl	8021c0c <__errno>
 801f704:	2522      	movs	r5, #34	; 0x22
 801f706:	6005      	str	r5, [r0, #0]
 801f708:	e79b      	b.n	801f642 <pow+0x152>
 801f70a:	4c2d      	ldr	r4, [pc, #180]	; (801f7c0 <pow+0x2d0>)
 801f70c:	f99b 3000 	ldrsb.w	r3, [fp]
 801f710:	9401      	str	r4, [sp, #4]
 801f712:	2203      	movs	r2, #3
 801f714:	9200      	str	r2, [sp, #0]
 801f716:	f8cd a020 	str.w	sl, [sp, #32]
 801f71a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801f71e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801f722:	4640      	mov	r0, r8
 801f724:	4649      	mov	r1, r9
 801f726:	b9e3      	cbnz	r3, 801f762 <pow+0x272>
 801f728:	f64f 75ff 	movw	r5, #65535	; 0xffff
 801f72c:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 801f730:	f2c4 75ef 	movt	r5, #18415	; 0x47ef
 801f734:	2200      	movs	r2, #0
 801f736:	2300      	movs	r3, #0
 801f738:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801f73c:	f002 f9ce 	bl	8021adc <__aeabi_dcmplt>
 801f740:	2800      	cmp	r0, #0
 801f742:	d141      	bne.n	801f7c8 <pow+0x2d8>
 801f744:	f99b 0000 	ldrsb.w	r0, [fp]
 801f748:	2802      	cmp	r0, #2
 801f74a:	d005      	beq.n	801f758 <pow+0x268>
 801f74c:	4668      	mov	r0, sp
 801f74e:	f001 fc6d 	bl	802102c <matherr>
 801f752:	2800      	cmp	r0, #0
 801f754:	f47f af12 	bne.w	801f57c <pow+0x8c>
 801f758:	f002 fa58 	bl	8021c0c <__errno>
 801f75c:	2122      	movs	r1, #34	; 0x22
 801f75e:	6001      	str	r1, [r0, #0]
 801f760:	e70c      	b.n	801f57c <pow+0x8c>
 801f762:	2500      	movs	r5, #0
 801f764:	2400      	movs	r4, #0
 801f766:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 801f76a:	2200      	movs	r2, #0
 801f76c:	2300      	movs	r3, #0
 801f76e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801f772:	f002 f9b3 	bl	8021adc <__aeabi_dcmplt>
 801f776:	2800      	cmp	r0, #0
 801f778:	d0e4      	beq.n	801f744 <pow+0x254>
 801f77a:	2300      	movs	r3, #0
 801f77c:	2200      	movs	r2, #0
 801f77e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 801f782:	4630      	mov	r0, r6
 801f784:	4639      	mov	r1, r7
 801f786:	f001 ff37 	bl	80215f8 <__aeabi_dmul>
 801f78a:	4604      	mov	r4, r0
 801f78c:	460d      	mov	r5, r1
 801f78e:	f001 fc55 	bl	802103c <rint>
 801f792:	4622      	mov	r2, r4
 801f794:	462b      	mov	r3, r5
 801f796:	f002 f997 	bl	8021ac8 <__aeabi_dcmpeq>
 801f79a:	2800      	cmp	r0, #0
 801f79c:	d1d2      	bne.n	801f744 <pow+0x254>
 801f79e:	2300      	movs	r3, #0
 801f7a0:	2200      	movs	r2, #0
 801f7a2:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 801f7a6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801f7aa:	e7cb      	b.n	801f744 <pow+0x254>
 801f7ac:	4602      	mov	r2, r0
 801f7ae:	460b      	mov	r3, r1
 801f7b0:	f002 f84c 	bl	802184c <__aeabi_ddiv>
 801f7b4:	2c02      	cmp	r4, #2
 801f7b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801f7ba:	f43f af6d 	beq.w	801f698 <pow+0x1a8>
 801f7be:	e766      	b.n	801f68e <pow+0x19e>
 801f7c0:	08028144 	.word	0x08028144
 801f7c4:	200001b4 	.word	0x200001b4
 801f7c8:	2300      	movs	r3, #0
 801f7ca:	2200      	movs	r2, #0
 801f7cc:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 801f7d0:	4630      	mov	r0, r6
 801f7d2:	4639      	mov	r1, r7
 801f7d4:	f001 ff10 	bl	80215f8 <__aeabi_dmul>
 801f7d8:	4604      	mov	r4, r0
 801f7da:	460d      	mov	r5, r1
 801f7dc:	f001 fc2e 	bl	802103c <rint>
 801f7e0:	4622      	mov	r2, r4
 801f7e2:	462b      	mov	r3, r5
 801f7e4:	f002 f970 	bl	8021ac8 <__aeabi_dcmpeq>
 801f7e8:	2800      	cmp	r0, #0
 801f7ea:	d1ab      	bne.n	801f744 <pow+0x254>
 801f7ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801f7f0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801f7f4:	f2cc 73ef 	movt	r3, #51183	; 0xc7ef
 801f7f8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801f7fc:	e7a2      	b.n	801f744 <pow+0x254>
 801f7fe:	bf00      	nop

0801f800 <sqrt>:
 801f800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f804:	f8df a09c 	ldr.w	sl, [pc, #156]	; 801f8a4 <sqrt+0xa4>
 801f808:	b08a      	sub	sp, #40	; 0x28
 801f80a:	4604      	mov	r4, r0
 801f80c:	460d      	mov	r5, r1
 801f80e:	f001 f917 	bl	8020a40 <__ieee754_sqrt>
 801f812:	f99a 3000 	ldrsb.w	r3, [sl]
 801f816:	3301      	adds	r3, #1
 801f818:	4606      	mov	r6, r0
 801f81a:	460f      	mov	r7, r1
 801f81c:	d00f      	beq.n	801f83e <sqrt+0x3e>
 801f81e:	4620      	mov	r0, r4
 801f820:	4629      	mov	r1, r5
 801f822:	f001 fbcf 	bl	8020fc4 <__fpclassifyd>
 801f826:	b150      	cbz	r0, 801f83e <sqrt+0x3e>
 801f828:	f04f 0800 	mov.w	r8, #0
 801f82c:	f04f 0900 	mov.w	r9, #0
 801f830:	4620      	mov	r0, r4
 801f832:	4629      	mov	r1, r5
 801f834:	4642      	mov	r2, r8
 801f836:	464b      	mov	r3, r9
 801f838:	f002 f950 	bl	8021adc <__aeabi_dcmplt>
 801f83c:	b920      	cbnz	r0, 801f848 <sqrt+0x48>
 801f83e:	4630      	mov	r0, r6
 801f840:	4639      	mov	r1, r7
 801f842:	b00a      	add	sp, #40	; 0x28
 801f844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f848:	4815      	ldr	r0, [pc, #84]	; (801f8a0 <sqrt+0xa0>)
 801f84a:	f89a 6000 	ldrb.w	r6, [sl]
 801f84e:	9001      	str	r0, [sp, #4]
 801f850:	2101      	movs	r1, #1
 801f852:	2200      	movs	r2, #0
 801f854:	9100      	str	r1, [sp, #0]
 801f856:	9208      	str	r2, [sp, #32]
 801f858:	e9cd 4504 	strd	r4, r5, [sp, #16]
 801f85c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 801f860:	b956      	cbnz	r6, 801f878 <sqrt+0x78>
 801f862:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801f866:	4668      	mov	r0, sp
 801f868:	f001 fbe0 	bl	802102c <matherr>
 801f86c:	b170      	cbz	r0, 801f88c <sqrt+0x8c>
 801f86e:	9b08      	ldr	r3, [sp, #32]
 801f870:	b98b      	cbnz	r3, 801f896 <sqrt+0x96>
 801f872:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 801f876:	e7e2      	b.n	801f83e <sqrt+0x3e>
 801f878:	4640      	mov	r0, r8
 801f87a:	4649      	mov	r1, r9
 801f87c:	4642      	mov	r2, r8
 801f87e:	464b      	mov	r3, r9
 801f880:	f001 ffe4 	bl	802184c <__aeabi_ddiv>
 801f884:	2e02      	cmp	r6, #2
 801f886:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801f88a:	d1ec      	bne.n	801f866 <sqrt+0x66>
 801f88c:	f002 f9be 	bl	8021c0c <__errno>
 801f890:	2721      	movs	r7, #33	; 0x21
 801f892:	6007      	str	r7, [r0, #0]
 801f894:	e7eb      	b.n	801f86e <sqrt+0x6e>
 801f896:	f002 f9b9 	bl	8021c0c <__errno>
 801f89a:	9e08      	ldr	r6, [sp, #32]
 801f89c:	6006      	str	r6, [r0, #0]
 801f89e:	e7e8      	b.n	801f872 <sqrt+0x72>
 801f8a0:	08028148 	.word	0x08028148
 801f8a4:	200001b4 	.word	0x200001b4

0801f8a8 <__ieee754_asin>:
 801f8a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f8ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801f8b0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801f8b4:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
 801f8b8:	429e      	cmp	r6, r3
 801f8ba:	b086      	sub	sp, #24
 801f8bc:	4688      	mov	r8, r1
 801f8be:	468a      	mov	sl, r1
 801f8c0:	4681      	mov	r9, r0
 801f8c2:	dd1f      	ble.n	801f904 <__ieee754_asin+0x5c>
 801f8c4:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
 801f8c8:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 801f8cc:	ea56 0309 	orrs.w	r3, r6, r9
 801f8d0:	f040 8114 	bne.w	801fafc <__ieee754_asin+0x254>
 801f8d4:	a3a4      	add	r3, pc, #656	; (adr r3, 801fb68 <__ieee754_asin+0x2c0>)
 801f8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f8da:	4641      	mov	r1, r8
 801f8dc:	f001 fe8c 	bl	80215f8 <__aeabi_dmul>
 801f8e0:	a3a3      	add	r3, pc, #652	; (adr r3, 801fb70 <__ieee754_asin+0x2c8>)
 801f8e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f8e6:	4604      	mov	r4, r0
 801f8e8:	460d      	mov	r5, r1
 801f8ea:	4648      	mov	r0, r9
 801f8ec:	4641      	mov	r1, r8
 801f8ee:	f001 fe83 	bl	80215f8 <__aeabi_dmul>
 801f8f2:	4602      	mov	r2, r0
 801f8f4:	460b      	mov	r3, r1
 801f8f6:	4620      	mov	r0, r4
 801f8f8:	4629      	mov	r1, r5
 801f8fa:	f001 fccb 	bl	8021294 <__adddf3>
 801f8fe:	4681      	mov	r9, r0
 801f900:	4688      	mov	r8, r1
 801f902:	e106      	b.n	801fb12 <__ieee754_asin+0x26a>
 801f904:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801f908:	f6c3 70df 	movt	r0, #16351	; 0x3fdf
 801f90c:	4286      	cmp	r6, r0
 801f90e:	dc12      	bgt.n	801f936 <__ieee754_asin+0x8e>
 801f910:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 801f914:	4648      	mov	r0, r9
 801f916:	f280 815f 	bge.w	801fbd8 <__ieee754_asin+0x330>
 801f91a:	a397      	add	r3, pc, #604	; (adr r3, 801fb78 <__ieee754_asin+0x2d0>)
 801f91c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f920:	f001 fcb8 	bl	8021294 <__adddf3>
 801f924:	2300      	movs	r3, #0
 801f926:	2200      	movs	r2, #0
 801f928:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 801f92c:	f002 f8f4 	bl	8021b18 <__aeabi_dcmpgt>
 801f930:	2800      	cmp	r0, #0
 801f932:	f040 80ee 	bne.w	801fb12 <__ieee754_asin+0x26a>
 801f936:	4648      	mov	r0, r9
 801f938:	4641      	mov	r1, r8
 801f93a:	f001 fb39 	bl	8020fb0 <fabs>
 801f93e:	460b      	mov	r3, r1
 801f940:	2100      	movs	r1, #0
 801f942:	4602      	mov	r2, r0
 801f944:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 801f948:	2000      	movs	r0, #0
 801f94a:	f001 fca1 	bl	8021290 <__aeabi_dsub>
 801f94e:	2300      	movs	r3, #0
 801f950:	2200      	movs	r2, #0
 801f952:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 801f956:	f001 fe4f 	bl	80215f8 <__aeabi_dmul>
 801f95a:	a389      	add	r3, pc, #548	; (adr r3, 801fb80 <__ieee754_asin+0x2d8>)
 801f95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f960:	4604      	mov	r4, r0
 801f962:	460d      	mov	r5, r1
 801f964:	f001 fe48 	bl	80215f8 <__aeabi_dmul>
 801f968:	a387      	add	r3, pc, #540	; (adr r3, 801fb88 <__ieee754_asin+0x2e0>)
 801f96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f96e:	f001 fc91 	bl	8021294 <__adddf3>
 801f972:	4622      	mov	r2, r4
 801f974:	462b      	mov	r3, r5
 801f976:	f001 fe3f 	bl	80215f8 <__aeabi_dmul>
 801f97a:	a385      	add	r3, pc, #532	; (adr r3, 801fb90 <__ieee754_asin+0x2e8>)
 801f97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f980:	f001 fc86 	bl	8021290 <__aeabi_dsub>
 801f984:	4622      	mov	r2, r4
 801f986:	462b      	mov	r3, r5
 801f988:	f001 fe36 	bl	80215f8 <__aeabi_dmul>
 801f98c:	a382      	add	r3, pc, #520	; (adr r3, 801fb98 <__ieee754_asin+0x2f0>)
 801f98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f992:	f001 fc7f 	bl	8021294 <__adddf3>
 801f996:	4622      	mov	r2, r4
 801f998:	462b      	mov	r3, r5
 801f99a:	f001 fe2d 	bl	80215f8 <__aeabi_dmul>
 801f99e:	a380      	add	r3, pc, #512	; (adr r3, 801fba0 <__ieee754_asin+0x2f8>)
 801f9a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f9a4:	f001 fc74 	bl	8021290 <__aeabi_dsub>
 801f9a8:	4622      	mov	r2, r4
 801f9aa:	462b      	mov	r3, r5
 801f9ac:	f001 fe24 	bl	80215f8 <__aeabi_dmul>
 801f9b0:	a37d      	add	r3, pc, #500	; (adr r3, 801fba8 <__ieee754_asin+0x300>)
 801f9b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f9b6:	f001 fc6d 	bl	8021294 <__adddf3>
 801f9ba:	4622      	mov	r2, r4
 801f9bc:	462b      	mov	r3, r5
 801f9be:	f001 fe1b 	bl	80215f8 <__aeabi_dmul>
 801f9c2:	a37b      	add	r3, pc, #492	; (adr r3, 801fbb0 <__ieee754_asin+0x308>)
 801f9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f9c8:	e9cd 0100 	strd	r0, r1, [sp]
 801f9cc:	4620      	mov	r0, r4
 801f9ce:	4629      	mov	r1, r5
 801f9d0:	f001 fe12 	bl	80215f8 <__aeabi_dmul>
 801f9d4:	a378      	add	r3, pc, #480	; (adr r3, 801fbb8 <__ieee754_asin+0x310>)
 801f9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f9da:	f001 fc59 	bl	8021290 <__aeabi_dsub>
 801f9de:	4622      	mov	r2, r4
 801f9e0:	462b      	mov	r3, r5
 801f9e2:	f001 fe09 	bl	80215f8 <__aeabi_dmul>
 801f9e6:	a376      	add	r3, pc, #472	; (adr r3, 801fbc0 <__ieee754_asin+0x318>)
 801f9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f9ec:	f001 fc52 	bl	8021294 <__adddf3>
 801f9f0:	4622      	mov	r2, r4
 801f9f2:	462b      	mov	r3, r5
 801f9f4:	f001 fe00 	bl	80215f8 <__aeabi_dmul>
 801f9f8:	a373      	add	r3, pc, #460	; (adr r3, 801fbc8 <__ieee754_asin+0x320>)
 801f9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f9fe:	f001 fc47 	bl	8021290 <__aeabi_dsub>
 801fa02:	4622      	mov	r2, r4
 801fa04:	462b      	mov	r3, r5
 801fa06:	f001 fdf7 	bl	80215f8 <__aeabi_dmul>
 801fa0a:	2300      	movs	r3, #0
 801fa0c:	2200      	movs	r2, #0
 801fa0e:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 801fa12:	f001 fc3f 	bl	8021294 <__adddf3>
 801fa16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801fa1a:	4620      	mov	r0, r4
 801fa1c:	4629      	mov	r1, r5
 801fa1e:	f001 f80f 	bl	8020a40 <__ieee754_sqrt>
 801fa22:	f243 3232 	movw	r2, #13106	; 0x3332
 801fa26:	f6c3 72ef 	movt	r2, #16367	; 0x3fef
 801fa2a:	4296      	cmp	r6, r2
 801fa2c:	4680      	mov	r8, r0
 801fa2e:	4689      	mov	r9, r1
 801fa30:	dc74      	bgt.n	801fb1c <__ieee754_asin+0x274>
 801fa32:	4602      	mov	r2, r0
 801fa34:	460b      	mov	r3, r1
 801fa36:	460f      	mov	r7, r1
 801fa38:	f001 fc2c 	bl	8021294 <__adddf3>
 801fa3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801fa40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801fa44:	e9dd 0100 	ldrd	r0, r1, [sp]
 801fa48:	f001 ff00 	bl	802184c <__aeabi_ddiv>
 801fa4c:	4602      	mov	r2, r0
 801fa4e:	460b      	mov	r3, r1
 801fa50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801fa54:	f001 fdd0 	bl	80215f8 <__aeabi_dmul>
 801fa58:	2600      	movs	r6, #0
 801fa5a:	e9cd 0100 	strd	r0, r1, [sp]
 801fa5e:	464b      	mov	r3, r9
 801fa60:	4649      	mov	r1, r9
 801fa62:	4632      	mov	r2, r6
 801fa64:	4630      	mov	r0, r6
 801fa66:	f001 fdc7 	bl	80215f8 <__aeabi_dmul>
 801fa6a:	4602      	mov	r2, r0
 801fa6c:	460b      	mov	r3, r1
 801fa6e:	4620      	mov	r0, r4
 801fa70:	4629      	mov	r1, r5
 801fa72:	f001 fc0d 	bl	8021290 <__aeabi_dsub>
 801fa76:	464b      	mov	r3, r9
 801fa78:	4604      	mov	r4, r0
 801fa7a:	460d      	mov	r5, r1
 801fa7c:	4640      	mov	r0, r8
 801fa7e:	4649      	mov	r1, r9
 801fa80:	4632      	mov	r2, r6
 801fa82:	f001 fc07 	bl	8021294 <__adddf3>
 801fa86:	4602      	mov	r2, r0
 801fa88:	460b      	mov	r3, r1
 801fa8a:	4620      	mov	r0, r4
 801fa8c:	4629      	mov	r1, r5
 801fa8e:	f001 fedd 	bl	802184c <__aeabi_ddiv>
 801fa92:	4602      	mov	r2, r0
 801fa94:	460b      	mov	r3, r1
 801fa96:	f001 fbfd 	bl	8021294 <__adddf3>
 801fa9a:	4602      	mov	r2, r0
 801fa9c:	460b      	mov	r3, r1
 801fa9e:	a134      	add	r1, pc, #208	; (adr r1, 801fb70 <__ieee754_asin+0x2c8>)
 801faa0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801faa4:	f001 fbf4 	bl	8021290 <__aeabi_dsub>
 801faa8:	4602      	mov	r2, r0
 801faaa:	460b      	mov	r3, r1
 801faac:	e9dd 0100 	ldrd	r0, r1, [sp]
 801fab0:	f001 fbee 	bl	8021290 <__aeabi_dsub>
 801fab4:	4632      	mov	r2, r6
 801fab6:	4604      	mov	r4, r0
 801fab8:	460d      	mov	r5, r1
 801faba:	463b      	mov	r3, r7
 801fabc:	4649      	mov	r1, r9
 801fabe:	4630      	mov	r0, r6
 801fac0:	f001 fbe8 	bl	8021294 <__adddf3>
 801fac4:	4602      	mov	r2, r0
 801fac6:	460b      	mov	r3, r1
 801fac8:	a141      	add	r1, pc, #260	; (adr r1, 801fbd0 <__ieee754_asin+0x328>)
 801faca:	e9d1 0100 	ldrd	r0, r1, [r1]
 801face:	f001 fbdf 	bl	8021290 <__aeabi_dsub>
 801fad2:	4602      	mov	r2, r0
 801fad4:	460b      	mov	r3, r1
 801fad6:	4620      	mov	r0, r4
 801fad8:	4629      	mov	r1, r5
 801fada:	f001 fbd9 	bl	8021290 <__aeabi_dsub>
 801fade:	4602      	mov	r2, r0
 801fae0:	460b      	mov	r3, r1
 801fae2:	a13b      	add	r1, pc, #236	; (adr r1, 801fbd0 <__ieee754_asin+0x328>)
 801fae4:	e9d1 0100 	ldrd	r0, r1, [r1]
 801fae8:	f001 fbd2 	bl	8021290 <__aeabi_dsub>
 801faec:	4681      	mov	r9, r0
 801faee:	4688      	mov	r8, r1
 801faf0:	f1ba 0f00 	cmp.w	sl, #0
 801faf4:	bfd8      	it	le
 801faf6:	f108 4800 	addle.w	r8, r8, #2147483648	; 0x80000000
 801fafa:	e00a      	b.n	801fb12 <__ieee754_asin+0x26a>
 801fafc:	464a      	mov	r2, r9
 801fafe:	4643      	mov	r3, r8
 801fb00:	4641      	mov	r1, r8
 801fb02:	f001 fbc5 	bl	8021290 <__aeabi_dsub>
 801fb06:	4602      	mov	r2, r0
 801fb08:	460b      	mov	r3, r1
 801fb0a:	f001 fe9f 	bl	802184c <__aeabi_ddiv>
 801fb0e:	4681      	mov	r9, r0
 801fb10:	4688      	mov	r8, r1
 801fb12:	4648      	mov	r0, r9
 801fb14:	4641      	mov	r1, r8
 801fb16:	b006      	add	sp, #24
 801fb18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801fb1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801fb20:	e9dd 0100 	ldrd	r0, r1, [sp]
 801fb24:	f001 fe92 	bl	802184c <__aeabi_ddiv>
 801fb28:	4602      	mov	r2, r0
 801fb2a:	460b      	mov	r3, r1
 801fb2c:	4640      	mov	r0, r8
 801fb2e:	4649      	mov	r1, r9
 801fb30:	f001 fd62 	bl	80215f8 <__aeabi_dmul>
 801fb34:	4642      	mov	r2, r8
 801fb36:	464b      	mov	r3, r9
 801fb38:	f001 fbac 	bl	8021294 <__adddf3>
 801fb3c:	4602      	mov	r2, r0
 801fb3e:	460b      	mov	r3, r1
 801fb40:	f001 fba8 	bl	8021294 <__adddf3>
 801fb44:	a30a      	add	r3, pc, #40	; (adr r3, 801fb70 <__ieee754_asin+0x2c8>)
 801fb46:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fb4a:	f001 fba1 	bl	8021290 <__aeabi_dsub>
 801fb4e:	4602      	mov	r2, r0
 801fb50:	460b      	mov	r3, r1
 801fb52:	a105      	add	r1, pc, #20	; (adr r1, 801fb68 <__ieee754_asin+0x2c0>)
 801fb54:	e9d1 0100 	ldrd	r0, r1, [r1]
 801fb58:	f001 fb9a 	bl	8021290 <__aeabi_dsub>
 801fb5c:	4681      	mov	r9, r0
 801fb5e:	4688      	mov	r8, r1
 801fb60:	e7c6      	b.n	801faf0 <__ieee754_asin+0x248>
 801fb62:	bf00      	nop
 801fb64:	f3af 8000 	nop.w
 801fb68:	54442d18 	.word	0x54442d18
 801fb6c:	3ff921fb 	.word	0x3ff921fb
 801fb70:	33145c07 	.word	0x33145c07
 801fb74:	3c91a626 	.word	0x3c91a626
 801fb78:	8800759c 	.word	0x8800759c
 801fb7c:	7e37e43c 	.word	0x7e37e43c
 801fb80:	0dfdf709 	.word	0x0dfdf709
 801fb84:	3f023de1 	.word	0x3f023de1
 801fb88:	7501b288 	.word	0x7501b288
 801fb8c:	3f49efe0 	.word	0x3f49efe0
 801fb90:	b5688f3b 	.word	0xb5688f3b
 801fb94:	3fa48228 	.word	0x3fa48228
 801fb98:	0e884455 	.word	0x0e884455
 801fb9c:	3fc9c155 	.word	0x3fc9c155
 801fba0:	03eb6f7d 	.word	0x03eb6f7d
 801fba4:	3fd4d612 	.word	0x3fd4d612
 801fba8:	55555555 	.word	0x55555555
 801fbac:	3fc55555 	.word	0x3fc55555
 801fbb0:	b12e9282 	.word	0xb12e9282
 801fbb4:	3fb3b8c5 	.word	0x3fb3b8c5
 801fbb8:	1b8d0159 	.word	0x1b8d0159
 801fbbc:	3fe6066c 	.word	0x3fe6066c
 801fbc0:	9c598ac8 	.word	0x9c598ac8
 801fbc4:	40002ae5 	.word	0x40002ae5
 801fbc8:	1c8a2d4b 	.word	0x1c8a2d4b
 801fbcc:	40033a27 	.word	0x40033a27
 801fbd0:	54442d18 	.word	0x54442d18
 801fbd4:	3fe921fb 	.word	0x3fe921fb
 801fbd8:	464a      	mov	r2, r9
 801fbda:	4643      	mov	r3, r8
 801fbdc:	f001 fd0c 	bl	80215f8 <__aeabi_dmul>
 801fbe0:	a335      	add	r3, pc, #212	; (adr r3, 801fcb8 <__ieee754_asin+0x410>)
 801fbe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fbe6:	4604      	mov	r4, r0
 801fbe8:	460d      	mov	r5, r1
 801fbea:	f001 fd05 	bl	80215f8 <__aeabi_dmul>
 801fbee:	a334      	add	r3, pc, #208	; (adr r3, 801fcc0 <__ieee754_asin+0x418>)
 801fbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fbf4:	f001 fb4e 	bl	8021294 <__adddf3>
 801fbf8:	4622      	mov	r2, r4
 801fbfa:	462b      	mov	r3, r5
 801fbfc:	f001 fcfc 	bl	80215f8 <__aeabi_dmul>
 801fc00:	a331      	add	r3, pc, #196	; (adr r3, 801fcc8 <__ieee754_asin+0x420>)
 801fc02:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fc06:	f001 fb43 	bl	8021290 <__aeabi_dsub>
 801fc0a:	4622      	mov	r2, r4
 801fc0c:	462b      	mov	r3, r5
 801fc0e:	f001 fcf3 	bl	80215f8 <__aeabi_dmul>
 801fc12:	a32f      	add	r3, pc, #188	; (adr r3, 801fcd0 <__ieee754_asin+0x428>)
 801fc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fc18:	f001 fb3c 	bl	8021294 <__adddf3>
 801fc1c:	4622      	mov	r2, r4
 801fc1e:	462b      	mov	r3, r5
 801fc20:	f001 fcea 	bl	80215f8 <__aeabi_dmul>
 801fc24:	a32c      	add	r3, pc, #176	; (adr r3, 801fcd8 <__ieee754_asin+0x430>)
 801fc26:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fc2a:	f001 fb31 	bl	8021290 <__aeabi_dsub>
 801fc2e:	4622      	mov	r2, r4
 801fc30:	462b      	mov	r3, r5
 801fc32:	f001 fce1 	bl	80215f8 <__aeabi_dmul>
 801fc36:	a32a      	add	r3, pc, #168	; (adr r3, 801fce0 <__ieee754_asin+0x438>)
 801fc38:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fc3c:	f001 fb2a 	bl	8021294 <__adddf3>
 801fc40:	4622      	mov	r2, r4
 801fc42:	462b      	mov	r3, r5
 801fc44:	f001 fcd8 	bl	80215f8 <__aeabi_dmul>
 801fc48:	a327      	add	r3, pc, #156	; (adr r3, 801fce8 <__ieee754_asin+0x440>)
 801fc4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fc4e:	4606      	mov	r6, r0
 801fc50:	460f      	mov	r7, r1
 801fc52:	4620      	mov	r0, r4
 801fc54:	4629      	mov	r1, r5
 801fc56:	f001 fccf 	bl	80215f8 <__aeabi_dmul>
 801fc5a:	a325      	add	r3, pc, #148	; (adr r3, 801fcf0 <__ieee754_asin+0x448>)
 801fc5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fc60:	f001 fb16 	bl	8021290 <__aeabi_dsub>
 801fc64:	4622      	mov	r2, r4
 801fc66:	462b      	mov	r3, r5
 801fc68:	f001 fcc6 	bl	80215f8 <__aeabi_dmul>
 801fc6c:	a322      	add	r3, pc, #136	; (adr r3, 801fcf8 <__ieee754_asin+0x450>)
 801fc6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fc72:	f001 fb0f 	bl	8021294 <__adddf3>
 801fc76:	4622      	mov	r2, r4
 801fc78:	462b      	mov	r3, r5
 801fc7a:	f001 fcbd 	bl	80215f8 <__aeabi_dmul>
 801fc7e:	a320      	add	r3, pc, #128	; (adr r3, 801fd00 <__ieee754_asin+0x458>)
 801fc80:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fc84:	f001 fb04 	bl	8021290 <__aeabi_dsub>
 801fc88:	4622      	mov	r2, r4
 801fc8a:	462b      	mov	r3, r5
 801fc8c:	f001 fcb4 	bl	80215f8 <__aeabi_dmul>
 801fc90:	2300      	movs	r3, #0
 801fc92:	2200      	movs	r2, #0
 801fc94:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 801fc98:	f001 fafc 	bl	8021294 <__adddf3>
 801fc9c:	4602      	mov	r2, r0
 801fc9e:	460b      	mov	r3, r1
 801fca0:	4630      	mov	r0, r6
 801fca2:	4639      	mov	r1, r7
 801fca4:	f001 fdd2 	bl	802184c <__aeabi_ddiv>
 801fca8:	464c      	mov	r4, r9
 801fcaa:	4602      	mov	r2, r0
 801fcac:	460b      	mov	r3, r1
 801fcae:	4645      	mov	r5, r8
 801fcb0:	4648      	mov	r0, r9
 801fcb2:	4641      	mov	r1, r8
 801fcb4:	e61b      	b.n	801f8ee <__ieee754_asin+0x46>
 801fcb6:	bf00      	nop
 801fcb8:	0dfdf709 	.word	0x0dfdf709
 801fcbc:	3f023de1 	.word	0x3f023de1
 801fcc0:	7501b288 	.word	0x7501b288
 801fcc4:	3f49efe0 	.word	0x3f49efe0
 801fcc8:	b5688f3b 	.word	0xb5688f3b
 801fccc:	3fa48228 	.word	0x3fa48228
 801fcd0:	0e884455 	.word	0x0e884455
 801fcd4:	3fc9c155 	.word	0x3fc9c155
 801fcd8:	03eb6f7d 	.word	0x03eb6f7d
 801fcdc:	3fd4d612 	.word	0x3fd4d612
 801fce0:	55555555 	.word	0x55555555
 801fce4:	3fc55555 	.word	0x3fc55555
 801fce8:	b12e9282 	.word	0xb12e9282
 801fcec:	3fb3b8c5 	.word	0x3fb3b8c5
 801fcf0:	1b8d0159 	.word	0x1b8d0159
 801fcf4:	3fe6066c 	.word	0x3fe6066c
 801fcf8:	9c598ac8 	.word	0x9c598ac8
 801fcfc:	40002ae5 	.word	0x40002ae5
 801fd00:	1c8a2d4b 	.word	0x1c8a2d4b
 801fd04:	40033a27 	.word	0x40033a27

0801fd08 <__ieee754_atan2>:
 801fd08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801fd0c:	b084      	sub	sp, #16
 801fd0e:	e9cd 2300 	strd	r2, r3, [sp]
 801fd12:	e89d 1080 	ldmia.w	sp, {r7, ip}
 801fd16:	f1c7 0900 	rsb	r9, r7, #0
 801fd1a:	2600      	movs	r6, #0
 801fd1c:	f02c 4800 	bic.w	r8, ip, #2147483648	; 0x80000000
 801fd20:	ea49 0907 	orr.w	r9, r9, r7
 801fd24:	ea48 79d9 	orr.w	r9, r8, r9, lsr #31
 801fd28:	f6c7 76f0 	movt	r6, #32752	; 0x7ff0
 801fd2c:	45b1      	cmp	r9, r6
 801fd2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801fd32:	4604      	mov	r4, r0
 801fd34:	460d      	mov	r5, r1
 801fd36:	4602      	mov	r2, r0
 801fd38:	460b      	mov	r3, r1
 801fd3a:	d845      	bhi.n	801fdc8 <__ieee754_atan2+0xc0>
 801fd3c:	f1c0 0a00 	rsb	sl, r0, #0
 801fd40:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
 801fd44:	ea4a 0a00 	orr.w	sl, sl, r0
 801fd48:	ea49 7ada 	orr.w	sl, r9, sl, lsr #31
 801fd4c:	45b2      	cmp	sl, r6
 801fd4e:	d83b      	bhi.n	801fdc8 <__ieee754_atan2+0xc0>
 801fd50:	f10c 4c40 	add.w	ip, ip, #3221225472	; 0xc0000000
 801fd54:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
 801fd58:	ea5c 0c07 	orrs.w	ip, ip, r7
 801fd5c:	f8dd a004 	ldr.w	sl, [sp, #4]
 801fd60:	d052      	beq.n	801fe08 <__ieee754_atan2+0x100>
 801fd62:	ea4f 76aa 	mov.w	r6, sl, asr #30
 801fd66:	f006 0002 	and.w	r0, r6, #2
 801fd6a:	ea59 0202 	orrs.w	r2, r9, r2
 801fd6e:	ea40 76d1 	orr.w	r6, r0, r1, lsr #31
 801fd72:	d036      	beq.n	801fde2 <__ieee754_atan2+0xda>
 801fd74:	ea58 0707 	orrs.w	r7, r8, r7
 801fd78:	d040      	beq.n	801fdfc <__ieee754_atan2+0xf4>
 801fd7a:	2100      	movs	r1, #0
 801fd7c:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
 801fd80:	4588      	cmp	r8, r1
 801fd82:	d052      	beq.n	801fe2a <__ieee754_atan2+0x122>
 801fd84:	2700      	movs	r7, #0
 801fd86:	f6c7 77f0 	movt	r7, #32752	; 0x7ff0
 801fd8a:	45b9      	cmp	r9, r7
 801fd8c:	d036      	beq.n	801fdfc <__ieee754_atan2+0xf4>
 801fd8e:	ebc8 0809 	rsb	r8, r8, r9
 801fd92:	ea4f 5828 	mov.w	r8, r8, asr #20
 801fd96:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
 801fd9a:	dc42      	bgt.n	801fe22 <__ieee754_atan2+0x11a>
 801fd9c:	f1ba 0f00 	cmp.w	sl, #0
 801fda0:	db7d      	blt.n	801fe9e <__ieee754_atan2+0x196>
 801fda2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801fda6:	4620      	mov	r0, r4
 801fda8:	4629      	mov	r1, r5
 801fdaa:	f001 fd4f 	bl	802184c <__aeabi_ddiv>
 801fdae:	f001 f8ff 	bl	8020fb0 <fabs>
 801fdb2:	f000 ff49 	bl	8020c48 <atan>
 801fdb6:	2e01      	cmp	r6, #1
 801fdb8:	d06d      	beq.n	801fe96 <__ieee754_atan2+0x18e>
 801fdba:	2e02      	cmp	r6, #2
 801fdbc:	d05c      	beq.n	801fe78 <__ieee754_atan2+0x170>
 801fdbe:	2e00      	cmp	r6, #0
 801fdc0:	d14d      	bne.n	801fe5e <__ieee754_atan2+0x156>
 801fdc2:	4604      	mov	r4, r0
 801fdc4:	460d      	mov	r5, r1
 801fdc6:	e007      	b.n	801fdd8 <__ieee754_atan2+0xd0>
 801fdc8:	4620      	mov	r0, r4
 801fdca:	4629      	mov	r1, r5
 801fdcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801fdd0:	f001 fa60 	bl	8021294 <__adddf3>
 801fdd4:	4604      	mov	r4, r0
 801fdd6:	460d      	mov	r5, r1
 801fdd8:	4620      	mov	r0, r4
 801fdda:	4629      	mov	r1, r5
 801fddc:	b004      	add	sp, #16
 801fdde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801fde2:	2e03      	cmp	r6, #3
 801fde4:	d8c6      	bhi.n	801fd74 <__ieee754_atan2+0x6c>
 801fde6:	a201      	add	r2, pc, #4	; (adr r2, 801fdec <__ieee754_atan2+0xe4>)
 801fde8:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
 801fdec:	0801fdd9 	.word	0x0801fdd9
 801fdf0:	0801fdd9 	.word	0x0801fdd9
 801fdf4:	0801fe1b 	.word	0x0801fe1b
 801fdf8:	0801fe13 	.word	0x0801fe13
 801fdfc:	2b00      	cmp	r3, #0
 801fdfe:	db2a      	blt.n	801fe56 <__ieee754_atan2+0x14e>
 801fe00:	a535      	add	r5, pc, #212	; (adr r5, 801fed8 <__ieee754_atan2+0x1d0>)
 801fe02:	e9d5 4500 	ldrd	r4, r5, [r5]
 801fe06:	e7e7      	b.n	801fdd8 <__ieee754_atan2+0xd0>
 801fe08:	b004      	add	sp, #16
 801fe0a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801fe0e:	f000 bf1b 	b.w	8020c48 <atan>
 801fe12:	a533      	add	r5, pc, #204	; (adr r5, 801fee0 <__ieee754_atan2+0x1d8>)
 801fe14:	e9d5 4500 	ldrd	r4, r5, [r5]
 801fe18:	e7de      	b.n	801fdd8 <__ieee754_atan2+0xd0>
 801fe1a:	a533      	add	r5, pc, #204	; (adr r5, 801fee8 <__ieee754_atan2+0x1e0>)
 801fe1c:	e9d5 4500 	ldrd	r4, r5, [r5]
 801fe20:	e7da      	b.n	801fdd8 <__ieee754_atan2+0xd0>
 801fe22:	a12d      	add	r1, pc, #180	; (adr r1, 801fed8 <__ieee754_atan2+0x1d0>)
 801fe24:	e9d1 0100 	ldrd	r0, r1, [r1]
 801fe28:	e7c5      	b.n	801fdb6 <__ieee754_atan2+0xae>
 801fe2a:	45c1      	cmp	r9, r8
 801fe2c:	d03e      	beq.n	801feac <__ieee754_atan2+0x1a4>
 801fe2e:	2e03      	cmp	r6, #3
 801fe30:	d8a8      	bhi.n	801fd84 <__ieee754_atan2+0x7c>
 801fe32:	a201      	add	r2, pc, #4	; (adr r2, 801fe38 <__ieee754_atan2+0x130>)
 801fe34:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
 801fe38:	0801fe51 	.word	0x0801fe51
 801fe3c:	0801fe49 	.word	0x0801fe49
 801fe40:	0801fe1b 	.word	0x0801fe1b
 801fe44:	0801fe13 	.word	0x0801fe13
 801fe48:	2400      	movs	r4, #0
 801fe4a:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 801fe4e:	e7c3      	b.n	801fdd8 <__ieee754_atan2+0xd0>
 801fe50:	2400      	movs	r4, #0
 801fe52:	2500      	movs	r5, #0
 801fe54:	e7c0      	b.n	801fdd8 <__ieee754_atan2+0xd0>
 801fe56:	a526      	add	r5, pc, #152	; (adr r5, 801fef0 <__ieee754_atan2+0x1e8>)
 801fe58:	e9d5 4500 	ldrd	r4, r5, [r5]
 801fe5c:	e7bc      	b.n	801fdd8 <__ieee754_atan2+0xd0>
 801fe5e:	a326      	add	r3, pc, #152	; (adr r3, 801fef8 <__ieee754_atan2+0x1f0>)
 801fe60:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fe64:	f001 fa14 	bl	8021290 <__aeabi_dsub>
 801fe68:	a31f      	add	r3, pc, #124	; (adr r3, 801fee8 <__ieee754_atan2+0x1e0>)
 801fe6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fe6e:	f001 fa0f 	bl	8021290 <__aeabi_dsub>
 801fe72:	4604      	mov	r4, r0
 801fe74:	460d      	mov	r5, r1
 801fe76:	e7af      	b.n	801fdd8 <__ieee754_atan2+0xd0>
 801fe78:	a31f      	add	r3, pc, #124	; (adr r3, 801fef8 <__ieee754_atan2+0x1f0>)
 801fe7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fe7e:	f001 fa07 	bl	8021290 <__aeabi_dsub>
 801fe82:	4602      	mov	r2, r0
 801fe84:	460b      	mov	r3, r1
 801fe86:	a118      	add	r1, pc, #96	; (adr r1, 801fee8 <__ieee754_atan2+0x1e0>)
 801fe88:	e9d1 0100 	ldrd	r0, r1, [r1]
 801fe8c:	f001 fa00 	bl	8021290 <__aeabi_dsub>
 801fe90:	4604      	mov	r4, r0
 801fe92:	460d      	mov	r5, r1
 801fe94:	e7a0      	b.n	801fdd8 <__ieee754_atan2+0xd0>
 801fe96:	4604      	mov	r4, r0
 801fe98:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 801fe9c:	e79c      	b.n	801fdd8 <__ieee754_atan2+0xd0>
 801fe9e:	f118 0f3c 	cmn.w	r8, #60	; 0x3c
 801fea2:	f6bf af7e 	bge.w	801fda2 <__ieee754_atan2+0x9a>
 801fea6:	2000      	movs	r0, #0
 801fea8:	2100      	movs	r1, #0
 801feaa:	e784      	b.n	801fdb6 <__ieee754_atan2+0xae>
 801feac:	2e03      	cmp	r6, #3
 801feae:	d8a5      	bhi.n	801fdfc <__ieee754_atan2+0xf4>
 801feb0:	e8df f006 	tbb	[pc, r6]
 801feb4:	02060a0e 	.word	0x02060a0e
 801feb8:	a511      	add	r5, pc, #68	; (adr r5, 801ff00 <__ieee754_atan2+0x1f8>)
 801feba:	e9d5 4500 	ldrd	r4, r5, [r5]
 801febe:	e78b      	b.n	801fdd8 <__ieee754_atan2+0xd0>
 801fec0:	a511      	add	r5, pc, #68	; (adr r5, 801ff08 <__ieee754_atan2+0x200>)
 801fec2:	e9d5 4500 	ldrd	r4, r5, [r5]
 801fec6:	e787      	b.n	801fdd8 <__ieee754_atan2+0xd0>
 801fec8:	a511      	add	r5, pc, #68	; (adr r5, 801ff10 <__ieee754_atan2+0x208>)
 801feca:	e9d5 4500 	ldrd	r4, r5, [r5]
 801fece:	e783      	b.n	801fdd8 <__ieee754_atan2+0xd0>
 801fed0:	a511      	add	r5, pc, #68	; (adr r5, 801ff18 <__ieee754_atan2+0x210>)
 801fed2:	e9d5 4500 	ldrd	r4, r5, [r5]
 801fed6:	e77f      	b.n	801fdd8 <__ieee754_atan2+0xd0>
 801fed8:	54442d18 	.word	0x54442d18
 801fedc:	3ff921fb 	.word	0x3ff921fb
 801fee0:	54442d18 	.word	0x54442d18
 801fee4:	c00921fb 	.word	0xc00921fb
 801fee8:	54442d18 	.word	0x54442d18
 801feec:	400921fb 	.word	0x400921fb
 801fef0:	54442d18 	.word	0x54442d18
 801fef4:	bff921fb 	.word	0xbff921fb
 801fef8:	33145c07 	.word	0x33145c07
 801fefc:	3ca1a626 	.word	0x3ca1a626
 801ff00:	7f3321d2 	.word	0x7f3321d2
 801ff04:	c002d97c 	.word	0xc002d97c
 801ff08:	7f3321d2 	.word	0x7f3321d2
 801ff0c:	4002d97c 	.word	0x4002d97c
 801ff10:	54442d18 	.word	0x54442d18
 801ff14:	bfe921fb 	.word	0xbfe921fb
 801ff18:	54442d18 	.word	0x54442d18
 801ff1c:	3fe921fb 	.word	0x3fe921fb

0801ff20 <__ieee754_pow>:
 801ff20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ff24:	469a      	mov	sl, r3
 801ff26:	4693      	mov	fp, r2
 801ff28:	f02a 4900 	bic.w	r9, sl, #2147483648	; 0x80000000
 801ff2c:	4688      	mov	r8, r1
 801ff2e:	4614      	mov	r4, r2
 801ff30:	4607      	mov	r7, r0
 801ff32:	4602      	mov	r2, r0
 801ff34:	ea59 000b 	orrs.w	r0, r9, fp
 801ff38:	b091      	sub	sp, #68	; 0x44
 801ff3a:	461d      	mov	r5, r3
 801ff3c:	4659      	mov	r1, fp
 801ff3e:	46c4      	mov	ip, r8
 801ff40:	d044      	beq.n	801ffcc <__ieee754_pow+0xac>
 801ff42:	2300      	movs	r3, #0
 801ff44:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 801ff48:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 801ff4c:	429c      	cmp	r4, r3
 801ff4e:	dd0f      	ble.n	801ff70 <__ieee754_pow+0x50>
 801ff50:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801ff54:	f504 1b80 	add.w	fp, r4, #1048576	; 0x100000
 801ff58:	ea5b 0b02 	orrs.w	fp, fp, r2
 801ff5c:	d13c      	bne.n	801ffd8 <__ieee754_pow+0xb8>
 801ff5e:	f04f 0a00 	mov.w	sl, #0
 801ff62:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 801ff66:	4658      	mov	r0, fp
 801ff68:	4651      	mov	r1, sl
 801ff6a:	b011      	add	sp, #68	; 0x44
 801ff6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ff70:	d038      	beq.n	801ffe4 <__ieee754_pow+0xc4>
 801ff72:	2000      	movs	r0, #0
 801ff74:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 801ff78:	4581      	cmp	r9, r0
 801ff7a:	dce9      	bgt.n	801ff50 <__ieee754_pow+0x30>
 801ff7c:	f000 80b7 	beq.w	80200ee <__ieee754_pow+0x1ce>
 801ff80:	f1bc 0f00 	cmp.w	ip, #0
 801ff84:	f2c0 808a 	blt.w	802009c <__ieee754_pow+0x17c>
 801ff88:	2600      	movs	r6, #0
 801ff8a:	2900      	cmp	r1, #0
 801ff8c:	d12e      	bne.n	801ffec <__ieee754_pow+0xcc>
 801ff8e:	2000      	movs	r0, #0
 801ff90:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 801ff94:	4581      	cmp	r9, r0
 801ff96:	f000 80ae 	beq.w	80200f6 <__ieee754_pow+0x1d6>
 801ff9a:	2100      	movs	r1, #0
 801ff9c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 801ffa0:	4589      	cmp	r9, r1
 801ffa2:	f000 809e 	beq.w	80200e2 <__ieee754_pow+0x1c2>
 801ffa6:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 801ffaa:	f000 83e7 	beq.w	802077c <__ieee754_pow+0x85c>
 801ffae:	2300      	movs	r3, #0
 801ffb0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 801ffb4:	429d      	cmp	r5, r3
 801ffb6:	d119      	bne.n	801ffec <__ieee754_pow+0xcc>
 801ffb8:	f1bc 0f00 	cmp.w	ip, #0
 801ffbc:	db16      	blt.n	801ffec <__ieee754_pow+0xcc>
 801ffbe:	4638      	mov	r0, r7
 801ffc0:	4641      	mov	r1, r8
 801ffc2:	b011      	add	sp, #68	; 0x44
 801ffc4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ffc8:	f000 bd3a 	b.w	8020a40 <__ieee754_sqrt>
 801ffcc:	f04f 0a00 	mov.w	sl, #0
 801ffd0:	4683      	mov	fp, r0
 801ffd2:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 801ffd6:	e7c6      	b.n	801ff66 <__ieee754_pow+0x46>
 801ffd8:	4857      	ldr	r0, [pc, #348]	; (8020138 <__ieee754_pow+0x218>)
 801ffda:	b011      	add	sp, #68	; 0x44
 801ffdc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ffe0:	f001 b826 	b.w	8021030 <nan>
 801ffe4:	2f00      	cmp	r7, #0
 801ffe6:	d1b3      	bne.n	801ff50 <__ieee754_pow+0x30>
 801ffe8:	e7c3      	b.n	801ff72 <__ieee754_pow+0x52>
 801ffea:	2600      	movs	r6, #0
 801ffec:	4638      	mov	r0, r7
 801ffee:	4641      	mov	r1, r8
 801fff0:	9201      	str	r2, [sp, #4]
 801fff2:	f8cd c000 	str.w	ip, [sp]
 801fff6:	f000 ffdb 	bl	8020fb0 <fabs>
 801fffa:	9a01      	ldr	r2, [sp, #4]
 801fffc:	f8dd c000 	ldr.w	ip, [sp]
 8020000:	bb3a      	cbnz	r2, 8020052 <__ieee754_pow+0x132>
 8020002:	2300      	movs	r3, #0
 8020004:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8020008:	429c      	cmp	r4, r3
 802000a:	d005      	beq.n	8020018 <__ieee754_pow+0xf8>
 802000c:	b124      	cbz	r4, 8020018 <__ieee754_pow+0xf8>
 802000e:	2200      	movs	r2, #0
 8020010:	f6c3 72f0 	movt	r2, #16368	; 0x3ff0
 8020014:	4294      	cmp	r4, r2
 8020016:	d11c      	bne.n	8020052 <__ieee754_pow+0x132>
 8020018:	2d00      	cmp	r5, #0
 802001a:	f2c0 841a 	blt.w	8020852 <__ieee754_pow+0x932>
 802001e:	4683      	mov	fp, r0
 8020020:	468a      	mov	sl, r1
 8020022:	f1bc 0f00 	cmp.w	ip, #0
 8020026:	da9e      	bge.n	801ff66 <__ieee754_pow+0x46>
 8020028:	f104 4040 	add.w	r0, r4, #3221225472	; 0xc0000000
 802002c:	f500 1280 	add.w	r2, r0, #1048576	; 0x100000
 8020030:	ea56 0302 	orrs.w	r3, r6, r2
 8020034:	f040 84b2 	bne.w	802099c <__ieee754_pow+0xa7c>
 8020038:	4658      	mov	r0, fp
 802003a:	465a      	mov	r2, fp
 802003c:	4651      	mov	r1, sl
 802003e:	4653      	mov	r3, sl
 8020040:	f001 f926 	bl	8021290 <__aeabi_dsub>
 8020044:	4602      	mov	r2, r0
 8020046:	460b      	mov	r3, r1
 8020048:	f001 fc00 	bl	802184c <__aeabi_ddiv>
 802004c:	4683      	mov	fp, r0
 802004e:	468a      	mov	sl, r1
 8020050:	e789      	b.n	801ff66 <__ieee754_pow+0x46>
 8020052:	ea4f 7edc 	mov.w	lr, ip, lsr #31
 8020056:	f10e 3cff 	add.w	ip, lr, #4294967295
 802005a:	ea56 020c 	orrs.w	r2, r6, ip
 802005e:	d062      	beq.n	8020126 <__ieee754_pow+0x206>
 8020060:	2300      	movs	r3, #0
 8020062:	f2c4 13e0 	movt	r3, #16864	; 0x41e0
 8020066:	4599      	cmp	r9, r3
 8020068:	dd68      	ble.n	802013c <__ieee754_pow+0x21c>
 802006a:	2300      	movs	r3, #0
 802006c:	f2c4 33f0 	movt	r3, #17392	; 0x43f0
 8020070:	4599      	cmp	r9, r3
 8020072:	f340 8403 	ble.w	802087c <__ieee754_pow+0x95c>
 8020076:	f64f 71ff 	movw	r1, #65535	; 0xffff
 802007a:	f6c3 71ef 	movt	r1, #16367	; 0x3fef
 802007e:	428c      	cmp	r4, r1
 8020080:	f340 83e3 	ble.w	802084a <__ieee754_pow+0x92a>
 8020084:	2d00      	cmp	r5, #0
 8020086:	dd48      	ble.n	802011a <__ieee754_pow+0x1fa>
 8020088:	a129      	add	r1, pc, #164	; (adr r1, 8020130 <__ieee754_pow+0x210>)
 802008a:	e9d1 0100 	ldrd	r0, r1, [r1]
 802008e:	4602      	mov	r2, r0
 8020090:	460b      	mov	r3, r1
 8020092:	f001 fab1 	bl	80215f8 <__aeabi_dmul>
 8020096:	4683      	mov	fp, r0
 8020098:	468a      	mov	sl, r1
 802009a:	e764      	b.n	801ff66 <__ieee754_pow+0x46>
 802009c:	f64f 76ff 	movw	r6, #65535	; 0xffff
 80200a0:	f2c4 363f 	movt	r6, #17215	; 0x433f
 80200a4:	45b1      	cmp	r9, r6
 80200a6:	dc3c      	bgt.n	8020122 <__ieee754_pow+0x202>
 80200a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80200ac:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
 80200b0:	4599      	cmp	r9, r3
 80200b2:	f77f af69 	ble.w	801ff88 <__ieee754_pow+0x68>
 80200b6:	ea4f 5629 	mov.w	r6, r9, asr #20
 80200ba:	f240 4013 	movw	r0, #1043	; 0x413
 80200be:	4286      	cmp	r6, r0
 80200c0:	f340 8470 	ble.w	80209a4 <__ieee754_pow+0xa84>
 80200c4:	f5c6 6686 	rsb	r6, r6, #1072	; 0x430
 80200c8:	1cf3      	adds	r3, r6, #3
 80200ca:	fa21 f003 	lsr.w	r0, r1, r3
 80200ce:	fa00 f603 	lsl.w	r6, r0, r3
 80200d2:	428e      	cmp	r6, r1
 80200d4:	f47f af58 	bne.w	801ff88 <__ieee754_pow+0x68>
 80200d8:	f000 0301 	and.w	r3, r0, #1
 80200dc:	f1c3 0602 	rsb	r6, r3, #2
 80200e0:	e753      	b.n	801ff8a <__ieee754_pow+0x6a>
 80200e2:	2d00      	cmp	r5, #0
 80200e4:	f2c0 843e 	blt.w	8020964 <__ieee754_pow+0xa44>
 80200e8:	46bb      	mov	fp, r7
 80200ea:	46c2      	mov	sl, r8
 80200ec:	e73b      	b.n	801ff66 <__ieee754_pow+0x46>
 80200ee:	2900      	cmp	r1, #0
 80200f0:	f43f af46 	beq.w	801ff80 <__ieee754_pow+0x60>
 80200f4:	e72c      	b.n	801ff50 <__ieee754_pow+0x30>
 80200f6:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80200fa:	f503 1080 	add.w	r0, r3, #1048576	; 0x100000
 80200fe:	ea50 0302 	orrs.w	r3, r0, r2
 8020102:	f000 8334 	beq.w	802076e <__ieee754_pow+0x84e>
 8020106:	f64f 71ff 	movw	r1, #65535	; 0xffff
 802010a:	f6c3 71ef 	movt	r1, #16367	; 0x3fef
 802010e:	428c      	cmp	r4, r1
 8020110:	f340 8394 	ble.w	802083c <__ieee754_pow+0x91c>
 8020114:	2d00      	cmp	r5, #0
 8020116:	f6bf af26 	bge.w	801ff66 <__ieee754_pow+0x46>
 802011a:	f04f 0b00 	mov.w	fp, #0
 802011e:	46da      	mov	sl, fp
 8020120:	e721      	b.n	801ff66 <__ieee754_pow+0x46>
 8020122:	2602      	movs	r6, #2
 8020124:	e731      	b.n	801ff8a <__ieee754_pow+0x6a>
 8020126:	4638      	mov	r0, r7
 8020128:	4641      	mov	r1, r8
 802012a:	463a      	mov	r2, r7
 802012c:	4643      	mov	r3, r8
 802012e:	e787      	b.n	8020040 <__ieee754_pow+0x120>
 8020130:	8800759c 	.word	0x8800759c
 8020134:	7e37e43c 	.word	0x7e37e43c
 8020138:	080281f8 	.word	0x080281f8
 802013c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8020140:	f280 839a 	bge.w	8020878 <__ieee754_pow+0x958>
 8020144:	2300      	movs	r3, #0
 8020146:	2200      	movs	r2, #0
 8020148:	f2c4 3340 	movt	r3, #17216	; 0x4340
 802014c:	f8cd c000 	str.w	ip, [sp]
 8020150:	f001 fa52 	bl	80215f8 <__aeabi_dmul>
 8020154:	f8dd c000 	ldr.w	ip, [sp]
 8020158:	460c      	mov	r4, r1
 802015a:	f06f 0534 	mvn.w	r5, #52	; 0x34
 802015e:	f024 427f 	bic.w	r2, r4, #4278190080	; 0xff000000
 8020162:	f649 018e 	movw	r1, #39054	; 0x988e
 8020166:	1524      	asrs	r4, r4, #20
 8020168:	f422 0370 	bic.w	r3, r2, #15728640	; 0xf00000
 802016c:	f2a4 37ff 	subw	r7, r4, #1023	; 0x3ff
 8020170:	f2c0 0103 	movt	r1, #3
 8020174:	f043 527f 	orr.w	r2, r3, #1069547520	; 0x3fc00000
 8020178:	197f      	adds	r7, r7, r5
 802017a:	428b      	cmp	r3, r1
 802017c:	970f      	str	r7, [sp, #60]	; 0x3c
 802017e:	f442 1440 	orr.w	r4, r2, #3145728	; 0x300000
 8020182:	f340 8376 	ble.w	8020872 <__ieee754_pow+0x952>
 8020186:	f24b 6579 	movw	r5, #46713	; 0xb679
 802018a:	f2c0 050b 	movt	r5, #11
 802018e:	42ab      	cmp	r3, r5
 8020190:	f340 8417 	ble.w	80209c2 <__ieee754_pow+0xaa2>
 8020194:	2500      	movs	r5, #0
 8020196:	1c79      	adds	r1, r7, #1
 8020198:	910f      	str	r1, [sp, #60]	; 0x3c
 802019a:	f5a4 1480 	sub.w	r4, r4, #1048576	; 0x100000
 802019e:	462a      	mov	r2, r5
 80201a0:	00d7      	lsls	r7, r2, #3
 80201a2:	4602      	mov	r2, r0
 80201a4:	48a6      	ldr	r0, [pc, #664]	; (8020440 <__ieee754_pow+0x520>)
 80201a6:	f8cd c000 	str.w	ip, [sp]
 80201aa:	19c1      	adds	r1, r0, r7
 80201ac:	e9d1 8900 	ldrd	r8, r9, [r1]
 80201b0:	4623      	mov	r3, r4
 80201b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80201b6:	4610      	mov	r0, r2
 80201b8:	464b      	mov	r3, r9
 80201ba:	4642      	mov	r2, r8
 80201bc:	4621      	mov	r1, r4
 80201be:	f001 f867 	bl	8021290 <__aeabi_dsub>
 80201c2:	4642      	mov	r2, r8
 80201c4:	464b      	mov	r3, r9
 80201c6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80201ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80201ce:	f001 f861 	bl	8021294 <__adddf3>
 80201d2:	460b      	mov	r3, r1
 80201d4:	2100      	movs	r1, #0
 80201d6:	4602      	mov	r2, r0
 80201d8:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80201dc:	2000      	movs	r0, #0
 80201de:	f001 fb35 	bl	802184c <__aeabi_ddiv>
 80201e2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80201e6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80201ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80201ee:	f001 fa03 	bl	80215f8 <__aeabi_dmul>
 80201f2:	1064      	asrs	r4, r4, #1
 80201f4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80201f8:	f044 5300 	orr.w	r3, r4, #536870912	; 0x20000000
 80201fc:	f503 2100 	add.w	r1, r3, #524288	; 0x80000
 8020200:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8020204:	2000      	movs	r0, #0
 8020206:	e9cd 2308 	strd	r2, r3, [sp, #32]
 802020a:	9008      	str	r0, [sp, #32]
 802020c:	194d      	adds	r5, r1, r5
 802020e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8020212:	2400      	movs	r4, #0
 8020214:	4622      	mov	r2, r4
 8020216:	462b      	mov	r3, r5
 8020218:	e9cd 0102 	strd	r0, r1, [sp, #8]
 802021c:	f001 f9ec 	bl	80215f8 <__aeabi_dmul>
 8020220:	4602      	mov	r2, r0
 8020222:	460b      	mov	r3, r1
 8020224:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8020228:	f001 f832 	bl	8021290 <__aeabi_dsub>
 802022c:	4642      	mov	r2, r8
 802022e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8020232:	464b      	mov	r3, r9
 8020234:	4620      	mov	r0, r4
 8020236:	4629      	mov	r1, r5
 8020238:	f001 f82a 	bl	8021290 <__aeabi_dsub>
 802023c:	4602      	mov	r2, r0
 802023e:	460b      	mov	r3, r1
 8020240:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8020244:	f001 f824 	bl	8021290 <__aeabi_dsub>
 8020248:	4602      	mov	r2, r0
 802024a:	460b      	mov	r3, r1
 802024c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8020250:	f001 f9d2 	bl	80215f8 <__aeabi_dmul>
 8020254:	4602      	mov	r2, r0
 8020256:	460b      	mov	r3, r1
 8020258:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 802025c:	f001 f818 	bl	8021290 <__aeabi_dsub>
 8020260:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8020264:	f001 f9c8 	bl	80215f8 <__aeabi_dmul>
 8020268:	e9cd 0104 	strd	r0, r1, [sp, #16]
 802026c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8020270:	4602      	mov	r2, r0
 8020272:	460b      	mov	r3, r1
 8020274:	f001 f9c0 	bl	80215f8 <__aeabi_dmul>
 8020278:	4602      	mov	r2, r0
 802027a:	460b      	mov	r3, r1
 802027c:	4604      	mov	r4, r0
 802027e:	460d      	mov	r5, r1
 8020280:	f001 f9ba 	bl	80215f8 <__aeabi_dmul>
 8020284:	a35c      	add	r3, pc, #368	; (adr r3, 80203f8 <__ieee754_pow+0x4d8>)
 8020286:	e9d3 2300 	ldrd	r2, r3, [r3]
 802028a:	4680      	mov	r8, r0
 802028c:	4689      	mov	r9, r1
 802028e:	4620      	mov	r0, r4
 8020290:	4629      	mov	r1, r5
 8020292:	f001 f9b1 	bl	80215f8 <__aeabi_dmul>
 8020296:	a35a      	add	r3, pc, #360	; (adr r3, 8020400 <__ieee754_pow+0x4e0>)
 8020298:	e9d3 2300 	ldrd	r2, r3, [r3]
 802029c:	f000 fffa 	bl	8021294 <__adddf3>
 80202a0:	4622      	mov	r2, r4
 80202a2:	462b      	mov	r3, r5
 80202a4:	f001 f9a8 	bl	80215f8 <__aeabi_dmul>
 80202a8:	a357      	add	r3, pc, #348	; (adr r3, 8020408 <__ieee754_pow+0x4e8>)
 80202aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80202ae:	f000 fff1 	bl	8021294 <__adddf3>
 80202b2:	4622      	mov	r2, r4
 80202b4:	462b      	mov	r3, r5
 80202b6:	f001 f99f 	bl	80215f8 <__aeabi_dmul>
 80202ba:	a355      	add	r3, pc, #340	; (adr r3, 8020410 <__ieee754_pow+0x4f0>)
 80202bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80202c0:	f000 ffe8 	bl	8021294 <__adddf3>
 80202c4:	4622      	mov	r2, r4
 80202c6:	462b      	mov	r3, r5
 80202c8:	f001 f996 	bl	80215f8 <__aeabi_dmul>
 80202cc:	a352      	add	r3, pc, #328	; (adr r3, 8020418 <__ieee754_pow+0x4f8>)
 80202ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80202d2:	f000 ffdf 	bl	8021294 <__adddf3>
 80202d6:	4622      	mov	r2, r4
 80202d8:	462b      	mov	r3, r5
 80202da:	f001 f98d 	bl	80215f8 <__aeabi_dmul>
 80202de:	a350      	add	r3, pc, #320	; (adr r3, 8020420 <__ieee754_pow+0x500>)
 80202e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80202e4:	f000 ffd6 	bl	8021294 <__adddf3>
 80202e8:	4602      	mov	r2, r0
 80202ea:	460b      	mov	r3, r1
 80202ec:	4640      	mov	r0, r8
 80202ee:	4649      	mov	r1, r9
 80202f0:	f001 f982 	bl	80215f8 <__aeabi_dmul>
 80202f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80202f8:	4604      	mov	r4, r0
 80202fa:	460d      	mov	r5, r1
 80202fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8020300:	f000 ffc8 	bl	8021294 <__adddf3>
 8020304:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8020308:	f001 f976 	bl	80215f8 <__aeabi_dmul>
 802030c:	4622      	mov	r2, r4
 802030e:	462b      	mov	r3, r5
 8020310:	f000 ffc0 	bl	8021294 <__adddf3>
 8020314:	4680      	mov	r8, r0
 8020316:	4689      	mov	r9, r1
 8020318:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802031c:	4602      	mov	r2, r0
 802031e:	460b      	mov	r3, r1
 8020320:	f001 f96a 	bl	80215f8 <__aeabi_dmul>
 8020324:	2300      	movs	r3, #0
 8020326:	2200      	movs	r2, #0
 8020328:	f2c4 0308 	movt	r3, #16392	; 0x4008
 802032c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8020330:	f000 ffb0 	bl	8021294 <__adddf3>
 8020334:	4642      	mov	r2, r8
 8020336:	464b      	mov	r3, r9
 8020338:	f000 ffac 	bl	8021294 <__adddf3>
 802033c:	9b08      	ldr	r3, [sp, #32]
 802033e:	460d      	mov	r5, r1
 8020340:	461c      	mov	r4, r3
 8020342:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8020346:	461a      	mov	r2, r3
 8020348:	462b      	mov	r3, r5
 802034a:	f001 f955 	bl	80215f8 <__aeabi_dmul>
 802034e:	4622      	mov	r2, r4
 8020350:	462b      	mov	r3, r5
 8020352:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8020356:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 802035a:	f001 f94d 	bl	80215f8 <__aeabi_dmul>
 802035e:	2300      	movs	r3, #0
 8020360:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8020364:	2200      	movs	r2, #0
 8020366:	4620      	mov	r0, r4
 8020368:	4629      	mov	r1, r5
 802036a:	f2c4 0308 	movt	r3, #16392	; 0x4008
 802036e:	f000 ff8f 	bl	8021290 <__aeabi_dsub>
 8020372:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8020376:	f000 ff8b 	bl	8021290 <__aeabi_dsub>
 802037a:	4602      	mov	r2, r0
 802037c:	460b      	mov	r3, r1
 802037e:	4640      	mov	r0, r8
 8020380:	4649      	mov	r1, r9
 8020382:	f000 ff85 	bl	8021290 <__aeabi_dsub>
 8020386:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 802038a:	f001 f935 	bl	80215f8 <__aeabi_dmul>
 802038e:	4602      	mov	r2, r0
 8020390:	460b      	mov	r3, r1
 8020392:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8020396:	f000 ff7d 	bl	8021294 <__adddf3>
 802039a:	4680      	mov	r8, r0
 802039c:	4689      	mov	r9, r1
 802039e:	4642      	mov	r2, r8
 80203a0:	464b      	mov	r3, r9
 80203a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80203a6:	f000 ff75 	bl	8021294 <__adddf3>
 80203aa:	9808      	ldr	r0, [sp, #32]
 80203ac:	a31e      	add	r3, pc, #120	; (adr r3, 8020428 <__ieee754_pow+0x508>)
 80203ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80203b2:	4604      	mov	r4, r0
 80203b4:	460d      	mov	r5, r1
 80203b6:	f001 f91f 	bl	80215f8 <__aeabi_dmul>
 80203ba:	a31d      	add	r3, pc, #116	; (adr r3, 8020430 <__ieee754_pow+0x510>)
 80203bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80203c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80203c4:	4620      	mov	r0, r4
 80203c6:	4629      	mov	r1, r5
 80203c8:	f001 f916 	bl	80215f8 <__aeabi_dmul>
 80203cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80203d0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80203d4:	4620      	mov	r0, r4
 80203d6:	4629      	mov	r1, r5
 80203d8:	f000 ff5a 	bl	8021290 <__aeabi_dsub>
 80203dc:	4602      	mov	r2, r0
 80203de:	460b      	mov	r3, r1
 80203e0:	4640      	mov	r0, r8
 80203e2:	4649      	mov	r1, r9
 80203e4:	f000 ff54 	bl	8021290 <__aeabi_dsub>
 80203e8:	a313      	add	r3, pc, #76	; (adr r3, 8020438 <__ieee754_pow+0x518>)
 80203ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80203ee:	f001 f903 	bl	80215f8 <__aeabi_dmul>
 80203f2:	4602      	mov	r2, r0
 80203f4:	460b      	mov	r3, r1
 80203f6:	e025      	b.n	8020444 <__ieee754_pow+0x524>
 80203f8:	4a454eef 	.word	0x4a454eef
 80203fc:	3fca7e28 	.word	0x3fca7e28
 8020400:	93c9db65 	.word	0x93c9db65
 8020404:	3fcd864a 	.word	0x3fcd864a
 8020408:	a91d4101 	.word	0xa91d4101
 802040c:	3fd17460 	.word	0x3fd17460
 8020410:	518f264d 	.word	0x518f264d
 8020414:	3fd55555 	.word	0x3fd55555
 8020418:	db6fabff 	.word	0xdb6fabff
 802041c:	3fdb6db6 	.word	0x3fdb6db6
 8020420:	33333303 	.word	0x33333303
 8020424:	3fe33333 	.word	0x3fe33333
 8020428:	e0000000 	.word	0xe0000000
 802042c:	3feec709 	.word	0x3feec709
 8020430:	145b01f5 	.word	0x145b01f5
 8020434:	be3e2fe0 	.word	0xbe3e2fe0
 8020438:	dc3a03fd 	.word	0xdc3a03fd
 802043c:	3feec709 	.word	0x3feec709
 8020440:	08028170 	.word	0x08028170
 8020444:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8020448:	f000 ff24 	bl	8021294 <__adddf3>
 802044c:	4aac      	ldr	r2, [pc, #688]	; (8020700 <__ieee754_pow+0x7e0>)
 802044e:	19d3      	adds	r3, r2, r7
 8020450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020454:	f000 ff1e 	bl	8021294 <__adddf3>
 8020458:	4680      	mov	r8, r0
 802045a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 802045c:	4689      	mov	r9, r1
 802045e:	f001 f865 	bl	802152c <__aeabi_i2d>
 8020462:	460d      	mov	r5, r1
 8020464:	49a7      	ldr	r1, [pc, #668]	; (8020704 <__ieee754_pow+0x7e4>)
 8020466:	19cf      	adds	r7, r1, r7
 8020468:	4604      	mov	r4, r0
 802046a:	e9d7 0100 	ldrd	r0, r1, [r7]
 802046e:	4642      	mov	r2, r8
 8020470:	464b      	mov	r3, r9
 8020472:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8020476:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 802047a:	f000 ff0b 	bl	8021294 <__adddf3>
 802047e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8020482:	f000 ff07 	bl	8021294 <__adddf3>
 8020486:	4622      	mov	r2, r4
 8020488:	462b      	mov	r3, r5
 802048a:	f000 ff03 	bl	8021294 <__adddf3>
 802048e:	9a08      	ldr	r2, [sp, #32]
 8020490:	462b      	mov	r3, r5
 8020492:	4610      	mov	r0, r2
 8020494:	4622      	mov	r2, r4
 8020496:	e9cd 0102 	strd	r0, r1, [sp, #8]
 802049a:	f000 fef9 	bl	8021290 <__aeabi_dsub>
 802049e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80204a2:	f000 fef5 	bl	8021290 <__aeabi_dsub>
 80204a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80204aa:	f000 fef1 	bl	8021290 <__aeabi_dsub>
 80204ae:	4602      	mov	r2, r0
 80204b0:	460b      	mov	r3, r1
 80204b2:	4640      	mov	r0, r8
 80204b4:	4649      	mov	r1, r9
 80204b6:	f000 feeb 	bl	8021290 <__aeabi_dsub>
 80204ba:	f8dd c000 	ldr.w	ip, [sp]
 80204be:	4680      	mov	r8, r0
 80204c0:	4689      	mov	r9, r1
 80204c2:	3e01      	subs	r6, #1
 80204c4:	ea56 060c 	orrs.w	r6, r6, ip
 80204c8:	f040 81b1 	bne.w	802082e <__ieee754_pow+0x90e>
 80204cc:	2100      	movs	r1, #0
 80204ce:	2000      	movs	r0, #0
 80204d0:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
 80204d4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80204d8:	2400      	movs	r4, #0
 80204da:	4622      	mov	r2, r4
 80204dc:	4653      	mov	r3, sl
 80204de:	4658      	mov	r0, fp
 80204e0:	4651      	mov	r1, sl
 80204e2:	f000 fed5 	bl	8021290 <__aeabi_dsub>
 80204e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80204ea:	f001 f885 	bl	80215f8 <__aeabi_dmul>
 80204ee:	4655      	mov	r5, sl
 80204f0:	4606      	mov	r6, r0
 80204f2:	460f      	mov	r7, r1
 80204f4:	4642      	mov	r2, r8
 80204f6:	464b      	mov	r3, r9
 80204f8:	4658      	mov	r0, fp
 80204fa:	4629      	mov	r1, r5
 80204fc:	f001 f87c 	bl	80215f8 <__aeabi_dmul>
 8020500:	4602      	mov	r2, r0
 8020502:	460b      	mov	r3, r1
 8020504:	4630      	mov	r0, r6
 8020506:	4639      	mov	r1, r7
 8020508:	f000 fec4 	bl	8021294 <__adddf3>
 802050c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020510:	4682      	mov	sl, r0
 8020512:	468b      	mov	fp, r1
 8020514:	4620      	mov	r0, r4
 8020516:	4629      	mov	r1, r5
 8020518:	f001 f86e 	bl	80215f8 <__aeabi_dmul>
 802051c:	4604      	mov	r4, r0
 802051e:	460d      	mov	r5, r1
 8020520:	4650      	mov	r0, sl
 8020522:	4659      	mov	r1, fp
 8020524:	4622      	mov	r2, r4
 8020526:	462b      	mov	r3, r5
 8020528:	f000 feb4 	bl	8021294 <__adddf3>
 802052c:	f64f 78ff 	movw	r8, #65535	; 0xffff
 8020530:	f2c4 088f 	movt	r8, #16527	; 0x408f
 8020534:	4541      	cmp	r1, r8
 8020536:	4606      	mov	r6, r0
 8020538:	460f      	mov	r7, r1
 802053a:	4689      	mov	r9, r1
 802053c:	f340 8121 	ble.w	8020782 <__ieee754_pow+0x862>
 8020540:	f101 403f 	add.w	r0, r1, #3204448256	; 0xbf000000
 8020544:	f500 01e0 	add.w	r1, r0, #7340032	; 0x700000
 8020548:	ea51 0306 	orrs.w	r3, r1, r6
 802054c:	f040 8216 	bne.w	802097c <__ieee754_pow+0xa5c>
 8020550:	a359      	add	r3, pc, #356	; (adr r3, 80206b8 <__ieee754_pow+0x798>)
 8020552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020556:	4650      	mov	r0, sl
 8020558:	4659      	mov	r1, fp
 802055a:	f000 fe9b 	bl	8021294 <__adddf3>
 802055e:	4622      	mov	r2, r4
 8020560:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8020564:	462b      	mov	r3, r5
 8020566:	4630      	mov	r0, r6
 8020568:	4639      	mov	r1, r7
 802056a:	f000 fe91 	bl	8021290 <__aeabi_dsub>
 802056e:	4602      	mov	r2, r0
 8020570:	460b      	mov	r3, r1
 8020572:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8020576:	f001 facf 	bl	8021b18 <__aeabi_dcmpgt>
 802057a:	2800      	cmp	r0, #0
 802057c:	f040 81fe 	bne.w	802097c <__ieee754_pow+0xa5c>
 8020580:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8020584:	2600      	movs	r6, #0
 8020586:	f6c3 76e0 	movt	r6, #16352	; 0x3fe0
 802058a:	45b0      	cmp	r8, r6
 802058c:	f300 8117 	bgt.w	80207be <__ieee754_pow+0x89e>
 8020590:	f04f 0c00 	mov.w	ip, #0
 8020594:	f8cd c008 	str.w	ip, [sp, #8]
 8020598:	2600      	movs	r6, #0
 802059a:	a349      	add	r3, pc, #292	; (adr r3, 80206c0 <__ieee754_pow+0x7a0>)
 802059c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80205a0:	4630      	mov	r0, r6
 80205a2:	4639      	mov	r1, r7
 80205a4:	f8cd c000 	str.w	ip, [sp]
 80205a8:	f001 f826 	bl	80215f8 <__aeabi_dmul>
 80205ac:	4622      	mov	r2, r4
 80205ae:	4680      	mov	r8, r0
 80205b0:	4689      	mov	r9, r1
 80205b2:	462b      	mov	r3, r5
 80205b4:	4630      	mov	r0, r6
 80205b6:	4639      	mov	r1, r7
 80205b8:	f000 fe6a 	bl	8021290 <__aeabi_dsub>
 80205bc:	4602      	mov	r2, r0
 80205be:	460b      	mov	r3, r1
 80205c0:	4650      	mov	r0, sl
 80205c2:	4659      	mov	r1, fp
 80205c4:	f000 fe64 	bl	8021290 <__aeabi_dsub>
 80205c8:	a33f      	add	r3, pc, #252	; (adr r3, 80206c8 <__ieee754_pow+0x7a8>)
 80205ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80205ce:	f001 f813 	bl	80215f8 <__aeabi_dmul>
 80205d2:	a33f      	add	r3, pc, #252	; (adr r3, 80206d0 <__ieee754_pow+0x7b0>)
 80205d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80205d8:	4604      	mov	r4, r0
 80205da:	460d      	mov	r5, r1
 80205dc:	4630      	mov	r0, r6
 80205de:	4639      	mov	r1, r7
 80205e0:	f001 f80a 	bl	80215f8 <__aeabi_dmul>
 80205e4:	4602      	mov	r2, r0
 80205e6:	460b      	mov	r3, r1
 80205e8:	4620      	mov	r0, r4
 80205ea:	4629      	mov	r1, r5
 80205ec:	f000 fe52 	bl	8021294 <__adddf3>
 80205f0:	4606      	mov	r6, r0
 80205f2:	460f      	mov	r7, r1
 80205f4:	4632      	mov	r2, r6
 80205f6:	463b      	mov	r3, r7
 80205f8:	4640      	mov	r0, r8
 80205fa:	4649      	mov	r1, r9
 80205fc:	f000 fe4a 	bl	8021294 <__adddf3>
 8020600:	4642      	mov	r2, r8
 8020602:	464b      	mov	r3, r9
 8020604:	4604      	mov	r4, r0
 8020606:	460d      	mov	r5, r1
 8020608:	f000 fe42 	bl	8021290 <__aeabi_dsub>
 802060c:	4602      	mov	r2, r0
 802060e:	460b      	mov	r3, r1
 8020610:	4630      	mov	r0, r6
 8020612:	4639      	mov	r1, r7
 8020614:	f000 fe3c 	bl	8021290 <__aeabi_dsub>
 8020618:	4622      	mov	r2, r4
 802061a:	4682      	mov	sl, r0
 802061c:	468b      	mov	fp, r1
 802061e:	462b      	mov	r3, r5
 8020620:	4620      	mov	r0, r4
 8020622:	4629      	mov	r1, r5
 8020624:	f000 ffe8 	bl	80215f8 <__aeabi_dmul>
 8020628:	a32b      	add	r3, pc, #172	; (adr r3, 80206d8 <__ieee754_pow+0x7b8>)
 802062a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802062e:	4606      	mov	r6, r0
 8020630:	460f      	mov	r7, r1
 8020632:	f000 ffe1 	bl	80215f8 <__aeabi_dmul>
 8020636:	a32a      	add	r3, pc, #168	; (adr r3, 80206e0 <__ieee754_pow+0x7c0>)
 8020638:	e9d3 2300 	ldrd	r2, r3, [r3]
 802063c:	f000 fe28 	bl	8021290 <__aeabi_dsub>
 8020640:	4632      	mov	r2, r6
 8020642:	463b      	mov	r3, r7
 8020644:	f000 ffd8 	bl	80215f8 <__aeabi_dmul>
 8020648:	a327      	add	r3, pc, #156	; (adr r3, 80206e8 <__ieee754_pow+0x7c8>)
 802064a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802064e:	f000 fe21 	bl	8021294 <__adddf3>
 8020652:	4632      	mov	r2, r6
 8020654:	463b      	mov	r3, r7
 8020656:	f000 ffcf 	bl	80215f8 <__aeabi_dmul>
 802065a:	a325      	add	r3, pc, #148	; (adr r3, 80206f0 <__ieee754_pow+0x7d0>)
 802065c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020660:	f000 fe16 	bl	8021290 <__aeabi_dsub>
 8020664:	4632      	mov	r2, r6
 8020666:	463b      	mov	r3, r7
 8020668:	f000 ffc6 	bl	80215f8 <__aeabi_dmul>
 802066c:	a322      	add	r3, pc, #136	; (adr r3, 80206f8 <__ieee754_pow+0x7d8>)
 802066e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020672:	f000 fe0f 	bl	8021294 <__adddf3>
 8020676:	4632      	mov	r2, r6
 8020678:	463b      	mov	r3, r7
 802067a:	f000 ffbd 	bl	80215f8 <__aeabi_dmul>
 802067e:	4602      	mov	r2, r0
 8020680:	460b      	mov	r3, r1
 8020682:	4620      	mov	r0, r4
 8020684:	4629      	mov	r1, r5
 8020686:	f000 fe03 	bl	8021290 <__aeabi_dsub>
 802068a:	4606      	mov	r6, r0
 802068c:	460f      	mov	r7, r1
 802068e:	4632      	mov	r2, r6
 8020690:	463b      	mov	r3, r7
 8020692:	4620      	mov	r0, r4
 8020694:	4629      	mov	r1, r5
 8020696:	f000 ffaf 	bl	80215f8 <__aeabi_dmul>
 802069a:	2200      	movs	r2, #0
 802069c:	4680      	mov	r8, r0
 802069e:	4689      	mov	r9, r1
 80206a0:	4630      	mov	r0, r6
 80206a2:	4639      	mov	r1, r7
 80206a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80206a8:	f000 fdf2 	bl	8021290 <__aeabi_dsub>
 80206ac:	4602      	mov	r2, r0
 80206ae:	460b      	mov	r3, r1
 80206b0:	4640      	mov	r0, r8
 80206b2:	4649      	mov	r1, r9
 80206b4:	e028      	b.n	8020708 <__ieee754_pow+0x7e8>
 80206b6:	bf00      	nop
 80206b8:	652b82fe 	.word	0x652b82fe
 80206bc:	3c971547 	.word	0x3c971547
 80206c0:	00000000 	.word	0x00000000
 80206c4:	3fe62e43 	.word	0x3fe62e43
 80206c8:	fefa39ef 	.word	0xfefa39ef
 80206cc:	3fe62e42 	.word	0x3fe62e42
 80206d0:	0ca86c39 	.word	0x0ca86c39
 80206d4:	be205c61 	.word	0xbe205c61
 80206d8:	72bea4d0 	.word	0x72bea4d0
 80206dc:	3e663769 	.word	0x3e663769
 80206e0:	c5d26bf1 	.word	0xc5d26bf1
 80206e4:	3ebbbd41 	.word	0x3ebbbd41
 80206e8:	af25de2c 	.word	0xaf25de2c
 80206ec:	3f11566a 	.word	0x3f11566a
 80206f0:	16bebd93 	.word	0x16bebd93
 80206f4:	3f66c16c 	.word	0x3f66c16c
 80206f8:	5555553e 	.word	0x5555553e
 80206fc:	3fc55555 	.word	0x3fc55555
 8020700:	08028160 	.word	0x08028160
 8020704:	08028150 	.word	0x08028150
 8020708:	f001 f8a0 	bl	802184c <__aeabi_ddiv>
 802070c:	4652      	mov	r2, sl
 802070e:	4606      	mov	r6, r0
 8020710:	460f      	mov	r7, r1
 8020712:	4620      	mov	r0, r4
 8020714:	4629      	mov	r1, r5
 8020716:	465b      	mov	r3, fp
 8020718:	f000 ff6e 	bl	80215f8 <__aeabi_dmul>
 802071c:	4652      	mov	r2, sl
 802071e:	465b      	mov	r3, fp
 8020720:	f000 fdb8 	bl	8021294 <__adddf3>
 8020724:	4602      	mov	r2, r0
 8020726:	460b      	mov	r3, r1
 8020728:	4630      	mov	r0, r6
 802072a:	4639      	mov	r1, r7
 802072c:	f000 fdb0 	bl	8021290 <__aeabi_dsub>
 8020730:	4622      	mov	r2, r4
 8020732:	462b      	mov	r3, r5
 8020734:	f000 fdac 	bl	8021290 <__aeabi_dsub>
 8020738:	460b      	mov	r3, r1
 802073a:	2100      	movs	r1, #0
 802073c:	4602      	mov	r2, r0
 802073e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8020742:	2000      	movs	r0, #0
 8020744:	f000 fda4 	bl	8021290 <__aeabi_dsub>
 8020748:	f8dd c000 	ldr.w	ip, [sp]
 802074c:	eb0c 0301 	add.w	r3, ip, r1
 8020750:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8020754:	4602      	mov	r2, r0
 8020756:	4604      	mov	r4, r0
 8020758:	460d      	mov	r5, r1
 802075a:	f2c0 814a 	blt.w	80209f2 <__ieee754_pow+0xad2>
 802075e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8020762:	f000 ff49 	bl	80215f8 <__aeabi_dmul>
 8020766:	4683      	mov	fp, r0
 8020768:	468a      	mov	sl, r1
 802076a:	f7ff bbfc 	b.w	801ff66 <__ieee754_pow+0x46>
 802076e:	f04f 0a00 	mov.w	sl, #0
 8020772:	468b      	mov	fp, r1
 8020774:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 8020778:	f7ff bbf5 	b.w	801ff66 <__ieee754_pow+0x46>
 802077c:	4638      	mov	r0, r7
 802077e:	4641      	mov	r1, r8
 8020780:	e485      	b.n	802008e <__ieee754_pow+0x16e>
 8020782:	f64c 33ff 	movw	r3, #52223	; 0xcbff
 8020786:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 802078a:	f2c4 0390 	movt	r3, #16528	; 0x4090
 802078e:	4598      	cmp	r8, r3
 8020790:	f77f aef8 	ble.w	8020584 <__ieee754_pow+0x664>
 8020794:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8020798:	f6c3 736f 	movt	r3, #16239	; 0x3f6f
 802079c:	18cb      	adds	r3, r1, r3
 802079e:	4303      	orrs	r3, r0
 80207a0:	f040 8114 	bne.w	80209cc <__ieee754_pow+0xaac>
 80207a4:	4622      	mov	r2, r4
 80207a6:	462b      	mov	r3, r5
 80207a8:	f000 fd72 	bl	8021290 <__aeabi_dsub>
 80207ac:	4602      	mov	r2, r0
 80207ae:	460b      	mov	r3, r1
 80207b0:	4650      	mov	r0, sl
 80207b2:	4659      	mov	r1, fp
 80207b4:	f001 f99c 	bl	8021af0 <__aeabi_dcmple>
 80207b8:	2800      	cmp	r0, #0
 80207ba:	f040 8107 	bne.w	80209cc <__ieee754_pow+0xaac>
 80207be:	ea4f 5728 	mov.w	r7, r8, asr #20
 80207c2:	f2a7 32fe 	subw	r2, r7, #1022	; 0x3fe
 80207c6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80207ca:	fa43 f302 	asr.w	r3, r3, r2
 80207ce:	eb03 0109 	add.w	r1, r3, r9
 80207d2:	f3c1 500a 	ubfx	r0, r1, #20, #11
 80207d6:	f64f 76ff 	movw	r6, #65535	; 0xffff
 80207da:	f2a0 37ff 	subw	r7, r0, #1023	; 0x3ff
 80207de:	f2c0 060f 	movt	r6, #15
 80207e2:	f021 487f 	bic.w	r8, r1, #4278190080	; 0xff000000
 80207e6:	fa46 f307 	asr.w	r3, r6, r7
 80207ea:	f5c0 6082 	rsb	r0, r0, #1040	; 0x410
 80207ee:	f428 0670 	bic.w	r6, r8, #15728640	; 0xf00000
 80207f2:	ea21 0303 	bic.w	r3, r1, r3
 80207f6:	f446 1780 	orr.w	r7, r6, #1048576	; 0x100000
 80207fa:	1cc1      	adds	r1, r0, #3
 80207fc:	2200      	movs	r2, #0
 80207fe:	fa47 f601 	asr.w	r6, r7, r1
 8020802:	f1b9 0f00 	cmp.w	r9, #0
 8020806:	9602      	str	r6, [sp, #8]
 8020808:	f2c0 80f0 	blt.w	80209ec <__ieee754_pow+0xacc>
 802080c:	4620      	mov	r0, r4
 802080e:	4629      	mov	r1, r5
 8020810:	f000 fd3e 	bl	8021290 <__aeabi_dsub>
 8020814:	4604      	mov	r4, r0
 8020816:	460d      	mov	r5, r1
 8020818:	4622      	mov	r2, r4
 802081a:	4650      	mov	r0, sl
 802081c:	4659      	mov	r1, fp
 802081e:	462b      	mov	r3, r5
 8020820:	f000 fd38 	bl	8021294 <__adddf3>
 8020824:	9a02      	ldr	r2, [sp, #8]
 8020826:	460f      	mov	r7, r1
 8020828:	ea4f 5c02 	mov.w	ip, r2, lsl #20
 802082c:	e6b4      	b.n	8020598 <__ieee754_pow+0x678>
 802082e:	2300      	movs	r3, #0
 8020830:	2200      	movs	r2, #0
 8020832:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8020836:	e9cd 2308 	strd	r2, r3, [sp, #32]
 802083a:	e64d      	b.n	80204d8 <__ieee754_pow+0x5b8>
 802083c:	2d00      	cmp	r5, #0
 802083e:	f6bf ac6c 	bge.w	802011a <__ieee754_pow+0x1fa>
 8020842:	f10a 4a00 	add.w	sl, sl, #2147483648	; 0x80000000
 8020846:	f7ff bb8e 	b.w	801ff66 <__ieee754_pow+0x46>
 802084a:	2d00      	cmp	r5, #0
 802084c:	f6bf ac65 	bge.w	802011a <__ieee754_pow+0x1fa>
 8020850:	e41a      	b.n	8020088 <__ieee754_pow+0x168>
 8020852:	460b      	mov	r3, r1
 8020854:	2100      	movs	r1, #0
 8020856:	4602      	mov	r2, r0
 8020858:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 802085c:	2000      	movs	r0, #0
 802085e:	f8cd c000 	str.w	ip, [sp]
 8020862:	f000 fff3 	bl	802184c <__aeabi_ddiv>
 8020866:	f8dd c000 	ldr.w	ip, [sp]
 802086a:	4683      	mov	fp, r0
 802086c:	468a      	mov	sl, r1
 802086e:	f7ff bbd8 	b.w	8020022 <__ieee754_pow+0x102>
 8020872:	2500      	movs	r5, #0
 8020874:	462a      	mov	r2, r5
 8020876:	e493      	b.n	80201a0 <__ieee754_pow+0x280>
 8020878:	2500      	movs	r5, #0
 802087a:	e470      	b.n	802015e <__ieee754_pow+0x23e>
 802087c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8020880:	f6c3 72ef 	movt	r2, #16367	; 0x3fef
 8020884:	4294      	cmp	r4, r2
 8020886:	dde0      	ble.n	802084a <__ieee754_pow+0x92a>
 8020888:	2300      	movs	r3, #0
 802088a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 802088e:	429c      	cmp	r4, r3
 8020890:	f73f abf8 	bgt.w	8020084 <__ieee754_pow+0x164>
 8020894:	2300      	movs	r3, #0
 8020896:	2200      	movs	r2, #0
 8020898:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 802089c:	f8cd c000 	str.w	ip, [sp]
 80208a0:	f000 fcf6 	bl	8021290 <__aeabi_dsub>
 80208a4:	a35a      	add	r3, pc, #360	; (adr r3, 8020a10 <__ieee754_pow+0xaf0>)
 80208a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80208aa:	4607      	mov	r7, r0
 80208ac:	460c      	mov	r4, r1
 80208ae:	f000 fea3 	bl	80215f8 <__aeabi_dmul>
 80208b2:	a359      	add	r3, pc, #356	; (adr r3, 8020a18 <__ieee754_pow+0xaf8>)
 80208b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80208b8:	4680      	mov	r8, r0
 80208ba:	4689      	mov	r9, r1
 80208bc:	4638      	mov	r0, r7
 80208be:	4621      	mov	r1, r4
 80208c0:	f000 fe9a 	bl	80215f8 <__aeabi_dmul>
 80208c4:	463a      	mov	r2, r7
 80208c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80208ca:	4623      	mov	r3, r4
 80208cc:	4638      	mov	r0, r7
 80208ce:	4621      	mov	r1, r4
 80208d0:	f000 fe92 	bl	80215f8 <__aeabi_dmul>
 80208d4:	2300      	movs	r3, #0
 80208d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80208da:	2200      	movs	r2, #0
 80208dc:	4638      	mov	r0, r7
 80208de:	f6c3 73d0 	movt	r3, #16336	; 0x3fd0
 80208e2:	4621      	mov	r1, r4
 80208e4:	f000 fe88 	bl	80215f8 <__aeabi_dmul>
 80208e8:	4602      	mov	r2, r0
 80208ea:	460b      	mov	r3, r1
 80208ec:	a14c      	add	r1, pc, #304	; (adr r1, 8020a20 <__ieee754_pow+0xb00>)
 80208ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80208f2:	f000 fccd 	bl	8021290 <__aeabi_dsub>
 80208f6:	463a      	mov	r2, r7
 80208f8:	4623      	mov	r3, r4
 80208fa:	f000 fe7d 	bl	80215f8 <__aeabi_dmul>
 80208fe:	460b      	mov	r3, r1
 8020900:	2100      	movs	r1, #0
 8020902:	4602      	mov	r2, r0
 8020904:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8020908:	2000      	movs	r0, #0
 802090a:	f000 fcc1 	bl	8021290 <__aeabi_dsub>
 802090e:	4602      	mov	r2, r0
 8020910:	460b      	mov	r3, r1
 8020912:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8020916:	f000 fe6f 	bl	80215f8 <__aeabi_dmul>
 802091a:	a343      	add	r3, pc, #268	; (adr r3, 8020a28 <__ieee754_pow+0xb08>)
 802091c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020920:	f000 fe6a 	bl	80215f8 <__aeabi_dmul>
 8020924:	4602      	mov	r2, r0
 8020926:	460b      	mov	r3, r1
 8020928:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802092c:	f000 fcb0 	bl	8021290 <__aeabi_dsub>
 8020930:	4607      	mov	r7, r0
 8020932:	460d      	mov	r5, r1
 8020934:	4640      	mov	r0, r8
 8020936:	4649      	mov	r1, r9
 8020938:	463a      	mov	r2, r7
 802093a:	462b      	mov	r3, r5
 802093c:	f000 fcaa 	bl	8021294 <__adddf3>
 8020940:	4642      	mov	r2, r8
 8020942:	464b      	mov	r3, r9
 8020944:	2000      	movs	r0, #0
 8020946:	e9cd 0102 	strd	r0, r1, [sp, #8]
 802094a:	f000 fca1 	bl	8021290 <__aeabi_dsub>
 802094e:	4602      	mov	r2, r0
 8020950:	460b      	mov	r3, r1
 8020952:	4638      	mov	r0, r7
 8020954:	4629      	mov	r1, r5
 8020956:	f000 fc9b 	bl	8021290 <__aeabi_dsub>
 802095a:	f8dd c000 	ldr.w	ip, [sp]
 802095e:	4680      	mov	r8, r0
 8020960:	4689      	mov	r9, r1
 8020962:	e5ae      	b.n	80204c2 <__ieee754_pow+0x5a2>
 8020964:	2100      	movs	r1, #0
 8020966:	463a      	mov	r2, r7
 8020968:	4643      	mov	r3, r8
 802096a:	2000      	movs	r0, #0
 802096c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8020970:	f000 ff6c 	bl	802184c <__aeabi_ddiv>
 8020974:	4683      	mov	fp, r0
 8020976:	468a      	mov	sl, r1
 8020978:	f7ff baf5 	b.w	801ff66 <__ieee754_pow+0x46>
 802097c:	a32c      	add	r3, pc, #176	; (adr r3, 8020a30 <__ieee754_pow+0xb10>)
 802097e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020982:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8020986:	f000 fe37 	bl	80215f8 <__aeabi_dmul>
 802098a:	a329      	add	r3, pc, #164	; (adr r3, 8020a30 <__ieee754_pow+0xb10>)
 802098c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020990:	f000 fe32 	bl	80215f8 <__aeabi_dmul>
 8020994:	4683      	mov	fp, r0
 8020996:	468a      	mov	sl, r1
 8020998:	f7ff bae5 	b.w	801ff66 <__ieee754_pow+0x46>
 802099c:	2e01      	cmp	r6, #1
 802099e:	f47f aae2 	bne.w	801ff66 <__ieee754_pow+0x46>
 80209a2:	e74e      	b.n	8020842 <__ieee754_pow+0x922>
 80209a4:	2900      	cmp	r1, #0
 80209a6:	f47f ab20 	bne.w	801ffea <__ieee754_pow+0xca>
 80209aa:	f5c6 6382 	rsb	r3, r6, #1040	; 0x410
 80209ae:	1cde      	adds	r6, r3, #3
 80209b0:	fa49 f306 	asr.w	r3, r9, r6
 80209b4:	fa03 f006 	lsl.w	r0, r3, r6
 80209b8:	4548      	cmp	r0, r9
 80209ba:	d020      	beq.n	80209fe <__ieee754_pow+0xade>
 80209bc:	460e      	mov	r6, r1
 80209be:	f7ff baec 	b.w	801ff9a <__ieee754_pow+0x7a>
 80209c2:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 80209c6:	2201      	movs	r2, #1
 80209c8:	f7ff bbea 	b.w	80201a0 <__ieee754_pow+0x280>
 80209cc:	a31a      	add	r3, pc, #104	; (adr r3, 8020a38 <__ieee754_pow+0xb18>)
 80209ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80209d2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80209d6:	f000 fe0f 	bl	80215f8 <__aeabi_dmul>
 80209da:	a317      	add	r3, pc, #92	; (adr r3, 8020a38 <__ieee754_pow+0xb18>)
 80209dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80209e0:	f000 fe0a 	bl	80215f8 <__aeabi_dmul>
 80209e4:	4683      	mov	fp, r0
 80209e6:	468a      	mov	sl, r1
 80209e8:	f7ff babd 	b.w	801ff66 <__ieee754_pow+0x46>
 80209ec:	4270      	negs	r0, r6
 80209ee:	9002      	str	r0, [sp, #8]
 80209f0:	e70c      	b.n	802080c <__ieee754_pow+0x8ec>
 80209f2:	9a02      	ldr	r2, [sp, #8]
 80209f4:	f000 fbb8 	bl	8021168 <scalbn>
 80209f8:	4602      	mov	r2, r0
 80209fa:	460b      	mov	r3, r1
 80209fc:	e6af      	b.n	802075e <__ieee754_pow+0x83e>
 80209fe:	f003 0101 	and.w	r1, r3, #1
 8020a02:	f1c1 0602 	rsb	r6, r1, #2
 8020a06:	f7ff bac8 	b.w	801ff9a <__ieee754_pow+0x7a>
 8020a0a:	bf00      	nop
 8020a0c:	f3af 8000 	nop.w
 8020a10:	60000000 	.word	0x60000000
 8020a14:	3ff71547 	.word	0x3ff71547
 8020a18:	f85ddf44 	.word	0xf85ddf44
 8020a1c:	3e54ae0b 	.word	0x3e54ae0b
 8020a20:	55555555 	.word	0x55555555
 8020a24:	3fd55555 	.word	0x3fd55555
 8020a28:	652b82fe 	.word	0x652b82fe
 8020a2c:	3ff71547 	.word	0x3ff71547
 8020a30:	8800759c 	.word	0x8800759c
 8020a34:	7e37e43c 	.word	0x7e37e43c
 8020a38:	c2f8f359 	.word	0xc2f8f359
 8020a3c:	01a56e1f 	.word	0x01a56e1f

08020a40 <__ieee754_sqrt>:
 8020a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020a44:	2700      	movs	r7, #0
 8020a46:	46b9      	mov	r9, r7
 8020a48:	f6c7 77f0 	movt	r7, #32752	; 0x7ff0
 8020a4c:	f6c7 79f0 	movt	r9, #32752	; 0x7ff0
 8020a50:	400f      	ands	r7, r1
 8020a52:	454f      	cmp	r7, r9
 8020a54:	4604      	mov	r4, r0
 8020a56:	460d      	mov	r5, r1
 8020a58:	4602      	mov	r2, r0
 8020a5a:	460b      	mov	r3, r1
 8020a5c:	460e      	mov	r6, r1
 8020a5e:	4680      	mov	r8, r0
 8020a60:	f000 80d4 	beq.w	8020c0c <__ieee754_sqrt+0x1cc>
 8020a64:	2900      	cmp	r1, #0
 8020a66:	f340 80ae 	ble.w	8020bc6 <__ieee754_sqrt+0x186>
 8020a6a:	150c      	asrs	r4, r1, #20
 8020a6c:	f000 80b8 	beq.w	8020be0 <__ieee754_sqrt+0x1a0>
 8020a70:	f026 457f 	bic.w	r5, r6, #4278190080	; 0xff000000
 8020a74:	f2a4 37ff 	subw	r7, r4, #1023	; 0x3ff
 8020a78:	f425 0670 	bic.w	r6, r5, #15728640	; 0xf00000
 8020a7c:	07fa      	lsls	r2, r7, #31
 8020a7e:	f446 1180 	orr.w	r1, r6, #1048576	; 0x100000
 8020a82:	f100 8093 	bmi.w	8020bac <__ieee754_sqrt+0x16c>
 8020a86:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8020a8a:	f04f 0c00 	mov.w	ip, #0
 8020a8e:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8020a92:	107f      	asrs	r7, r7, #1
 8020a94:	ea4f 0148 	mov.w	r1, r8, lsl #1
 8020a98:	2516      	movs	r5, #22
 8020a9a:	4662      	mov	r2, ip
 8020a9c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8020aa0:	1816      	adds	r6, r2, r0
 8020aa2:	0844      	lsrs	r4, r0, #1
 8020aa4:	429e      	cmp	r6, r3
 8020aa6:	ea4f 78d1 	mov.w	r8, r1, lsr #31
 8020aaa:	f105 35ff 	add.w	r5, r5, #4294967295
 8020aae:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8020ab2:	dc02      	bgt.n	8020aba <__ieee754_sqrt+0x7a>
 8020ab4:	1832      	adds	r2, r6, r0
 8020ab6:	1b9b      	subs	r3, r3, r6
 8020ab8:	4484      	add	ip, r0
 8020aba:	eb08 0343 	add.w	r3, r8, r3, lsl #1
 8020abe:	1910      	adds	r0, r2, r4
 8020ac0:	4298      	cmp	r0, r3
 8020ac2:	dc02      	bgt.n	8020aca <__ieee754_sqrt+0x8a>
 8020ac4:	1a1b      	subs	r3, r3, r0
 8020ac6:	1902      	adds	r2, r0, r4
 8020ac8:	44a4      	add	ip, r4
 8020aca:	0fce      	lsrs	r6, r1, #31
 8020acc:	0860      	lsrs	r0, r4, #1
 8020ace:	0049      	lsls	r1, r1, #1
 8020ad0:	3d01      	subs	r5, #1
 8020ad2:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8020ad6:	d1e3      	bne.n	8020aa0 <__ieee754_sqrt+0x60>
 8020ad8:	f04f 0820 	mov.w	r8, #32
 8020adc:	462c      	mov	r4, r5
 8020ade:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8020ae2:	e015      	b.n	8020b10 <__ieee754_sqrt+0xd0>
 8020ae4:	f000 808e 	beq.w	8020c04 <__ieee754_sqrt+0x1c4>
 8020ae8:	0fce      	lsrs	r6, r1, #31
 8020aea:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8020aee:	0840      	lsrs	r0, r0, #1
 8020af0:	0049      	lsls	r1, r1, #1
 8020af2:	4293      	cmp	r3, r2
 8020af4:	f108 38ff 	add.w	r8, r8, #4294967295
 8020af8:	eb04 0600 	add.w	r6, r4, r0
 8020afc:	dc1e      	bgt.n	8020b3c <__ieee754_sqrt+0xfc>
 8020afe:	d01b      	beq.n	8020b38 <__ieee754_sqrt+0xf8>
 8020b00:	0fce      	lsrs	r6, r1, #31
 8020b02:	0840      	lsrs	r0, r0, #1
 8020b04:	0049      	lsls	r1, r1, #1
 8020b06:	f1b8 0801 	subs.w	r8, r8, #1
 8020b0a:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8020b0e:	d02d      	beq.n	8020b6c <__ieee754_sqrt+0x12c>
 8020b10:	4293      	cmp	r3, r2
 8020b12:	eb04 0600 	add.w	r6, r4, r0
 8020b16:	dde5      	ble.n	8020ae4 <__ieee754_sqrt+0xa4>
 8020b18:	f006 4900 	and.w	r9, r6, #2147483648	; 0x80000000
 8020b1c:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 8020b20:	eb06 0400 	add.w	r4, r6, r0
 8020b24:	d03d      	beq.n	8020ba2 <__ieee754_sqrt+0x162>
 8020b26:	4691      	mov	r9, r2
 8020b28:	1a9b      	subs	r3, r3, r2
 8020b2a:	428e      	cmp	r6, r1
 8020b2c:	bf88      	it	hi
 8020b2e:	3b01      	subhi	r3, #1
 8020b30:	1b89      	subs	r1, r1, r6
 8020b32:	182d      	adds	r5, r5, r0
 8020b34:	464a      	mov	r2, r9
 8020b36:	e7d7      	b.n	8020ae8 <__ieee754_sqrt+0xa8>
 8020b38:	428e      	cmp	r6, r1
 8020b3a:	d8e1      	bhi.n	8020b00 <__ieee754_sqrt+0xc0>
 8020b3c:	f006 4900 	and.w	r9, r6, #2147483648	; 0x80000000
 8020b40:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 8020b44:	eb06 0400 	add.w	r4, r6, r0
 8020b48:	d026      	beq.n	8020b98 <__ieee754_sqrt+0x158>
 8020b4a:	4691      	mov	r9, r2
 8020b4c:	428e      	cmp	r6, r1
 8020b4e:	ebc2 0303 	rsb	r3, r2, r3
 8020b52:	d900      	bls.n	8020b56 <__ieee754_sqrt+0x116>
 8020b54:	3b01      	subs	r3, #1
 8020b56:	1b89      	subs	r1, r1, r6
 8020b58:	0fce      	lsrs	r6, r1, #31
 8020b5a:	182d      	adds	r5, r5, r0
 8020b5c:	0049      	lsls	r1, r1, #1
 8020b5e:	0840      	lsrs	r0, r0, #1
 8020b60:	f1b8 0801 	subs.w	r8, r8, #1
 8020b64:	464a      	mov	r2, r9
 8020b66:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8020b6a:	d1d1      	bne.n	8020b10 <__ieee754_sqrt+0xd0>
 8020b6c:	4319      	orrs	r1, r3
 8020b6e:	d124      	bne.n	8020bba <__ieee754_sqrt+0x17a>
 8020b70:	ea4f 0855 	mov.w	r8, r5, lsr #1
 8020b74:	ea4f 056c 	mov.w	r5, ip, asr #1
 8020b78:	f105 547f 	add.w	r4, r5, #1069547520	; 0x3fc00000
 8020b7c:	f01c 0f01 	tst.w	ip, #1
 8020b80:	f504 1300 	add.w	r3, r4, #2097152	; 0x200000
 8020b84:	bf18      	it	ne
 8020b86:	f048 4800 	orrne.w	r8, r8, #2147483648	; 0x80000000
 8020b8a:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8020b8e:	4644      	mov	r4, r8
 8020b90:	4620      	mov	r0, r4
 8020b92:	4629      	mov	r1, r5
 8020b94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020b98:	2c00      	cmp	r4, #0
 8020b9a:	dbd6      	blt.n	8020b4a <__ieee754_sqrt+0x10a>
 8020b9c:	f102 0901 	add.w	r9, r2, #1
 8020ba0:	e7d4      	b.n	8020b4c <__ieee754_sqrt+0x10c>
 8020ba2:	2c00      	cmp	r4, #0
 8020ba4:	dbbf      	blt.n	8020b26 <__ieee754_sqrt+0xe6>
 8020ba6:	f102 0901 	add.w	r9, r2, #1
 8020baa:	e7bd      	b.n	8020b28 <__ieee754_sqrt+0xe8>
 8020bac:	ea4f 72d8 	mov.w	r2, r8, lsr #31
 8020bb0:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8020bb4:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8020bb8:	e765      	b.n	8020a86 <__ieee754_sqrt+0x46>
 8020bba:	1c6b      	adds	r3, r5, #1
 8020bbc:	d031      	beq.n	8020c22 <__ieee754_sqrt+0x1e2>
 8020bbe:	f005 0201 	and.w	r2, r5, #1
 8020bc2:	1955      	adds	r5, r2, r5
 8020bc4:	e7d4      	b.n	8020b70 <__ieee754_sqrt+0x130>
 8020bc6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8020bca:	4306      	orrs	r6, r0
 8020bcc:	d0e0      	beq.n	8020b90 <__ieee754_sqrt+0x150>
 8020bce:	bb79      	cbnz	r1, 8020c30 <__ieee754_sqrt+0x1f0>
 8020bd0:	460c      	mov	r4, r1
 8020bd2:	ea4f 26d8 	mov.w	r6, r8, lsr #11
 8020bd6:	3c15      	subs	r4, #21
 8020bd8:	ea4f 5848 	mov.w	r8, r8, lsl #21
 8020bdc:	2e00      	cmp	r6, #0
 8020bde:	d0f8      	beq.n	8020bd2 <__ieee754_sqrt+0x192>
 8020be0:	f416 1380 	ands.w	r3, r6, #1048576	; 0x100000
 8020be4:	d120      	bne.n	8020c28 <__ieee754_sqrt+0x1e8>
 8020be6:	0076      	lsls	r6, r6, #1
 8020be8:	3301      	adds	r3, #1
 8020bea:	02f1      	lsls	r1, r6, #11
 8020bec:	d5fb      	bpl.n	8020be6 <__ieee754_sqrt+0x1a6>
 8020bee:	f1c3 0101 	rsb	r1, r3, #1
 8020bf2:	f1c3 0220 	rsb	r2, r3, #32
 8020bf6:	fa28 f002 	lsr.w	r0, r8, r2
 8020bfa:	1864      	adds	r4, r4, r1
 8020bfc:	4306      	orrs	r6, r0
 8020bfe:	fa08 f803 	lsl.w	r8, r8, r3
 8020c02:	e735      	b.n	8020a70 <__ieee754_sqrt+0x30>
 8020c04:	428e      	cmp	r6, r1
 8020c06:	d987      	bls.n	8020b18 <__ieee754_sqrt+0xd8>
 8020c08:	461a      	mov	r2, r3
 8020c0a:	e76d      	b.n	8020ae8 <__ieee754_sqrt+0xa8>
 8020c0c:	f000 fcf4 	bl	80215f8 <__aeabi_dmul>
 8020c10:	4602      	mov	r2, r0
 8020c12:	460b      	mov	r3, r1
 8020c14:	4620      	mov	r0, r4
 8020c16:	4629      	mov	r1, r5
 8020c18:	f000 fb3c 	bl	8021294 <__adddf3>
 8020c1c:	4604      	mov	r4, r0
 8020c1e:	460d      	mov	r5, r1
 8020c20:	e7b6      	b.n	8020b90 <__ieee754_sqrt+0x150>
 8020c22:	f10c 0c01 	add.w	ip, ip, #1
 8020c26:	e7a5      	b.n	8020b74 <__ieee754_sqrt+0x134>
 8020c28:	2220      	movs	r2, #32
 8020c2a:	2101      	movs	r1, #1
 8020c2c:	2300      	movs	r3, #0
 8020c2e:	e7e2      	b.n	8020bf6 <__ieee754_sqrt+0x1b6>
 8020c30:	4602      	mov	r2, r0
 8020c32:	460b      	mov	r3, r1
 8020c34:	f000 fb2c 	bl	8021290 <__aeabi_dsub>
 8020c38:	4602      	mov	r2, r0
 8020c3a:	460b      	mov	r3, r1
 8020c3c:	f000 fe06 	bl	802184c <__aeabi_ddiv>
 8020c40:	4604      	mov	r4, r0
 8020c42:	460d      	mov	r5, r1
 8020c44:	e7a4      	b.n	8020b90 <__ieee754_sqrt+0x150>
 8020c46:	bf00      	nop

08020c48 <atan>:
 8020c48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020c4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8020c50:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8020c54:	f2c4 430f 	movt	r3, #17423	; 0x440f
 8020c58:	429e      	cmp	r6, r3
 8020c5a:	4688      	mov	r8, r1
 8020c5c:	468a      	mov	sl, r1
 8020c5e:	4681      	mov	r9, r0
 8020c60:	dd1b      	ble.n	8020c9a <atan+0x52>
 8020c62:	2000      	movs	r0, #0
 8020c64:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8020c68:	4286      	cmp	r6, r0
 8020c6a:	464b      	mov	r3, r9
 8020c6c:	f300 80be 	bgt.w	8020dec <atan+0x1a4>
 8020c70:	f000 80b9 	beq.w	8020de6 <atan+0x19e>
 8020c74:	f242 18fb 	movw	r8, #8699	; 0x21fb
 8020c78:	4641      	mov	r1, r8
 8020c7a:	f642 5918 	movw	r9, #11544	; 0x2d18
 8020c7e:	f6cb 78f9 	movt	r8, #49145	; 0xbff9
 8020c82:	f6c3 71f9 	movt	r1, #16377	; 0x3ff9
 8020c86:	f2c5 4944 	movt	r9, #21572	; 0x5444
 8020c8a:	f1ba 0f00 	cmp.w	sl, #0
 8020c8e:	bfc8      	it	gt
 8020c90:	4688      	movgt	r8, r1
 8020c92:	4648      	mov	r0, r9
 8020c94:	4641      	mov	r1, r8
 8020c96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020c9a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8020c9e:	f6c3 70db 	movt	r0, #16347	; 0x3fdb
 8020ca2:	4286      	cmp	r6, r0
 8020ca4:	f300 80bc 	bgt.w	8020e20 <atan+0x1d8>
 8020ca8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8020cac:	f6c3 611f 	movt	r1, #15903	; 0x3e1f
 8020cb0:	428e      	cmp	r6, r1
 8020cb2:	f340 80a4 	ble.w	8020dfe <atan+0x1b6>
 8020cb6:	f04f 3bff 	mov.w	fp, #4294967295
 8020cba:	464a      	mov	r2, r9
 8020cbc:	4643      	mov	r3, r8
 8020cbe:	4648      	mov	r0, r9
 8020cc0:	4641      	mov	r1, r8
 8020cc2:	f000 fc99 	bl	80215f8 <__aeabi_dmul>
 8020cc6:	4602      	mov	r2, r0
 8020cc8:	460b      	mov	r3, r1
 8020cca:	4606      	mov	r6, r0
 8020ccc:	460f      	mov	r7, r1
 8020cce:	f000 fc93 	bl	80215f8 <__aeabi_dmul>
 8020cd2:	a39d      	add	r3, pc, #628	; (adr r3, 8020f48 <atan+0x300>)
 8020cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020cd8:	4604      	mov	r4, r0
 8020cda:	460d      	mov	r5, r1
 8020cdc:	f000 fc8c 	bl	80215f8 <__aeabi_dmul>
 8020ce0:	a39b      	add	r3, pc, #620	; (adr r3, 8020f50 <atan+0x308>)
 8020ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020ce6:	f000 fad5 	bl	8021294 <__adddf3>
 8020cea:	4622      	mov	r2, r4
 8020cec:	462b      	mov	r3, r5
 8020cee:	f000 fc83 	bl	80215f8 <__aeabi_dmul>
 8020cf2:	a399      	add	r3, pc, #612	; (adr r3, 8020f58 <atan+0x310>)
 8020cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020cf8:	f000 facc 	bl	8021294 <__adddf3>
 8020cfc:	4622      	mov	r2, r4
 8020cfe:	462b      	mov	r3, r5
 8020d00:	f000 fc7a 	bl	80215f8 <__aeabi_dmul>
 8020d04:	a396      	add	r3, pc, #600	; (adr r3, 8020f60 <atan+0x318>)
 8020d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020d0a:	f000 fac3 	bl	8021294 <__adddf3>
 8020d0e:	4622      	mov	r2, r4
 8020d10:	462b      	mov	r3, r5
 8020d12:	f000 fc71 	bl	80215f8 <__aeabi_dmul>
 8020d16:	a394      	add	r3, pc, #592	; (adr r3, 8020f68 <atan+0x320>)
 8020d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020d1c:	f000 faba 	bl	8021294 <__adddf3>
 8020d20:	4622      	mov	r2, r4
 8020d22:	462b      	mov	r3, r5
 8020d24:	f000 fc68 	bl	80215f8 <__aeabi_dmul>
 8020d28:	a391      	add	r3, pc, #580	; (adr r3, 8020f70 <atan+0x328>)
 8020d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020d2e:	f000 fab1 	bl	8021294 <__adddf3>
 8020d32:	4632      	mov	r2, r6
 8020d34:	463b      	mov	r3, r7
 8020d36:	f000 fc5f 	bl	80215f8 <__aeabi_dmul>
 8020d3a:	a38f      	add	r3, pc, #572	; (adr r3, 8020f78 <atan+0x330>)
 8020d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020d40:	4606      	mov	r6, r0
 8020d42:	460f      	mov	r7, r1
 8020d44:	4620      	mov	r0, r4
 8020d46:	4629      	mov	r1, r5
 8020d48:	f000 fc56 	bl	80215f8 <__aeabi_dmul>
 8020d4c:	a38c      	add	r3, pc, #560	; (adr r3, 8020f80 <atan+0x338>)
 8020d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020d52:	f000 fa9d 	bl	8021290 <__aeabi_dsub>
 8020d56:	4622      	mov	r2, r4
 8020d58:	462b      	mov	r3, r5
 8020d5a:	f000 fc4d 	bl	80215f8 <__aeabi_dmul>
 8020d5e:	a38a      	add	r3, pc, #552	; (adr r3, 8020f88 <atan+0x340>)
 8020d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020d64:	f000 fa94 	bl	8021290 <__aeabi_dsub>
 8020d68:	4622      	mov	r2, r4
 8020d6a:	462b      	mov	r3, r5
 8020d6c:	f000 fc44 	bl	80215f8 <__aeabi_dmul>
 8020d70:	a387      	add	r3, pc, #540	; (adr r3, 8020f90 <atan+0x348>)
 8020d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020d76:	f000 fa8b 	bl	8021290 <__aeabi_dsub>
 8020d7a:	4622      	mov	r2, r4
 8020d7c:	462b      	mov	r3, r5
 8020d7e:	f000 fc3b 	bl	80215f8 <__aeabi_dmul>
 8020d82:	a385      	add	r3, pc, #532	; (adr r3, 8020f98 <atan+0x350>)
 8020d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020d88:	f000 fa82 	bl	8021290 <__aeabi_dsub>
 8020d8c:	4622      	mov	r2, r4
 8020d8e:	462b      	mov	r3, r5
 8020d90:	f000 fc32 	bl	80215f8 <__aeabi_dmul>
 8020d94:	f1bb 3fff 	cmp.w	fp, #4294967295
 8020d98:	4602      	mov	r2, r0
 8020d9a:	460b      	mov	r3, r1
 8020d9c:	d06f      	beq.n	8020e7e <atan+0x236>
 8020d9e:	4630      	mov	r0, r6
 8020da0:	4639      	mov	r1, r7
 8020da2:	f000 fa77 	bl	8021294 <__adddf3>
 8020da6:	4643      	mov	r3, r8
 8020da8:	464a      	mov	r2, r9
 8020daa:	f000 fc25 	bl	80215f8 <__aeabi_dmul>
 8020dae:	4c7e      	ldr	r4, [pc, #504]	; (8020fa8 <atan+0x360>)
 8020db0:	4a7e      	ldr	r2, [pc, #504]	; (8020fac <atan+0x364>)
 8020db2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8020db6:	445c      	add	r4, fp
 8020db8:	4493      	add	fp, r2
 8020dba:	e9db 2300 	ldrd	r2, r3, [fp]
 8020dbe:	f000 fa67 	bl	8021290 <__aeabi_dsub>
 8020dc2:	4643      	mov	r3, r8
 8020dc4:	464a      	mov	r2, r9
 8020dc6:	f000 fa63 	bl	8021290 <__aeabi_dsub>
 8020dca:	4602      	mov	r2, r0
 8020dcc:	460b      	mov	r3, r1
 8020dce:	e9d4 0100 	ldrd	r0, r1, [r4]
 8020dd2:	f000 fa5d 	bl	8021290 <__aeabi_dsub>
 8020dd6:	f1ba 0f00 	cmp.w	sl, #0
 8020dda:	4681      	mov	r9, r0
 8020ddc:	bfb4      	ite	lt
 8020dde:	f101 4800 	addlt.w	r8, r1, #2147483648	; 0x80000000
 8020de2:	4688      	movge	r8, r1
 8020de4:	e755      	b.n	8020c92 <atan+0x4a>
 8020de6:	2b00      	cmp	r3, #0
 8020de8:	f43f af44 	beq.w	8020c74 <atan+0x2c>
 8020dec:	4648      	mov	r0, r9
 8020dee:	464a      	mov	r2, r9
 8020df0:	4641      	mov	r1, r8
 8020df2:	4643      	mov	r3, r8
 8020df4:	f000 fa4e 	bl	8021294 <__adddf3>
 8020df8:	4681      	mov	r9, r0
 8020dfa:	4688      	mov	r8, r1
 8020dfc:	e749      	b.n	8020c92 <atan+0x4a>
 8020dfe:	a368      	add	r3, pc, #416	; (adr r3, 8020fa0 <atan+0x358>)
 8020e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020e04:	4648      	mov	r0, r9
 8020e06:	4641      	mov	r1, r8
 8020e08:	f000 fa44 	bl	8021294 <__adddf3>
 8020e0c:	2300      	movs	r3, #0
 8020e0e:	2200      	movs	r2, #0
 8020e10:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8020e14:	f000 fe80 	bl	8021b18 <__aeabi_dcmpgt>
 8020e18:	2800      	cmp	r0, #0
 8020e1a:	f47f af3a 	bne.w	8020c92 <atan+0x4a>
 8020e1e:	e74a      	b.n	8020cb6 <atan+0x6e>
 8020e20:	4648      	mov	r0, r9
 8020e22:	f000 f8c5 	bl	8020fb0 <fabs>
 8020e26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8020e2a:	f6c3 72f2 	movt	r2, #16370	; 0x3ff2
 8020e2e:	4296      	cmp	r6, r2
 8020e30:	4604      	mov	r4, r0
 8020e32:	460d      	mov	r5, r1
 8020e34:	dc36      	bgt.n	8020ea4 <atan+0x25c>
 8020e36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8020e3a:	f6c3 73e5 	movt	r3, #16357	; 0x3fe5
 8020e3e:	429e      	cmp	r6, r3
 8020e40:	dc64      	bgt.n	8020f0c <atan+0x2c4>
 8020e42:	4602      	mov	r2, r0
 8020e44:	460b      	mov	r3, r1
 8020e46:	f000 fa25 	bl	8021294 <__adddf3>
 8020e4a:	2300      	movs	r3, #0
 8020e4c:	2200      	movs	r2, #0
 8020e4e:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8020e52:	f000 fa1d 	bl	8021290 <__aeabi_dsub>
 8020e56:	2200      	movs	r2, #0
 8020e58:	4606      	mov	r6, r0
 8020e5a:	460f      	mov	r7, r1
 8020e5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8020e60:	4620      	mov	r0, r4
 8020e62:	4629      	mov	r1, r5
 8020e64:	f000 fa16 	bl	8021294 <__adddf3>
 8020e68:	4602      	mov	r2, r0
 8020e6a:	460b      	mov	r3, r1
 8020e6c:	4630      	mov	r0, r6
 8020e6e:	4639      	mov	r1, r7
 8020e70:	f000 fcec 	bl	802184c <__aeabi_ddiv>
 8020e74:	f04f 0b00 	mov.w	fp, #0
 8020e78:	4681      	mov	r9, r0
 8020e7a:	4688      	mov	r8, r1
 8020e7c:	e71d      	b.n	8020cba <atan+0x72>
 8020e7e:	4630      	mov	r0, r6
 8020e80:	4639      	mov	r1, r7
 8020e82:	f000 fa07 	bl	8021294 <__adddf3>
 8020e86:	464a      	mov	r2, r9
 8020e88:	4643      	mov	r3, r8
 8020e8a:	f000 fbb5 	bl	80215f8 <__aeabi_dmul>
 8020e8e:	4602      	mov	r2, r0
 8020e90:	460b      	mov	r3, r1
 8020e92:	4648      	mov	r0, r9
 8020e94:	4641      	mov	r1, r8
 8020e96:	f000 f9fb 	bl	8021290 <__aeabi_dsub>
 8020e9a:	464c      	mov	r4, r9
 8020e9c:	4645      	mov	r5, r8
 8020e9e:	4681      	mov	r9, r0
 8020ea0:	4688      	mov	r8, r1
 8020ea2:	e6f6      	b.n	8020c92 <atan+0x4a>
 8020ea4:	f647 77ff 	movw	r7, #32767	; 0x7fff
 8020ea8:	f2c4 0703 	movt	r7, #16387	; 0x4003
 8020eac:	42be      	cmp	r6, r7
 8020eae:	dc20      	bgt.n	8020ef2 <atan+0x2aa>
 8020eb0:	2300      	movs	r3, #0
 8020eb2:	2200      	movs	r2, #0
 8020eb4:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 8020eb8:	f000 f9ea 	bl	8021290 <__aeabi_dsub>
 8020ebc:	2300      	movs	r3, #0
 8020ebe:	4606      	mov	r6, r0
 8020ec0:	460f      	mov	r7, r1
 8020ec2:	2200      	movs	r2, #0
 8020ec4:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 8020ec8:	4620      	mov	r0, r4
 8020eca:	4629      	mov	r1, r5
 8020ecc:	f000 fb94 	bl	80215f8 <__aeabi_dmul>
 8020ed0:	2300      	movs	r3, #0
 8020ed2:	2200      	movs	r2, #0
 8020ed4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8020ed8:	f000 f9dc 	bl	8021294 <__adddf3>
 8020edc:	4602      	mov	r2, r0
 8020ede:	460b      	mov	r3, r1
 8020ee0:	4630      	mov	r0, r6
 8020ee2:	4639      	mov	r1, r7
 8020ee4:	f000 fcb2 	bl	802184c <__aeabi_ddiv>
 8020ee8:	f04f 0b02 	mov.w	fp, #2
 8020eec:	4681      	mov	r9, r0
 8020eee:	4688      	mov	r8, r1
 8020ef0:	e6e3      	b.n	8020cba <atan+0x72>
 8020ef2:	2100      	movs	r1, #0
 8020ef4:	2000      	movs	r0, #0
 8020ef6:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
 8020efa:	4622      	mov	r2, r4
 8020efc:	462b      	mov	r3, r5
 8020efe:	f000 fca5 	bl	802184c <__aeabi_ddiv>
 8020f02:	f04f 0b03 	mov.w	fp, #3
 8020f06:	4681      	mov	r9, r0
 8020f08:	4688      	mov	r8, r1
 8020f0a:	e6d6      	b.n	8020cba <atan+0x72>
 8020f0c:	2300      	movs	r3, #0
 8020f0e:	2200      	movs	r2, #0
 8020f10:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8020f14:	f000 f9bc 	bl	8021290 <__aeabi_dsub>
 8020f18:	2300      	movs	r3, #0
 8020f1a:	4606      	mov	r6, r0
 8020f1c:	460f      	mov	r7, r1
 8020f1e:	2200      	movs	r2, #0
 8020f20:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8020f24:	4620      	mov	r0, r4
 8020f26:	4629      	mov	r1, r5
 8020f28:	f000 f9b4 	bl	8021294 <__adddf3>
 8020f2c:	4602      	mov	r2, r0
 8020f2e:	460b      	mov	r3, r1
 8020f30:	4630      	mov	r0, r6
 8020f32:	4639      	mov	r1, r7
 8020f34:	f000 fc8a 	bl	802184c <__aeabi_ddiv>
 8020f38:	f04f 0b01 	mov.w	fp, #1
 8020f3c:	4681      	mov	r9, r0
 8020f3e:	4688      	mov	r8, r1
 8020f40:	e6bb      	b.n	8020cba <atan+0x72>
 8020f42:	bf00      	nop
 8020f44:	f3af 8000 	nop.w
 8020f48:	e322da11 	.word	0xe322da11
 8020f4c:	3f90ad3a 	.word	0x3f90ad3a
 8020f50:	24760deb 	.word	0x24760deb
 8020f54:	3fa97b4b 	.word	0x3fa97b4b
 8020f58:	a0d03d51 	.word	0xa0d03d51
 8020f5c:	3fb10d66 	.word	0x3fb10d66
 8020f60:	c54c206e 	.word	0xc54c206e
 8020f64:	3fb745cd 	.word	0x3fb745cd
 8020f68:	920083ff 	.word	0x920083ff
 8020f6c:	3fc24924 	.word	0x3fc24924
 8020f70:	5555550d 	.word	0x5555550d
 8020f74:	3fd55555 	.word	0x3fd55555
 8020f78:	2c6a6c2f 	.word	0x2c6a6c2f
 8020f7c:	bfa2b444 	.word	0xbfa2b444
 8020f80:	52defd9a 	.word	0x52defd9a
 8020f84:	3fadde2d 	.word	0x3fadde2d
 8020f88:	af749a6d 	.word	0xaf749a6d
 8020f8c:	3fb3b0f2 	.word	0x3fb3b0f2
 8020f90:	fe231671 	.word	0xfe231671
 8020f94:	3fbc71c6 	.word	0x3fbc71c6
 8020f98:	9998ebc4 	.word	0x9998ebc4
 8020f9c:	3fc99999 	.word	0x3fc99999
 8020fa0:	8800759c 	.word	0x8800759c
 8020fa4:	7e37e43c 	.word	0x7e37e43c
 8020fa8:	080281a0 	.word	0x080281a0
 8020fac:	08028180 	.word	0x08028180

08020fb0 <fabs>:
 8020fb0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8020fb4:	4770      	bx	lr
 8020fb6:	bf00      	nop

08020fb8 <finite>:
 8020fb8:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8020fbc:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8020fc0:	0fc0      	lsrs	r0, r0, #31
 8020fc2:	4770      	bx	lr

08020fc4 <__fpclassifyd>:
 8020fc4:	460b      	mov	r3, r1
 8020fc6:	b161      	cbz	r1, 8020fe2 <__fpclassifyd+0x1e>
 8020fc8:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8020fcc:	d009      	beq.n	8020fe2 <__fpclassifyd+0x1e>
 8020fce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8020fd2:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 8020fd6:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 8020fda:	4291      	cmp	r1, r2
 8020fdc:	d805      	bhi.n	8020fea <__fpclassifyd+0x26>
 8020fde:	2004      	movs	r0, #4
 8020fe0:	4770      	bx	lr
 8020fe2:	2800      	cmp	r0, #0
 8020fe4:	d1f3      	bne.n	8020fce <__fpclassifyd+0xa>
 8020fe6:	2002      	movs	r0, #2
 8020fe8:	4770      	bx	lr
 8020fea:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 8020fee:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 8020ff2:	4291      	cmp	r1, r2
 8020ff4:	d9f3      	bls.n	8020fde <__fpclassifyd+0x1a>
 8020ff6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8020ffa:	f2c0 020f 	movt	r2, #15
 8020ffe:	4293      	cmp	r3, r2
 8021000:	d801      	bhi.n	8021006 <__fpclassifyd+0x42>
 8021002:	2003      	movs	r0, #3
 8021004:	4770      	bx	lr
 8021006:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 802100a:	4291      	cmp	r1, r2
 802100c:	d9f9      	bls.n	8021002 <__fpclassifyd+0x3e>
 802100e:	2200      	movs	r2, #0
 8021010:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8021014:	4293      	cmp	r3, r2
 8021016:	d004      	beq.n	8021022 <__fpclassifyd+0x5e>
 8021018:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 802101c:	d001      	beq.n	8021022 <__fpclassifyd+0x5e>
 802101e:	2000      	movs	r0, #0
 8021020:	4770      	bx	lr
 8021022:	f1d0 0001 	rsbs	r0, r0, #1
 8021026:	bf38      	it	cc
 8021028:	2000      	movcc	r0, #0
 802102a:	4770      	bx	lr

0802102c <matherr>:
 802102c:	2000      	movs	r0, #0
 802102e:	4770      	bx	lr

08021030 <nan>:
 8021030:	2100      	movs	r1, #0
 8021032:	2000      	movs	r0, #0
 8021034:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
 8021038:	4770      	bx	lr
 802103a:	bf00      	nop

0802103c <rint>:
 802103c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8021040:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8021044:	f2ac 36ff 	subw	r6, ip, #1023	; 0x3ff
 8021048:	2e13      	cmp	r6, #19
 802104a:	b083      	sub	sp, #12
 802104c:	4602      	mov	r2, r0
 802104e:	460b      	mov	r3, r1
 8021050:	4604      	mov	r4, r0
 8021052:	460d      	mov	r5, r1
 8021054:	460f      	mov	r7, r1
 8021056:	ea4f 78d1 	mov.w	r8, r1, lsr #31
 802105a:	dc38      	bgt.n	80210ce <rint+0x92>
 802105c:	2e00      	cmp	r6, #0
 802105e:	db53      	blt.n	8021108 <rint+0xcc>
 8021060:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8021064:	f2c0 010f 	movt	r1, #15
 8021068:	fa41 f106 	asr.w	r1, r1, r6
 802106c:	ea01 0003 	and.w	r0, r1, r3
 8021070:	4310      	orrs	r0, r2
 8021072:	d027      	beq.n	80210c4 <rint+0x88>
 8021074:	084f      	lsrs	r7, r1, #1
 8021076:	ea07 0203 	and.w	r2, r7, r3
 802107a:	4314      	orrs	r4, r2
 802107c:	d00b      	beq.n	8021096 <rint+0x5a>
 802107e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8021082:	ea25 0507 	bic.w	r5, r5, r7
 8021086:	fa43 f306 	asr.w	r3, r3, r6
 802108a:	2e13      	cmp	r6, #19
 802108c:	bf0c      	ite	eq
 802108e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8021092:	2400      	movne	r4, #0
 8021094:	431d      	orrs	r5, r3
 8021096:	4e32      	ldr	r6, [pc, #200]	; (8021160 <rint+0x124>)
 8021098:	eb06 08c8 	add.w	r8, r6, r8, lsl #3
 802109c:	e9d8 8900 	ldrd	r8, r9, [r8]
 80210a0:	4622      	mov	r2, r4
 80210a2:	462b      	mov	r3, r5
 80210a4:	4640      	mov	r0, r8
 80210a6:	4649      	mov	r1, r9
 80210a8:	f000 f8f4 	bl	8021294 <__adddf3>
 80210ac:	e9cd 0100 	strd	r0, r1, [sp]
 80210b0:	4642      	mov	r2, r8
 80210b2:	464b      	mov	r3, r9
 80210b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80210b8:	f000 f8ea 	bl	8021290 <__aeabi_dsub>
 80210bc:	462f      	mov	r7, r5
 80210be:	4626      	mov	r6, r4
 80210c0:	4602      	mov	r2, r0
 80210c2:	460b      	mov	r3, r1
 80210c4:	4610      	mov	r0, r2
 80210c6:	4619      	mov	r1, r3
 80210c8:	b003      	add	sp, #12
 80210ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80210ce:	2e33      	cmp	r6, #51	; 0x33
 80210d0:	dd07      	ble.n	80210e2 <rint+0xa6>
 80210d2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80210d6:	d1f5      	bne.n	80210c4 <rint+0x88>
 80210d8:	f000 f8dc 	bl	8021294 <__adddf3>
 80210dc:	4602      	mov	r2, r0
 80210de:	460b      	mov	r3, r1
 80210e0:	e7f0      	b.n	80210c4 <rint+0x88>
 80210e2:	f2ac 4013 	subw	r0, ip, #1043	; 0x413
 80210e6:	f04f 31ff 	mov.w	r1, #4294967295
 80210ea:	fa21 f100 	lsr.w	r1, r1, r0
 80210ee:	4211      	tst	r1, r2
 80210f0:	d0e8      	beq.n	80210c4 <rint+0x88>
 80210f2:	084a      	lsrs	r2, r1, #1
 80210f4:	4222      	tst	r2, r4
 80210f6:	d0ce      	beq.n	8021096 <rint+0x5a>
 80210f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80210fc:	ea24 0402 	bic.w	r4, r4, r2
 8021100:	fa43 f600 	asr.w	r6, r3, r0
 8021104:	4334      	orrs	r4, r6
 8021106:	e7c6      	b.n	8021096 <rint+0x5a>
 8021108:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 802110c:	4301      	orrs	r1, r0
 802110e:	d0d9      	beq.n	80210c4 <rint+0x88>
 8021110:	f023 457f 	bic.w	r5, r3, #4278190080	; 0xff000000
 8021114:	f425 0070 	bic.w	r0, r5, #15728640	; 0xf00000
 8021118:	4d11      	ldr	r5, [pc, #68]	; (8021160 <rint+0x124>)
 802111a:	ea40 0402 	orr.w	r4, r0, r2
 802111e:	4263      	negs	r3, r4
 8021120:	eb05 00c8 	add.w	r0, r5, r8, lsl #3
 8021124:	ea43 0104 	orr.w	r1, r3, r4
 8021128:	e9d0 4500 	ldrd	r4, r5, [r0]
 802112c:	0b0b      	lsrs	r3, r1, #12
 802112e:	f403 2100 	and.w	r1, r3, #524288	; 0x80000
 8021132:	0c7f      	lsrs	r7, r7, #17
 8021134:	ea41 4347 	orr.w	r3, r1, r7, lsl #17
 8021138:	4620      	mov	r0, r4
 802113a:	4629      	mov	r1, r5
 802113c:	f000 f8aa 	bl	8021294 <__adddf3>
 8021140:	e9cd 0100 	strd	r0, r1, [sp]
 8021144:	4622      	mov	r2, r4
 8021146:	462b      	mov	r3, r5
 8021148:	e9dd 0100 	ldrd	r0, r1, [sp]
 802114c:	f000 f8a0 	bl	8021290 <__aeabi_dsub>
 8021150:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8021154:	4604      	mov	r4, r0
 8021156:	460d      	mov	r5, r1
 8021158:	4602      	mov	r2, r0
 802115a:	ea43 73c8 	orr.w	r3, r3, r8, lsl #31
 802115e:	e7b1      	b.n	80210c4 <rint+0x88>
 8021160:	080281c0 	.word	0x080281c0
 8021164:	00000000 	.word	0x00000000

08021168 <scalbn>:
 8021168:	f3c1 530a 	ubfx	r3, r1, #20, #11
 802116c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021170:	4604      	mov	r4, r0
 8021172:	460d      	mov	r5, r1
 8021174:	4606      	mov	r6, r0
 8021176:	460f      	mov	r7, r1
 8021178:	4690      	mov	r8, r2
 802117a:	bb7b      	cbnz	r3, 80211dc <scalbn+0x74>
 802117c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8021180:	ea53 0c00 	orrs.w	ip, r3, r0
 8021184:	d026      	beq.n	80211d4 <scalbn+0x6c>
 8021186:	2300      	movs	r3, #0
 8021188:	2200      	movs	r2, #0
 802118a:	f2c4 3350 	movt	r3, #17232	; 0x4350
 802118e:	f000 fa33 	bl	80215f8 <__aeabi_dmul>
 8021192:	f643 42b0 	movw	r2, #15536	; 0x3cb0
 8021196:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 802119a:	4590      	cmp	r8, r2
 802119c:	4604      	mov	r4, r0
 802119e:	460d      	mov	r5, r1
 80211a0:	4606      	mov	r6, r0
 80211a2:	460f      	mov	r7, r1
 80211a4:	db3b      	blt.n	802121e <scalbn+0xb6>
 80211a6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80211aa:	3b36      	subs	r3, #54	; 0x36
 80211ac:	eb03 0008 	add.w	r0, r3, r8
 80211b0:	f240 72fe 	movw	r2, #2046	; 0x7fe
 80211b4:	4290      	cmp	r0, r2
 80211b6:	dd1b      	ble.n	80211f0 <scalbn+0x88>
 80211b8:	4622      	mov	r2, r4
 80211ba:	462b      	mov	r3, r5
 80211bc:	a128      	add	r1, pc, #160	; (adr r1, 8021260 <scalbn+0xf8>)
 80211be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80211c2:	f000 f855 	bl	8021270 <copysign>
 80211c6:	a326      	add	r3, pc, #152	; (adr r3, 8021260 <scalbn+0xf8>)
 80211c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80211cc:	f000 fa14 	bl	80215f8 <__aeabi_dmul>
 80211d0:	4604      	mov	r4, r0
 80211d2:	460d      	mov	r5, r1
 80211d4:	4620      	mov	r0, r4
 80211d6:	4629      	mov	r1, r5
 80211d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80211dc:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80211e0:	4293      	cmp	r3, r2
 80211e2:	d024      	beq.n	802122e <scalbn+0xc6>
 80211e4:	eb03 0008 	add.w	r0, r3, r8
 80211e8:	f240 72fe 	movw	r2, #2046	; 0x7fe
 80211ec:	4290      	cmp	r0, r2
 80211ee:	dce3      	bgt.n	80211b8 <scalbn+0x50>
 80211f0:	2800      	cmp	r0, #0
 80211f2:	dd06      	ble.n	8021202 <scalbn+0x9a>
 80211f4:	f021 42ff 	bic.w	r2, r1, #2139095040	; 0x7f800000
 80211f8:	f422 05e0 	bic.w	r5, r2, #7340032	; 0x700000
 80211fc:	ea45 5500 	orr.w	r5, r5, r0, lsl #20
 8021200:	e7e8      	b.n	80211d4 <scalbn+0x6c>
 8021202:	f110 0f35 	cmn.w	r0, #53	; 0x35
 8021206:	da19      	bge.n	802123c <scalbn+0xd4>
 8021208:	f24c 3050 	movw	r0, #50000	; 0xc350
 802120c:	4580      	cmp	r8, r0
 802120e:	4622      	mov	r2, r4
 8021210:	462b      	mov	r3, r5
 8021212:	dcd3      	bgt.n	80211bc <scalbn+0x54>
 8021214:	a114      	add	r1, pc, #80	; (adr r1, 8021268 <scalbn+0x100>)
 8021216:	e9d1 0100 	ldrd	r0, r1, [r1]
 802121a:	f000 f829 	bl	8021270 <copysign>
 802121e:	a312      	add	r3, pc, #72	; (adr r3, 8021268 <scalbn+0x100>)
 8021220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021224:	f000 f9e8 	bl	80215f8 <__aeabi_dmul>
 8021228:	4604      	mov	r4, r0
 802122a:	460d      	mov	r5, r1
 802122c:	e7d2      	b.n	80211d4 <scalbn+0x6c>
 802122e:	4602      	mov	r2, r0
 8021230:	460b      	mov	r3, r1
 8021232:	f000 f82f 	bl	8021294 <__adddf3>
 8021236:	4604      	mov	r4, r0
 8021238:	460d      	mov	r5, r1
 802123a:	e7cb      	b.n	80211d4 <scalbn+0x6c>
 802123c:	f021 45ff 	bic.w	r5, r1, #2139095040	; 0x7f800000
 8021240:	f425 01e0 	bic.w	r1, r5, #7340032	; 0x700000
 8021244:	3036      	adds	r0, #54	; 0x36
 8021246:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 802124a:	4619      	mov	r1, r3
 802124c:	2300      	movs	r3, #0
 802124e:	4620      	mov	r0, r4
 8021250:	2200      	movs	r2, #0
 8021252:	f6c3 4390 	movt	r3, #15504	; 0x3c90
 8021256:	f000 f9cf 	bl	80215f8 <__aeabi_dmul>
 802125a:	4604      	mov	r4, r0
 802125c:	460d      	mov	r5, r1
 802125e:	e7b9      	b.n	80211d4 <scalbn+0x6c>
 8021260:	8800759c 	.word	0x8800759c
 8021264:	7e37e43c 	.word	0x7e37e43c
 8021268:	c2f8f359 	.word	0xc2f8f359
 802126c:	01a56e1f 	.word	0x01a56e1f

08021270 <copysign>:
 8021270:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8021274:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8021278:	b430      	push	{r4, r5}
 802127a:	460d      	mov	r5, r1
 802127c:	4604      	mov	r4, r0
 802127e:	ea43 0102 	orr.w	r1, r3, r2
 8021282:	bc30      	pop	{r4, r5}
 8021284:	4770      	bx	lr
 8021286:	bf00      	nop

08021288 <__aeabi_drsub>:
 8021288:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 802128c:	e002      	b.n	8021294 <__adddf3>
 802128e:	bf00      	nop

08021290 <__aeabi_dsub>:
 8021290:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08021294 <__adddf3>:
 8021294:	b530      	push	{r4, r5, lr}
 8021296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 802129a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 802129e:	ea94 0f05 	teq	r4, r5
 80212a2:	bf08      	it	eq
 80212a4:	ea90 0f02 	teqeq	r0, r2
 80212a8:	bf1f      	itttt	ne
 80212aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80212ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80212b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80212b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80212ba:	f000 80e2 	beq.w	8021482 <__adddf3+0x1ee>
 80212be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80212c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80212c6:	bfb8      	it	lt
 80212c8:	426d      	neglt	r5, r5
 80212ca:	dd0c      	ble.n	80212e6 <__adddf3+0x52>
 80212cc:	442c      	add	r4, r5
 80212ce:	ea80 0202 	eor.w	r2, r0, r2
 80212d2:	ea81 0303 	eor.w	r3, r1, r3
 80212d6:	ea82 0000 	eor.w	r0, r2, r0
 80212da:	ea83 0101 	eor.w	r1, r3, r1
 80212de:	ea80 0202 	eor.w	r2, r0, r2
 80212e2:	ea81 0303 	eor.w	r3, r1, r3
 80212e6:	2d36      	cmp	r5, #54	; 0x36
 80212e8:	bf88      	it	hi
 80212ea:	bd30      	pophi	{r4, r5, pc}
 80212ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80212f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80212f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80212f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80212fc:	d002      	beq.n	8021304 <__adddf3+0x70>
 80212fe:	4240      	negs	r0, r0
 8021300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8021304:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8021308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 802130c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8021310:	d002      	beq.n	8021318 <__adddf3+0x84>
 8021312:	4252      	negs	r2, r2
 8021314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8021318:	ea94 0f05 	teq	r4, r5
 802131c:	f000 80a7 	beq.w	802146e <__adddf3+0x1da>
 8021320:	f1a4 0401 	sub.w	r4, r4, #1
 8021324:	f1d5 0e20 	rsbs	lr, r5, #32
 8021328:	db0d      	blt.n	8021346 <__adddf3+0xb2>
 802132a:	fa02 fc0e 	lsl.w	ip, r2, lr
 802132e:	fa22 f205 	lsr.w	r2, r2, r5
 8021332:	1880      	adds	r0, r0, r2
 8021334:	f141 0100 	adc.w	r1, r1, #0
 8021338:	fa03 f20e 	lsl.w	r2, r3, lr
 802133c:	1880      	adds	r0, r0, r2
 802133e:	fa43 f305 	asr.w	r3, r3, r5
 8021342:	4159      	adcs	r1, r3
 8021344:	e00e      	b.n	8021364 <__adddf3+0xd0>
 8021346:	f1a5 0520 	sub.w	r5, r5, #32
 802134a:	f10e 0e20 	add.w	lr, lr, #32
 802134e:	2a01      	cmp	r2, #1
 8021350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8021354:	bf28      	it	cs
 8021356:	f04c 0c02 	orrcs.w	ip, ip, #2
 802135a:	fa43 f305 	asr.w	r3, r3, r5
 802135e:	18c0      	adds	r0, r0, r3
 8021360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8021364:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8021368:	d507      	bpl.n	802137a <__adddf3+0xe6>
 802136a:	f04f 0e00 	mov.w	lr, #0
 802136e:	f1dc 0c00 	rsbs	ip, ip, #0
 8021372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8021376:	eb6e 0101 	sbc.w	r1, lr, r1
 802137a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 802137e:	d31b      	bcc.n	80213b8 <__adddf3+0x124>
 8021380:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8021384:	d30c      	bcc.n	80213a0 <__adddf3+0x10c>
 8021386:	0849      	lsrs	r1, r1, #1
 8021388:	ea5f 0030 	movs.w	r0, r0, rrx
 802138c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8021390:	f104 0401 	add.w	r4, r4, #1
 8021394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8021398:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 802139c:	f080 809a 	bcs.w	80214d4 <__adddf3+0x240>
 80213a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80213a4:	bf08      	it	eq
 80213a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80213aa:	f150 0000 	adcs.w	r0, r0, #0
 80213ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80213b2:	ea41 0105 	orr.w	r1, r1, r5
 80213b6:	bd30      	pop	{r4, r5, pc}
 80213b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80213bc:	4140      	adcs	r0, r0
 80213be:	eb41 0101 	adc.w	r1, r1, r1
 80213c2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80213c6:	f1a4 0401 	sub.w	r4, r4, #1
 80213ca:	d1e9      	bne.n	80213a0 <__adddf3+0x10c>
 80213cc:	f091 0f00 	teq	r1, #0
 80213d0:	bf04      	itt	eq
 80213d2:	4601      	moveq	r1, r0
 80213d4:	2000      	moveq	r0, #0
 80213d6:	fab1 f381 	clz	r3, r1
 80213da:	bf08      	it	eq
 80213dc:	3320      	addeq	r3, #32
 80213de:	f1a3 030b 	sub.w	r3, r3, #11
 80213e2:	f1b3 0220 	subs.w	r2, r3, #32
 80213e6:	da0c      	bge.n	8021402 <__adddf3+0x16e>
 80213e8:	320c      	adds	r2, #12
 80213ea:	dd08      	ble.n	80213fe <__adddf3+0x16a>
 80213ec:	f102 0c14 	add.w	ip, r2, #20
 80213f0:	f1c2 020c 	rsb	r2, r2, #12
 80213f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80213f8:	fa21 f102 	lsr.w	r1, r1, r2
 80213fc:	e00c      	b.n	8021418 <__adddf3+0x184>
 80213fe:	f102 0214 	add.w	r2, r2, #20
 8021402:	bfd8      	it	le
 8021404:	f1c2 0c20 	rsble	ip, r2, #32
 8021408:	fa01 f102 	lsl.w	r1, r1, r2
 802140c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8021410:	bfdc      	itt	le
 8021412:	ea41 010c 	orrle.w	r1, r1, ip
 8021416:	4090      	lslle	r0, r2
 8021418:	1ae4      	subs	r4, r4, r3
 802141a:	bfa2      	ittt	ge
 802141c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8021420:	4329      	orrge	r1, r5
 8021422:	bd30      	popge	{r4, r5, pc}
 8021424:	ea6f 0404 	mvn.w	r4, r4
 8021428:	3c1f      	subs	r4, #31
 802142a:	da1c      	bge.n	8021466 <__adddf3+0x1d2>
 802142c:	340c      	adds	r4, #12
 802142e:	dc0e      	bgt.n	802144e <__adddf3+0x1ba>
 8021430:	f104 0414 	add.w	r4, r4, #20
 8021434:	f1c4 0220 	rsb	r2, r4, #32
 8021438:	fa20 f004 	lsr.w	r0, r0, r4
 802143c:	fa01 f302 	lsl.w	r3, r1, r2
 8021440:	ea40 0003 	orr.w	r0, r0, r3
 8021444:	fa21 f304 	lsr.w	r3, r1, r4
 8021448:	ea45 0103 	orr.w	r1, r5, r3
 802144c:	bd30      	pop	{r4, r5, pc}
 802144e:	f1c4 040c 	rsb	r4, r4, #12
 8021452:	f1c4 0220 	rsb	r2, r4, #32
 8021456:	fa20 f002 	lsr.w	r0, r0, r2
 802145a:	fa01 f304 	lsl.w	r3, r1, r4
 802145e:	ea40 0003 	orr.w	r0, r0, r3
 8021462:	4629      	mov	r1, r5
 8021464:	bd30      	pop	{r4, r5, pc}
 8021466:	fa21 f004 	lsr.w	r0, r1, r4
 802146a:	4629      	mov	r1, r5
 802146c:	bd30      	pop	{r4, r5, pc}
 802146e:	f094 0f00 	teq	r4, #0
 8021472:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8021476:	bf06      	itte	eq
 8021478:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 802147c:	3401      	addeq	r4, #1
 802147e:	3d01      	subne	r5, #1
 8021480:	e74e      	b.n	8021320 <__adddf3+0x8c>
 8021482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8021486:	bf18      	it	ne
 8021488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 802148c:	d029      	beq.n	80214e2 <__adddf3+0x24e>
 802148e:	ea94 0f05 	teq	r4, r5
 8021492:	bf08      	it	eq
 8021494:	ea90 0f02 	teqeq	r0, r2
 8021498:	d005      	beq.n	80214a6 <__adddf3+0x212>
 802149a:	ea54 0c00 	orrs.w	ip, r4, r0
 802149e:	bf04      	itt	eq
 80214a0:	4619      	moveq	r1, r3
 80214a2:	4610      	moveq	r0, r2
 80214a4:	bd30      	pop	{r4, r5, pc}
 80214a6:	ea91 0f03 	teq	r1, r3
 80214aa:	bf1e      	ittt	ne
 80214ac:	2100      	movne	r1, #0
 80214ae:	2000      	movne	r0, #0
 80214b0:	bd30      	popne	{r4, r5, pc}
 80214b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80214b6:	d105      	bne.n	80214c4 <__adddf3+0x230>
 80214b8:	0040      	lsls	r0, r0, #1
 80214ba:	4149      	adcs	r1, r1
 80214bc:	bf28      	it	cs
 80214be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80214c2:	bd30      	pop	{r4, r5, pc}
 80214c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80214c8:	bf3c      	itt	cc
 80214ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80214ce:	bd30      	popcc	{r4, r5, pc}
 80214d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80214d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80214d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80214dc:	f04f 0000 	mov.w	r0, #0
 80214e0:	bd30      	pop	{r4, r5, pc}
 80214e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80214e6:	bf1a      	itte	ne
 80214e8:	4619      	movne	r1, r3
 80214ea:	4610      	movne	r0, r2
 80214ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80214f0:	bf1c      	itt	ne
 80214f2:	460b      	movne	r3, r1
 80214f4:	4602      	movne	r2, r0
 80214f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80214fa:	bf06      	itte	eq
 80214fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8021500:	ea91 0f03 	teqeq	r1, r3
 8021504:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8021508:	bd30      	pop	{r4, r5, pc}
 802150a:	bf00      	nop

0802150c <__aeabi_ui2d>:
 802150c:	f090 0f00 	teq	r0, #0
 8021510:	bf04      	itt	eq
 8021512:	2100      	moveq	r1, #0
 8021514:	4770      	bxeq	lr
 8021516:	b530      	push	{r4, r5, lr}
 8021518:	f44f 6480 	mov.w	r4, #1024	; 0x400
 802151c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8021520:	f04f 0500 	mov.w	r5, #0
 8021524:	f04f 0100 	mov.w	r1, #0
 8021528:	e750      	b.n	80213cc <__adddf3+0x138>
 802152a:	bf00      	nop

0802152c <__aeabi_i2d>:
 802152c:	f090 0f00 	teq	r0, #0
 8021530:	bf04      	itt	eq
 8021532:	2100      	moveq	r1, #0
 8021534:	4770      	bxeq	lr
 8021536:	b530      	push	{r4, r5, lr}
 8021538:	f44f 6480 	mov.w	r4, #1024	; 0x400
 802153c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8021540:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8021544:	bf48      	it	mi
 8021546:	4240      	negmi	r0, r0
 8021548:	f04f 0100 	mov.w	r1, #0
 802154c:	e73e      	b.n	80213cc <__adddf3+0x138>
 802154e:	bf00      	nop

08021550 <__aeabi_f2d>:
 8021550:	0042      	lsls	r2, r0, #1
 8021552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8021556:	ea4f 0131 	mov.w	r1, r1, rrx
 802155a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 802155e:	bf1f      	itttt	ne
 8021560:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8021564:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8021568:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 802156c:	4770      	bxne	lr
 802156e:	f092 0f00 	teq	r2, #0
 8021572:	bf14      	ite	ne
 8021574:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8021578:	4770      	bxeq	lr
 802157a:	b530      	push	{r4, r5, lr}
 802157c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8021580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8021584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8021588:	e720      	b.n	80213cc <__adddf3+0x138>
 802158a:	bf00      	nop

0802158c <__aeabi_ul2d>:
 802158c:	ea50 0201 	orrs.w	r2, r0, r1
 8021590:	bf08      	it	eq
 8021592:	4770      	bxeq	lr
 8021594:	b530      	push	{r4, r5, lr}
 8021596:	f04f 0500 	mov.w	r5, #0
 802159a:	e00a      	b.n	80215b2 <__aeabi_l2d+0x16>

0802159c <__aeabi_l2d>:
 802159c:	ea50 0201 	orrs.w	r2, r0, r1
 80215a0:	bf08      	it	eq
 80215a2:	4770      	bxeq	lr
 80215a4:	b530      	push	{r4, r5, lr}
 80215a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80215aa:	d502      	bpl.n	80215b2 <__aeabi_l2d+0x16>
 80215ac:	4240      	negs	r0, r0
 80215ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80215b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80215b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80215ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80215be:	f43f aedc 	beq.w	802137a <__adddf3+0xe6>
 80215c2:	f04f 0203 	mov.w	r2, #3
 80215c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80215ca:	bf18      	it	ne
 80215cc:	3203      	addne	r2, #3
 80215ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80215d2:	bf18      	it	ne
 80215d4:	3203      	addne	r2, #3
 80215d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80215da:	f1c2 0320 	rsb	r3, r2, #32
 80215de:	fa00 fc03 	lsl.w	ip, r0, r3
 80215e2:	fa20 f002 	lsr.w	r0, r0, r2
 80215e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80215ea:	ea40 000e 	orr.w	r0, r0, lr
 80215ee:	fa21 f102 	lsr.w	r1, r1, r2
 80215f2:	4414      	add	r4, r2
 80215f4:	e6c1      	b.n	802137a <__adddf3+0xe6>
 80215f6:	bf00      	nop

080215f8 <__aeabi_dmul>:
 80215f8:	b570      	push	{r4, r5, r6, lr}
 80215fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80215fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8021602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8021606:	bf1d      	ittte	ne
 8021608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 802160c:	ea94 0f0c 	teqne	r4, ip
 8021610:	ea95 0f0c 	teqne	r5, ip
 8021614:	f000 f8de 	bleq	80217d4 <__aeabi_dmul+0x1dc>
 8021618:	442c      	add	r4, r5
 802161a:	ea81 0603 	eor.w	r6, r1, r3
 802161e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8021622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8021626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 802162a:	bf18      	it	ne
 802162c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8021630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8021634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8021638:	d038      	beq.n	80216ac <__aeabi_dmul+0xb4>
 802163a:	fba0 ce02 	umull	ip, lr, r0, r2
 802163e:	f04f 0500 	mov.w	r5, #0
 8021642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8021646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 802164a:	fbe0 e503 	umlal	lr, r5, r0, r3
 802164e:	f04f 0600 	mov.w	r6, #0
 8021652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8021656:	f09c 0f00 	teq	ip, #0
 802165a:	bf18      	it	ne
 802165c:	f04e 0e01 	orrne.w	lr, lr, #1
 8021660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8021664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8021668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 802166c:	d204      	bcs.n	8021678 <__aeabi_dmul+0x80>
 802166e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8021672:	416d      	adcs	r5, r5
 8021674:	eb46 0606 	adc.w	r6, r6, r6
 8021678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 802167c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8021680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8021684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8021688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 802168c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8021690:	bf88      	it	hi
 8021692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8021696:	d81e      	bhi.n	80216d6 <__aeabi_dmul+0xde>
 8021698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 802169c:	bf08      	it	eq
 802169e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80216a2:	f150 0000 	adcs.w	r0, r0, #0
 80216a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80216aa:	bd70      	pop	{r4, r5, r6, pc}
 80216ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80216b0:	ea46 0101 	orr.w	r1, r6, r1
 80216b4:	ea40 0002 	orr.w	r0, r0, r2
 80216b8:	ea81 0103 	eor.w	r1, r1, r3
 80216bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80216c0:	bfc2      	ittt	gt
 80216c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80216c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80216ca:	bd70      	popgt	{r4, r5, r6, pc}
 80216cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80216d0:	f04f 0e00 	mov.w	lr, #0
 80216d4:	3c01      	subs	r4, #1
 80216d6:	f300 80ab 	bgt.w	8021830 <__aeabi_dmul+0x238>
 80216da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80216de:	bfde      	ittt	le
 80216e0:	2000      	movle	r0, #0
 80216e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80216e6:	bd70      	pople	{r4, r5, r6, pc}
 80216e8:	f1c4 0400 	rsb	r4, r4, #0
 80216ec:	3c20      	subs	r4, #32
 80216ee:	da35      	bge.n	802175c <__aeabi_dmul+0x164>
 80216f0:	340c      	adds	r4, #12
 80216f2:	dc1b      	bgt.n	802172c <__aeabi_dmul+0x134>
 80216f4:	f104 0414 	add.w	r4, r4, #20
 80216f8:	f1c4 0520 	rsb	r5, r4, #32
 80216fc:	fa00 f305 	lsl.w	r3, r0, r5
 8021700:	fa20 f004 	lsr.w	r0, r0, r4
 8021704:	fa01 f205 	lsl.w	r2, r1, r5
 8021708:	ea40 0002 	orr.w	r0, r0, r2
 802170c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8021710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8021714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8021718:	fa21 f604 	lsr.w	r6, r1, r4
 802171c:	eb42 0106 	adc.w	r1, r2, r6
 8021720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8021724:	bf08      	it	eq
 8021726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802172a:	bd70      	pop	{r4, r5, r6, pc}
 802172c:	f1c4 040c 	rsb	r4, r4, #12
 8021730:	f1c4 0520 	rsb	r5, r4, #32
 8021734:	fa00 f304 	lsl.w	r3, r0, r4
 8021738:	fa20 f005 	lsr.w	r0, r0, r5
 802173c:	fa01 f204 	lsl.w	r2, r1, r4
 8021740:	ea40 0002 	orr.w	r0, r0, r2
 8021744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8021748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 802174c:	f141 0100 	adc.w	r1, r1, #0
 8021750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8021754:	bf08      	it	eq
 8021756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802175a:	bd70      	pop	{r4, r5, r6, pc}
 802175c:	f1c4 0520 	rsb	r5, r4, #32
 8021760:	fa00 f205 	lsl.w	r2, r0, r5
 8021764:	ea4e 0e02 	orr.w	lr, lr, r2
 8021768:	fa20 f304 	lsr.w	r3, r0, r4
 802176c:	fa01 f205 	lsl.w	r2, r1, r5
 8021770:	ea43 0302 	orr.w	r3, r3, r2
 8021774:	fa21 f004 	lsr.w	r0, r1, r4
 8021778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 802177c:	fa21 f204 	lsr.w	r2, r1, r4
 8021780:	ea20 0002 	bic.w	r0, r0, r2
 8021784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8021788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 802178c:	bf08      	it	eq
 802178e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8021792:	bd70      	pop	{r4, r5, r6, pc}
 8021794:	f094 0f00 	teq	r4, #0
 8021798:	d10f      	bne.n	80217ba <__aeabi_dmul+0x1c2>
 802179a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 802179e:	0040      	lsls	r0, r0, #1
 80217a0:	eb41 0101 	adc.w	r1, r1, r1
 80217a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80217a8:	bf08      	it	eq
 80217aa:	3c01      	subeq	r4, #1
 80217ac:	d0f7      	beq.n	802179e <__aeabi_dmul+0x1a6>
 80217ae:	ea41 0106 	orr.w	r1, r1, r6
 80217b2:	f095 0f00 	teq	r5, #0
 80217b6:	bf18      	it	ne
 80217b8:	4770      	bxne	lr
 80217ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80217be:	0052      	lsls	r2, r2, #1
 80217c0:	eb43 0303 	adc.w	r3, r3, r3
 80217c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80217c8:	bf08      	it	eq
 80217ca:	3d01      	subeq	r5, #1
 80217cc:	d0f7      	beq.n	80217be <__aeabi_dmul+0x1c6>
 80217ce:	ea43 0306 	orr.w	r3, r3, r6
 80217d2:	4770      	bx	lr
 80217d4:	ea94 0f0c 	teq	r4, ip
 80217d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80217dc:	bf18      	it	ne
 80217de:	ea95 0f0c 	teqne	r5, ip
 80217e2:	d00c      	beq.n	80217fe <__aeabi_dmul+0x206>
 80217e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80217e8:	bf18      	it	ne
 80217ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80217ee:	d1d1      	bne.n	8021794 <__aeabi_dmul+0x19c>
 80217f0:	ea81 0103 	eor.w	r1, r1, r3
 80217f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80217f8:	f04f 0000 	mov.w	r0, #0
 80217fc:	bd70      	pop	{r4, r5, r6, pc}
 80217fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8021802:	bf06      	itte	eq
 8021804:	4610      	moveq	r0, r2
 8021806:	4619      	moveq	r1, r3
 8021808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 802180c:	d019      	beq.n	8021842 <__aeabi_dmul+0x24a>
 802180e:	ea94 0f0c 	teq	r4, ip
 8021812:	d102      	bne.n	802181a <__aeabi_dmul+0x222>
 8021814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8021818:	d113      	bne.n	8021842 <__aeabi_dmul+0x24a>
 802181a:	ea95 0f0c 	teq	r5, ip
 802181e:	d105      	bne.n	802182c <__aeabi_dmul+0x234>
 8021820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8021824:	bf1c      	itt	ne
 8021826:	4610      	movne	r0, r2
 8021828:	4619      	movne	r1, r3
 802182a:	d10a      	bne.n	8021842 <__aeabi_dmul+0x24a>
 802182c:	ea81 0103 	eor.w	r1, r1, r3
 8021830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8021834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8021838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 802183c:	f04f 0000 	mov.w	r0, #0
 8021840:	bd70      	pop	{r4, r5, r6, pc}
 8021842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8021846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 802184a:	bd70      	pop	{r4, r5, r6, pc}

0802184c <__aeabi_ddiv>:
 802184c:	b570      	push	{r4, r5, r6, lr}
 802184e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8021852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8021856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 802185a:	bf1d      	ittte	ne
 802185c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8021860:	ea94 0f0c 	teqne	r4, ip
 8021864:	ea95 0f0c 	teqne	r5, ip
 8021868:	f000 f8a7 	bleq	80219ba <__aeabi_ddiv+0x16e>
 802186c:	eba4 0405 	sub.w	r4, r4, r5
 8021870:	ea81 0e03 	eor.w	lr, r1, r3
 8021874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8021878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 802187c:	f000 8088 	beq.w	8021990 <__aeabi_ddiv+0x144>
 8021880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8021884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8021888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 802188c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8021890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8021894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8021898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 802189c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80218a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80218a4:	429d      	cmp	r5, r3
 80218a6:	bf08      	it	eq
 80218a8:	4296      	cmpeq	r6, r2
 80218aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80218ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80218b2:	d202      	bcs.n	80218ba <__aeabi_ddiv+0x6e>
 80218b4:	085b      	lsrs	r3, r3, #1
 80218b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80218ba:	1ab6      	subs	r6, r6, r2
 80218bc:	eb65 0503 	sbc.w	r5, r5, r3
 80218c0:	085b      	lsrs	r3, r3, #1
 80218c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80218c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80218ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80218ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80218d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80218d6:	bf22      	ittt	cs
 80218d8:	1ab6      	subcs	r6, r6, r2
 80218da:	4675      	movcs	r5, lr
 80218dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80218e0:	085b      	lsrs	r3, r3, #1
 80218e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80218e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80218ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80218ee:	bf22      	ittt	cs
 80218f0:	1ab6      	subcs	r6, r6, r2
 80218f2:	4675      	movcs	r5, lr
 80218f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80218f8:	085b      	lsrs	r3, r3, #1
 80218fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80218fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8021902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8021906:	bf22      	ittt	cs
 8021908:	1ab6      	subcs	r6, r6, r2
 802190a:	4675      	movcs	r5, lr
 802190c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8021910:	085b      	lsrs	r3, r3, #1
 8021912:	ea4f 0232 	mov.w	r2, r2, rrx
 8021916:	ebb6 0e02 	subs.w	lr, r6, r2
 802191a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802191e:	bf22      	ittt	cs
 8021920:	1ab6      	subcs	r6, r6, r2
 8021922:	4675      	movcs	r5, lr
 8021924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8021928:	ea55 0e06 	orrs.w	lr, r5, r6
 802192c:	d018      	beq.n	8021960 <__aeabi_ddiv+0x114>
 802192e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8021932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8021936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 802193a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 802193e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8021942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8021946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 802194a:	d1c0      	bne.n	80218ce <__aeabi_ddiv+0x82>
 802194c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8021950:	d10b      	bne.n	802196a <__aeabi_ddiv+0x11e>
 8021952:	ea41 0100 	orr.w	r1, r1, r0
 8021956:	f04f 0000 	mov.w	r0, #0
 802195a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 802195e:	e7b6      	b.n	80218ce <__aeabi_ddiv+0x82>
 8021960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8021964:	bf04      	itt	eq
 8021966:	4301      	orreq	r1, r0
 8021968:	2000      	moveq	r0, #0
 802196a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 802196e:	bf88      	it	hi
 8021970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8021974:	f63f aeaf 	bhi.w	80216d6 <__aeabi_dmul+0xde>
 8021978:	ebb5 0c03 	subs.w	ip, r5, r3
 802197c:	bf04      	itt	eq
 802197e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8021982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8021986:	f150 0000 	adcs.w	r0, r0, #0
 802198a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802198e:	bd70      	pop	{r4, r5, r6, pc}
 8021990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8021994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8021998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 802199c:	bfc2      	ittt	gt
 802199e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80219a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80219a6:	bd70      	popgt	{r4, r5, r6, pc}
 80219a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80219ac:	f04f 0e00 	mov.w	lr, #0
 80219b0:	3c01      	subs	r4, #1
 80219b2:	e690      	b.n	80216d6 <__aeabi_dmul+0xde>
 80219b4:	ea45 0e06 	orr.w	lr, r5, r6
 80219b8:	e68d      	b.n	80216d6 <__aeabi_dmul+0xde>
 80219ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80219be:	ea94 0f0c 	teq	r4, ip
 80219c2:	bf08      	it	eq
 80219c4:	ea95 0f0c 	teqeq	r5, ip
 80219c8:	f43f af3b 	beq.w	8021842 <__aeabi_dmul+0x24a>
 80219cc:	ea94 0f0c 	teq	r4, ip
 80219d0:	d10a      	bne.n	80219e8 <__aeabi_ddiv+0x19c>
 80219d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80219d6:	f47f af34 	bne.w	8021842 <__aeabi_dmul+0x24a>
 80219da:	ea95 0f0c 	teq	r5, ip
 80219de:	f47f af25 	bne.w	802182c <__aeabi_dmul+0x234>
 80219e2:	4610      	mov	r0, r2
 80219e4:	4619      	mov	r1, r3
 80219e6:	e72c      	b.n	8021842 <__aeabi_dmul+0x24a>
 80219e8:	ea95 0f0c 	teq	r5, ip
 80219ec:	d106      	bne.n	80219fc <__aeabi_ddiv+0x1b0>
 80219ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80219f2:	f43f aefd 	beq.w	80217f0 <__aeabi_dmul+0x1f8>
 80219f6:	4610      	mov	r0, r2
 80219f8:	4619      	mov	r1, r3
 80219fa:	e722      	b.n	8021842 <__aeabi_dmul+0x24a>
 80219fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8021a00:	bf18      	it	ne
 8021a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8021a06:	f47f aec5 	bne.w	8021794 <__aeabi_dmul+0x19c>
 8021a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8021a0e:	f47f af0d 	bne.w	802182c <__aeabi_dmul+0x234>
 8021a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8021a16:	f47f aeeb 	bne.w	80217f0 <__aeabi_dmul+0x1f8>
 8021a1a:	e712      	b.n	8021842 <__aeabi_dmul+0x24a>

08021a1c <__gedf2>:
 8021a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8021a20:	e006      	b.n	8021a30 <__cmpdf2+0x4>
 8021a22:	bf00      	nop

08021a24 <__ledf2>:
 8021a24:	f04f 0c01 	mov.w	ip, #1
 8021a28:	e002      	b.n	8021a30 <__cmpdf2+0x4>
 8021a2a:	bf00      	nop

08021a2c <__cmpdf2>:
 8021a2c:	f04f 0c01 	mov.w	ip, #1
 8021a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8021a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8021a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8021a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8021a40:	bf18      	it	ne
 8021a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8021a46:	d01b      	beq.n	8021a80 <__cmpdf2+0x54>
 8021a48:	b001      	add	sp, #4
 8021a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8021a4e:	bf0c      	ite	eq
 8021a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8021a54:	ea91 0f03 	teqne	r1, r3
 8021a58:	bf02      	ittt	eq
 8021a5a:	ea90 0f02 	teqeq	r0, r2
 8021a5e:	2000      	moveq	r0, #0
 8021a60:	4770      	bxeq	lr
 8021a62:	f110 0f00 	cmn.w	r0, #0
 8021a66:	ea91 0f03 	teq	r1, r3
 8021a6a:	bf58      	it	pl
 8021a6c:	4299      	cmppl	r1, r3
 8021a6e:	bf08      	it	eq
 8021a70:	4290      	cmpeq	r0, r2
 8021a72:	bf2c      	ite	cs
 8021a74:	17d8      	asrcs	r0, r3, #31
 8021a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8021a7a:	f040 0001 	orr.w	r0, r0, #1
 8021a7e:	4770      	bx	lr
 8021a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8021a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8021a88:	d102      	bne.n	8021a90 <__cmpdf2+0x64>
 8021a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8021a8e:	d107      	bne.n	8021aa0 <__cmpdf2+0x74>
 8021a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8021a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8021a98:	d1d6      	bne.n	8021a48 <__cmpdf2+0x1c>
 8021a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8021a9e:	d0d3      	beq.n	8021a48 <__cmpdf2+0x1c>
 8021aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8021aa4:	4770      	bx	lr
 8021aa6:	bf00      	nop

08021aa8 <__aeabi_cdrcmple>:
 8021aa8:	4684      	mov	ip, r0
 8021aaa:	4610      	mov	r0, r2
 8021aac:	4662      	mov	r2, ip
 8021aae:	468c      	mov	ip, r1
 8021ab0:	4619      	mov	r1, r3
 8021ab2:	4663      	mov	r3, ip
 8021ab4:	e000      	b.n	8021ab8 <__aeabi_cdcmpeq>
 8021ab6:	bf00      	nop

08021ab8 <__aeabi_cdcmpeq>:
 8021ab8:	b501      	push	{r0, lr}
 8021aba:	f7ff ffb7 	bl	8021a2c <__cmpdf2>
 8021abe:	2800      	cmp	r0, #0
 8021ac0:	bf48      	it	mi
 8021ac2:	f110 0f00 	cmnmi.w	r0, #0
 8021ac6:	bd01      	pop	{r0, pc}

08021ac8 <__aeabi_dcmpeq>:
 8021ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8021acc:	f7ff fff4 	bl	8021ab8 <__aeabi_cdcmpeq>
 8021ad0:	bf0c      	ite	eq
 8021ad2:	2001      	moveq	r0, #1
 8021ad4:	2000      	movne	r0, #0
 8021ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8021ada:	bf00      	nop

08021adc <__aeabi_dcmplt>:
 8021adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8021ae0:	f7ff ffea 	bl	8021ab8 <__aeabi_cdcmpeq>
 8021ae4:	bf34      	ite	cc
 8021ae6:	2001      	movcc	r0, #1
 8021ae8:	2000      	movcs	r0, #0
 8021aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8021aee:	bf00      	nop

08021af0 <__aeabi_dcmple>:
 8021af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8021af4:	f7ff ffe0 	bl	8021ab8 <__aeabi_cdcmpeq>
 8021af8:	bf94      	ite	ls
 8021afa:	2001      	movls	r0, #1
 8021afc:	2000      	movhi	r0, #0
 8021afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8021b02:	bf00      	nop

08021b04 <__aeabi_dcmpge>:
 8021b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8021b08:	f7ff ffce 	bl	8021aa8 <__aeabi_cdrcmple>
 8021b0c:	bf94      	ite	ls
 8021b0e:	2001      	movls	r0, #1
 8021b10:	2000      	movhi	r0, #0
 8021b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8021b16:	bf00      	nop

08021b18 <__aeabi_dcmpgt>:
 8021b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8021b1c:	f7ff ffc4 	bl	8021aa8 <__aeabi_cdrcmple>
 8021b20:	bf34      	ite	cc
 8021b22:	2001      	movcc	r0, #1
 8021b24:	2000      	movcs	r0, #0
 8021b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8021b2a:	bf00      	nop

08021b2c <__aeabi_d2uiz>:
 8021b2c:	004a      	lsls	r2, r1, #1
 8021b2e:	d211      	bcs.n	8021b54 <__aeabi_d2uiz+0x28>
 8021b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8021b34:	d211      	bcs.n	8021b5a <__aeabi_d2uiz+0x2e>
 8021b36:	d50d      	bpl.n	8021b54 <__aeabi_d2uiz+0x28>
 8021b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8021b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8021b40:	d40e      	bmi.n	8021b60 <__aeabi_d2uiz+0x34>
 8021b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8021b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8021b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8021b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8021b52:	4770      	bx	lr
 8021b54:	f04f 0000 	mov.w	r0, #0
 8021b58:	4770      	bx	lr
 8021b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8021b5e:	d102      	bne.n	8021b66 <__aeabi_d2uiz+0x3a>
 8021b60:	f04f 30ff 	mov.w	r0, #4294967295
 8021b64:	4770      	bx	lr
 8021b66:	f04f 0000 	mov.w	r0, #0
 8021b6a:	4770      	bx	lr

08021b6c <__aeabi_d2f>:
 8021b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8021b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8021b74:	bf24      	itt	cs
 8021b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8021b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8021b7e:	d90d      	bls.n	8021b9c <__aeabi_d2f+0x30>
 8021b80:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8021b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8021b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8021b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8021b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8021b94:	bf08      	it	eq
 8021b96:	f020 0001 	biceq.w	r0, r0, #1
 8021b9a:	4770      	bx	lr
 8021b9c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8021ba0:	d121      	bne.n	8021be6 <__aeabi_d2f+0x7a>
 8021ba2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8021ba6:	bfbc      	itt	lt
 8021ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8021bac:	4770      	bxlt	lr
 8021bae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8021bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8021bb6:	f1c2 0218 	rsb	r2, r2, #24
 8021bba:	f1c2 0c20 	rsb	ip, r2, #32
 8021bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8021bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8021bc6:	bf18      	it	ne
 8021bc8:	f040 0001 	orrne.w	r0, r0, #1
 8021bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8021bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8021bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8021bd8:	ea40 000c 	orr.w	r0, r0, ip
 8021bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8021be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8021be4:	e7cc      	b.n	8021b80 <__aeabi_d2f+0x14>
 8021be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8021bea:	d107      	bne.n	8021bfc <__aeabi_d2f+0x90>
 8021bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8021bf0:	bf1e      	ittt	ne
 8021bf2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8021bf6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8021bfa:	4770      	bxne	lr
 8021bfc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8021c00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8021c04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8021c08:	4770      	bx	lr
 8021c0a:	bf00      	nop

08021c0c <__errno>:
 8021c0c:	f240 53e0 	movw	r3, #1504	; 0x5e0
 8021c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8021c14:	6818      	ldr	r0, [r3, #0]
 8021c16:	4770      	bx	lr

08021c18 <__libc_init_array>:
 8021c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021c1a:	4f20      	ldr	r7, [pc, #128]	; (8021c9c <__libc_init_array+0x84>)
 8021c1c:	4c20      	ldr	r4, [pc, #128]	; (8021ca0 <__libc_init_array+0x88>)
 8021c1e:	1b38      	subs	r0, r7, r4
 8021c20:	1087      	asrs	r7, r0, #2
 8021c22:	d017      	beq.n	8021c54 <__libc_init_array+0x3c>
 8021c24:	1e7a      	subs	r2, r7, #1
 8021c26:	6823      	ldr	r3, [r4, #0]
 8021c28:	2501      	movs	r5, #1
 8021c2a:	f002 0601 	and.w	r6, r2, #1
 8021c2e:	4798      	blx	r3
 8021c30:	42af      	cmp	r7, r5
 8021c32:	d00f      	beq.n	8021c54 <__libc_init_array+0x3c>
 8021c34:	b12e      	cbz	r6, 8021c42 <__libc_init_array+0x2a>
 8021c36:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8021c3a:	2502      	movs	r5, #2
 8021c3c:	4788      	blx	r1
 8021c3e:	42af      	cmp	r7, r5
 8021c40:	d008      	beq.n	8021c54 <__libc_init_array+0x3c>
 8021c42:	6860      	ldr	r0, [r4, #4]
 8021c44:	4780      	blx	r0
 8021c46:	3502      	adds	r5, #2
 8021c48:	68a2      	ldr	r2, [r4, #8]
 8021c4a:	1d26      	adds	r6, r4, #4
 8021c4c:	4790      	blx	r2
 8021c4e:	3408      	adds	r4, #8
 8021c50:	42af      	cmp	r7, r5
 8021c52:	d1f6      	bne.n	8021c42 <__libc_init_array+0x2a>
 8021c54:	4f13      	ldr	r7, [pc, #76]	; (8021ca4 <__libc_init_array+0x8c>)
 8021c56:	4c14      	ldr	r4, [pc, #80]	; (8021ca8 <__libc_init_array+0x90>)
 8021c58:	f7e4 f962 	bl	8005f20 <_init>
 8021c5c:	1b3b      	subs	r3, r7, r4
 8021c5e:	109f      	asrs	r7, r3, #2
 8021c60:	d018      	beq.n	8021c94 <__libc_init_array+0x7c>
 8021c62:	1e7d      	subs	r5, r7, #1
 8021c64:	6821      	ldr	r1, [r4, #0]
 8021c66:	f005 0601 	and.w	r6, r5, #1
 8021c6a:	2501      	movs	r5, #1
 8021c6c:	4788      	blx	r1
 8021c6e:	42af      	cmp	r7, r5
 8021c70:	d011      	beq.n	8021c96 <__libc_init_array+0x7e>
 8021c72:	b12e      	cbz	r6, 8021c80 <__libc_init_array+0x68>
 8021c74:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8021c78:	2502      	movs	r5, #2
 8021c7a:	4780      	blx	r0
 8021c7c:	42af      	cmp	r7, r5
 8021c7e:	d00b      	beq.n	8021c98 <__libc_init_array+0x80>
 8021c80:	6862      	ldr	r2, [r4, #4]
 8021c82:	4790      	blx	r2
 8021c84:	3502      	adds	r5, #2
 8021c86:	68a3      	ldr	r3, [r4, #8]
 8021c88:	1d26      	adds	r6, r4, #4
 8021c8a:	4798      	blx	r3
 8021c8c:	3408      	adds	r4, #8
 8021c8e:	42af      	cmp	r7, r5
 8021c90:	d1f6      	bne.n	8021c80 <__libc_init_array+0x68>
 8021c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021c9a:	bf00      	nop
 8021c9c:	08027b58 	.word	0x08027b58
 8021ca0:	08027b58 	.word	0x08027b58
 8021ca4:	08027b58 	.word	0x08027b58
 8021ca8:	08027b58 	.word	0x08027b58

08021cac <malloc>:
 8021cac:	f240 53e0 	movw	r3, #1504	; 0x5e0
 8021cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8021cb4:	4601      	mov	r1, r0
 8021cb6:	6818      	ldr	r0, [r3, #0]
 8021cb8:	f7f8 b8d2 	b.w	8019e60 <_malloc_r>

08021cbc <free>:
 8021cbc:	f240 53e0 	movw	r3, #1504	; 0x5e0
 8021cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8021cc4:	4601      	mov	r1, r0
 8021cc6:	6818      	ldr	r0, [r3, #0]
 8021cc8:	f7f8 b8fa 	b.w	8019ec0 <_free_r>

08021ccc <memcmp>:
 8021ccc:	2a03      	cmp	r2, #3
 8021cce:	b4f0      	push	{r4, r5, r6, r7}
 8021cd0:	d931      	bls.n	8021d36 <memcmp+0x6a>
 8021cd2:	ea41 0300 	orr.w	r3, r1, r0
 8021cd6:	079c      	lsls	r4, r3, #30
 8021cd8:	d12e      	bne.n	8021d38 <memcmp+0x6c>
 8021cda:	6806      	ldr	r6, [r0, #0]
 8021cdc:	680f      	ldr	r7, [r1, #0]
 8021cde:	1f15      	subs	r5, r2, #4
 8021ce0:	1d03      	adds	r3, r0, #4
 8021ce2:	1d0c      	adds	r4, r1, #4
 8021ce4:	42be      	cmp	r6, r7
 8021ce6:	f3c5 0c80 	ubfx	ip, r5, #2, #1
 8021cea:	d124      	bne.n	8021d36 <memcmp+0x6a>
 8021cec:	2d03      	cmp	r5, #3
 8021cee:	462a      	mov	r2, r5
 8021cf0:	d91f      	bls.n	8021d32 <memcmp+0x66>
 8021cf2:	f1bc 0f00 	cmp.w	ip, #0
 8021cf6:	d008      	beq.n	8021d0a <memcmp+0x3e>
 8021cf8:	6825      	ldr	r5, [r4, #0]
 8021cfa:	681e      	ldr	r6, [r3, #0]
 8021cfc:	4621      	mov	r1, r4
 8021cfe:	4618      	mov	r0, r3
 8021d00:	3404      	adds	r4, #4
 8021d02:	3304      	adds	r3, #4
 8021d04:	42ae      	cmp	r6, r5
 8021d06:	d011      	beq.n	8021d2c <memcmp+0x60>
 8021d08:	e015      	b.n	8021d36 <memcmp+0x6a>
 8021d0a:	4618      	mov	r0, r3
 8021d0c:	4621      	mov	r1, r4
 8021d0e:	6823      	ldr	r3, [r4, #0]
 8021d10:	6804      	ldr	r4, [r0, #0]
 8021d12:	1d05      	adds	r5, r0, #4
 8021d14:	1d0e      	adds	r6, r1, #4
 8021d16:	429c      	cmp	r4, r3
 8021d18:	d10d      	bne.n	8021d36 <memcmp+0x6a>
 8021d1a:	4628      	mov	r0, r5
 8021d1c:	4631      	mov	r1, r6
 8021d1e:	6835      	ldr	r5, [r6, #0]
 8021d20:	6806      	ldr	r6, [r0, #0]
 8021d22:	3a04      	subs	r2, #4
 8021d24:	1d03      	adds	r3, r0, #4
 8021d26:	1d0c      	adds	r4, r1, #4
 8021d28:	42ae      	cmp	r6, r5
 8021d2a:	d104      	bne.n	8021d36 <memcmp+0x6a>
 8021d2c:	3a04      	subs	r2, #4
 8021d2e:	2a03      	cmp	r2, #3
 8021d30:	d8eb      	bhi.n	8021d0a <memcmp+0x3e>
 8021d32:	4621      	mov	r1, r4
 8021d34:	4618      	mov	r0, r3
 8021d36:	b31a      	cbz	r2, 8021d80 <memcmp+0xb4>
 8021d38:	7803      	ldrb	r3, [r0, #0]
 8021d3a:	780c      	ldrb	r4, [r1, #0]
 8021d3c:	42a3      	cmp	r3, r4
 8021d3e:	d10a      	bne.n	8021d56 <memcmp+0x8a>
 8021d40:	1e55      	subs	r5, r2, #1
 8021d42:	2200      	movs	r2, #0
 8021d44:	07eb      	lsls	r3, r5, #31
 8021d46:	d514      	bpl.n	8021d72 <memcmp+0xa6>
 8021d48:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8021d4c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8021d50:	2201      	movs	r2, #1
 8021d52:	42a3      	cmp	r3, r4
 8021d54:	d00d      	beq.n	8021d72 <memcmp+0xa6>
 8021d56:	1b18      	subs	r0, r3, r4
 8021d58:	e010      	b.n	8021d7c <memcmp+0xb0>
 8021d5a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8021d5e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8021d62:	42a3      	cmp	r3, r4
 8021d64:	d1f7      	bne.n	8021d56 <memcmp+0x8a>
 8021d66:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8021d6a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8021d6e:	42a3      	cmp	r3, r4
 8021d70:	d1f1      	bne.n	8021d56 <memcmp+0x8a>
 8021d72:	42aa      	cmp	r2, r5
 8021d74:	f102 0202 	add.w	r2, r2, #2
 8021d78:	d1ef      	bne.n	8021d5a <memcmp+0x8e>
 8021d7a:	2000      	movs	r0, #0
 8021d7c:	bcf0      	pop	{r4, r5, r6, r7}
 8021d7e:	4770      	bx	lr
 8021d80:	4610      	mov	r0, r2
 8021d82:	e7fb      	b.n	8021d7c <memcmp+0xb0>

08021d84 <memcpy>:
 8021d84:	2a0f      	cmp	r2, #15
 8021d86:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8021d8a:	f240 8095 	bls.w	8021eb8 <memcpy+0x134>
 8021d8e:	ea41 0300 	orr.w	r3, r1, r0
 8021d92:	079b      	lsls	r3, r3, #30
 8021d94:	f040 8092 	bne.w	8021ebc <memcpy+0x138>
 8021d98:	680c      	ldr	r4, [r1, #0]
 8021d9a:	6004      	str	r4, [r0, #0]
 8021d9c:	684d      	ldr	r5, [r1, #4]
 8021d9e:	6045      	str	r5, [r0, #4]
 8021da0:	688e      	ldr	r6, [r1, #8]
 8021da2:	f1a2 0310 	sub.w	r3, r2, #16
 8021da6:	6086      	str	r6, [r0, #8]
 8021da8:	68cc      	ldr	r4, [r1, #12]
 8021daa:	461d      	mov	r5, r3
 8021dac:	2d0f      	cmp	r5, #15
 8021dae:	60c4      	str	r4, [r0, #12]
 8021db0:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8021db4:	f101 0410 	add.w	r4, r1, #16
 8021db8:	f100 0310 	add.w	r3, r0, #16
 8021dbc:	d922      	bls.n	8021e04 <memcpy+0x80>
 8021dbe:	b166      	cbz	r6, 8021dda <memcpy+0x56>
 8021dc0:	6826      	ldr	r6, [r4, #0]
 8021dc2:	601e      	str	r6, [r3, #0]
 8021dc4:	6866      	ldr	r6, [r4, #4]
 8021dc6:	605e      	str	r6, [r3, #4]
 8021dc8:	68a6      	ldr	r6, [r4, #8]
 8021dca:	609e      	str	r6, [r3, #8]
 8021dcc:	68e6      	ldr	r6, [r4, #12]
 8021dce:	3d10      	subs	r5, #16
 8021dd0:	60de      	str	r6, [r3, #12]
 8021dd2:	3410      	adds	r4, #16
 8021dd4:	3310      	adds	r3, #16
 8021dd6:	2d0f      	cmp	r5, #15
 8021dd8:	d914      	bls.n	8021e04 <memcpy+0x80>
 8021dda:	6826      	ldr	r6, [r4, #0]
 8021ddc:	601e      	str	r6, [r3, #0]
 8021dde:	6866      	ldr	r6, [r4, #4]
 8021de0:	605e      	str	r6, [r3, #4]
 8021de2:	68a6      	ldr	r6, [r4, #8]
 8021de4:	609e      	str	r6, [r3, #8]
 8021de6:	68e6      	ldr	r6, [r4, #12]
 8021de8:	60de      	str	r6, [r3, #12]
 8021dea:	6926      	ldr	r6, [r4, #16]
 8021dec:	611e      	str	r6, [r3, #16]
 8021dee:	6966      	ldr	r6, [r4, #20]
 8021df0:	615e      	str	r6, [r3, #20]
 8021df2:	69a6      	ldr	r6, [r4, #24]
 8021df4:	619e      	str	r6, [r3, #24]
 8021df6:	69e6      	ldr	r6, [r4, #28]
 8021df8:	3d20      	subs	r5, #32
 8021dfa:	61de      	str	r6, [r3, #28]
 8021dfc:	3420      	adds	r4, #32
 8021dfe:	3320      	adds	r3, #32
 8021e00:	2d0f      	cmp	r5, #15
 8021e02:	d8ea      	bhi.n	8021dda <memcpy+0x56>
 8021e04:	f1a2 0310 	sub.w	r3, r2, #16
 8021e08:	f023 040f 	bic.w	r4, r3, #15
 8021e0c:	f002 030f 	and.w	r3, r2, #15
 8021e10:	3410      	adds	r4, #16
 8021e12:	2b03      	cmp	r3, #3
 8021e14:	eb00 0804 	add.w	r8, r0, r4
 8021e18:	4421      	add	r1, r4
 8021e1a:	d951      	bls.n	8021ec0 <memcpy+0x13c>
 8021e1c:	f1a3 0904 	sub.w	r9, r3, #4
 8021e20:	460b      	mov	r3, r1
 8021e22:	ea4f 0999 	mov.w	r9, r9, lsr #2
 8021e26:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 8021e2a:	f853 6b04 	ldr.w	r6, [r3], #4
 8021e2e:	ebc1 050c 	rsb	r5, r1, ip
 8021e32:	4644      	mov	r4, r8
 8021e34:	f10c 0c04 	add.w	ip, ip, #4
 8021e38:	4563      	cmp	r3, ip
 8021e3a:	f844 6b04 	str.w	r6, [r4], #4
 8021e3e:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8021e42:	d012      	beq.n	8021e6a <memcpy+0xe6>
 8021e44:	b12d      	cbz	r5, 8021e52 <memcpy+0xce>
 8021e46:	f853 5b04 	ldr.w	r5, [r3], #4
 8021e4a:	4563      	cmp	r3, ip
 8021e4c:	f844 5b04 	str.w	r5, [r4], #4
 8021e50:	d00b      	beq.n	8021e6a <memcpy+0xe6>
 8021e52:	461e      	mov	r6, r3
 8021e54:	4625      	mov	r5, r4
 8021e56:	f856 7b04 	ldr.w	r7, [r6], #4
 8021e5a:	f845 7b04 	str.w	r7, [r5], #4
 8021e5e:	685f      	ldr	r7, [r3, #4]
 8021e60:	1d33      	adds	r3, r6, #4
 8021e62:	6067      	str	r7, [r4, #4]
 8021e64:	1d2c      	adds	r4, r5, #4
 8021e66:	4563      	cmp	r3, ip
 8021e68:	d1f3      	bne.n	8021e52 <memcpy+0xce>
 8021e6a:	f109 0301 	add.w	r3, r9, #1
 8021e6e:	009c      	lsls	r4, r3, #2
 8021e70:	1909      	adds	r1, r1, r4
 8021e72:	f002 0203 	and.w	r2, r2, #3
 8021e76:	4444      	add	r4, r8
 8021e78:	b1da      	cbz	r2, 8021eb2 <memcpy+0x12e>
 8021e7a:	4623      	mov	r3, r4
 8021e7c:	780d      	ldrb	r5, [r1, #0]
 8021e7e:	f803 5b01 	strb.w	r5, [r3], #1
 8021e82:	18a2      	adds	r2, r4, r2
 8021e84:	43e4      	mvns	r4, r4
 8021e86:	1914      	adds	r4, r2, r4
 8021e88:	4293      	cmp	r3, r2
 8021e8a:	f004 0401 	and.w	r4, r4, #1
 8021e8e:	d010      	beq.n	8021eb2 <memcpy+0x12e>
 8021e90:	b12c      	cbz	r4, 8021e9e <memcpy+0x11a>
 8021e92:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8021e96:	f803 4b01 	strb.w	r4, [r3], #1
 8021e9a:	4293      	cmp	r3, r2
 8021e9c:	d009      	beq.n	8021eb2 <memcpy+0x12e>
 8021e9e:	784d      	ldrb	r5, [r1, #1]
 8021ea0:	461c      	mov	r4, r3
 8021ea2:	f804 5b01 	strb.w	r5, [r4], #1
 8021ea6:	788d      	ldrb	r5, [r1, #2]
 8021ea8:	705d      	strb	r5, [r3, #1]
 8021eaa:	1c63      	adds	r3, r4, #1
 8021eac:	3102      	adds	r1, #2
 8021eae:	4293      	cmp	r3, r2
 8021eb0:	d1f5      	bne.n	8021e9e <memcpy+0x11a>
 8021eb2:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8021eb6:	4770      	bx	lr
 8021eb8:	4604      	mov	r4, r0
 8021eba:	e7dd      	b.n	8021e78 <memcpy+0xf4>
 8021ebc:	4604      	mov	r4, r0
 8021ebe:	e7dc      	b.n	8021e7a <memcpy+0xf6>
 8021ec0:	4644      	mov	r4, r8
 8021ec2:	461a      	mov	r2, r3
 8021ec4:	e7d8      	b.n	8021e78 <memcpy+0xf4>
 8021ec6:	bf00      	nop

08021ec8 <memmove>:
 8021ec8:	4288      	cmp	r0, r1
 8021eca:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8021ece:	d926      	bls.n	8021f1e <memmove+0x56>
 8021ed0:	188c      	adds	r4, r1, r2
 8021ed2:	42a0      	cmp	r0, r4
 8021ed4:	d223      	bcs.n	8021f1e <memmove+0x56>
 8021ed6:	1883      	adds	r3, r0, r2
 8021ed8:	1e55      	subs	r5, r2, #1
 8021eda:	b1ea      	cbz	r2, 8021f18 <memmove+0x50>
 8021edc:	4622      	mov	r2, r4
 8021ede:	f005 0401 	and.w	r4, r5, #1
 8021ee2:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 8021ee6:	f803 1d01 	strb.w	r1, [r3, #-1]!
 8021eea:	1e69      	subs	r1, r5, #1
 8021eec:	b1a5      	cbz	r5, 8021f18 <memmove+0x50>
 8021eee:	b13c      	cbz	r4, 8021f00 <memmove+0x38>
 8021ef0:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 8021ef4:	3901      	subs	r1, #1
 8021ef6:	f1b1 3fff 	cmp.w	r1, #4294967295
 8021efa:	f803 4d01 	strb.w	r4, [r3, #-1]!
 8021efe:	d00b      	beq.n	8021f18 <memmove+0x50>
 8021f00:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 8021f04:	f803 4d01 	strb.w	r4, [r3, #-1]!
 8021f08:	3902      	subs	r1, #2
 8021f0a:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 8021f0e:	f1b1 3fff 	cmp.w	r1, #4294967295
 8021f12:	f803 4d01 	strb.w	r4, [r3, #-1]!
 8021f16:	d1f3      	bne.n	8021f00 <memmove+0x38>
 8021f18:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8021f1c:	4770      	bx	lr
 8021f1e:	2a0f      	cmp	r2, #15
 8021f20:	f240 8096 	bls.w	8022050 <memmove+0x188>
 8021f24:	ea41 0300 	orr.w	r3, r1, r0
 8021f28:	079b      	lsls	r3, r3, #30
 8021f2a:	f040 8093 	bne.w	8022054 <memmove+0x18c>
 8021f2e:	680c      	ldr	r4, [r1, #0]
 8021f30:	6004      	str	r4, [r0, #0]
 8021f32:	684d      	ldr	r5, [r1, #4]
 8021f34:	6045      	str	r5, [r0, #4]
 8021f36:	688e      	ldr	r6, [r1, #8]
 8021f38:	f1a2 0310 	sub.w	r3, r2, #16
 8021f3c:	6086      	str	r6, [r0, #8]
 8021f3e:	68cc      	ldr	r4, [r1, #12]
 8021f40:	461d      	mov	r5, r3
 8021f42:	2d0f      	cmp	r5, #15
 8021f44:	60c4      	str	r4, [r0, #12]
 8021f46:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8021f4a:	f101 0410 	add.w	r4, r1, #16
 8021f4e:	f100 0310 	add.w	r3, r0, #16
 8021f52:	d922      	bls.n	8021f9a <memmove+0xd2>
 8021f54:	b166      	cbz	r6, 8021f70 <memmove+0xa8>
 8021f56:	6826      	ldr	r6, [r4, #0]
 8021f58:	601e      	str	r6, [r3, #0]
 8021f5a:	6866      	ldr	r6, [r4, #4]
 8021f5c:	605e      	str	r6, [r3, #4]
 8021f5e:	68a6      	ldr	r6, [r4, #8]
 8021f60:	609e      	str	r6, [r3, #8]
 8021f62:	68e6      	ldr	r6, [r4, #12]
 8021f64:	3d10      	subs	r5, #16
 8021f66:	60de      	str	r6, [r3, #12]
 8021f68:	3410      	adds	r4, #16
 8021f6a:	3310      	adds	r3, #16
 8021f6c:	2d0f      	cmp	r5, #15
 8021f6e:	d914      	bls.n	8021f9a <memmove+0xd2>
 8021f70:	6826      	ldr	r6, [r4, #0]
 8021f72:	601e      	str	r6, [r3, #0]
 8021f74:	6866      	ldr	r6, [r4, #4]
 8021f76:	605e      	str	r6, [r3, #4]
 8021f78:	68a6      	ldr	r6, [r4, #8]
 8021f7a:	609e      	str	r6, [r3, #8]
 8021f7c:	68e6      	ldr	r6, [r4, #12]
 8021f7e:	60de      	str	r6, [r3, #12]
 8021f80:	6926      	ldr	r6, [r4, #16]
 8021f82:	611e      	str	r6, [r3, #16]
 8021f84:	6966      	ldr	r6, [r4, #20]
 8021f86:	615e      	str	r6, [r3, #20]
 8021f88:	69a6      	ldr	r6, [r4, #24]
 8021f8a:	619e      	str	r6, [r3, #24]
 8021f8c:	69e6      	ldr	r6, [r4, #28]
 8021f8e:	3d20      	subs	r5, #32
 8021f90:	61de      	str	r6, [r3, #28]
 8021f92:	3420      	adds	r4, #32
 8021f94:	3320      	adds	r3, #32
 8021f96:	2d0f      	cmp	r5, #15
 8021f98:	d8ea      	bhi.n	8021f70 <memmove+0xa8>
 8021f9a:	f1a2 0310 	sub.w	r3, r2, #16
 8021f9e:	f023 040f 	bic.w	r4, r3, #15
 8021fa2:	f002 030f 	and.w	r3, r2, #15
 8021fa6:	3410      	adds	r4, #16
 8021fa8:	2b03      	cmp	r3, #3
 8021faa:	eb00 0804 	add.w	r8, r0, r4
 8021fae:	4421      	add	r1, r4
 8021fb0:	d952      	bls.n	8022058 <memmove+0x190>
 8021fb2:	f1a3 0904 	sub.w	r9, r3, #4
 8021fb6:	460b      	mov	r3, r1
 8021fb8:	ea4f 0999 	mov.w	r9, r9, lsr #2
 8021fbc:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 8021fc0:	f853 6b04 	ldr.w	r6, [r3], #4
 8021fc4:	ebc1 050c 	rsb	r5, r1, ip
 8021fc8:	4644      	mov	r4, r8
 8021fca:	f10c 0c04 	add.w	ip, ip, #4
 8021fce:	4563      	cmp	r3, ip
 8021fd0:	f844 6b04 	str.w	r6, [r4], #4
 8021fd4:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8021fd8:	d012      	beq.n	8022000 <memmove+0x138>
 8021fda:	b12d      	cbz	r5, 8021fe8 <memmove+0x120>
 8021fdc:	f853 5b04 	ldr.w	r5, [r3], #4
 8021fe0:	4563      	cmp	r3, ip
 8021fe2:	f844 5b04 	str.w	r5, [r4], #4
 8021fe6:	d00b      	beq.n	8022000 <memmove+0x138>
 8021fe8:	461e      	mov	r6, r3
 8021fea:	4625      	mov	r5, r4
 8021fec:	f856 7b04 	ldr.w	r7, [r6], #4
 8021ff0:	f845 7b04 	str.w	r7, [r5], #4
 8021ff4:	685f      	ldr	r7, [r3, #4]
 8021ff6:	1d33      	adds	r3, r6, #4
 8021ff8:	6067      	str	r7, [r4, #4]
 8021ffa:	1d2c      	adds	r4, r5, #4
 8021ffc:	4563      	cmp	r3, ip
 8021ffe:	d1f3      	bne.n	8021fe8 <memmove+0x120>
 8022000:	f109 0301 	add.w	r3, r9, #1
 8022004:	009c      	lsls	r4, r3, #2
 8022006:	1909      	adds	r1, r1, r4
 8022008:	f002 0203 	and.w	r2, r2, #3
 802200c:	4444      	add	r4, r8
 802200e:	2a00      	cmp	r2, #0
 8022010:	d082      	beq.n	8021f18 <memmove+0x50>
 8022012:	4623      	mov	r3, r4
 8022014:	780d      	ldrb	r5, [r1, #0]
 8022016:	f803 5b01 	strb.w	r5, [r3], #1
 802201a:	18a2      	adds	r2, r4, r2
 802201c:	43e4      	mvns	r4, r4
 802201e:	1914      	adds	r4, r2, r4
 8022020:	4293      	cmp	r3, r2
 8022022:	f004 0401 	and.w	r4, r4, #1
 8022026:	f43f af77 	beq.w	8021f18 <memmove+0x50>
 802202a:	b134      	cbz	r4, 802203a <memmove+0x172>
 802202c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8022030:	f803 4b01 	strb.w	r4, [r3], #1
 8022034:	4293      	cmp	r3, r2
 8022036:	f43f af6f 	beq.w	8021f18 <memmove+0x50>
 802203a:	784d      	ldrb	r5, [r1, #1]
 802203c:	461c      	mov	r4, r3
 802203e:	f804 5b01 	strb.w	r5, [r4], #1
 8022042:	788d      	ldrb	r5, [r1, #2]
 8022044:	705d      	strb	r5, [r3, #1]
 8022046:	1c63      	adds	r3, r4, #1
 8022048:	3102      	adds	r1, #2
 802204a:	4293      	cmp	r3, r2
 802204c:	d1f5      	bne.n	802203a <memmove+0x172>
 802204e:	e763      	b.n	8021f18 <memmove+0x50>
 8022050:	4604      	mov	r4, r0
 8022052:	e7dc      	b.n	802200e <memmove+0x146>
 8022054:	4604      	mov	r4, r0
 8022056:	e7dc      	b.n	8022012 <memmove+0x14a>
 8022058:	4644      	mov	r4, r8
 802205a:	461a      	mov	r2, r3
 802205c:	e7d7      	b.n	802200e <memmove+0x146>
 802205e:	bf00      	nop

08022060 <memset>:
 8022060:	b4f0      	push	{r4, r5, r6, r7}
 8022062:	0784      	lsls	r4, r0, #30
 8022064:	4603      	mov	r3, r0
 8022066:	f000 808e 	beq.w	8022186 <memset+0x126>
 802206a:	1e54      	subs	r4, r2, #1
 802206c:	2a00      	cmp	r2, #0
 802206e:	f000 8088 	beq.w	8022182 <memset+0x122>
 8022072:	07e5      	lsls	r5, r4, #31
 8022074:	b2ce      	uxtb	r6, r1
 8022076:	d411      	bmi.n	802209c <memset+0x3c>
 8022078:	461a      	mov	r2, r3
 802207a:	1e67      	subs	r7, r4, #1
 802207c:	f802 6b01 	strb.w	r6, [r2], #1
 8022080:	4613      	mov	r3, r2
 8022082:	4615      	mov	r5, r2
 8022084:	0792      	lsls	r2, r2, #30
 8022086:	d00f      	beq.n	80220a8 <memset+0x48>
 8022088:	2c00      	cmp	r4, #0
 802208a:	d07a      	beq.n	8022182 <memset+0x122>
 802208c:	f803 6b01 	strb.w	r6, [r3], #1
 8022090:	079a      	lsls	r2, r3, #30
 8022092:	463c      	mov	r4, r7
 8022094:	461d      	mov	r5, r3
 8022096:	d007      	beq.n	80220a8 <memset+0x48>
 8022098:	3c01      	subs	r4, #1
 802209a:	e7ed      	b.n	8022078 <memset+0x18>
 802209c:	4603      	mov	r3, r0
 802209e:	f803 6b01 	strb.w	r6, [r3], #1
 80220a2:	079a      	lsls	r2, r3, #30
 80220a4:	461d      	mov	r5, r3
 80220a6:	d1f7      	bne.n	8022098 <memset+0x38>
 80220a8:	2c03      	cmp	r4, #3
 80220aa:	d952      	bls.n	8022152 <memset+0xf2>
 80220ac:	b2ce      	uxtb	r6, r1
 80220ae:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 80220b2:	2c0f      	cmp	r4, #15
 80220b4:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 80220b8:	d92d      	bls.n	8022116 <memset+0xb6>
 80220ba:	f1a4 0210 	sub.w	r2, r4, #16
 80220be:	4617      	mov	r7, r2
 80220c0:	2f0f      	cmp	r7, #15
 80220c2:	f3c2 1600 	ubfx	r6, r2, #4, #1
 80220c6:	602b      	str	r3, [r5, #0]
 80220c8:	606b      	str	r3, [r5, #4]
 80220ca:	60ab      	str	r3, [r5, #8]
 80220cc:	60eb      	str	r3, [r5, #12]
 80220ce:	f105 0210 	add.w	r2, r5, #16
 80220d2:	d916      	bls.n	8022102 <memset+0xa2>
 80220d4:	b13e      	cbz	r6, 80220e6 <memset+0x86>
 80220d6:	3f10      	subs	r7, #16
 80220d8:	6013      	str	r3, [r2, #0]
 80220da:	6053      	str	r3, [r2, #4]
 80220dc:	6093      	str	r3, [r2, #8]
 80220de:	60d3      	str	r3, [r2, #12]
 80220e0:	3210      	adds	r2, #16
 80220e2:	2f0f      	cmp	r7, #15
 80220e4:	d90d      	bls.n	8022102 <memset+0xa2>
 80220e6:	3f20      	subs	r7, #32
 80220e8:	f102 0610 	add.w	r6, r2, #16
 80220ec:	6013      	str	r3, [r2, #0]
 80220ee:	6053      	str	r3, [r2, #4]
 80220f0:	6093      	str	r3, [r2, #8]
 80220f2:	60d3      	str	r3, [r2, #12]
 80220f4:	6113      	str	r3, [r2, #16]
 80220f6:	6153      	str	r3, [r2, #20]
 80220f8:	6193      	str	r3, [r2, #24]
 80220fa:	61d3      	str	r3, [r2, #28]
 80220fc:	3220      	adds	r2, #32
 80220fe:	2f0f      	cmp	r7, #15
 8022100:	d8f1      	bhi.n	80220e6 <memset+0x86>
 8022102:	f1a4 0210 	sub.w	r2, r4, #16
 8022106:	f022 020f 	bic.w	r2, r2, #15
 802210a:	f004 040f 	and.w	r4, r4, #15
 802210e:	3210      	adds	r2, #16
 8022110:	2c03      	cmp	r4, #3
 8022112:	4415      	add	r5, r2
 8022114:	d91d      	bls.n	8022152 <memset+0xf2>
 8022116:	1f27      	subs	r7, r4, #4
 8022118:	463e      	mov	r6, r7
 802211a:	462a      	mov	r2, r5
 802211c:	2e03      	cmp	r6, #3
 802211e:	f842 3b04 	str.w	r3, [r2], #4
 8022122:	f3c7 0780 	ubfx	r7, r7, #2, #1
 8022126:	d90d      	bls.n	8022144 <memset+0xe4>
 8022128:	b127      	cbz	r7, 8022134 <memset+0xd4>
 802212a:	3e04      	subs	r6, #4
 802212c:	2e03      	cmp	r6, #3
 802212e:	f842 3b04 	str.w	r3, [r2], #4
 8022132:	d907      	bls.n	8022144 <memset+0xe4>
 8022134:	4617      	mov	r7, r2
 8022136:	3e08      	subs	r6, #8
 8022138:	f847 3b04 	str.w	r3, [r7], #4
 802213c:	6053      	str	r3, [r2, #4]
 802213e:	1d3a      	adds	r2, r7, #4
 8022140:	2e03      	cmp	r6, #3
 8022142:	d8f7      	bhi.n	8022134 <memset+0xd4>
 8022144:	1f23      	subs	r3, r4, #4
 8022146:	f023 0203 	bic.w	r2, r3, #3
 802214a:	1d13      	adds	r3, r2, #4
 802214c:	f004 0403 	and.w	r4, r4, #3
 8022150:	18ed      	adds	r5, r5, r3
 8022152:	b1b4      	cbz	r4, 8022182 <memset+0x122>
 8022154:	462b      	mov	r3, r5
 8022156:	b2c9      	uxtb	r1, r1
 8022158:	f803 1b01 	strb.w	r1, [r3], #1
 802215c:	192c      	adds	r4, r5, r4
 802215e:	43ed      	mvns	r5, r5
 8022160:	1962      	adds	r2, r4, r5
 8022162:	42a3      	cmp	r3, r4
 8022164:	f002 0501 	and.w	r5, r2, #1
 8022168:	d00b      	beq.n	8022182 <memset+0x122>
 802216a:	b11d      	cbz	r5, 8022174 <memset+0x114>
 802216c:	f803 1b01 	strb.w	r1, [r3], #1
 8022170:	42a3      	cmp	r3, r4
 8022172:	d006      	beq.n	8022182 <memset+0x122>
 8022174:	461a      	mov	r2, r3
 8022176:	f802 1b01 	strb.w	r1, [r2], #1
 802217a:	7059      	strb	r1, [r3, #1]
 802217c:	1c53      	adds	r3, r2, #1
 802217e:	42a3      	cmp	r3, r4
 8022180:	d1f8      	bne.n	8022174 <memset+0x114>
 8022182:	bcf0      	pop	{r4, r5, r6, r7}
 8022184:	4770      	bx	lr
 8022186:	4605      	mov	r5, r0
 8022188:	4614      	mov	r4, r2
 802218a:	e78d      	b.n	80220a8 <memset+0x48>

0802218c <_sprintf_r>:
 802218c:	b40c      	push	{r2, r3}
 802218e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8022190:	b09d      	sub	sp, #116	; 0x74
 8022192:	ac22      	add	r4, sp, #136	; 0x88
 8022194:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8022198:	f854 2b04 	ldr.w	r2, [r4], #4
 802219c:	9102      	str	r1, [sp, #8]
 802219e:	460e      	mov	r6, r1
 80221a0:	4623      	mov	r3, r4
 80221a2:	9504      	str	r5, [sp, #16]
 80221a4:	9507      	str	r5, [sp, #28]
 80221a6:	a902      	add	r1, sp, #8
 80221a8:	f44f 7702 	mov.w	r7, #520	; 0x208
 80221ac:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80221b0:	f8ad 7014 	strh.w	r7, [sp, #20]
 80221b4:	9606      	str	r6, [sp, #24]
 80221b6:	f8ad 5016 	strh.w	r5, [sp, #22]
 80221ba:	9401      	str	r4, [sp, #4]
 80221bc:	f000 fa3c 	bl	8022638 <_svfprintf_r>
 80221c0:	9b02      	ldr	r3, [sp, #8]
 80221c2:	2200      	movs	r2, #0
 80221c4:	701a      	strb	r2, [r3, #0]
 80221c6:	b01d      	add	sp, #116	; 0x74
 80221c8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80221cc:	b002      	add	sp, #8
 80221ce:	4770      	bx	lr

080221d0 <sprintf>:
 80221d0:	b40e      	push	{r1, r2, r3}
 80221d2:	b570      	push	{r4, r5, r6, lr}
 80221d4:	b09d      	sub	sp, #116	; 0x74
 80221d6:	ac21      	add	r4, sp, #132	; 0x84
 80221d8:	f240 53e0 	movw	r3, #1504	; 0x5e0
 80221dc:	f854 2b04 	ldr.w	r2, [r4], #4
 80221e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80221e4:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80221e8:	f44f 7102 	mov.w	r1, #520	; 0x208
 80221ec:	4606      	mov	r6, r0
 80221ee:	f8ad 1014 	strh.w	r1, [sp, #20]
 80221f2:	9504      	str	r5, [sp, #16]
 80221f4:	9507      	str	r5, [sp, #28]
 80221f6:	6818      	ldr	r0, [r3, #0]
 80221f8:	9602      	str	r6, [sp, #8]
 80221fa:	4623      	mov	r3, r4
 80221fc:	a902      	add	r1, sp, #8
 80221fe:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8022202:	9606      	str	r6, [sp, #24]
 8022204:	f8ad 5016 	strh.w	r5, [sp, #22]
 8022208:	9401      	str	r4, [sp, #4]
 802220a:	f000 fa15 	bl	8022638 <_svfprintf_r>
 802220e:	9b02      	ldr	r3, [sp, #8]
 8022210:	2200      	movs	r2, #0
 8022212:	701a      	strb	r2, [r3, #0]
 8022214:	b01d      	add	sp, #116	; 0x74
 8022216:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 802221a:	b003      	add	sp, #12
 802221c:	4770      	bx	lr
 802221e:	bf00      	nop

08022220 <strcmp>:
 8022220:	ea80 0201 	eor.w	r2, r0, r1
 8022224:	f012 0f03 	tst.w	r2, #3
 8022228:	f040 803a 	bne.w	80222a0 <strcmp_unaligned>
 802222c:	f010 0203 	ands.w	r2, r0, #3
 8022230:	f020 0003 	bic.w	r0, r0, #3
 8022234:	f021 0103 	bic.w	r1, r1, #3
 8022238:	f850 cb04 	ldr.w	ip, [r0], #4
 802223c:	bf08      	it	eq
 802223e:	f851 3b04 	ldreq.w	r3, [r1], #4
 8022242:	d00d      	beq.n	8022260 <strcmp+0x40>
 8022244:	f082 0203 	eor.w	r2, r2, #3
 8022248:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 802224c:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8022250:	fa23 f202 	lsr.w	r2, r3, r2
 8022254:	f851 3b04 	ldr.w	r3, [r1], #4
 8022258:	ea4c 0c02 	orr.w	ip, ip, r2
 802225c:	ea43 0302 	orr.w	r3, r3, r2
 8022260:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 8022264:	459c      	cmp	ip, r3
 8022266:	bf01      	itttt	eq
 8022268:	ea22 020c 	biceq.w	r2, r2, ip
 802226c:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 8022270:	f850 cb04 	ldreq.w	ip, [r0], #4
 8022274:	f851 3b04 	ldreq.w	r3, [r1], #4
 8022278:	d0f2      	beq.n	8022260 <strcmp+0x40>
 802227a:	ea4f 600c 	mov.w	r0, ip, lsl #24
 802227e:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 8022282:	2801      	cmp	r0, #1
 8022284:	bf28      	it	cs
 8022286:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 802228a:	bf08      	it	eq
 802228c:	0a1b      	lsreq	r3, r3, #8
 802228e:	d0f4      	beq.n	802227a <strcmp+0x5a>
 8022290:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8022294:	ea4f 6010 	mov.w	r0, r0, lsr #24
 8022298:	eba0 0003 	sub.w	r0, r0, r3
 802229c:	4770      	bx	lr
 802229e:	bf00      	nop

080222a0 <strcmp_unaligned>:
 80222a0:	f010 0f03 	tst.w	r0, #3
 80222a4:	d00a      	beq.n	80222bc <strcmp_unaligned+0x1c>
 80222a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80222aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80222ae:	2a01      	cmp	r2, #1
 80222b0:	bf28      	it	cs
 80222b2:	429a      	cmpcs	r2, r3
 80222b4:	d0f4      	beq.n	80222a0 <strcmp_unaligned>
 80222b6:	eba2 0003 	sub.w	r0, r2, r3
 80222ba:	4770      	bx	lr
 80222bc:	f84d 5d04 	str.w	r5, [sp, #-4]!
 80222c0:	f84d 4d04 	str.w	r4, [sp, #-4]!
 80222c4:	f04f 0201 	mov.w	r2, #1
 80222c8:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 80222cc:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 80222d0:	f001 0c03 	and.w	ip, r1, #3
 80222d4:	f021 0103 	bic.w	r1, r1, #3
 80222d8:	f850 4b04 	ldr.w	r4, [r0], #4
 80222dc:	f851 5b04 	ldr.w	r5, [r1], #4
 80222e0:	f1bc 0f02 	cmp.w	ip, #2
 80222e4:	d026      	beq.n	8022334 <strcmp_unaligned+0x94>
 80222e6:	d84b      	bhi.n	8022380 <strcmp_unaligned+0xe0>
 80222e8:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 80222ec:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 80222f0:	eba4 0302 	sub.w	r3, r4, r2
 80222f4:	ea23 0304 	bic.w	r3, r3, r4
 80222f8:	d10d      	bne.n	8022316 <strcmp_unaligned+0x76>
 80222fa:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 80222fe:	bf08      	it	eq
 8022300:	f851 5b04 	ldreq.w	r5, [r1], #4
 8022304:	d10a      	bne.n	802231c <strcmp_unaligned+0x7c>
 8022306:	ea8c 0c04 	eor.w	ip, ip, r4
 802230a:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 802230e:	d10c      	bne.n	802232a <strcmp_unaligned+0x8a>
 8022310:	f850 4b04 	ldr.w	r4, [r0], #4
 8022314:	e7e8      	b.n	80222e8 <strcmp_unaligned+0x48>
 8022316:	ea4f 2515 	mov.w	r5, r5, lsr #8
 802231a:	e05c      	b.n	80223d6 <strcmp_unaligned+0x136>
 802231c:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 8022320:	d152      	bne.n	80223c8 <strcmp_unaligned+0x128>
 8022322:	780d      	ldrb	r5, [r1, #0]
 8022324:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8022328:	e055      	b.n	80223d6 <strcmp_unaligned+0x136>
 802232a:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 802232e:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 8022332:	e050      	b.n	80223d6 <strcmp_unaligned+0x136>
 8022334:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 8022338:	eba4 0302 	sub.w	r3, r4, r2
 802233c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8022340:	ea23 0304 	bic.w	r3, r3, r4
 8022344:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 8022348:	d117      	bne.n	802237a <strcmp_unaligned+0xda>
 802234a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 802234e:	bf08      	it	eq
 8022350:	f851 5b04 	ldreq.w	r5, [r1], #4
 8022354:	d107      	bne.n	8022366 <strcmp_unaligned+0xc6>
 8022356:	ea8c 0c04 	eor.w	ip, ip, r4
 802235a:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 802235e:	d108      	bne.n	8022372 <strcmp_unaligned+0xd2>
 8022360:	f850 4b04 	ldr.w	r4, [r0], #4
 8022364:	e7e6      	b.n	8022334 <strcmp_unaligned+0x94>
 8022366:	041b      	lsls	r3, r3, #16
 8022368:	d12e      	bne.n	80223c8 <strcmp_unaligned+0x128>
 802236a:	880d      	ldrh	r5, [r1, #0]
 802236c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8022370:	e031      	b.n	80223d6 <strcmp_unaligned+0x136>
 8022372:	ea4f 4505 	mov.w	r5, r5, lsl #16
 8022376:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 802237a:	ea4f 4515 	mov.w	r5, r5, lsr #16
 802237e:	e02a      	b.n	80223d6 <strcmp_unaligned+0x136>
 8022380:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 8022384:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 8022388:	eba4 0302 	sub.w	r3, r4, r2
 802238c:	ea23 0304 	bic.w	r3, r3, r4
 8022390:	d10d      	bne.n	80223ae <strcmp_unaligned+0x10e>
 8022392:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8022396:	bf08      	it	eq
 8022398:	f851 5b04 	ldreq.w	r5, [r1], #4
 802239c:	d10a      	bne.n	80223b4 <strcmp_unaligned+0x114>
 802239e:	ea8c 0c04 	eor.w	ip, ip, r4
 80223a2:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 80223a6:	d10a      	bne.n	80223be <strcmp_unaligned+0x11e>
 80223a8:	f850 4b04 	ldr.w	r4, [r0], #4
 80223ac:	e7e8      	b.n	8022380 <strcmp_unaligned+0xe0>
 80223ae:	ea4f 6515 	mov.w	r5, r5, lsr #24
 80223b2:	e010      	b.n	80223d6 <strcmp_unaligned+0x136>
 80223b4:	f014 0fff 	tst.w	r4, #255	; 0xff
 80223b8:	d006      	beq.n	80223c8 <strcmp_unaligned+0x128>
 80223ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80223be:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 80223c2:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 80223c6:	e006      	b.n	80223d6 <strcmp_unaligned+0x136>
 80223c8:	f04f 0000 	mov.w	r0, #0
 80223cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80223d0:	f85d 5b04 	ldr.w	r5, [sp], #4
 80223d4:	4770      	bx	lr
 80223d6:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 80223da:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 80223de:	2801      	cmp	r0, #1
 80223e0:	bf28      	it	cs
 80223e2:	4290      	cmpcs	r0, r2
 80223e4:	bf04      	itt	eq
 80223e6:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 80223ea:	0a2d      	lsreq	r5, r5, #8
 80223ec:	d0f3      	beq.n	80223d6 <strcmp_unaligned+0x136>
 80223ee:	eba2 0000 	sub.w	r0, r2, r0
 80223f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80223f6:	f85d 5b04 	ldr.w	r5, [sp], #4
 80223fa:	4770      	bx	lr

080223fc <strcpy>:
 80223fc:	ea80 0201 	eor.w	r2, r0, r1
 8022400:	4684      	mov	ip, r0
 8022402:	f012 0f03 	tst.w	r2, #3
 8022406:	d14f      	bne.n	80224a8 <strcpy+0xac>
 8022408:	f011 0f03 	tst.w	r1, #3
 802240c:	d132      	bne.n	8022474 <strcpy+0x78>
 802240e:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8022412:	f011 0f04 	tst.w	r1, #4
 8022416:	f851 3b04 	ldr.w	r3, [r1], #4
 802241a:	d00b      	beq.n	8022434 <strcpy+0x38>
 802241c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8022420:	439a      	bics	r2, r3
 8022422:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8022426:	bf04      	itt	eq
 8022428:	f84c 3b04 	streq.w	r3, [ip], #4
 802242c:	f851 3b04 	ldreq.w	r3, [r1], #4
 8022430:	d116      	bne.n	8022460 <strcpy+0x64>
 8022432:	bf00      	nop
 8022434:	f851 4b04 	ldr.w	r4, [r1], #4
 8022438:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 802243c:	439a      	bics	r2, r3
 802243e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8022442:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 8022446:	d10b      	bne.n	8022460 <strcpy+0x64>
 8022448:	f84c 3b04 	str.w	r3, [ip], #4
 802244c:	43a2      	bics	r2, r4
 802244e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8022452:	bf04      	itt	eq
 8022454:	f851 3b04 	ldreq.w	r3, [r1], #4
 8022458:	f84c 4b04 	streq.w	r4, [ip], #4
 802245c:	d0ea      	beq.n	8022434 <strcpy+0x38>
 802245e:	4623      	mov	r3, r4
 8022460:	f80c 3b01 	strb.w	r3, [ip], #1
 8022464:	f013 0fff 	tst.w	r3, #255	; 0xff
 8022468:	ea4f 2333 	mov.w	r3, r3, ror #8
 802246c:	d1f8      	bne.n	8022460 <strcpy+0x64>
 802246e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022472:	4770      	bx	lr
 8022474:	f011 0f01 	tst.w	r1, #1
 8022478:	d006      	beq.n	8022488 <strcpy+0x8c>
 802247a:	f811 2b01 	ldrb.w	r2, [r1], #1
 802247e:	f80c 2b01 	strb.w	r2, [ip], #1
 8022482:	2a00      	cmp	r2, #0
 8022484:	bf08      	it	eq
 8022486:	4770      	bxeq	lr
 8022488:	f011 0f02 	tst.w	r1, #2
 802248c:	d0bf      	beq.n	802240e <strcpy+0x12>
 802248e:	f831 2b02 	ldrh.w	r2, [r1], #2
 8022492:	f012 0fff 	tst.w	r2, #255	; 0xff
 8022496:	bf16      	itet	ne
 8022498:	f82c 2b02 	strhne.w	r2, [ip], #2
 802249c:	f88c 2000 	strbeq.w	r2, [ip]
 80224a0:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 80224a4:	d1b3      	bne.n	802240e <strcpy+0x12>
 80224a6:	4770      	bx	lr
 80224a8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80224ac:	f80c 2b01 	strb.w	r2, [ip], #1
 80224b0:	2a00      	cmp	r2, #0
 80224b2:	d1f9      	bne.n	80224a8 <strcpy+0xac>
 80224b4:	4770      	bx	lr
 80224b6:	bf00      	nop

080224b8 <strlen>:
 80224b8:	f020 0103 	bic.w	r1, r0, #3
 80224bc:	f010 0003 	ands.w	r0, r0, #3
 80224c0:	f1c0 0000 	rsb	r0, r0, #0
 80224c4:	f851 3b04 	ldr.w	r3, [r1], #4
 80224c8:	f100 0c04 	add.w	ip, r0, #4
 80224cc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80224d0:	f06f 0200 	mvn.w	r2, #0
 80224d4:	bf1c      	itt	ne
 80224d6:	fa22 f20c 	lsrne.w	r2, r2, ip
 80224da:	4313      	orrne	r3, r2
 80224dc:	f04f 0c01 	mov.w	ip, #1
 80224e0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 80224e4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 80224e8:	eba3 020c 	sub.w	r2, r3, ip
 80224ec:	ea22 0203 	bic.w	r2, r2, r3
 80224f0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 80224f4:	bf04      	itt	eq
 80224f6:	f851 3b04 	ldreq.w	r3, [r1], #4
 80224fa:	3004      	addeq	r0, #4
 80224fc:	d0f4      	beq.n	80224e8 <strlen+0x30>
 80224fe:	f013 0fff 	tst.w	r3, #255	; 0xff
 8022502:	bf1f      	itttt	ne
 8022504:	3001      	addne	r0, #1
 8022506:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 802250a:	3001      	addne	r0, #1
 802250c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8022510:	bf18      	it	ne
 8022512:	3001      	addne	r0, #1
 8022514:	4770      	bx	lr
 8022516:	bf00      	nop

08022518 <strncmp>:
 8022518:	b4f0      	push	{r4, r5, r6, r7}
 802251a:	2a00      	cmp	r2, #0
 802251c:	f000 8083 	beq.w	8022626 <strncmp+0x10e>
 8022520:	ea41 0300 	orr.w	r3, r1, r0
 8022524:	f013 0503 	ands.w	r5, r3, #3
 8022528:	d02e      	beq.n	8022588 <strncmp+0x70>
 802252a:	1e55      	subs	r5, r2, #1
 802252c:	7803      	ldrb	r3, [r0, #0]
 802252e:	780a      	ldrb	r2, [r1, #0]
 8022530:	4293      	cmp	r3, r2
 8022532:	d126      	bne.n	8022582 <strncmp+0x6a>
 8022534:	2d00      	cmp	r5, #0
 8022536:	d07a      	beq.n	802262e <strncmp+0x116>
 8022538:	2b00      	cmp	r3, #0
 802253a:	d07a      	beq.n	8022632 <strncmp+0x11a>
 802253c:	3501      	adds	r5, #1
 802253e:	1c8c      	adds	r4, r1, #2
 8022540:	194d      	adds	r5, r1, r5
 8022542:	1b2b      	subs	r3, r5, r4
 8022544:	07db      	lsls	r3, r3, #31
 8022546:	d516      	bpl.n	8022576 <strncmp+0x5e>
 8022548:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 802254c:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8022550:	4293      	cmp	r3, r2
 8022552:	d116      	bne.n	8022582 <strncmp+0x6a>
 8022554:	1ccc      	adds	r4, r1, #3
 8022556:	b973      	cbnz	r3, 8022576 <strncmp+0x5e>
 8022558:	e036      	b.n	80225c8 <strncmp+0xb0>
 802255a:	42ac      	cmp	r4, r5
 802255c:	d034      	beq.n	80225c8 <strncmp+0xb0>
 802255e:	3401      	adds	r4, #1
 8022560:	2b00      	cmp	r3, #0
 8022562:	d031      	beq.n	80225c8 <strncmp+0xb0>
 8022564:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8022568:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 802256c:	4293      	cmp	r3, r2
 802256e:	d108      	bne.n	8022582 <strncmp+0x6a>
 8022570:	3401      	adds	r4, #1
 8022572:	2b00      	cmp	r3, #0
 8022574:	d028      	beq.n	80225c8 <strncmp+0xb0>
 8022576:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 802257a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 802257e:	4293      	cmp	r3, r2
 8022580:	d0eb      	beq.n	802255a <strncmp+0x42>
 8022582:	1a98      	subs	r0, r3, r2
 8022584:	bcf0      	pop	{r4, r5, r6, r7}
 8022586:	4770      	bx	lr
 8022588:	2a03      	cmp	r2, #3
 802258a:	d9ce      	bls.n	802252a <strncmp+0x12>
 802258c:	6804      	ldr	r4, [r0, #0]
 802258e:	680b      	ldr	r3, [r1, #0]
 8022590:	429c      	cmp	r4, r3
 8022592:	d1ca      	bne.n	802252a <strncmp+0x12>
 8022594:	1f13      	subs	r3, r2, #4
 8022596:	d04c      	beq.n	8022632 <strncmp+0x11a>
 8022598:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 802259c:	ea22 0404 	bic.w	r4, r2, r4
 80225a0:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 80225a4:	d143      	bne.n	802262e <strncmp+0x116>
 80225a6:	075a      	lsls	r2, r3, #29
 80225a8:	d52f      	bpl.n	802260a <strncmp+0xf2>
 80225aa:	684c      	ldr	r4, [r1, #4]
 80225ac:	6842      	ldr	r2, [r0, #4]
 80225ae:	3104      	adds	r1, #4
 80225b0:	3004      	adds	r0, #4
 80225b2:	42a2      	cmp	r2, r4
 80225b4:	d139      	bne.n	802262a <strncmp+0x112>
 80225b6:	3b04      	subs	r3, #4
 80225b8:	d006      	beq.n	80225c8 <strncmp+0xb0>
 80225ba:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 80225be:	ea24 0202 	bic.w	r2, r4, r2
 80225c2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80225c6:	d020      	beq.n	802260a <strncmp+0xf2>
 80225c8:	2000      	movs	r0, #0
 80225ca:	e7db      	b.n	8022584 <strncmp+0x6c>
 80225cc:	6872      	ldr	r2, [r6, #4]
 80225ce:	6864      	ldr	r4, [r4, #4]
 80225d0:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 80225d4:	42a2      	cmp	r2, r4
 80225d6:	ea25 0502 	bic.w	r5, r5, r2
 80225da:	d126      	bne.n	802262a <strncmp+0x112>
 80225dc:	3b04      	subs	r3, #4
 80225de:	f100 0004 	add.w	r0, r0, #4
 80225e2:	f101 0104 	add.w	r1, r1, #4
 80225e6:	d0ef      	beq.n	80225c8 <strncmp+0xb0>
 80225e8:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 80225ec:	d1ec      	bne.n	80225c8 <strncmp+0xb0>
 80225ee:	f8dc 2004 	ldr.w	r2, [ip, #4]
 80225f2:	687c      	ldr	r4, [r7, #4]
 80225f4:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 80225f8:	42a2      	cmp	r2, r4
 80225fa:	ea25 0502 	bic.w	r5, r5, r2
 80225fe:	d114      	bne.n	802262a <strncmp+0x112>
 8022600:	3b04      	subs	r3, #4
 8022602:	d0e1      	beq.n	80225c8 <strncmp+0xb0>
 8022604:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 8022608:	d1de      	bne.n	80225c8 <strncmp+0xb0>
 802260a:	460c      	mov	r4, r1
 802260c:	4606      	mov	r6, r0
 802260e:	3104      	adds	r1, #4
 8022610:	3004      	adds	r0, #4
 8022612:	2b03      	cmp	r3, #3
 8022614:	4684      	mov	ip, r0
 8022616:	460f      	mov	r7, r1
 8022618:	d8d8      	bhi.n	80225cc <strncmp+0xb4>
 802261a:	1e5d      	subs	r5, r3, #1
 802261c:	2b00      	cmp	r3, #0
 802261e:	d185      	bne.n	802252c <strncmp+0x14>
 8022620:	7933      	ldrb	r3, [r6, #4]
 8022622:	7922      	ldrb	r2, [r4, #4]
 8022624:	e7ad      	b.n	8022582 <strncmp+0x6a>
 8022626:	4610      	mov	r0, r2
 8022628:	e7ac      	b.n	8022584 <strncmp+0x6c>
 802262a:	1e5d      	subs	r5, r3, #1
 802262c:	e77e      	b.n	802252c <strncmp+0x14>
 802262e:	4628      	mov	r0, r5
 8022630:	e7a8      	b.n	8022584 <strncmp+0x6c>
 8022632:	4618      	mov	r0, r3
 8022634:	e7a6      	b.n	8022584 <strncmp+0x6c>
 8022636:	bf00      	nop

08022638 <_svfprintf_r>:
 8022638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802263c:	b0c3      	sub	sp, #268	; 0x10c
 802263e:	4614      	mov	r4, r2
 8022640:	910a      	str	r1, [sp, #40]	; 0x28
 8022642:	9310      	str	r3, [sp, #64]	; 0x40
 8022644:	900c      	str	r0, [sp, #48]	; 0x30
 8022646:	f003 f83b 	bl	80256c0 <_localeconv_r>
 802264a:	6800      	ldr	r0, [r0, #0]
 802264c:	9013      	str	r0, [sp, #76]	; 0x4c
 802264e:	f7ff ff33 	bl	80224b8 <strlen>
 8022652:	9015      	str	r0, [sp, #84]	; 0x54
 8022654:	980a      	ldr	r0, [sp, #40]	; 0x28
 8022656:	8983      	ldrh	r3, [r0, #12]
 8022658:	f003 0180 	and.w	r1, r3, #128	; 0x80
 802265c:	b20a      	sxth	r2, r1
 802265e:	2000      	movs	r0, #0
 8022660:	2100      	movs	r1, #0
 8022662:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8022666:	b122      	cbz	r2, 8022672 <_svfprintf_r+0x3a>
 8022668:	980a      	ldr	r0, [sp, #40]	; 0x28
 802266a:	6903      	ldr	r3, [r0, #16]
 802266c:	2b00      	cmp	r3, #0
 802266e:	f001 82c4 	beq.w	8023bfa <_svfprintf_r+0x15c2>
 8022672:	2000      	movs	r0, #0
 8022674:	ab32      	add	r3, sp, #200	; 0xc8
 8022676:	f8df 94fc 	ldr.w	r9, [pc, #1276]	; 8022b74 <_svfprintf_r+0x53c>
 802267a:	9011      	str	r0, [sp, #68]	; 0x44
 802267c:	9307      	str	r3, [sp, #28]
 802267e:	9325      	str	r3, [sp, #148]	; 0x94
 8022680:	9027      	str	r0, [sp, #156]	; 0x9c
 8022682:	9026      	str	r0, [sp, #152]	; 0x98
 8022684:	46a2      	mov	sl, r4
 8022686:	9018      	str	r0, [sp, #96]	; 0x60
 8022688:	9019      	str	r0, [sp, #100]	; 0x64
 802268a:	900f      	str	r0, [sp, #60]	; 0x3c
 802268c:	461e      	mov	r6, r3
 802268e:	f89a 4000 	ldrb.w	r4, [sl]
 8022692:	2c00      	cmp	r4, #0
 8022694:	f000 819c 	beq.w	80229d0 <_svfprintf_r+0x398>
 8022698:	2c25      	cmp	r4, #37	; 0x25
 802269a:	f000 8199 	beq.w	80229d0 <_svfprintf_r+0x398>
 802269e:	f10a 0501 	add.w	r5, sl, #1
 80226a2:	e001      	b.n	80226a8 <_svfprintf_r+0x70>
 80226a4:	2925      	cmp	r1, #37	; 0x25
 80226a6:	d004      	beq.n	80226b2 <_svfprintf_r+0x7a>
 80226a8:	462c      	mov	r4, r5
 80226aa:	3501      	adds	r5, #1
 80226ac:	7821      	ldrb	r1, [r4, #0]
 80226ae:	2900      	cmp	r1, #0
 80226b0:	d1f8      	bne.n	80226a4 <_svfprintf_r+0x6c>
 80226b2:	ebca 0504 	rsb	r5, sl, r4
 80226b6:	b17d      	cbz	r5, 80226d8 <_svfprintf_r+0xa0>
 80226b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80226ba:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80226bc:	f8c6 a000 	str.w	sl, [r6]
 80226c0:	1c59      	adds	r1, r3, #1
 80226c2:	1950      	adds	r0, r2, r5
 80226c4:	2907      	cmp	r1, #7
 80226c6:	6075      	str	r5, [r6, #4]
 80226c8:	9027      	str	r0, [sp, #156]	; 0x9c
 80226ca:	9126      	str	r1, [sp, #152]	; 0x98
 80226cc:	f300 8164 	bgt.w	8022998 <_svfprintf_r+0x360>
 80226d0:	3608      	adds	r6, #8
 80226d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80226d4:	1950      	adds	r0, r2, r5
 80226d6:	900f      	str	r0, [sp, #60]	; 0x3c
 80226d8:	7823      	ldrb	r3, [r4, #0]
 80226da:	2b00      	cmp	r3, #0
 80226dc:	f000 8164 	beq.w	80229a8 <_svfprintf_r+0x370>
 80226e0:	2200      	movs	r2, #0
 80226e2:	f04f 31ff 	mov.w	r1, #4294967295
 80226e6:	f894 8001 	ldrb.w	r8, [r4, #1]
 80226ea:	9109      	str	r1, [sp, #36]	; 0x24
 80226ec:	920d      	str	r2, [sp, #52]	; 0x34
 80226ee:	f104 0a01 	add.w	sl, r4, #1
 80226f2:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 80226f6:	9208      	str	r2, [sp, #32]
 80226f8:	2020      	movs	r0, #32
 80226fa:	212b      	movs	r1, #43	; 0x2b
 80226fc:	f10a 0a01 	add.w	sl, sl, #1
 8022700:	f1a8 0320 	sub.w	r3, r8, #32
 8022704:	2b58      	cmp	r3, #88	; 0x58
 8022706:	f200 82b9 	bhi.w	8022c7c <_svfprintf_r+0x644>
 802270a:	e8df f013 	tbh	[pc, r3, lsl #1]
 802270e:	01fb      	.short	0x01fb
 8022710:	02b702b7 	.word	0x02b702b7
 8022714:	02b70205 	.word	0x02b70205
 8022718:	02b702b7 	.word	0x02b702b7
 802271c:	02b702b7 	.word	0x02b702b7
 8022720:	01b202b7 	.word	0x01b202b7
 8022724:	02b7024e 	.word	0x02b7024e
 8022728:	020c013e 	.word	0x020c013e
 802272c:	02c502b7 	.word	0x02c502b7
 8022730:	02cc02cc 	.word	0x02cc02cc
 8022734:	02cc02cc 	.word	0x02cc02cc
 8022738:	02cc02cc 	.word	0x02cc02cc
 802273c:	02cc02cc 	.word	0x02cc02cc
 8022740:	02b702cc 	.word	0x02b702cc
 8022744:	02b702b7 	.word	0x02b702b7
 8022748:	02b702b7 	.word	0x02b702b7
 802274c:	02b702b7 	.word	0x02b702b7
 8022750:	02b702b7 	.word	0x02b702b7
 8022754:	008402b7 	.word	0x008402b7
 8022758:	02b70180 	.word	0x02b70180
 802275c:	02b70180 	.word	0x02b70180
 8022760:	02b702b7 	.word	0x02b702b7
 8022764:	024702b7 	.word	0x024702b7
 8022768:	02b702b7 	.word	0x02b702b7
 802276c:	02b7006d 	.word	0x02b7006d
 8022770:	02b702b7 	.word	0x02b702b7
 8022774:	02b702b7 	.word	0x02b702b7
 8022778:	02b70059 	.word	0x02b70059
 802277c:	01dd02b7 	.word	0x01dd02b7
 8022780:	02b702b7 	.word	0x02b702b7
 8022784:	02b702b7 	.word	0x02b702b7
 8022788:	02b702b7 	.word	0x02b702b7
 802278c:	02b702b7 	.word	0x02b702b7
 8022790:	02b702b7 	.word	0x02b702b7
 8022794:	00880235 	.word	0x00880235
 8022798:	01800180 	.word	0x01800180
 802279c:	02870180 	.word	0x02870180
 80227a0:	02b70088 	.word	0x02b70088
 80227a4:	02ab02b7 	.word	0x02ab02b7
 80227a8:	025302b7 	.word	0x025302b7
 80227ac:	028e0071 	.word	0x028e0071
 80227b0:	02b702a4 	.word	0x02b702a4
 80227b4:	02b70261 	.word	0x02b70261
 80227b8:	02b7005d 	.word	0x02b7005d
 80227bc:	01bd02b7 	.word	0x01bd02b7
 80227c0:	9d08      	ldr	r5, [sp, #32]
 80227c2:	f045 0410 	orr.w	r4, r5, #16
 80227c6:	9408      	str	r4, [sp, #32]
 80227c8:	9b08      	ldr	r3, [sp, #32]
 80227ca:	069d      	lsls	r5, r3, #26
 80227cc:	f100 818f 	bmi.w	8022aee <_svfprintf_r+0x4b6>
 80227d0:	9908      	ldr	r1, [sp, #32]
 80227d2:	06cc      	lsls	r4, r1, #27
 80227d4:	f141 8092 	bpl.w	80238fc <_svfprintf_r+0x12c4>
 80227d8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80227da:	6815      	ldr	r5, [r2, #0]
 80227dc:	1d17      	adds	r7, r2, #4
 80227de:	462c      	mov	r4, r5
 80227e0:	9710      	str	r7, [sp, #64]	; 0x40
 80227e2:	2500      	movs	r5, #0
 80227e4:	2301      	movs	r3, #1
 80227e6:	e012      	b.n	802280e <_svfprintf_r+0x1d6>
 80227e8:	9a08      	ldr	r2, [sp, #32]
 80227ea:	f042 0510 	orr.w	r5, r2, #16
 80227ee:	9508      	str	r5, [sp, #32]
 80227f0:	9f08      	ldr	r7, [sp, #32]
 80227f2:	f017 0320 	ands.w	r3, r7, #32
 80227f6:	f040 80ff 	bne.w	80229f8 <_svfprintf_r+0x3c0>
 80227fa:	9c08      	ldr	r4, [sp, #32]
 80227fc:	f014 0010 	ands.w	r0, r4, #16
 8022800:	f001 806e 	beq.w	80238e0 <_svfprintf_r+0x12a8>
 8022804:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8022806:	1d3a      	adds	r2, r7, #4
 8022808:	683c      	ldr	r4, [r7, #0]
 802280a:	9210      	str	r2, [sp, #64]	; 0x40
 802280c:	2500      	movs	r5, #0
 802280e:	2700      	movs	r7, #0
 8022810:	f88d 7073 	strb.w	r7, [sp, #115]	; 0x73
 8022814:	e017      	b.n	8022846 <_svfprintf_r+0x20e>
 8022816:	9d08      	ldr	r5, [sp, #32]
 8022818:	f045 0310 	orr.w	r3, r5, #16
 802281c:	9308      	str	r3, [sp, #32]
 802281e:	9f08      	ldr	r7, [sp, #32]
 8022820:	06bf      	lsls	r7, r7, #26
 8022822:	f140 80d7 	bpl.w	80229d4 <_svfprintf_r+0x39c>
 8022826:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8022828:	1deb      	adds	r3, r5, #7
 802282a:	f023 0007 	bic.w	r0, r3, #7
 802282e:	e9d0 2300 	ldrd	r2, r3, [r0]
 8022832:	3008      	adds	r0, #8
 8022834:	9010      	str	r0, [sp, #64]	; 0x40
 8022836:	4614      	mov	r4, r2
 8022838:	461d      	mov	r5, r3
 802283a:	2a00      	cmp	r2, #0
 802283c:	f173 0000 	sbcs.w	r0, r3, #0
 8022840:	f2c0 8733 	blt.w	80236aa <_svfprintf_r+0x1072>
 8022844:	2301      	movs	r3, #1
 8022846:	9909      	ldr	r1, [sp, #36]	; 0x24
 8022848:	2900      	cmp	r1, #0
 802284a:	db03      	blt.n	8022854 <_svfprintf_r+0x21c>
 802284c:	9f08      	ldr	r7, [sp, #32]
 802284e:	f027 0080 	bic.w	r0, r7, #128	; 0x80
 8022852:	9008      	str	r0, [sp, #32]
 8022854:	ea54 0205 	orrs.w	r2, r4, r5
 8022858:	f040 83f1 	bne.w	802303e <_svfprintf_r+0xa06>
 802285c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802285e:	2a00      	cmp	r2, #0
 8022860:	f040 83ed 	bne.w	802303e <_svfprintf_r+0xa06>
 8022864:	2b00      	cmp	r3, #0
 8022866:	f040 8657 	bne.w	8023518 <_svfprintf_r+0xee0>
 802286a:	9b08      	ldr	r3, [sp, #32]
 802286c:	07d9      	lsls	r1, r3, #31
 802286e:	f141 800c 	bpl.w	802388a <_svfprintf_r+0x1252>
 8022872:	af42      	add	r7, sp, #264	; 0x108
 8022874:	2030      	movs	r0, #48	; 0x30
 8022876:	f807 0d41 	strb.w	r0, [r7, #-65]!
 802287a:	9a07      	ldr	r2, [sp, #28]
 802287c:	1bd4      	subs	r4, r2, r7
 802287e:	940e      	str	r4, [sp, #56]	; 0x38
 8022880:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8022882:	980e      	ldr	r0, [sp, #56]	; 0x38
 8022884:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8022888:	9412      	str	r4, [sp, #72]	; 0x48
 802288a:	42a0      	cmp	r0, r4
 802288c:	bfb8      	it	lt
 802288e:	4620      	movlt	r0, r4
 8022890:	2200      	movs	r2, #0
 8022892:	900b      	str	r0, [sp, #44]	; 0x2c
 8022894:	9214      	str	r2, [sp, #80]	; 0x50
 8022896:	b113      	cbz	r3, 802289e <_svfprintf_r+0x266>
 8022898:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802289a:	1c59      	adds	r1, r3, #1
 802289c:	910b      	str	r1, [sp, #44]	; 0x2c
 802289e:	9b08      	ldr	r3, [sp, #32]
 80228a0:	f013 0002 	ands.w	r0, r3, #2
 80228a4:	9009      	str	r0, [sp, #36]	; 0x24
 80228a6:	d002      	beq.n	80228ae <_svfprintf_r+0x276>
 80228a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80228aa:	1c8c      	adds	r4, r1, #2
 80228ac:	940b      	str	r4, [sp, #44]	; 0x2c
 80228ae:	9a08      	ldr	r2, [sp, #32]
 80228b0:	f012 0b84 	ands.w	fp, r2, #132	; 0x84
 80228b4:	f040 8228 	bne.w	8022d08 <_svfprintf_r+0x6d0>
 80228b8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80228ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80228bc:	1aed      	subs	r5, r5, r3
 80228be:	2d00      	cmp	r5, #0
 80228c0:	f340 8222 	ble.w	8022d08 <_svfprintf_r+0x6d0>
 80228c4:	2d10      	cmp	r5, #16
 80228c6:	f341 8206 	ble.w	8023cd6 <_svfprintf_r+0x169e>
 80228ca:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80228cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80228ce:	49a4      	ldr	r1, [pc, #656]	; (8022b60 <_svfprintf_r+0x528>)
 80228d0:	2410      	movs	r4, #16
 80228d2:	6031      	str	r1, [r6, #0]
 80228d4:	911a      	str	r1, [sp, #104]	; 0x68
 80228d6:	1911      	adds	r1, r2, r4
 80228d8:	1c5a      	adds	r2, r3, #1
 80228da:	f1a5 0e11 	sub.w	lr, r5, #17
 80228de:	2a07      	cmp	r2, #7
 80228e0:	6074      	str	r4, [r6, #4]
 80228e2:	f3ce 1300 	ubfx	r3, lr, #4, #1
 80228e6:	9127      	str	r1, [sp, #156]	; 0x9c
 80228e8:	9226      	str	r2, [sp, #152]	; 0x98
 80228ea:	f300 8570 	bgt.w	80233ce <_svfprintf_r+0xd96>
 80228ee:	3608      	adds	r6, #8
 80228f0:	3d10      	subs	r5, #16
 80228f2:	2d10      	cmp	r5, #16
 80228f4:	f340 81fc 	ble.w	8022cf0 <_svfprintf_r+0x6b8>
 80228f8:	b18b      	cbz	r3, 802291e <_svfprintf_r+0x2e6>
 80228fa:	3201      	adds	r2, #1
 80228fc:	f248 232c 	movw	r3, #33324	; 0x822c
 8022900:	3110      	adds	r1, #16
 8022902:	f6c0 0302 	movt	r3, #2050	; 0x802
 8022906:	2a07      	cmp	r2, #7
 8022908:	e886 0018 	stmia.w	r6, {r3, r4}
 802290c:	9127      	str	r1, [sp, #156]	; 0x9c
 802290e:	9226      	str	r2, [sp, #152]	; 0x98
 8022910:	f300 856c 	bgt.w	80233ec <_svfprintf_r+0xdb4>
 8022914:	3608      	adds	r6, #8
 8022916:	3d10      	subs	r5, #16
 8022918:	2d10      	cmp	r5, #16
 802291a:	f340 81e9 	ble.w	8022cf0 <_svfprintf_r+0x6b8>
 802291e:	4633      	mov	r3, r6
 8022920:	f8cd b06c 	str.w	fp, [sp, #108]	; 0x6c
 8022924:	462e      	mov	r6, r5
 8022926:	46bb      	mov	fp, r7
 8022928:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 802292a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 802292c:	e013      	b.n	8022956 <_svfprintf_r+0x31e>
 802292e:	3308      	adds	r3, #8
 8022930:	3201      	adds	r2, #1
 8022932:	f248 202c 	movw	r0, #33324	; 0x822c
 8022936:	3110      	adds	r1, #16
 8022938:	f6c0 0002 	movt	r0, #2050	; 0x802
 802293c:	3e10      	subs	r6, #16
 802293e:	2a07      	cmp	r2, #7
 8022940:	e883 0011 	stmia.w	r3, {r0, r4}
 8022944:	9127      	str	r1, [sp, #156]	; 0x9c
 8022946:	9226      	str	r2, [sp, #152]	; 0x98
 8022948:	f300 81be 	bgt.w	8022cc8 <_svfprintf_r+0x690>
 802294c:	3e10      	subs	r6, #16
 802294e:	3308      	adds	r3, #8
 8022950:	2e10      	cmp	r6, #16
 8022952:	f340 81c8 	ble.w	8022ce6 <_svfprintf_r+0x6ae>
 8022956:	3201      	adds	r2, #1
 8022958:	f248 202c 	movw	r0, #33324	; 0x822c
 802295c:	3110      	adds	r1, #16
 802295e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8022962:	2a07      	cmp	r2, #7
 8022964:	e883 0011 	stmia.w	r3, {r0, r4}
 8022968:	9127      	str	r1, [sp, #156]	; 0x9c
 802296a:	9226      	str	r2, [sp, #152]	; 0x98
 802296c:	dddf      	ble.n	802292e <_svfprintf_r+0x2f6>
 802296e:	4638      	mov	r0, r7
 8022970:	4629      	mov	r1, r5
 8022972:	aa25      	add	r2, sp, #148	; 0x94
 8022974:	f003 fe72 	bl	802665c <__ssprint_r>
 8022978:	b9e8      	cbnz	r0, 80229b6 <_svfprintf_r+0x37e>
 802297a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 802297c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 802297e:	ab32      	add	r3, sp, #200	; 0xc8
 8022980:	e7d6      	b.n	8022930 <_svfprintf_r+0x2f8>
 8022982:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8022984:	9310      	str	r3, [sp, #64]	; 0x40
 8022986:	4252      	negs	r2, r2
 8022988:	920d      	str	r2, [sp, #52]	; 0x34
 802298a:	9b08      	ldr	r3, [sp, #32]
 802298c:	f043 0204 	orr.w	r2, r3, #4
 8022990:	9208      	str	r2, [sp, #32]
 8022992:	f89a 8000 	ldrb.w	r8, [sl]
 8022996:	e6b1      	b.n	80226fc <_svfprintf_r+0xc4>
 8022998:	980c      	ldr	r0, [sp, #48]	; 0x30
 802299a:	990a      	ldr	r1, [sp, #40]	; 0x28
 802299c:	aa25      	add	r2, sp, #148	; 0x94
 802299e:	f003 fe5d 	bl	802665c <__ssprint_r>
 80229a2:	b940      	cbnz	r0, 80229b6 <_svfprintf_r+0x37e>
 80229a4:	ae32      	add	r6, sp, #200	; 0xc8
 80229a6:	e694      	b.n	80226d2 <_svfprintf_r+0x9a>
 80229a8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80229aa:	b123      	cbz	r3, 80229b6 <_svfprintf_r+0x37e>
 80229ac:	980c      	ldr	r0, [sp, #48]	; 0x30
 80229ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80229b0:	aa25      	add	r2, sp, #148	; 0x94
 80229b2:	f003 fe53 	bl	802665c <__ssprint_r>
 80229b6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80229b8:	8981      	ldrh	r1, [r0, #12]
 80229ba:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80229bc:	f001 0240 	and.w	r2, r1, #64	; 0x40
 80229c0:	b213      	sxth	r3, r2
 80229c2:	2b00      	cmp	r3, #0
 80229c4:	bf18      	it	ne
 80229c6:	f04f 30ff 	movne.w	r0, #4294967295
 80229ca:	b043      	add	sp, #268	; 0x10c
 80229cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80229d0:	4654      	mov	r4, sl
 80229d2:	e681      	b.n	80226d8 <_svfprintf_r+0xa0>
 80229d4:	9808      	ldr	r0, [sp, #32]
 80229d6:	06c5      	lsls	r5, r0, #27
 80229d8:	f100 865b 	bmi.w	8023692 <_svfprintf_r+0x105a>
 80229dc:	9908      	ldr	r1, [sp, #32]
 80229de:	064c      	lsls	r4, r1, #25
 80229e0:	f140 8657 	bpl.w	8023692 <_svfprintf_r+0x105a>
 80229e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80229e6:	9f10      	ldr	r7, [sp, #64]	; 0x40
 80229e8:	f9b2 4000 	ldrsh.w	r4, [r2]
 80229ec:	1d38      	adds	r0, r7, #4
 80229ee:	17e5      	asrs	r5, r4, #31
 80229f0:	4622      	mov	r2, r4
 80229f2:	462b      	mov	r3, r5
 80229f4:	9010      	str	r0, [sp, #64]	; 0x40
 80229f6:	e720      	b.n	802283a <_svfprintf_r+0x202>
 80229f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80229fa:	1ddd      	adds	r5, r3, #7
 80229fc:	f025 0107 	bic.w	r1, r5, #7
 8022a00:	f101 0008 	add.w	r0, r1, #8
 8022a04:	9010      	str	r0, [sp, #64]	; 0x40
 8022a06:	e9d1 4500 	ldrd	r4, r5, [r1]
 8022a0a:	2300      	movs	r3, #0
 8022a0c:	e6ff      	b.n	802280e <_svfprintf_r+0x1d6>
 8022a0e:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8022a10:	1de1      	adds	r1, r4, #7
 8022a12:	f021 0007 	bic.w	r0, r1, #7
 8022a16:	f100 0708 	add.w	r7, r0, #8
 8022a1a:	9710      	str	r7, [sp, #64]	; 0x40
 8022a1c:	6844      	ldr	r4, [r0, #4]
 8022a1e:	f8d0 b000 	ldr.w	fp, [r0]
 8022a22:	4621      	mov	r1, r4
 8022a24:	4658      	mov	r0, fp
 8022a26:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8022a2a:	4621      	mov	r1, r4
 8022a2c:	4658      	mov	r0, fp
 8022a2e:	f7fe fac9 	bl	8020fc4 <__fpclassifyd>
 8022a32:	2801      	cmp	r0, #1
 8022a34:	4621      	mov	r1, r4
 8022a36:	4658      	mov	r0, fp
 8022a38:	f040 8738 	bne.w	80238ac <_svfprintf_r+0x1274>
 8022a3c:	2200      	movs	r2, #0
 8022a3e:	2300      	movs	r3, #0
 8022a40:	f7ff f84c 	bl	8021adc <__aeabi_dcmplt>
 8022a44:	2800      	cmp	r0, #0
 8022a46:	f041 8237 	bne.w	8023eb8 <_svfprintf_r+0x1880>
 8022a4a:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8022a4e:	2700      	movs	r7, #0
 8022a50:	9908      	ldr	r1, [sp, #32]
 8022a52:	9712      	str	r7, [sp, #72]	; 0x48
 8022a54:	2403      	movs	r4, #3
 8022a56:	4843      	ldr	r0, [pc, #268]	; (8022b64 <_svfprintf_r+0x52c>)
 8022a58:	4f43      	ldr	r7, [pc, #268]	; (8022b68 <_svfprintf_r+0x530>)
 8022a5a:	940b      	str	r4, [sp, #44]	; 0x2c
 8022a5c:	f021 0280 	bic.w	r2, r1, #128	; 0x80
 8022a60:	940e      	str	r4, [sp, #56]	; 0x38
 8022a62:	2400      	movs	r4, #0
 8022a64:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8022a68:	bfd8      	it	le
 8022a6a:	4607      	movle	r7, r0
 8022a6c:	9208      	str	r2, [sp, #32]
 8022a6e:	9414      	str	r4, [sp, #80]	; 0x50
 8022a70:	e711      	b.n	8022896 <_svfprintf_r+0x25e>
 8022a72:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8022a74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8022a76:	6812      	ldr	r2, [r2, #0]
 8022a78:	3304      	adds	r3, #4
 8022a7a:	2a00      	cmp	r2, #0
 8022a7c:	920d      	str	r2, [sp, #52]	; 0x34
 8022a7e:	db80      	blt.n	8022982 <_svfprintf_r+0x34a>
 8022a80:	f89a 8000 	ldrb.w	r8, [sl]
 8022a84:	9310      	str	r3, [sp, #64]	; 0x40
 8022a86:	e639      	b.n	80226fc <_svfprintf_r+0xc4>
 8022a88:	4f38      	ldr	r7, [pc, #224]	; (8022b6c <_svfprintf_r+0x534>)
 8022a8a:	9718      	str	r7, [sp, #96]	; 0x60
 8022a8c:	9f08      	ldr	r7, [sp, #32]
 8022a8e:	06b9      	lsls	r1, r7, #26
 8022a90:	d51f      	bpl.n	8022ad2 <_svfprintf_r+0x49a>
 8022a92:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8022a94:	1de0      	adds	r0, r4, #7
 8022a96:	f020 0307 	bic.w	r3, r0, #7
 8022a9a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8022a9e:	f103 0108 	add.w	r1, r3, #8
 8022aa2:	9110      	str	r1, [sp, #64]	; 0x40
 8022aa4:	9808      	ldr	r0, [sp, #32]
 8022aa6:	07c7      	lsls	r7, r0, #31
 8022aa8:	f140 8482 	bpl.w	80233b0 <_svfprintf_r+0xd78>
 8022aac:	ea54 0205 	orrs.w	r2, r4, r5
 8022ab0:	f000 847e 	beq.w	80233b0 <_svfprintf_r+0xd78>
 8022ab4:	2230      	movs	r2, #48	; 0x30
 8022ab6:	f040 0702 	orr.w	r7, r0, #2
 8022aba:	f88d 2074 	strb.w	r2, [sp, #116]	; 0x74
 8022abe:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 8022ac2:	9708      	str	r7, [sp, #32]
 8022ac4:	2302      	movs	r3, #2
 8022ac6:	e6a2      	b.n	802280e <_svfprintf_r+0x1d6>
 8022ac8:	9f08      	ldr	r7, [sp, #32]
 8022aca:	4d29      	ldr	r5, [pc, #164]	; (8022b70 <_svfprintf_r+0x538>)
 8022acc:	06b9      	lsls	r1, r7, #26
 8022ace:	9518      	str	r5, [sp, #96]	; 0x60
 8022ad0:	d4df      	bmi.n	8022a92 <_svfprintf_r+0x45a>
 8022ad2:	9c08      	ldr	r4, [sp, #32]
 8022ad4:	06e2      	lsls	r2, r4, #27
 8022ad6:	f100 85f1 	bmi.w	80236bc <_svfprintf_r+0x1084>
 8022ada:	9808      	ldr	r0, [sp, #32]
 8022adc:	0643      	lsls	r3, r0, #25
 8022ade:	f140 85ed 	bpl.w	80236bc <_svfprintf_r+0x1084>
 8022ae2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8022ae4:	1d19      	adds	r1, r3, #4
 8022ae6:	881c      	ldrh	r4, [r3, #0]
 8022ae8:	9110      	str	r1, [sp, #64]	; 0x40
 8022aea:	2500      	movs	r5, #0
 8022aec:	e7da      	b.n	8022aa4 <_svfprintf_r+0x46c>
 8022aee:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8022af0:	1de3      	adds	r3, r4, #7
 8022af2:	f023 0107 	bic.w	r1, r3, #7
 8022af6:	f101 0008 	add.w	r0, r1, #8
 8022afa:	9010      	str	r0, [sp, #64]	; 0x40
 8022afc:	e9d1 4500 	ldrd	r4, r5, [r1]
 8022b00:	2301      	movs	r3, #1
 8022b02:	e684      	b.n	802280e <_svfprintf_r+0x1d6>
 8022b04:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8022b08:	2b00      	cmp	r3, #0
 8022b0a:	f040 8703 	bne.w	8023914 <_svfprintf_r+0x12dc>
 8022b0e:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 8022b12:	f89a 8000 	ldrb.w	r8, [sl]
 8022b16:	e5f1      	b.n	80226fc <_svfprintf_r+0xc4>
 8022b18:	9b08      	ldr	r3, [sp, #32]
 8022b1a:	f043 0201 	orr.w	r2, r3, #1
 8022b1e:	9208      	str	r2, [sp, #32]
 8022b20:	f89a 8000 	ldrb.w	r8, [sl]
 8022b24:	e5ea      	b.n	80226fc <_svfprintf_r+0xc4>
 8022b26:	4654      	mov	r4, sl
 8022b28:	f814 8b01 	ldrb.w	r8, [r4], #1
 8022b2c:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
 8022b30:	f001 82c9 	beq.w	80240c6 <_svfprintf_r+0x1a8e>
 8022b34:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8022b38:	2200      	movs	r2, #0
 8022b3a:	2b09      	cmp	r3, #9
 8022b3c:	f201 8206 	bhi.w	8023f4c <_svfprintf_r+0x1914>
 8022b40:	f814 8b01 	ldrb.w	r8, [r4], #1
 8022b44:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8022b48:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8022b4c:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8022b50:	2b09      	cmp	r3, #9
 8022b52:	46a2      	mov	sl, r4
 8022b54:	d9f4      	bls.n	8022b40 <_svfprintf_r+0x508>
 8022b56:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 8022b5a:	9209      	str	r2, [sp, #36]	; 0x24
 8022b5c:	e5d0      	b.n	8022700 <_svfprintf_r+0xc8>
 8022b5e:	bf00      	nop
 8022b60:	0802822c 	.word	0x0802822c
 8022b64:	080281d8 	.word	0x080281d8
 8022b68:	080281dc 	.word	0x080281dc
 8022b6c:	080281fc 	.word	0x080281fc
 8022b70:	080281e8 	.word	0x080281e8
 8022b74:	0802821c 	.word	0x0802821c
 8022b78:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8022b7a:	9910      	ldr	r1, [sp, #64]	; 0x40
 8022b7c:	683c      	ldr	r4, [r7, #0]
 8022b7e:	2301      	movs	r3, #1
 8022b80:	2000      	movs	r0, #0
 8022b82:	1d0a      	adds	r2, r1, #4
 8022b84:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 8022b88:	930b      	str	r3, [sp, #44]	; 0x2c
 8022b8a:	9210      	str	r2, [sp, #64]	; 0x40
 8022b8c:	f88d 40a0 	strb.w	r4, [sp, #160]	; 0xa0
 8022b90:	930e      	str	r3, [sp, #56]	; 0x38
 8022b92:	af28      	add	r7, sp, #160	; 0xa0
 8022b94:	2200      	movs	r2, #0
 8022b96:	9212      	str	r2, [sp, #72]	; 0x48
 8022b98:	9214      	str	r2, [sp, #80]	; 0x50
 8022b9a:	e680      	b.n	802289e <_svfprintf_r+0x266>
 8022b9c:	9a08      	ldr	r2, [sp, #32]
 8022b9e:	f042 0308 	orr.w	r3, r2, #8
 8022ba2:	9308      	str	r3, [sp, #32]
 8022ba4:	f89a 8000 	ldrb.w	r8, [sl]
 8022ba8:	e5a8      	b.n	80226fc <_svfprintf_r+0xc4>
 8022baa:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 8022bae:	f89a 8000 	ldrb.w	r8, [sl]
 8022bb2:	e5a3      	b.n	80226fc <_svfprintf_r+0xc4>
 8022bb4:	9c08      	ldr	r4, [sp, #32]
 8022bb6:	06a1      	lsls	r1, r4, #26
 8022bb8:	f140 86b0 	bpl.w	802391c <_svfprintf_r+0x12e4>
 8022bbc:	9910      	ldr	r1, [sp, #64]	; 0x40
 8022bbe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8022bc0:	9810      	ldr	r0, [sp, #64]	; 0x40
 8022bc2:	680b      	ldr	r3, [r1, #0]
 8022bc4:	17d4      	asrs	r4, r2, #31
 8022bc6:	1d01      	adds	r1, r0, #4
 8022bc8:	601a      	str	r2, [r3, #0]
 8022bca:	605c      	str	r4, [r3, #4]
 8022bcc:	9110      	str	r1, [sp, #64]	; 0x40
 8022bce:	e55e      	b.n	802268e <_svfprintf_r+0x56>
 8022bd0:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8022bd2:	2400      	movs	r4, #0
 8022bd4:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 8022bd8:	682f      	ldr	r7, [r5, #0]
 8022bda:	3504      	adds	r5, #4
 8022bdc:	2f00      	cmp	r7, #0
 8022bde:	f001 80f4 	beq.w	8023dca <_svfprintf_r+0x1792>
 8022be2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8022be4:	2a00      	cmp	r2, #0
 8022be6:	4638      	mov	r0, r7
 8022be8:	f2c1 8051 	blt.w	8023c8e <_svfprintf_r+0x1656>
 8022bec:	4621      	mov	r1, r4
 8022bee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8022bf0:	f002 fd7e 	bl	80256f0 <memchr>
 8022bf4:	2800      	cmp	r0, #0
 8022bf6:	f001 818f 	beq.w	8023f18 <_svfprintf_r+0x18e0>
 8022bfa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8022bfc:	9412      	str	r4, [sp, #72]	; 0x48
 8022bfe:	1bc0      	subs	r0, r0, r7
 8022c00:	4288      	cmp	r0, r1
 8022c02:	900e      	str	r0, [sp, #56]	; 0x38
 8022c04:	f340 87e3 	ble.w	8023bce <_svfprintf_r+0x1596>
 8022c08:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 8022c0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8022c0e:	900b      	str	r0, [sp, #44]	; 0x2c
 8022c10:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8022c14:	9510      	str	r5, [sp, #64]	; 0x40
 8022c16:	910e      	str	r1, [sp, #56]	; 0x38
 8022c18:	9414      	str	r4, [sp, #80]	; 0x50
 8022c1a:	e63c      	b.n	8022896 <_svfprintf_r+0x25e>
 8022c1c:	9b08      	ldr	r3, [sp, #32]
 8022c1e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8022c22:	9208      	str	r2, [sp, #32]
 8022c24:	f89a 8000 	ldrb.w	r8, [sl]
 8022c28:	e568      	b.n	80226fc <_svfprintf_r+0xc4>
 8022c2a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8022c2c:	9910      	ldr	r1, [sp, #64]	; 0x40
 8022c2e:	6828      	ldr	r0, [r5, #0]
 8022c30:	9b08      	ldr	r3, [sp, #32]
 8022c32:	1d0f      	adds	r7, r1, #4
 8022c34:	49aa      	ldr	r1, [pc, #680]	; (8022ee0 <_svfprintf_r+0x8a8>)
 8022c36:	9710      	str	r7, [sp, #64]	; 0x40
 8022c38:	f043 0202 	orr.w	r2, r3, #2
 8022c3c:	f04f 0878 	mov.w	r8, #120	; 0x78
 8022c40:	4604      	mov	r4, r0
 8022c42:	2030      	movs	r0, #48	; 0x30
 8022c44:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 8022c48:	2500      	movs	r5, #0
 8022c4a:	9208      	str	r2, [sp, #32]
 8022c4c:	f88d 0074 	strb.w	r0, [sp, #116]	; 0x74
 8022c50:	9118      	str	r1, [sp, #96]	; 0x60
 8022c52:	2302      	movs	r3, #2
 8022c54:	e5db      	b.n	802280e <_svfprintf_r+0x1d6>
 8022c56:	9b08      	ldr	r3, [sp, #32]
 8022c58:	f043 0220 	orr.w	r2, r3, #32
 8022c5c:	9208      	str	r2, [sp, #32]
 8022c5e:	f89a 8000 	ldrb.w	r8, [sl]
 8022c62:	e54b      	b.n	80226fc <_svfprintf_r+0xc4>
 8022c64:	f89a 8000 	ldrb.w	r8, [sl]
 8022c68:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
 8022c6c:	4653      	mov	r3, sl
 8022c6e:	f000 8700 	beq.w	8023a72 <_svfprintf_r+0x143a>
 8022c72:	9a08      	ldr	r2, [sp, #32]
 8022c74:	f042 0310 	orr.w	r3, r2, #16
 8022c78:	9308      	str	r3, [sp, #32]
 8022c7a:	e53f      	b.n	80226fc <_svfprintf_r+0xc4>
 8022c7c:	f1b8 0f00 	cmp.w	r8, #0
 8022c80:	f43f ae92 	beq.w	80229a8 <_svfprintf_r+0x370>
 8022c84:	2701      	movs	r7, #1
 8022c86:	2400      	movs	r4, #0
 8022c88:	970b      	str	r7, [sp, #44]	; 0x2c
 8022c8a:	970e      	str	r7, [sp, #56]	; 0x38
 8022c8c:	f88d 80a0 	strb.w	r8, [sp, #160]	; 0xa0
 8022c90:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 8022c94:	af28      	add	r7, sp, #160	; 0xa0
 8022c96:	e77d      	b.n	8022b94 <_svfprintf_r+0x55c>
 8022c98:	9a08      	ldr	r2, [sp, #32]
 8022c9a:	f042 0380 	orr.w	r3, r2, #128	; 0x80
 8022c9e:	9308      	str	r3, [sp, #32]
 8022ca0:	f89a 8000 	ldrb.w	r8, [sl]
 8022ca4:	e52a      	b.n	80226fc <_svfprintf_r+0xc4>
 8022ca6:	4652      	mov	r2, sl
 8022ca8:	2300      	movs	r3, #0
 8022caa:	f1a8 0530 	sub.w	r5, r8, #48	; 0x30
 8022cae:	f812 8b01 	ldrb.w	r8, [r2], #1
 8022cb2:	f1a8 0430 	sub.w	r4, r8, #48	; 0x30
 8022cb6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8022cba:	2c09      	cmp	r4, #9
 8022cbc:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8022cc0:	4692      	mov	sl, r2
 8022cc2:	d9f2      	bls.n	8022caa <_svfprintf_r+0x672>
 8022cc4:	930d      	str	r3, [sp, #52]	; 0x34
 8022cc6:	e51b      	b.n	8022700 <_svfprintf_r+0xc8>
 8022cc8:	4638      	mov	r0, r7
 8022cca:	4629      	mov	r1, r5
 8022ccc:	aa25      	add	r2, sp, #148	; 0x94
 8022cce:	f003 fcc5 	bl	802665c <__ssprint_r>
 8022cd2:	2800      	cmp	r0, #0
 8022cd4:	f47f ae6f 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8022cd8:	3e10      	subs	r6, #16
 8022cda:	2e10      	cmp	r6, #16
 8022cdc:	ab32      	add	r3, sp, #200	; 0xc8
 8022cde:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8022ce0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8022ce2:	f73f ae38 	bgt.w	8022956 <_svfprintf_r+0x31e>
 8022ce6:	465f      	mov	r7, fp
 8022ce8:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
 8022cec:	4635      	mov	r5, r6
 8022cee:	461e      	mov	r6, r3
 8022cf0:	1c50      	adds	r0, r2, #1
 8022cf2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8022cf4:	194c      	adds	r4, r1, r5
 8022cf6:	2807      	cmp	r0, #7
 8022cf8:	e886 0028 	stmia.w	r6, {r3, r5}
 8022cfc:	9427      	str	r4, [sp, #156]	; 0x9c
 8022cfe:	9026      	str	r0, [sp, #152]	; 0x98
 8022d00:	f300 840f 	bgt.w	8023522 <_svfprintf_r+0xeea>
 8022d04:	3608      	adds	r6, #8
 8022d06:	e000      	b.n	8022d0a <_svfprintf_r+0x6d2>
 8022d08:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8022d0a:	f89d 1073 	ldrb.w	r1, [sp, #115]	; 0x73
 8022d0e:	b169      	cbz	r1, 8022d2c <_svfprintf_r+0x6f4>
 8022d10:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8022d12:	1c58      	adds	r0, r3, #1
 8022d14:	3401      	adds	r4, #1
 8022d16:	2101      	movs	r1, #1
 8022d18:	f10d 0273 	add.w	r2, sp, #115	; 0x73
 8022d1c:	2807      	cmp	r0, #7
 8022d1e:	6032      	str	r2, [r6, #0]
 8022d20:	6071      	str	r1, [r6, #4]
 8022d22:	9427      	str	r4, [sp, #156]	; 0x9c
 8022d24:	9026      	str	r0, [sp, #152]	; 0x98
 8022d26:	f300 82fe 	bgt.w	8023326 <_svfprintf_r+0xcee>
 8022d2a:	3608      	adds	r6, #8
 8022d2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022d2e:	b163      	cbz	r3, 8022d4a <_svfprintf_r+0x712>
 8022d30:	9826      	ldr	r0, [sp, #152]	; 0x98
 8022d32:	1c41      	adds	r1, r0, #1
 8022d34:	3402      	adds	r4, #2
 8022d36:	2302      	movs	r3, #2
 8022d38:	aa1d      	add	r2, sp, #116	; 0x74
 8022d3a:	2907      	cmp	r1, #7
 8022d3c:	6032      	str	r2, [r6, #0]
 8022d3e:	6073      	str	r3, [r6, #4]
 8022d40:	9427      	str	r4, [sp, #156]	; 0x9c
 8022d42:	9126      	str	r1, [sp, #152]	; 0x98
 8022d44:	f300 82fa 	bgt.w	802333c <_svfprintf_r+0xd04>
 8022d48:	3608      	adds	r6, #8
 8022d4a:	f1bb 0f80 	cmp.w	fp, #128	; 0x80
 8022d4e:	f000 822d 	beq.w	80231ac <_svfprintf_r+0xb74>
 8022d52:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8022d54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8022d56:	1aad      	subs	r5, r5, r2
 8022d58:	2d00      	cmp	r5, #0
 8022d5a:	dd6f      	ble.n	8022e3c <_svfprintf_r+0x804>
 8022d5c:	2d10      	cmp	r5, #16
 8022d5e:	f340 85fa 	ble.w	8023956 <_svfprintf_r+0x131e>
 8022d62:	9926      	ldr	r1, [sp, #152]	; 0x98
 8022d64:	485f      	ldr	r0, [pc, #380]	; (8022ee4 <_svfprintf_r+0x8ac>)
 8022d66:	f8c6 9000 	str.w	r9, [r6]
 8022d6a:	f04f 0b10 	mov.w	fp, #16
 8022d6e:	1c4a      	adds	r2, r1, #1
 8022d70:	f1a5 0c11 	sub.w	ip, r5, #17
 8022d74:	445c      	add	r4, fp
 8022d76:	2a07      	cmp	r2, #7
 8022d78:	f8c6 b004 	str.w	fp, [r6, #4]
 8022d7c:	9009      	str	r0, [sp, #36]	; 0x24
 8022d7e:	9427      	str	r4, [sp, #156]	; 0x9c
 8022d80:	9226      	str	r2, [sp, #152]	; 0x98
 8022d82:	f3cc 1300 	ubfx	r3, ip, #4, #1
 8022d86:	f300 82a9 	bgt.w	80232dc <_svfprintf_r+0xca4>
 8022d8a:	3608      	adds	r6, #8
 8022d8c:	3d10      	subs	r5, #16
 8022d8e:	2d10      	cmp	r5, #16
 8022d90:	dd49      	ble.n	8022e26 <_svfprintf_r+0x7ee>
 8022d92:	b163      	cbz	r3, 8022dae <_svfprintf_r+0x776>
 8022d94:	3201      	adds	r2, #1
 8022d96:	3410      	adds	r4, #16
 8022d98:	2a07      	cmp	r2, #7
 8022d9a:	e886 0a00 	stmia.w	r6, {r9, fp}
 8022d9e:	9427      	str	r4, [sp, #156]	; 0x9c
 8022da0:	9226      	str	r2, [sp, #152]	; 0x98
 8022da2:	f300 82a9 	bgt.w	80232f8 <_svfprintf_r+0xcc0>
 8022da6:	3608      	adds	r6, #8
 8022da8:	3d10      	subs	r5, #16
 8022daa:	2d10      	cmp	r5, #16
 8022dac:	dd3b      	ble.n	8022e26 <_svfprintf_r+0x7ee>
 8022dae:	4631      	mov	r1, r6
 8022db0:	4620      	mov	r0, r4
 8022db2:	4646      	mov	r6, r8
 8022db4:	463c      	mov	r4, r7
 8022db6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8022dba:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8022dbc:	e00d      	b.n	8022dda <_svfprintf_r+0x7a2>
 8022dbe:	3108      	adds	r1, #8
 8022dc0:	3201      	adds	r2, #1
 8022dc2:	3010      	adds	r0, #16
 8022dc4:	3d10      	subs	r5, #16
 8022dc6:	2a07      	cmp	r2, #7
 8022dc8:	e881 0a00 	stmia.w	r1, {r9, fp}
 8022dcc:	9226      	str	r2, [sp, #152]	; 0x98
 8022dce:	9027      	str	r0, [sp, #156]	; 0x9c
 8022dd0:	dc17      	bgt.n	8022e02 <_svfprintf_r+0x7ca>
 8022dd2:	3d10      	subs	r5, #16
 8022dd4:	3108      	adds	r1, #8
 8022dd6:	2d10      	cmp	r5, #16
 8022dd8:	dd21      	ble.n	8022e1e <_svfprintf_r+0x7e6>
 8022dda:	3201      	adds	r2, #1
 8022ddc:	3010      	adds	r0, #16
 8022dde:	2a07      	cmp	r2, #7
 8022de0:	e881 0a00 	stmia.w	r1, {r9, fp}
 8022de4:	9027      	str	r0, [sp, #156]	; 0x9c
 8022de6:	9226      	str	r2, [sp, #152]	; 0x98
 8022de8:	dde9      	ble.n	8022dbe <_svfprintf_r+0x786>
 8022dea:	4638      	mov	r0, r7
 8022dec:	4641      	mov	r1, r8
 8022dee:	aa25      	add	r2, sp, #148	; 0x94
 8022df0:	f003 fc34 	bl	802665c <__ssprint_r>
 8022df4:	2800      	cmp	r0, #0
 8022df6:	f47f adde 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8022dfa:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8022dfc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8022dfe:	a932      	add	r1, sp, #200	; 0xc8
 8022e00:	e7de      	b.n	8022dc0 <_svfprintf_r+0x788>
 8022e02:	4638      	mov	r0, r7
 8022e04:	4641      	mov	r1, r8
 8022e06:	aa25      	add	r2, sp, #148	; 0x94
 8022e08:	f003 fc28 	bl	802665c <__ssprint_r>
 8022e0c:	2800      	cmp	r0, #0
 8022e0e:	f47f add2 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8022e12:	3d10      	subs	r5, #16
 8022e14:	2d10      	cmp	r5, #16
 8022e16:	a932      	add	r1, sp, #200	; 0xc8
 8022e18:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8022e1a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8022e1c:	dcdd      	bgt.n	8022dda <_svfprintf_r+0x7a2>
 8022e1e:	46b0      	mov	r8, r6
 8022e20:	4627      	mov	r7, r4
 8022e22:	460e      	mov	r6, r1
 8022e24:	4604      	mov	r4, r0
 8022e26:	1c50      	adds	r0, r2, #1
 8022e28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022e2a:	1964      	adds	r4, r4, r5
 8022e2c:	2807      	cmp	r0, #7
 8022e2e:	e886 0028 	stmia.w	r6, {r3, r5}
 8022e32:	9427      	str	r4, [sp, #156]	; 0x9c
 8022e34:	9026      	str	r0, [sp, #152]	; 0x98
 8022e36:	f300 826b 	bgt.w	8023310 <_svfprintf_r+0xcd8>
 8022e3a:	3608      	adds	r6, #8
 8022e3c:	9b08      	ldr	r3, [sp, #32]
 8022e3e:	05da      	lsls	r2, r3, #23
 8022e40:	f100 8128 	bmi.w	8023094 <_svfprintf_r+0xa5c>
 8022e44:	9826      	ldr	r0, [sp, #152]	; 0x98
 8022e46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8022e48:	990e      	ldr	r1, [sp, #56]	; 0x38
 8022e4a:	6037      	str	r7, [r6, #0]
 8022e4c:	1c43      	adds	r3, r0, #1
 8022e4e:	18a4      	adds	r4, r4, r2
 8022e50:	2b07      	cmp	r3, #7
 8022e52:	6071      	str	r1, [r6, #4]
 8022e54:	9427      	str	r4, [sp, #156]	; 0x9c
 8022e56:	9326      	str	r3, [sp, #152]	; 0x98
 8022e58:	f300 80b0 	bgt.w	8022fbc <_svfprintf_r+0x984>
 8022e5c:	3608      	adds	r6, #8
 8022e5e:	9a08      	ldr	r2, [sp, #32]
 8022e60:	0753      	lsls	r3, r2, #29
 8022e62:	f140 80b9 	bpl.w	8022fd8 <_svfprintf_r+0x9a0>
 8022e66:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8022e68:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8022e6a:	1a2d      	subs	r5, r5, r0
 8022e6c:	2d00      	cmp	r5, #0
 8022e6e:	f340 80b3 	ble.w	8022fd8 <_svfprintf_r+0x9a0>
 8022e72:	2d10      	cmp	r5, #16
 8022e74:	f340 87cf 	ble.w	8023e16 <_svfprintf_r+0x17de>
 8022e78:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8022e7a:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8022ee8 <_svfprintf_r+0x8b0>
 8022e7e:	f248 272c 	movw	r7, #33324	; 0x822c
 8022e82:	f6c0 0702 	movt	r7, #2050	; 0x802
 8022e86:	6037      	str	r7, [r6, #0]
 8022e88:	1c59      	adds	r1, r3, #1
 8022e8a:	2710      	movs	r7, #16
 8022e8c:	f1a5 0b11 	sub.w	fp, r5, #17
 8022e90:	19e4      	adds	r4, r4, r7
 8022e92:	2907      	cmp	r1, #7
 8022e94:	6077      	str	r7, [r6, #4]
 8022e96:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 8022e9a:	9427      	str	r4, [sp, #156]	; 0x9c
 8022e9c:	9126      	str	r1, [sp, #152]	; 0x98
 8022e9e:	f300 83c6 	bgt.w	802362e <_svfprintf_r+0xff6>
 8022ea2:	3608      	adds	r6, #8
 8022ea4:	3d10      	subs	r5, #16
 8022ea6:	2d10      	cmp	r5, #16
 8022ea8:	f340 80b6 	ble.w	8023018 <_svfprintf_r+0x9e0>
 8022eac:	f1bb 0f00 	cmp.w	fp, #0
 8022eb0:	d011      	beq.n	8022ed6 <_svfprintf_r+0x89e>
 8022eb2:	3101      	adds	r1, #1
 8022eb4:	f248 202c 	movw	r0, #33324	; 0x822c
 8022eb8:	3410      	adds	r4, #16
 8022eba:	f6c0 0002 	movt	r0, #2050	; 0x802
 8022ebe:	2907      	cmp	r1, #7
 8022ec0:	e886 0081 	stmia.w	r6, {r0, r7}
 8022ec4:	9427      	str	r4, [sp, #156]	; 0x9c
 8022ec6:	9126      	str	r1, [sp, #152]	; 0x98
 8022ec8:	f300 83d7 	bgt.w	802367a <_svfprintf_r+0x1042>
 8022ecc:	3608      	adds	r6, #8
 8022ece:	3d10      	subs	r5, #16
 8022ed0:	2d10      	cmp	r5, #16
 8022ed2:	f340 80a1 	ble.w	8023018 <_svfprintf_r+0x9e0>
 8022ed6:	4632      	mov	r2, r6
 8022ed8:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8022edc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8022ede:	e018      	b.n	8022f12 <_svfprintf_r+0x8da>
 8022ee0:	080281fc 	.word	0x080281fc
 8022ee4:	0802821c 	.word	0x0802821c
 8022ee8:	0802822c 	.word	0x0802822c
 8022eec:	3208      	adds	r2, #8
 8022eee:	1c41      	adds	r1, r0, #1
 8022ef0:	f248 202c 	movw	r0, #33324	; 0x822c
 8022ef4:	3410      	adds	r4, #16
 8022ef6:	f6c0 0002 	movt	r0, #2050	; 0x802
 8022efa:	3d10      	subs	r5, #16
 8022efc:	2907      	cmp	r1, #7
 8022efe:	e882 0081 	stmia.w	r2, {r0, r7}
 8022f02:	9126      	str	r1, [sp, #152]	; 0x98
 8022f04:	9427      	str	r4, [sp, #156]	; 0x9c
 8022f06:	dc77      	bgt.n	8022ff8 <_svfprintf_r+0x9c0>
 8022f08:	3d10      	subs	r5, #16
 8022f0a:	3208      	adds	r2, #8
 8022f0c:	2d10      	cmp	r5, #16
 8022f0e:	f340 8082 	ble.w	8023016 <_svfprintf_r+0x9de>
 8022f12:	1c48      	adds	r0, r1, #1
 8022f14:	f248 212c 	movw	r1, #33324	; 0x822c
 8022f18:	3410      	adds	r4, #16
 8022f1a:	f6c0 0102 	movt	r1, #2050	; 0x802
 8022f1e:	2807      	cmp	r0, #7
 8022f20:	e882 0082 	stmia.w	r2, {r1, r7}
 8022f24:	9427      	str	r4, [sp, #156]	; 0x9c
 8022f26:	9026      	str	r0, [sp, #152]	; 0x98
 8022f28:	dde0      	ble.n	8022eec <_svfprintf_r+0x8b4>
 8022f2a:	4658      	mov	r0, fp
 8022f2c:	4631      	mov	r1, r6
 8022f2e:	aa25      	add	r2, sp, #148	; 0x94
 8022f30:	f003 fb94 	bl	802665c <__ssprint_r>
 8022f34:	2800      	cmp	r0, #0
 8022f36:	f47f ad3e 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8022f3a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8022f3c:	9826      	ldr	r0, [sp, #152]	; 0x98
 8022f3e:	aa32      	add	r2, sp, #200	; 0xc8
 8022f40:	e7d5      	b.n	8022eee <_svfprintf_r+0x8b6>
 8022f42:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8022f44:	2d01      	cmp	r5, #1
 8022f46:	f340 847b 	ble.w	8023840 <_svfprintf_r+0x1208>
 8022f4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8022f4c:	6037      	str	r7, [r6, #0]
 8022f4e:	1c5d      	adds	r5, r3, #1
 8022f50:	3401      	adds	r4, #1
 8022f52:	2101      	movs	r1, #1
 8022f54:	2d07      	cmp	r5, #7
 8022f56:	6071      	str	r1, [r6, #4]
 8022f58:	9427      	str	r4, [sp, #156]	; 0x9c
 8022f5a:	9526      	str	r5, [sp, #152]	; 0x98
 8022f5c:	f300 847b 	bgt.w	8023856 <_svfprintf_r+0x121e>
 8022f60:	3608      	adds	r6, #8
 8022f62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8022f64:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8022f66:	3501      	adds	r5, #1
 8022f68:	18e4      	adds	r4, r4, r3
 8022f6a:	2d07      	cmp	r5, #7
 8022f6c:	e886 0009 	stmia.w	r6, {r0, r3}
 8022f70:	9427      	str	r4, [sp, #156]	; 0x9c
 8022f72:	9526      	str	r5, [sp, #152]	; 0x98
 8022f74:	f300 847c 	bgt.w	8023870 <_svfprintf_r+0x1238>
 8022f78:	3608      	adds	r6, #8
 8022f7a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8022f7e:	2200      	movs	r2, #0
 8022f80:	2300      	movs	r3, #0
 8022f82:	f7fe fda1 	bl	8021ac8 <__aeabi_dcmpeq>
 8022f86:	2800      	cmp	r0, #0
 8022f88:	f040 82d7 	bne.w	802353a <_svfprintf_r+0xf02>
 8022f8c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8022f8e:	3701      	adds	r7, #1
 8022f90:	1e50      	subs	r0, r2, #1
 8022f92:	1824      	adds	r4, r4, r0
 8022f94:	3501      	adds	r5, #1
 8022f96:	6037      	str	r7, [r6, #0]
 8022f98:	2d07      	cmp	r5, #7
 8022f9a:	6070      	str	r0, [r6, #4]
 8022f9c:	9427      	str	r4, [sp, #156]	; 0x9c
 8022f9e:	9526      	str	r5, [sp, #152]	; 0x98
 8022fa0:	f300 8186 	bgt.w	80232b0 <_svfprintf_r+0xc78>
 8022fa4:	3608      	adds	r6, #8
 8022fa6:	9819      	ldr	r0, [sp, #100]	; 0x64
 8022fa8:	3501      	adds	r5, #1
 8022faa:	1824      	adds	r4, r4, r0
 8022fac:	ab21      	add	r3, sp, #132	; 0x84
 8022fae:	2d07      	cmp	r5, #7
 8022fb0:	6033      	str	r3, [r6, #0]
 8022fb2:	6070      	str	r0, [r6, #4]
 8022fb4:	9427      	str	r4, [sp, #156]	; 0x9c
 8022fb6:	9526      	str	r5, [sp, #152]	; 0x98
 8022fb8:	f77f af50 	ble.w	8022e5c <_svfprintf_r+0x824>
 8022fbc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8022fbe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8022fc0:	aa25      	add	r2, sp, #148	; 0x94
 8022fc2:	f003 fb4b 	bl	802665c <__ssprint_r>
 8022fc6:	2800      	cmp	r0, #0
 8022fc8:	f47f acf5 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8022fcc:	9a08      	ldr	r2, [sp, #32]
 8022fce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8022fd0:	0753      	lsls	r3, r2, #29
 8022fd2:	ae32      	add	r6, sp, #200	; 0xc8
 8022fd4:	f53f af47 	bmi.w	8022e66 <_svfprintf_r+0x82e>
 8022fd8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8022fda:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8022fdc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8022fde:	4291      	cmp	r1, r2
 8022fe0:	bfac      	ite	ge
 8022fe2:	1840      	addge	r0, r0, r1
 8022fe4:	1880      	addlt	r0, r0, r2
 8022fe6:	900f      	str	r0, [sp, #60]	; 0x3c
 8022fe8:	2c00      	cmp	r4, #0
 8022fea:	f040 816d 	bne.w	80232c8 <_svfprintf_r+0xc90>
 8022fee:	2400      	movs	r4, #0
 8022ff0:	9426      	str	r4, [sp, #152]	; 0x98
 8022ff2:	ae32      	add	r6, sp, #200	; 0xc8
 8022ff4:	f7ff bb4b 	b.w	802268e <_svfprintf_r+0x56>
 8022ff8:	4658      	mov	r0, fp
 8022ffa:	4631      	mov	r1, r6
 8022ffc:	aa25      	add	r2, sp, #148	; 0x94
 8022ffe:	f003 fb2d 	bl	802665c <__ssprint_r>
 8023002:	2800      	cmp	r0, #0
 8023004:	f47f acd7 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023008:	3d10      	subs	r5, #16
 802300a:	2d10      	cmp	r5, #16
 802300c:	aa32      	add	r2, sp, #200	; 0xc8
 802300e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023010:	9926      	ldr	r1, [sp, #152]	; 0x98
 8023012:	f73f af7e 	bgt.w	8022f12 <_svfprintf_r+0x8da>
 8023016:	4616      	mov	r6, r2
 8023018:	1c4b      	adds	r3, r1, #1
 802301a:	192c      	adds	r4, r5, r4
 802301c:	2b07      	cmp	r3, #7
 802301e:	f8c6 8000 	str.w	r8, [r6]
 8023022:	6075      	str	r5, [r6, #4]
 8023024:	9427      	str	r4, [sp, #156]	; 0x9c
 8023026:	9326      	str	r3, [sp, #152]	; 0x98
 8023028:	ddd6      	ble.n	8022fd8 <_svfprintf_r+0x9a0>
 802302a:	980c      	ldr	r0, [sp, #48]	; 0x30
 802302c:	990a      	ldr	r1, [sp, #40]	; 0x28
 802302e:	aa25      	add	r2, sp, #148	; 0x94
 8023030:	f003 fb14 	bl	802665c <__ssprint_r>
 8023034:	2800      	cmp	r0, #0
 8023036:	f47f acbe 	bne.w	80229b6 <_svfprintf_r+0x37e>
 802303a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 802303c:	e7cc      	b.n	8022fd8 <_svfprintf_r+0x9a0>
 802303e:	2b01      	cmp	r3, #1
 8023040:	f000 81a8 	beq.w	8023394 <_svfprintf_r+0xd5c>
 8023044:	2b02      	cmp	r3, #2
 8023046:	f10d 0cc7 	add.w	ip, sp, #199	; 0xc7
 802304a:	f000 8187 	beq.w	802335c <_svfprintf_r+0xd24>
 802304e:	2307      	movs	r3, #7
 8023050:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8023054:	ea04 0003 	and.w	r0, r4, r3
 8023058:	ea4e 7b45 	orr.w	fp, lr, r5, lsl #29
 802305c:	08e9      	lsrs	r1, r5, #3
 802305e:	3030      	adds	r0, #48	; 0x30
 8023060:	465c      	mov	r4, fp
 8023062:	460d      	mov	r5, r1
 8023064:	b2c0      	uxtb	r0, r0
 8023066:	ea54 0105 	orrs.w	r1, r4, r5
 802306a:	4667      	mov	r7, ip
 802306c:	f88c 0000 	strb.w	r0, [ip]
 8023070:	f10c 3cff 	add.w	ip, ip, #4294967295
 8023074:	d1ec      	bne.n	8023050 <_svfprintf_r+0xa18>
 8023076:	9a08      	ldr	r2, [sp, #32]
 8023078:	07d4      	lsls	r4, r2, #31
 802307a:	463b      	mov	r3, r7
 802307c:	d505      	bpl.n	802308a <_svfprintf_r+0xa52>
 802307e:	2830      	cmp	r0, #48	; 0x30
 8023080:	d003      	beq.n	802308a <_svfprintf_r+0xa52>
 8023082:	2430      	movs	r4, #48	; 0x30
 8023084:	4667      	mov	r7, ip
 8023086:	f803 4c01 	strb.w	r4, [r3, #-1]
 802308a:	9c07      	ldr	r4, [sp, #28]
 802308c:	1be2      	subs	r2, r4, r7
 802308e:	920e      	str	r2, [sp, #56]	; 0x38
 8023090:	f7ff bbf6 	b.w	8022880 <_svfprintf_r+0x248>
 8023094:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8023098:	f77f af53 	ble.w	8022f42 <_svfprintf_r+0x90a>
 802309c:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 80230a0:	2200      	movs	r2, #0
 80230a2:	2300      	movs	r3, #0
 80230a4:	f7fe fd10 	bl	8021ac8 <__aeabi_dcmpeq>
 80230a8:	2800      	cmp	r0, #0
 80230aa:	f000 81ac 	beq.w	8023406 <_svfprintf_r+0xdce>
 80230ae:	9826      	ldr	r0, [sp, #152]	; 0x98
 80230b0:	49a8      	ldr	r1, [pc, #672]	; (8023354 <_svfprintf_r+0xd1c>)
 80230b2:	1c43      	adds	r3, r0, #1
 80230b4:	3401      	adds	r4, #1
 80230b6:	2201      	movs	r2, #1
 80230b8:	2b07      	cmp	r3, #7
 80230ba:	6031      	str	r1, [r6, #0]
 80230bc:	6072      	str	r2, [r6, #4]
 80230be:	9427      	str	r4, [sp, #156]	; 0x9c
 80230c0:	9326      	str	r3, [sp, #152]	; 0x98
 80230c2:	f300 844d 	bgt.w	8023960 <_svfprintf_r+0x1328>
 80230c6:	3608      	adds	r6, #8
 80230c8:	981e      	ldr	r0, [sp, #120]	; 0x78
 80230ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80230cc:	4298      	cmp	r0, r3
 80230ce:	db03      	blt.n	80230d8 <_svfprintf_r+0xaa0>
 80230d0:	9908      	ldr	r1, [sp, #32]
 80230d2:	07cb      	lsls	r3, r1, #31
 80230d4:	f57f aec3 	bpl.w	8022e5e <_svfprintf_r+0x826>
 80230d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80230da:	9815      	ldr	r0, [sp, #84]	; 0x54
 80230dc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80230de:	6070      	str	r0, [r6, #4]
 80230e0:	1c59      	adds	r1, r3, #1
 80230e2:	1824      	adds	r4, r4, r0
 80230e4:	2907      	cmp	r1, #7
 80230e6:	6032      	str	r2, [r6, #0]
 80230e8:	9427      	str	r4, [sp, #156]	; 0x9c
 80230ea:	9126      	str	r1, [sp, #152]	; 0x98
 80230ec:	f300 8579 	bgt.w	8023be2 <_svfprintf_r+0x15aa>
 80230f0:	3608      	adds	r6, #8
 80230f2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80230f4:	3d01      	subs	r5, #1
 80230f6:	2d00      	cmp	r5, #0
 80230f8:	f77f aeb1 	ble.w	8022e5e <_svfprintf_r+0x826>
 80230fc:	2d10      	cmp	r5, #16
 80230fe:	f340 8288 	ble.w	8023612 <_svfprintf_r+0xfda>
 8023102:	9826      	ldr	r0, [sp, #152]	; 0x98
 8023104:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8023106:	f8c6 9000 	str.w	r9, [r6]
 802310a:	2710      	movs	r7, #16
 802310c:	1c41      	adds	r1, r0, #1
 802310e:	f1a2 0e12 	sub.w	lr, r2, #18
 8023112:	19e4      	adds	r4, r4, r7
 8023114:	2907      	cmp	r1, #7
 8023116:	6077      	str	r7, [r6, #4]
 8023118:	f8df b23c 	ldr.w	fp, [pc, #572]	; 8023358 <_svfprintf_r+0xd20>
 802311c:	9427      	str	r4, [sp, #156]	; 0x9c
 802311e:	9126      	str	r1, [sp, #152]	; 0x98
 8023120:	f3ce 1800 	ubfx	r8, lr, #4, #1
 8023124:	f300 8610 	bgt.w	8023d48 <_svfprintf_r+0x1710>
 8023128:	3608      	adds	r6, #8
 802312a:	3d10      	subs	r5, #16
 802312c:	2d10      	cmp	r5, #16
 802312e:	f340 8273 	ble.w	8023618 <_svfprintf_r+0xfe0>
 8023132:	f1b8 0f00 	cmp.w	r8, #0
 8023136:	d00e      	beq.n	8023156 <_svfprintf_r+0xb1e>
 8023138:	3101      	adds	r1, #1
 802313a:	3410      	adds	r4, #16
 802313c:	2907      	cmp	r1, #7
 802313e:	f8c6 9000 	str.w	r9, [r6]
 8023142:	6077      	str	r7, [r6, #4]
 8023144:	9427      	str	r4, [sp, #156]	; 0x9c
 8023146:	9126      	str	r1, [sp, #152]	; 0x98
 8023148:	f300 860b 	bgt.w	8023d62 <_svfprintf_r+0x172a>
 802314c:	3608      	adds	r6, #8
 802314e:	3d10      	subs	r5, #16
 8023150:	2d10      	cmp	r5, #16
 8023152:	f340 8261 	ble.w	8023618 <_svfprintf_r+0xfe0>
 8023156:	4620      	mov	r0, r4
 8023158:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 802315c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 802315e:	e010      	b.n	8023182 <_svfprintf_r+0xb4a>
 8023160:	3608      	adds	r6, #8
 8023162:	1c59      	adds	r1, r3, #1
 8023164:	3010      	adds	r0, #16
 8023166:	3d10      	subs	r5, #16
 8023168:	2907      	cmp	r1, #7
 802316a:	f8c6 9000 	str.w	r9, [r6]
 802316e:	6077      	str	r7, [r6, #4]
 8023170:	9126      	str	r1, [sp, #152]	; 0x98
 8023172:	9027      	str	r0, [sp, #156]	; 0x9c
 8023174:	f300 811f 	bgt.w	80233b6 <_svfprintf_r+0xd7e>
 8023178:	3608      	adds	r6, #8
 802317a:	3d10      	subs	r5, #16
 802317c:	2d10      	cmp	r5, #16
 802317e:	f340 83e8 	ble.w	8023952 <_svfprintf_r+0x131a>
 8023182:	1c4b      	adds	r3, r1, #1
 8023184:	3010      	adds	r0, #16
 8023186:	2b07      	cmp	r3, #7
 8023188:	f8c6 9000 	str.w	r9, [r6]
 802318c:	6077      	str	r7, [r6, #4]
 802318e:	9027      	str	r0, [sp, #156]	; 0x9c
 8023190:	9326      	str	r3, [sp, #152]	; 0x98
 8023192:	dde5      	ble.n	8023160 <_svfprintf_r+0xb28>
 8023194:	4640      	mov	r0, r8
 8023196:	4621      	mov	r1, r4
 8023198:	aa25      	add	r2, sp, #148	; 0x94
 802319a:	f003 fa5f 	bl	802665c <__ssprint_r>
 802319e:	2800      	cmp	r0, #0
 80231a0:	f47f ac09 	bne.w	80229b6 <_svfprintf_r+0x37e>
 80231a4:	9827      	ldr	r0, [sp, #156]	; 0x9c
 80231a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80231a8:	ae32      	add	r6, sp, #200	; 0xc8
 80231aa:	e7da      	b.n	8023162 <_svfprintf_r+0xb2a>
 80231ac:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80231ae:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80231b0:	1a2d      	subs	r5, r5, r0
 80231b2:	2d00      	cmp	r5, #0
 80231b4:	f77f adcd 	ble.w	8022d52 <_svfprintf_r+0x71a>
 80231b8:	2d10      	cmp	r5, #16
 80231ba:	f340 86a8 	ble.w	8023f0e <_svfprintf_r+0x18d6>
 80231be:	9826      	ldr	r0, [sp, #152]	; 0x98
 80231c0:	4a65      	ldr	r2, [pc, #404]	; (8023358 <_svfprintf_r+0xd20>)
 80231c2:	f8c6 9000 	str.w	r9, [r6]
 80231c6:	f04f 0b10 	mov.w	fp, #16
 80231ca:	3001      	adds	r0, #1
 80231cc:	f1a5 0311 	sub.w	r3, r5, #17
 80231d0:	445c      	add	r4, fp
 80231d2:	2807      	cmp	r0, #7
 80231d4:	f8c6 b004 	str.w	fp, [r6, #4]
 80231d8:	9209      	str	r2, [sp, #36]	; 0x24
 80231da:	9427      	str	r4, [sp, #156]	; 0x9c
 80231dc:	9026      	str	r0, [sp, #152]	; 0x98
 80231de:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80231e2:	f300 8313 	bgt.w	802380c <_svfprintf_r+0x11d4>
 80231e6:	3608      	adds	r6, #8
 80231e8:	3d10      	subs	r5, #16
 80231ea:	2d10      	cmp	r5, #16
 80231ec:	dd48      	ble.n	8023280 <_svfprintf_r+0xc48>
 80231ee:	b163      	cbz	r3, 802320a <_svfprintf_r+0xbd2>
 80231f0:	3001      	adds	r0, #1
 80231f2:	3410      	adds	r4, #16
 80231f4:	2807      	cmp	r0, #7
 80231f6:	e886 0a00 	stmia.w	r6, {r9, fp}
 80231fa:	9427      	str	r4, [sp, #156]	; 0x9c
 80231fc:	9026      	str	r0, [sp, #152]	; 0x98
 80231fe:	f300 8313 	bgt.w	8023828 <_svfprintf_r+0x11f0>
 8023202:	3608      	adds	r6, #8
 8023204:	3d10      	subs	r5, #16
 8023206:	2d10      	cmp	r5, #16
 8023208:	dd3a      	ble.n	8023280 <_svfprintf_r+0xc48>
 802320a:	4621      	mov	r1, r4
 802320c:	4632      	mov	r2, r6
 802320e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8023210:	462e      	mov	r6, r5
 8023212:	4603      	mov	r3, r0
 8023214:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8023216:	e00d      	b.n	8023234 <_svfprintf_r+0xbfc>
 8023218:	3208      	adds	r2, #8
 802321a:	1c43      	adds	r3, r0, #1
 802321c:	3110      	adds	r1, #16
 802321e:	3e10      	subs	r6, #16
 8023220:	2b07      	cmp	r3, #7
 8023222:	e882 0a00 	stmia.w	r2, {r9, fp}
 8023226:	9326      	str	r3, [sp, #152]	; 0x98
 8023228:	9127      	str	r1, [sp, #156]	; 0x9c
 802322a:	dc17      	bgt.n	802325c <_svfprintf_r+0xc24>
 802322c:	3e10      	subs	r6, #16
 802322e:	3208      	adds	r2, #8
 8023230:	2e10      	cmp	r6, #16
 8023232:	dd21      	ble.n	8023278 <_svfprintf_r+0xc40>
 8023234:	1c58      	adds	r0, r3, #1
 8023236:	3110      	adds	r1, #16
 8023238:	2807      	cmp	r0, #7
 802323a:	e882 0a00 	stmia.w	r2, {r9, fp}
 802323e:	9127      	str	r1, [sp, #156]	; 0x9c
 8023240:	9026      	str	r0, [sp, #152]	; 0x98
 8023242:	dde9      	ble.n	8023218 <_svfprintf_r+0xbe0>
 8023244:	4620      	mov	r0, r4
 8023246:	4629      	mov	r1, r5
 8023248:	aa25      	add	r2, sp, #148	; 0x94
 802324a:	f003 fa07 	bl	802665c <__ssprint_r>
 802324e:	2800      	cmp	r0, #0
 8023250:	f47f abb1 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023254:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8023256:	9826      	ldr	r0, [sp, #152]	; 0x98
 8023258:	aa32      	add	r2, sp, #200	; 0xc8
 802325a:	e7de      	b.n	802321a <_svfprintf_r+0xbe2>
 802325c:	4620      	mov	r0, r4
 802325e:	4629      	mov	r1, r5
 8023260:	aa25      	add	r2, sp, #148	; 0x94
 8023262:	f003 f9fb 	bl	802665c <__ssprint_r>
 8023266:	2800      	cmp	r0, #0
 8023268:	f47f aba5 	bne.w	80229b6 <_svfprintf_r+0x37e>
 802326c:	3e10      	subs	r6, #16
 802326e:	2e10      	cmp	r6, #16
 8023270:	aa32      	add	r2, sp, #200	; 0xc8
 8023272:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8023274:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8023276:	dcdd      	bgt.n	8023234 <_svfprintf_r+0xbfc>
 8023278:	4635      	mov	r5, r6
 802327a:	460c      	mov	r4, r1
 802327c:	4616      	mov	r6, r2
 802327e:	4618      	mov	r0, r3
 8023280:	1c41      	adds	r1, r0, #1
 8023282:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8023284:	1964      	adds	r4, r4, r5
 8023286:	2907      	cmp	r1, #7
 8023288:	e886 0028 	stmia.w	r6, {r3, r5}
 802328c:	9427      	str	r4, [sp, #156]	; 0x9c
 802328e:	9126      	str	r1, [sp, #152]	; 0x98
 8023290:	f300 8300 	bgt.w	8023894 <_svfprintf_r+0x125c>
 8023294:	3608      	adds	r6, #8
 8023296:	e55c      	b.n	8022d52 <_svfprintf_r+0x71a>
 8023298:	4a2f      	ldr	r2, [pc, #188]	; (8023358 <_svfprintf_r+0xd20>)
 802329a:	9209      	str	r2, [sp, #36]	; 0x24
 802329c:	3501      	adds	r5, #1
 802329e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80232a0:	19e4      	adds	r4, r4, r7
 80232a2:	2d07      	cmp	r5, #7
 80232a4:	e886 0088 	stmia.w	r6, {r3, r7}
 80232a8:	9427      	str	r4, [sp, #156]	; 0x9c
 80232aa:	9526      	str	r5, [sp, #152]	; 0x98
 80232ac:	f77f ae7a 	ble.w	8022fa4 <_svfprintf_r+0x96c>
 80232b0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80232b2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80232b4:	aa25      	add	r2, sp, #148	; 0x94
 80232b6:	f003 f9d1 	bl	802665c <__ssprint_r>
 80232ba:	2800      	cmp	r0, #0
 80232bc:	f47f ab7b 	bne.w	80229b6 <_svfprintf_r+0x37e>
 80232c0:	ae32      	add	r6, sp, #200	; 0xc8
 80232c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80232c4:	9d26      	ldr	r5, [sp, #152]	; 0x98
 80232c6:	e66e      	b.n	8022fa6 <_svfprintf_r+0x96e>
 80232c8:	980c      	ldr	r0, [sp, #48]	; 0x30
 80232ca:	990a      	ldr	r1, [sp, #40]	; 0x28
 80232cc:	aa25      	add	r2, sp, #148	; 0x94
 80232ce:	f003 f9c5 	bl	802665c <__ssprint_r>
 80232d2:	2800      	cmp	r0, #0
 80232d4:	f43f ae8b 	beq.w	8022fee <_svfprintf_r+0x9b6>
 80232d8:	f7ff bb6d 	b.w	80229b6 <_svfprintf_r+0x37e>
 80232dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80232de:	990a      	ldr	r1, [sp, #40]	; 0x28
 80232e0:	9306      	str	r3, [sp, #24]
 80232e2:	aa25      	add	r2, sp, #148	; 0x94
 80232e4:	f003 f9ba 	bl	802665c <__ssprint_r>
 80232e8:	9b06      	ldr	r3, [sp, #24]
 80232ea:	2800      	cmp	r0, #0
 80232ec:	f47f ab63 	bne.w	80229b6 <_svfprintf_r+0x37e>
 80232f0:	ae32      	add	r6, sp, #200	; 0xc8
 80232f2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80232f4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80232f6:	e549      	b.n	8022d8c <_svfprintf_r+0x754>
 80232f8:	980c      	ldr	r0, [sp, #48]	; 0x30
 80232fa:	990a      	ldr	r1, [sp, #40]	; 0x28
 80232fc:	aa25      	add	r2, sp, #148	; 0x94
 80232fe:	f003 f9ad 	bl	802665c <__ssprint_r>
 8023302:	2800      	cmp	r0, #0
 8023304:	f47f ab57 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023308:	ae32      	add	r6, sp, #200	; 0xc8
 802330a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 802330c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 802330e:	e54b      	b.n	8022da8 <_svfprintf_r+0x770>
 8023310:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023312:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023314:	aa25      	add	r2, sp, #148	; 0x94
 8023316:	f003 f9a1 	bl	802665c <__ssprint_r>
 802331a:	2800      	cmp	r0, #0
 802331c:	f47f ab4b 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023320:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023322:	ae32      	add	r6, sp, #200	; 0xc8
 8023324:	e58a      	b.n	8022e3c <_svfprintf_r+0x804>
 8023326:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023328:	990a      	ldr	r1, [sp, #40]	; 0x28
 802332a:	aa25      	add	r2, sp, #148	; 0x94
 802332c:	f003 f996 	bl	802665c <__ssprint_r>
 8023330:	2800      	cmp	r0, #0
 8023332:	f47f ab40 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023336:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023338:	ae32      	add	r6, sp, #200	; 0xc8
 802333a:	e4f7      	b.n	8022d2c <_svfprintf_r+0x6f4>
 802333c:	980c      	ldr	r0, [sp, #48]	; 0x30
 802333e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023340:	aa25      	add	r2, sp, #148	; 0x94
 8023342:	f003 f98b 	bl	802665c <__ssprint_r>
 8023346:	2800      	cmp	r0, #0
 8023348:	f47f ab35 	bne.w	80229b6 <_svfprintf_r+0x37e>
 802334c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 802334e:	ae32      	add	r6, sp, #200	; 0xc8
 8023350:	e4fb      	b.n	8022d4a <_svfprintf_r+0x712>
 8023352:	bf00      	nop
 8023354:	08028218 	.word	0x08028218
 8023358:	0802821c 	.word	0x0802821c
 802335c:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
 8023360:	960b      	str	r6, [sp, #44]	; 0x2c
 8023362:	210f      	movs	r1, #15
 8023364:	ea04 0601 	and.w	r6, r4, r1
 8023368:	eb0e 0006 	add.w	r0, lr, r6
 802336c:	0927      	lsrs	r7, r4, #4
 802336e:	092a      	lsrs	r2, r5, #4
 8023370:	ea47 7405 	orr.w	r4, r7, r5, lsl #28
 8023374:	7803      	ldrb	r3, [r0, #0]
 8023376:	4615      	mov	r5, r2
 8023378:	ea54 0205 	orrs.w	r2, r4, r5
 802337c:	4667      	mov	r7, ip
 802337e:	f88c 3000 	strb.w	r3, [ip]
 8023382:	f10c 3cff 	add.w	ip, ip, #4294967295
 8023386:	d1ed      	bne.n	8023364 <_svfprintf_r+0xd2c>
 8023388:	9907      	ldr	r1, [sp, #28]
 802338a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 802338c:	1bc8      	subs	r0, r1, r7
 802338e:	900e      	str	r0, [sp, #56]	; 0x38
 8023390:	f7ff ba76 	b.w	8022880 <_svfprintf_r+0x248>
 8023394:	2d00      	cmp	r5, #0
 8023396:	bf08      	it	eq
 8023398:	2c0a      	cmpeq	r4, #10
 802339a:	f080 8154 	bcs.w	8023646 <_svfprintf_r+0x100e>
 802339e:	af42      	add	r7, sp, #264	; 0x108
 80233a0:	3430      	adds	r4, #48	; 0x30
 80233a2:	f807 4d41 	strb.w	r4, [r7, #-65]!
 80233a6:	9b07      	ldr	r3, [sp, #28]
 80233a8:	1bd9      	subs	r1, r3, r7
 80233aa:	910e      	str	r1, [sp, #56]	; 0x38
 80233ac:	f7ff ba68 	b.w	8022880 <_svfprintf_r+0x248>
 80233b0:	2302      	movs	r3, #2
 80233b2:	f7ff ba2c 	b.w	802280e <_svfprintf_r+0x1d6>
 80233b6:	4640      	mov	r0, r8
 80233b8:	4621      	mov	r1, r4
 80233ba:	aa25      	add	r2, sp, #148	; 0x94
 80233bc:	f003 f94e 	bl	802665c <__ssprint_r>
 80233c0:	2800      	cmp	r0, #0
 80233c2:	f47f aaf8 	bne.w	80229b6 <_svfprintf_r+0x37e>
 80233c6:	ae32      	add	r6, sp, #200	; 0xc8
 80233c8:	9827      	ldr	r0, [sp, #156]	; 0x9c
 80233ca:	9926      	ldr	r1, [sp, #152]	; 0x98
 80233cc:	e6d5      	b.n	802317a <_svfprintf_r+0xb42>
 80233ce:	980c      	ldr	r0, [sp, #48]	; 0x30
 80233d0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80233d2:	9306      	str	r3, [sp, #24]
 80233d4:	aa25      	add	r2, sp, #148	; 0x94
 80233d6:	f003 f941 	bl	802665c <__ssprint_r>
 80233da:	9b06      	ldr	r3, [sp, #24]
 80233dc:	2800      	cmp	r0, #0
 80233de:	f47f aaea 	bne.w	80229b6 <_svfprintf_r+0x37e>
 80233e2:	ae32      	add	r6, sp, #200	; 0xc8
 80233e4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80233e6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80233e8:	f7ff ba82 	b.w	80228f0 <_svfprintf_r+0x2b8>
 80233ec:	980c      	ldr	r0, [sp, #48]	; 0x30
 80233ee:	990a      	ldr	r1, [sp, #40]	; 0x28
 80233f0:	aa25      	add	r2, sp, #148	; 0x94
 80233f2:	f003 f933 	bl	802665c <__ssprint_r>
 80233f6:	2800      	cmp	r0, #0
 80233f8:	f47f aadd 	bne.w	80229b6 <_svfprintf_r+0x37e>
 80233fc:	ae32      	add	r6, sp, #200	; 0xc8
 80233fe:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8023400:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8023402:	f7ff ba88 	b.w	8022916 <_svfprintf_r+0x2de>
 8023406:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8023408:	2d00      	cmp	r5, #0
 802340a:	f340 82b5 	ble.w	8023978 <_svfprintf_r+0x1340>
 802340e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8023410:	9914      	ldr	r1, [sp, #80]	; 0x50
 8023412:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8023414:	428d      	cmp	r5, r1
 8023416:	bfa8      	it	ge
 8023418:	460d      	movge	r5, r1
 802341a:	18b8      	adds	r0, r7, r2
 802341c:	2d00      	cmp	r5, #0
 802341e:	9009      	str	r0, [sp, #36]	; 0x24
 8023420:	dd0a      	ble.n	8023438 <_svfprintf_r+0xe00>
 8023422:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8023424:	6037      	str	r7, [r6, #0]
 8023426:	1c59      	adds	r1, r3, #1
 8023428:	1964      	adds	r4, r4, r5
 802342a:	2907      	cmp	r1, #7
 802342c:	6075      	str	r5, [r6, #4]
 802342e:	9427      	str	r4, [sp, #156]	; 0x9c
 8023430:	9126      	str	r1, [sp, #152]	; 0x98
 8023432:	f300 847d 	bgt.w	8023d30 <_svfprintf_r+0x16f8>
 8023436:	3608      	adds	r6, #8
 8023438:	9a14      	ldr	r2, [sp, #80]	; 0x50
 802343a:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 802343e:	1b55      	subs	r5, r2, r5
 8023440:	2d00      	cmp	r5, #0
 8023442:	f340 814f 	ble.w	80236e4 <_svfprintf_r+0x10ac>
 8023446:	2d10      	cmp	r5, #16
 8023448:	f340 8274 	ble.w	8023934 <_svfprintf_r+0x12fc>
 802344c:	9926      	ldr	r1, [sp, #152]	; 0x98
 802344e:	4b9f      	ldr	r3, [pc, #636]	; (80236cc <_svfprintf_r+0x1094>)
 8023450:	f8c6 9000 	str.w	r9, [r6]
 8023454:	f04f 0810 	mov.w	r8, #16
 8023458:	3101      	adds	r1, #1
 802345a:	f1a5 0e11 	sub.w	lr, r5, #17
 802345e:	4444      	add	r4, r8
 8023460:	2907      	cmp	r1, #7
 8023462:	f8c6 8004 	str.w	r8, [r6, #4]
 8023466:	930e      	str	r3, [sp, #56]	; 0x38
 8023468:	9427      	str	r4, [sp, #156]	; 0x9c
 802346a:	9126      	str	r1, [sp, #152]	; 0x98
 802346c:	f3ce 1b00 	ubfx	fp, lr, #4, #1
 8023470:	f300 8451 	bgt.w	8023d16 <_svfprintf_r+0x16de>
 8023474:	3608      	adds	r6, #8
 8023476:	3d10      	subs	r5, #16
 8023478:	2d10      	cmp	r5, #16
 802347a:	f340 825e 	ble.w	802393a <_svfprintf_r+0x1302>
 802347e:	f1bb 0f00 	cmp.w	fp, #0
 8023482:	d00f      	beq.n	80234a4 <_svfprintf_r+0xe6c>
 8023484:	3101      	adds	r1, #1
 8023486:	3410      	adds	r4, #16
 8023488:	2907      	cmp	r1, #7
 802348a:	f8c6 9000 	str.w	r9, [r6]
 802348e:	f8c6 8004 	str.w	r8, [r6, #4]
 8023492:	9427      	str	r4, [sp, #156]	; 0x9c
 8023494:	9126      	str	r1, [sp, #152]	; 0x98
 8023496:	f300 8471 	bgt.w	8023d7c <_svfprintf_r+0x1744>
 802349a:	3608      	adds	r6, #8
 802349c:	3d10      	subs	r5, #16
 802349e:	2d10      	cmp	r5, #16
 80234a0:	f340 824b 	ble.w	802393a <_svfprintf_r+0x1302>
 80234a4:	4620      	mov	r0, r4
 80234a6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 80234aa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80234ac:	e012      	b.n	80234d4 <_svfprintf_r+0xe9c>
 80234ae:	f106 0208 	add.w	r2, r6, #8
 80234b2:	1c59      	adds	r1, r3, #1
 80234b4:	3010      	adds	r0, #16
 80234b6:	3d10      	subs	r5, #16
 80234b8:	2907      	cmp	r1, #7
 80234ba:	f8c2 9000 	str.w	r9, [r2]
 80234be:	f8c2 8004 	str.w	r8, [r2, #4]
 80234c2:	9126      	str	r1, [sp, #152]	; 0x98
 80234c4:	9027      	str	r0, [sp, #156]	; 0x9c
 80234c6:	dc1b      	bgt.n	8023500 <_svfprintf_r+0xec8>
 80234c8:	f102 0608 	add.w	r6, r2, #8
 80234cc:	3d10      	subs	r5, #16
 80234ce:	2d10      	cmp	r5, #16
 80234d0:	f340 8407 	ble.w	8023ce2 <_svfprintf_r+0x16aa>
 80234d4:	1c4b      	adds	r3, r1, #1
 80234d6:	3010      	adds	r0, #16
 80234d8:	2b07      	cmp	r3, #7
 80234da:	f8c6 9000 	str.w	r9, [r6]
 80234de:	f8c6 8004 	str.w	r8, [r6, #4]
 80234e2:	9027      	str	r0, [sp, #156]	; 0x9c
 80234e4:	9326      	str	r3, [sp, #152]	; 0x98
 80234e6:	dde2      	ble.n	80234ae <_svfprintf_r+0xe76>
 80234e8:	4658      	mov	r0, fp
 80234ea:	4621      	mov	r1, r4
 80234ec:	aa25      	add	r2, sp, #148	; 0x94
 80234ee:	f003 f8b5 	bl	802665c <__ssprint_r>
 80234f2:	2800      	cmp	r0, #0
 80234f4:	f47f aa5f 	bne.w	80229b6 <_svfprintf_r+0x37e>
 80234f8:	9827      	ldr	r0, [sp, #156]	; 0x9c
 80234fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80234fc:	aa32      	add	r2, sp, #200	; 0xc8
 80234fe:	e7d8      	b.n	80234b2 <_svfprintf_r+0xe7a>
 8023500:	4658      	mov	r0, fp
 8023502:	4621      	mov	r1, r4
 8023504:	aa25      	add	r2, sp, #148	; 0x94
 8023506:	f003 f8a9 	bl	802665c <__ssprint_r>
 802350a:	2800      	cmp	r0, #0
 802350c:	f47f aa53 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023510:	ae32      	add	r6, sp, #200	; 0xc8
 8023512:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8023514:	9926      	ldr	r1, [sp, #152]	; 0x98
 8023516:	e7d9      	b.n	80234cc <_svfprintf_r+0xe94>
 8023518:	9c09      	ldr	r4, [sp, #36]	; 0x24
 802351a:	af32      	add	r7, sp, #200	; 0xc8
 802351c:	940e      	str	r4, [sp, #56]	; 0x38
 802351e:	f7ff b9af 	b.w	8022880 <_svfprintf_r+0x248>
 8023522:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023524:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023526:	aa25      	add	r2, sp, #148	; 0x94
 8023528:	f003 f898 	bl	802665c <__ssprint_r>
 802352c:	2800      	cmp	r0, #0
 802352e:	f47f aa42 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023532:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023534:	ae32      	add	r6, sp, #200	; 0xc8
 8023536:	f7ff bbe8 	b.w	8022d0a <_svfprintf_r+0x6d2>
 802353a:	9f11      	ldr	r7, [sp, #68]	; 0x44
 802353c:	3f01      	subs	r7, #1
 802353e:	2f00      	cmp	r7, #0
 8023540:	f77f ad31 	ble.w	8022fa6 <_svfprintf_r+0x96e>
 8023544:	2f10      	cmp	r7, #16
 8023546:	f77f aea7 	ble.w	8023298 <_svfprintf_r+0xc60>
 802354a:	9811      	ldr	r0, [sp, #68]	; 0x44
 802354c:	4b5f      	ldr	r3, [pc, #380]	; (80236cc <_svfprintf_r+0x1094>)
 802354e:	f8c6 9000 	str.w	r9, [r6]
 8023552:	f04f 0810 	mov.w	r8, #16
 8023556:	3501      	adds	r5, #1
 8023558:	f1a0 0b12 	sub.w	fp, r0, #18
 802355c:	4444      	add	r4, r8
 802355e:	2d07      	cmp	r5, #7
 8023560:	f8c6 8004 	str.w	r8, [r6, #4]
 8023564:	9309      	str	r3, [sp, #36]	; 0x24
 8023566:	9427      	str	r4, [sp, #156]	; 0x9c
 8023568:	9526      	str	r5, [sp, #152]	; 0x98
 802356a:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 802356e:	f300 83ba 	bgt.w	8023ce6 <_svfprintf_r+0x16ae>
 8023572:	3608      	adds	r6, #8
 8023574:	3f10      	subs	r7, #16
 8023576:	2f10      	cmp	r7, #16
 8023578:	f77f ae90 	ble.w	802329c <_svfprintf_r+0xc64>
 802357c:	f1bb 0f00 	cmp.w	fp, #0
 8023580:	d00f      	beq.n	80235a2 <_svfprintf_r+0xf6a>
 8023582:	3501      	adds	r5, #1
 8023584:	3410      	adds	r4, #16
 8023586:	2d07      	cmp	r5, #7
 8023588:	f8c6 9000 	str.w	r9, [r6]
 802358c:	f8c6 8004 	str.w	r8, [r6, #4]
 8023590:	9427      	str	r4, [sp, #156]	; 0x9c
 8023592:	9526      	str	r5, [sp, #152]	; 0x98
 8023594:	f300 83b3 	bgt.w	8023cfe <_svfprintf_r+0x16c6>
 8023598:	3608      	adds	r6, #8
 802359a:	3f10      	subs	r7, #16
 802359c:	2f10      	cmp	r7, #16
 802359e:	f77f ae7d 	ble.w	802329c <_svfprintf_r+0xc64>
 80235a2:	4621      	mov	r1, r4
 80235a4:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 80235a8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80235aa:	e010      	b.n	80235ce <_svfprintf_r+0xf96>
 80235ac:	3608      	adds	r6, #8
 80235ae:	3501      	adds	r5, #1
 80235b0:	3110      	adds	r1, #16
 80235b2:	3f10      	subs	r7, #16
 80235b4:	2d07      	cmp	r5, #7
 80235b6:	f8c6 9000 	str.w	r9, [r6]
 80235ba:	f8c6 8004 	str.w	r8, [r6, #4]
 80235be:	9127      	str	r1, [sp, #156]	; 0x9c
 80235c0:	9526      	str	r5, [sp, #152]	; 0x98
 80235c2:	dc1a      	bgt.n	80235fa <_svfprintf_r+0xfc2>
 80235c4:	3608      	adds	r6, #8
 80235c6:	3f10      	subs	r7, #16
 80235c8:	2f10      	cmp	r7, #16
 80235ca:	f340 835d 	ble.w	8023c88 <_svfprintf_r+0x1650>
 80235ce:	3501      	adds	r5, #1
 80235d0:	3110      	adds	r1, #16
 80235d2:	2d07      	cmp	r5, #7
 80235d4:	f8c6 9000 	str.w	r9, [r6]
 80235d8:	f8c6 8004 	str.w	r8, [r6, #4]
 80235dc:	9127      	str	r1, [sp, #156]	; 0x9c
 80235de:	9526      	str	r5, [sp, #152]	; 0x98
 80235e0:	dde4      	ble.n	80235ac <_svfprintf_r+0xf74>
 80235e2:	4658      	mov	r0, fp
 80235e4:	4621      	mov	r1, r4
 80235e6:	aa25      	add	r2, sp, #148	; 0x94
 80235e8:	f003 f838 	bl	802665c <__ssprint_r>
 80235ec:	2800      	cmp	r0, #0
 80235ee:	f47f a9e2 	bne.w	80229b6 <_svfprintf_r+0x37e>
 80235f2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80235f4:	9d26      	ldr	r5, [sp, #152]	; 0x98
 80235f6:	ae32      	add	r6, sp, #200	; 0xc8
 80235f8:	e7d9      	b.n	80235ae <_svfprintf_r+0xf76>
 80235fa:	4658      	mov	r0, fp
 80235fc:	4621      	mov	r1, r4
 80235fe:	aa25      	add	r2, sp, #148	; 0x94
 8023600:	f003 f82c 	bl	802665c <__ssprint_r>
 8023604:	2800      	cmp	r0, #0
 8023606:	f47f a9d6 	bne.w	80229b6 <_svfprintf_r+0x37e>
 802360a:	ae32      	add	r6, sp, #200	; 0xc8
 802360c:	9927      	ldr	r1, [sp, #156]	; 0x9c
 802360e:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8023610:	e7d9      	b.n	80235c6 <_svfprintf_r+0xf8e>
 8023612:	9926      	ldr	r1, [sp, #152]	; 0x98
 8023614:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 80236cc <_svfprintf_r+0x1094>
 8023618:	3101      	adds	r1, #1
 802361a:	1964      	adds	r4, r4, r5
 802361c:	2907      	cmp	r1, #7
 802361e:	f8c6 b000 	str.w	fp, [r6]
 8023622:	6075      	str	r5, [r6, #4]
 8023624:	9427      	str	r4, [sp, #156]	; 0x9c
 8023626:	9126      	str	r1, [sp, #152]	; 0x98
 8023628:	f77f ac18 	ble.w	8022e5c <_svfprintf_r+0x824>
 802362c:	e4c6      	b.n	8022fbc <_svfprintf_r+0x984>
 802362e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023630:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023632:	aa25      	add	r2, sp, #148	; 0x94
 8023634:	f003 f812 	bl	802665c <__ssprint_r>
 8023638:	2800      	cmp	r0, #0
 802363a:	f47f a9bc 	bne.w	80229b6 <_svfprintf_r+0x37e>
 802363e:	ae32      	add	r6, sp, #200	; 0xc8
 8023640:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023642:	9926      	ldr	r1, [sp, #152]	; 0x98
 8023644:	e42e      	b.n	8022ea4 <_svfprintf_r+0x86c>
 8023646:	f10d 0bc7 	add.w	fp, sp, #199	; 0xc7
 802364a:	4620      	mov	r0, r4
 802364c:	4629      	mov	r1, r5
 802364e:	220a      	movs	r2, #10
 8023650:	2300      	movs	r3, #0
 8023652:	f003 ff9b 	bl	802758c <__aeabi_uldivmod>
 8023656:	3230      	adds	r2, #48	; 0x30
 8023658:	f88b 2000 	strb.w	r2, [fp]
 802365c:	4620      	mov	r0, r4
 802365e:	4629      	mov	r1, r5
 8023660:	220a      	movs	r2, #10
 8023662:	2300      	movs	r3, #0
 8023664:	f003 ff92 	bl	802758c <__aeabi_uldivmod>
 8023668:	4604      	mov	r4, r0
 802366a:	460d      	mov	r5, r1
 802366c:	ea54 0005 	orrs.w	r0, r4, r5
 8023670:	465f      	mov	r7, fp
 8023672:	f10b 3bff 	add.w	fp, fp, #4294967295
 8023676:	d1e8      	bne.n	802364a <_svfprintf_r+0x1012>
 8023678:	e507      	b.n	802308a <_svfprintf_r+0xa52>
 802367a:	980c      	ldr	r0, [sp, #48]	; 0x30
 802367c:	990a      	ldr	r1, [sp, #40]	; 0x28
 802367e:	aa25      	add	r2, sp, #148	; 0x94
 8023680:	f002 ffec 	bl	802665c <__ssprint_r>
 8023684:	2800      	cmp	r0, #0
 8023686:	f47f a996 	bne.w	80229b6 <_svfprintf_r+0x37e>
 802368a:	ae32      	add	r6, sp, #200	; 0xc8
 802368c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 802368e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8023690:	e41d      	b.n	8022ece <_svfprintf_r+0x896>
 8023692:	9910      	ldr	r1, [sp, #64]	; 0x40
 8023694:	680c      	ldr	r4, [r1, #0]
 8023696:	17e5      	asrs	r5, r4, #31
 8023698:	4622      	mov	r2, r4
 802369a:	462b      	mov	r3, r5
 802369c:	1d0f      	adds	r7, r1, #4
 802369e:	2a00      	cmp	r2, #0
 80236a0:	f173 0000 	sbcs.w	r0, r3, #0
 80236a4:	9710      	str	r7, [sp, #64]	; 0x40
 80236a6:	f6bf a8cd 	bge.w	8022844 <_svfprintf_r+0x20c>
 80236aa:	222d      	movs	r2, #45	; 0x2d
 80236ac:	4264      	negs	r4, r4
 80236ae:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80236b2:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 80236b6:	2301      	movs	r3, #1
 80236b8:	f7ff b8c5 	b.w	8022846 <_svfprintf_r+0x20e>
 80236bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80236be:	6815      	ldr	r5, [r2, #0]
 80236c0:	1d17      	adds	r7, r2, #4
 80236c2:	462c      	mov	r4, r5
 80236c4:	9710      	str	r7, [sp, #64]	; 0x40
 80236c6:	2500      	movs	r5, #0
 80236c8:	f7ff b9ec 	b.w	8022aa4 <_svfprintf_r+0x46c>
 80236cc:	0802821c 	.word	0x0802821c
 80236d0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80236d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80236d4:	aa25      	add	r2, sp, #148	; 0x94
 80236d6:	f002 ffc1 	bl	802665c <__ssprint_r>
 80236da:	2800      	cmp	r0, #0
 80236dc:	f47f a96b 	bne.w	80229b6 <_svfprintf_r+0x37e>
 80236e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80236e2:	ae32      	add	r6, sp, #200	; 0xc8
 80236e4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80236e6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80236e8:	9814      	ldr	r0, [sp, #80]	; 0x50
 80236ea:	4293      	cmp	r3, r2
 80236ec:	4407      	add	r7, r0
 80236ee:	db72      	blt.n	80237d6 <_svfprintf_r+0x119e>
 80236f0:	9908      	ldr	r1, [sp, #32]
 80236f2:	07c9      	lsls	r1, r1, #31
 80236f4:	d46f      	bmi.n	80237d6 <_svfprintf_r+0x119e>
 80236f6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80236f8:	9911      	ldr	r1, [sp, #68]	; 0x44
 80236fa:	1bed      	subs	r5, r5, r7
 80236fc:	1ac9      	subs	r1, r1, r3
 80236fe:	42a9      	cmp	r1, r5
 8023700:	bfb8      	it	lt
 8023702:	460d      	movlt	r5, r1
 8023704:	2d00      	cmp	r5, #0
 8023706:	dd0a      	ble.n	802371e <_svfprintf_r+0x10e6>
 8023708:	9a26      	ldr	r2, [sp, #152]	; 0x98
 802370a:	6037      	str	r7, [r6, #0]
 802370c:	1c50      	adds	r0, r2, #1
 802370e:	1964      	adds	r4, r4, r5
 8023710:	2807      	cmp	r0, #7
 8023712:	6075      	str	r5, [r6, #4]
 8023714:	9427      	str	r4, [sp, #156]	; 0x9c
 8023716:	9026      	str	r0, [sp, #152]	; 0x98
 8023718:	f300 836f 	bgt.w	8023dfa <_svfprintf_r+0x17c2>
 802371c:	3608      	adds	r6, #8
 802371e:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8023722:	1b4d      	subs	r5, r1, r5
 8023724:	2d00      	cmp	r5, #0
 8023726:	f77f ab9a 	ble.w	8022e5e <_svfprintf_r+0x826>
 802372a:	2d10      	cmp	r5, #16
 802372c:	f77f af71 	ble.w	8023612 <_svfprintf_r+0xfda>
 8023730:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8023732:	f8c6 9000 	str.w	r9, [r6]
 8023736:	2710      	movs	r7, #16
 8023738:	1c51      	adds	r1, r2, #1
 802373a:	f1a5 0811 	sub.w	r8, r5, #17
 802373e:	19e4      	adds	r4, r4, r7
 8023740:	2907      	cmp	r1, #7
 8023742:	6077      	str	r7, [r6, #4]
 8023744:	f8df b348 	ldr.w	fp, [pc, #840]	; 8023a90 <_svfprintf_r+0x1458>
 8023748:	9427      	str	r4, [sp, #156]	; 0x9c
 802374a:	9126      	str	r1, [sp, #152]	; 0x98
 802374c:	f3c8 1800 	ubfx	r8, r8, #4, #1
 8023750:	f300 8347 	bgt.w	8023de2 <_svfprintf_r+0x17aa>
 8023754:	3608      	adds	r6, #8
 8023756:	3d10      	subs	r5, #16
 8023758:	2d10      	cmp	r5, #16
 802375a:	f77f af5d 	ble.w	8023618 <_svfprintf_r+0xfe0>
 802375e:	f1b8 0f00 	cmp.w	r8, #0
 8023762:	d00e      	beq.n	8023782 <_svfprintf_r+0x114a>
 8023764:	3101      	adds	r1, #1
 8023766:	3410      	adds	r4, #16
 8023768:	2907      	cmp	r1, #7
 802376a:	f8c6 9000 	str.w	r9, [r6]
 802376e:	6077      	str	r7, [r6, #4]
 8023770:	9427      	str	r4, [sp, #156]	; 0x9c
 8023772:	9126      	str	r1, [sp, #152]	; 0x98
 8023774:	f300 83a5 	bgt.w	8023ec2 <_svfprintf_r+0x188a>
 8023778:	3608      	adds	r6, #8
 802377a:	3d10      	subs	r5, #16
 802377c:	2d10      	cmp	r5, #16
 802377e:	f77f af4b 	ble.w	8023618 <_svfprintf_r+0xfe0>
 8023782:	4620      	mov	r0, r4
 8023784:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8023788:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 802378a:	e00f      	b.n	80237ac <_svfprintf_r+0x1174>
 802378c:	3608      	adds	r6, #8
 802378e:	1c59      	adds	r1, r3, #1
 8023790:	3010      	adds	r0, #16
 8023792:	3d10      	subs	r5, #16
 8023794:	2907      	cmp	r1, #7
 8023796:	f8c6 9000 	str.w	r9, [r6]
 802379a:	6077      	str	r7, [r6, #4]
 802379c:	9126      	str	r1, [sp, #152]	; 0x98
 802379e:	9027      	str	r0, [sp, #156]	; 0x9c
 80237a0:	dc28      	bgt.n	80237f4 <_svfprintf_r+0x11bc>
 80237a2:	3608      	adds	r6, #8
 80237a4:	3d10      	subs	r5, #16
 80237a6:	2d10      	cmp	r5, #16
 80237a8:	f340 80d3 	ble.w	8023952 <_svfprintf_r+0x131a>
 80237ac:	1c4b      	adds	r3, r1, #1
 80237ae:	3010      	adds	r0, #16
 80237b0:	2b07      	cmp	r3, #7
 80237b2:	f8c6 9000 	str.w	r9, [r6]
 80237b6:	6077      	str	r7, [r6, #4]
 80237b8:	9027      	str	r0, [sp, #156]	; 0x9c
 80237ba:	9326      	str	r3, [sp, #152]	; 0x98
 80237bc:	dde6      	ble.n	802378c <_svfprintf_r+0x1154>
 80237be:	4640      	mov	r0, r8
 80237c0:	4621      	mov	r1, r4
 80237c2:	aa25      	add	r2, sp, #148	; 0x94
 80237c4:	f002 ff4a 	bl	802665c <__ssprint_r>
 80237c8:	2800      	cmp	r0, #0
 80237ca:	f47f a8f4 	bne.w	80229b6 <_svfprintf_r+0x37e>
 80237ce:	9827      	ldr	r0, [sp, #156]	; 0x9c
 80237d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80237d2:	ae32      	add	r6, sp, #200	; 0xc8
 80237d4:	e7db      	b.n	802378e <_svfprintf_r+0x1156>
 80237d6:	9926      	ldr	r1, [sp, #152]	; 0x98
 80237d8:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80237da:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80237dc:	6030      	str	r0, [r6, #0]
 80237de:	18a4      	adds	r4, r4, r2
 80237e0:	9815      	ldr	r0, [sp, #84]	; 0x54
 80237e2:	1c4a      	adds	r2, r1, #1
 80237e4:	2a07      	cmp	r2, #7
 80237e6:	6070      	str	r0, [r6, #4]
 80237e8:	9427      	str	r4, [sp, #156]	; 0x9c
 80237ea:	9226      	str	r2, [sp, #152]	; 0x98
 80237ec:	f300 82d3 	bgt.w	8023d96 <_svfprintf_r+0x175e>
 80237f0:	3608      	adds	r6, #8
 80237f2:	e780      	b.n	80236f6 <_svfprintf_r+0x10be>
 80237f4:	4640      	mov	r0, r8
 80237f6:	4621      	mov	r1, r4
 80237f8:	aa25      	add	r2, sp, #148	; 0x94
 80237fa:	f002 ff2f 	bl	802665c <__ssprint_r>
 80237fe:	2800      	cmp	r0, #0
 8023800:	f47f a8d9 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023804:	ae32      	add	r6, sp, #200	; 0xc8
 8023806:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8023808:	9926      	ldr	r1, [sp, #152]	; 0x98
 802380a:	e7cb      	b.n	80237a4 <_svfprintf_r+0x116c>
 802380c:	980c      	ldr	r0, [sp, #48]	; 0x30
 802380e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023810:	9306      	str	r3, [sp, #24]
 8023812:	aa25      	add	r2, sp, #148	; 0x94
 8023814:	f002 ff22 	bl	802665c <__ssprint_r>
 8023818:	9b06      	ldr	r3, [sp, #24]
 802381a:	2800      	cmp	r0, #0
 802381c:	f47f a8cb 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023820:	ae32      	add	r6, sp, #200	; 0xc8
 8023822:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023824:	9826      	ldr	r0, [sp, #152]	; 0x98
 8023826:	e4df      	b.n	80231e8 <_svfprintf_r+0xbb0>
 8023828:	980c      	ldr	r0, [sp, #48]	; 0x30
 802382a:	990a      	ldr	r1, [sp, #40]	; 0x28
 802382c:	aa25      	add	r2, sp, #148	; 0x94
 802382e:	f002 ff15 	bl	802665c <__ssprint_r>
 8023832:	2800      	cmp	r0, #0
 8023834:	f47f a8bf 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023838:	ae32      	add	r6, sp, #200	; 0xc8
 802383a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 802383c:	9826      	ldr	r0, [sp, #152]	; 0x98
 802383e:	e4e1      	b.n	8023204 <_svfprintf_r+0xbcc>
 8023840:	9908      	ldr	r1, [sp, #32]
 8023842:	07ca      	lsls	r2, r1, #31
 8023844:	f53f ab81 	bmi.w	8022f4a <_svfprintf_r+0x912>
 8023848:	9a26      	ldr	r2, [sp, #152]	; 0x98
 802384a:	6037      	str	r7, [r6, #0]
 802384c:	3401      	adds	r4, #1
 802384e:	1c55      	adds	r5, r2, #1
 8023850:	2001      	movs	r0, #1
 8023852:	f7ff bba1 	b.w	8022f98 <_svfprintf_r+0x960>
 8023856:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023858:	990a      	ldr	r1, [sp, #40]	; 0x28
 802385a:	aa25      	add	r2, sp, #148	; 0x94
 802385c:	f002 fefe 	bl	802665c <__ssprint_r>
 8023860:	2800      	cmp	r0, #0
 8023862:	f47f a8a8 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023866:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023868:	9d26      	ldr	r5, [sp, #152]	; 0x98
 802386a:	ae32      	add	r6, sp, #200	; 0xc8
 802386c:	f7ff bb79 	b.w	8022f62 <_svfprintf_r+0x92a>
 8023870:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023872:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023874:	aa25      	add	r2, sp, #148	; 0x94
 8023876:	f002 fef1 	bl	802665c <__ssprint_r>
 802387a:	2800      	cmp	r0, #0
 802387c:	f47f a89b 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023880:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023882:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8023884:	ae32      	add	r6, sp, #200	; 0xc8
 8023886:	f7ff bb78 	b.w	8022f7a <_svfprintf_r+0x942>
 802388a:	9909      	ldr	r1, [sp, #36]	; 0x24
 802388c:	af32      	add	r7, sp, #200	; 0xc8
 802388e:	910e      	str	r1, [sp, #56]	; 0x38
 8023890:	f7fe bff6 	b.w	8022880 <_svfprintf_r+0x248>
 8023894:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023896:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023898:	aa25      	add	r2, sp, #148	; 0x94
 802389a:	f002 fedf 	bl	802665c <__ssprint_r>
 802389e:	2800      	cmp	r0, #0
 80238a0:	f47f a889 	bne.w	80229b6 <_svfprintf_r+0x37e>
 80238a4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80238a6:	ae32      	add	r6, sp, #200	; 0xc8
 80238a8:	f7ff ba53 	b.w	8022d52 <_svfprintf_r+0x71a>
 80238ac:	f7fd fb8a 	bl	8020fc4 <__fpclassifyd>
 80238b0:	2800      	cmp	r0, #0
 80238b2:	f040 80f1 	bne.w	8023a98 <_svfprintf_r+0x1460>
 80238b6:	2703      	movs	r7, #3
 80238b8:	4a73      	ldr	r2, [pc, #460]	; (8023a88 <_svfprintf_r+0x1450>)
 80238ba:	970b      	str	r7, [sp, #44]	; 0x2c
 80238bc:	4f73      	ldr	r7, [pc, #460]	; (8023a8c <_svfprintf_r+0x1454>)
 80238be:	9012      	str	r0, [sp, #72]	; 0x48
 80238c0:	9808      	ldr	r0, [sp, #32]
 80238c2:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 80238c6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80238ca:	bfd8      	it	le
 80238cc:	4617      	movle	r7, r2
 80238ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80238d0:	f020 0480 	bic.w	r4, r0, #128	; 0x80
 80238d4:	2103      	movs	r1, #3
 80238d6:	9408      	str	r4, [sp, #32]
 80238d8:	910e      	str	r1, [sp, #56]	; 0x38
 80238da:	9214      	str	r2, [sp, #80]	; 0x50
 80238dc:	f7fe bfdb 	b.w	8022896 <_svfprintf_r+0x25e>
 80238e0:	9b08      	ldr	r3, [sp, #32]
 80238e2:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 80238e6:	f000 81bb 	beq.w	8023c60 <_svfprintf_r+0x1628>
 80238ea:	4603      	mov	r3, r0
 80238ec:	9810      	ldr	r0, [sp, #64]	; 0x40
 80238ee:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80238f0:	1d01      	adds	r1, r0, #4
 80238f2:	882c      	ldrh	r4, [r5, #0]
 80238f4:	9110      	str	r1, [sp, #64]	; 0x40
 80238f6:	2500      	movs	r5, #0
 80238f8:	f7fe bf89 	b.w	802280e <_svfprintf_r+0x1d6>
 80238fc:	9808      	ldr	r0, [sp, #32]
 80238fe:	0640      	lsls	r0, r0, #25
 8023900:	f140 81a5 	bpl.w	8023c4e <_svfprintf_r+0x1616>
 8023904:	9910      	ldr	r1, [sp, #64]	; 0x40
 8023906:	1d08      	adds	r0, r1, #4
 8023908:	880c      	ldrh	r4, [r1, #0]
 802390a:	9010      	str	r0, [sp, #64]	; 0x40
 802390c:	2301      	movs	r3, #1
 802390e:	2500      	movs	r5, #0
 8023910:	f7fe bf7d 	b.w	802280e <_svfprintf_r+0x1d6>
 8023914:	f89a 8000 	ldrb.w	r8, [sl]
 8023918:	f7fe bef0 	b.w	80226fc <_svfprintf_r+0xc4>
 802391c:	9b08      	ldr	r3, [sp, #32]
 802391e:	06da      	lsls	r2, r3, #27
 8023920:	f140 81a6 	bpl.w	8023c70 <_svfprintf_r+0x1638>
 8023924:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8023926:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8023928:	6813      	ldr	r3, [r2, #0]
 802392a:	1d14      	adds	r4, r2, #4
 802392c:	9410      	str	r4, [sp, #64]	; 0x40
 802392e:	6018      	str	r0, [r3, #0]
 8023930:	f7fe bead 	b.w	802268e <_svfprintf_r+0x56>
 8023934:	4856      	ldr	r0, [pc, #344]	; (8023a90 <_svfprintf_r+0x1458>)
 8023936:	9926      	ldr	r1, [sp, #152]	; 0x98
 8023938:	900e      	str	r0, [sp, #56]	; 0x38
 802393a:	1c4b      	adds	r3, r1, #1
 802393c:	980e      	ldr	r0, [sp, #56]	; 0x38
 802393e:	1964      	adds	r4, r4, r5
 8023940:	2b07      	cmp	r3, #7
 8023942:	e886 0021 	stmia.w	r6, {r0, r5}
 8023946:	9427      	str	r4, [sp, #156]	; 0x9c
 8023948:	9326      	str	r3, [sp, #152]	; 0x98
 802394a:	f73f aec1 	bgt.w	80236d0 <_svfprintf_r+0x1098>
 802394e:	3608      	adds	r6, #8
 8023950:	e6c8      	b.n	80236e4 <_svfprintf_r+0x10ac>
 8023952:	4604      	mov	r4, r0
 8023954:	e660      	b.n	8023618 <_svfprintf_r+0xfe0>
 8023956:	4b4e      	ldr	r3, [pc, #312]	; (8023a90 <_svfprintf_r+0x1458>)
 8023958:	9a26      	ldr	r2, [sp, #152]	; 0x98
 802395a:	9309      	str	r3, [sp, #36]	; 0x24
 802395c:	f7ff ba63 	b.w	8022e26 <_svfprintf_r+0x7ee>
 8023960:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023962:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023964:	aa25      	add	r2, sp, #148	; 0x94
 8023966:	f002 fe79 	bl	802665c <__ssprint_r>
 802396a:	2800      	cmp	r0, #0
 802396c:	f47f a823 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023970:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023972:	ae32      	add	r6, sp, #200	; 0xc8
 8023974:	f7ff bba8 	b.w	80230c8 <_svfprintf_r+0xa90>
 8023978:	9a26      	ldr	r2, [sp, #152]	; 0x98
 802397a:	4b46      	ldr	r3, [pc, #280]	; (8023a94 <_svfprintf_r+0x145c>)
 802397c:	1c50      	adds	r0, r2, #1
 802397e:	3401      	adds	r4, #1
 8023980:	2101      	movs	r1, #1
 8023982:	2807      	cmp	r0, #7
 8023984:	6033      	str	r3, [r6, #0]
 8023986:	6071      	str	r1, [r6, #4]
 8023988:	9427      	str	r4, [sp, #156]	; 0x9c
 802398a:	9026      	str	r0, [sp, #152]	; 0x98
 802398c:	f300 8144 	bgt.w	8023c18 <_svfprintf_r+0x15e0>
 8023990:	3608      	adds	r6, #8
 8023992:	b92d      	cbnz	r5, 80239a0 <_svfprintf_r+0x1368>
 8023994:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8023996:	b91a      	cbnz	r2, 80239a0 <_svfprintf_r+0x1368>
 8023998:	9808      	ldr	r0, [sp, #32]
 802399a:	07c0      	lsls	r0, r0, #31
 802399c:	f57f aa5f 	bpl.w	8022e5e <_svfprintf_r+0x826>
 80239a0:	9826      	ldr	r0, [sp, #152]	; 0x98
 80239a2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80239a4:	9915      	ldr	r1, [sp, #84]	; 0x54
 80239a6:	6033      	str	r3, [r6, #0]
 80239a8:	1862      	adds	r2, r4, r1
 80239aa:	1c43      	adds	r3, r0, #1
 80239ac:	9915      	ldr	r1, [sp, #84]	; 0x54
 80239ae:	2b07      	cmp	r3, #7
 80239b0:	6071      	str	r1, [r6, #4]
 80239b2:	9227      	str	r2, [sp, #156]	; 0x9c
 80239b4:	9326      	str	r3, [sp, #152]	; 0x98
 80239b6:	f300 82bc 	bgt.w	8023f32 <_svfprintf_r+0x18fa>
 80239ba:	3608      	adds	r6, #8
 80239bc:	426d      	negs	r5, r5
 80239be:	2d00      	cmp	r5, #0
 80239c0:	f340 817d 	ble.w	8023cbe <_svfprintf_r+0x1686>
 80239c4:	2d10      	cmp	r5, #16
 80239c6:	f340 81f2 	ble.w	8023dae <_svfprintf_r+0x1776>
 80239ca:	2410      	movs	r4, #16
 80239cc:	3301      	adds	r3, #1
 80239ce:	f1a5 0c11 	sub.w	ip, r5, #17
 80239d2:	1912      	adds	r2, r2, r4
 80239d4:	2b07      	cmp	r3, #7
 80239d6:	f8c6 9000 	str.w	r9, [r6]
 80239da:	6074      	str	r4, [r6, #4]
 80239dc:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 8023a90 <_svfprintf_r+0x1458>
 80239e0:	9227      	str	r2, [sp, #156]	; 0x9c
 80239e2:	9326      	str	r3, [sp, #152]	; 0x98
 80239e4:	f3cc 1800 	ubfx	r8, ip, #4, #1
 80239e8:	f300 8319 	bgt.w	802401e <_svfprintf_r+0x19e6>
 80239ec:	3608      	adds	r6, #8
 80239ee:	3d10      	subs	r5, #16
 80239f0:	2d10      	cmp	r5, #16
 80239f2:	f340 81de 	ble.w	8023db2 <_svfprintf_r+0x177a>
 80239f6:	f1b8 0f00 	cmp.w	r8, #0
 80239fa:	d00e      	beq.n	8023a1a <_svfprintf_r+0x13e2>
 80239fc:	3301      	adds	r3, #1
 80239fe:	3210      	adds	r2, #16
 8023a00:	2b07      	cmp	r3, #7
 8023a02:	f8c6 9000 	str.w	r9, [r6]
 8023a06:	6074      	str	r4, [r6, #4]
 8023a08:	9227      	str	r2, [sp, #156]	; 0x9c
 8023a0a:	9326      	str	r3, [sp, #152]	; 0x98
 8023a0c:	f300 8313 	bgt.w	8024036 <_svfprintf_r+0x19fe>
 8023a10:	3608      	adds	r6, #8
 8023a12:	3d10      	subs	r5, #16
 8023a14:	2d10      	cmp	r5, #16
 8023a16:	f340 81cc 	ble.w	8023db2 <_svfprintf_r+0x177a>
 8023a1a:	4630      	mov	r0, r6
 8023a1c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8023a20:	462e      	mov	r6, r5
 8023a22:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8023a24:	e010      	b.n	8023a48 <_svfprintf_r+0x1410>
 8023a26:	3008      	adds	r0, #8
 8023a28:	3301      	adds	r3, #1
 8023a2a:	3210      	adds	r2, #16
 8023a2c:	3e10      	subs	r6, #16
 8023a2e:	2b07      	cmp	r3, #7
 8023a30:	f8c0 9000 	str.w	r9, [r0]
 8023a34:	6044      	str	r4, [r0, #4]
 8023a36:	9227      	str	r2, [sp, #156]	; 0x9c
 8023a38:	9326      	str	r3, [sp, #152]	; 0x98
 8023a3a:	f300 80fc 	bgt.w	8023c36 <_svfprintf_r+0x15fe>
 8023a3e:	3008      	adds	r0, #8
 8023a40:	3e10      	subs	r6, #16
 8023a42:	2e10      	cmp	r6, #16
 8023a44:	f340 829d 	ble.w	8023f82 <_svfprintf_r+0x194a>
 8023a48:	3301      	adds	r3, #1
 8023a4a:	3210      	adds	r2, #16
 8023a4c:	2b07      	cmp	r3, #7
 8023a4e:	f8c0 9000 	str.w	r9, [r0]
 8023a52:	6044      	str	r4, [r0, #4]
 8023a54:	9227      	str	r2, [sp, #156]	; 0x9c
 8023a56:	9326      	str	r3, [sp, #152]	; 0x98
 8023a58:	dde5      	ble.n	8023a26 <_svfprintf_r+0x13ee>
 8023a5a:	4640      	mov	r0, r8
 8023a5c:	4629      	mov	r1, r5
 8023a5e:	aa25      	add	r2, sp, #148	; 0x94
 8023a60:	f002 fdfc 	bl	802665c <__ssprint_r>
 8023a64:	2800      	cmp	r0, #0
 8023a66:	f47e afa6 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023a6a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8023a6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8023a6e:	a832      	add	r0, sp, #200	; 0xc8
 8023a70:	e7da      	b.n	8023a28 <_svfprintf_r+0x13f0>
 8023a72:	9a08      	ldr	r2, [sp, #32]
 8023a74:	f893 8001 	ldrb.w	r8, [r3, #1]
 8023a78:	f042 0220 	orr.w	r2, r2, #32
 8023a7c:	f10a 0a01 	add.w	sl, sl, #1
 8023a80:	9208      	str	r2, [sp, #32]
 8023a82:	f7fe be3b 	b.w	80226fc <_svfprintf_r+0xc4>
 8023a86:	bf00      	nop
 8023a88:	080281e0 	.word	0x080281e0
 8023a8c:	080281e4 	.word	0x080281e4
 8023a90:	0802821c 	.word	0x0802821c
 8023a94:	08028218 	.word	0x08028218
 8023a98:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8023a9a:	1c6b      	adds	r3, r5, #1
 8023a9c:	f000 80c8 	beq.w	8023c30 <_svfprintf_r+0x15f8>
 8023aa0:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8023aa4:	f000 8257 	beq.w	8023f56 <_svfprintf_r+0x191e>
 8023aa8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8023aac:	f000 8253 	beq.w	8023f56 <_svfprintf_r+0x191e>
 8023ab0:	9b08      	ldr	r3, [sp, #32]
 8023ab2:	2c00      	cmp	r4, #0
 8023ab4:	f443 7580 	orr.w	r5, r3, #256	; 0x100
 8023ab8:	951a      	str	r5, [sp, #104]	; 0x68
 8023aba:	f2c0 8259 	blt.w	8023f70 <_svfprintf_r+0x1938>
 8023abe:	2000      	movs	r0, #0
 8023ac0:	9012      	str	r0, [sp, #72]	; 0x48
 8023ac2:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8023ac6:	f000 8208 	beq.w	8023eda <_svfprintf_r+0x18a2>
 8023aca:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8023ace:	f000 8204 	beq.w	8023eda <_svfprintf_r+0x18a2>
 8023ad2:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8023ad6:	f000 8250 	beq.w	8023f7a <_svfprintf_r+0x1942>
 8023ada:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8023ade:	f000 824c 	beq.w	8023f7a <_svfprintf_r+0x1942>
 8023ae2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8023ae6:	2102      	movs	r1, #2
 8023ae8:	e88d 1002 	stmia.w	sp, {r1, ip}
 8023aec:	a81f      	add	r0, sp, #124	; 0x7c
 8023aee:	a920      	add	r1, sp, #128	; 0x80
 8023af0:	ad1e      	add	r5, sp, #120	; 0x78
 8023af2:	9003      	str	r0, [sp, #12]
 8023af4:	465a      	mov	r2, fp
 8023af6:	4623      	mov	r3, r4
 8023af8:	9502      	str	r5, [sp, #8]
 8023afa:	9104      	str	r1, [sp, #16]
 8023afc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023afe:	f8cd c018 	str.w	ip, [sp, #24]
 8023b02:	f000 fc7d 	bl	8024400 <_dtoa_r>
 8023b06:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8023b0a:	4607      	mov	r7, r0
 8023b0c:	f8dd c018 	ldr.w	ip, [sp, #24]
 8023b10:	d002      	beq.n	8023b18 <_svfprintf_r+0x14e0>
 8023b12:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8023b16:	d103      	bne.n	8023b20 <_svfprintf_r+0x14e8>
 8023b18:	9a08      	ldr	r2, [sp, #32]
 8023b1a:	07d0      	lsls	r0, r2, #31
 8023b1c:	f140 8297 	bpl.w	802404e <_svfprintf_r+0x1a16>
 8023b20:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8023b24:	eb07 050c 	add.w	r5, r7, ip
 8023b28:	f000 81ea 	beq.w	8023f00 <_svfprintf_r+0x18c8>
 8023b2c:	4658      	mov	r0, fp
 8023b2e:	4621      	mov	r1, r4
 8023b30:	2200      	movs	r2, #0
 8023b32:	2300      	movs	r3, #0
 8023b34:	f7fd ffc8 	bl	8021ac8 <__aeabi_dcmpeq>
 8023b38:	b9e8      	cbnz	r0, 8023b76 <_svfprintf_r+0x153e>
 8023b3a:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8023b3c:	42a5      	cmp	r5, r4
 8023b3e:	f240 82e7 	bls.w	8024110 <_svfprintf_r+0x1ad8>
 8023b42:	4623      	mov	r3, r4
 8023b44:	2130      	movs	r1, #48	; 0x30
 8023b46:	f803 1b01 	strb.w	r1, [r3], #1
 8023b4a:	43e2      	mvns	r2, r4
 8023b4c:	18a8      	adds	r0, r5, r2
 8023b4e:	42ab      	cmp	r3, r5
 8023b50:	9320      	str	r3, [sp, #128]	; 0x80
 8023b52:	f000 0201 	and.w	r2, r0, #1
 8023b56:	d00d      	beq.n	8023b74 <_svfprintf_r+0x153c>
 8023b58:	b122      	cbz	r2, 8023b64 <_svfprintf_r+0x152c>
 8023b5a:	3301      	adds	r3, #1
 8023b5c:	42ab      	cmp	r3, r5
 8023b5e:	7061      	strb	r1, [r4, #1]
 8023b60:	9320      	str	r3, [sp, #128]	; 0x80
 8023b62:	d007      	beq.n	8023b74 <_svfprintf_r+0x153c>
 8023b64:	461c      	mov	r4, r3
 8023b66:	f804 1b01 	strb.w	r1, [r4], #1
 8023b6a:	7059      	strb	r1, [r3, #1]
 8023b6c:	1c63      	adds	r3, r4, #1
 8023b6e:	42ab      	cmp	r3, r5
 8023b70:	9320      	str	r3, [sp, #128]	; 0x80
 8023b72:	d1f7      	bne.n	8023b64 <_svfprintf_r+0x152c>
 8023b74:	461d      	mov	r5, r3
 8023b76:	1bed      	subs	r5, r5, r7
 8023b78:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8023b7c:	9511      	str	r5, [sp, #68]	; 0x44
 8023b7e:	f000 815d 	beq.w	8023e3c <_svfprintf_r+0x1804>
 8023b82:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8023b86:	f000 8159 	beq.w	8023e3c <_svfprintf_r+0x1804>
 8023b8a:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8023b8e:	f040 82ba 	bne.w	8024106 <_svfprintf_r+0x1ace>
 8023b92:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8023b94:	2a00      	cmp	r2, #0
 8023b96:	f340 828d 	ble.w	80240b4 <_svfprintf_r+0x1a7c>
 8023b9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8023b9c:	2b00      	cmp	r3, #0
 8023b9e:	f040 8258 	bne.w	8024052 <_svfprintf_r+0x1a1a>
 8023ba2:	9c08      	ldr	r4, [sp, #32]
 8023ba4:	07e3      	lsls	r3, r4, #31
 8023ba6:	f100 8254 	bmi.w	8024052 <_svfprintf_r+0x1a1a>
 8023baa:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 8023bae:	910b      	str	r1, [sp, #44]	; 0x2c
 8023bb0:	920e      	str	r2, [sp, #56]	; 0x38
 8023bb2:	9214      	str	r2, [sp, #80]	; 0x50
 8023bb4:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8023bb6:	2c00      	cmp	r4, #0
 8023bb8:	f000 813a 	beq.w	8023e30 <_svfprintf_r+0x17f8>
 8023bbc:	981a      	ldr	r0, [sp, #104]	; 0x68
 8023bbe:	212d      	movs	r1, #45	; 0x2d
 8023bc0:	2400      	movs	r4, #0
 8023bc2:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 8023bc6:	9008      	str	r0, [sp, #32]
 8023bc8:	9412      	str	r4, [sp, #72]	; 0x48
 8023bca:	f7fe be65 	b.w	8022898 <_svfprintf_r+0x260>
 8023bce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8023bd0:	9510      	str	r5, [sp, #64]	; 0x40
 8023bd2:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8023bd6:	920b      	str	r2, [sp, #44]	; 0x2c
 8023bd8:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8023bdc:	9414      	str	r4, [sp, #80]	; 0x50
 8023bde:	f7fe be5a 	b.w	8022896 <_svfprintf_r+0x25e>
 8023be2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023be4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023be6:	aa25      	add	r2, sp, #148	; 0x94
 8023be8:	f002 fd38 	bl	802665c <__ssprint_r>
 8023bec:	2800      	cmp	r0, #0
 8023bee:	f47e aee2 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023bf2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023bf4:	ae32      	add	r6, sp, #200	; 0xc8
 8023bf6:	f7ff ba7c 	b.w	80230f2 <_svfprintf_r+0xaba>
 8023bfa:	2140      	movs	r1, #64	; 0x40
 8023bfc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023bfe:	f7f6 f92f 	bl	8019e60 <_malloc_r>
 8023c02:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023c04:	6008      	str	r0, [r1, #0]
 8023c06:	6108      	str	r0, [r1, #16]
 8023c08:	2800      	cmp	r0, #0
 8023c0a:	f000 8275 	beq.w	80240f8 <_svfprintf_r+0x1ac0>
 8023c0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8023c10:	2640      	movs	r6, #64	; 0x40
 8023c12:	6156      	str	r6, [r2, #20]
 8023c14:	f7fe bd2d 	b.w	8022672 <_svfprintf_r+0x3a>
 8023c18:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023c1a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023c1c:	aa25      	add	r2, sp, #148	; 0x94
 8023c1e:	f002 fd1d 	bl	802665c <__ssprint_r>
 8023c22:	2800      	cmp	r0, #0
 8023c24:	f47e aec7 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023c28:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8023c2a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023c2c:	ae32      	add	r6, sp, #200	; 0xc8
 8023c2e:	e6b0      	b.n	8023992 <_svfprintf_r+0x135a>
 8023c30:	2706      	movs	r7, #6
 8023c32:	9709      	str	r7, [sp, #36]	; 0x24
 8023c34:	e73c      	b.n	8023ab0 <_svfprintf_r+0x1478>
 8023c36:	4640      	mov	r0, r8
 8023c38:	4629      	mov	r1, r5
 8023c3a:	aa25      	add	r2, sp, #148	; 0x94
 8023c3c:	f002 fd0e 	bl	802665c <__ssprint_r>
 8023c40:	2800      	cmp	r0, #0
 8023c42:	f47e aeb8 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023c46:	a832      	add	r0, sp, #200	; 0xc8
 8023c48:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8023c4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8023c4c:	e6f8      	b.n	8023a40 <_svfprintf_r+0x1408>
 8023c4e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8023c50:	6817      	ldr	r7, [r2, #0]
 8023c52:	1d13      	adds	r3, r2, #4
 8023c54:	9310      	str	r3, [sp, #64]	; 0x40
 8023c56:	463c      	mov	r4, r7
 8023c58:	2500      	movs	r5, #0
 8023c5a:	2301      	movs	r3, #1
 8023c5c:	f7fe bdd7 	b.w	802280e <_svfprintf_r+0x1d6>
 8023c60:	9910      	ldr	r1, [sp, #64]	; 0x40
 8023c62:	680a      	ldr	r2, [r1, #0]
 8023c64:	1d0f      	adds	r7, r1, #4
 8023c66:	4614      	mov	r4, r2
 8023c68:	2500      	movs	r5, #0
 8023c6a:	9710      	str	r7, [sp, #64]	; 0x40
 8023c6c:	f7fe bdcf 	b.w	802280e <_svfprintf_r+0x1d6>
 8023c70:	9a08      	ldr	r2, [sp, #32]
 8023c72:	0653      	lsls	r3, r2, #25
 8023c74:	f140 80d4 	bpl.w	8023e20 <_svfprintf_r+0x17e8>
 8023c78:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8023c7a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8023c7c:	6814      	ldr	r4, [r2, #0]
 8023c7e:	1d10      	adds	r0, r2, #4
 8023c80:	9010      	str	r0, [sp, #64]	; 0x40
 8023c82:	8021      	strh	r1, [r4, #0]
 8023c84:	f7fe bd03 	b.w	802268e <_svfprintf_r+0x56>
 8023c88:	460c      	mov	r4, r1
 8023c8a:	f7ff bb07 	b.w	802329c <_svfprintf_r+0xc64>
 8023c8e:	f7fe fc13 	bl	80224b8 <strlen>
 8023c92:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 8023c96:	900e      	str	r0, [sp, #56]	; 0x38
 8023c98:	9412      	str	r4, [sp, #72]	; 0x48
 8023c9a:	910b      	str	r1, [sp, #44]	; 0x2c
 8023c9c:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8023ca0:	9510      	str	r5, [sp, #64]	; 0x40
 8023ca2:	9414      	str	r4, [sp, #80]	; 0x50
 8023ca4:	f7fe bdf7 	b.w	8022896 <_svfprintf_r+0x25e>
 8023ca8:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023caa:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023cac:	aa25      	add	r2, sp, #148	; 0x94
 8023cae:	f002 fcd5 	bl	802665c <__ssprint_r>
 8023cb2:	2800      	cmp	r0, #0
 8023cb4:	f47e ae7f 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023cb8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8023cba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8023cbc:	ae32      	add	r6, sp, #200	; 0xc8
 8023cbe:	9911      	ldr	r1, [sp, #68]	; 0x44
 8023cc0:	6037      	str	r7, [r6, #0]
 8023cc2:	1854      	adds	r4, r2, r1
 8023cc4:	1c5a      	adds	r2, r3, #1
 8023cc6:	2a07      	cmp	r2, #7
 8023cc8:	6071      	str	r1, [r6, #4]
 8023cca:	9427      	str	r4, [sp, #156]	; 0x9c
 8023ccc:	9226      	str	r2, [sp, #152]	; 0x98
 8023cce:	f77f a8c5 	ble.w	8022e5c <_svfprintf_r+0x824>
 8023cd2:	f7ff b973 	b.w	8022fbc <_svfprintf_r+0x984>
 8023cd6:	48a3      	ldr	r0, [pc, #652]	; (8023f64 <_svfprintf_r+0x192c>)
 8023cd8:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8023cda:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8023cdc:	901a      	str	r0, [sp, #104]	; 0x68
 8023cde:	f7ff b807 	b.w	8022cf0 <_svfprintf_r+0x6b8>
 8023ce2:	4604      	mov	r4, r0
 8023ce4:	e629      	b.n	802393a <_svfprintf_r+0x1302>
 8023ce6:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023ce8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023cea:	aa25      	add	r2, sp, #148	; 0x94
 8023cec:	f002 fcb6 	bl	802665c <__ssprint_r>
 8023cf0:	2800      	cmp	r0, #0
 8023cf2:	f47e ae60 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023cf6:	ae32      	add	r6, sp, #200	; 0xc8
 8023cf8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023cfa:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8023cfc:	e43a      	b.n	8023574 <_svfprintf_r+0xf3c>
 8023cfe:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023d00:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023d02:	aa25      	add	r2, sp, #148	; 0x94
 8023d04:	f002 fcaa 	bl	802665c <__ssprint_r>
 8023d08:	2800      	cmp	r0, #0
 8023d0a:	f47e ae54 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023d0e:	ae32      	add	r6, sp, #200	; 0xc8
 8023d10:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023d12:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8023d14:	e441      	b.n	802359a <_svfprintf_r+0xf62>
 8023d16:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023d18:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023d1a:	aa25      	add	r2, sp, #148	; 0x94
 8023d1c:	f002 fc9e 	bl	802665c <__ssprint_r>
 8023d20:	2800      	cmp	r0, #0
 8023d22:	f47e ae48 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023d26:	ae32      	add	r6, sp, #200	; 0xc8
 8023d28:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023d2a:	9926      	ldr	r1, [sp, #152]	; 0x98
 8023d2c:	f7ff bba3 	b.w	8023476 <_svfprintf_r+0xe3e>
 8023d30:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023d32:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023d34:	aa25      	add	r2, sp, #148	; 0x94
 8023d36:	f002 fc91 	bl	802665c <__ssprint_r>
 8023d3a:	2800      	cmp	r0, #0
 8023d3c:	f47e ae3b 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023d40:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023d42:	ae32      	add	r6, sp, #200	; 0xc8
 8023d44:	f7ff bb78 	b.w	8023438 <_svfprintf_r+0xe00>
 8023d48:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023d4a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023d4c:	aa25      	add	r2, sp, #148	; 0x94
 8023d4e:	f002 fc85 	bl	802665c <__ssprint_r>
 8023d52:	2800      	cmp	r0, #0
 8023d54:	f47e ae2f 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023d58:	ae32      	add	r6, sp, #200	; 0xc8
 8023d5a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023d5c:	9926      	ldr	r1, [sp, #152]	; 0x98
 8023d5e:	f7ff b9e4 	b.w	802312a <_svfprintf_r+0xaf2>
 8023d62:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023d64:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023d66:	aa25      	add	r2, sp, #148	; 0x94
 8023d68:	f002 fc78 	bl	802665c <__ssprint_r>
 8023d6c:	2800      	cmp	r0, #0
 8023d6e:	f47e ae22 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023d72:	ae32      	add	r6, sp, #200	; 0xc8
 8023d74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023d76:	9926      	ldr	r1, [sp, #152]	; 0x98
 8023d78:	f7ff b9e9 	b.w	802314e <_svfprintf_r+0xb16>
 8023d7c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023d7e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023d80:	aa25      	add	r2, sp, #148	; 0x94
 8023d82:	f002 fc6b 	bl	802665c <__ssprint_r>
 8023d86:	2800      	cmp	r0, #0
 8023d88:	f47e ae15 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023d8c:	ae32      	add	r6, sp, #200	; 0xc8
 8023d8e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023d90:	9926      	ldr	r1, [sp, #152]	; 0x98
 8023d92:	f7ff bb83 	b.w	802349c <_svfprintf_r+0xe64>
 8023d96:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023d98:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023d9a:	aa25      	add	r2, sp, #148	; 0x94
 8023d9c:	f002 fc5e 	bl	802665c <__ssprint_r>
 8023da0:	2800      	cmp	r0, #0
 8023da2:	f47e ae08 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023da6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8023da8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023daa:	ae32      	add	r6, sp, #200	; 0xc8
 8023dac:	e4a3      	b.n	80236f6 <_svfprintf_r+0x10be>
 8023dae:	f8df b1bc 	ldr.w	fp, [pc, #444]	; 8023f6c <_svfprintf_r+0x1934>
 8023db2:	3301      	adds	r3, #1
 8023db4:	1952      	adds	r2, r2, r5
 8023db6:	2b07      	cmp	r3, #7
 8023db8:	f8c6 b000 	str.w	fp, [r6]
 8023dbc:	6075      	str	r5, [r6, #4]
 8023dbe:	9227      	str	r2, [sp, #156]	; 0x9c
 8023dc0:	9326      	str	r3, [sp, #152]	; 0x98
 8023dc2:	f73f af71 	bgt.w	8023ca8 <_svfprintf_r+0x1670>
 8023dc6:	3608      	adds	r6, #8
 8023dc8:	e779      	b.n	8023cbe <_svfprintf_r+0x1686>
 8023dca:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8023dcc:	9510      	str	r5, [sp, #64]	; 0x40
 8023dce:	2f06      	cmp	r7, #6
 8023dd0:	bf28      	it	cs
 8023dd2:	2706      	movcs	r7, #6
 8023dd4:	ea27 74e7 	bic.w	r4, r7, r7, asr #31
 8023dd8:	970e      	str	r7, [sp, #56]	; 0x38
 8023dda:	940b      	str	r4, [sp, #44]	; 0x2c
 8023ddc:	4f62      	ldr	r7, [pc, #392]	; (8023f68 <_svfprintf_r+0x1930>)
 8023dde:	f7fe bed9 	b.w	8022b94 <_svfprintf_r+0x55c>
 8023de2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023de4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023de6:	aa25      	add	r2, sp, #148	; 0x94
 8023de8:	f002 fc38 	bl	802665c <__ssprint_r>
 8023dec:	2800      	cmp	r0, #0
 8023dee:	f47e ade2 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023df2:	ae32      	add	r6, sp, #200	; 0xc8
 8023df4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023df6:	9926      	ldr	r1, [sp, #152]	; 0x98
 8023df8:	e4ad      	b.n	8023756 <_svfprintf_r+0x111e>
 8023dfa:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023dfc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023dfe:	aa25      	add	r2, sp, #148	; 0x94
 8023e00:	f002 fc2c 	bl	802665c <__ssprint_r>
 8023e04:	2800      	cmp	r0, #0
 8023e06:	f47e add6 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023e0a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8023e0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8023e0e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023e10:	1b99      	subs	r1, r3, r6
 8023e12:	ae32      	add	r6, sp, #200	; 0xc8
 8023e14:	e483      	b.n	802371e <_svfprintf_r+0x10e6>
 8023e16:	9926      	ldr	r1, [sp, #152]	; 0x98
 8023e18:	f8df 8148 	ldr.w	r8, [pc, #328]	; 8023f64 <_svfprintf_r+0x192c>
 8023e1c:	f7ff b8fc 	b.w	8023018 <_svfprintf_r+0x9e0>
 8023e20:	9810      	ldr	r0, [sp, #64]	; 0x40
 8023e22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8023e24:	6801      	ldr	r1, [r0, #0]
 8023e26:	1d04      	adds	r4, r0, #4
 8023e28:	9410      	str	r4, [sp, #64]	; 0x40
 8023e2a:	600b      	str	r3, [r1, #0]
 8023e2c:	f7fe bc2f 	b.w	802268e <_svfprintf_r+0x56>
 8023e30:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8023e32:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8023e36:	9208      	str	r2, [sp, #32]
 8023e38:	f7fe bd2d 	b.w	8022896 <_svfprintf_r+0x25e>
 8023e3c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8023e3e:	1cd1      	adds	r1, r2, #3
 8023e40:	4610      	mov	r0, r2
 8023e42:	db02      	blt.n	8023e4a <_svfprintf_r+0x1812>
 8023e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8023e46:	4293      	cmp	r3, r2
 8023e48:	da28      	bge.n	8023e9c <_svfprintf_r+0x1864>
 8023e4a:	f1a8 0802 	sub.w	r8, r8, #2
 8023e4e:	1e43      	subs	r3, r0, #1
 8023e50:	2b00      	cmp	r3, #0
 8023e52:	931e      	str	r3, [sp, #120]	; 0x78
 8023e54:	f88d 8084 	strb.w	r8, [sp, #132]	; 0x84
 8023e58:	f2c0 811c 	blt.w	8024094 <_svfprintf_r+0x1a5c>
 8023e5c:	222b      	movs	r2, #43	; 0x2b
 8023e5e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
 8023e62:	2b09      	cmp	r3, #9
 8023e64:	f300 809e 	bgt.w	8023fa4 <_svfprintf_r+0x196c>
 8023e68:	3330      	adds	r3, #48	; 0x30
 8023e6a:	2130      	movs	r1, #48	; 0x30
 8023e6c:	f88d 1086 	strb.w	r1, [sp, #134]	; 0x86
 8023e70:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 8023e74:	ac22      	add	r4, sp, #136	; 0x88
 8023e76:	aa21      	add	r2, sp, #132	; 0x84
 8023e78:	9811      	ldr	r0, [sp, #68]	; 0x44
 8023e7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8023e7c:	1aa1      	subs	r1, r4, r2
 8023e7e:	1844      	adds	r4, r0, r1
 8023e80:	2b01      	cmp	r3, #1
 8023e82:	9119      	str	r1, [sp, #100]	; 0x64
 8023e84:	940e      	str	r4, [sp, #56]	; 0x38
 8023e86:	f340 810a 	ble.w	802409e <_svfprintf_r+0x1a66>
 8023e8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8023e8c:	1c5a      	adds	r2, r3, #1
 8023e8e:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 8023e92:	2000      	movs	r0, #0
 8023e94:	920e      	str	r2, [sp, #56]	; 0x38
 8023e96:	910b      	str	r1, [sp, #44]	; 0x2c
 8023e98:	9014      	str	r0, [sp, #80]	; 0x50
 8023e9a:	e68b      	b.n	8023bb4 <_svfprintf_r+0x157c>
 8023e9c:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8023e9e:	42a2      	cmp	r2, r4
 8023ea0:	db72      	blt.n	8023f88 <_svfprintf_r+0x1950>
 8023ea2:	9c08      	ldr	r4, [sp, #32]
 8023ea4:	07e0      	lsls	r0, r4, #31
 8023ea6:	f100 80ed 	bmi.w	8024084 <_svfprintf_r+0x1a4c>
 8023eaa:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 8023eae:	910b      	str	r1, [sp, #44]	; 0x2c
 8023eb0:	920e      	str	r2, [sp, #56]	; 0x38
 8023eb2:	f04f 0867 	mov.w	r8, #103	; 0x67
 8023eb6:	e67c      	b.n	8023bb2 <_svfprintf_r+0x157a>
 8023eb8:	232d      	movs	r3, #45	; 0x2d
 8023eba:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 8023ebe:	f7fe bdc6 	b.w	8022a4e <_svfprintf_r+0x416>
 8023ec2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023ec4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023ec6:	aa25      	add	r2, sp, #148	; 0x94
 8023ec8:	f002 fbc8 	bl	802665c <__ssprint_r>
 8023ecc:	2800      	cmp	r0, #0
 8023ece:	f47e ad72 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023ed2:	ae32      	add	r6, sp, #200	; 0xc8
 8023ed4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8023ed6:	9926      	ldr	r1, [sp, #152]	; 0x98
 8023ed8:	e44f      	b.n	802377a <_svfprintf_r+0x1142>
 8023eda:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8023edc:	2703      	movs	r7, #3
 8023ede:	9700      	str	r7, [sp, #0]
 8023ee0:	a81e      	add	r0, sp, #120	; 0x78
 8023ee2:	a91f      	add	r1, sp, #124	; 0x7c
 8023ee4:	af20      	add	r7, sp, #128	; 0x80
 8023ee6:	4623      	mov	r3, r4
 8023ee8:	9501      	str	r5, [sp, #4]
 8023eea:	9002      	str	r0, [sp, #8]
 8023eec:	9704      	str	r7, [sp, #16]
 8023eee:	465a      	mov	r2, fp
 8023ef0:	9103      	str	r1, [sp, #12]
 8023ef2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023ef4:	f000 fa84 	bl	8024400 <_dtoa_r>
 8023ef8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8023efa:	4607      	mov	r7, r0
 8023efc:	18c5      	adds	r5, r0, r3
 8023efe:	469c      	mov	ip, r3
 8023f00:	783a      	ldrb	r2, [r7, #0]
 8023f02:	2a30      	cmp	r2, #48	; 0x30
 8023f04:	f000 80ad 	beq.w	8024062 <_svfprintf_r+0x1a2a>
 8023f08:	981e      	ldr	r0, [sp, #120]	; 0x78
 8023f0a:	182d      	adds	r5, r5, r0
 8023f0c:	e60e      	b.n	8023b2c <_svfprintf_r+0x14f4>
 8023f0e:	4917      	ldr	r1, [pc, #92]	; (8023f6c <_svfprintf_r+0x1934>)
 8023f10:	9826      	ldr	r0, [sp, #152]	; 0x98
 8023f12:	9109      	str	r1, [sp, #36]	; 0x24
 8023f14:	f7ff b9b4 	b.w	8023280 <_svfprintf_r+0xc48>
 8023f18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8023f1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8023f1c:	9012      	str	r0, [sp, #72]	; 0x48
 8023f1e:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
 8023f22:	940b      	str	r4, [sp, #44]	; 0x2c
 8023f24:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8023f28:	9510      	str	r5, [sp, #64]	; 0x40
 8023f2a:	920e      	str	r2, [sp, #56]	; 0x38
 8023f2c:	9014      	str	r0, [sp, #80]	; 0x50
 8023f2e:	f7fe bcb2 	b.w	8022896 <_svfprintf_r+0x25e>
 8023f32:	980c      	ldr	r0, [sp, #48]	; 0x30
 8023f34:	990a      	ldr	r1, [sp, #40]	; 0x28
 8023f36:	aa25      	add	r2, sp, #148	; 0x94
 8023f38:	f002 fb90 	bl	802665c <__ssprint_r>
 8023f3c:	2800      	cmp	r0, #0
 8023f3e:	f47e ad3a 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8023f42:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8023f44:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8023f46:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8023f48:	ae32      	add	r6, sp, #200	; 0xc8
 8023f4a:	e537      	b.n	80239bc <_svfprintf_r+0x1384>
 8023f4c:	2200      	movs	r2, #0
 8023f4e:	46a2      	mov	sl, r4
 8023f50:	9209      	str	r2, [sp, #36]	; 0x24
 8023f52:	f7fe bbd5 	b.w	8022700 <_svfprintf_r+0xc8>
 8023f56:	9809      	ldr	r0, [sp, #36]	; 0x24
 8023f58:	2800      	cmp	r0, #0
 8023f5a:	bf08      	it	eq
 8023f5c:	2001      	moveq	r0, #1
 8023f5e:	9009      	str	r0, [sp, #36]	; 0x24
 8023f60:	e5a6      	b.n	8023ab0 <_svfprintf_r+0x1478>
 8023f62:	bf00      	nop
 8023f64:	0802822c 	.word	0x0802822c
 8023f68:	08028210 	.word	0x08028210
 8023f6c:	0802821c 	.word	0x0802821c
 8023f70:	212d      	movs	r1, #45	; 0x2d
 8023f72:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 8023f76:	9112      	str	r1, [sp, #72]	; 0x48
 8023f78:	e5a3      	b.n	8023ac2 <_svfprintf_r+0x148a>
 8023f7a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8023f7c:	f107 0c01 	add.w	ip, r7, #1
 8023f80:	e5b1      	b.n	8023ae6 <_svfprintf_r+0x14ae>
 8023f82:	4635      	mov	r5, r6
 8023f84:	4606      	mov	r6, r0
 8023f86:	e714      	b.n	8023db2 <_svfprintf_r+0x177a>
 8023f88:	2a00      	cmp	r2, #0
 8023f8a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8023f8c:	bfd4      	ite	le
 8023f8e:	f1c2 0002 	rsble	r0, r2, #2
 8023f92:	2001      	movgt	r0, #1
 8023f94:	1840      	adds	r0, r0, r1
 8023f96:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 8023f9a:	900e      	str	r0, [sp, #56]	; 0x38
 8023f9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8023f9e:	f04f 0867 	mov.w	r8, #103	; 0x67
 8023fa2:	e606      	b.n	8023bb2 <_svfprintf_r+0x157a>
 8023fa4:	f246 6467 	movw	r4, #26215	; 0x6667
 8023fa8:	f10d 0192 	add.w	r1, sp, #146	; 0x92
 8023fac:	f2c6 6466 	movt	r4, #26214	; 0x6666
 8023fb0:	fb84 2503 	smull	r2, r5, r4, r3
 8023fb4:	17d8      	asrs	r0, r3, #31
 8023fb6:	ebc0 00a5 	rsb	r0, r0, r5, asr #2
 8023fba:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8023fbe:	460a      	mov	r2, r1
 8023fc0:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
 8023fc4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8023fc8:	7011      	strb	r1, [r2, #0]
 8023fca:	1e51      	subs	r1, r2, #1
 8023fcc:	2809      	cmp	r0, #9
 8023fce:	4603      	mov	r3, r0
 8023fd0:	dcee      	bgt.n	8023fb0 <_svfprintf_r+0x1978>
 8023fd2:	3330      	adds	r3, #48	; 0x30
 8023fd4:	f10d 0593 	add.w	r5, sp, #147	; 0x93
 8023fd8:	b2d8      	uxtb	r0, r3
 8023fda:	428d      	cmp	r5, r1
 8023fdc:	f802 0c01 	strb.w	r0, [r2, #-1]
 8023fe0:	f240 8093 	bls.w	802410a <_svfprintf_r+0x1ad2>
 8023fe4:	1aac      	subs	r4, r5, r2
 8023fe6:	07e4      	lsls	r4, r4, #31
 8023fe8:	f10d 0185 	add.w	r1, sp, #133	; 0x85
 8023fec:	4613      	mov	r3, r2
 8023fee:	d50d      	bpl.n	802400c <_svfprintf_r+0x19d4>
 8023ff0:	4613      	mov	r3, r2
 8023ff2:	f88d 0086 	strb.w	r0, [sp, #134]	; 0x86
 8023ff6:	f10d 0186 	add.w	r1, sp, #134	; 0x86
 8023ffa:	f813 0b01 	ldrb.w	r0, [r3], #1
 8023ffe:	e005      	b.n	802400c <_svfprintf_r+0x19d4>
 8024000:	f813 1b01 	ldrb.w	r1, [r3], #1
 8024004:	7061      	strb	r1, [r4, #1]
 8024006:	f813 0b01 	ldrb.w	r0, [r3], #1
 802400a:	1c61      	adds	r1, r4, #1
 802400c:	1c4c      	adds	r4, r1, #1
 802400e:	42ab      	cmp	r3, r5
 8024010:	7048      	strb	r0, [r1, #1]
 8024012:	d1f5      	bne.n	8024000 <_svfprintf_r+0x19c8>
 8024014:	ab42      	add	r3, sp, #264	; 0x108
 8024016:	ebc2 0443 	rsb	r4, r2, r3, lsl #1
 802401a:	3cf6      	subs	r4, #246	; 0xf6
 802401c:	e72b      	b.n	8023e76 <_svfprintf_r+0x183e>
 802401e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8024020:	990a      	ldr	r1, [sp, #40]	; 0x28
 8024022:	aa25      	add	r2, sp, #148	; 0x94
 8024024:	f002 fb1a 	bl	802665c <__ssprint_r>
 8024028:	2800      	cmp	r0, #0
 802402a:	f47e acc4 	bne.w	80229b6 <_svfprintf_r+0x37e>
 802402e:	ae32      	add	r6, sp, #200	; 0xc8
 8024030:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8024032:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8024034:	e4db      	b.n	80239ee <_svfprintf_r+0x13b6>
 8024036:	980c      	ldr	r0, [sp, #48]	; 0x30
 8024038:	990a      	ldr	r1, [sp, #40]	; 0x28
 802403a:	aa25      	add	r2, sp, #148	; 0x94
 802403c:	f002 fb0e 	bl	802665c <__ssprint_r>
 8024040:	2800      	cmp	r0, #0
 8024042:	f47e acb8 	bne.w	80229b6 <_svfprintf_r+0x37e>
 8024046:	ae32      	add	r6, sp, #200	; 0xc8
 8024048:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 802404a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 802404c:	e4e1      	b.n	8023a12 <_svfprintf_r+0x13da>
 802404e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8024050:	e591      	b.n	8023b76 <_svfprintf_r+0x153e>
 8024052:	9809      	ldr	r0, [sp, #36]	; 0x24
 8024054:	1c43      	adds	r3, r0, #1
 8024056:	18d4      	adds	r4, r2, r3
 8024058:	ea24 71e4 	bic.w	r1, r4, r4, asr #31
 802405c:	940e      	str	r4, [sp, #56]	; 0x38
 802405e:	910b      	str	r1, [sp, #44]	; 0x2c
 8024060:	e5a7      	b.n	8023bb2 <_svfprintf_r+0x157a>
 8024062:	4658      	mov	r0, fp
 8024064:	4621      	mov	r1, r4
 8024066:	2200      	movs	r2, #0
 8024068:	2300      	movs	r3, #0
 802406a:	f8cd c018 	str.w	ip, [sp, #24]
 802406e:	f7fd fd2b 	bl	8021ac8 <__aeabi_dcmpeq>
 8024072:	f8dd c018 	ldr.w	ip, [sp, #24]
 8024076:	2800      	cmp	r0, #0
 8024078:	f47f af46 	bne.w	8023f08 <_svfprintf_r+0x18d0>
 802407c:	f1cc 0001 	rsb	r0, ip, #1
 8024080:	901e      	str	r0, [sp, #120]	; 0x78
 8024082:	e742      	b.n	8023f0a <_svfprintf_r+0x18d2>
 8024084:	1c50      	adds	r0, r2, #1
 8024086:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 802408a:	900e      	str	r0, [sp, #56]	; 0x38
 802408c:	930b      	str	r3, [sp, #44]	; 0x2c
 802408e:	f04f 0867 	mov.w	r8, #103	; 0x67
 8024092:	e58e      	b.n	8023bb2 <_svfprintf_r+0x157a>
 8024094:	242d      	movs	r4, #45	; 0x2d
 8024096:	425b      	negs	r3, r3
 8024098:	f88d 4085 	strb.w	r4, [sp, #133]	; 0x85
 802409c:	e6e1      	b.n	8023e62 <_svfprintf_r+0x182a>
 802409e:	9a08      	ldr	r2, [sp, #32]
 80240a0:	f012 0101 	ands.w	r1, r2, #1
 80240a4:	f47f aef1 	bne.w	8023e8a <_svfprintf_r+0x1852>
 80240a8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80240aa:	9114      	str	r1, [sp, #80]	; 0x50
 80240ac:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 80240b0:	940b      	str	r4, [sp, #44]	; 0x2c
 80240b2:	e57f      	b.n	8023bb4 <_svfprintf_r+0x157c>
 80240b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80240b6:	b9c1      	cbnz	r1, 80240ea <_svfprintf_r+0x1ab2>
 80240b8:	9808      	ldr	r0, [sp, #32]
 80240ba:	07c4      	lsls	r4, r0, #31
 80240bc:	d415      	bmi.n	80240ea <_svfprintf_r+0x1ab2>
 80240be:	2301      	movs	r3, #1
 80240c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80240c2:	930e      	str	r3, [sp, #56]	; 0x38
 80240c4:	e575      	b.n	8023bb2 <_svfprintf_r+0x157a>
 80240c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80240c8:	f89a 8001 	ldrb.w	r8, [sl, #1]
 80240cc:	681a      	ldr	r2, [r3, #0]
 80240ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80240d0:	9209      	str	r2, [sp, #36]	; 0x24
 80240d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80240d4:	3304      	adds	r3, #4
 80240d6:	2a00      	cmp	r2, #0
 80240d8:	9310      	str	r3, [sp, #64]	; 0x40
 80240da:	46a2      	mov	sl, r4
 80240dc:	f6be ab0e 	bge.w	80226fc <_svfprintf_r+0xc4>
 80240e0:	f04f 33ff 	mov.w	r3, #4294967295
 80240e4:	9309      	str	r3, [sp, #36]	; 0x24
 80240e6:	f7fe bb09 	b.w	80226fc <_svfprintf_r+0xc4>
 80240ea:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80240ec:	1ca1      	adds	r1, r4, #2
 80240ee:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 80240f2:	910e      	str	r1, [sp, #56]	; 0x38
 80240f4:	900b      	str	r0, [sp, #44]	; 0x2c
 80240f6:	e55c      	b.n	8023bb2 <_svfprintf_r+0x157a>
 80240f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80240fa:	210c      	movs	r1, #12
 80240fc:	6011      	str	r1, [r2, #0]
 80240fe:	f04f 30ff 	mov.w	r0, #4294967295
 8024102:	f7fe bc62 	b.w	80229ca <_svfprintf_r+0x392>
 8024106:	981e      	ldr	r0, [sp, #120]	; 0x78
 8024108:	e6a1      	b.n	8023e4e <_svfprintf_r+0x1816>
 802410a:	f10d 0486 	add.w	r4, sp, #134	; 0x86
 802410e:	e6b2      	b.n	8023e76 <_svfprintf_r+0x183e>
 8024110:	4625      	mov	r5, r4
 8024112:	e530      	b.n	8023b76 <_svfprintf_r+0x153e>

08024114 <quorem>:
 8024114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024118:	6903      	ldr	r3, [r0, #16]
 802411a:	690c      	ldr	r4, [r1, #16]
 802411c:	429c      	cmp	r4, r3
 802411e:	b083      	sub	sp, #12
 8024120:	4606      	mov	r6, r0
 8024122:	f300 816b 	bgt.w	80243fc <quorem+0x2e8>
 8024126:	1ce0      	adds	r0, r4, #3
 8024128:	0082      	lsls	r2, r0, #2
 802412a:	188f      	adds	r7, r1, r2
 802412c:	18b5      	adds	r5, r6, r2
 802412e:	687b      	ldr	r3, [r7, #4]
 8024130:	6868      	ldr	r0, [r5, #4]
 8024132:	1c5a      	adds	r2, r3, #1
 8024134:	fbb0 f5f2 	udiv	r5, r0, r2
 8024138:	f101 0314 	add.w	r3, r1, #20
 802413c:	9301      	str	r3, [sp, #4]
 802413e:	3c01      	subs	r4, #1
 8024140:	3704      	adds	r7, #4
 8024142:	f106 0814 	add.w	r8, r6, #20
 8024146:	2d00      	cmp	r5, #0
 8024148:	f000 80be 	beq.w	80242c8 <quorem+0x1b4>
 802414c:	694a      	ldr	r2, [r1, #20]
 802414e:	f8d8 3000 	ldr.w	r3, [r8]
 8024152:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8024156:	b290      	uxth	r0, r2
 8024158:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 802415c:	fb05 f000 	mul.w	r0, r5, r0
 8024160:	fb05 f20c 	mul.w	r2, r5, ip
 8024164:	eb02 4c10 	add.w	ip, r2, r0, lsr #16
 8024168:	fa1f fe8c 	uxth.w	lr, ip
 802416c:	b29a      	uxth	r2, r3
 802416e:	b280      	uxth	r0, r0
 8024170:	1a12      	subs	r2, r2, r0
 8024172:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 8024176:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 802417a:	b292      	uxth	r2, r2
 802417c:	ebc9 0007 	rsb	r0, r9, r7
 8024180:	f106 0318 	add.w	r3, r6, #24
 8024184:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 8024188:	f101 0218 	add.w	r2, r1, #24
 802418c:	4297      	cmp	r7, r2
 802418e:	f843 9c04 	str.w	r9, [r3, #-4]
 8024192:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8024196:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 802419a:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 802419e:	d370      	bcc.n	8024282 <quorem+0x16e>
 80241a0:	b328      	cbz	r0, 80241ee <quorem+0xda>
 80241a2:	6810      	ldr	r0, [r2, #0]
 80241a4:	681b      	ldr	r3, [r3, #0]
 80241a6:	b282      	uxth	r2, r0
 80241a8:	0c00      	lsrs	r0, r0, #16
 80241aa:	fb05 cc02 	mla	ip, r5, r2, ip
 80241ae:	fb05 f000 	mul.w	r0, r5, r0
 80241b2:	eb00 401c 	add.w	r0, r0, ip, lsr #16
 80241b6:	fa1e f283 	uxtah	r2, lr, r3
 80241ba:	fa1f fc8c 	uxth.w	ip, ip
 80241be:	fa1f fe80 	uxth.w	lr, r0
 80241c2:	ebcc 0202 	rsb	r2, ip, r2
 80241c6:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 80241ca:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 80241ce:	fa1f fc82 	uxth.w	ip, r2
 80241d2:	f106 031c 	add.w	r3, r6, #28
 80241d6:	f101 021c 	add.w	r2, r1, #28
 80241da:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
 80241de:	4297      	cmp	r7, r2
 80241e0:	f843 cc04 	str.w	ip, [r3, #-4]
 80241e4:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 80241e8:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 80241ec:	d349      	bcc.n	8024282 <quorem+0x16e>
 80241ee:	4610      	mov	r0, r2
 80241f0:	f8d3 9000 	ldr.w	r9, [r3]
 80241f4:	f850 bb04 	ldr.w	fp, [r0], #4
 80241f8:	fa1f fa8b 	uxth.w	sl, fp
 80241fc:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 8024200:	fb05 cc0a 	mla	ip, r5, sl, ip
 8024204:	fb05 fa0b 	mul.w	sl, r5, fp
 8024208:	eb0a 4b1c 	add.w	fp, sl, ip, lsr #16
 802420c:	fa1f fa8b 	uxth.w	sl, fp
 8024210:	fa1e fe89 	uxtah	lr, lr, r9
 8024214:	fa1f fc8c 	uxth.w	ip, ip
 8024218:	ebcc 0e0e 	rsb	lr, ip, lr
 802421c:	ebca 4c19 	rsb	ip, sl, r9, lsr #16
 8024220:	eb0c 4a2e 	add.w	sl, ip, lr, asr #16
 8024224:	4699      	mov	r9, r3
 8024226:	fa1f fe8e 	uxth.w	lr, lr
 802422a:	ea4e 4c0a 	orr.w	ip, lr, sl, lsl #16
 802422e:	f849 cb04 	str.w	ip, [r9], #4
 8024232:	6852      	ldr	r2, [r2, #4]
 8024234:	685b      	ldr	r3, [r3, #4]
 8024236:	fa1f fe82 	uxth.w	lr, r2
 802423a:	fb05 fe0e 	mul.w	lr, r5, lr
 802423e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8024242:	eb0e 4b1b 	add.w	fp, lr, fp, lsr #16
 8024246:	fb05 f20c 	mul.w	r2, r5, ip
 802424a:	eb02 4c1b 	add.w	ip, r2, fp, lsr #16
 802424e:	b29a      	uxth	r2, r3
 8024250:	fa1f fe8c 	uxth.w	lr, ip
 8024254:	eb02 422a 	add.w	r2, r2, sl, asr #16
 8024258:	fa1f fb8b 	uxth.w	fp, fp
 802425c:	ebcb 0202 	rsb	r2, fp, r2
 8024260:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 8024264:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 8024268:	b292      	uxth	r2, r2
 802426a:	464b      	mov	r3, r9
 802426c:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 8024270:	1d02      	adds	r2, r0, #4
 8024272:	4297      	cmp	r7, r2
 8024274:	f843 9b04 	str.w	r9, [r3], #4
 8024278:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 802427c:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 8024280:	d2b5      	bcs.n	80241ee <quorem+0xda>
 8024282:	1d20      	adds	r0, r4, #4
 8024284:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 8024288:	685a      	ldr	r2, [r3, #4]
 802428a:	b9ea      	cbnz	r2, 80242c8 <quorem+0x1b4>
 802428c:	1d18      	adds	r0, r3, #4
 802428e:	4598      	cmp	r8, r3
 8024290:	d219      	bcs.n	80242c6 <quorem+0x1b2>
 8024292:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8024296:	b9b2      	cbnz	r2, 80242c6 <quorem+0x1b2>
 8024298:	3b04      	subs	r3, #4
 802429a:	ebc8 0003 	rsb	r0, r8, r3
 802429e:	1cc2      	adds	r2, r0, #3
 80242a0:	0750      	lsls	r0, r2, #29
 80242a2:	d50d      	bpl.n	80242c0 <quorem+0x1ac>
 80242a4:	3c01      	subs	r4, #1
 80242a6:	4598      	cmp	r8, r3
 80242a8:	d20d      	bcs.n	80242c6 <quorem+0x1b2>
 80242aa:	681a      	ldr	r2, [r3, #0]
 80242ac:	3b04      	subs	r3, #4
 80242ae:	b13a      	cbz	r2, 80242c0 <quorem+0x1ac>
 80242b0:	e009      	b.n	80242c6 <quorem+0x1b2>
 80242b2:	6818      	ldr	r0, [r3, #0]
 80242b4:	3b04      	subs	r3, #4
 80242b6:	b930      	cbnz	r0, 80242c6 <quorem+0x1b2>
 80242b8:	681a      	ldr	r2, [r3, #0]
 80242ba:	3c01      	subs	r4, #1
 80242bc:	3b04      	subs	r3, #4
 80242be:	b912      	cbnz	r2, 80242c6 <quorem+0x1b2>
 80242c0:	3c01      	subs	r4, #1
 80242c2:	4598      	cmp	r8, r3
 80242c4:	d3f5      	bcc.n	80242b2 <quorem+0x19e>
 80242c6:	6134      	str	r4, [r6, #16]
 80242c8:	4630      	mov	r0, r6
 80242ca:	f001 fec9 	bl	8026060 <__mcmp>
 80242ce:	2800      	cmp	r0, #0
 80242d0:	f2c0 8083 	blt.w	80243da <quorem+0x2c6>
 80242d4:	9a01      	ldr	r2, [sp, #4]
 80242d6:	f8d8 3000 	ldr.w	r3, [r8]
 80242da:	f852 0b04 	ldr.w	r0, [r2], #4
 80242de:	fa1f f983 	uxth.w	r9, r3
 80242e2:	b281      	uxth	r1, r0
 80242e4:	0c00      	lsrs	r0, r0, #16
 80242e6:	ebc1 0109 	rsb	r1, r1, r9
 80242ea:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 80242ee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80242f2:	eb03 4021 	add.w	r0, r3, r1, asr #16
 80242f6:	4643      	mov	r3, r8
 80242f8:	b289      	uxth	r1, r1
 80242fa:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80242fe:	ebc9 0c07 	rsb	ip, r9, r7
 8024302:	3501      	adds	r5, #1
 8024304:	1400      	asrs	r0, r0, #16
 8024306:	4297      	cmp	r7, r2
 8024308:	f843 1b04 	str.w	r1, [r3], #4
 802430c:	f3cc 0180 	ubfx	r1, ip, #2, #1
 8024310:	d34b      	bcc.n	80243aa <quorem+0x296>
 8024312:	b1b9      	cbz	r1, 8024344 <quorem+0x230>
 8024314:	f852 eb04 	ldr.w	lr, [r2], #4
 8024318:	6819      	ldr	r1, [r3, #0]
 802431a:	fa1f f98e 	uxth.w	r9, lr
 802431e:	fa1f fa81 	uxth.w	sl, r1
 8024322:	ebc9 090a 	rsb	r9, r9, sl
 8024326:	ea4f 4c1e 	mov.w	ip, lr, lsr #16
 802432a:	4448      	add	r0, r9
 802432c:	ebcc 4111 	rsb	r1, ip, r1, lsr #16
 8024330:	eb01 4120 	add.w	r1, r1, r0, asr #16
 8024334:	b280      	uxth	r0, r0
 8024336:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 802433a:	f843 0b04 	str.w	r0, [r3], #4
 802433e:	1408      	asrs	r0, r1, #16
 8024340:	4297      	cmp	r7, r2
 8024342:	d332      	bcc.n	80243aa <quorem+0x296>
 8024344:	4682      	mov	sl, r0
 8024346:	4611      	mov	r1, r2
 8024348:	f8d3 e000 	ldr.w	lr, [r3]
 802434c:	f851 0b04 	ldr.w	r0, [r1], #4
 8024350:	fa1f fb8e 	uxth.w	fp, lr
 8024354:	fa1f f980 	uxth.w	r9, r0
 8024358:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 802435c:	ebc9 0b0b 	rsb	fp, r9, fp
 8024360:	eb0b 000a 	add.w	r0, fp, sl
 8024364:	ebcc 4a1e 	rsb	sl, ip, lr, lsr #16
 8024368:	eb0a 4920 	add.w	r9, sl, r0, asr #16
 802436c:	469e      	mov	lr, r3
 802436e:	b280      	uxth	r0, r0
 8024370:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8024374:	f84e 0b04 	str.w	r0, [lr], #4
 8024378:	6850      	ldr	r0, [r2, #4]
 802437a:	685b      	ldr	r3, [r3, #4]
 802437c:	b282      	uxth	r2, r0
 802437e:	fa1f fc83 	uxth.w	ip, r3
 8024382:	0c00      	lsrs	r0, r0, #16
 8024384:	ebc2 020c 	rsb	r2, r2, ip
 8024388:	eb02 4229 	add.w	r2, r2, r9, asr #16
 802438c:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 8024390:	eb03 4022 	add.w	r0, r3, r2, asr #16
 8024394:	b292      	uxth	r2, r2
 8024396:	ea42 4a00 	orr.w	sl, r2, r0, lsl #16
 802439a:	4673      	mov	r3, lr
 802439c:	1d0a      	adds	r2, r1, #4
 802439e:	4297      	cmp	r7, r2
 80243a0:	f843 ab04 	str.w	sl, [r3], #4
 80243a4:	ea4f 4a20 	mov.w	sl, r0, asr #16
 80243a8:	d2cd      	bcs.n	8024346 <quorem+0x232>
 80243aa:	1d21      	adds	r1, r4, #4
 80243ac:	eb06 0381 	add.w	r3, r6, r1, lsl #2
 80243b0:	6858      	ldr	r0, [r3, #4]
 80243b2:	b990      	cbnz	r0, 80243da <quorem+0x2c6>
 80243b4:	1d1a      	adds	r2, r3, #4
 80243b6:	4598      	cmp	r8, r3
 80243b8:	d20e      	bcs.n	80243d8 <quorem+0x2c4>
 80243ba:	f852 1c04 	ldr.w	r1, [r2, #-4]
 80243be:	b959      	cbnz	r1, 80243d8 <quorem+0x2c4>
 80243c0:	3b04      	subs	r3, #4
 80243c2:	ebc8 0003 	rsb	r0, r8, r3
 80243c6:	1cc2      	adds	r2, r0, #3
 80243c8:	0752      	lsls	r2, r2, #29
 80243ca:	d513      	bpl.n	80243f4 <quorem+0x2e0>
 80243cc:	3c01      	subs	r4, #1
 80243ce:	4598      	cmp	r8, r3
 80243d0:	d202      	bcs.n	80243d8 <quorem+0x2c4>
 80243d2:	6818      	ldr	r0, [r3, #0]
 80243d4:	3b04      	subs	r3, #4
 80243d6:	b168      	cbz	r0, 80243f4 <quorem+0x2e0>
 80243d8:	6134      	str	r4, [r6, #16]
 80243da:	4628      	mov	r0, r5
 80243dc:	b003      	add	sp, #12
 80243de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80243e2:	681a      	ldr	r2, [r3, #0]
 80243e4:	3b04      	subs	r3, #4
 80243e6:	2a00      	cmp	r2, #0
 80243e8:	d1f6      	bne.n	80243d8 <quorem+0x2c4>
 80243ea:	6819      	ldr	r1, [r3, #0]
 80243ec:	3c01      	subs	r4, #1
 80243ee:	3b04      	subs	r3, #4
 80243f0:	2900      	cmp	r1, #0
 80243f2:	d1f1      	bne.n	80243d8 <quorem+0x2c4>
 80243f4:	3c01      	subs	r4, #1
 80243f6:	4598      	cmp	r8, r3
 80243f8:	d3f3      	bcc.n	80243e2 <quorem+0x2ce>
 80243fa:	e7ed      	b.n	80243d8 <quorem+0x2c4>
 80243fc:	2000      	movs	r0, #0
 80243fe:	e7ed      	b.n	80243dc <quorem+0x2c8>

08024400 <_dtoa_r>:
 8024400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024404:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8024406:	b09f      	sub	sp, #124	; 0x7c
 8024408:	4681      	mov	r9, r0
 802440a:	9c2b      	ldr	r4, [sp, #172]	; 0xac
 802440c:	4692      	mov	sl, r2
 802440e:	469b      	mov	fp, r3
 8024410:	b151      	cbz	r1, 8024428 <_dtoa_r+0x28>
 8024412:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8024414:	2201      	movs	r2, #1
 8024416:	fa02 f203 	lsl.w	r2, r2, r3
 802441a:	604b      	str	r3, [r1, #4]
 802441c:	608a      	str	r2, [r1, #8]
 802441e:	f001 fa2d 	bl	802587c <_Bfree>
 8024422:	2000      	movs	r0, #0
 8024424:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8024428:	f1bb 0800 	subs.w	r8, fp, #0
 802442c:	db39      	blt.n	80244a2 <_dtoa_r+0xa2>
 802442e:	2100      	movs	r1, #0
 8024430:	6021      	str	r1, [r4, #0]
 8024432:	2400      	movs	r4, #0
 8024434:	4622      	mov	r2, r4
 8024436:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 802443a:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 802443e:	ea08 0004 	and.w	r0, r8, r4
 8024442:	4290      	cmp	r0, r2
 8024444:	d016      	beq.n	8024474 <_dtoa_r+0x74>
 8024446:	4650      	mov	r0, sl
 8024448:	4659      	mov	r1, fp
 802444a:	2200      	movs	r2, #0
 802444c:	2300      	movs	r3, #0
 802444e:	f7fd fb3b 	bl	8021ac8 <__aeabi_dcmpeq>
 8024452:	2800      	cmp	r0, #0
 8024454:	d02b      	beq.n	80244ae <_dtoa_r+0xae>
 8024456:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 8024458:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 802445a:	2001      	movs	r0, #1
 802445c:	6028      	str	r0, [r5, #0]
 802445e:	2c00      	cmp	r4, #0
 8024460:	f000 80cf 	beq.w	8024602 <_dtoa_r+0x202>
 8024464:	49a2      	ldr	r1, [pc, #648]	; (80246f0 <_dtoa_r+0x2f0>)
 8024466:	1e4b      	subs	r3, r1, #1
 8024468:	6021      	str	r1, [r4, #0]
 802446a:	9305      	str	r3, [sp, #20]
 802446c:	9805      	ldr	r0, [sp, #20]
 802446e:	b01f      	add	sp, #124	; 0x7c
 8024470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024474:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8024476:	f242 720f 	movw	r2, #9999	; 0x270f
 802447a:	6022      	str	r2, [r4, #0]
 802447c:	f1ba 0f00 	cmp.w	sl, #0
 8024480:	f000 80a6 	beq.w	80245d0 <_dtoa_r+0x1d0>
 8024484:	4d9b      	ldr	r5, [pc, #620]	; (80246f4 <_dtoa_r+0x2f4>)
 8024486:	9505      	str	r5, [sp, #20]
 8024488:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 802448a:	2c00      	cmp	r4, #0
 802448c:	d0ee      	beq.n	802446c <_dtoa_r+0x6c>
 802448e:	9d05      	ldr	r5, [sp, #20]
 8024490:	78eb      	ldrb	r3, [r5, #3]
 8024492:	2b00      	cmp	r3, #0
 8024494:	f000 820b 	beq.w	80248ae <_dtoa_r+0x4ae>
 8024498:	4628      	mov	r0, r5
 802449a:	3008      	adds	r0, #8
 802449c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 802449e:	6020      	str	r0, [r4, #0]
 80244a0:	e7e4      	b.n	802446c <_dtoa_r+0x6c>
 80244a2:	f028 4800 	bic.w	r8, r8, #2147483648	; 0x80000000
 80244a6:	2301      	movs	r3, #1
 80244a8:	6023      	str	r3, [r4, #0]
 80244aa:	46c3      	mov	fp, r8
 80244ac:	e7c1      	b.n	8024432 <_dtoa_r+0x32>
 80244ae:	ae1d      	add	r6, sp, #116	; 0x74
 80244b0:	af1c      	add	r7, sp, #112	; 0x70
 80244b2:	4652      	mov	r2, sl
 80244b4:	9600      	str	r6, [sp, #0]
 80244b6:	9701      	str	r7, [sp, #4]
 80244b8:	4648      	mov	r0, r9
 80244ba:	465b      	mov	r3, fp
 80244bc:	f001 ff84 	bl	80263c8 <__d2b>
 80244c0:	f3c8 520a 	ubfx	r2, r8, #20, #11
 80244c4:	900c      	str	r0, [sp, #48]	; 0x30
 80244c6:	2a00      	cmp	r2, #0
 80244c8:	f040 808c 	bne.w	80245e4 <_dtoa_r+0x1e4>
 80244cc:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 80244ce:	991d      	ldr	r1, [sp, #116]	; 0x74
 80244d0:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 80244d4:	187e      	adds	r6, r7, r1
 80244d6:	429e      	cmp	r6, r3
 80244d8:	f2c0 832d 	blt.w	8024b36 <_dtoa_r+0x736>
 80244dc:	f64f 450e 	movw	r5, #64526	; 0xfc0e
 80244e0:	f6cf 75ff 	movt	r5, #65535	; 0xffff
 80244e4:	1ba9      	subs	r1, r5, r6
 80244e6:	f206 4212 	addw	r2, r6, #1042	; 0x412
 80244ea:	fa08 f301 	lsl.w	r3, r8, r1
 80244ee:	fa2a f002 	lsr.w	r0, sl, r2
 80244f2:	4318      	orrs	r0, r3
 80244f4:	f7fd f80a 	bl	802150c <__aeabi_ui2d>
 80244f8:	2401      	movs	r4, #1
 80244fa:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80244fe:	3e01      	subs	r6, #1
 8024500:	940d      	str	r4, [sp, #52]	; 0x34
 8024502:	2300      	movs	r3, #0
 8024504:	2200      	movs	r2, #0
 8024506:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 802450a:	f7fc fec1 	bl	8021290 <__aeabi_dsub>
 802450e:	a372      	add	r3, pc, #456	; (adr r3, 80246d8 <_dtoa_r+0x2d8>)
 8024510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024514:	f7fd f870 	bl	80215f8 <__aeabi_dmul>
 8024518:	a371      	add	r3, pc, #452	; (adr r3, 80246e0 <_dtoa_r+0x2e0>)
 802451a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802451e:	f7fc feb9 	bl	8021294 <__adddf3>
 8024522:	4604      	mov	r4, r0
 8024524:	4630      	mov	r0, r6
 8024526:	460d      	mov	r5, r1
 8024528:	f7fd f800 	bl	802152c <__aeabi_i2d>
 802452c:	a36e      	add	r3, pc, #440	; (adr r3, 80246e8 <_dtoa_r+0x2e8>)
 802452e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024532:	f7fd f861 	bl	80215f8 <__aeabi_dmul>
 8024536:	4602      	mov	r2, r0
 8024538:	460b      	mov	r3, r1
 802453a:	4620      	mov	r0, r4
 802453c:	4629      	mov	r1, r5
 802453e:	f7fc fea9 	bl	8021294 <__adddf3>
 8024542:	4604      	mov	r4, r0
 8024544:	460d      	mov	r5, r1
 8024546:	f002 fff9 	bl	802753c <__aeabi_d2iz>
 802454a:	4629      	mov	r1, r5
 802454c:	9009      	str	r0, [sp, #36]	; 0x24
 802454e:	2200      	movs	r2, #0
 8024550:	4620      	mov	r0, r4
 8024552:	2300      	movs	r3, #0
 8024554:	f7fd fac2 	bl	8021adc <__aeabi_dcmplt>
 8024558:	2800      	cmp	r0, #0
 802455a:	f040 82bf 	bne.w	8024adc <_dtoa_r+0x6dc>
 802455e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8024560:	2816      	cmp	r0, #22
 8024562:	f200 82b8 	bhi.w	8024ad6 <_dtoa_r+0x6d6>
 8024566:	4c64      	ldr	r4, [pc, #400]	; (80246f8 <_dtoa_r+0x2f8>)
 8024568:	eb04 05c0 	add.w	r5, r4, r0, lsl #3
 802456c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8024570:	4652      	mov	r2, sl
 8024572:	465b      	mov	r3, fp
 8024574:	f7fd fad0 	bl	8021b18 <__aeabi_dcmpgt>
 8024578:	2800      	cmp	r0, #0
 802457a:	f000 82e4 	beq.w	8024b46 <_dtoa_r+0x746>
 802457e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8024580:	2000      	movs	r0, #0
 8024582:	1e4b      	subs	r3, r1, #1
 8024584:	9309      	str	r3, [sp, #36]	; 0x24
 8024586:	9012      	str	r0, [sp, #72]	; 0x48
 8024588:	1bbe      	subs	r6, r7, r6
 802458a:	3e01      	subs	r6, #1
 802458c:	f100 82bd 	bmi.w	8024b0a <_dtoa_r+0x70a>
 8024590:	2400      	movs	r4, #0
 8024592:	960a      	str	r6, [sp, #40]	; 0x28
 8024594:	940e      	str	r4, [sp, #56]	; 0x38
 8024596:	9909      	ldr	r1, [sp, #36]	; 0x24
 8024598:	2900      	cmp	r1, #0
 802459a:	f2c0 82ad 	blt.w	8024af8 <_dtoa_r+0x6f8>
 802459e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80245a0:	9111      	str	r1, [sp, #68]	; 0x44
 80245a2:	186b      	adds	r3, r5, r1
 80245a4:	2100      	movs	r1, #0
 80245a6:	930a      	str	r3, [sp, #40]	; 0x28
 80245a8:	9110      	str	r1, [sp, #64]	; 0x40
 80245aa:	9828      	ldr	r0, [sp, #160]	; 0xa0
 80245ac:	2809      	cmp	r0, #9
 80245ae:	d82b      	bhi.n	8024608 <_dtoa_r+0x208>
 80245b0:	2805      	cmp	r0, #5
 80245b2:	f341 8046 	ble.w	8025642 <_dtoa_r+0x1242>
 80245b6:	1f02      	subs	r2, r0, #4
 80245b8:	9228      	str	r2, [sp, #160]	; 0xa0
 80245ba:	2500      	movs	r5, #0
 80245bc:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 80245be:	1ea3      	subs	r3, r4, #2
 80245c0:	2b03      	cmp	r3, #3
 80245c2:	d823      	bhi.n	802460c <_dtoa_r+0x20c>
 80245c4:	e8df f013 	tbh	[pc, r3, lsl #1]
 80245c8:	0529053d 	.word	0x0529053d
 80245cc:	053a0342 	.word	0x053a0342
 80245d0:	4848      	ldr	r0, [pc, #288]	; (80246f4 <_dtoa_r+0x2f4>)
 80245d2:	494a      	ldr	r1, [pc, #296]	; (80246fc <_dtoa_r+0x2fc>)
 80245d4:	f3c8 0813 	ubfx	r8, r8, #0, #20
 80245d8:	f1b8 0f00 	cmp.w	r8, #0
 80245dc:	bf18      	it	ne
 80245de:	4601      	movne	r1, r0
 80245e0:	9105      	str	r1, [sp, #20]
 80245e2:	e751      	b.n	8024488 <_dtoa_r+0x88>
 80245e4:	f02b 477f 	bic.w	r7, fp, #4278190080	; 0xff000000
 80245e8:	f427 0470 	bic.w	r4, r7, #15728640	; 0xf00000
 80245ec:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80245f0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80245f4:	2200      	movs	r2, #0
 80245f6:	4650      	mov	r0, sl
 80245f8:	f445 1140 	orr.w	r1, r5, #3145728	; 0x300000
 80245fc:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 80245fe:	920d      	str	r2, [sp, #52]	; 0x34
 8024600:	e77f      	b.n	8024502 <_dtoa_r+0x102>
 8024602:	4d3f      	ldr	r5, [pc, #252]	; (8024700 <_dtoa_r+0x300>)
 8024604:	9505      	str	r5, [sp, #20]
 8024606:	e731      	b.n	802446c <_dtoa_r+0x6c>
 8024608:	2500      	movs	r5, #0
 802460a:	9528      	str	r5, [sp, #160]	; 0xa0
 802460c:	2400      	movs	r4, #0
 802460e:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 8024612:	4648      	mov	r0, r9
 8024614:	4621      	mov	r1, r4
 8024616:	f001 f90b 	bl	8025830 <_Balloc>
 802461a:	f04f 33ff 	mov.w	r3, #4294967295
 802461e:	9005      	str	r0, [sp, #20]
 8024620:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8024624:	2001      	movs	r0, #1
 8024626:	930b      	str	r3, [sp, #44]	; 0x2c
 8024628:	9313      	str	r3, [sp, #76]	; 0x4c
 802462a:	9429      	str	r4, [sp, #164]	; 0xa4
 802462c:	900f      	str	r0, [sp, #60]	; 0x3c
 802462e:	991d      	ldr	r1, [sp, #116]	; 0x74
 8024630:	2900      	cmp	r1, #0
 8024632:	f2c0 813f 	blt.w	80248b4 <_dtoa_r+0x4b4>
 8024636:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8024638:	2a0e      	cmp	r2, #14
 802463a:	f300 813b 	bgt.w	80248b4 <_dtoa_r+0x4b4>
 802463e:	4d2e      	ldr	r5, [pc, #184]	; (80246f8 <_dtoa_r+0x2f8>)
 8024640:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
 8024644:	e9d3 0100 	ldrd	r0, r1, [r3]
 8024648:	e9cd 0106 	strd	r0, r1, [sp, #24]
 802464c:	9929      	ldr	r1, [sp, #164]	; 0xa4
 802464e:	2900      	cmp	r1, #0
 8024650:	f2c0 84fa 	blt.w	8025048 <_dtoa_r+0xc48>
 8024654:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8024658:	4650      	mov	r0, sl
 802465a:	4659      	mov	r1, fp
 802465c:	f7fd f8f6 	bl	802184c <__aeabi_ddiv>
 8024660:	f002 ff6c 	bl	802753c <__aeabi_d2iz>
 8024664:	4606      	mov	r6, r0
 8024666:	f7fc ff61 	bl	802152c <__aeabi_i2d>
 802466a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 802466e:	f7fc ffc3 	bl	80215f8 <__aeabi_dmul>
 8024672:	4602      	mov	r2, r0
 8024674:	460b      	mov	r3, r1
 8024676:	4650      	mov	r0, sl
 8024678:	4659      	mov	r1, fp
 802467a:	f7fc fe09 	bl	8021290 <__aeabi_dsub>
 802467e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8024680:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8024684:	f106 0230 	add.w	r2, r6, #48	; 0x30
 8024688:	2b01      	cmp	r3, #1
 802468a:	4604      	mov	r4, r0
 802468c:	460d      	mov	r5, r1
 802468e:	f808 2b01 	strb.w	r2, [r8], #1
 8024692:	f000 8091 	beq.w	80247b8 <_dtoa_r+0x3b8>
 8024696:	2300      	movs	r3, #0
 8024698:	2200      	movs	r2, #0
 802469a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802469e:	f7fc ffab 	bl	80215f8 <__aeabi_dmul>
 80246a2:	2200      	movs	r2, #0
 80246a4:	2300      	movs	r3, #0
 80246a6:	4604      	mov	r4, r0
 80246a8:	460d      	mov	r5, r1
 80246aa:	f7fd fa0d 	bl	8021ac8 <__aeabi_dcmpeq>
 80246ae:	2800      	cmp	r0, #0
 80246b0:	f040 80c0 	bne.w	8024834 <_dtoa_r+0x434>
 80246b4:	9f05      	ldr	r7, [sp, #20]
 80246b6:	9e05      	ldr	r6, [sp, #20]
 80246b8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80246ba:	3702      	adds	r7, #2
 80246bc:	eb06 0b00 	add.w	fp, r6, r0
 80246c0:	ebc7 010b 	rsb	r1, r7, fp
 80246c4:	07c9      	lsls	r1, r1, #31
 80246c6:	f100 80c7 	bmi.w	8024858 <_dtoa_r+0x458>
 80246ca:	f8cd b020 	str.w	fp, [sp, #32]
 80246ce:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 80246d2:	e04b      	b.n	802476c <_dtoa_r+0x36c>
 80246d4:	f3af 8000 	nop.w
 80246d8:	636f4361 	.word	0x636f4361
 80246dc:	3fd287a7 	.word	0x3fd287a7
 80246e0:	8b60c8b3 	.word	0x8b60c8b3
 80246e4:	3fc68a28 	.word	0x3fc68a28
 80246e8:	509f79fb 	.word	0x509f79fb
 80246ec:	3fd34413 	.word	0x3fd34413
 80246f0:	08028219 	.word	0x08028219
 80246f4:	08028248 	.word	0x08028248
 80246f8:	08028268 	.word	0x08028268
 80246fc:	0802823c 	.word	0x0802823c
 8024700:	08028218 	.word	0x08028218
 8024704:	f7fc ff78 	bl	80215f8 <__aeabi_dmul>
 8024708:	2200      	movs	r2, #0
 802470a:	2300      	movs	r3, #0
 802470c:	4604      	mov	r4, r0
 802470e:	460d      	mov	r5, r1
 8024710:	f7fd f9da 	bl	8021ac8 <__aeabi_dcmpeq>
 8024714:	4652      	mov	r2, sl
 8024716:	465b      	mov	r3, fp
 8024718:	2800      	cmp	r0, #0
 802471a:	f040 808b 	bne.w	8024834 <_dtoa_r+0x434>
 802471e:	4620      	mov	r0, r4
 8024720:	4629      	mov	r1, r5
 8024722:	f7fd f893 	bl	802184c <__aeabi_ddiv>
 8024726:	f002 ff09 	bl	802753c <__aeabi_d2iz>
 802472a:	4606      	mov	r6, r0
 802472c:	f7fc fefe 	bl	802152c <__aeabi_i2d>
 8024730:	4652      	mov	r2, sl
 8024732:	465b      	mov	r3, fp
 8024734:	f7fc ff60 	bl	80215f8 <__aeabi_dmul>
 8024738:	4602      	mov	r2, r0
 802473a:	460b      	mov	r3, r1
 802473c:	4620      	mov	r0, r4
 802473e:	4629      	mov	r1, r5
 8024740:	f7fc fda6 	bl	8021290 <__aeabi_dsub>
 8024744:	3630      	adds	r6, #48	; 0x30
 8024746:	2300      	movs	r3, #0
 8024748:	2200      	movs	r2, #0
 802474a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802474e:	f807 6c01 	strb.w	r6, [r7, #-1]
 8024752:	f7fc ff51 	bl	80215f8 <__aeabi_dmul>
 8024756:	2200      	movs	r2, #0
 8024758:	2300      	movs	r3, #0
 802475a:	46b8      	mov	r8, r7
 802475c:	4604      	mov	r4, r0
 802475e:	460d      	mov	r5, r1
 8024760:	f107 0701 	add.w	r7, r7, #1
 8024764:	f7fd f9b0 	bl	8021ac8 <__aeabi_dcmpeq>
 8024768:	2800      	cmp	r0, #0
 802476a:	d163      	bne.n	8024834 <_dtoa_r+0x434>
 802476c:	4652      	mov	r2, sl
 802476e:	465b      	mov	r3, fp
 8024770:	4620      	mov	r0, r4
 8024772:	4629      	mov	r1, r5
 8024774:	f7fd f86a 	bl	802184c <__aeabi_ddiv>
 8024778:	f002 fee0 	bl	802753c <__aeabi_d2iz>
 802477c:	4606      	mov	r6, r0
 802477e:	f7fc fed5 	bl	802152c <__aeabi_i2d>
 8024782:	4652      	mov	r2, sl
 8024784:	465b      	mov	r3, fp
 8024786:	f7fc ff37 	bl	80215f8 <__aeabi_dmul>
 802478a:	4602      	mov	r2, r0
 802478c:	460b      	mov	r3, r1
 802478e:	4620      	mov	r0, r4
 8024790:	4629      	mov	r1, r5
 8024792:	f7fc fd7d 	bl	8021290 <__aeabi_dsub>
 8024796:	f8dd c020 	ldr.w	ip, [sp, #32]
 802479a:	2300      	movs	r3, #0
 802479c:	f106 0830 	add.w	r8, r6, #48	; 0x30
 80247a0:	2200      	movs	r2, #0
 80247a2:	4567      	cmp	r7, ip
 80247a4:	f807 8c01 	strb.w	r8, [r7, #-1]
 80247a8:	4604      	mov	r4, r0
 80247aa:	46b8      	mov	r8, r7
 80247ac:	460d      	mov	r5, r1
 80247ae:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80247b2:	f107 0701 	add.w	r7, r7, #1
 80247b6:	d1a5      	bne.n	8024704 <_dtoa_r+0x304>
 80247b8:	4622      	mov	r2, r4
 80247ba:	462b      	mov	r3, r5
 80247bc:	4620      	mov	r0, r4
 80247be:	4629      	mov	r1, r5
 80247c0:	f7fc fd68 	bl	8021294 <__adddf3>
 80247c4:	4604      	mov	r4, r0
 80247c6:	460d      	mov	r5, r1
 80247c8:	4622      	mov	r2, r4
 80247ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80247ce:	462b      	mov	r3, r5
 80247d0:	f7fd f984 	bl	8021adc <__aeabi_dcmplt>
 80247d4:	b940      	cbnz	r0, 80247e8 <_dtoa_r+0x3e8>
 80247d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80247da:	4622      	mov	r2, r4
 80247dc:	462b      	mov	r3, r5
 80247de:	f7fd f973 	bl	8021ac8 <__aeabi_dcmpeq>
 80247e2:	b338      	cbz	r0, 8024834 <_dtoa_r+0x434>
 80247e4:	07f4      	lsls	r4, r6, #31
 80247e6:	d525      	bpl.n	8024834 <_dtoa_r+0x434>
 80247e8:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 80247ec:	9a05      	ldr	r2, [sp, #20]
 80247ee:	43d3      	mvns	r3, r2
 80247f0:	eb08 0003 	add.w	r0, r8, r3
 80247f4:	07c0      	lsls	r0, r0, #31
 80247f6:	f100 84fd 	bmi.w	80251f4 <_dtoa_r+0xdf4>
 80247fa:	4614      	mov	r4, r2
 80247fc:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 8024800:	f108 31ff 	add.w	r1, r8, #4294967295
 8024804:	d112      	bne.n	802482c <_dtoa_r+0x42c>
 8024806:	428c      	cmp	r4, r1
 8024808:	f000 8537 	beq.w	802527a <_dtoa_r+0xe7a>
 802480c:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8024810:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 8024814:	4688      	mov	r8, r1
 8024816:	f101 31ff 	add.w	r1, r1, #4294967295
 802481a:	d107      	bne.n	802482c <_dtoa_r+0x42c>
 802481c:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8024820:	4688      	mov	r8, r1
 8024822:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 8024826:	f108 31ff 	add.w	r1, r8, #4294967295
 802482a:	d0ec      	beq.n	8024806 <_dtoa_r+0x406>
 802482c:	f10b 0501 	add.w	r5, fp, #1
 8024830:	b2ea      	uxtb	r2, r5
 8024832:	700a      	strb	r2, [r1, #0]
 8024834:	4648      	mov	r0, r9
 8024836:	990c      	ldr	r1, [sp, #48]	; 0x30
 8024838:	f001 f820 	bl	802587c <_Bfree>
 802483c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 802483e:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8024840:	1c6b      	adds	r3, r5, #1
 8024842:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 8024844:	2200      	movs	r2, #0
 8024846:	f888 2000 	strb.w	r2, [r8]
 802484a:	602b      	str	r3, [r5, #0]
 802484c:	2c00      	cmp	r4, #0
 802484e:	f43f ae0d 	beq.w	802446c <_dtoa_r+0x6c>
 8024852:	f8c4 8000 	str.w	r8, [r4]
 8024856:	e609      	b.n	802446c <_dtoa_r+0x6c>
 8024858:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 802485c:	4620      	mov	r0, r4
 802485e:	4629      	mov	r1, r5
 8024860:	f7fc fff4 	bl	802184c <__aeabi_ddiv>
 8024864:	f002 fe6a 	bl	802753c <__aeabi_d2iz>
 8024868:	4606      	mov	r6, r0
 802486a:	f7fc fe5f 	bl	802152c <__aeabi_i2d>
 802486e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8024872:	f7fc fec1 	bl	80215f8 <__aeabi_dmul>
 8024876:	4602      	mov	r2, r0
 8024878:	460b      	mov	r3, r1
 802487a:	4620      	mov	r0, r4
 802487c:	4629      	mov	r1, r5
 802487e:	f7fc fd07 	bl	8021290 <__aeabi_dsub>
 8024882:	3630      	adds	r6, #48	; 0x30
 8024884:	2300      	movs	r3, #0
 8024886:	2200      	movs	r2, #0
 8024888:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802488c:	f807 6c01 	strb.w	r6, [r7, #-1]
 8024890:	f7fc feb2 	bl	80215f8 <__aeabi_dmul>
 8024894:	46b8      	mov	r8, r7
 8024896:	9f05      	ldr	r7, [sp, #20]
 8024898:	2200      	movs	r2, #0
 802489a:	2300      	movs	r3, #0
 802489c:	4604      	mov	r4, r0
 802489e:	460d      	mov	r5, r1
 80248a0:	3703      	adds	r7, #3
 80248a2:	f7fd f911 	bl	8021ac8 <__aeabi_dcmpeq>
 80248a6:	2800      	cmp	r0, #0
 80248a8:	f43f af0f 	beq.w	80246ca <_dtoa_r+0x2ca>
 80248ac:	e7c2      	b.n	8024834 <_dtoa_r+0x434>
 80248ae:	9a05      	ldr	r2, [sp, #20]
 80248b0:	1cd0      	adds	r0, r2, #3
 80248b2:	e5f3      	b.n	802449c <_dtoa_r+0x9c>
 80248b4:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 80248b6:	2f00      	cmp	r7, #0
 80248b8:	f000 812c 	beq.w	8024b14 <_dtoa_r+0x714>
 80248bc:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 80248be:	2c01      	cmp	r4, #1
 80248c0:	f340 83f2 	ble.w	80250a8 <_dtoa_r+0xca8>
 80248c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80248c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80248c8:	1e41      	subs	r1, r0, #1
 80248ca:	428a      	cmp	r2, r1
 80248cc:	f2c0 84e0 	blt.w	8025290 <_dtoa_r+0xe90>
 80248d0:	1a55      	subs	r5, r2, r1
 80248d2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80248d4:	2800      	cmp	r0, #0
 80248d6:	f2c0 8630 	blt.w	802553a <_dtoa_r+0x113a>
 80248da:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80248dc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80248de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80248e0:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 80248e4:	19da      	adds	r2, r3, r7
 80248e6:	eb0e 0807 	add.w	r8, lr, r7
 80248ea:	4648      	mov	r0, r9
 80248ec:	2101      	movs	r1, #1
 80248ee:	920e      	str	r2, [sp, #56]	; 0x38
 80248f0:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80248f4:	f001 f934 	bl	8025b60 <__i2b>
 80248f8:	900d      	str	r0, [sp, #52]	; 0x34
 80248fa:	b164      	cbz	r4, 8024916 <_dtoa_r+0x516>
 80248fc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80248fe:	2800      	cmp	r0, #0
 8024900:	dd09      	ble.n	8024916 <_dtoa_r+0x516>
 8024902:	990e      	ldr	r1, [sp, #56]	; 0x38
 8024904:	4607      	mov	r7, r0
 8024906:	42a7      	cmp	r7, r4
 8024908:	bfa8      	it	ge
 802490a:	4627      	movge	r7, r4
 802490c:	1bcb      	subs	r3, r1, r7
 802490e:	1bc2      	subs	r2, r0, r7
 8024910:	930e      	str	r3, [sp, #56]	; 0x38
 8024912:	1be4      	subs	r4, r4, r7
 8024914:	920a      	str	r2, [sp, #40]	; 0x28
 8024916:	9810      	ldr	r0, [sp, #64]	; 0x40
 8024918:	2800      	cmp	r0, #0
 802491a:	dd1a      	ble.n	8024952 <_dtoa_r+0x552>
 802491c:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 802491e:	2f00      	cmp	r7, #0
 8024920:	f000 84a3 	beq.w	802526a <_dtoa_r+0xe6a>
 8024924:	2d00      	cmp	r5, #0
 8024926:	dd10      	ble.n	802494a <_dtoa_r+0x54a>
 8024928:	990d      	ldr	r1, [sp, #52]	; 0x34
 802492a:	462a      	mov	r2, r5
 802492c:	4648      	mov	r0, r9
 802492e:	f001 fa89 	bl	8025e44 <__pow5mult>
 8024932:	900d      	str	r0, [sp, #52]	; 0x34
 8024934:	990d      	ldr	r1, [sp, #52]	; 0x34
 8024936:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8024938:	4648      	mov	r0, r9
 802493a:	f001 f91b 	bl	8025b74 <__multiply>
 802493e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8024940:	4606      	mov	r6, r0
 8024942:	4648      	mov	r0, r9
 8024944:	f000 ff9a 	bl	802587c <_Bfree>
 8024948:	960c      	str	r6, [sp, #48]	; 0x30
 802494a:	9910      	ldr	r1, [sp, #64]	; 0x40
 802494c:	1b4a      	subs	r2, r1, r5
 802494e:	f040 83a5 	bne.w	802509c <_dtoa_r+0xc9c>
 8024952:	2101      	movs	r1, #1
 8024954:	4648      	mov	r0, r9
 8024956:	f001 f903 	bl	8025b60 <__i2b>
 802495a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 802495c:	2d00      	cmp	r5, #0
 802495e:	4607      	mov	r7, r0
 8024960:	dd05      	ble.n	802496e <_dtoa_r+0x56e>
 8024962:	4639      	mov	r1, r7
 8024964:	4648      	mov	r0, r9
 8024966:	462a      	mov	r2, r5
 8024968:	f001 fa6c 	bl	8025e44 <__pow5mult>
 802496c:	4607      	mov	r7, r0
 802496e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8024970:	2b01      	cmp	r3, #1
 8024972:	f340 8152 	ble.w	8024c1a <_dtoa_r+0x81a>
 8024976:	2500      	movs	r5, #0
 8024978:	9911      	ldr	r1, [sp, #68]	; 0x44
 802497a:	2900      	cmp	r1, #0
 802497c:	f040 8413 	bne.w	80251a6 <_dtoa_r+0xda6>
 8024980:	2301      	movs	r3, #1
 8024982:	990a      	ldr	r1, [sp, #40]	; 0x28
 8024984:	185b      	adds	r3, r3, r1
 8024986:	f013 001f 	ands.w	r0, r3, #31
 802498a:	f000 80c8 	beq.w	8024b1e <_dtoa_r+0x71e>
 802498e:	f1c0 0320 	rsb	r3, r0, #32
 8024992:	2b04      	cmp	r3, #4
 8024994:	f340 8658 	ble.w	8025648 <_dtoa_r+0x1248>
 8024998:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 802499a:	f1c0 031c 	rsb	r3, r0, #28
 802499e:	18d0      	adds	r0, r2, r3
 80249a0:	18c9      	adds	r1, r1, r3
 80249a2:	900e      	str	r0, [sp, #56]	; 0x38
 80249a4:	18e4      	adds	r4, r4, r3
 80249a6:	910a      	str	r1, [sp, #40]	; 0x28
 80249a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80249aa:	2b00      	cmp	r3, #0
 80249ac:	dd05      	ble.n	80249ba <_dtoa_r+0x5ba>
 80249ae:	4648      	mov	r0, r9
 80249b0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80249b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80249b4:	f001 fa90 	bl	8025ed8 <__lshift>
 80249b8:	900c      	str	r0, [sp, #48]	; 0x30
 80249ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80249bc:	2a00      	cmp	r2, #0
 80249be:	dd04      	ble.n	80249ca <_dtoa_r+0x5ca>
 80249c0:	4639      	mov	r1, r7
 80249c2:	4648      	mov	r0, r9
 80249c4:	f001 fa88 	bl	8025ed8 <__lshift>
 80249c8:	4607      	mov	r7, r0
 80249ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80249cc:	2a00      	cmp	r2, #0
 80249ce:	f040 83cf 	bne.w	8025170 <_dtoa_r+0xd70>
 80249d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80249d4:	2b00      	cmp	r3, #0
 80249d6:	f340 83f0 	ble.w	80251ba <_dtoa_r+0xdba>
 80249da:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80249dc:	2800      	cmp	r0, #0
 80249de:	f040 80b4 	bne.w	8024b4a <_dtoa_r+0x74a>
 80249e2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80249e4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80249e6:	07e2      	lsls	r2, r4, #31
 80249e8:	f140 83a0 	bpl.w	802512c <_dtoa_r+0xd2c>
 80249ec:	46a2      	mov	sl, r4
 80249ee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80249f0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80249f4:	e010      	b.n	8024a18 <_dtoa_r+0x618>
 80249f6:	f000 ff4b 	bl	8025890 <__multadd>
 80249fa:	4639      	mov	r1, r7
 80249fc:	4606      	mov	r6, r0
 80249fe:	f7ff fb89 	bl	8024114 <quorem>
 8024a02:	3030      	adds	r0, #48	; 0x30
 8024a04:	f808 0004 	strb.w	r0, [r8, r4]
 8024a08:	4631      	mov	r1, r6
 8024a0a:	4648      	mov	r0, r9
 8024a0c:	220a      	movs	r2, #10
 8024a0e:	2300      	movs	r3, #0
 8024a10:	f000 ff3e 	bl	8025890 <__multadd>
 8024a14:	1c65      	adds	r5, r4, #1
 8024a16:	4606      	mov	r6, r0
 8024a18:	4639      	mov	r1, r7
 8024a1a:	4630      	mov	r0, r6
 8024a1c:	f7ff fb7a 	bl	8024114 <quorem>
 8024a20:	1c6c      	adds	r4, r5, #1
 8024a22:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 8024a26:	220a      	movs	r2, #10
 8024a28:	2300      	movs	r3, #0
 8024a2a:	45a2      	cmp	sl, r4
 8024a2c:	4631      	mov	r1, r6
 8024a2e:	4648      	mov	r0, r9
 8024a30:	f808 b005 	strb.w	fp, [r8, r5]
 8024a34:	dcdf      	bgt.n	80249f6 <_dtoa_r+0x5f6>
 8024a36:	960c      	str	r6, [sp, #48]	; 0x30
 8024a38:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8024a3c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8024a3e:	2500      	movs	r5, #0
 8024a40:	2a01      	cmp	r2, #1
 8024a42:	bfac      	ite	ge
 8024a44:	4490      	addge	r8, r2
 8024a46:	f108 0801 	addlt.w	r8, r8, #1
 8024a4a:	2201      	movs	r2, #1
 8024a4c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8024a4e:	4648      	mov	r0, r9
 8024a50:	f001 fa42 	bl	8025ed8 <__lshift>
 8024a54:	4639      	mov	r1, r7
 8024a56:	900c      	str	r0, [sp, #48]	; 0x30
 8024a58:	f001 fb02 	bl	8026060 <__mcmp>
 8024a5c:	2800      	cmp	r0, #0
 8024a5e:	f340 8449 	ble.w	80252f4 <_dtoa_r+0xef4>
 8024a62:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8024a66:	9805      	ldr	r0, [sp, #20]
 8024a68:	43c3      	mvns	r3, r0
 8024a6a:	eb08 0103 	add.w	r1, r8, r3
 8024a6e:	07cb      	lsls	r3, r1, #31
 8024a70:	d507      	bpl.n	8024a82 <_dtoa_r+0x682>
 8024a72:	2a39      	cmp	r2, #57	; 0x39
 8024a74:	f108 34ff 	add.w	r4, r8, #4294967295
 8024a78:	d118      	bne.n	8024aac <_dtoa_r+0x6ac>
 8024a7a:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8024a7e:	9805      	ldr	r0, [sp, #20]
 8024a80:	46a0      	mov	r8, r4
 8024a82:	2a39      	cmp	r2, #57	; 0x39
 8024a84:	f108 34ff 	add.w	r4, r8, #4294967295
 8024a88:	d110      	bne.n	8024aac <_dtoa_r+0x6ac>
 8024a8a:	42a0      	cmp	r0, r4
 8024a8c:	f000 8369 	beq.w	8025162 <_dtoa_r+0xd62>
 8024a90:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8024a94:	2a39      	cmp	r2, #57	; 0x39
 8024a96:	46a0      	mov	r8, r4
 8024a98:	f104 34ff 	add.w	r4, r4, #4294967295
 8024a9c:	d106      	bne.n	8024aac <_dtoa_r+0x6ac>
 8024a9e:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8024aa2:	46a0      	mov	r8, r4
 8024aa4:	2a39      	cmp	r2, #57	; 0x39
 8024aa6:	f108 34ff 	add.w	r4, r8, #4294967295
 8024aaa:	d0ee      	beq.n	8024a8a <_dtoa_r+0x68a>
 8024aac:	3201      	adds	r2, #1
 8024aae:	7022      	strb	r2, [r4, #0]
 8024ab0:	4648      	mov	r0, r9
 8024ab2:	4639      	mov	r1, r7
 8024ab4:	f000 fee2 	bl	802587c <_Bfree>
 8024ab8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8024aba:	2a00      	cmp	r2, #0
 8024abc:	f43f aeba 	beq.w	8024834 <_dtoa_r+0x434>
 8024ac0:	2d00      	cmp	r5, #0
 8024ac2:	f000 82e5 	beq.w	8025090 <_dtoa_r+0xc90>
 8024ac6:	4295      	cmp	r5, r2
 8024ac8:	f000 82e2 	beq.w	8025090 <_dtoa_r+0xc90>
 8024acc:	4648      	mov	r0, r9
 8024ace:	4629      	mov	r1, r5
 8024ad0:	f000 fed4 	bl	802587c <_Bfree>
 8024ad4:	e2dc      	b.n	8025090 <_dtoa_r+0xc90>
 8024ad6:	2201      	movs	r2, #1
 8024ad8:	9212      	str	r2, [sp, #72]	; 0x48
 8024ada:	e555      	b.n	8024588 <_dtoa_r+0x188>
 8024adc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8024ade:	f7fc fd25 	bl	802152c <__aeabi_i2d>
 8024ae2:	4622      	mov	r2, r4
 8024ae4:	462b      	mov	r3, r5
 8024ae6:	f7fc ffef 	bl	8021ac8 <__aeabi_dcmpeq>
 8024aea:	2800      	cmp	r0, #0
 8024aec:	f47f ad37 	bne.w	802455e <_dtoa_r+0x15e>
 8024af0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8024af2:	1e4b      	subs	r3, r1, #1
 8024af4:	9309      	str	r3, [sp, #36]	; 0x24
 8024af6:	e532      	b.n	802455e <_dtoa_r+0x15e>
 8024af8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8024afa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8024afc:	2400      	movs	r4, #0
 8024afe:	1ae8      	subs	r0, r5, r3
 8024b00:	425a      	negs	r2, r3
 8024b02:	900e      	str	r0, [sp, #56]	; 0x38
 8024b04:	9210      	str	r2, [sp, #64]	; 0x40
 8024b06:	9411      	str	r4, [sp, #68]	; 0x44
 8024b08:	e54f      	b.n	80245aa <_dtoa_r+0x1aa>
 8024b0a:	4276      	negs	r6, r6
 8024b0c:	2200      	movs	r2, #0
 8024b0e:	960e      	str	r6, [sp, #56]	; 0x38
 8024b10:	920a      	str	r2, [sp, #40]	; 0x28
 8024b12:	e540      	b.n	8024596 <_dtoa_r+0x196>
 8024b14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8024b16:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8024b18:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8024b1a:	930d      	str	r3, [sp, #52]	; 0x34
 8024b1c:	e6ed      	b.n	80248fa <_dtoa_r+0x4fa>
 8024b1e:	221c      	movs	r2, #28
 8024b20:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 8024b24:	990a      	ldr	r1, [sp, #40]	; 0x28
 8024b26:	eb0c 0e02 	add.w	lr, ip, r2
 8024b2a:	1888      	adds	r0, r1, r2
 8024b2c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8024b30:	18a4      	adds	r4, r4, r2
 8024b32:	900a      	str	r0, [sp, #40]	; 0x28
 8024b34:	e738      	b.n	80249a8 <_dtoa_r+0x5a8>
 8024b36:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8024b3a:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8024b3e:	1b84      	subs	r4, r0, r6
 8024b40:	fa0a f004 	lsl.w	r0, sl, r4
 8024b44:	e4d6      	b.n	80244f4 <_dtoa_r+0xf4>
 8024b46:	9012      	str	r0, [sp, #72]	; 0x48
 8024b48:	e51e      	b.n	8024588 <_dtoa_r+0x188>
 8024b4a:	2c00      	cmp	r4, #0
 8024b4c:	dd05      	ble.n	8024b5a <_dtoa_r+0x75a>
 8024b4e:	4648      	mov	r0, r9
 8024b50:	990d      	ldr	r1, [sp, #52]	; 0x34
 8024b52:	4622      	mov	r2, r4
 8024b54:	f001 f9c0 	bl	8025ed8 <__lshift>
 8024b58:	900d      	str	r0, [sp, #52]	; 0x34
 8024b5a:	2d00      	cmp	r5, #0
 8024b5c:	f040 8402 	bne.w	8025364 <_dtoa_r+0xf64>
 8024b60:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8024b62:	9d05      	ldr	r5, [sp, #20]
 8024b64:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8024b66:	9a05      	ldr	r2, [sp, #20]
 8024b68:	1829      	adds	r1, r5, r0
 8024b6a:	f00a 0301 	and.w	r3, sl, #1
 8024b6e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8024b70:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8024b74:	910a      	str	r1, [sp, #40]	; 0x28
 8024b76:	1c54      	adds	r4, r2, #1
 8024b78:	930b      	str	r3, [sp, #44]	; 0x2c
 8024b7a:	4639      	mov	r1, r7
 8024b7c:	4650      	mov	r0, sl
 8024b7e:	f7ff fac9 	bl	8024114 <quorem>
 8024b82:	4629      	mov	r1, r5
 8024b84:	4680      	mov	r8, r0
 8024b86:	4650      	mov	r0, sl
 8024b88:	f001 fa6a 	bl	8026060 <__mcmp>
 8024b8c:	4639      	mov	r1, r7
 8024b8e:	4632      	mov	r2, r6
 8024b90:	4683      	mov	fp, r0
 8024b92:	4648      	mov	r0, r9
 8024b94:	f001 fa92 	bl	80260bc <__mdiff>
 8024b98:	4602      	mov	r2, r0
 8024b9a:	1e60      	subs	r0, r4, #1
 8024b9c:	68d1      	ldr	r1, [r2, #12]
 8024b9e:	9008      	str	r0, [sp, #32]
 8024ba0:	f108 0c30 	add.w	ip, r8, #48	; 0x30
 8024ba4:	2900      	cmp	r1, #0
 8024ba6:	f000 8288 	beq.w	80250ba <_dtoa_r+0xcba>
 8024baa:	4648      	mov	r0, r9
 8024bac:	4611      	mov	r1, r2
 8024bae:	f8cd c00c 	str.w	ip, [sp, #12]
 8024bb2:	f000 fe63 	bl	802587c <_Bfree>
 8024bb6:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8024bba:	2301      	movs	r3, #1
 8024bbc:	f1bb 0f00 	cmp.w	fp, #0
 8024bc0:	f2c0 8378 	blt.w	80252b4 <_dtoa_r+0xeb4>
 8024bc4:	d105      	bne.n	8024bd2 <_dtoa_r+0x7d2>
 8024bc6:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8024bc8:	b91a      	cbnz	r2, 8024bd2 <_dtoa_r+0x7d2>
 8024bca:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8024bcc:	2800      	cmp	r0, #0
 8024bce:	f000 8371 	beq.w	80252b4 <_dtoa_r+0xeb4>
 8024bd2:	2b00      	cmp	r3, #0
 8024bd4:	f300 83de 	bgt.w	8025394 <_dtoa_r+0xf94>
 8024bd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024bda:	f804 cc01 	strb.w	ip, [r4, #-1]
 8024bde:	429c      	cmp	r4, r3
 8024be0:	46a0      	mov	r8, r4
 8024be2:	f000 83e6 	beq.w	80253b2 <_dtoa_r+0xfb2>
 8024be6:	4651      	mov	r1, sl
 8024be8:	220a      	movs	r2, #10
 8024bea:	2300      	movs	r3, #0
 8024bec:	4648      	mov	r0, r9
 8024bee:	f000 fe4f 	bl	8025890 <__multadd>
 8024bf2:	42b5      	cmp	r5, r6
 8024bf4:	4682      	mov	sl, r0
 8024bf6:	f000 828f 	beq.w	8025118 <_dtoa_r+0xd18>
 8024bfa:	4629      	mov	r1, r5
 8024bfc:	220a      	movs	r2, #10
 8024bfe:	2300      	movs	r3, #0
 8024c00:	4648      	mov	r0, r9
 8024c02:	f000 fe45 	bl	8025890 <__multadd>
 8024c06:	4631      	mov	r1, r6
 8024c08:	4605      	mov	r5, r0
 8024c0a:	220a      	movs	r2, #10
 8024c0c:	4648      	mov	r0, r9
 8024c0e:	2300      	movs	r3, #0
 8024c10:	f000 fe3e 	bl	8025890 <__multadd>
 8024c14:	3401      	adds	r4, #1
 8024c16:	4606      	mov	r6, r0
 8024c18:	e7af      	b.n	8024b7a <_dtoa_r+0x77a>
 8024c1a:	f1ba 0f00 	cmp.w	sl, #0
 8024c1e:	f47f aeaa 	bne.w	8024976 <_dtoa_r+0x576>
 8024c22:	f3cb 0213 	ubfx	r2, fp, #0, #20
 8024c26:	4658      	mov	r0, fp
 8024c28:	2a00      	cmp	r2, #0
 8024c2a:	f040 8494 	bne.w	8025556 <_dtoa_r+0x1156>
 8024c2e:	2500      	movs	r5, #0
 8024c30:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 8024c34:	4005      	ands	r5, r0
 8024c36:	2d00      	cmp	r5, #0
 8024c38:	f43f ae9e 	beq.w	8024978 <_dtoa_r+0x578>
 8024c3c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8024c3e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8024c40:	1c4b      	adds	r3, r1, #1
 8024c42:	1c42      	adds	r2, r0, #1
 8024c44:	930e      	str	r3, [sp, #56]	; 0x38
 8024c46:	920a      	str	r2, [sp, #40]	; 0x28
 8024c48:	2501      	movs	r5, #1
 8024c4a:	e695      	b.n	8024978 <_dtoa_r+0x578>
 8024c4c:	2101      	movs	r1, #1
 8024c4e:	910f      	str	r1, [sp, #60]	; 0x3c
 8024c50:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8024c52:	2b00      	cmp	r3, #0
 8024c54:	f340 8329 	ble.w	80252aa <_dtoa_r+0xeaa>
 8024c58:	461c      	mov	r4, r3
 8024c5a:	9313      	str	r3, [sp, #76]	; 0x4c
 8024c5c:	930b      	str	r3, [sp, #44]	; 0x2c
 8024c5e:	2100      	movs	r1, #0
 8024c60:	2c17      	cmp	r4, #23
 8024c62:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8024c66:	d90a      	bls.n	8024c7e <_dtoa_r+0x87e>
 8024c68:	2201      	movs	r2, #1
 8024c6a:	2304      	movs	r3, #4
 8024c6c:	005b      	lsls	r3, r3, #1
 8024c6e:	f103 0014 	add.w	r0, r3, #20
 8024c72:	4611      	mov	r1, r2
 8024c74:	3201      	adds	r2, #1
 8024c76:	42a0      	cmp	r0, r4
 8024c78:	d9f8      	bls.n	8024c6c <_dtoa_r+0x86c>
 8024c7a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8024c7e:	4648      	mov	r0, r9
 8024c80:	f000 fdd6 	bl	8025830 <_Balloc>
 8024c84:	2c0e      	cmp	r4, #14
 8024c86:	9005      	str	r0, [sp, #20]
 8024c88:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8024c8c:	f63f accf 	bhi.w	802462e <_dtoa_r+0x22e>
 8024c90:	2d00      	cmp	r5, #0
 8024c92:	f43f accc 	beq.w	802462e <_dtoa_r+0x22e>
 8024c96:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8024c98:	2f00      	cmp	r7, #0
 8024c9a:	e9cd ab14 	strd	sl, fp, [sp, #80]	; 0x50
 8024c9e:	f340 833d 	ble.w	802531c <_dtoa_r+0xf1c>
 8024ca2:	489a      	ldr	r0, [pc, #616]	; (8024f0c <_dtoa_r+0xb0c>)
 8024ca4:	f007 060f 	and.w	r6, r7, #15
 8024ca8:	eb00 01c6 	add.w	r1, r0, r6, lsl #3
 8024cac:	113e      	asrs	r6, r7, #4
 8024cae:	e9d1 4500 	ldrd	r4, r5, [r1]
 8024cb2:	06f1      	lsls	r1, r6, #27
 8024cb4:	f140 82f5 	bpl.w	80252a2 <_dtoa_r+0xea2>
 8024cb8:	4f95      	ldr	r7, [pc, #596]	; (8024f10 <_dtoa_r+0xb10>)
 8024cba:	4650      	mov	r0, sl
 8024cbc:	4659      	mov	r1, fp
 8024cbe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8024cc2:	f7fc fdc3 	bl	802184c <__aeabi_ddiv>
 8024cc6:	f006 060f 	and.w	r6, r6, #15
 8024cca:	4682      	mov	sl, r0
 8024ccc:	468b      	mov	fp, r1
 8024cce:	2703      	movs	r7, #3
 8024cd0:	b186      	cbz	r6, 8024cf4 <_dtoa_r+0x8f4>
 8024cd2:	f8df 823c 	ldr.w	r8, [pc, #572]	; 8024f10 <_dtoa_r+0xb10>
 8024cd6:	4620      	mov	r0, r4
 8024cd8:	4629      	mov	r1, r5
 8024cda:	07f2      	lsls	r2, r6, #31
 8024cdc:	d504      	bpl.n	8024ce8 <_dtoa_r+0x8e8>
 8024cde:	e9d8 2300 	ldrd	r2, r3, [r8]
 8024ce2:	f7fc fc89 	bl	80215f8 <__aeabi_dmul>
 8024ce6:	3701      	adds	r7, #1
 8024ce8:	1076      	asrs	r6, r6, #1
 8024cea:	f108 0808 	add.w	r8, r8, #8
 8024cee:	d1f4      	bne.n	8024cda <_dtoa_r+0x8da>
 8024cf0:	4604      	mov	r4, r0
 8024cf2:	460d      	mov	r5, r1
 8024cf4:	4650      	mov	r0, sl
 8024cf6:	4659      	mov	r1, fp
 8024cf8:	4622      	mov	r2, r4
 8024cfa:	462b      	mov	r3, r5
 8024cfc:	f7fc fda6 	bl	802184c <__aeabi_ddiv>
 8024d00:	4682      	mov	sl, r0
 8024d02:	468b      	mov	fp, r1
 8024d04:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8024d06:	b153      	cbz	r3, 8024d1e <_dtoa_r+0x91e>
 8024d08:	2300      	movs	r3, #0
 8024d0a:	4650      	mov	r0, sl
 8024d0c:	4659      	mov	r1, fp
 8024d0e:	2200      	movs	r2, #0
 8024d10:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8024d14:	f7fc fee2 	bl	8021adc <__aeabi_dcmplt>
 8024d18:	2800      	cmp	r0, #0
 8024d1a:	f040 8424 	bne.w	8025566 <_dtoa_r+0x1166>
 8024d1e:	4638      	mov	r0, r7
 8024d20:	f7fc fc04 	bl	802152c <__aeabi_i2d>
 8024d24:	4652      	mov	r2, sl
 8024d26:	465b      	mov	r3, fp
 8024d28:	f7fc fc66 	bl	80215f8 <__aeabi_dmul>
 8024d2c:	2300      	movs	r3, #0
 8024d2e:	2200      	movs	r2, #0
 8024d30:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8024d34:	f7fc faae 	bl	8021294 <__adddf3>
 8024d38:	4604      	mov	r4, r0
 8024d3a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8024d3c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8024d40:	2800      	cmp	r0, #0
 8024d42:	f000 8275 	beq.w	8025230 <_dtoa_r+0xe30>
 8024d46:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8024d48:	961b      	str	r6, [sp, #108]	; 0x6c
 8024d4a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8024d4c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8024d4e:	2900      	cmp	r1, #0
 8024d50:	f000 8338 	beq.w	80253c4 <_dtoa_r+0xfc4>
 8024d54:	4a6d      	ldr	r2, [pc, #436]	; (8024f0c <_dtoa_r+0xb0c>)
 8024d56:	2100      	movs	r1, #0
 8024d58:	eb02 03c6 	add.w	r3, r2, r6, lsl #3
 8024d5c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8024d60:	2000      	movs	r0, #0
 8024d62:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8024d66:	f7fc fd71 	bl	802184c <__aeabi_ddiv>
 8024d6a:	462b      	mov	r3, r5
 8024d6c:	4622      	mov	r2, r4
 8024d6e:	f7fc fa8f 	bl	8021290 <__aeabi_dsub>
 8024d72:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 8024d76:	4659      	mov	r1, fp
 8024d78:	4650      	mov	r0, sl
 8024d7a:	f002 fbdf 	bl	802753c <__aeabi_d2iz>
 8024d7e:	4605      	mov	r5, r0
 8024d80:	f7fc fbd4 	bl	802152c <__aeabi_i2d>
 8024d84:	4602      	mov	r2, r0
 8024d86:	460b      	mov	r3, r1
 8024d88:	4650      	mov	r0, sl
 8024d8a:	4659      	mov	r1, fp
 8024d8c:	f7fc fa80 	bl	8021290 <__aeabi_dsub>
 8024d90:	3530      	adds	r5, #48	; 0x30
 8024d92:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8024d96:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8024d9a:	fa5f fb85 	uxtb.w	fp, r5
 8024d9e:	f808 bb01 	strb.w	fp, [r8], #1
 8024da2:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8024da6:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8024daa:	f7fc feb5 	bl	8021b18 <__aeabi_dcmpgt>
 8024dae:	2800      	cmp	r0, #0
 8024db0:	f040 841d 	bne.w	80255ee <_dtoa_r+0x11ee>
 8024db4:	2100      	movs	r1, #0
 8024db6:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8024dba:	2000      	movs	r0, #0
 8024dbc:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8024dc0:	f7fc fa66 	bl	8021290 <__aeabi_dsub>
 8024dc4:	4602      	mov	r2, r0
 8024dc6:	460b      	mov	r3, r1
 8024dc8:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8024dcc:	f7fc fea4 	bl	8021b18 <__aeabi_dcmpgt>
 8024dd0:	2800      	cmp	r0, #0
 8024dd2:	f040 8432 	bne.w	802563a <_dtoa_r+0x123a>
 8024dd6:	2e01      	cmp	r6, #1
 8024dd8:	f340 829c 	ble.w	8025314 <_dtoa_r+0xf14>
 8024ddc:	9905      	ldr	r1, [sp, #20]
 8024dde:	ea6f 0708 	mvn.w	r7, r8
 8024de2:	198e      	adds	r6, r1, r6
 8024de4:	19bc      	adds	r4, r7, r6
 8024de6:	2300      	movs	r3, #0
 8024de8:	f004 0501 	and.w	r5, r4, #1
 8024dec:	2200      	movs	r2, #0
 8024dee:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8024df2:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8024df6:	961a      	str	r6, [sp, #104]	; 0x68
 8024df8:	9518      	str	r5, [sp, #96]	; 0x60
 8024dfa:	f7fc fbfd 	bl	80215f8 <__aeabi_dmul>
 8024dfe:	2300      	movs	r3, #0
 8024e00:	2200      	movs	r2, #0
 8024e02:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8024e06:	4604      	mov	r4, r0
 8024e08:	460d      	mov	r5, r1
 8024e0a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8024e0e:	f7fc fbf3 	bl	80215f8 <__aeabi_dmul>
 8024e12:	460f      	mov	r7, r1
 8024e14:	4606      	mov	r6, r0
 8024e16:	f002 fb91 	bl	802753c <__aeabi_d2iz>
 8024e1a:	4683      	mov	fp, r0
 8024e1c:	f7fc fb86 	bl	802152c <__aeabi_i2d>
 8024e20:	4602      	mov	r2, r0
 8024e22:	460b      	mov	r3, r1
 8024e24:	4630      	mov	r0, r6
 8024e26:	4639      	mov	r1, r7
 8024e28:	f7fc fa32 	bl	8021290 <__aeabi_dsub>
 8024e2c:	46c2      	mov	sl, r8
 8024e2e:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 8024e32:	fa5f fb82 	uxtb.w	fp, r2
 8024e36:	f80a bb01 	strb.w	fp, [sl], #1
 8024e3a:	4622      	mov	r2, r4
 8024e3c:	462b      	mov	r3, r5
 8024e3e:	4606      	mov	r6, r0
 8024e40:	460f      	mov	r7, r1
 8024e42:	46d0      	mov	r8, sl
 8024e44:	f7fc fe4a 	bl	8021adc <__aeabi_dcmplt>
 8024e48:	2800      	cmp	r0, #0
 8024e4a:	f040 80e3 	bne.w	8025014 <_dtoa_r+0xc14>
 8024e4e:	2100      	movs	r1, #0
 8024e50:	4632      	mov	r2, r6
 8024e52:	463b      	mov	r3, r7
 8024e54:	2000      	movs	r0, #0
 8024e56:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8024e5a:	f7fc fa19 	bl	8021290 <__aeabi_dsub>
 8024e5e:	4622      	mov	r2, r4
 8024e60:	462b      	mov	r3, r5
 8024e62:	f7fc fe3b 	bl	8021adc <__aeabi_dcmplt>
 8024e66:	2800      	cmp	r0, #0
 8024e68:	f040 83c7 	bne.w	80255fa <_dtoa_r+0x11fa>
 8024e6c:	f8dd e068 	ldr.w	lr, [sp, #104]	; 0x68
 8024e70:	45f2      	cmp	sl, lr
 8024e72:	f000 824f 	beq.w	8025314 <_dtoa_r+0xf14>
 8024e76:	9818      	ldr	r0, [sp, #96]	; 0x60
 8024e78:	2800      	cmp	r0, #0
 8024e7a:	d041      	beq.n	8024f00 <_dtoa_r+0xb00>
 8024e7c:	2300      	movs	r3, #0
 8024e7e:	2200      	movs	r2, #0
 8024e80:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8024e84:	4620      	mov	r0, r4
 8024e86:	4629      	mov	r1, r5
 8024e88:	f7fc fbb6 	bl	80215f8 <__aeabi_dmul>
 8024e8c:	2300      	movs	r3, #0
 8024e8e:	2200      	movs	r2, #0
 8024e90:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8024e94:	4604      	mov	r4, r0
 8024e96:	460d      	mov	r5, r1
 8024e98:	4630      	mov	r0, r6
 8024e9a:	4639      	mov	r1, r7
 8024e9c:	f7fc fbac 	bl	80215f8 <__aeabi_dmul>
 8024ea0:	460f      	mov	r7, r1
 8024ea2:	4606      	mov	r6, r0
 8024ea4:	f002 fb4a 	bl	802753c <__aeabi_d2iz>
 8024ea8:	4680      	mov	r8, r0
 8024eaa:	f7fc fb3f 	bl	802152c <__aeabi_i2d>
 8024eae:	4602      	mov	r2, r0
 8024eb0:	460b      	mov	r3, r1
 8024eb2:	4630      	mov	r0, r6
 8024eb4:	4639      	mov	r1, r7
 8024eb6:	f7fc f9eb 	bl	8021290 <__aeabi_dsub>
 8024eba:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8024ebe:	fa5f fb83 	uxtb.w	fp, r3
 8024ec2:	f80a bb01 	strb.w	fp, [sl], #1
 8024ec6:	4622      	mov	r2, r4
 8024ec8:	462b      	mov	r3, r5
 8024eca:	4606      	mov	r6, r0
 8024ecc:	460f      	mov	r7, r1
 8024ece:	46d0      	mov	r8, sl
 8024ed0:	f7fc fe04 	bl	8021adc <__aeabi_dcmplt>
 8024ed4:	2800      	cmp	r0, #0
 8024ed6:	f040 809d 	bne.w	8025014 <_dtoa_r+0xc14>
 8024eda:	2100      	movs	r1, #0
 8024edc:	4632      	mov	r2, r6
 8024ede:	463b      	mov	r3, r7
 8024ee0:	2000      	movs	r0, #0
 8024ee2:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8024ee6:	f7fc f9d3 	bl	8021290 <__aeabi_dsub>
 8024eea:	4622      	mov	r2, r4
 8024eec:	462b      	mov	r3, r5
 8024eee:	f7fc fdf5 	bl	8021adc <__aeabi_dcmplt>
 8024ef2:	2800      	cmp	r0, #0
 8024ef4:	f040 8381 	bne.w	80255fa <_dtoa_r+0x11fa>
 8024ef8:	991a      	ldr	r1, [sp, #104]	; 0x68
 8024efa:	458a      	cmp	sl, r1
 8024efc:	f000 820a 	beq.w	8025314 <_dtoa_r+0xf14>
 8024f00:	f8cd 9058 	str.w	r9, [sp, #88]	; 0x58
 8024f04:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 8024f08:	e051      	b.n	8024fae <_dtoa_r+0xbae>
 8024f0a:	bf00      	nop
 8024f0c:	08028268 	.word	0x08028268
 8024f10:	08028330 	.word	0x08028330
 8024f14:	2100      	movs	r1, #0
 8024f16:	2000      	movs	r0, #0
 8024f18:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8024f1c:	f7fc f9b8 	bl	8021290 <__aeabi_dsub>
 8024f20:	4622      	mov	r2, r4
 8024f22:	462b      	mov	r3, r5
 8024f24:	f7fc fdda 	bl	8021adc <__aeabi_dcmplt>
 8024f28:	2300      	movs	r3, #0
 8024f2a:	2200      	movs	r2, #0
 8024f2c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8024f30:	2800      	cmp	r0, #0
 8024f32:	f040 8360 	bne.w	80255f6 <_dtoa_r+0x11f6>
 8024f36:	4620      	mov	r0, r4
 8024f38:	4629      	mov	r1, r5
 8024f3a:	f7fc fb5d 	bl	80215f8 <__aeabi_dmul>
 8024f3e:	2300      	movs	r3, #0
 8024f40:	2200      	movs	r2, #0
 8024f42:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8024f46:	4604      	mov	r4, r0
 8024f48:	460d      	mov	r5, r1
 8024f4a:	4630      	mov	r0, r6
 8024f4c:	4639      	mov	r1, r7
 8024f4e:	f7fc fb53 	bl	80215f8 <__aeabi_dmul>
 8024f52:	460f      	mov	r7, r1
 8024f54:	4606      	mov	r6, r0
 8024f56:	f002 faf1 	bl	802753c <__aeabi_d2iz>
 8024f5a:	4680      	mov	r8, r0
 8024f5c:	f7fc fae6 	bl	802152c <__aeabi_i2d>
 8024f60:	4602      	mov	r2, r0
 8024f62:	460b      	mov	r3, r1
 8024f64:	4630      	mov	r0, r6
 8024f66:	4639      	mov	r1, r7
 8024f68:	f7fc f992 	bl	8021290 <__aeabi_dsub>
 8024f6c:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8024f70:	fa5f fb83 	uxtb.w	fp, r3
 8024f74:	f80a bb01 	strb.w	fp, [sl], #1
 8024f78:	4622      	mov	r2, r4
 8024f7a:	462b      	mov	r3, r5
 8024f7c:	4606      	mov	r6, r0
 8024f7e:	460f      	mov	r7, r1
 8024f80:	f7fc fdac 	bl	8021adc <__aeabi_dcmplt>
 8024f84:	46d0      	mov	r8, sl
 8024f86:	4632      	mov	r2, r6
 8024f88:	463b      	mov	r3, r7
 8024f8a:	2800      	cmp	r0, #0
 8024f8c:	d140      	bne.n	8025010 <_dtoa_r+0xc10>
 8024f8e:	2100      	movs	r1, #0
 8024f90:	2000      	movs	r0, #0
 8024f92:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8024f96:	f7fc f97b 	bl	8021290 <__aeabi_dsub>
 8024f9a:	4622      	mov	r2, r4
 8024f9c:	462b      	mov	r3, r5
 8024f9e:	f7fc fd9d 	bl	8021adc <__aeabi_dcmplt>
 8024fa2:	2800      	cmp	r0, #0
 8024fa4:	f040 8327 	bne.w	80255f6 <_dtoa_r+0x11f6>
 8024fa8:	45ca      	cmp	sl, r9
 8024faa:	f000 81b1 	beq.w	8025310 <_dtoa_r+0xf10>
 8024fae:	2300      	movs	r3, #0
 8024fb0:	4620      	mov	r0, r4
 8024fb2:	4629      	mov	r1, r5
 8024fb4:	2200      	movs	r2, #0
 8024fb6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8024fba:	f7fc fb1d 	bl	80215f8 <__aeabi_dmul>
 8024fbe:	2300      	movs	r3, #0
 8024fc0:	2200      	movs	r2, #0
 8024fc2:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8024fc6:	4604      	mov	r4, r0
 8024fc8:	460d      	mov	r5, r1
 8024fca:	4630      	mov	r0, r6
 8024fcc:	4639      	mov	r1, r7
 8024fce:	f7fc fb13 	bl	80215f8 <__aeabi_dmul>
 8024fd2:	460f      	mov	r7, r1
 8024fd4:	4606      	mov	r6, r0
 8024fd6:	f002 fab1 	bl	802753c <__aeabi_d2iz>
 8024fda:	4683      	mov	fp, r0
 8024fdc:	f7fc faa6 	bl	802152c <__aeabi_i2d>
 8024fe0:	4602      	mov	r2, r0
 8024fe2:	460b      	mov	r3, r1
 8024fe4:	4630      	mov	r0, r6
 8024fe6:	4639      	mov	r1, r7
 8024fe8:	f7fc f952 	bl	8021290 <__aeabi_dsub>
 8024fec:	46d0      	mov	r8, sl
 8024fee:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 8024ff2:	fa5f fb82 	uxtb.w	fp, r2
 8024ff6:	f808 bb01 	strb.w	fp, [r8], #1
 8024ffa:	4622      	mov	r2, r4
 8024ffc:	462b      	mov	r3, r5
 8024ffe:	4606      	mov	r6, r0
 8025000:	460f      	mov	r7, r1
 8025002:	f7fc fd6b 	bl	8021adc <__aeabi_dcmplt>
 8025006:	46c2      	mov	sl, r8
 8025008:	4632      	mov	r2, r6
 802500a:	463b      	mov	r3, r7
 802500c:	2800      	cmp	r0, #0
 802500e:	d081      	beq.n	8024f14 <_dtoa_r+0xb14>
 8025010:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 8025014:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8025016:	9109      	str	r1, [sp, #36]	; 0x24
 8025018:	e40c      	b.n	8024834 <_dtoa_r+0x434>
 802501a:	2000      	movs	r0, #0
 802501c:	900f      	str	r0, [sp, #60]	; 0x3c
 802501e:	f8dd e0a4 	ldr.w	lr, [sp, #164]	; 0xa4
 8025022:	9809      	ldr	r0, [sp, #36]	; 0x24
 8025024:	eb0e 0200 	add.w	r2, lr, r0
 8025028:	1c54      	adds	r4, r2, #1
 802502a:	2c00      	cmp	r4, #0
 802502c:	9213      	str	r2, [sp, #76]	; 0x4c
 802502e:	940b      	str	r4, [sp, #44]	; 0x2c
 8025030:	f73f ae15 	bgt.w	8024c5e <_dtoa_r+0x85e>
 8025034:	2100      	movs	r1, #0
 8025036:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 802503a:	e620      	b.n	8024c7e <_dtoa_r+0x87e>
 802503c:	2101      	movs	r1, #1
 802503e:	910f      	str	r1, [sp, #60]	; 0x3c
 8025040:	e7ed      	b.n	802501e <_dtoa_r+0xc1e>
 8025042:	2200      	movs	r2, #0
 8025044:	920f      	str	r2, [sp, #60]	; 0x3c
 8025046:	e603      	b.n	8024c50 <_dtoa_r+0x850>
 8025048:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 802504a:	2c00      	cmp	r4, #0
 802504c:	f73f ab02 	bgt.w	8024654 <_dtoa_r+0x254>
 8025050:	f040 82ee 	bne.w	8025630 <_dtoa_r+0x1230>
 8025054:	2300      	movs	r3, #0
 8025056:	2200      	movs	r2, #0
 8025058:	f2c4 0314 	movt	r3, #16404	; 0x4014
 802505c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8025060:	f7fc faca 	bl	80215f8 <__aeabi_dmul>
 8025064:	4652      	mov	r2, sl
 8025066:	465b      	mov	r3, fp
 8025068:	f7fc fd4c 	bl	8021b04 <__aeabi_dcmpge>
 802506c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 802506e:	970d      	str	r7, [sp, #52]	; 0x34
 8025070:	2800      	cmp	r0, #0
 8025072:	f000 80b6 	beq.w	80251e2 <_dtoa_r+0xde2>
 8025076:	9829      	ldr	r0, [sp, #164]	; 0xa4
 8025078:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802507c:	43c1      	mvns	r1, r0
 802507e:	9109      	str	r1, [sp, #36]	; 0x24
 8025080:	4648      	mov	r0, r9
 8025082:	4639      	mov	r1, r7
 8025084:	f000 fbfa 	bl	802587c <_Bfree>
 8025088:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 802508a:	2c00      	cmp	r4, #0
 802508c:	f43f abd2 	beq.w	8024834 <_dtoa_r+0x434>
 8025090:	4648      	mov	r0, r9
 8025092:	990d      	ldr	r1, [sp, #52]	; 0x34
 8025094:	f000 fbf2 	bl	802587c <_Bfree>
 8025098:	f7ff bbcc 	b.w	8024834 <_dtoa_r+0x434>
 802509c:	4648      	mov	r0, r9
 802509e:	990c      	ldr	r1, [sp, #48]	; 0x30
 80250a0:	f000 fed0 	bl	8025e44 <__pow5mult>
 80250a4:	900c      	str	r0, [sp, #48]	; 0x30
 80250a6:	e454      	b.n	8024952 <_dtoa_r+0x552>
 80250a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80250aa:	2a00      	cmp	r2, #0
 80250ac:	f000 824c 	beq.w	8025548 <_dtoa_r+0x1148>
 80250b0:	f201 4733 	addw	r7, r1, #1075	; 0x433
 80250b4:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80250b6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80250b8:	e411      	b.n	80248de <_dtoa_r+0x4de>
 80250ba:	4611      	mov	r1, r2
 80250bc:	4650      	mov	r0, sl
 80250be:	f8cd c00c 	str.w	ip, [sp, #12]
 80250c2:	9204      	str	r2, [sp, #16]
 80250c4:	f000 ffcc 	bl	8026060 <__mcmp>
 80250c8:	9a04      	ldr	r2, [sp, #16]
 80250ca:	4603      	mov	r3, r0
 80250cc:	4611      	mov	r1, r2
 80250ce:	4648      	mov	r0, r9
 80250d0:	9304      	str	r3, [sp, #16]
 80250d2:	f000 fbd3 	bl	802587c <_Bfree>
 80250d6:	9b04      	ldr	r3, [sp, #16]
 80250d8:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80250dc:	2b00      	cmp	r3, #0
 80250de:	f47f ad6d 	bne.w	8024bbc <_dtoa_r+0x7bc>
 80250e2:	9828      	ldr	r0, [sp, #160]	; 0xa0
 80250e4:	2800      	cmp	r0, #0
 80250e6:	f47f ad69 	bne.w	8024bbc <_dtoa_r+0x7bc>
 80250ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80250ec:	2900      	cmp	r1, #0
 80250ee:	f47f ad65 	bne.w	8024bbc <_dtoa_r+0x7bc>
 80250f2:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 80250f6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80250fa:	46da      	mov	sl, fp
 80250fc:	46e3      	mov	fp, ip
 80250fe:	f000 80f1 	beq.w	80252e4 <_dtoa_r+0xee4>
 8025102:	f1ba 0f00 	cmp.w	sl, #0
 8025106:	dd01      	ble.n	802510c <_dtoa_r+0xd0c>
 8025108:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 802510c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8025110:	960d      	str	r6, [sp, #52]	; 0x34
 8025112:	f808 bb01 	strb.w	fp, [r8], #1
 8025116:	e4cb      	b.n	8024ab0 <_dtoa_r+0x6b0>
 8025118:	4629      	mov	r1, r5
 802511a:	4648      	mov	r0, r9
 802511c:	220a      	movs	r2, #10
 802511e:	2300      	movs	r3, #0
 8025120:	f000 fbb6 	bl	8025890 <__multadd>
 8025124:	3401      	adds	r4, #1
 8025126:	4605      	mov	r5, r0
 8025128:	4606      	mov	r6, r0
 802512a:	e526      	b.n	8024b7a <_dtoa_r+0x77a>
 802512c:	4639      	mov	r1, r7
 802512e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8025130:	f7fe fff0 	bl	8024114 <quorem>
 8025134:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8025136:	9905      	ldr	r1, [sp, #20]
 8025138:	2501      	movs	r5, #1
 802513a:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 802513e:	42ab      	cmp	r3, r5
 8025140:	f881 b000 	strb.w	fp, [r1]
 8025144:	f77f ac78 	ble.w	8024a38 <_dtoa_r+0x638>
 8025148:	4648      	mov	r0, r9
 802514a:	990c      	ldr	r1, [sp, #48]	; 0x30
 802514c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802514e:	220a      	movs	r2, #10
 8025150:	f000 fb9e 	bl	8025890 <__multadd>
 8025154:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8025158:	900c      	str	r0, [sp, #48]	; 0x30
 802515a:	4606      	mov	r6, r0
 802515c:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8025160:	e45a      	b.n	8024a18 <_dtoa_r+0x618>
 8025162:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8025164:	9c05      	ldr	r4, [sp, #20]
 8025166:	1c59      	adds	r1, r3, #1
 8025168:	2031      	movs	r0, #49	; 0x31
 802516a:	9109      	str	r1, [sp, #36]	; 0x24
 802516c:	7020      	strb	r0, [r4, #0]
 802516e:	e49f      	b.n	8024ab0 <_dtoa_r+0x6b0>
 8025170:	980c      	ldr	r0, [sp, #48]	; 0x30
 8025172:	4639      	mov	r1, r7
 8025174:	f000 ff74 	bl	8026060 <__mcmp>
 8025178:	2800      	cmp	r0, #0
 802517a:	f6bf ac2a 	bge.w	80249d2 <_dtoa_r+0x5d2>
 802517e:	4648      	mov	r0, r9
 8025180:	990c      	ldr	r1, [sp, #48]	; 0x30
 8025182:	220a      	movs	r2, #10
 8025184:	2300      	movs	r3, #0
 8025186:	f000 fb83 	bl	8025890 <__multadd>
 802518a:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 802518e:	900c      	str	r0, [sp, #48]	; 0x30
 8025190:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8025192:	f108 3cff 	add.w	ip, r8, #4294967295
 8025196:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 802519a:	2800      	cmp	r0, #0
 802519c:	f040 823d 	bne.w	802561a <_dtoa_r+0x121a>
 80251a0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80251a2:	910b      	str	r1, [sp, #44]	; 0x2c
 80251a4:	e415      	b.n	80249d2 <_dtoa_r+0x5d2>
 80251a6:	6938      	ldr	r0, [r7, #16]
 80251a8:	eb07 0280 	add.w	r2, r7, r0, lsl #2
 80251ac:	6910      	ldr	r0, [r2, #16]
 80251ae:	f000 fc8b 	bl	8025ac8 <__hi0bits>
 80251b2:	f1c0 0320 	rsb	r3, r0, #32
 80251b6:	f7ff bbe4 	b.w	8024982 <_dtoa_r+0x582>
 80251ba:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 80251bc:	2a02      	cmp	r2, #2
 80251be:	f77f ac0c 	ble.w	80249da <_dtoa_r+0x5da>
 80251c2:	2b00      	cmp	r3, #0
 80251c4:	f47f af57 	bne.w	8025076 <_dtoa_r+0xc76>
 80251c8:	4639      	mov	r1, r7
 80251ca:	2205      	movs	r2, #5
 80251cc:	4648      	mov	r0, r9
 80251ce:	f000 fb5f 	bl	8025890 <__multadd>
 80251d2:	4607      	mov	r7, r0
 80251d4:	4639      	mov	r1, r7
 80251d6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80251d8:	f000 ff42 	bl	8026060 <__mcmp>
 80251dc:	2800      	cmp	r0, #0
 80251de:	f77f af4a 	ble.w	8025076 <_dtoa_r+0xc76>
 80251e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80251e4:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80251e8:	2531      	movs	r5, #49	; 0x31
 80251ea:	1c53      	adds	r3, r2, #1
 80251ec:	f808 5b01 	strb.w	r5, [r8], #1
 80251f0:	9309      	str	r3, [sp, #36]	; 0x24
 80251f2:	e745      	b.n	8025080 <_dtoa_r+0xc80>
 80251f4:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 80251f8:	f108 31ff 	add.w	r1, r8, #4294967295
 80251fc:	f47f ab16 	bne.w	802482c <_dtoa_r+0x42c>
 8025200:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8025204:	9c05      	ldr	r4, [sp, #20]
 8025206:	4688      	mov	r8, r1
 8025208:	f7ff baf8 	b.w	80247fc <_dtoa_r+0x3fc>
 802520c:	4638      	mov	r0, r7
 802520e:	f7fc f98d 	bl	802152c <__aeabi_i2d>
 8025212:	4602      	mov	r2, r0
 8025214:	460b      	mov	r3, r1
 8025216:	4650      	mov	r0, sl
 8025218:	4659      	mov	r1, fp
 802521a:	f7fc f9ed 	bl	80215f8 <__aeabi_dmul>
 802521e:	2300      	movs	r3, #0
 8025220:	2200      	movs	r2, #0
 8025222:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8025226:	f7fc f835 	bl	8021294 <__adddf3>
 802522a:	4604      	mov	r4, r0
 802522c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8025230:	2300      	movs	r3, #0
 8025232:	2200      	movs	r2, #0
 8025234:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8025238:	4650      	mov	r0, sl
 802523a:	4659      	mov	r1, fp
 802523c:	f7fc f828 	bl	8021290 <__aeabi_dsub>
 8025240:	4622      	mov	r2, r4
 8025242:	462b      	mov	r3, r5
 8025244:	4682      	mov	sl, r0
 8025246:	468b      	mov	fp, r1
 8025248:	f7fc fc66 	bl	8021b18 <__aeabi_dcmpgt>
 802524c:	4607      	mov	r7, r0
 802524e:	2800      	cmp	r0, #0
 8025250:	f040 80b5 	bne.w	80253be <_dtoa_r+0xfbe>
 8025254:	4622      	mov	r2, r4
 8025256:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 802525a:	4650      	mov	r0, sl
 802525c:	4659      	mov	r1, fp
 802525e:	f7fc fc3d 	bl	8021adc <__aeabi_dcmplt>
 8025262:	2800      	cmp	r0, #0
 8025264:	d056      	beq.n	8025314 <_dtoa_r+0xf14>
 8025266:	970d      	str	r7, [sp, #52]	; 0x34
 8025268:	e705      	b.n	8025076 <_dtoa_r+0xc76>
 802526a:	4648      	mov	r0, r9
 802526c:	990c      	ldr	r1, [sp, #48]	; 0x30
 802526e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8025270:	f000 fde8 	bl	8025e44 <__pow5mult>
 8025274:	900c      	str	r0, [sp, #48]	; 0x30
 8025276:	f7ff bb6c 	b.w	8024952 <_dtoa_r+0x552>
 802527a:	9c05      	ldr	r4, [sp, #20]
 802527c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802527e:	2130      	movs	r1, #48	; 0x30
 8025280:	7021      	strb	r1, [r4, #0]
 8025282:	4621      	mov	r1, r4
 8025284:	1c58      	adds	r0, r3, #1
 8025286:	2231      	movs	r2, #49	; 0x31
 8025288:	9009      	str	r0, [sp, #36]	; 0x24
 802528a:	700a      	strb	r2, [r1, #0]
 802528c:	f7ff bad2 	b.w	8024834 <_dtoa_r+0x434>
 8025290:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8025292:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8025294:	9110      	str	r1, [sp, #64]	; 0x40
 8025296:	1bcd      	subs	r5, r1, r7
 8025298:	195c      	adds	r4, r3, r5
 802529a:	9411      	str	r4, [sp, #68]	; 0x44
 802529c:	2500      	movs	r5, #0
 802529e:	f7ff bb18 	b.w	80248d2 <_dtoa_r+0x4d2>
 80252a2:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 80252a6:	2702      	movs	r7, #2
 80252a8:	e512      	b.n	8024cd0 <_dtoa_r+0x8d0>
 80252aa:	2401      	movs	r4, #1
 80252ac:	9413      	str	r4, [sp, #76]	; 0x4c
 80252ae:	940b      	str	r4, [sp, #44]	; 0x2c
 80252b0:	9429      	str	r4, [sp, #164]	; 0xa4
 80252b2:	e6bf      	b.n	8025034 <_dtoa_r+0xc34>
 80252b4:	2b00      	cmp	r3, #0
 80252b6:	46e3      	mov	fp, ip
 80252b8:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80252bc:	4664      	mov	r4, ip
 80252be:	f77f af25 	ble.w	802510c <_dtoa_r+0xd0c>
 80252c2:	2201      	movs	r2, #1
 80252c4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80252c6:	4648      	mov	r0, r9
 80252c8:	f000 fe06 	bl	8025ed8 <__lshift>
 80252cc:	4639      	mov	r1, r7
 80252ce:	900c      	str	r0, [sp, #48]	; 0x30
 80252d0:	f000 fec6 	bl	8026060 <__mcmp>
 80252d4:	2800      	cmp	r0, #0
 80252d6:	f340 8199 	ble.w	802560c <_dtoa_r+0x120c>
 80252da:	2c39      	cmp	r4, #57	; 0x39
 80252dc:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 80252e0:	f47f af14 	bne.w	802510c <_dtoa_r+0xd0c>
 80252e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80252e8:	960d      	str	r6, [sp, #52]	; 0x34
 80252ea:	2239      	movs	r2, #57	; 0x39
 80252ec:	f808 2b01 	strb.w	r2, [r8], #1
 80252f0:	f7ff bbb9 	b.w	8024a66 <_dtoa_r+0x666>
 80252f4:	d103      	bne.n	80252fe <_dtoa_r+0xefe>
 80252f6:	f01b 0f01 	tst.w	fp, #1
 80252fa:	f47f abb2 	bne.w	8024a62 <_dtoa_r+0x662>
 80252fe:	4641      	mov	r1, r8
 8025300:	4688      	mov	r8, r1
 8025302:	3901      	subs	r1, #1
 8025304:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8025308:	2a30      	cmp	r2, #48	; 0x30
 802530a:	d0f9      	beq.n	8025300 <_dtoa_r+0xf00>
 802530c:	f7ff bbd0 	b.w	8024ab0 <_dtoa_r+0x6b0>
 8025310:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 8025314:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 8025318:	f7ff b989 	b.w	802462e <_dtoa_r+0x22e>
 802531c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 802531e:	426c      	negs	r4, r5
 8025320:	2c00      	cmp	r4, #0
 8025322:	f000 811b 	beq.w	802555c <_dtoa_r+0x115c>
 8025326:	4bb7      	ldr	r3, [pc, #732]	; (8025604 <_dtoa_r+0x1204>)
 8025328:	f004 010f 	and.w	r1, r4, #15
 802532c:	eb03 02c1 	add.w	r2, r3, r1, lsl #3
 8025330:	e9d2 2300 	ldrd	r2, r3, [r2]
 8025334:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8025338:	f7fc f95e 	bl	80215f8 <__aeabi_dmul>
 802533c:	1124      	asrs	r4, r4, #4
 802533e:	4682      	mov	sl, r0
 8025340:	468b      	mov	fp, r1
 8025342:	f000 8177 	beq.w	8025634 <_dtoa_r+0x1234>
 8025346:	4db0      	ldr	r5, [pc, #704]	; (8025608 <_dtoa_r+0x1208>)
 8025348:	2702      	movs	r7, #2
 802534a:	07e3      	lsls	r3, r4, #31
 802534c:	d504      	bpl.n	8025358 <_dtoa_r+0xf58>
 802534e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8025352:	f7fc f951 	bl	80215f8 <__aeabi_dmul>
 8025356:	3701      	adds	r7, #1
 8025358:	3508      	adds	r5, #8
 802535a:	1064      	asrs	r4, r4, #1
 802535c:	d1f5      	bne.n	802534a <_dtoa_r+0xf4a>
 802535e:	4682      	mov	sl, r0
 8025360:	468b      	mov	fp, r1
 8025362:	e4cf      	b.n	8024d04 <_dtoa_r+0x904>
 8025364:	980d      	ldr	r0, [sp, #52]	; 0x34
 8025366:	6841      	ldr	r1, [r0, #4]
 8025368:	4648      	mov	r0, r9
 802536a:	f000 fa61 	bl	8025830 <_Balloc>
 802536e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8025370:	6929      	ldr	r1, [r5, #16]
 8025372:	1c8b      	adds	r3, r1, #2
 8025374:	4629      	mov	r1, r5
 8025376:	009a      	lsls	r2, r3, #2
 8025378:	4604      	mov	r4, r0
 802537a:	310c      	adds	r1, #12
 802537c:	f100 000c 	add.w	r0, r0, #12
 8025380:	f7fc fd00 	bl	8021d84 <memcpy>
 8025384:	4648      	mov	r0, r9
 8025386:	4621      	mov	r1, r4
 8025388:	2201      	movs	r2, #1
 802538a:	f000 fda5 	bl	8025ed8 <__lshift>
 802538e:	4606      	mov	r6, r0
 8025390:	f7ff bbe7 	b.w	8024b62 <_dtoa_r+0x762>
 8025394:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 8025398:	46e3      	mov	fp, ip
 802539a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 802539e:	d0a1      	beq.n	80252e4 <_dtoa_r+0xee4>
 80253a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80253a4:	960d      	str	r6, [sp, #52]	; 0x34
 80253a6:	f10c 0e01 	add.w	lr, ip, #1
 80253aa:	f808 eb01 	strb.w	lr, [r8], #1
 80253ae:	f7ff bb7f 	b.w	8024ab0 <_dtoa_r+0x6b0>
 80253b2:	46e3      	mov	fp, ip
 80253b4:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80253b8:	960d      	str	r6, [sp, #52]	; 0x34
 80253ba:	f7ff bb46 	b.w	8024a4a <_dtoa_r+0x64a>
 80253be:	2700      	movs	r7, #0
 80253c0:	970d      	str	r7, [sp, #52]	; 0x34
 80253c2:	e70e      	b.n	80251e2 <_dtoa_r+0xde2>
 80253c4:	4b8f      	ldr	r3, [pc, #572]	; (8025604 <_dtoa_r+0x1204>)
 80253c6:	f106 38ff 	add.w	r8, r6, #4294967295
 80253ca:	eb03 00c8 	add.w	r0, r3, r8, lsl #3
 80253ce:	4622      	mov	r2, r4
 80253d0:	462b      	mov	r3, r5
 80253d2:	e9d0 0100 	ldrd	r0, r1, [r0]
 80253d6:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80253da:	f7fc f90d 	bl	80215f8 <__aeabi_dmul>
 80253de:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 80253e2:	4659      	mov	r1, fp
 80253e4:	4650      	mov	r0, sl
 80253e6:	f002 f8a9 	bl	802753c <__aeabi_d2iz>
 80253ea:	4604      	mov	r4, r0
 80253ec:	f7fc f89e 	bl	802152c <__aeabi_i2d>
 80253f0:	4602      	mov	r2, r0
 80253f2:	460b      	mov	r3, r1
 80253f4:	4650      	mov	r0, sl
 80253f6:	4659      	mov	r1, fp
 80253f8:	f7fb ff4a 	bl	8021290 <__aeabi_dsub>
 80253fc:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8025400:	3430      	adds	r4, #48	; 0x30
 8025402:	2e01      	cmp	r6, #1
 8025404:	4682      	mov	sl, r0
 8025406:	468b      	mov	fp, r1
 8025408:	f808 4b01 	strb.w	r4, [r8], #1
 802540c:	f000 8081 	beq.w	8025512 <_dtoa_r+0x1112>
 8025410:	9f05      	ldr	r7, [sp, #20]
 8025412:	2300      	movs	r3, #0
 8025414:	1e7d      	subs	r5, r7, #1
 8025416:	eb05 0a06 	add.w	sl, r5, r6
 802541a:	2200      	movs	r2, #0
 802541c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8025420:	f8cd a00c 	str.w	sl, [sp, #12]
 8025424:	f7fc f8e8 	bl	80215f8 <__aeabi_dmul>
 8025428:	43fe      	mvns	r6, r7
 802542a:	eb06 040a 	add.w	r4, r6, sl
 802542e:	460f      	mov	r7, r1
 8025430:	4606      	mov	r6, r0
 8025432:	f002 f883 	bl	802753c <__aeabi_d2iz>
 8025436:	f004 0501 	and.w	r5, r4, #1
 802543a:	4604      	mov	r4, r0
 802543c:	f7fc f876 	bl	802152c <__aeabi_i2d>
 8025440:	4602      	mov	r2, r0
 8025442:	460b      	mov	r3, r1
 8025444:	4630      	mov	r0, r6
 8025446:	4639      	mov	r1, r7
 8025448:	f7fb ff22 	bl	8021290 <__aeabi_dsub>
 802544c:	f8dd c014 	ldr.w	ip, [sp, #20]
 8025450:	3430      	adds	r4, #48	; 0x30
 8025452:	f88c 4001 	strb.w	r4, [ip, #1]
 8025456:	f8dd c00c 	ldr.w	ip, [sp, #12]
 802545a:	45e0      	cmp	r8, ip
 802545c:	4682      	mov	sl, r0
 802545e:	468b      	mov	fp, r1
 8025460:	4647      	mov	r7, r8
 8025462:	d054      	beq.n	802550e <_dtoa_r+0x110e>
 8025464:	b1f5      	cbz	r5, 80254a4 <_dtoa_r+0x10a4>
 8025466:	2300      	movs	r3, #0
 8025468:	2200      	movs	r2, #0
 802546a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802546e:	f8cd c00c 	str.w	ip, [sp, #12]
 8025472:	f7fc f8c1 	bl	80215f8 <__aeabi_dmul>
 8025476:	468b      	mov	fp, r1
 8025478:	4682      	mov	sl, r0
 802547a:	f002 f85f 	bl	802753c <__aeabi_d2iz>
 802547e:	4605      	mov	r5, r0
 8025480:	f7fc f854 	bl	802152c <__aeabi_i2d>
 8025484:	4647      	mov	r7, r8
 8025486:	4602      	mov	r2, r0
 8025488:	460b      	mov	r3, r1
 802548a:	4650      	mov	r0, sl
 802548c:	4659      	mov	r1, fp
 802548e:	3530      	adds	r5, #48	; 0x30
 8025490:	f7fb fefe 	bl	8021290 <__aeabi_dsub>
 8025494:	f807 5f01 	strb.w	r5, [r7, #1]!
 8025498:	f8dd c00c 	ldr.w	ip, [sp, #12]
 802549c:	4567      	cmp	r7, ip
 802549e:	4682      	mov	sl, r0
 80254a0:	468b      	mov	fp, r1
 80254a2:	d034      	beq.n	802550e <_dtoa_r+0x110e>
 80254a4:	4650      	mov	r0, sl
 80254a6:	4659      	mov	r1, fp
 80254a8:	4666      	mov	r6, ip
 80254aa:	2300      	movs	r3, #0
 80254ac:	2200      	movs	r2, #0
 80254ae:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80254b2:	f7fc f8a1 	bl	80215f8 <__aeabi_dmul>
 80254b6:	460d      	mov	r5, r1
 80254b8:	4604      	mov	r4, r0
 80254ba:	f002 f83f 	bl	802753c <__aeabi_d2iz>
 80254be:	4682      	mov	sl, r0
 80254c0:	f7fc f834 	bl	802152c <__aeabi_i2d>
 80254c4:	4602      	mov	r2, r0
 80254c6:	460b      	mov	r3, r1
 80254c8:	4620      	mov	r0, r4
 80254ca:	4629      	mov	r1, r5
 80254cc:	f7fb fee0 	bl	8021290 <__aeabi_dsub>
 80254d0:	f10a 0430 	add.w	r4, sl, #48	; 0x30
 80254d4:	2300      	movs	r3, #0
 80254d6:	2200      	movs	r2, #0
 80254d8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80254dc:	f807 4f01 	strb.w	r4, [r7, #1]!
 80254e0:	f7fc f88a 	bl	80215f8 <__aeabi_dmul>
 80254e4:	460d      	mov	r5, r1
 80254e6:	4604      	mov	r4, r0
 80254e8:	f002 f828 	bl	802753c <__aeabi_d2iz>
 80254ec:	4683      	mov	fp, r0
 80254ee:	f7fc f81d 	bl	802152c <__aeabi_i2d>
 80254f2:	4602      	mov	r2, r0
 80254f4:	460b      	mov	r3, r1
 80254f6:	4620      	mov	r0, r4
 80254f8:	4629      	mov	r1, r5
 80254fa:	f7fb fec9 	bl	8021290 <__aeabi_dsub>
 80254fe:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 8025502:	f807 2f01 	strb.w	r2, [r7, #1]!
 8025506:	42b7      	cmp	r7, r6
 8025508:	d1cf      	bne.n	80254aa <_dtoa_r+0x10aa>
 802550a:	4682      	mov	sl, r0
 802550c:	468b      	mov	fp, r1
 802550e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8025510:	4488      	add	r8, r1
 8025512:	2300      	movs	r3, #0
 8025514:	2200      	movs	r2, #0
 8025516:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 802551a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 802551e:	f7fb feb9 	bl	8021294 <__adddf3>
 8025522:	4652      	mov	r2, sl
 8025524:	465b      	mov	r3, fp
 8025526:	f7fc fad9 	bl	8021adc <__aeabi_dcmplt>
 802552a:	2800      	cmp	r0, #0
 802552c:	d048      	beq.n	80255c0 <_dtoa_r+0x11c0>
 802552e:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8025530:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 8025534:	9409      	str	r4, [sp, #36]	; 0x24
 8025536:	f7ff b959 	b.w	80247ec <_dtoa_r+0x3ec>
 802553a:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 802553e:	2700      	movs	r7, #0
 8025540:	ebc0 040c 	rsb	r4, r0, ip
 8025544:	f7ff b9cb 	b.w	80248de <_dtoa_r+0x4de>
 8025548:	991c      	ldr	r1, [sp, #112]	; 0x70
 802554a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 802554c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 802554e:	f1c1 0736 	rsb	r7, r1, #54	; 0x36
 8025552:	f7ff b9c4 	b.w	80248de <_dtoa_r+0x4de>
 8025556:	4655      	mov	r5, sl
 8025558:	f7ff ba0e 	b.w	8024978 <_dtoa_r+0x578>
 802555c:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 8025560:	2702      	movs	r7, #2
 8025562:	f7ff bbcf 	b.w	8024d04 <_dtoa_r+0x904>
 8025566:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8025568:	2d00      	cmp	r5, #0
 802556a:	f43f ae4f 	beq.w	802520c <_dtoa_r+0xe0c>
 802556e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8025570:	2a00      	cmp	r2, #0
 8025572:	f77f aecf 	ble.w	8025314 <_dtoa_r+0xf14>
 8025576:	2300      	movs	r3, #0
 8025578:	2200      	movs	r2, #0
 802557a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802557e:	4650      	mov	r0, sl
 8025580:	4659      	mov	r1, fp
 8025582:	f7fc f839 	bl	80215f8 <__aeabi_dmul>
 8025586:	4682      	mov	sl, r0
 8025588:	1c78      	adds	r0, r7, #1
 802558a:	468b      	mov	fp, r1
 802558c:	f7fb ffce 	bl	802152c <__aeabi_i2d>
 8025590:	4602      	mov	r2, r0
 8025592:	460b      	mov	r3, r1
 8025594:	4650      	mov	r0, sl
 8025596:	4659      	mov	r1, fp
 8025598:	f7fc f82e 	bl	80215f8 <__aeabi_dmul>
 802559c:	2300      	movs	r3, #0
 802559e:	2200      	movs	r2, #0
 80255a0:	f2c4 031c 	movt	r3, #16412	; 0x401c
 80255a4:	f7fb fe76 	bl	8021294 <__adddf3>
 80255a8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 80255ac:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 80255ae:	f10c 3eff 	add.w	lr, ip, #4294967295
 80255b2:	4604      	mov	r4, r0
 80255b4:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
 80255b8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80255bc:	f7ff bbc6 	b.w	8024d4c <_dtoa_r+0x94c>
 80255c0:	2100      	movs	r1, #0
 80255c2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80255c6:	2000      	movs	r0, #0
 80255c8:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 80255cc:	f7fb fe60 	bl	8021290 <__aeabi_dsub>
 80255d0:	4652      	mov	r2, sl
 80255d2:	465b      	mov	r3, fp
 80255d4:	f7fc faa0 	bl	8021b18 <__aeabi_dcmpgt>
 80255d8:	2800      	cmp	r0, #0
 80255da:	f43f ae9b 	beq.w	8025314 <_dtoa_r+0xf14>
 80255de:	4643      	mov	r3, r8
 80255e0:	4698      	mov	r8, r3
 80255e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80255e6:	f818 0c01 	ldrb.w	r0, [r8, #-1]
 80255ea:	2830      	cmp	r0, #48	; 0x30
 80255ec:	d0f8      	beq.n	80255e0 <_dtoa_r+0x11e0>
 80255ee:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 80255f0:	9409      	str	r4, [sp, #36]	; 0x24
 80255f2:	f7ff b91f 	b.w	8024834 <_dtoa_r+0x434>
 80255f6:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 80255fa:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80255fc:	9009      	str	r0, [sp, #36]	; 0x24
 80255fe:	f7ff b8f5 	b.w	80247ec <_dtoa_r+0x3ec>
 8025602:	bf00      	nop
 8025604:	08028268 	.word	0x08028268
 8025608:	08028330 	.word	0x08028330
 802560c:	f47f ad7e 	bne.w	802510c <_dtoa_r+0xd0c>
 8025610:	f01b 0f01 	tst.w	fp, #1
 8025614:	f43f ad7a 	beq.w	802510c <_dtoa_r+0xd0c>
 8025618:	e65f      	b.n	80252da <_dtoa_r+0xeda>
 802561a:	2300      	movs	r3, #0
 802561c:	4648      	mov	r0, r9
 802561e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8025620:	220a      	movs	r2, #10
 8025622:	f000 f935 	bl	8025890 <__multadd>
 8025626:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8025628:	900d      	str	r0, [sp, #52]	; 0x34
 802562a:	930b      	str	r3, [sp, #44]	; 0x2c
 802562c:	f7ff b9d1 	b.w	80249d2 <_dtoa_r+0x5d2>
 8025630:	2700      	movs	r7, #0
 8025632:	e618      	b.n	8025266 <_dtoa_r+0xe66>
 8025634:	2702      	movs	r7, #2
 8025636:	f7ff bb65 	b.w	8024d04 <_dtoa_r+0x904>
 802563a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 802563c:	9209      	str	r2, [sp, #36]	; 0x24
 802563e:	f7ff b8d5 	b.w	80247ec <_dtoa_r+0x3ec>
 8025642:	2501      	movs	r5, #1
 8025644:	f7fe bfba 	b.w	80245bc <_dtoa_r+0x1bc>
 8025648:	f43f a9ae 	beq.w	80249a8 <_dtoa_r+0x5a8>
 802564c:	f1c0 023c 	rsb	r2, r0, #60	; 0x3c
 8025650:	f7ff ba66 	b.w	8024b20 <_dtoa_r+0x720>
 8025654:	f3af 8000 	nop.w

08025658 <_setlocale_r>:
 8025658:	b510      	push	{r4, lr}
 802565a:	4614      	mov	r4, r2
 802565c:	b122      	cbz	r2, 8025668 <_setlocale_r+0x10>
 802565e:	4610      	mov	r0, r2
 8025660:	490a      	ldr	r1, [pc, #40]	; (802568c <_setlocale_r+0x34>)
 8025662:	f7fc fddd 	bl	8022220 <strcmp>
 8025666:	b908      	cbnz	r0, 802566c <_setlocale_r+0x14>
 8025668:	4809      	ldr	r0, [pc, #36]	; (8025690 <_setlocale_r+0x38>)
 802566a:	bd10      	pop	{r4, pc}
 802566c:	4620      	mov	r0, r4
 802566e:	4908      	ldr	r1, [pc, #32]	; (8025690 <_setlocale_r+0x38>)
 8025670:	f7fc fdd6 	bl	8022220 <strcmp>
 8025674:	2800      	cmp	r0, #0
 8025676:	d0f7      	beq.n	8025668 <_setlocale_r+0x10>
 8025678:	4620      	mov	r0, r4
 802567a:	4906      	ldr	r1, [pc, #24]	; (8025694 <_setlocale_r+0x3c>)
 802567c:	f7fc fdd0 	bl	8022220 <strcmp>
 8025680:	4b03      	ldr	r3, [pc, #12]	; (8025690 <_setlocale_r+0x38>)
 8025682:	2800      	cmp	r0, #0
 8025684:	bf0c      	ite	eq
 8025686:	4618      	moveq	r0, r3
 8025688:	2000      	movne	r0, #0
 802568a:	bd10      	pop	{r4, pc}
 802568c:	0802824c 	.word	0x0802824c
 8025690:	080281d0 	.word	0x080281d0
 8025694:	080281f8 	.word	0x080281f8

08025698 <__locale_charset>:
 8025698:	f240 603c 	movw	r0, #1596	; 0x63c
 802569c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80256a0:	4770      	bx	lr
 80256a2:	bf00      	nop

080256a4 <__locale_mb_cur_max>:
 80256a4:	f240 635c 	movw	r3, #1628	; 0x65c
 80256a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80256ac:	6818      	ldr	r0, [r3, #0]
 80256ae:	4770      	bx	lr

080256b0 <__locale_msgcharset>:
 80256b0:	f240 50e4 	movw	r0, #1508	; 0x5e4
 80256b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80256b8:	4770      	bx	lr
 80256ba:	bf00      	nop

080256bc <__locale_cjk_lang>:
 80256bc:	2000      	movs	r0, #0
 80256be:	4770      	bx	lr

080256c0 <_localeconv_r>:
 80256c0:	f240 6004 	movw	r0, #1540	; 0x604
 80256c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80256c8:	4770      	bx	lr
 80256ca:	bf00      	nop

080256cc <setlocale>:
 80256cc:	b410      	push	{r4}
 80256ce:	f240 53e0 	movw	r3, #1504	; 0x5e0
 80256d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80256d6:	4604      	mov	r4, r0
 80256d8:	6818      	ldr	r0, [r3, #0]
 80256da:	460a      	mov	r2, r1
 80256dc:	4621      	mov	r1, r4
 80256de:	bc10      	pop	{r4}
 80256e0:	f7ff bfba 	b.w	8025658 <_setlocale_r>

080256e4 <localeconv>:
 80256e4:	f240 6004 	movw	r0, #1540	; 0x604
 80256e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80256ec:	4770      	bx	lr
 80256ee:	bf00      	nop

080256f0 <memchr>:
 80256f0:	0783      	lsls	r3, r0, #30
 80256f2:	b4f0      	push	{r4, r5, r6, r7}
 80256f4:	b2c9      	uxtb	r1, r1
 80256f6:	f000 8096 	beq.w	8025826 <memchr+0x136>
 80256fa:	1e53      	subs	r3, r2, #1
 80256fc:	2a00      	cmp	r2, #0
 80256fe:	f000 8094 	beq.w	802582a <memchr+0x13a>
 8025702:	7802      	ldrb	r2, [r0, #0]
 8025704:	428a      	cmp	r2, r1
 8025706:	d00b      	beq.n	8025720 <memchr+0x30>
 8025708:	1c42      	adds	r2, r0, #1
 802570a:	07d8      	lsls	r0, r3, #31
 802570c:	d51a      	bpl.n	8025744 <memchr+0x54>
 802570e:	f012 0f03 	tst.w	r2, #3
 8025712:	4610      	mov	r0, r2
 8025714:	d01c      	beq.n	8025750 <memchr+0x60>
 8025716:	7814      	ldrb	r4, [r2, #0]
 8025718:	3b01      	subs	r3, #1
 802571a:	3201      	adds	r2, #1
 802571c:	428c      	cmp	r4, r1
 802571e:	d111      	bne.n	8025744 <memchr+0x54>
 8025720:	bcf0      	pop	{r4, r5, r6, r7}
 8025722:	4770      	bx	lr
 8025724:	2b00      	cmp	r3, #0
 8025726:	d07c      	beq.n	8025822 <memchr+0x132>
 8025728:	7812      	ldrb	r2, [r2, #0]
 802572a:	3b01      	subs	r3, #1
 802572c:	428a      	cmp	r2, r1
 802572e:	d0f7      	beq.n	8025720 <memchr+0x30>
 8025730:	f014 0f03 	tst.w	r4, #3
 8025734:	4620      	mov	r0, r4
 8025736:	f104 0201 	add.w	r2, r4, #1
 802573a:	d009      	beq.n	8025750 <memchr+0x60>
 802573c:	7824      	ldrb	r4, [r4, #0]
 802573e:	3b01      	subs	r3, #1
 8025740:	428c      	cmp	r4, r1
 8025742:	d0ed      	beq.n	8025720 <memchr+0x30>
 8025744:	f012 0f03 	tst.w	r2, #3
 8025748:	4610      	mov	r0, r2
 802574a:	f102 0401 	add.w	r4, r2, #1
 802574e:	d1e9      	bne.n	8025724 <memchr+0x34>
 8025750:	2b03      	cmp	r3, #3
 8025752:	d93f      	bls.n	80257d4 <memchr+0xe4>
 8025754:	6804      	ldr	r4, [r0, #0]
 8025756:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 802575a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 802575e:	ea85 0704 	eor.w	r7, r5, r4
 8025762:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 8025766:	ea22 0207 	bic.w	r2, r2, r7
 802576a:	1f1e      	subs	r6, r3, #4
 802576c:	1d04      	adds	r4, r0, #4
 802576e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8025772:	f3c6 0780 	ubfx	r7, r6, #2, #1
 8025776:	d12d      	bne.n	80257d4 <memchr+0xe4>
 8025778:	2e03      	cmp	r6, #3
 802577a:	4633      	mov	r3, r6
 802577c:	d929      	bls.n	80257d2 <memchr+0xe2>
 802577e:	b167      	cbz	r7, 802579a <memchr+0xaa>
 8025780:	4620      	mov	r0, r4
 8025782:	3404      	adds	r4, #4
 8025784:	6806      	ldr	r6, [r0, #0]
 8025786:	ea85 0206 	eor.w	r2, r5, r6
 802578a:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 802578e:	ea26 0202 	bic.w	r2, r6, r2
 8025792:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8025796:	d019      	beq.n	80257cc <memchr+0xdc>
 8025798:	e01c      	b.n	80257d4 <memchr+0xe4>
 802579a:	1d26      	adds	r6, r4, #4
 802579c:	4620      	mov	r0, r4
 802579e:	6824      	ldr	r4, [r4, #0]
 80257a0:	ea85 0204 	eor.w	r2, r5, r4
 80257a4:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 80257a8:	ea24 0202 	bic.w	r2, r4, r2
 80257ac:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80257b0:	d110      	bne.n	80257d4 <memchr+0xe4>
 80257b2:	6834      	ldr	r4, [r6, #0]
 80257b4:	ea85 0204 	eor.w	r2, r5, r4
 80257b8:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 80257bc:	ea24 0202 	bic.w	r2, r4, r2
 80257c0:	3b04      	subs	r3, #4
 80257c2:	1d34      	adds	r4, r6, #4
 80257c4:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80257c8:	4630      	mov	r0, r6
 80257ca:	d103      	bne.n	80257d4 <memchr+0xe4>
 80257cc:	3b04      	subs	r3, #4
 80257ce:	2b03      	cmp	r3, #3
 80257d0:	d8e3      	bhi.n	802579a <memchr+0xaa>
 80257d2:	4620      	mov	r0, r4
 80257d4:	1e5d      	subs	r5, r3, #1
 80257d6:	b323      	cbz	r3, 8025822 <memchr+0x132>
 80257d8:	7803      	ldrb	r3, [r0, #0]
 80257da:	428b      	cmp	r3, r1
 80257dc:	d0a0      	beq.n	8025720 <memchr+0x30>
 80257de:	1c43      	adds	r3, r0, #1
 80257e0:	2200      	movs	r2, #0
 80257e2:	07e8      	lsls	r0, r5, #31
 80257e4:	d514      	bpl.n	8025810 <memchr+0x120>
 80257e6:	4618      	mov	r0, r3
 80257e8:	2201      	movs	r2, #1
 80257ea:	7804      	ldrb	r4, [r0, #0]
 80257ec:	3301      	adds	r3, #1
 80257ee:	428c      	cmp	r4, r1
 80257f0:	d096      	beq.n	8025720 <memchr+0x30>
 80257f2:	4295      	cmp	r5, r2
 80257f4:	4618      	mov	r0, r3
 80257f6:	f103 0401 	add.w	r4, r3, #1
 80257fa:	f102 0202 	add.w	r2, r2, #2
 80257fe:	d00e      	beq.n	802581e <memchr+0x12e>
 8025800:	781b      	ldrb	r3, [r3, #0]
 8025802:	428b      	cmp	r3, r1
 8025804:	d08c      	beq.n	8025720 <memchr+0x30>
 8025806:	1c63      	adds	r3, r4, #1
 8025808:	4620      	mov	r0, r4
 802580a:	7824      	ldrb	r4, [r4, #0]
 802580c:	428c      	cmp	r4, r1
 802580e:	d087      	beq.n	8025720 <memchr+0x30>
 8025810:	4295      	cmp	r5, r2
 8025812:	4618      	mov	r0, r3
 8025814:	f103 0401 	add.w	r4, r3, #1
 8025818:	f102 0202 	add.w	r2, r2, #2
 802581c:	d1f0      	bne.n	8025800 <memchr+0x110>
 802581e:	2000      	movs	r0, #0
 8025820:	e77e      	b.n	8025720 <memchr+0x30>
 8025822:	4618      	mov	r0, r3
 8025824:	e77c      	b.n	8025720 <memchr+0x30>
 8025826:	4613      	mov	r3, r2
 8025828:	e792      	b.n	8025750 <memchr+0x60>
 802582a:	4610      	mov	r0, r2
 802582c:	e778      	b.n	8025720 <memchr+0x30>
 802582e:	bf00      	nop

08025830 <_Balloc>:
 8025830:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8025832:	b570      	push	{r4, r5, r6, lr}
 8025834:	4605      	mov	r5, r0
 8025836:	460c      	mov	r4, r1
 8025838:	b14b      	cbz	r3, 802584e <_Balloc+0x1e>
 802583a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 802583e:	b180      	cbz	r0, 8025862 <_Balloc+0x32>
 8025840:	6801      	ldr	r1, [r0, #0]
 8025842:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
 8025846:	2300      	movs	r3, #0
 8025848:	6103      	str	r3, [r0, #16]
 802584a:	60c3      	str	r3, [r0, #12]
 802584c:	bd70      	pop	{r4, r5, r6, pc}
 802584e:	2104      	movs	r1, #4
 8025850:	2221      	movs	r2, #33	; 0x21
 8025852:	f7f4 fb13 	bl	8019e7c <_calloc_r>
 8025856:	4603      	mov	r3, r0
 8025858:	64e8      	str	r0, [r5, #76]	; 0x4c
 802585a:	2800      	cmp	r0, #0
 802585c:	d1ed      	bne.n	802583a <_Balloc+0xa>
 802585e:	2000      	movs	r0, #0
 8025860:	bd70      	pop	{r4, r5, r6, pc}
 8025862:	2101      	movs	r1, #1
 8025864:	fa01 f604 	lsl.w	r6, r1, r4
 8025868:	1d72      	adds	r2, r6, #5
 802586a:	4628      	mov	r0, r5
 802586c:	0092      	lsls	r2, r2, #2
 802586e:	f7f4 fb05 	bl	8019e7c <_calloc_r>
 8025872:	2800      	cmp	r0, #0
 8025874:	d0f3      	beq.n	802585e <_Balloc+0x2e>
 8025876:	6044      	str	r4, [r0, #4]
 8025878:	6086      	str	r6, [r0, #8]
 802587a:	e7e4      	b.n	8025846 <_Balloc+0x16>

0802587c <_Bfree>:
 802587c:	b131      	cbz	r1, 802588c <_Bfree+0x10>
 802587e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8025880:	684a      	ldr	r2, [r1, #4]
 8025882:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8025886:	6008      	str	r0, [r1, #0]
 8025888:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 802588c:	4770      	bx	lr
 802588e:	bf00      	nop

08025890 <__multadd>:
 8025890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8025894:	460e      	mov	r6, r1
 8025896:	6949      	ldr	r1, [r1, #20]
 8025898:	6937      	ldr	r7, [r6, #16]
 802589a:	b28c      	uxth	r4, r1
 802589c:	0c0d      	lsrs	r5, r1, #16
 802589e:	fb02 3304 	mla	r3, r2, r4, r3
 80258a2:	fb02 f105 	mul.w	r1, r2, r5
 80258a6:	eb01 4513 	add.w	r5, r1, r3, lsr #16
 80258aa:	f106 0418 	add.w	r4, r6, #24
 80258ae:	b29b      	uxth	r3, r3
 80258b0:	eb03 4305 	add.w	r3, r3, r5, lsl #16
 80258b4:	f844 3c04 	str.w	r3, [r4, #-4]
 80258b8:	2301      	movs	r3, #1
 80258ba:	1e79      	subs	r1, r7, #1
 80258bc:	0c2d      	lsrs	r5, r5, #16
 80258be:	429f      	cmp	r7, r3
 80258c0:	4680      	mov	r8, r0
 80258c2:	f001 0001 	and.w	r0, r1, #1
 80258c6:	dd39      	ble.n	802593c <__multadd+0xac>
 80258c8:	b198      	cbz	r0, 80258f2 <__multadd+0x62>
 80258ca:	6824      	ldr	r4, [r4, #0]
 80258cc:	b2a3      	uxth	r3, r4
 80258ce:	0c21      	lsrs	r1, r4, #16
 80258d0:	fb02 5503 	mla	r5, r2, r3, r5
 80258d4:	fb02 f101 	mul.w	r1, r2, r1
 80258d8:	b2ab      	uxth	r3, r5
 80258da:	eb01 4015 	add.w	r0, r1, r5, lsr #16
 80258de:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 80258e2:	f106 041c 	add.w	r4, r6, #28
 80258e6:	2302      	movs	r3, #2
 80258e8:	0c05      	lsrs	r5, r0, #16
 80258ea:	429f      	cmp	r7, r3
 80258ec:	f844 1c04 	str.w	r1, [r4, #-4]
 80258f0:	dd24      	ble.n	802593c <__multadd+0xac>
 80258f2:	6820      	ldr	r0, [r4, #0]
 80258f4:	b281      	uxth	r1, r0
 80258f6:	0c00      	lsrs	r0, r0, #16
 80258f8:	fb02 5101 	mla	r1, r2, r1, r5
 80258fc:	fb02 f000 	mul.w	r0, r2, r0
 8025900:	4625      	mov	r5, r4
 8025902:	eb00 4011 	add.w	r0, r0, r1, lsr #16
 8025906:	b289      	uxth	r1, r1
 8025908:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 802590c:	f845 1b04 	str.w	r1, [r5], #4
 8025910:	6864      	ldr	r4, [r4, #4]
 8025912:	fa1f fc84 	uxth.w	ip, r4
 8025916:	0c21      	lsrs	r1, r4, #16
 8025918:	fb02 fc0c 	mul.w	ip, r2, ip
 802591c:	eb0c 4010 	add.w	r0, ip, r0, lsr #16
 8025920:	fb02 f101 	mul.w	r1, r2, r1
 8025924:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 8025928:	462c      	mov	r4, r5
 802592a:	3302      	adds	r3, #2
 802592c:	b285      	uxth	r5, r0
 802592e:	eb05 4001 	add.w	r0, r5, r1, lsl #16
 8025932:	0c0d      	lsrs	r5, r1, #16
 8025934:	429f      	cmp	r7, r3
 8025936:	f844 0b04 	str.w	r0, [r4], #4
 802593a:	dcda      	bgt.n	80258f2 <__multadd+0x62>
 802593c:	b13d      	cbz	r5, 802594e <__multadd+0xbe>
 802593e:	68b2      	ldr	r2, [r6, #8]
 8025940:	4297      	cmp	r7, r2
 8025942:	da07      	bge.n	8025954 <__multadd+0xc4>
 8025944:	eb06 0287 	add.w	r2, r6, r7, lsl #2
 8025948:	3701      	adds	r7, #1
 802594a:	6155      	str	r5, [r2, #20]
 802594c:	6137      	str	r7, [r6, #16]
 802594e:	4630      	mov	r0, r6
 8025950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8025954:	6873      	ldr	r3, [r6, #4]
 8025956:	4640      	mov	r0, r8
 8025958:	1c59      	adds	r1, r3, #1
 802595a:	f7ff ff69 	bl	8025830 <_Balloc>
 802595e:	6931      	ldr	r1, [r6, #16]
 8025960:	1c8a      	adds	r2, r1, #2
 8025962:	4604      	mov	r4, r0
 8025964:	f106 010c 	add.w	r1, r6, #12
 8025968:	f100 000c 	add.w	r0, r0, #12
 802596c:	0092      	lsls	r2, r2, #2
 802596e:	f7fc fa09 	bl	8021d84 <memcpy>
 8025972:	6870      	ldr	r0, [r6, #4]
 8025974:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8025978:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 802597c:	6031      	str	r1, [r6, #0]
 802597e:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 8025982:	4626      	mov	r6, r4
 8025984:	e7de      	b.n	8025944 <__multadd+0xb4>
 8025986:	bf00      	nop

08025988 <__s2b>:
 8025988:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802598c:	f648 6639 	movw	r6, #36409	; 0x8e39
 8025990:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 8025994:	461f      	mov	r7, r3
 8025996:	f103 0308 	add.w	r3, r3, #8
 802599a:	fb86 4503 	smull	r4, r5, r6, r3
 802599e:	17dc      	asrs	r4, r3, #31
 80259a0:	ebc4 0665 	rsb	r6, r4, r5, asr #1
 80259a4:	2e01      	cmp	r6, #1
 80259a6:	4605      	mov	r5, r0
 80259a8:	4689      	mov	r9, r1
 80259aa:	4690      	mov	r8, r2
 80259ac:	f340 808a 	ble.w	8025ac4 <__s2b+0x13c>
 80259b0:	2401      	movs	r4, #1
 80259b2:	2100      	movs	r1, #0
 80259b4:	0064      	lsls	r4, r4, #1
 80259b6:	3101      	adds	r1, #1
 80259b8:	42a6      	cmp	r6, r4
 80259ba:	dcfb      	bgt.n	80259b4 <__s2b+0x2c>
 80259bc:	4628      	mov	r0, r5
 80259be:	f7ff ff37 	bl	8025830 <_Balloc>
 80259c2:	4601      	mov	r1, r0
 80259c4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80259c6:	2201      	movs	r2, #1
 80259c8:	f1b8 0f09 	cmp.w	r8, #9
 80259cc:	6148      	str	r0, [r1, #20]
 80259ce:	610a      	str	r2, [r1, #16]
 80259d0:	dd73      	ble.n	8025aba <__s2b+0x132>
 80259d2:	f109 0609 	add.w	r6, r9, #9
 80259d6:	eb09 0408 	add.w	r4, r9, r8
 80259da:	7833      	ldrb	r3, [r6, #0]
 80259dc:	ea6f 0a06 	mvn.w	sl, r6
 80259e0:	220a      	movs	r2, #10
 80259e2:	eb04 0c0a 	add.w	ip, r4, sl
 80259e6:	3b30      	subs	r3, #48	; 0x30
 80259e8:	4628      	mov	r0, r5
 80259ea:	eb09 0b02 	add.w	fp, r9, r2
 80259ee:	f00c 0a01 	and.w	sl, ip, #1
 80259f2:	f7ff ff4d 	bl	8025890 <__multadd>
 80259f6:	45a3      	cmp	fp, r4
 80259f8:	4601      	mov	r1, r0
 80259fa:	d023      	beq.n	8025a44 <__s2b+0xbc>
 80259fc:	f1ba 0f00 	cmp.w	sl, #0
 8025a00:	d00b      	beq.n	8025a1a <__s2b+0x92>
 8025a02:	f89b 3000 	ldrb.w	r3, [fp]
 8025a06:	220a      	movs	r2, #10
 8025a08:	3b30      	subs	r3, #48	; 0x30
 8025a0a:	4628      	mov	r0, r5
 8025a0c:	f7ff ff40 	bl	8025890 <__multadd>
 8025a10:	f109 0b0b 	add.w	fp, r9, #11
 8025a14:	45a3      	cmp	fp, r4
 8025a16:	4601      	mov	r1, r0
 8025a18:	d014      	beq.n	8025a44 <__s2b+0xbc>
 8025a1a:	46d9      	mov	r9, fp
 8025a1c:	220a      	movs	r2, #10
 8025a1e:	f819 3b01 	ldrb.w	r3, [r9], #1
 8025a22:	4628      	mov	r0, r5
 8025a24:	3b30      	subs	r3, #48	; 0x30
 8025a26:	f7ff ff33 	bl	8025890 <__multadd>
 8025a2a:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8025a2e:	4601      	mov	r1, r0
 8025a30:	220a      	movs	r2, #10
 8025a32:	3b30      	subs	r3, #48	; 0x30
 8025a34:	4628      	mov	r0, r5
 8025a36:	f7ff ff2b 	bl	8025890 <__multadd>
 8025a3a:	f109 0b01 	add.w	fp, r9, #1
 8025a3e:	45a3      	cmp	fp, r4
 8025a40:	4601      	mov	r1, r0
 8025a42:	d1ea      	bne.n	8025a1a <__s2b+0x92>
 8025a44:	eb06 0308 	add.w	r3, r6, r8
 8025a48:	f1a3 0908 	sub.w	r9, r3, #8
 8025a4c:	4547      	cmp	r7, r8
 8025a4e:	dd31      	ble.n	8025ab4 <__s2b+0x12c>
 8025a50:	464c      	mov	r4, r9
 8025a52:	220a      	movs	r2, #10
 8025a54:	f814 3b01 	ldrb.w	r3, [r4], #1
 8025a58:	4628      	mov	r0, r5
 8025a5a:	3b30      	subs	r3, #48	; 0x30
 8025a5c:	f7ff ff18 	bl	8025890 <__multadd>
 8025a60:	ebc8 0707 	rsb	r7, r8, r7
 8025a64:	444f      	add	r7, r9
 8025a66:	ea6f 0609 	mvn.w	r6, r9
 8025a6a:	eb07 0906 	add.w	r9, r7, r6
 8025a6e:	42bc      	cmp	r4, r7
 8025a70:	f009 0601 	and.w	r6, r9, #1
 8025a74:	4601      	mov	r1, r0
 8025a76:	d01d      	beq.n	8025ab4 <__s2b+0x12c>
 8025a78:	b14e      	cbz	r6, 8025a8e <__s2b+0x106>
 8025a7a:	f814 3b01 	ldrb.w	r3, [r4], #1
 8025a7e:	220a      	movs	r2, #10
 8025a80:	3b30      	subs	r3, #48	; 0x30
 8025a82:	4628      	mov	r0, r5
 8025a84:	f7ff ff04 	bl	8025890 <__multadd>
 8025a88:	42bc      	cmp	r4, r7
 8025a8a:	4601      	mov	r1, r0
 8025a8c:	d012      	beq.n	8025ab4 <__s2b+0x12c>
 8025a8e:	4626      	mov	r6, r4
 8025a90:	220a      	movs	r2, #10
 8025a92:	f816 3b01 	ldrb.w	r3, [r6], #1
 8025a96:	4628      	mov	r0, r5
 8025a98:	3b30      	subs	r3, #48	; 0x30
 8025a9a:	f7ff fef9 	bl	8025890 <__multadd>
 8025a9e:	7863      	ldrb	r3, [r4, #1]
 8025aa0:	4601      	mov	r1, r0
 8025aa2:	220a      	movs	r2, #10
 8025aa4:	3b30      	subs	r3, #48	; 0x30
 8025aa6:	4628      	mov	r0, r5
 8025aa8:	f7ff fef2 	bl	8025890 <__multadd>
 8025aac:	1c74      	adds	r4, r6, #1
 8025aae:	42bc      	cmp	r4, r7
 8025ab0:	4601      	mov	r1, r0
 8025ab2:	d1ec      	bne.n	8025a8e <__s2b+0x106>
 8025ab4:	4608      	mov	r0, r1
 8025ab6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025aba:	f109 090a 	add.w	r9, r9, #10
 8025abe:	f04f 0809 	mov.w	r8, #9
 8025ac2:	e7c3      	b.n	8025a4c <__s2b+0xc4>
 8025ac4:	2100      	movs	r1, #0
 8025ac6:	e779      	b.n	80259bc <__s2b+0x34>

08025ac8 <__hi0bits>:
 8025ac8:	0c02      	lsrs	r2, r0, #16
 8025aca:	4603      	mov	r3, r0
 8025acc:	d116      	bne.n	8025afc <__hi0bits+0x34>
 8025ace:	0403      	lsls	r3, r0, #16
 8025ad0:	2010      	movs	r0, #16
 8025ad2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8025ad6:	d101      	bne.n	8025adc <__hi0bits+0x14>
 8025ad8:	3008      	adds	r0, #8
 8025ada:	021b      	lsls	r3, r3, #8
 8025adc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8025ae0:	d101      	bne.n	8025ae6 <__hi0bits+0x1e>
 8025ae2:	3004      	adds	r0, #4
 8025ae4:	011b      	lsls	r3, r3, #4
 8025ae6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8025aea:	d101      	bne.n	8025af0 <__hi0bits+0x28>
 8025aec:	3002      	adds	r0, #2
 8025aee:	009b      	lsls	r3, r3, #2
 8025af0:	2b00      	cmp	r3, #0
 8025af2:	db02      	blt.n	8025afa <__hi0bits+0x32>
 8025af4:	005b      	lsls	r3, r3, #1
 8025af6:	d403      	bmi.n	8025b00 <__hi0bits+0x38>
 8025af8:	2020      	movs	r0, #32
 8025afa:	4770      	bx	lr
 8025afc:	2000      	movs	r0, #0
 8025afe:	e7e8      	b.n	8025ad2 <__hi0bits+0xa>
 8025b00:	3001      	adds	r0, #1
 8025b02:	4770      	bx	lr

08025b04 <__lo0bits>:
 8025b04:	6803      	ldr	r3, [r0, #0]
 8025b06:	4602      	mov	r2, r0
 8025b08:	f013 0007 	ands.w	r0, r3, #7
 8025b0c:	d007      	beq.n	8025b1e <__lo0bits+0x1a>
 8025b0e:	07d9      	lsls	r1, r3, #31
 8025b10:	d41f      	bmi.n	8025b52 <__lo0bits+0x4e>
 8025b12:	0798      	lsls	r0, r3, #30
 8025b14:	d41f      	bmi.n	8025b56 <__lo0bits+0x52>
 8025b16:	0898      	lsrs	r0, r3, #2
 8025b18:	6010      	str	r0, [r2, #0]
 8025b1a:	2002      	movs	r0, #2
 8025b1c:	4770      	bx	lr
 8025b1e:	b299      	uxth	r1, r3
 8025b20:	b909      	cbnz	r1, 8025b26 <__lo0bits+0x22>
 8025b22:	0c1b      	lsrs	r3, r3, #16
 8025b24:	2010      	movs	r0, #16
 8025b26:	f013 0fff 	tst.w	r3, #255	; 0xff
 8025b2a:	d101      	bne.n	8025b30 <__lo0bits+0x2c>
 8025b2c:	3008      	adds	r0, #8
 8025b2e:	0a1b      	lsrs	r3, r3, #8
 8025b30:	0719      	lsls	r1, r3, #28
 8025b32:	d101      	bne.n	8025b38 <__lo0bits+0x34>
 8025b34:	3004      	adds	r0, #4
 8025b36:	091b      	lsrs	r3, r3, #4
 8025b38:	0799      	lsls	r1, r3, #30
 8025b3a:	d101      	bne.n	8025b40 <__lo0bits+0x3c>
 8025b3c:	3002      	adds	r0, #2
 8025b3e:	089b      	lsrs	r3, r3, #2
 8025b40:	07d9      	lsls	r1, r3, #31
 8025b42:	d404      	bmi.n	8025b4e <__lo0bits+0x4a>
 8025b44:	085b      	lsrs	r3, r3, #1
 8025b46:	d101      	bne.n	8025b4c <__lo0bits+0x48>
 8025b48:	2020      	movs	r0, #32
 8025b4a:	4770      	bx	lr
 8025b4c:	3001      	adds	r0, #1
 8025b4e:	6013      	str	r3, [r2, #0]
 8025b50:	4770      	bx	lr
 8025b52:	2000      	movs	r0, #0
 8025b54:	4770      	bx	lr
 8025b56:	0859      	lsrs	r1, r3, #1
 8025b58:	6011      	str	r1, [r2, #0]
 8025b5a:	2001      	movs	r0, #1
 8025b5c:	4770      	bx	lr
 8025b5e:	bf00      	nop

08025b60 <__i2b>:
 8025b60:	b510      	push	{r4, lr}
 8025b62:	460c      	mov	r4, r1
 8025b64:	2101      	movs	r1, #1
 8025b66:	f7ff fe63 	bl	8025830 <_Balloc>
 8025b6a:	2201      	movs	r2, #1
 8025b6c:	6144      	str	r4, [r0, #20]
 8025b6e:	6102      	str	r2, [r0, #16]
 8025b70:	bd10      	pop	{r4, pc}
 8025b72:	bf00      	nop

08025b74 <__multiply>:
 8025b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025b78:	690c      	ldr	r4, [r1, #16]
 8025b7a:	6917      	ldr	r7, [r2, #16]
 8025b7c:	42bc      	cmp	r4, r7
 8025b7e:	b085      	sub	sp, #20
 8025b80:	460e      	mov	r6, r1
 8025b82:	4690      	mov	r8, r2
 8025b84:	da04      	bge.n	8025b90 <__multiply+0x1c>
 8025b86:	4622      	mov	r2, r4
 8025b88:	4646      	mov	r6, r8
 8025b8a:	463c      	mov	r4, r7
 8025b8c:	4688      	mov	r8, r1
 8025b8e:	4617      	mov	r7, r2
 8025b90:	68b3      	ldr	r3, [r6, #8]
 8025b92:	6871      	ldr	r1, [r6, #4]
 8025b94:	19e2      	adds	r2, r4, r7
 8025b96:	429a      	cmp	r2, r3
 8025b98:	bfc8      	it	gt
 8025b9a:	3101      	addgt	r1, #1
 8025b9c:	9201      	str	r2, [sp, #4]
 8025b9e:	f7ff fe47 	bl	8025830 <_Balloc>
 8025ba2:	9901      	ldr	r1, [sp, #4]
 8025ba4:	9003      	str	r0, [sp, #12]
 8025ba6:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8025baa:	3314      	adds	r3, #20
 8025bac:	3014      	adds	r0, #20
 8025bae:	4298      	cmp	r0, r3
 8025bb0:	9302      	str	r3, [sp, #8]
 8025bb2:	d21a      	bcs.n	8025bea <__multiply+0x76>
 8025bb4:	9902      	ldr	r1, [sp, #8]
 8025bb6:	9b03      	ldr	r3, [sp, #12]
 8025bb8:	43c2      	mvns	r2, r0
 8025bba:	188a      	adds	r2, r1, r2
 8025bbc:	9902      	ldr	r1, [sp, #8]
 8025bbe:	3318      	adds	r3, #24
 8025bc0:	2500      	movs	r5, #0
 8025bc2:	4299      	cmp	r1, r3
 8025bc4:	6005      	str	r5, [r0, #0]
 8025bc6:	f3c2 0080 	ubfx	r0, r2, #2, #1
 8025bca:	d90e      	bls.n	8025bea <__multiply+0x76>
 8025bcc:	b128      	cbz	r0, 8025bda <__multiply+0x66>
 8025bce:	601d      	str	r5, [r3, #0]
 8025bd0:	9b03      	ldr	r3, [sp, #12]
 8025bd2:	9a02      	ldr	r2, [sp, #8]
 8025bd4:	331c      	adds	r3, #28
 8025bd6:	429a      	cmp	r2, r3
 8025bd8:	d907      	bls.n	8025bea <__multiply+0x76>
 8025bda:	9802      	ldr	r0, [sp, #8]
 8025bdc:	4619      	mov	r1, r3
 8025bde:	f841 5b04 	str.w	r5, [r1], #4
 8025be2:	605d      	str	r5, [r3, #4]
 8025be4:	1d0b      	adds	r3, r1, #4
 8025be6:	4298      	cmp	r0, r3
 8025be8:	d8f8      	bhi.n	8025bdc <__multiply+0x68>
 8025bea:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 8025bee:	3314      	adds	r3, #20
 8025bf0:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8025bf4:	f108 0714 	add.w	r7, r8, #20
 8025bf8:	3414      	adds	r4, #20
 8025bfa:	429f      	cmp	r7, r3
 8025bfc:	9300      	str	r3, [sp, #0]
 8025bfe:	f106 0c14 	add.w	ip, r6, #20
 8025c02:	f080 80f8 	bcs.w	8025df6 <__multiply+0x282>
 8025c06:	9803      	ldr	r0, [sp, #12]
 8025c08:	3018      	adds	r0, #24
 8025c0a:	f857 3b04 	ldr.w	r3, [r7], #4
 8025c0e:	b29a      	uxth	r2, r3
 8025c10:	2a00      	cmp	r2, #0
 8025c12:	d06e      	beq.n	8025cf2 <__multiply+0x17e>
 8025c14:	4661      	mov	r1, ip
 8025c16:	f850 5c04 	ldr.w	r5, [r0, #-4]
 8025c1a:	f851 6b04 	ldr.w	r6, [r1], #4
 8025c1e:	b2ab      	uxth	r3, r5
 8025c20:	fa1f f886 	uxth.w	r8, r6
 8025c24:	0c2d      	lsrs	r5, r5, #16
 8025c26:	0c36      	lsrs	r6, r6, #16
 8025c28:	fb02 3308 	mla	r3, r2, r8, r3
 8025c2c:	fb02 5606 	mla	r6, r2, r6, r5
 8025c30:	eb06 4613 	add.w	r6, r6, r3, lsr #16
 8025c34:	ea6f 050c 	mvn.w	r5, ip
 8025c38:	b29b      	uxth	r3, r3
 8025c3a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8025c3e:	1965      	adds	r5, r4, r5
 8025c40:	0c36      	lsrs	r6, r6, #16
 8025c42:	428c      	cmp	r4, r1
 8025c44:	f840 3c04 	str.w	r3, [r0, #-4]
 8025c48:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8025c4c:	4603      	mov	r3, r0
 8025c4e:	d94d      	bls.n	8025cec <__multiply+0x178>
 8025c50:	b1cd      	cbz	r5, 8025c86 <__multiply+0x112>
 8025c52:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8025c56:	6803      	ldr	r3, [r0, #0]
 8025c58:	fa1f f985 	uxth.w	r9, r5
 8025c5c:	fa1f f883 	uxth.w	r8, r3
 8025c60:	0c2d      	lsrs	r5, r5, #16
 8025c62:	0c1b      	lsrs	r3, r3, #16
 8025c64:	fb02 8809 	mla	r8, r2, r9, r8
 8025c68:	4446      	add	r6, r8
 8025c6a:	fb02 3505 	mla	r5, r2, r5, r3
 8025c6e:	eb05 4516 	add.w	r5, r5, r6, lsr #16
 8025c72:	4603      	mov	r3, r0
 8025c74:	b2b6      	uxth	r6, r6
 8025c76:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 8025c7a:	3104      	adds	r1, #4
 8025c7c:	f843 6b04 	str.w	r6, [r3], #4
 8025c80:	0c2e      	lsrs	r6, r5, #16
 8025c82:	428c      	cmp	r4, r1
 8025c84:	d932      	bls.n	8025cec <__multiply+0x178>
 8025c86:	460d      	mov	r5, r1
 8025c88:	f8d3 e000 	ldr.w	lr, [r3]
 8025c8c:	f855 9b04 	ldr.w	r9, [r5], #4
 8025c90:	fa1f fa8e 	uxth.w	sl, lr
 8025c94:	fa1f fb89 	uxth.w	fp, r9
 8025c98:	fb02 aa0b 	mla	sl, r2, fp, sl
 8025c9c:	ea4f 4919 	mov.w	r9, r9, lsr #16
 8025ca0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8025ca4:	4456      	add	r6, sl
 8025ca6:	fb02 8e09 	mla	lr, r2, r9, r8
 8025caa:	eb0e 4916 	add.w	r9, lr, r6, lsr #16
 8025cae:	4698      	mov	r8, r3
 8025cb0:	b2b6      	uxth	r6, r6
 8025cb2:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 8025cb6:	f848 6b04 	str.w	r6, [r8], #4
 8025cba:	684e      	ldr	r6, [r1, #4]
 8025cbc:	685b      	ldr	r3, [r3, #4]
 8025cbe:	fa1f fa86 	uxth.w	sl, r6
 8025cc2:	b299      	uxth	r1, r3
 8025cc4:	0c36      	lsrs	r6, r6, #16
 8025cc6:	0c1b      	lsrs	r3, r3, #16
 8025cc8:	fb02 110a 	mla	r1, r2, sl, r1
 8025ccc:	eb01 4119 	add.w	r1, r1, r9, lsr #16
 8025cd0:	fb02 3606 	mla	r6, r2, r6, r3
 8025cd4:	eb06 4611 	add.w	r6, r6, r1, lsr #16
 8025cd8:	b289      	uxth	r1, r1
 8025cda:	4643      	mov	r3, r8
 8025cdc:	ea41 4806 	orr.w	r8, r1, r6, lsl #16
 8025ce0:	1d29      	adds	r1, r5, #4
 8025ce2:	0c36      	lsrs	r6, r6, #16
 8025ce4:	428c      	cmp	r4, r1
 8025ce6:	f843 8b04 	str.w	r8, [r3], #4
 8025cea:	d8cc      	bhi.n	8025c86 <__multiply+0x112>
 8025cec:	601e      	str	r6, [r3, #0]
 8025cee:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8025cf2:	0c1a      	lsrs	r2, r3, #16
 8025cf4:	d07a      	beq.n	8025dec <__multiply+0x278>
 8025cf6:	f850 6c04 	ldr.w	r6, [r0, #-4]
 8025cfa:	f8bc 5000 	ldrh.w	r5, [ip]
 8025cfe:	0c31      	lsrs	r1, r6, #16
 8025d00:	fb02 1505 	mla	r5, r2, r5, r1
 8025d04:	b2b3      	uxth	r3, r6
 8025d06:	ea43 4605 	orr.w	r6, r3, r5, lsl #16
 8025d0a:	46e1      	mov	r9, ip
 8025d0c:	4603      	mov	r3, r0
 8025d0e:	f840 6c04 	str.w	r6, [r0, #-4]
 8025d12:	f859 1b04 	ldr.w	r1, [r9], #4
 8025d16:	f853 6b04 	ldr.w	r6, [r3], #4
 8025d1a:	0c09      	lsrs	r1, r1, #16
 8025d1c:	fa1f fa86 	uxth.w	sl, r6
 8025d20:	fb02 a101 	mla	r1, r2, r1, sl
 8025d24:	ea6f 0e0c 	mvn.w	lr, ip
 8025d28:	eb04 080e 	add.w	r8, r4, lr
 8025d2c:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 8025d30:	454c      	cmp	r4, r9
 8025d32:	f3c8 0a80 	ubfx	sl, r8, #2, #1
 8025d36:	4605      	mov	r5, r0
 8025d38:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8025d3c:	d955      	bls.n	8025dea <__multiply+0x276>
 8025d3e:	f1ba 0f00 	cmp.w	sl, #0
 8025d42:	d01b      	beq.n	8025d7c <__multiply+0x208>
 8025d44:	f8bc 5004 	ldrh.w	r5, [ip, #4]
 8025d48:	0c36      	lsrs	r6, r6, #16
 8025d4a:	fb02 6505 	mla	r5, r2, r5, r6
 8025d4e:	eb05 0e08 	add.w	lr, r5, r8
 8025d52:	b289      	uxth	r1, r1
 8025d54:	ea41 460e 	orr.w	r6, r1, lr, lsl #16
 8025d58:	f843 6c04 	str.w	r6, [r3, #-4]
 8025d5c:	f859 1b04 	ldr.w	r1, [r9], #4
 8025d60:	461d      	mov	r5, r3
 8025d62:	f853 6b04 	ldr.w	r6, [r3], #4
 8025d66:	0c09      	lsrs	r1, r1, #16
 8025d68:	fa1f fa86 	uxth.w	sl, r6
 8025d6c:	fb02 a101 	mla	r1, r2, r1, sl
 8025d70:	eb01 411e 	add.w	r1, r1, lr, lsr #16
 8025d74:	454c      	cmp	r4, r9
 8025d76:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8025d7a:	d936      	bls.n	8025dea <__multiply+0x276>
 8025d7c:	f8b9 b000 	ldrh.w	fp, [r9]
 8025d80:	0c35      	lsrs	r5, r6, #16
 8025d82:	fb02 5a0b 	mla	sl, r2, fp, r5
 8025d86:	44c2      	add	sl, r8
 8025d88:	b289      	uxth	r1, r1
 8025d8a:	461d      	mov	r5, r3
 8025d8c:	464e      	mov	r6, r9
 8025d8e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8025d92:	f843 1c04 	str.w	r1, [r3, #-4]
 8025d96:	f856 eb04 	ldr.w	lr, [r6], #4
 8025d9a:	f855 1b04 	ldr.w	r1, [r5], #4
 8025d9e:	f8d9 8004 	ldr.w	r8, [r9, #4]
 8025da2:	fa1f fb81 	uxth.w	fp, r1
 8025da6:	ea4f 491e 	mov.w	r9, lr, lsr #16
 8025daa:	0c09      	lsrs	r1, r1, #16
 8025dac:	fb02 be09 	mla	lr, r2, r9, fp
 8025db0:	fa1f f888 	uxth.w	r8, r8
 8025db4:	eb0e 491a 	add.w	r9, lr, sl, lsr #16
 8025db8:	fb02 1e08 	mla	lr, r2, r8, r1
 8025dbc:	eb0e 4819 	add.w	r8, lr, r9, lsr #16
 8025dc0:	fa1f f189 	uxth.w	r1, r9
 8025dc4:	46b1      	mov	r9, r6
 8025dc6:	ea41 4608 	orr.w	r6, r1, r8, lsl #16
 8025dca:	f845 6c04 	str.w	r6, [r5, #-4]
 8025dce:	f859 1b04 	ldr.w	r1, [r9], #4
 8025dd2:	685e      	ldr	r6, [r3, #4]
 8025dd4:	0c09      	lsrs	r1, r1, #16
 8025dd6:	b2b3      	uxth	r3, r6
 8025dd8:	fb02 3301 	mla	r3, r2, r1, r3
 8025ddc:	eb03 4118 	add.w	r1, r3, r8, lsr #16
 8025de0:	1d2b      	adds	r3, r5, #4
 8025de2:	454c      	cmp	r4, r9
 8025de4:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8025de8:	d8c8      	bhi.n	8025d7c <__multiply+0x208>
 8025dea:	6029      	str	r1, [r5, #0]
 8025dec:	9a00      	ldr	r2, [sp, #0]
 8025dee:	3004      	adds	r0, #4
 8025df0:	42ba      	cmp	r2, r7
 8025df2:	f63f af0a 	bhi.w	8025c0a <__multiply+0x96>
 8025df6:	9901      	ldr	r1, [sp, #4]
 8025df8:	2900      	cmp	r1, #0
 8025dfa:	dd1a      	ble.n	8025e32 <__multiply+0x2be>
 8025dfc:	9b02      	ldr	r3, [sp, #8]
 8025dfe:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8025e02:	3b04      	subs	r3, #4
 8025e04:	b9a8      	cbnz	r0, 8025e32 <__multiply+0x2be>
 8025e06:	9901      	ldr	r1, [sp, #4]
 8025e08:	1e4a      	subs	r2, r1, #1
 8025e0a:	07d0      	lsls	r0, r2, #31
 8025e0c:	d517      	bpl.n	8025e3e <__multiply+0x2ca>
 8025e0e:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8025e12:	9201      	str	r2, [sp, #4]
 8025e14:	b968      	cbnz	r0, 8025e32 <__multiply+0x2be>
 8025e16:	9a01      	ldr	r2, [sp, #4]
 8025e18:	e008      	b.n	8025e2c <__multiply+0x2b8>
 8025e1a:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8025e1e:	3b04      	subs	r3, #4
 8025e20:	b931      	cbnz	r1, 8025e30 <__multiply+0x2bc>
 8025e22:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8025e26:	3a01      	subs	r2, #1
 8025e28:	3b04      	subs	r3, #4
 8025e2a:	b908      	cbnz	r0, 8025e30 <__multiply+0x2bc>
 8025e2c:	3a01      	subs	r2, #1
 8025e2e:	d1f4      	bne.n	8025e1a <__multiply+0x2a6>
 8025e30:	9201      	str	r2, [sp, #4]
 8025e32:	9901      	ldr	r1, [sp, #4]
 8025e34:	9803      	ldr	r0, [sp, #12]
 8025e36:	6101      	str	r1, [r0, #16]
 8025e38:	b005      	add	sp, #20
 8025e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025e3e:	460a      	mov	r2, r1
 8025e40:	e7f4      	b.n	8025e2c <__multiply+0x2b8>
 8025e42:	bf00      	nop

08025e44 <__pow5mult>:
 8025e44:	f012 0303 	ands.w	r3, r2, #3
 8025e48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8025e4c:	4614      	mov	r4, r2
 8025e4e:	4680      	mov	r8, r0
 8025e50:	460f      	mov	r7, r1
 8025e52:	d12b      	bne.n	8025eac <__pow5mult+0x68>
 8025e54:	10a4      	asrs	r4, r4, #2
 8025e56:	d01b      	beq.n	8025e90 <__pow5mult+0x4c>
 8025e58:	f8d8 6048 	ldr.w	r6, [r8, #72]	; 0x48
 8025e5c:	b92e      	cbnz	r6, 8025e6a <__pow5mult+0x26>
 8025e5e:	e02e      	b.n	8025ebe <__pow5mult+0x7a>
 8025e60:	1064      	asrs	r4, r4, #1
 8025e62:	d015      	beq.n	8025e90 <__pow5mult+0x4c>
 8025e64:	6835      	ldr	r5, [r6, #0]
 8025e66:	b1b5      	cbz	r5, 8025e96 <__pow5mult+0x52>
 8025e68:	462e      	mov	r6, r5
 8025e6a:	07e3      	lsls	r3, r4, #31
 8025e6c:	d5f8      	bpl.n	8025e60 <__pow5mult+0x1c>
 8025e6e:	4639      	mov	r1, r7
 8025e70:	4632      	mov	r2, r6
 8025e72:	4640      	mov	r0, r8
 8025e74:	f7ff fe7e 	bl	8025b74 <__multiply>
 8025e78:	b1b7      	cbz	r7, 8025ea8 <__pow5mult+0x64>
 8025e7a:	687a      	ldr	r2, [r7, #4]
 8025e7c:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8025e80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8025e84:	1064      	asrs	r4, r4, #1
 8025e86:	6039      	str	r1, [r7, #0]
 8025e88:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 8025e8c:	4607      	mov	r7, r0
 8025e8e:	d1e9      	bne.n	8025e64 <__pow5mult+0x20>
 8025e90:	4638      	mov	r0, r7
 8025e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8025e96:	4631      	mov	r1, r6
 8025e98:	4632      	mov	r2, r6
 8025e9a:	4640      	mov	r0, r8
 8025e9c:	f7ff fe6a 	bl	8025b74 <__multiply>
 8025ea0:	6030      	str	r0, [r6, #0]
 8025ea2:	6005      	str	r5, [r0, #0]
 8025ea4:	4606      	mov	r6, r0
 8025ea6:	e7e0      	b.n	8025e6a <__pow5mult+0x26>
 8025ea8:	4607      	mov	r7, r0
 8025eaa:	e7d9      	b.n	8025e60 <__pow5mult+0x1c>
 8025eac:	1e5d      	subs	r5, r3, #1
 8025eae:	4a09      	ldr	r2, [pc, #36]	; (8025ed4 <__pow5mult+0x90>)
 8025eb0:	2300      	movs	r3, #0
 8025eb2:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8025eb6:	f7ff fceb 	bl	8025890 <__multadd>
 8025eba:	4607      	mov	r7, r0
 8025ebc:	e7ca      	b.n	8025e54 <__pow5mult+0x10>
 8025ebe:	4640      	mov	r0, r8
 8025ec0:	f240 2171 	movw	r1, #625	; 0x271
 8025ec4:	f7ff fe4c 	bl	8025b60 <__i2b>
 8025ec8:	4606      	mov	r6, r0
 8025eca:	f8c8 0048 	str.w	r0, [r8, #72]	; 0x48
 8025ece:	2000      	movs	r0, #0
 8025ed0:	6030      	str	r0, [r6, #0]
 8025ed2:	e7ca      	b.n	8025e6a <__pow5mult+0x26>
 8025ed4:	08028258 	.word	0x08028258

08025ed8 <__lshift>:
 8025ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025edc:	4617      	mov	r7, r2
 8025ede:	690a      	ldr	r2, [r1, #16]
 8025ee0:	688b      	ldr	r3, [r1, #8]
 8025ee2:	117e      	asrs	r6, r7, #5
 8025ee4:	b083      	sub	sp, #12
 8025ee6:	18b4      	adds	r4, r6, r2
 8025ee8:	9401      	str	r4, [sp, #4]
 8025eea:	3401      	adds	r4, #1
 8025eec:	429c      	cmp	r4, r3
 8025eee:	460d      	mov	r5, r1
 8025ef0:	4680      	mov	r8, r0
 8025ef2:	6849      	ldr	r1, [r1, #4]
 8025ef4:	dd03      	ble.n	8025efe <__lshift+0x26>
 8025ef6:	005b      	lsls	r3, r3, #1
 8025ef8:	3101      	adds	r1, #1
 8025efa:	429c      	cmp	r4, r3
 8025efc:	dcfb      	bgt.n	8025ef6 <__lshift+0x1e>
 8025efe:	4640      	mov	r0, r8
 8025f00:	f7ff fc96 	bl	8025830 <_Balloc>
 8025f04:	2e00      	cmp	r6, #0
 8025f06:	f100 0114 	add.w	r1, r0, #20
 8025f0a:	dd1f      	ble.n	8025f4c <__lshift+0x74>
 8025f0c:	2301      	movs	r3, #1
 8025f0e:	1e72      	subs	r2, r6, #1
 8025f10:	f04f 0c00 	mov.w	ip, #0
 8025f14:	42b3      	cmp	r3, r6
 8025f16:	f8c1 c000 	str.w	ip, [r1]
 8025f1a:	ea02 0103 	and.w	r1, r2, r3
 8025f1e:	f100 0218 	add.w	r2, r0, #24
 8025f22:	d010      	beq.n	8025f46 <__lshift+0x6e>
 8025f24:	b131      	cbz	r1, 8025f34 <__lshift+0x5c>
 8025f26:	2302      	movs	r3, #2
 8025f28:	42b3      	cmp	r3, r6
 8025f2a:	f8c2 c000 	str.w	ip, [r2]
 8025f2e:	f100 021c 	add.w	r2, r0, #28
 8025f32:	d008      	beq.n	8025f46 <__lshift+0x6e>
 8025f34:	4611      	mov	r1, r2
 8025f36:	3302      	adds	r3, #2
 8025f38:	f841 cb04 	str.w	ip, [r1], #4
 8025f3c:	f8c2 c004 	str.w	ip, [r2, #4]
 8025f40:	1d0a      	adds	r2, r1, #4
 8025f42:	42b3      	cmp	r3, r6
 8025f44:	d1f6      	bne.n	8025f34 <__lshift+0x5c>
 8025f46:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8025f4a:	3114      	adds	r1, #20
 8025f4c:	692e      	ldr	r6, [r5, #16]
 8025f4e:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8025f52:	3614      	adds	r6, #20
 8025f54:	f017 071f 	ands.w	r7, r7, #31
 8025f58:	f105 0e14 	add.w	lr, r5, #20
 8025f5c:	9700      	str	r7, [sp, #0]
 8025f5e:	d05b      	beq.n	8026018 <__lshift+0x140>
 8025f60:	f8de 2000 	ldr.w	r2, [lr]
 8025f64:	fa02 f207 	lsl.w	r2, r2, r7
 8025f68:	f105 0318 	add.w	r3, r5, #24
 8025f6c:	f841 2b04 	str.w	r2, [r1], #4
 8025f70:	ea6f 090e 	mvn.w	r9, lr
 8025f74:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8025f78:	eb06 0a09 	add.w	sl, r6, r9
 8025f7c:	f1c7 0e20 	rsb	lr, r7, #32
 8025f80:	429e      	cmp	r6, r3
 8025f82:	f3ca 0a80 	ubfx	sl, sl, #2, #1
 8025f86:	fa22 f90e 	lsr.w	r9, r2, lr
 8025f8a:	d931      	bls.n	8025ff0 <__lshift+0x118>
 8025f8c:	f1ba 0f00 	cmp.w	sl, #0
 8025f90:	d00f      	beq.n	8025fb2 <__lshift+0xda>
 8025f92:	681f      	ldr	r7, [r3, #0]
 8025f94:	9b00      	ldr	r3, [sp, #0]
 8025f96:	fa07 f703 	lsl.w	r7, r7, r3
 8025f9a:	ea49 0207 	orr.w	r2, r9, r7
 8025f9e:	f105 031c 	add.w	r3, r5, #28
 8025fa2:	f841 2b04 	str.w	r2, [r1], #4
 8025fa6:	f853 7c04 	ldr.w	r7, [r3, #-4]
 8025faa:	429e      	cmp	r6, r3
 8025fac:	fa27 f90e 	lsr.w	r9, r7, lr
 8025fb0:	d91e      	bls.n	8025ff0 <__lshift+0x118>
 8025fb2:	681a      	ldr	r2, [r3, #0]
 8025fb4:	f8dd b000 	ldr.w	fp, [sp]
 8025fb8:	460f      	mov	r7, r1
 8025fba:	fa02 fc0b 	lsl.w	ip, r2, fp
 8025fbe:	ea49 090c 	orr.w	r9, r9, ip
 8025fc2:	f847 9b04 	str.w	r9, [r7], #4
 8025fc6:	461a      	mov	r2, r3
 8025fc8:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8025fcc:	f852 3b04 	ldr.w	r3, [r2], #4
 8025fd0:	fa0a fc0b 	lsl.w	ip, sl, fp
 8025fd4:	fa23 fb0e 	lsr.w	fp, r3, lr
 8025fd8:	ea4b 0a0c 	orr.w	sl, fp, ip
 8025fdc:	4613      	mov	r3, r2
 8025fde:	f8c1 a004 	str.w	sl, [r1, #4]
 8025fe2:	f853 9b04 	ldr.w	r9, [r3], #4
 8025fe6:	1d39      	adds	r1, r7, #4
 8025fe8:	429e      	cmp	r6, r3
 8025fea:	fa29 f90e 	lsr.w	r9, r9, lr
 8025fee:	d8e0      	bhi.n	8025fb2 <__lshift+0xda>
 8025ff0:	f8c1 9000 	str.w	r9, [r1]
 8025ff4:	f1b9 0f00 	cmp.w	r9, #0
 8025ff8:	d001      	beq.n	8025ffe <__lshift+0x126>
 8025ffa:	9c01      	ldr	r4, [sp, #4]
 8025ffc:	3402      	adds	r4, #2
 8025ffe:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8026002:	686a      	ldr	r2, [r5, #4]
 8026004:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8026008:	3c01      	subs	r4, #1
 802600a:	6104      	str	r4, [r0, #16]
 802600c:	6029      	str	r1, [r5, #0]
 802600e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8026012:	b003      	add	sp, #12
 8026014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026018:	ea6f 030e 	mvn.w	r3, lr
 802601c:	f8de 7000 	ldr.w	r7, [lr]
 8026020:	f105 0218 	add.w	r2, r5, #24
 8026024:	18f3      	adds	r3, r6, r3
 8026026:	4296      	cmp	r6, r2
 8026028:	f841 7b04 	str.w	r7, [r1], #4
 802602c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8026030:	d9e5      	bls.n	8025ffe <__lshift+0x126>
 8026032:	b133      	cbz	r3, 8026042 <__lshift+0x16a>
 8026034:	6813      	ldr	r3, [r2, #0]
 8026036:	f105 021c 	add.w	r2, r5, #28
 802603a:	4296      	cmp	r6, r2
 802603c:	f841 3b04 	str.w	r3, [r1], #4
 8026040:	d9dd      	bls.n	8025ffe <__lshift+0x126>
 8026042:	4694      	mov	ip, r2
 8026044:	460f      	mov	r7, r1
 8026046:	f85c 3b04 	ldr.w	r3, [ip], #4
 802604a:	f847 3b04 	str.w	r3, [r7], #4
 802604e:	6853      	ldr	r3, [r2, #4]
 8026050:	f10c 0204 	add.w	r2, ip, #4
 8026054:	604b      	str	r3, [r1, #4]
 8026056:	1d39      	adds	r1, r7, #4
 8026058:	4296      	cmp	r6, r2
 802605a:	d8f2      	bhi.n	8026042 <__lshift+0x16a>
 802605c:	e7cf      	b.n	8025ffe <__lshift+0x126>
 802605e:	bf00      	nop

08026060 <__mcmp>:
 8026060:	b4f0      	push	{r4, r5, r6, r7}
 8026062:	690b      	ldr	r3, [r1, #16]
 8026064:	4605      	mov	r5, r0
 8026066:	6900      	ldr	r0, [r0, #16]
 8026068:	1ac0      	subs	r0, r0, r3
 802606a:	d124      	bne.n	80260b6 <__mcmp+0x56>
 802606c:	1d1a      	adds	r2, r3, #4
 802606e:	0094      	lsls	r4, r2, #2
 8026070:	192b      	adds	r3, r5, r4
 8026072:	1d1e      	adds	r6, r3, #4
 8026074:	1909      	adds	r1, r1, r4
 8026076:	3514      	adds	r5, #20
 8026078:	f856 4c04 	ldr.w	r4, [r6, #-4]
 802607c:	680a      	ldr	r2, [r1, #0]
 802607e:	43ef      	mvns	r7, r5
 8026080:	19be      	adds	r6, r7, r6
 8026082:	4294      	cmp	r4, r2
 8026084:	f3c6 0680 	ubfx	r6, r6, #2, #1
 8026088:	d110      	bne.n	80260ac <__mcmp+0x4c>
 802608a:	429d      	cmp	r5, r3
 802608c:	d213      	bcs.n	80260b6 <__mcmp+0x56>
 802608e:	b13e      	cbz	r6, 80260a0 <__mcmp+0x40>
 8026090:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8026094:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8026098:	4294      	cmp	r4, r2
 802609a:	d107      	bne.n	80260ac <__mcmp+0x4c>
 802609c:	429d      	cmp	r5, r3
 802609e:	d20a      	bcs.n	80260b6 <__mcmp+0x56>
 80260a0:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80260a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80260a8:	4294      	cmp	r4, r2
 80260aa:	d0f1      	beq.n	8026090 <__mcmp+0x30>
 80260ac:	42a2      	cmp	r2, r4
 80260ae:	bf94      	ite	ls
 80260b0:	2001      	movls	r0, #1
 80260b2:	f04f 30ff 	movhi.w	r0, #4294967295
 80260b6:	bcf0      	pop	{r4, r5, r6, r7}
 80260b8:	4770      	bx	lr
 80260ba:	bf00      	nop

080260bc <__mdiff>:
 80260bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80260c0:	460f      	mov	r7, r1
 80260c2:	4605      	mov	r5, r0
 80260c4:	4611      	mov	r1, r2
 80260c6:	4638      	mov	r0, r7
 80260c8:	4693      	mov	fp, r2
 80260ca:	f7ff ffc9 	bl	8026060 <__mcmp>
 80260ce:	1e04      	subs	r4, r0, #0
 80260d0:	f000 80f1 	beq.w	80262b6 <__mdiff+0x1fa>
 80260d4:	f2c0 80ea 	blt.w	80262ac <__mdiff+0x1f0>
 80260d8:	2400      	movs	r4, #0
 80260da:	4628      	mov	r0, r5
 80260dc:	6879      	ldr	r1, [r7, #4]
 80260de:	f7ff fba7 	bl	8025830 <_Balloc>
 80260e2:	f8db 6014 	ldr.w	r6, [fp, #20]
 80260e6:	697a      	ldr	r2, [r7, #20]
 80260e8:	f8db 5010 	ldr.w	r5, [fp, #16]
 80260ec:	60c4      	str	r4, [r0, #12]
 80260ee:	fa1f fc82 	uxth.w	ip, r2
 80260f2:	ea4f 4a16 	mov.w	sl, r6, lsr #16
 80260f6:	b2b4      	uxth	r4, r6
 80260f8:	ebc4 060c 	rsb	r6, r4, ip
 80260fc:	693b      	ldr	r3, [r7, #16]
 80260fe:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8026102:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8026106:	f10b 0114 	add.w	r1, fp, #20
 802610a:	eb02 4a26 	add.w	sl, r2, r6, asr #16
 802610e:	f105 0814 	add.w	r8, r5, #20
 8026112:	43c9      	mvns	r1, r1
 8026114:	b2b4      	uxth	r4, r6
 8026116:	f10b 0618 	add.w	r6, fp, #24
 802611a:	eb08 0201 	add.w	r2, r8, r1
 802611e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8026122:	eb07 0983 	add.w	r9, r7, r3, lsl #2
 8026126:	f100 0518 	add.w	r5, r0, #24
 802612a:	45b0      	cmp	r8, r6
 802612c:	f3c2 0180 	ubfx	r1, r2, #2, #1
 8026130:	6144      	str	r4, [r0, #20]
 8026132:	f109 0914 	add.w	r9, r9, #20
 8026136:	f107 0c18 	add.w	ip, r7, #24
 802613a:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 802613e:	462a      	mov	r2, r5
 8026140:	d952      	bls.n	80261e8 <__mdiff+0x12c>
 8026142:	b1d9      	cbz	r1, 802617c <__mdiff+0xc0>
 8026144:	f8dc 2000 	ldr.w	r2, [ip]
 8026148:	6836      	ldr	r6, [r6, #0]
 802614a:	fa1a fe82 	uxtah	lr, sl, r2
 802614e:	0c31      	lsrs	r1, r6, #16
 8026150:	b2b4      	uxth	r4, r6
 8026152:	ebc4 060e 	rsb	r6, r4, lr
 8026156:	ebc1 4c12 	rsb	ip, r1, r2, lsr #16
 802615a:	eb0c 4a26 	add.w	sl, ip, r6, asr #16
 802615e:	b2b2      	uxth	r2, r6
 8026160:	ea42 440a 	orr.w	r4, r2, sl, lsl #16
 8026164:	f10b 061c 	add.w	r6, fp, #28
 8026168:	602c      	str	r4, [r5, #0]
 802616a:	45b0      	cmp	r8, r6
 802616c:	f100 051c 	add.w	r5, r0, #28
 8026170:	f107 0c1c 	add.w	ip, r7, #28
 8026174:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 8026178:	462a      	mov	r2, r5
 802617a:	d935      	bls.n	80261e8 <__mdiff+0x12c>
 802617c:	4662      	mov	r2, ip
 802617e:	4637      	mov	r7, r6
 8026180:	f852 1b04 	ldr.w	r1, [r2], #4
 8026184:	f857 4b04 	ldr.w	r4, [r7], #4
 8026188:	fa1a fe81 	uxtah	lr, sl, r1
 802618c:	fa1f fb84 	uxth.w	fp, r4
 8026190:	0c24      	lsrs	r4, r4, #16
 8026192:	ebcb 0a0e 	rsb	sl, fp, lr
 8026196:	ebc4 4111 	rsb	r1, r4, r1, lsr #16
 802619a:	eb01 442a 	add.w	r4, r1, sl, asr #16
 802619e:	fa1f fe8a 	uxth.w	lr, sl
 80261a2:	4629      	mov	r1, r5
 80261a4:	ea4e 4b04 	orr.w	fp, lr, r4, lsl #16
 80261a8:	f841 bb04 	str.w	fp, [r1], #4
 80261ac:	f8dc c004 	ldr.w	ip, [ip, #4]
 80261b0:	6876      	ldr	r6, [r6, #4]
 80261b2:	fa1f fa8c 	uxth.w	sl, ip
 80261b6:	eb0a 4424 	add.w	r4, sl, r4, asr #16
 80261ba:	fa1f fb86 	uxth.w	fp, r6
 80261be:	ea4f 4616 	mov.w	r6, r6, lsr #16
 80261c2:	ebcb 0404 	rsb	r4, fp, r4
 80261c6:	ebc6 4e1c 	rsb	lr, r6, ip, lsr #16
 80261ca:	eb0e 4a24 	add.w	sl, lr, r4, asr #16
 80261ce:	b2a6      	uxth	r6, r4
 80261d0:	ea46 440a 	orr.w	r4, r6, sl, lsl #16
 80261d4:	1d3e      	adds	r6, r7, #4
 80261d6:	606c      	str	r4, [r5, #4]
 80261d8:	1d0d      	adds	r5, r1, #4
 80261da:	45b0      	cmp	r8, r6
 80261dc:	f102 0c04 	add.w	ip, r2, #4
 80261e0:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 80261e4:	462a      	mov	r2, r5
 80261e6:	d8c9      	bhi.n	802617c <__mdiff+0xc0>
 80261e8:	45e1      	cmp	r9, ip
 80261ea:	d955      	bls.n	8026298 <__mdiff+0x1dc>
 80261ec:	4662      	mov	r2, ip
 80261ee:	ea6f 040c 	mvn.w	r4, ip
 80261f2:	f852 1b04 	ldr.w	r1, [r2], #4
 80261f6:	fa1a fe81 	uxtah	lr, sl, r1
 80261fa:	ea4f 4811 	mov.w	r8, r1, lsr #16
 80261fe:	eb08 482e 	add.w	r8, r8, lr, asr #16
 8026202:	fa1f fa8e 	uxth.w	sl, lr
 8026206:	4629      	mov	r1, r5
 8026208:	eb09 0604 	add.w	r6, r9, r4
 802620c:	4591      	cmp	r9, r2
 802620e:	ea4a 4408 	orr.w	r4, sl, r8, lsl #16
 8026212:	f841 4b04 	str.w	r4, [r1], #4
 8026216:	f3c6 0680 	ubfx	r6, r6, #2, #1
 802621a:	ea4f 4828 	mov.w	r8, r8, asr #16
 802621e:	d933      	bls.n	8026288 <__mdiff+0x1cc>
 8026220:	b186      	cbz	r6, 8026244 <__mdiff+0x188>
 8026222:	f852 4b04 	ldr.w	r4, [r2], #4
 8026226:	fa18 fe84 	uxtah	lr, r8, r4
 802622a:	0c26      	lsrs	r6, r4, #16
 802622c:	eb06 462e 	add.w	r6, r6, lr, asr #16
 8026230:	fa1f f88e 	uxth.w	r8, lr
 8026234:	ea48 4406 	orr.w	r4, r8, r6, lsl #16
 8026238:	4591      	cmp	r9, r2
 802623a:	f841 4b04 	str.w	r4, [r1], #4
 802623e:	ea4f 4826 	mov.w	r8, r6, asr #16
 8026242:	d921      	bls.n	8026288 <__mdiff+0x1cc>
 8026244:	4617      	mov	r7, r2
 8026246:	460e      	mov	r6, r1
 8026248:	f857 4b04 	ldr.w	r4, [r7], #4
 802624c:	fa18 fe84 	uxtah	lr, r8, r4
 8026250:	0c24      	lsrs	r4, r4, #16
 8026252:	eb04 442e 	add.w	r4, r4, lr, asr #16
 8026256:	fa1f f88e 	uxth.w	r8, lr
 802625a:	ea48 4e04 	orr.w	lr, r8, r4, lsl #16
 802625e:	f846 eb04 	str.w	lr, [r6], #4
 8026262:	6852      	ldr	r2, [r2, #4]
 8026264:	fa1f f882 	uxth.w	r8, r2
 8026268:	eb08 4424 	add.w	r4, r8, r4, asr #16
 802626c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8026270:	eb02 4e24 	add.w	lr, r2, r4, asr #16
 8026274:	b2a4      	uxth	r4, r4
 8026276:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 802627a:	1d3a      	adds	r2, r7, #4
 802627c:	604c      	str	r4, [r1, #4]
 802627e:	1d31      	adds	r1, r6, #4
 8026280:	4591      	cmp	r9, r2
 8026282:	ea4f 482e 	mov.w	r8, lr, asr #16
 8026286:	d8dd      	bhi.n	8026244 <__mdiff+0x188>
 8026288:	ea6f 010c 	mvn.w	r1, ip
 802628c:	eb01 0209 	add.w	r2, r1, r9
 8026290:	f022 0103 	bic.w	r1, r2, #3
 8026294:	1d0a      	adds	r2, r1, #4
 8026296:	18aa      	adds	r2, r5, r2
 8026298:	3a04      	subs	r2, #4
 802629a:	b924      	cbnz	r4, 80262a6 <__mdiff+0x1ea>
 802629c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80262a0:	3b01      	subs	r3, #1
 80262a2:	2900      	cmp	r1, #0
 80262a4:	d0fa      	beq.n	802629c <__mdiff+0x1e0>
 80262a6:	6103      	str	r3, [r0, #16]
 80262a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80262ac:	463b      	mov	r3, r7
 80262ae:	2401      	movs	r4, #1
 80262b0:	465f      	mov	r7, fp
 80262b2:	469b      	mov	fp, r3
 80262b4:	e711      	b.n	80260da <__mdiff+0x1e>
 80262b6:	4628      	mov	r0, r5
 80262b8:	4621      	mov	r1, r4
 80262ba:	f7ff fab9 	bl	8025830 <_Balloc>
 80262be:	2201      	movs	r2, #1
 80262c0:	6102      	str	r2, [r0, #16]
 80262c2:	6144      	str	r4, [r0, #20]
 80262c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080262c8 <__ulp>:
 80262c8:	2300      	movs	r3, #0
 80262ca:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80262ce:	400b      	ands	r3, r1
 80262d0:	f1a3 7050 	sub.w	r0, r3, #54525952	; 0x3400000
 80262d4:	2800      	cmp	r0, #0
 80262d6:	dd02      	ble.n	80262de <__ulp+0x16>
 80262d8:	4601      	mov	r1, r0
 80262da:	2000      	movs	r0, #0
 80262dc:	4770      	bx	lr
 80262de:	4241      	negs	r1, r0
 80262e0:	150b      	asrs	r3, r1, #20
 80262e2:	2100      	movs	r1, #0
 80262e4:	2b13      	cmp	r3, #19
 80262e6:	dd0b      	ble.n	8026300 <__ulp+0x38>
 80262e8:	2b32      	cmp	r3, #50	; 0x32
 80262ea:	dd02      	ble.n	80262f2 <__ulp+0x2a>
 80262ec:	2201      	movs	r2, #1
 80262ee:	4610      	mov	r0, r2
 80262f0:	4770      	bx	lr
 80262f2:	f1c3 0033 	rsb	r0, r3, #51	; 0x33
 80262f6:	2301      	movs	r3, #1
 80262f8:	fa03 f200 	lsl.w	r2, r3, r0
 80262fc:	4610      	mov	r0, r2
 80262fe:	4770      	bx	lr
 8026300:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8026304:	fa41 f103 	asr.w	r1, r1, r3
 8026308:	2000      	movs	r0, #0
 802630a:	4770      	bx	lr

0802630c <__b2d>:
 802630c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8026310:	6906      	ldr	r6, [r0, #16]
 8026312:	4688      	mov	r8, r1
 8026314:	1d31      	adds	r1, r6, #4
 8026316:	eb00 0681 	add.w	r6, r0, r1, lsl #2
 802631a:	4634      	mov	r4, r6
 802631c:	f100 0714 	add.w	r7, r0, #20
 8026320:	f854 5b04 	ldr.w	r5, [r4], #4
 8026324:	4628      	mov	r0, r5
 8026326:	f7ff fbcf 	bl	8025ac8 <__hi0bits>
 802632a:	f1c0 0320 	rsb	r3, r0, #32
 802632e:	280a      	cmp	r0, #10
 8026330:	f8c8 3000 	str.w	r3, [r8]
 8026334:	4632      	mov	r2, r6
 8026336:	dc17      	bgt.n	8026368 <__b2d+0x5c>
 8026338:	42b7      	cmp	r7, r6
 802633a:	f1c0 020b 	rsb	r2, r0, #11
 802633e:	bf38      	it	cc
 8026340:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 8026344:	fa25 f302 	lsr.w	r3, r5, r2
 8026348:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 802634c:	bf34      	ite	cc
 802634e:	fa24 f202 	lsrcc.w	r2, r4, r2
 8026352:	2200      	movcs	r2, #0
 8026354:	3015      	adds	r0, #21
 8026356:	f441 1340 	orr.w	r3, r1, #3145728	; 0x300000
 802635a:	fa05 f500 	lsl.w	r5, r5, r0
 802635e:	ea42 0005 	orr.w	r0, r2, r5
 8026362:	4619      	mov	r1, r3
 8026364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8026368:	42b7      	cmp	r7, r6
 802636a:	d31f      	bcc.n	80263ac <__b2d+0xa0>
 802636c:	2400      	movs	r4, #0
 802636e:	f1b0 060b 	subs.w	r6, r0, #11
 8026372:	d021      	beq.n	80263b8 <__b2d+0xac>
 8026374:	42ba      	cmp	r2, r7
 8026376:	fa05 f506 	lsl.w	r5, r5, r6
 802637a:	f1c0 012b 	rsb	r1, r0, #43	; 0x2b
 802637e:	bf88      	it	hi
 8026380:	f852 2c04 	ldrhi.w	r2, [r2, #-4]
 8026384:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 8026388:	fa24 fc01 	lsr.w	ip, r4, r1
 802638c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8026390:	bf88      	it	hi
 8026392:	fa22 f101 	lsrhi.w	r1, r2, r1
 8026396:	ea45 030c 	orr.w	r3, r5, ip
 802639a:	bf98      	it	ls
 802639c:	2100      	movls	r1, #0
 802639e:	fa04 f406 	lsl.w	r4, r4, r6
 80263a2:	ea41 0004 	orr.w	r0, r1, r4
 80263a6:	4619      	mov	r1, r3
 80263a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80263ac:	1f32      	subs	r2, r6, #4
 80263ae:	f1b0 060b 	subs.w	r6, r0, #11
 80263b2:	f854 4c08 	ldr.w	r4, [r4, #-8]
 80263b6:	d1dd      	bne.n	8026374 <__b2d+0x68>
 80263b8:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80263bc:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 80263c0:	4620      	mov	r0, r4
 80263c2:	4619      	mov	r1, r3
 80263c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080263c8 <__d2b>:
 80263c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80263cc:	b083      	sub	sp, #12
 80263ce:	2101      	movs	r1, #1
 80263d0:	461d      	mov	r5, r3
 80263d2:	4614      	mov	r4, r2
 80263d4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80263d6:	f7ff fa2b 	bl	8025830 <_Balloc>
 80263da:	f3c5 560a 	ubfx	r6, r5, #20, #11
 80263de:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 80263e2:	4680      	mov	r8, r0
 80263e4:	46a9      	mov	r9, r5
 80263e6:	f423 0070 	bic.w	r0, r3, #15728640	; 0xf00000
 80263ea:	b10e      	cbz	r6, 80263f0 <__d2b+0x28>
 80263ec:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 80263f0:	9001      	str	r0, [sp, #4]
 80263f2:	2c00      	cmp	r4, #0
 80263f4:	d024      	beq.n	8026440 <__d2b+0x78>
 80263f6:	aa02      	add	r2, sp, #8
 80263f8:	4668      	mov	r0, sp
 80263fa:	f842 4d08 	str.w	r4, [r2, #-8]!
 80263fe:	f7ff fb81 	bl	8025b04 <__lo0bits>
 8026402:	9b01      	ldr	r3, [sp, #4]
 8026404:	2800      	cmp	r0, #0
 8026406:	d131      	bne.n	802646c <__d2b+0xa4>
 8026408:	9c00      	ldr	r4, [sp, #0]
 802640a:	f8c8 4014 	str.w	r4, [r8, #20]
 802640e:	2b00      	cmp	r3, #0
 8026410:	bf0c      	ite	eq
 8026412:	2401      	moveq	r4, #1
 8026414:	2402      	movne	r4, #2
 8026416:	f8c8 3018 	str.w	r3, [r8, #24]
 802641a:	f8c8 4010 	str.w	r4, [r8, #16]
 802641e:	b9de      	cbnz	r6, 8026458 <__d2b+0x90>
 8026420:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 8026424:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 8026428:	6910      	ldr	r0, [r2, #16]
 802642a:	603b      	str	r3, [r7, #0]
 802642c:	f7ff fb4c 	bl	8025ac8 <__hi0bits>
 8026430:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8026432:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 8026436:	6008      	str	r0, [r1, #0]
 8026438:	4640      	mov	r0, r8
 802643a:	b003      	add	sp, #12
 802643c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8026440:	a801      	add	r0, sp, #4
 8026442:	f7ff fb5f 	bl	8025b04 <__lo0bits>
 8026446:	9901      	ldr	r1, [sp, #4]
 8026448:	2401      	movs	r4, #1
 802644a:	f8c8 1014 	str.w	r1, [r8, #20]
 802644e:	f8c8 4010 	str.w	r4, [r8, #16]
 8026452:	3020      	adds	r0, #32
 8026454:	2e00      	cmp	r6, #0
 8026456:	d0e3      	beq.n	8026420 <__d2b+0x58>
 8026458:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
 802645c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802645e:	eb09 0200 	add.w	r2, r9, r0
 8026462:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8026466:	603a      	str	r2, [r7, #0]
 8026468:	6018      	str	r0, [r3, #0]
 802646a:	e7e5      	b.n	8026438 <__d2b+0x70>
 802646c:	f1c0 0120 	rsb	r1, r0, #32
 8026470:	9a00      	ldr	r2, [sp, #0]
 8026472:	fa03 f401 	lsl.w	r4, r3, r1
 8026476:	ea44 0102 	orr.w	r1, r4, r2
 802647a:	fa23 f300 	lsr.w	r3, r3, r0
 802647e:	f8c8 1014 	str.w	r1, [r8, #20]
 8026482:	9301      	str	r3, [sp, #4]
 8026484:	e7c3      	b.n	802640e <__d2b+0x46>
 8026486:	bf00      	nop

08026488 <__ratio>:
 8026488:	b5f0      	push	{r4, r5, r6, r7, lr}
 802648a:	b083      	sub	sp, #12
 802648c:	460e      	mov	r6, r1
 802648e:	4669      	mov	r1, sp
 8026490:	4607      	mov	r7, r0
 8026492:	f7ff ff3b 	bl	802630c <__b2d>
 8026496:	4604      	mov	r4, r0
 8026498:	460d      	mov	r5, r1
 802649a:	4630      	mov	r0, r6
 802649c:	a901      	add	r1, sp, #4
 802649e:	f7ff ff35 	bl	802630c <__b2d>
 80264a2:	4602      	mov	r2, r0
 80264a4:	460b      	mov	r3, r1
 80264a6:	e89d 0003 	ldmia.w	sp, {r0, r1}
 80264aa:	693f      	ldr	r7, [r7, #16]
 80264ac:	6936      	ldr	r6, [r6, #16]
 80264ae:	1a41      	subs	r1, r0, r1
 80264b0:	ebc6 0e07 	rsb	lr, r6, r7
 80264b4:	eb01 1c4e 	add.w	ip, r1, lr, lsl #5
 80264b8:	f1bc 0f00 	cmp.w	ip, #0
 80264bc:	4616      	mov	r6, r2
 80264be:	461f      	mov	r7, r3
 80264c0:	dd07      	ble.n	80264d2 <__ratio+0x4a>
 80264c2:	eb05 550c 	add.w	r5, r5, ip, lsl #20
 80264c6:	4620      	mov	r0, r4
 80264c8:	4629      	mov	r1, r5
 80264ca:	f7fb f9bf 	bl	802184c <__aeabi_ddiv>
 80264ce:	b003      	add	sp, #12
 80264d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80264d2:	eba3 570c 	sub.w	r7, r3, ip, lsl #20
 80264d6:	463b      	mov	r3, r7
 80264d8:	e7f5      	b.n	80264c6 <__ratio+0x3e>
 80264da:	bf00      	nop

080264dc <_mprec_log10>:
 80264dc:	2817      	cmp	r0, #23
 80264de:	b538      	push	{r3, r4, r5, lr}
 80264e0:	dd27      	ble.n	8026532 <_mprec_log10+0x56>
 80264e2:	2100      	movs	r1, #0
 80264e4:	2300      	movs	r3, #0
 80264e6:	1e45      	subs	r5, r0, #1
 80264e8:	2200      	movs	r2, #0
 80264ea:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80264ee:	2000      	movs	r0, #0
 80264f0:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80264f4:	f7fb f880 	bl	80215f8 <__aeabi_dmul>
 80264f8:	462c      	mov	r4, r5
 80264fa:	4602      	mov	r2, r0
 80264fc:	460b      	mov	r3, r1
 80264fe:	f005 0501 	and.w	r5, r5, #1
 8026502:	b19c      	cbz	r4, 802652c <_mprec_log10+0x50>
 8026504:	b965      	cbnz	r5, 8026520 <_mprec_log10+0x44>
 8026506:	4619      	mov	r1, r3
 8026508:	2300      	movs	r3, #0
 802650a:	4610      	mov	r0, r2
 802650c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8026510:	2200      	movs	r2, #0
 8026512:	f7fb f871 	bl	80215f8 <__aeabi_dmul>
 8026516:	2300      	movs	r3, #0
 8026518:	3c01      	subs	r4, #1
 802651a:	2200      	movs	r2, #0
 802651c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8026520:	f7fb f86a 	bl	80215f8 <__aeabi_dmul>
 8026524:	3c01      	subs	r4, #1
 8026526:	4602      	mov	r2, r0
 8026528:	460b      	mov	r3, r1
 802652a:	d1ec      	bne.n	8026506 <_mprec_log10+0x2a>
 802652c:	4610      	mov	r0, r2
 802652e:	4619      	mov	r1, r3
 8026530:	bd38      	pop	{r3, r4, r5, pc}
 8026532:	4b03      	ldr	r3, [pc, #12]	; (8026540 <_mprec_log10+0x64>)
 8026534:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8026538:	e9d0 2300 	ldrd	r2, r3, [r0]
 802653c:	e7f6      	b.n	802652c <_mprec_log10+0x50>
 802653e:	bf00      	nop
 8026540:	08028268 	.word	0x08028268

08026544 <__copybits>:
 8026544:	b4f0      	push	{r4, r5, r6, r7}
 8026546:	6916      	ldr	r6, [r2, #16]
 8026548:	4694      	mov	ip, r2
 802654a:	3901      	subs	r1, #1
 802654c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8026550:	114f      	asrs	r7, r1, #5
 8026552:	f10c 0314 	add.w	r3, ip, #20
 8026556:	3614      	adds	r6, #20
 8026558:	1c7a      	adds	r2, r7, #1
 802655a:	42b3      	cmp	r3, r6
 802655c:	eb00 0782 	add.w	r7, r0, r2, lsl #2
 8026560:	d227      	bcs.n	80265b2 <__copybits+0x6e>
 8026562:	43da      	mvns	r2, r3
 8026564:	f8dc 4014 	ldr.w	r4, [ip, #20]
 8026568:	4601      	mov	r1, r0
 802656a:	f10c 0318 	add.w	r3, ip, #24
 802656e:	18b2      	adds	r2, r6, r2
 8026570:	429e      	cmp	r6, r3
 8026572:	f841 4b04 	str.w	r4, [r1], #4
 8026576:	f3c2 0280 	ubfx	r2, r2, #2, #1
 802657a:	d913      	bls.n	80265a4 <__copybits+0x60>
 802657c:	b132      	cbz	r2, 802658c <__copybits+0x48>
 802657e:	681a      	ldr	r2, [r3, #0]
 8026580:	f10c 031c 	add.w	r3, ip, #28
 8026584:	429e      	cmp	r6, r3
 8026586:	f841 2b04 	str.w	r2, [r1], #4
 802658a:	d90b      	bls.n	80265a4 <__copybits+0x60>
 802658c:	461d      	mov	r5, r3
 802658e:	460c      	mov	r4, r1
 8026590:	f855 2b04 	ldr.w	r2, [r5], #4
 8026594:	f844 2b04 	str.w	r2, [r4], #4
 8026598:	685b      	ldr	r3, [r3, #4]
 802659a:	604b      	str	r3, [r1, #4]
 802659c:	1d2b      	adds	r3, r5, #4
 802659e:	1d21      	adds	r1, r4, #4
 80265a0:	429e      	cmp	r6, r3
 80265a2:	d8f3      	bhi.n	802658c <__copybits+0x48>
 80265a4:	ebcc 0106 	rsb	r1, ip, r6
 80265a8:	3915      	subs	r1, #21
 80265aa:	f021 0203 	bic.w	r2, r1, #3
 80265ae:	1d13      	adds	r3, r2, #4
 80265b0:	18c0      	adds	r0, r0, r3
 80265b2:	4287      	cmp	r7, r0
 80265b4:	d915      	bls.n	80265e2 <__copybits+0x9e>
 80265b6:	4603      	mov	r3, r0
 80265b8:	2100      	movs	r1, #0
 80265ba:	f843 1b04 	str.w	r1, [r3], #4
 80265be:	43c0      	mvns	r0, r0
 80265c0:	183a      	adds	r2, r7, r0
 80265c2:	429f      	cmp	r7, r3
 80265c4:	f3c2 0080 	ubfx	r0, r2, #2, #1
 80265c8:	d90b      	bls.n	80265e2 <__copybits+0x9e>
 80265ca:	b118      	cbz	r0, 80265d4 <__copybits+0x90>
 80265cc:	f843 1b04 	str.w	r1, [r3], #4
 80265d0:	429f      	cmp	r7, r3
 80265d2:	d906      	bls.n	80265e2 <__copybits+0x9e>
 80265d4:	461a      	mov	r2, r3
 80265d6:	f842 1b04 	str.w	r1, [r2], #4
 80265da:	6059      	str	r1, [r3, #4]
 80265dc:	1d13      	adds	r3, r2, #4
 80265de:	429f      	cmp	r7, r3
 80265e0:	d8f8      	bhi.n	80265d4 <__copybits+0x90>
 80265e2:	bcf0      	pop	{r4, r5, r6, r7}
 80265e4:	4770      	bx	lr
 80265e6:	bf00      	nop

080265e8 <__any_on>:
 80265e8:	b430      	push	{r4, r5}
 80265ea:	6904      	ldr	r4, [r0, #16]
 80265ec:	114a      	asrs	r2, r1, #5
 80265ee:	4294      	cmp	r4, r2
 80265f0:	f100 0314 	add.w	r3, r0, #20
 80265f4:	da22      	bge.n	802663c <__any_on+0x54>
 80265f6:	4622      	mov	r2, r4
 80265f8:	3204      	adds	r2, #4
 80265fa:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80265fe:	1d01      	adds	r1, r0, #4
 8026600:	428b      	cmp	r3, r1
 8026602:	d229      	bcs.n	8026658 <__any_on+0x70>
 8026604:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8026608:	b972      	cbnz	r2, 8026628 <__any_on+0x40>
 802660a:	1ac1      	subs	r1, r0, r3
 802660c:	1cca      	adds	r2, r1, #3
 802660e:	0752      	lsls	r2, r2, #29
 8026610:	d40d      	bmi.n	802662e <__any_on+0x46>
 8026612:	4283      	cmp	r3, r0
 8026614:	d220      	bcs.n	8026658 <__any_on+0x70>
 8026616:	f850 2c04 	ldr.w	r2, [r0, #-4]
 802661a:	3804      	subs	r0, #4
 802661c:	b922      	cbnz	r2, 8026628 <__any_on+0x40>
 802661e:	f850 1c04 	ldr.w	r1, [r0, #-4]
 8026622:	3804      	subs	r0, #4
 8026624:	2900      	cmp	r1, #0
 8026626:	d0f4      	beq.n	8026612 <__any_on+0x2a>
 8026628:	2001      	movs	r0, #1
 802662a:	bc30      	pop	{r4, r5}
 802662c:	4770      	bx	lr
 802662e:	4283      	cmp	r3, r0
 8026630:	d212      	bcs.n	8026658 <__any_on+0x70>
 8026632:	f850 1d04 	ldr.w	r1, [r0, #-4]!
 8026636:	2900      	cmp	r1, #0
 8026638:	d0eb      	beq.n	8026612 <__any_on+0x2a>
 802663a:	e7f5      	b.n	8026628 <__any_on+0x40>
 802663c:	dddc      	ble.n	80265f8 <__any_on+0x10>
 802663e:	f011 011f 	ands.w	r1, r1, #31
 8026642:	d0d9      	beq.n	80265f8 <__any_on+0x10>
 8026644:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 8026648:	6964      	ldr	r4, [r4, #20]
 802664a:	fa24 f501 	lsr.w	r5, r4, r1
 802664e:	fa05 f101 	lsl.w	r1, r5, r1
 8026652:	42a1      	cmp	r1, r4
 8026654:	d1e8      	bne.n	8026628 <__any_on+0x40>
 8026656:	e7cf      	b.n	80265f8 <__any_on+0x10>
 8026658:	2000      	movs	r0, #0
 802665a:	e7e6      	b.n	802662a <__any_on+0x42>

0802665c <__ssprint_r>:
 802665c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026660:	6894      	ldr	r4, [r2, #8]
 8026662:	6817      	ldr	r7, [r2, #0]
 8026664:	b083      	sub	sp, #12
 8026666:	4692      	mov	sl, r2
 8026668:	4681      	mov	r9, r0
 802666a:	460d      	mov	r5, r1
 802666c:	2c00      	cmp	r4, #0
 802666e:	d06e      	beq.n	802674e <__ssprint_r+0xf2>
 8026670:	f04f 0b00 	mov.w	fp, #0
 8026674:	6808      	ldr	r0, [r1, #0]
 8026676:	688e      	ldr	r6, [r1, #8]
 8026678:	465c      	mov	r4, fp
 802667a:	2c00      	cmp	r4, #0
 802667c:	d047      	beq.n	802670e <__ssprint_r+0xb2>
 802667e:	42b4      	cmp	r4, r6
 8026680:	46b0      	mov	r8, r6
 8026682:	d349      	bcc.n	8026718 <__ssprint_r+0xbc>
 8026684:	89ab      	ldrh	r3, [r5, #12]
 8026686:	f413 6f90 	tst.w	r3, #1152	; 0x480
 802668a:	d030      	beq.n	80266ee <__ssprint_r+0x92>
 802668c:	696e      	ldr	r6, [r5, #20]
 802668e:	6929      	ldr	r1, [r5, #16]
 8026690:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8026694:	ebc1 0800 	rsb	r8, r1, r0
 8026698:	eb02 76d2 	add.w	r6, r2, r2, lsr #31
 802669c:	1c60      	adds	r0, r4, #1
 802669e:	1076      	asrs	r6, r6, #1
 80266a0:	4440      	add	r0, r8
 80266a2:	4286      	cmp	r6, r0
 80266a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80266a8:	4632      	mov	r2, r6
 80266aa:	b21b      	sxth	r3, r3
 80266ac:	bf3c      	itt	cc
 80266ae:	4606      	movcc	r6, r0
 80266b0:	4632      	movcc	r2, r6
 80266b2:	4648      	mov	r0, r9
 80266b4:	2b00      	cmp	r3, #0
 80266b6:	d032      	beq.n	802671e <__ssprint_r+0xc2>
 80266b8:	4611      	mov	r1, r2
 80266ba:	f7f3 fbd1 	bl	8019e60 <_malloc_r>
 80266be:	2800      	cmp	r0, #0
 80266c0:	d036      	beq.n	8026730 <__ssprint_r+0xd4>
 80266c2:	6929      	ldr	r1, [r5, #16]
 80266c4:	9001      	str	r0, [sp, #4]
 80266c6:	4642      	mov	r2, r8
 80266c8:	f7fb fb5c 	bl	8021d84 <memcpy>
 80266cc:	89aa      	ldrh	r2, [r5, #12]
 80266ce:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 80266d2:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 80266d6:	81a9      	strh	r1, [r5, #12]
 80266d8:	9901      	ldr	r1, [sp, #4]
 80266da:	ebc8 0306 	rsb	r3, r8, r6
 80266de:	eb01 0008 	add.w	r0, r1, r8
 80266e2:	616e      	str	r6, [r5, #20]
 80266e4:	6129      	str	r1, [r5, #16]
 80266e6:	6028      	str	r0, [r5, #0]
 80266e8:	4626      	mov	r6, r4
 80266ea:	60ab      	str	r3, [r5, #8]
 80266ec:	46a0      	mov	r8, r4
 80266ee:	4659      	mov	r1, fp
 80266f0:	4642      	mov	r2, r8
 80266f2:	f7fb fbe9 	bl	8021ec8 <memmove>
 80266f6:	f8da 1008 	ldr.w	r1, [sl, #8]
 80266fa:	68aa      	ldr	r2, [r5, #8]
 80266fc:	6828      	ldr	r0, [r5, #0]
 80266fe:	1b96      	subs	r6, r2, r6
 8026700:	4440      	add	r0, r8
 8026702:	1b0c      	subs	r4, r1, r4
 8026704:	60ae      	str	r6, [r5, #8]
 8026706:	6028      	str	r0, [r5, #0]
 8026708:	f8ca 4008 	str.w	r4, [sl, #8]
 802670c:	b1fc      	cbz	r4, 802674e <__ssprint_r+0xf2>
 802670e:	f8d7 b000 	ldr.w	fp, [r7]
 8026712:	687c      	ldr	r4, [r7, #4]
 8026714:	3708      	adds	r7, #8
 8026716:	e7b0      	b.n	802667a <__ssprint_r+0x1e>
 8026718:	4626      	mov	r6, r4
 802671a:	46a0      	mov	r8, r4
 802671c:	e7e7      	b.n	80266ee <__ssprint_r+0x92>
 802671e:	f7f3 fbdb 	bl	8019ed8 <_realloc_r>
 8026722:	4601      	mov	r1, r0
 8026724:	2800      	cmp	r0, #0
 8026726:	d1d8      	bne.n	80266da <__ssprint_r+0x7e>
 8026728:	4648      	mov	r0, r9
 802672a:	6929      	ldr	r1, [r5, #16]
 802672c:	f7f3 fbc8 	bl	8019ec0 <_free_r>
 8026730:	89aa      	ldrh	r2, [r5, #12]
 8026732:	2100      	movs	r1, #0
 8026734:	f042 0040 	orr.w	r0, r2, #64	; 0x40
 8026738:	230c      	movs	r3, #12
 802673a:	f8c9 3000 	str.w	r3, [r9]
 802673e:	81a8      	strh	r0, [r5, #12]
 8026740:	f04f 30ff 	mov.w	r0, #4294967295
 8026744:	f8ca 1008 	str.w	r1, [sl, #8]
 8026748:	f8ca 1004 	str.w	r1, [sl, #4]
 802674c:	e002      	b.n	8026754 <__ssprint_r+0xf8>
 802674e:	f8ca 4004 	str.w	r4, [sl, #4]
 8026752:	4620      	mov	r0, r4
 8026754:	b003      	add	sp, #12
 8026756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802675a:	bf00      	nop

0802675c <_svfiprintf_r>:
 802675c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026760:	b0af      	sub	sp, #188	; 0xbc
 8026762:	9103      	str	r1, [sp, #12]
 8026764:	8989      	ldrh	r1, [r1, #12]
 8026766:	9005      	str	r0, [sp, #20]
 8026768:	f001 0480 	and.w	r4, r1, #128	; 0x80
 802676c:	b221      	sxth	r1, r4
 802676e:	9309      	str	r3, [sp, #36]	; 0x24
 8026770:	b121      	cbz	r1, 802677c <_svfiprintf_r+0x20>
 8026772:	9c03      	ldr	r4, [sp, #12]
 8026774:	6923      	ldr	r3, [r4, #16]
 8026776:	2b00      	cmp	r3, #0
 8026778:	f000 8690 	beq.w	802749c <_svfiprintf_r+0xd40>
 802677c:	2600      	movs	r6, #0
 802677e:	ac1e      	add	r4, sp, #120	; 0x78
 8026780:	4d9f      	ldr	r5, [pc, #636]	; (8026a00 <_svfiprintf_r+0x2a4>)
 8026782:	9401      	str	r4, [sp, #4]
 8026784:	960b      	str	r6, [sp, #44]	; 0x2c
 8026786:	9411      	str	r4, [sp, #68]	; 0x44
 8026788:	9613      	str	r6, [sp, #76]	; 0x4c
 802678a:	9612      	str	r6, [sp, #72]	; 0x48
 802678c:	4691      	mov	r9, r2
 802678e:	9607      	str	r6, [sp, #28]
 8026790:	f899 2000 	ldrb.w	r2, [r9]
 8026794:	2a00      	cmp	r2, #0
 8026796:	f000 8403 	beq.w	8026fa0 <_svfiprintf_r+0x844>
 802679a:	2a25      	cmp	r2, #37	; 0x25
 802679c:	f000 8400 	beq.w	8026fa0 <_svfiprintf_r+0x844>
 80267a0:	f109 0701 	add.w	r7, r9, #1
 80267a4:	e001      	b.n	80267aa <_svfiprintf_r+0x4e>
 80267a6:	2925      	cmp	r1, #37	; 0x25
 80267a8:	d004      	beq.n	80267b4 <_svfiprintf_r+0x58>
 80267aa:	463e      	mov	r6, r7
 80267ac:	3701      	adds	r7, #1
 80267ae:	7831      	ldrb	r1, [r6, #0]
 80267b0:	2900      	cmp	r1, #0
 80267b2:	d1f8      	bne.n	80267a6 <_svfiprintf_r+0x4a>
 80267b4:	ebc9 0706 	rsb	r7, r9, r6
 80267b8:	b17f      	cbz	r7, 80267da <_svfiprintf_r+0x7e>
 80267ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80267bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80267be:	f8c4 9000 	str.w	r9, [r4]
 80267c2:	1c51      	adds	r1, r2, #1
 80267c4:	19d8      	adds	r0, r3, r7
 80267c6:	2907      	cmp	r1, #7
 80267c8:	6067      	str	r7, [r4, #4]
 80267ca:	9013      	str	r0, [sp, #76]	; 0x4c
 80267cc:	9112      	str	r1, [sp, #72]	; 0x48
 80267ce:	f300 84d7 	bgt.w	8027180 <_svfiprintf_r+0xa24>
 80267d2:	3408      	adds	r4, #8
 80267d4:	9b07      	ldr	r3, [sp, #28]
 80267d6:	19d8      	adds	r0, r3, r7
 80267d8:	9007      	str	r0, [sp, #28]
 80267da:	7832      	ldrb	r2, [r6, #0]
 80267dc:	2a00      	cmp	r2, #0
 80267de:	f000 8418 	beq.w	8027012 <_svfiprintf_r+0x8b6>
 80267e2:	2100      	movs	r1, #0
 80267e4:	f04f 30ff 	mov.w	r0, #4294967295
 80267e8:	7873      	ldrb	r3, [r6, #1]
 80267ea:	f88d 103f 	strb.w	r1, [sp, #63]	; 0x3f
 80267ee:	460a      	mov	r2, r1
 80267f0:	f106 0901 	add.w	r9, r6, #1
 80267f4:	9002      	str	r0, [sp, #8]
 80267f6:	9108      	str	r1, [sp, #32]
 80267f8:	4688      	mov	r8, r1
 80267fa:	f109 0901 	add.w	r9, r9, #1
 80267fe:	f1a3 0120 	sub.w	r1, r3, #32
 8026802:	2958      	cmp	r1, #88	; 0x58
 8026804:	f200 81fb 	bhi.w	8026bfe <_svfiprintf_r+0x4a2>
 8026808:	e8df f011 	tbh	[pc, r1, lsl #1]
 802680c:	01f901f2 	.word	0x01f901f2
 8026810:	01ed01f9 	.word	0x01ed01f9
 8026814:	01f901f9 	.word	0x01f901f9
 8026818:	01f901f9 	.word	0x01f901f9
 802681c:	01f901f9 	.word	0x01f901f9
 8026820:	025a00a8 	.word	0x025a00a8
 8026824:	00b501f9 	.word	0x00b501f9
 8026828:	01f9025e 	.word	0x01f9025e
 802682c:	02440255 	.word	0x02440255
 8026830:	02440244 	.word	0x02440244
 8026834:	02440244 	.word	0x02440244
 8026838:	02440244 	.word	0x02440244
 802683c:	02440244 	.word	0x02440244
 8026840:	01f901f9 	.word	0x01f901f9
 8026844:	01f901f9 	.word	0x01f901f9
 8026848:	01f901f9 	.word	0x01f901f9
 802684c:	01f901f9 	.word	0x01f901f9
 8026850:	01f901f9 	.word	0x01f901f9
 8026854:	01f90220 	.word	0x01f90220
 8026858:	01f901f9 	.word	0x01f901f9
 802685c:	01f901f9 	.word	0x01f901f9
 8026860:	01f901f9 	.word	0x01f901f9
 8026864:	01f901f9 	.word	0x01f901f9
 8026868:	009601f9 	.word	0x009601f9
 802686c:	01f901f9 	.word	0x01f901f9
 8026870:	01f901f9 	.word	0x01f901f9
 8026874:	005901f9 	.word	0x005901f9
 8026878:	01f901f9 	.word	0x01f901f9
 802687c:	01f901cb 	.word	0x01f901cb
 8026880:	01f901f9 	.word	0x01f901f9
 8026884:	01f901f9 	.word	0x01f901f9
 8026888:	01f901f9 	.word	0x01f901f9
 802688c:	01f901f9 	.word	0x01f901f9
 8026890:	012901f9 	.word	0x012901f9
 8026894:	01f90110 	.word	0x01f90110
 8026898:	01f901f9 	.word	0x01f901f9
 802689c:	0110010b 	.word	0x0110010b
 80268a0:	01f901f9 	.word	0x01f901f9
 80268a4:	01f900fe 	.word	0x01f900fe
 80268a8:	009801b7 	.word	0x009801b7
 80268ac:	00e200e7 	.word	0x00e200e7
 80268b0:	00ba01f9 	.word	0x00ba01f9
 80268b4:	005b01f9 	.word	0x005b01f9
 80268b8:	01f901f9 	.word	0x01f901f9
 80268bc:	0208      	.short	0x0208
 80268be:	f048 0810 	orr.w	r8, r8, #16
 80268c2:	f018 0f20 	tst.w	r8, #32
 80268c6:	f000 84f0 	beq.w	80272aa <_svfiprintf_r+0xb4e>
 80268ca:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80268cc:	1df2      	adds	r2, r6, #7
 80268ce:	f022 0107 	bic.w	r1, r2, #7
 80268d2:	e9d1 6700 	ldrd	r6, r7, [r1]
 80268d6:	f101 0c08 	add.w	ip, r1, #8
 80268da:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 80268de:	2301      	movs	r3, #1
 80268e0:	f04f 0b00 	mov.w	fp, #0
 80268e4:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 80268e8:	9a02      	ldr	r2, [sp, #8]
 80268ea:	2a00      	cmp	r2, #0
 80268ec:	bfa8      	it	ge
 80268ee:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
 80268f2:	ea56 0a07 	orrs.w	sl, r6, r7
 80268f6:	f040 8360 	bne.w	8026fba <_svfiprintf_r+0x85e>
 80268fa:	9902      	ldr	r1, [sp, #8]
 80268fc:	2900      	cmp	r1, #0
 80268fe:	f040 835c 	bne.w	8026fba <_svfiprintf_r+0x85e>
 8026902:	2b00      	cmp	r3, #0
 8026904:	f040 84cb 	bne.w	802729e <_svfiprintf_r+0xb42>
 8026908:	f018 0f01 	tst.w	r8, #1
 802690c:	f000 8516 	beq.w	802733c <_svfiprintf_r+0xbe0>
 8026910:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 8026914:	2730      	movs	r7, #48	; 0x30
 8026916:	f80a 7d41 	strb.w	r7, [sl, #-65]!
 802691a:	9901      	ldr	r1, [sp, #4]
 802691c:	ebca 0201 	rsb	r2, sl, r1
 8026920:	9204      	str	r2, [sp, #16]
 8026922:	9f04      	ldr	r7, [sp, #16]
 8026924:	9b02      	ldr	r3, [sp, #8]
 8026926:	429f      	cmp	r7, r3
 8026928:	bfb8      	it	lt
 802692a:	461f      	movlt	r7, r3
 802692c:	f1bb 0f00 	cmp.w	fp, #0
 8026930:	f000 80a7 	beq.w	8026a82 <_svfiprintf_r+0x326>
 8026934:	3701      	adds	r7, #1
 8026936:	e0a4      	b.n	8026a82 <_svfiprintf_r+0x326>
 8026938:	f048 0810 	orr.w	r8, r8, #16
 802693c:	f018 0320 	ands.w	r3, r8, #32
 8026940:	f000 84d1 	beq.w	80272e6 <_svfiprintf_r+0xb8a>
 8026944:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026946:	1ddf      	adds	r7, r3, #7
 8026948:	f027 0207 	bic.w	r2, r7, #7
 802694c:	f102 0c08 	add.w	ip, r2, #8
 8026950:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8026954:	e9d2 6700 	ldrd	r6, r7, [r2]
 8026958:	2300      	movs	r3, #0
 802695a:	e7c1      	b.n	80268e0 <_svfiprintf_r+0x184>
 802695c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802695e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8026960:	6819      	ldr	r1, [r3, #0]
 8026962:	9108      	str	r1, [sp, #32]
 8026964:	9b08      	ldr	r3, [sp, #32]
 8026966:	1d01      	adds	r1, r0, #4
 8026968:	2b00      	cmp	r3, #0
 802696a:	f280 84e2 	bge.w	8027332 <_svfiprintf_r+0xbd6>
 802696e:	9808      	ldr	r0, [sp, #32]
 8026970:	9109      	str	r1, [sp, #36]	; 0x24
 8026972:	4243      	negs	r3, r0
 8026974:	9308      	str	r3, [sp, #32]
 8026976:	f048 0804 	orr.w	r8, r8, #4
 802697a:	f899 3000 	ldrb.w	r3, [r9]
 802697e:	e73c      	b.n	80267fa <_svfiprintf_r+0x9e>
 8026980:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8026984:	f8db a000 	ldr.w	sl, [fp]
 8026988:	2600      	movs	r6, #0
 802698a:	465f      	mov	r7, fp
 802698c:	f88d 603f 	strb.w	r6, [sp, #63]	; 0x3f
 8026990:	1d3b      	adds	r3, r7, #4
 8026992:	f1ba 0f00 	cmp.w	sl, #0
 8026996:	f000 8575 	beq.w	8027484 <_svfiprintf_r+0xd28>
 802699a:	9a02      	ldr	r2, [sp, #8]
 802699c:	2a00      	cmp	r2, #0
 802699e:	4650      	mov	r0, sl
 80269a0:	f2c0 853f 	blt.w	8027422 <_svfiprintf_r+0xcc6>
 80269a4:	4631      	mov	r1, r6
 80269a6:	9a02      	ldr	r2, [sp, #8]
 80269a8:	9300      	str	r3, [sp, #0]
 80269aa:	f7fe fea1 	bl	80256f0 <memchr>
 80269ae:	9900      	ldr	r1, [sp, #0]
 80269b0:	2800      	cmp	r0, #0
 80269b2:	f000 859b 	beq.w	80274ec <_svfiprintf_r+0xd90>
 80269b6:	9a02      	ldr	r2, [sp, #8]
 80269b8:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 80269bc:	9109      	str	r1, [sp, #36]	; 0x24
 80269be:	ebca 0300 	rsb	r3, sl, r0
 80269c2:	4293      	cmp	r3, r2
 80269c4:	9304      	str	r3, [sp, #16]
 80269c6:	f340 8534 	ble.w	8027432 <_svfiprintf_r+0xcd6>
 80269ca:	9204      	str	r2, [sp, #16]
 80269cc:	9602      	str	r6, [sp, #8]
 80269ce:	e7a8      	b.n	8026922 <_svfiprintf_r+0x1c6>
 80269d0:	f048 0820 	orr.w	r8, r8, #32
 80269d4:	f899 3000 	ldrb.w	r3, [r9]
 80269d8:	e70f      	b.n	80267fa <_svfiprintf_r+0x9e>
 80269da:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80269dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80269de:	6831      	ldr	r1, [r6, #0]
 80269e0:	460e      	mov	r6, r1
 80269e2:	4908      	ldr	r1, [pc, #32]	; (8026a04 <_svfiprintf_r+0x2a8>)
 80269e4:	2730      	movs	r7, #48	; 0x30
 80269e6:	2378      	movs	r3, #120	; 0x78
 80269e8:	1d10      	adds	r0, r2, #4
 80269ea:	f88d 7040 	strb.w	r7, [sp, #64]	; 0x40
 80269ee:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 80269f2:	9009      	str	r0, [sp, #36]	; 0x24
 80269f4:	2700      	movs	r7, #0
 80269f6:	f048 0802 	orr.w	r8, r8, #2
 80269fa:	910b      	str	r1, [sp, #44]	; 0x2c
 80269fc:	2302      	movs	r3, #2
 80269fe:	e76f      	b.n	80268e0 <_svfiprintf_r+0x184>
 8026a00:	08028380 	.word	0x08028380
 8026a04:	080281fc 	.word	0x080281fc
 8026a08:	f899 3000 	ldrb.w	r3, [r9]
 8026a0c:	4648      	mov	r0, r9
 8026a0e:	2b6c      	cmp	r3, #108	; 0x6c
 8026a10:	bf03      	ittte	eq
 8026a12:	f109 0901 	addeq.w	r9, r9, #1
 8026a16:	f048 0820 	orreq.w	r8, r8, #32
 8026a1a:	7843      	ldrbeq	r3, [r0, #1]
 8026a1c:	f048 0810 	orrne.w	r8, r8, #16
 8026a20:	e6eb      	b.n	80267fa <_svfiprintf_r+0x9e>
 8026a22:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 8026a26:	f899 3000 	ldrb.w	r3, [r9]
 8026a2a:	e6e6      	b.n	80267fa <_svfiprintf_r+0x9e>
 8026a2c:	f018 0f20 	tst.w	r8, #32
 8026a30:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8026a34:	f000 8112 	beq.w	8026c5c <_svfiprintf_r+0x500>
 8026a38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026a3a:	1ddf      	adds	r7, r3, #7
 8026a3c:	f027 0607 	bic.w	r6, r7, #7
 8026a40:	e9d6 2300 	ldrd	r2, r3, [r6]
 8026a44:	3608      	adds	r6, #8
 8026a46:	2a00      	cmp	r2, #0
 8026a48:	f173 0100 	sbcs.w	r1, r3, #0
 8026a4c:	9609      	str	r6, [sp, #36]	; 0x24
 8026a4e:	461f      	mov	r7, r3
 8026a50:	4616      	mov	r6, r2
 8026a52:	f2c0 8116 	blt.w	8026c82 <_svfiprintf_r+0x526>
 8026a56:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 8026a5a:	2301      	movs	r3, #1
 8026a5c:	e744      	b.n	80268e8 <_svfiprintf_r+0x18c>
 8026a5e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8026a60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8026a62:	683b      	ldr	r3, [r7, #0]
 8026a64:	2200      	movs	r2, #0
 8026a66:	2701      	movs	r7, #1
 8026a68:	1d08      	adds	r0, r1, #4
 8026a6a:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8026a6e:	9009      	str	r0, [sp, #36]	; 0x24
 8026a70:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8026a74:	9704      	str	r7, [sp, #16]
 8026a76:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8026a7a:	f04f 0b00 	mov.w	fp, #0
 8026a7e:	f8cd b008 	str.w	fp, [sp, #8]
 8026a82:	f018 0102 	ands.w	r1, r8, #2
 8026a86:	bf18      	it	ne
 8026a88:	3702      	addne	r7, #2
 8026a8a:	f018 0b84 	ands.w	fp, r8, #132	; 0x84
 8026a8e:	9106      	str	r1, [sp, #24]
 8026a90:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8026a94:	f040 815a 	bne.w	8026d4c <_svfiprintf_r+0x5f0>
 8026a98:	9808      	ldr	r0, [sp, #32]
 8026a9a:	ebc7 0b00 	rsb	fp, r7, r0
 8026a9e:	f1bb 0f00 	cmp.w	fp, #0
 8026aa2:	f340 8153 	ble.w	8026d4c <_svfiprintf_r+0x5f0>
 8026aa6:	f1bb 0f10 	cmp.w	fp, #16
 8026aaa:	f340 8512 	ble.w	80274d2 <_svfiprintf_r+0xd76>
 8026aae:	f248 3690 	movw	r6, #33680	; 0x8390
 8026ab2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8026ab4:	9812      	ldr	r0, [sp, #72]	; 0x48
 8026ab6:	4ba2      	ldr	r3, [pc, #648]	; (8026d40 <_svfiprintf_r+0x5e4>)
 8026ab8:	f6c0 0602 	movt	r6, #2050	; 0x802
 8026abc:	6026      	str	r6, [r4, #0]
 8026abe:	2610      	movs	r6, #16
 8026ac0:	1991      	adds	r1, r2, r6
 8026ac2:	1c42      	adds	r2, r0, #1
 8026ac4:	f1ab 0c11 	sub.w	ip, fp, #17
 8026ac8:	2a07      	cmp	r2, #7
 8026aca:	930c      	str	r3, [sp, #48]	; 0x30
 8026acc:	6066      	str	r6, [r4, #4]
 8026ace:	9113      	str	r1, [sp, #76]	; 0x4c
 8026ad0:	9212      	str	r2, [sp, #72]	; 0x48
 8026ad2:	f3cc 1300 	ubfx	r3, ip, #4, #1
 8026ad6:	f300 83c8 	bgt.w	802726a <_svfiprintf_r+0xb0e>
 8026ada:	3408      	adds	r4, #8
 8026adc:	f1ab 0b10 	sub.w	fp, fp, #16
 8026ae0:	f1bb 0f10 	cmp.w	fp, #16
 8026ae4:	f340 8120 	ble.w	8026d28 <_svfiprintf_r+0x5cc>
 8026ae8:	b19b      	cbz	r3, 8026b12 <_svfiprintf_r+0x3b6>
 8026aea:	3201      	adds	r2, #1
 8026aec:	f248 3390 	movw	r3, #33680	; 0x8390
 8026af0:	3110      	adds	r1, #16
 8026af2:	f6c0 0302 	movt	r3, #2050	; 0x802
 8026af6:	2a07      	cmp	r2, #7
 8026af8:	e884 0048 	stmia.w	r4, {r3, r6}
 8026afc:	9113      	str	r1, [sp, #76]	; 0x4c
 8026afe:	9212      	str	r2, [sp, #72]	; 0x48
 8026b00:	f300 83c1 	bgt.w	8027286 <_svfiprintf_r+0xb2a>
 8026b04:	3408      	adds	r4, #8
 8026b06:	f1ab 0b10 	sub.w	fp, fp, #16
 8026b0a:	f1bb 0f10 	cmp.w	fp, #16
 8026b0e:	f340 810b 	ble.w	8026d28 <_svfiprintf_r+0x5cc>
 8026b12:	4623      	mov	r3, r4
 8026b14:	970d      	str	r7, [sp, #52]	; 0x34
 8026b16:	9c03      	ldr	r4, [sp, #12]
 8026b18:	9f05      	ldr	r7, [sp, #20]
 8026b1a:	e016      	b.n	8026b4a <_svfiprintf_r+0x3ee>
 8026b1c:	3308      	adds	r3, #8
 8026b1e:	3201      	adds	r2, #1
 8026b20:	f248 3090 	movw	r0, #33680	; 0x8390
 8026b24:	3110      	adds	r1, #16
 8026b26:	f6c0 0002 	movt	r0, #2050	; 0x802
 8026b2a:	2a07      	cmp	r2, #7
 8026b2c:	e883 0041 	stmia.w	r3, {r0, r6}
 8026b30:	9113      	str	r1, [sp, #76]	; 0x4c
 8026b32:	9212      	str	r2, [sp, #72]	; 0x48
 8026b34:	f1ab 0b10 	sub.w	fp, fp, #16
 8026b38:	f300 80e3 	bgt.w	8026d02 <_svfiprintf_r+0x5a6>
 8026b3c:	f1ab 0b10 	sub.w	fp, fp, #16
 8026b40:	3308      	adds	r3, #8
 8026b42:	f1bb 0f10 	cmp.w	fp, #16
 8026b46:	f340 80ed 	ble.w	8026d24 <_svfiprintf_r+0x5c8>
 8026b4a:	3201      	adds	r2, #1
 8026b4c:	f248 3090 	movw	r0, #33680	; 0x8390
 8026b50:	3110      	adds	r1, #16
 8026b52:	f6c0 0002 	movt	r0, #2050	; 0x802
 8026b56:	2a07      	cmp	r2, #7
 8026b58:	9113      	str	r1, [sp, #76]	; 0x4c
 8026b5a:	9212      	str	r2, [sp, #72]	; 0x48
 8026b5c:	e883 0041 	stmia.w	r3, {r0, r6}
 8026b60:	dddc      	ble.n	8026b1c <_svfiprintf_r+0x3c0>
 8026b62:	4638      	mov	r0, r7
 8026b64:	4621      	mov	r1, r4
 8026b66:	aa11      	add	r2, sp, #68	; 0x44
 8026b68:	f7ff fd78 	bl	802665c <__ssprint_r>
 8026b6c:	2800      	cmp	r0, #0
 8026b6e:	f040 8257 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 8026b72:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8026b74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8026b76:	ab1e      	add	r3, sp, #120	; 0x78
 8026b78:	e7d1      	b.n	8026b1e <_svfiprintf_r+0x3c2>
 8026b7a:	f018 0f20 	tst.w	r8, #32
 8026b7e:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8026b82:	f040 840f 	bne.w	80273a4 <_svfiprintf_r+0xc48>
 8026b86:	f018 0f10 	tst.w	r8, #16
 8026b8a:	f000 846b 	beq.w	8027464 <_svfiprintf_r+0xd08>
 8026b8e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8026b92:	9e07      	ldr	r6, [sp, #28]
 8026b94:	f8da 3000 	ldr.w	r3, [sl]
 8026b98:	4650      	mov	r0, sl
 8026b9a:	1d01      	adds	r1, r0, #4
 8026b9c:	9109      	str	r1, [sp, #36]	; 0x24
 8026b9e:	601e      	str	r6, [r3, #0]
 8026ba0:	e5f6      	b.n	8026790 <_svfiprintf_r+0x34>
 8026ba2:	4e68      	ldr	r6, [pc, #416]	; (8026d44 <_svfiprintf_r+0x5e8>)
 8026ba4:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8026ba8:	f018 0f20 	tst.w	r8, #32
 8026bac:	960b      	str	r6, [sp, #44]	; 0x2c
 8026bae:	d03c      	beq.n	8026c2a <_svfiprintf_r+0x4ce>
 8026bb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8026bb2:	1dc7      	adds	r7, r0, #7
 8026bb4:	f027 0607 	bic.w	r6, r7, #7
 8026bb8:	f106 0c08 	add.w	ip, r6, #8
 8026bbc:	e9d6 6700 	ldrd	r6, r7, [r6]
 8026bc0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8026bc4:	f018 0f01 	tst.w	r8, #1
 8026bc8:	f000 8099 	beq.w	8026cfe <_svfiprintf_r+0x5a2>
 8026bcc:	ea56 0107 	orrs.w	r1, r6, r7
 8026bd0:	f000 8095 	beq.w	8026cfe <_svfiprintf_r+0x5a2>
 8026bd4:	2230      	movs	r2, #48	; 0x30
 8026bd6:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 8026bda:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
 8026bde:	f048 0802 	orr.w	r8, r8, #2
 8026be2:	2302      	movs	r3, #2
 8026be4:	e67c      	b.n	80268e0 <_svfiprintf_r+0x184>
 8026be6:	f048 0801 	orr.w	r8, r8, #1
 8026bea:	f899 3000 	ldrb.w	r3, [r9]
 8026bee:	e604      	b.n	80267fa <_svfiprintf_r+0x9e>
 8026bf0:	f899 3000 	ldrb.w	r3, [r9]
 8026bf4:	2a00      	cmp	r2, #0
 8026bf6:	f47f ae00 	bne.w	80267fa <_svfiprintf_r+0x9e>
 8026bfa:	2220      	movs	r2, #32
 8026bfc:	e5fd      	b.n	80267fa <_svfiprintf_r+0x9e>
 8026bfe:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8026c02:	2b00      	cmp	r3, #0
 8026c04:	f000 8205 	beq.w	8027012 <_svfiprintf_r+0x8b6>
 8026c08:	2701      	movs	r7, #1
 8026c0a:	2200      	movs	r2, #0
 8026c0c:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8026c10:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8026c14:	9704      	str	r7, [sp, #16]
 8026c16:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8026c1a:	e72e      	b.n	8026a7a <_svfiprintf_r+0x31e>
 8026c1c:	4e4a      	ldr	r6, [pc, #296]	; (8026d48 <_svfiprintf_r+0x5ec>)
 8026c1e:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8026c22:	f018 0f20 	tst.w	r8, #32
 8026c26:	960b      	str	r6, [sp, #44]	; 0x2c
 8026c28:	d1c2      	bne.n	8026bb0 <_svfiprintf_r+0x454>
 8026c2a:	f018 0f10 	tst.w	r8, #16
 8026c2e:	f040 83b0 	bne.w	8027392 <_svfiprintf_r+0xc36>
 8026c32:	f018 0f40 	tst.w	r8, #64	; 0x40
 8026c36:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8026c3a:	f000 840a 	beq.w	8027452 <_svfiprintf_r+0xcf6>
 8026c3e:	4658      	mov	r0, fp
 8026c40:	1d07      	adds	r7, r0, #4
 8026c42:	9709      	str	r7, [sp, #36]	; 0x24
 8026c44:	f8bb 6000 	ldrh.w	r6, [fp]
 8026c48:	2700      	movs	r7, #0
 8026c4a:	e7bb      	b.n	8026bc4 <_svfiprintf_r+0x468>
 8026c4c:	f048 0810 	orr.w	r8, r8, #16
 8026c50:	f018 0f20 	tst.w	r8, #32
 8026c54:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8026c58:	f47f aeee 	bne.w	8026a38 <_svfiprintf_r+0x2dc>
 8026c5c:	f018 0f10 	tst.w	r8, #16
 8026c60:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8026c64:	f000 8370 	beq.w	8027348 <_svfiprintf_r+0xbec>
 8026c68:	f8db 6000 	ldr.w	r6, [fp]
 8026c6c:	17f7      	asrs	r7, r6, #31
 8026c6e:	4659      	mov	r1, fp
 8026c70:	4632      	mov	r2, r6
 8026c72:	463b      	mov	r3, r7
 8026c74:	1d08      	adds	r0, r1, #4
 8026c76:	2a00      	cmp	r2, #0
 8026c78:	f173 0100 	sbcs.w	r1, r3, #0
 8026c7c:	9009      	str	r0, [sp, #36]	; 0x24
 8026c7e:	f6bf aeea 	bge.w	8026a56 <_svfiprintf_r+0x2fa>
 8026c82:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
 8026c86:	4276      	negs	r6, r6
 8026c88:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8026c8c:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 8026c90:	2301      	movs	r3, #1
 8026c92:	e629      	b.n	80268e8 <_svfiprintf_r+0x18c>
 8026c94:	4648      	mov	r0, r9
 8026c96:	2100      	movs	r1, #0
 8026c98:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8026c9c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8026ca0:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8026ca4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8026ca8:	2e09      	cmp	r6, #9
 8026caa:	eb07 0141 	add.w	r1, r7, r1, lsl #1
 8026cae:	4681      	mov	r9, r0
 8026cb0:	d9f2      	bls.n	8026c98 <_svfiprintf_r+0x53c>
 8026cb2:	9108      	str	r1, [sp, #32]
 8026cb4:	e5a3      	b.n	80267fe <_svfiprintf_r+0xa2>
 8026cb6:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8026cba:	f899 3000 	ldrb.w	r3, [r9]
 8026cbe:	e59c      	b.n	80267fa <_svfiprintf_r+0x9e>
 8026cc0:	f899 3000 	ldrb.w	r3, [r9]
 8026cc4:	222b      	movs	r2, #43	; 0x2b
 8026cc6:	e598      	b.n	80267fa <_svfiprintf_r+0x9e>
 8026cc8:	464e      	mov	r6, r9
 8026cca:	f816 3b01 	ldrb.w	r3, [r6], #1
 8026cce:	2b2a      	cmp	r3, #42	; 0x2a
 8026cd0:	f000 8414 	beq.w	80274fc <_svfiprintf_r+0xda0>
 8026cd4:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8026cd8:	2000      	movs	r0, #0
 8026cda:	2909      	cmp	r1, #9
 8026cdc:	f200 8401 	bhi.w	80274e2 <_svfiprintf_r+0xd86>
 8026ce0:	f816 3b01 	ldrb.w	r3, [r6], #1
 8026ce4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8026ce8:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8026cec:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8026cf0:	2909      	cmp	r1, #9
 8026cf2:	46b1      	mov	r9, r6
 8026cf4:	d9f4      	bls.n	8026ce0 <_svfiprintf_r+0x584>
 8026cf6:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8026cfa:	9002      	str	r0, [sp, #8]
 8026cfc:	e57f      	b.n	80267fe <_svfiprintf_r+0xa2>
 8026cfe:	2302      	movs	r3, #2
 8026d00:	e5ee      	b.n	80268e0 <_svfiprintf_r+0x184>
 8026d02:	4638      	mov	r0, r7
 8026d04:	4621      	mov	r1, r4
 8026d06:	aa11      	add	r2, sp, #68	; 0x44
 8026d08:	f7ff fca8 	bl	802665c <__ssprint_r>
 8026d0c:	2800      	cmp	r0, #0
 8026d0e:	f040 8187 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 8026d12:	f1ab 0b10 	sub.w	fp, fp, #16
 8026d16:	f1bb 0f10 	cmp.w	fp, #16
 8026d1a:	ab1e      	add	r3, sp, #120	; 0x78
 8026d1c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8026d1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8026d20:	f73f af13 	bgt.w	8026b4a <_svfiprintf_r+0x3ee>
 8026d24:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8026d26:	461c      	mov	r4, r3
 8026d28:	3201      	adds	r2, #1
 8026d2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8026d2c:	9212      	str	r2, [sp, #72]	; 0x48
 8026d2e:	4459      	add	r1, fp
 8026d30:	2a07      	cmp	r2, #7
 8026d32:	e884 0808 	stmia.w	r4, {r3, fp}
 8026d36:	9113      	str	r1, [sp, #76]	; 0x4c
 8026d38:	f300 82c9 	bgt.w	80272ce <_svfiprintf_r+0xb72>
 8026d3c:	3408      	adds	r4, #8
 8026d3e:	e007      	b.n	8026d50 <_svfiprintf_r+0x5f4>
 8026d40:	08028390 	.word	0x08028390
 8026d44:	080281e8 	.word	0x080281e8
 8026d48:	080281fc 	.word	0x080281fc
 8026d4c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8026d4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8026d50:	f89d 003f 	ldrb.w	r0, [sp, #63]	; 0x3f
 8026d54:	b160      	cbz	r0, 8026d70 <_svfiprintf_r+0x614>
 8026d56:	3201      	adds	r2, #1
 8026d58:	3101      	adds	r1, #1
 8026d5a:	2001      	movs	r0, #1
 8026d5c:	f10d 033f 	add.w	r3, sp, #63	; 0x3f
 8026d60:	2a07      	cmp	r2, #7
 8026d62:	6023      	str	r3, [r4, #0]
 8026d64:	6060      	str	r0, [r4, #4]
 8026d66:	9113      	str	r1, [sp, #76]	; 0x4c
 8026d68:	9212      	str	r2, [sp, #72]	; 0x48
 8026d6a:	f300 8266 	bgt.w	802723a <_svfiprintf_r+0xade>
 8026d6e:	3408      	adds	r4, #8
 8026d70:	9b06      	ldr	r3, [sp, #24]
 8026d72:	b15b      	cbz	r3, 8026d8c <_svfiprintf_r+0x630>
 8026d74:	3201      	adds	r2, #1
 8026d76:	3102      	adds	r1, #2
 8026d78:	2302      	movs	r3, #2
 8026d7a:	a810      	add	r0, sp, #64	; 0x40
 8026d7c:	2a07      	cmp	r2, #7
 8026d7e:	6020      	str	r0, [r4, #0]
 8026d80:	6063      	str	r3, [r4, #4]
 8026d82:	9113      	str	r1, [sp, #76]	; 0x4c
 8026d84:	9212      	str	r2, [sp, #72]	; 0x48
 8026d86:	f300 8264 	bgt.w	8027252 <_svfiprintf_r+0xaf6>
 8026d8a:	3408      	adds	r4, #8
 8026d8c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8026d8e:	2e80      	cmp	r6, #128	; 0x80
 8026d90:	f000 815a 	beq.w	8027048 <_svfiprintf_r+0x8ec>
 8026d94:	f8dd b008 	ldr.w	fp, [sp, #8]
 8026d98:	9e04      	ldr	r6, [sp, #16]
 8026d9a:	ebc6 060b 	rsb	r6, r6, fp
 8026d9e:	2e00      	cmp	r6, #0
 8026da0:	dd67      	ble.n	8026e72 <_svfiprintf_r+0x716>
 8026da2:	2e10      	cmp	r6, #16
 8026da4:	f340 8348 	ble.w	8027438 <_svfiprintf_r+0xcdc>
 8026da8:	f04f 0b10 	mov.w	fp, #16
 8026dac:	3201      	adds	r2, #1
 8026dae:	4ba4      	ldr	r3, [pc, #656]	; (8027040 <_svfiprintf_r+0x8e4>)
 8026db0:	9212      	str	r2, [sp, #72]	; 0x48
 8026db2:	f1a6 0c11 	sub.w	ip, r6, #17
 8026db6:	4459      	add	r1, fp
 8026db8:	2a07      	cmp	r2, #7
 8026dba:	9302      	str	r3, [sp, #8]
 8026dbc:	e884 0820 	stmia.w	r4, {r5, fp}
 8026dc0:	9113      	str	r1, [sp, #76]	; 0x4c
 8026dc2:	f3cc 1300 	ubfx	r3, ip, #4, #1
 8026dc6:	f300 81c1 	bgt.w	802714c <_svfiprintf_r+0x9f0>
 8026dca:	3408      	adds	r4, #8
 8026dcc:	3e10      	subs	r6, #16
 8026dce:	2e10      	cmp	r6, #16
 8026dd0:	dd44      	ble.n	8026e5c <_svfiprintf_r+0x700>
 8026dd2:	b163      	cbz	r3, 8026dee <_svfiprintf_r+0x692>
 8026dd4:	3201      	adds	r2, #1
 8026dd6:	3110      	adds	r1, #16
 8026dd8:	2a07      	cmp	r2, #7
 8026dda:	e884 0820 	stmia.w	r4, {r5, fp}
 8026dde:	9113      	str	r1, [sp, #76]	; 0x4c
 8026de0:	9212      	str	r2, [sp, #72]	; 0x48
 8026de2:	f300 81c1 	bgt.w	8027168 <_svfiprintf_r+0xa0c>
 8026de6:	3408      	adds	r4, #8
 8026de8:	3e10      	subs	r6, #16
 8026dea:	2e10      	cmp	r6, #16
 8026dec:	dd36      	ble.n	8026e5c <_svfiprintf_r+0x700>
 8026dee:	4620      	mov	r0, r4
 8026df0:	9706      	str	r7, [sp, #24]
 8026df2:	9c03      	ldr	r4, [sp, #12]
 8026df4:	9f05      	ldr	r7, [sp, #20]
 8026df6:	e00d      	b.n	8026e14 <_svfiprintf_r+0x6b8>
 8026df8:	3008      	adds	r0, #8
 8026dfa:	3201      	adds	r2, #1
 8026dfc:	3110      	adds	r1, #16
 8026dfe:	3e10      	subs	r6, #16
 8026e00:	2a07      	cmp	r2, #7
 8026e02:	e880 0820 	stmia.w	r0, {r5, fp}
 8026e06:	9113      	str	r1, [sp, #76]	; 0x4c
 8026e08:	9212      	str	r2, [sp, #72]	; 0x48
 8026e0a:	dc17      	bgt.n	8026e3c <_svfiprintf_r+0x6e0>
 8026e0c:	3e10      	subs	r6, #16
 8026e0e:	3008      	adds	r0, #8
 8026e10:	2e10      	cmp	r6, #16
 8026e12:	dd21      	ble.n	8026e58 <_svfiprintf_r+0x6fc>
 8026e14:	3201      	adds	r2, #1
 8026e16:	3110      	adds	r1, #16
 8026e18:	2a07      	cmp	r2, #7
 8026e1a:	9113      	str	r1, [sp, #76]	; 0x4c
 8026e1c:	9212      	str	r2, [sp, #72]	; 0x48
 8026e1e:	e880 0820 	stmia.w	r0, {r5, fp}
 8026e22:	dde9      	ble.n	8026df8 <_svfiprintf_r+0x69c>
 8026e24:	4638      	mov	r0, r7
 8026e26:	4621      	mov	r1, r4
 8026e28:	aa11      	add	r2, sp, #68	; 0x44
 8026e2a:	f7ff fc17 	bl	802665c <__ssprint_r>
 8026e2e:	2800      	cmp	r0, #0
 8026e30:	f040 80f6 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 8026e34:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8026e36:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8026e38:	a81e      	add	r0, sp, #120	; 0x78
 8026e3a:	e7de      	b.n	8026dfa <_svfiprintf_r+0x69e>
 8026e3c:	4638      	mov	r0, r7
 8026e3e:	4621      	mov	r1, r4
 8026e40:	aa11      	add	r2, sp, #68	; 0x44
 8026e42:	f7ff fc0b 	bl	802665c <__ssprint_r>
 8026e46:	2800      	cmp	r0, #0
 8026e48:	f040 80ea 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 8026e4c:	3e10      	subs	r6, #16
 8026e4e:	2e10      	cmp	r6, #16
 8026e50:	a81e      	add	r0, sp, #120	; 0x78
 8026e52:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8026e54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8026e56:	dcdd      	bgt.n	8026e14 <_svfiprintf_r+0x6b8>
 8026e58:	9f06      	ldr	r7, [sp, #24]
 8026e5a:	4604      	mov	r4, r0
 8026e5c:	3201      	adds	r2, #1
 8026e5e:	9b02      	ldr	r3, [sp, #8]
 8026e60:	9212      	str	r2, [sp, #72]	; 0x48
 8026e62:	1989      	adds	r1, r1, r6
 8026e64:	2a07      	cmp	r2, #7
 8026e66:	e884 0048 	stmia.w	r4, {r3, r6}
 8026e6a:	9113      	str	r1, [sp, #76]	; 0x4c
 8026e6c:	f300 8193 	bgt.w	8027196 <_svfiprintf_r+0xa3a>
 8026e70:	3408      	adds	r4, #8
 8026e72:	9b04      	ldr	r3, [sp, #16]
 8026e74:	f8c4 a000 	str.w	sl, [r4]
 8026e78:	3201      	adds	r2, #1
 8026e7a:	18c9      	adds	r1, r1, r3
 8026e7c:	2a07      	cmp	r2, #7
 8026e7e:	6063      	str	r3, [r4, #4]
 8026e80:	9113      	str	r1, [sp, #76]	; 0x4c
 8026e82:	9212      	str	r2, [sp, #72]	; 0x48
 8026e84:	f300 814e 	bgt.w	8027124 <_svfiprintf_r+0x9c8>
 8026e88:	f104 0208 	add.w	r2, r4, #8
 8026e8c:	f018 0f04 	tst.w	r8, #4
 8026e90:	d074      	beq.n	8026f7c <_svfiprintf_r+0x820>
 8026e92:	9e08      	ldr	r6, [sp, #32]
 8026e94:	1bf6      	subs	r6, r6, r7
 8026e96:	2e00      	cmp	r6, #0
 8026e98:	dd70      	ble.n	8026f7c <_svfiprintf_r+0x820>
 8026e9a:	2e10      	cmp	r6, #16
 8026e9c:	dd5a      	ble.n	8026f54 <_svfiprintf_r+0x7f8>
 8026e9e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8026ea0:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 8027044 <_svfiprintf_r+0x8e8>
 8026ea4:	f248 3490 	movw	r4, #33680	; 0x8390
 8026ea8:	f6c0 0402 	movt	r4, #2050	; 0x802
 8026eac:	1c43      	adds	r3, r0, #1
 8026eae:	6014      	str	r4, [r2, #0]
 8026eb0:	2410      	movs	r4, #16
 8026eb2:	f1a6 0811 	sub.w	r8, r6, #17
 8026eb6:	1909      	adds	r1, r1, r4
 8026eb8:	2b07      	cmp	r3, #7
 8026eba:	6054      	str	r4, [r2, #4]
 8026ebc:	9113      	str	r1, [sp, #76]	; 0x4c
 8026ebe:	9312      	str	r3, [sp, #72]	; 0x48
 8026ec0:	f3c8 1800 	ubfx	r8, r8, #4, #1
 8026ec4:	f300 821e 	bgt.w	8027304 <_svfiprintf_r+0xba8>
 8026ec8:	3208      	adds	r2, #8
 8026eca:	3e10      	subs	r6, #16
 8026ecc:	2e10      	cmp	r6, #16
 8026ece:	dd44      	ble.n	8026f5a <_svfiprintf_r+0x7fe>
 8026ed0:	f1b8 0f00 	cmp.w	r8, #0
 8026ed4:	d010      	beq.n	8026ef8 <_svfiprintf_r+0x79c>
 8026ed6:	3301      	adds	r3, #1
 8026ed8:	f248 3090 	movw	r0, #33680	; 0x8390
 8026edc:	3110      	adds	r1, #16
 8026ede:	f6c0 0002 	movt	r0, #2050	; 0x802
 8026ee2:	2b07      	cmp	r3, #7
 8026ee4:	e882 0011 	stmia.w	r2, {r0, r4}
 8026ee8:	9113      	str	r1, [sp, #76]	; 0x4c
 8026eea:	9312      	str	r3, [sp, #72]	; 0x48
 8026eec:	f300 8267 	bgt.w	80273be <_svfiprintf_r+0xc62>
 8026ef0:	3208      	adds	r2, #8
 8026ef2:	3e10      	subs	r6, #16
 8026ef4:	2e10      	cmp	r6, #16
 8026ef6:	dd30      	ble.n	8026f5a <_svfiprintf_r+0x7fe>
 8026ef8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8026efc:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8026f00:	e011      	b.n	8026f26 <_svfiprintf_r+0x7ca>
 8026f02:	3208      	adds	r2, #8
 8026f04:	3301      	adds	r3, #1
 8026f06:	f248 3090 	movw	r0, #33680	; 0x8390
 8026f0a:	3110      	adds	r1, #16
 8026f0c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8026f10:	3e10      	subs	r6, #16
 8026f12:	2b07      	cmp	r3, #7
 8026f14:	e882 0011 	stmia.w	r2, {r0, r4}
 8026f18:	9113      	str	r1, [sp, #76]	; 0x4c
 8026f1a:	9312      	str	r3, [sp, #72]	; 0x48
 8026f1c:	dc42      	bgt.n	8026fa4 <_svfiprintf_r+0x848>
 8026f1e:	3208      	adds	r2, #8
 8026f20:	3e10      	subs	r6, #16
 8026f22:	2e10      	cmp	r6, #16
 8026f24:	dd19      	ble.n	8026f5a <_svfiprintf_r+0x7fe>
 8026f26:	3301      	adds	r3, #1
 8026f28:	f248 3090 	movw	r0, #33680	; 0x8390
 8026f2c:	3110      	adds	r1, #16
 8026f2e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8026f32:	2b07      	cmp	r3, #7
 8026f34:	e882 0011 	stmia.w	r2, {r0, r4}
 8026f38:	9113      	str	r1, [sp, #76]	; 0x4c
 8026f3a:	9312      	str	r3, [sp, #72]	; 0x48
 8026f3c:	dde1      	ble.n	8026f02 <_svfiprintf_r+0x7a6>
 8026f3e:	4640      	mov	r0, r8
 8026f40:	4659      	mov	r1, fp
 8026f42:	aa11      	add	r2, sp, #68	; 0x44
 8026f44:	f7ff fb8a 	bl	802665c <__ssprint_r>
 8026f48:	2800      	cmp	r0, #0
 8026f4a:	d169      	bne.n	8027020 <_svfiprintf_r+0x8c4>
 8026f4c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8026f4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8026f50:	aa1e      	add	r2, sp, #120	; 0x78
 8026f52:	e7d7      	b.n	8026f04 <_svfiprintf_r+0x7a8>
 8026f54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8026f56:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 8027044 <_svfiprintf_r+0x8e8>
 8026f5a:	1c5c      	adds	r4, r3, #1
 8026f5c:	1871      	adds	r1, r6, r1
 8026f5e:	2c07      	cmp	r4, #7
 8026f60:	f8c2 a000 	str.w	sl, [r2]
 8026f64:	6056      	str	r6, [r2, #4]
 8026f66:	9113      	str	r1, [sp, #76]	; 0x4c
 8026f68:	9412      	str	r4, [sp, #72]	; 0x48
 8026f6a:	dd07      	ble.n	8026f7c <_svfiprintf_r+0x820>
 8026f6c:	9805      	ldr	r0, [sp, #20]
 8026f6e:	9903      	ldr	r1, [sp, #12]
 8026f70:	aa11      	add	r2, sp, #68	; 0x44
 8026f72:	f7ff fb73 	bl	802665c <__ssprint_r>
 8026f76:	2800      	cmp	r0, #0
 8026f78:	d152      	bne.n	8027020 <_svfiprintf_r+0x8c4>
 8026f7a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8026f7c:	9a07      	ldr	r2, [sp, #28]
 8026f7e:	9808      	ldr	r0, [sp, #32]
 8026f80:	4287      	cmp	r7, r0
 8026f82:	bfac      	ite	ge
 8026f84:	19d2      	addge	r2, r2, r7
 8026f86:	1812      	addlt	r2, r2, r0
 8026f88:	9207      	str	r2, [sp, #28]
 8026f8a:	2900      	cmp	r1, #0
 8026f8c:	f040 80d5 	bne.w	802713a <_svfiprintf_r+0x9de>
 8026f90:	f899 2000 	ldrb.w	r2, [r9]
 8026f94:	2600      	movs	r6, #0
 8026f96:	9612      	str	r6, [sp, #72]	; 0x48
 8026f98:	ac1e      	add	r4, sp, #120	; 0x78
 8026f9a:	2a00      	cmp	r2, #0
 8026f9c:	f47f abfd 	bne.w	802679a <_svfiprintf_r+0x3e>
 8026fa0:	464e      	mov	r6, r9
 8026fa2:	e41a      	b.n	80267da <_svfiprintf_r+0x7e>
 8026fa4:	4640      	mov	r0, r8
 8026fa6:	4659      	mov	r1, fp
 8026fa8:	aa11      	add	r2, sp, #68	; 0x44
 8026faa:	f7ff fb57 	bl	802665c <__ssprint_r>
 8026fae:	2800      	cmp	r0, #0
 8026fb0:	d136      	bne.n	8027020 <_svfiprintf_r+0x8c4>
 8026fb2:	aa1e      	add	r2, sp, #120	; 0x78
 8026fb4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8026fb6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8026fb8:	e7b2      	b.n	8026f20 <_svfiprintf_r+0x7c4>
 8026fba:	2b01      	cmp	r3, #1
 8026fbc:	f000 8117 	beq.w	80271ee <_svfiprintf_r+0xa92>
 8026fc0:	2b02      	cmp	r3, #2
 8026fc2:	f10d 0177 	add.w	r1, sp, #119	; 0x77
 8026fc6:	f000 80f2 	beq.w	80271ae <_svfiprintf_r+0xa52>
 8026fca:	46dc      	mov	ip, fp
 8026fcc:	f04f 0a07 	mov.w	sl, #7
 8026fd0:	08f0      	lsrs	r0, r6, #3
 8026fd2:	ea06 020a 	and.w	r2, r6, sl
 8026fd6:	08fb      	lsrs	r3, r7, #3
 8026fd8:	ea40 7647 	orr.w	r6, r0, r7, lsl #29
 8026fdc:	3230      	adds	r2, #48	; 0x30
 8026fde:	461f      	mov	r7, r3
 8026fe0:	b2d0      	uxtb	r0, r2
 8026fe2:	ea56 0b07 	orrs.w	fp, r6, r7
 8026fe6:	468a      	mov	sl, r1
 8026fe8:	7008      	strb	r0, [r1, #0]
 8026fea:	f101 31ff 	add.w	r1, r1, #4294967295
 8026fee:	d1ed      	bne.n	8026fcc <_svfiprintf_r+0x870>
 8026ff0:	f018 0f01 	tst.w	r8, #1
 8026ff4:	46e3      	mov	fp, ip
 8026ff6:	4657      	mov	r7, sl
 8026ff8:	f43f ac8f 	beq.w	802691a <_svfiprintf_r+0x1be>
 8026ffc:	2830      	cmp	r0, #48	; 0x30
 8026ffe:	f43f ac8c 	beq.w	802691a <_svfiprintf_r+0x1be>
 8027002:	9801      	ldr	r0, [sp, #4]
 8027004:	2330      	movs	r3, #48	; 0x30
 8027006:	f807 3c01 	strb.w	r3, [r7, #-1]
 802700a:	1a47      	subs	r7, r0, r1
 802700c:	468a      	mov	sl, r1
 802700e:	9704      	str	r7, [sp, #16]
 8027010:	e487      	b.n	8026922 <_svfiprintf_r+0x1c6>
 8027012:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8027014:	b121      	cbz	r1, 8027020 <_svfiprintf_r+0x8c4>
 8027016:	9805      	ldr	r0, [sp, #20]
 8027018:	9903      	ldr	r1, [sp, #12]
 802701a:	aa11      	add	r2, sp, #68	; 0x44
 802701c:	f7ff fb1e 	bl	802665c <__ssprint_r>
 8027020:	9c03      	ldr	r4, [sp, #12]
 8027022:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8027026:	89a3      	ldrh	r3, [r4, #12]
 8027028:	f003 0240 	and.w	r2, r3, #64	; 0x40
 802702c:	b210      	sxth	r0, r2
 802702e:	2800      	cmp	r0, #0
 8027030:	bf18      	it	ne
 8027032:	f04f 3aff 	movne.w	sl, #4294967295
 8027036:	4650      	mov	r0, sl
 8027038:	b02f      	add	sp, #188	; 0xbc
 802703a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802703e:	bf00      	nop
 8027040:	08028380 	.word	0x08028380
 8027044:	08028390 	.word	0x08028390
 8027048:	9808      	ldr	r0, [sp, #32]
 802704a:	1bc6      	subs	r6, r0, r7
 802704c:	2e00      	cmp	r6, #0
 802704e:	f77f aea1 	ble.w	8026d94 <_svfiprintf_r+0x638>
 8027052:	2e10      	cmp	r6, #16
 8027054:	f340 8242 	ble.w	80274dc <_svfiprintf_r+0xd80>
 8027058:	f04f 0b10 	mov.w	fp, #16
 802705c:	3201      	adds	r2, #1
 802705e:	48a8      	ldr	r0, [pc, #672]	; (8027300 <_svfiprintf_r+0xba4>)
 8027060:	9212      	str	r2, [sp, #72]	; 0x48
 8027062:	f1a6 0311 	sub.w	r3, r6, #17
 8027066:	4459      	add	r1, fp
 8027068:	2a07      	cmp	r2, #7
 802706a:	e884 0820 	stmia.w	r4, {r5, fp}
 802706e:	9113      	str	r1, [sp, #76]	; 0x4c
 8027070:	9006      	str	r0, [sp, #24]
 8027072:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8027076:	f300 81ae 	bgt.w	80273d6 <_svfiprintf_r+0xc7a>
 802707a:	3408      	adds	r4, #8
 802707c:	3e10      	subs	r6, #16
 802707e:	2e10      	cmp	r6, #16
 8027080:	dd44      	ble.n	802710c <_svfiprintf_r+0x9b0>
 8027082:	b163      	cbz	r3, 802709e <_svfiprintf_r+0x942>
 8027084:	3201      	adds	r2, #1
 8027086:	3110      	adds	r1, #16
 8027088:	2a07      	cmp	r2, #7
 802708a:	e884 0820 	stmia.w	r4, {r5, fp}
 802708e:	9113      	str	r1, [sp, #76]	; 0x4c
 8027090:	9212      	str	r2, [sp, #72]	; 0x48
 8027092:	f300 81ae 	bgt.w	80273f2 <_svfiprintf_r+0xc96>
 8027096:	3408      	adds	r4, #8
 8027098:	3e10      	subs	r6, #16
 802709a:	2e10      	cmp	r6, #16
 802709c:	dd36      	ble.n	802710c <_svfiprintf_r+0x9b0>
 802709e:	970a      	str	r7, [sp, #40]	; 0x28
 80270a0:	4613      	mov	r3, r2
 80270a2:	9f03      	ldr	r7, [sp, #12]
 80270a4:	4622      	mov	r2, r4
 80270a6:	9c05      	ldr	r4, [sp, #20]
 80270a8:	e00d      	b.n	80270c6 <_svfiprintf_r+0x96a>
 80270aa:	3208      	adds	r2, #8
 80270ac:	1c43      	adds	r3, r0, #1
 80270ae:	3110      	adds	r1, #16
 80270b0:	3e10      	subs	r6, #16
 80270b2:	2b07      	cmp	r3, #7
 80270b4:	e882 0820 	stmia.w	r2, {r5, fp}
 80270b8:	9113      	str	r1, [sp, #76]	; 0x4c
 80270ba:	9312      	str	r3, [sp, #72]	; 0x48
 80270bc:	dc16      	bgt.n	80270ec <_svfiprintf_r+0x990>
 80270be:	3e10      	subs	r6, #16
 80270c0:	3208      	adds	r2, #8
 80270c2:	2e10      	cmp	r6, #16
 80270c4:	dd1f      	ble.n	8027106 <_svfiprintf_r+0x9aa>
 80270c6:	1c58      	adds	r0, r3, #1
 80270c8:	3110      	adds	r1, #16
 80270ca:	2807      	cmp	r0, #7
 80270cc:	9113      	str	r1, [sp, #76]	; 0x4c
 80270ce:	9012      	str	r0, [sp, #72]	; 0x48
 80270d0:	e882 0820 	stmia.w	r2, {r5, fp}
 80270d4:	dde9      	ble.n	80270aa <_svfiprintf_r+0x94e>
 80270d6:	4620      	mov	r0, r4
 80270d8:	4639      	mov	r1, r7
 80270da:	aa11      	add	r2, sp, #68	; 0x44
 80270dc:	f7ff fabe 	bl	802665c <__ssprint_r>
 80270e0:	2800      	cmp	r0, #0
 80270e2:	d19d      	bne.n	8027020 <_svfiprintf_r+0x8c4>
 80270e4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80270e6:	9812      	ldr	r0, [sp, #72]	; 0x48
 80270e8:	aa1e      	add	r2, sp, #120	; 0x78
 80270ea:	e7df      	b.n	80270ac <_svfiprintf_r+0x950>
 80270ec:	4620      	mov	r0, r4
 80270ee:	4639      	mov	r1, r7
 80270f0:	aa11      	add	r2, sp, #68	; 0x44
 80270f2:	f7ff fab3 	bl	802665c <__ssprint_r>
 80270f6:	2800      	cmp	r0, #0
 80270f8:	d192      	bne.n	8027020 <_svfiprintf_r+0x8c4>
 80270fa:	3e10      	subs	r6, #16
 80270fc:	2e10      	cmp	r6, #16
 80270fe:	aa1e      	add	r2, sp, #120	; 0x78
 8027100:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8027102:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8027104:	dcdf      	bgt.n	80270c6 <_svfiprintf_r+0x96a>
 8027106:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8027108:	4614      	mov	r4, r2
 802710a:	461a      	mov	r2, r3
 802710c:	3201      	adds	r2, #1
 802710e:	9b06      	ldr	r3, [sp, #24]
 8027110:	9212      	str	r2, [sp, #72]	; 0x48
 8027112:	1989      	adds	r1, r1, r6
 8027114:	2a07      	cmp	r2, #7
 8027116:	e884 0048 	stmia.w	r4, {r3, r6}
 802711a:	9113      	str	r1, [sp, #76]	; 0x4c
 802711c:	f300 8175 	bgt.w	802740a <_svfiprintf_r+0xcae>
 8027120:	3408      	adds	r4, #8
 8027122:	e637      	b.n	8026d94 <_svfiprintf_r+0x638>
 8027124:	9805      	ldr	r0, [sp, #20]
 8027126:	9903      	ldr	r1, [sp, #12]
 8027128:	aa11      	add	r2, sp, #68	; 0x44
 802712a:	f7ff fa97 	bl	802665c <__ssprint_r>
 802712e:	2800      	cmp	r0, #0
 8027130:	f47f af76 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 8027134:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8027136:	aa1e      	add	r2, sp, #120	; 0x78
 8027138:	e6a8      	b.n	8026e8c <_svfiprintf_r+0x730>
 802713a:	9805      	ldr	r0, [sp, #20]
 802713c:	9903      	ldr	r1, [sp, #12]
 802713e:	aa11      	add	r2, sp, #68	; 0x44
 8027140:	f7ff fa8c 	bl	802665c <__ssprint_r>
 8027144:	2800      	cmp	r0, #0
 8027146:	f43f af23 	beq.w	8026f90 <_svfiprintf_r+0x834>
 802714a:	e769      	b.n	8027020 <_svfiprintf_r+0x8c4>
 802714c:	9805      	ldr	r0, [sp, #20]
 802714e:	9903      	ldr	r1, [sp, #12]
 8027150:	9300      	str	r3, [sp, #0]
 8027152:	aa11      	add	r2, sp, #68	; 0x44
 8027154:	f7ff fa82 	bl	802665c <__ssprint_r>
 8027158:	9b00      	ldr	r3, [sp, #0]
 802715a:	2800      	cmp	r0, #0
 802715c:	f47f af60 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 8027160:	ac1e      	add	r4, sp, #120	; 0x78
 8027162:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8027164:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8027166:	e631      	b.n	8026dcc <_svfiprintf_r+0x670>
 8027168:	9805      	ldr	r0, [sp, #20]
 802716a:	9903      	ldr	r1, [sp, #12]
 802716c:	aa11      	add	r2, sp, #68	; 0x44
 802716e:	f7ff fa75 	bl	802665c <__ssprint_r>
 8027172:	2800      	cmp	r0, #0
 8027174:	f47f af54 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 8027178:	ac1e      	add	r4, sp, #120	; 0x78
 802717a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802717c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802717e:	e633      	b.n	8026de8 <_svfiprintf_r+0x68c>
 8027180:	9805      	ldr	r0, [sp, #20]
 8027182:	9903      	ldr	r1, [sp, #12]
 8027184:	aa11      	add	r2, sp, #68	; 0x44
 8027186:	f7ff fa69 	bl	802665c <__ssprint_r>
 802718a:	2800      	cmp	r0, #0
 802718c:	f47f af48 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 8027190:	ac1e      	add	r4, sp, #120	; 0x78
 8027192:	f7ff bb1f 	b.w	80267d4 <_svfiprintf_r+0x78>
 8027196:	9805      	ldr	r0, [sp, #20]
 8027198:	9903      	ldr	r1, [sp, #12]
 802719a:	aa11      	add	r2, sp, #68	; 0x44
 802719c:	f7ff fa5e 	bl	802665c <__ssprint_r>
 80271a0:	2800      	cmp	r0, #0
 80271a2:	f47f af3d 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 80271a6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80271a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80271aa:	ac1e      	add	r4, sp, #120	; 0x78
 80271ac:	e661      	b.n	8026e72 <_svfiprintf_r+0x716>
 80271ae:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80271b0:	f8cd b010 	str.w	fp, [sp, #16]
 80271b4:	f04f 0b0f 	mov.w	fp, #15
 80271b8:	ea06 020b 	and.w	r2, r6, fp
 80271bc:	1883      	adds	r3, r0, r2
 80271be:	0936      	lsrs	r6, r6, #4
 80271c0:	ea46 7207 	orr.w	r2, r6, r7, lsl #28
 80271c4:	ea4f 1c17 	mov.w	ip, r7, lsr #4
 80271c8:	468a      	mov	sl, r1
 80271ca:	4616      	mov	r6, r2
 80271cc:	7819      	ldrb	r1, [r3, #0]
 80271ce:	4667      	mov	r7, ip
 80271d0:	ea56 0b07 	orrs.w	fp, r6, r7
 80271d4:	f88a 1000 	strb.w	r1, [sl]
 80271d8:	f10a 31ff 	add.w	r1, sl, #4294967295
 80271dc:	d1ea      	bne.n	80271b4 <_svfiprintf_r+0xa58>
 80271de:	9f01      	ldr	r7, [sp, #4]
 80271e0:	f8dd b010 	ldr.w	fp, [sp, #16]
 80271e4:	ebca 0007 	rsb	r0, sl, r7
 80271e8:	9004      	str	r0, [sp, #16]
 80271ea:	f7ff bb9a 	b.w	8026922 <_svfiprintf_r+0x1c6>
 80271ee:	2f00      	cmp	r7, #0
 80271f0:	bf08      	it	eq
 80271f2:	2e0a      	cmpeq	r6, #10
 80271f4:	f0c0 8092 	bcc.w	802731c <_svfiprintf_r+0xbc0>
 80271f8:	f10d 0377 	add.w	r3, sp, #119	; 0x77
 80271fc:	9404      	str	r4, [sp, #16]
 80271fe:	461c      	mov	r4, r3
 8027200:	4630      	mov	r0, r6
 8027202:	4639      	mov	r1, r7
 8027204:	220a      	movs	r2, #10
 8027206:	2300      	movs	r3, #0
 8027208:	f000 f9c0 	bl	802758c <__aeabi_uldivmod>
 802720c:	3230      	adds	r2, #48	; 0x30
 802720e:	7022      	strb	r2, [r4, #0]
 8027210:	4630      	mov	r0, r6
 8027212:	4639      	mov	r1, r7
 8027214:	220a      	movs	r2, #10
 8027216:	2300      	movs	r3, #0
 8027218:	f000 f9b8 	bl	802758c <__aeabi_uldivmod>
 802721c:	4606      	mov	r6, r0
 802721e:	460f      	mov	r7, r1
 8027220:	ea56 0007 	orrs.w	r0, r6, r7
 8027224:	46a2      	mov	sl, r4
 8027226:	f104 34ff 	add.w	r4, r4, #4294967295
 802722a:	d1e9      	bne.n	8027200 <_svfiprintf_r+0xaa4>
 802722c:	9a01      	ldr	r2, [sp, #4]
 802722e:	9c04      	ldr	r4, [sp, #16]
 8027230:	ebca 0102 	rsb	r1, sl, r2
 8027234:	9104      	str	r1, [sp, #16]
 8027236:	f7ff bb74 	b.w	8026922 <_svfiprintf_r+0x1c6>
 802723a:	9805      	ldr	r0, [sp, #20]
 802723c:	9903      	ldr	r1, [sp, #12]
 802723e:	aa11      	add	r2, sp, #68	; 0x44
 8027240:	f7ff fa0c 	bl	802665c <__ssprint_r>
 8027244:	2800      	cmp	r0, #0
 8027246:	f47f aeeb 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 802724a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802724c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802724e:	ac1e      	add	r4, sp, #120	; 0x78
 8027250:	e58e      	b.n	8026d70 <_svfiprintf_r+0x614>
 8027252:	9805      	ldr	r0, [sp, #20]
 8027254:	9903      	ldr	r1, [sp, #12]
 8027256:	aa11      	add	r2, sp, #68	; 0x44
 8027258:	f7ff fa00 	bl	802665c <__ssprint_r>
 802725c:	2800      	cmp	r0, #0
 802725e:	f47f aedf 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 8027262:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8027264:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8027266:	ac1e      	add	r4, sp, #120	; 0x78
 8027268:	e590      	b.n	8026d8c <_svfiprintf_r+0x630>
 802726a:	9805      	ldr	r0, [sp, #20]
 802726c:	9903      	ldr	r1, [sp, #12]
 802726e:	9300      	str	r3, [sp, #0]
 8027270:	aa11      	add	r2, sp, #68	; 0x44
 8027272:	f7ff f9f3 	bl	802665c <__ssprint_r>
 8027276:	9b00      	ldr	r3, [sp, #0]
 8027278:	2800      	cmp	r0, #0
 802727a:	f47f aed1 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 802727e:	ac1e      	add	r4, sp, #120	; 0x78
 8027280:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8027282:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8027284:	e42a      	b.n	8026adc <_svfiprintf_r+0x380>
 8027286:	9805      	ldr	r0, [sp, #20]
 8027288:	9903      	ldr	r1, [sp, #12]
 802728a:	aa11      	add	r2, sp, #68	; 0x44
 802728c:	f7ff f9e6 	bl	802665c <__ssprint_r>
 8027290:	2800      	cmp	r0, #0
 8027292:	f47f aec5 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 8027296:	ac1e      	add	r4, sp, #120	; 0x78
 8027298:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802729a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802729c:	e433      	b.n	8026b06 <_svfiprintf_r+0x3aa>
 802729e:	9802      	ldr	r0, [sp, #8]
 80272a0:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 80272a4:	9004      	str	r0, [sp, #16]
 80272a6:	f7ff bb3c 	b.w	8026922 <_svfiprintf_r+0x1c6>
 80272aa:	f018 0f10 	tst.w	r8, #16
 80272ae:	d152      	bne.n	8027356 <_svfiprintf_r+0xbfa>
 80272b0:	f018 0f40 	tst.w	r8, #64	; 0x40
 80272b4:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 80272b8:	f000 80c1 	beq.w	802743e <_svfiprintf_r+0xce2>
 80272bc:	465a      	mov	r2, fp
 80272be:	1d11      	adds	r1, r2, #4
 80272c0:	f8bb 6000 	ldrh.w	r6, [fp]
 80272c4:	9109      	str	r1, [sp, #36]	; 0x24
 80272c6:	2301      	movs	r3, #1
 80272c8:	2700      	movs	r7, #0
 80272ca:	f7ff bb09 	b.w	80268e0 <_svfiprintf_r+0x184>
 80272ce:	9805      	ldr	r0, [sp, #20]
 80272d0:	9903      	ldr	r1, [sp, #12]
 80272d2:	aa11      	add	r2, sp, #68	; 0x44
 80272d4:	f7ff f9c2 	bl	802665c <__ssprint_r>
 80272d8:	2800      	cmp	r0, #0
 80272da:	f47f aea1 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 80272de:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80272e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80272e2:	ac1e      	add	r4, sp, #120	; 0x78
 80272e4:	e534      	b.n	8026d50 <_svfiprintf_r+0x5f4>
 80272e6:	f018 0710 	ands.w	r7, r8, #16
 80272ea:	d040      	beq.n	802736e <_svfiprintf_r+0xc12>
 80272ec:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80272f0:	4651      	mov	r1, sl
 80272f2:	1d08      	adds	r0, r1, #4
 80272f4:	f8da 6000 	ldr.w	r6, [sl]
 80272f8:	9009      	str	r0, [sp, #36]	; 0x24
 80272fa:	2700      	movs	r7, #0
 80272fc:	f7ff baf0 	b.w	80268e0 <_svfiprintf_r+0x184>
 8027300:	08028380 	.word	0x08028380
 8027304:	9805      	ldr	r0, [sp, #20]
 8027306:	9903      	ldr	r1, [sp, #12]
 8027308:	aa11      	add	r2, sp, #68	; 0x44
 802730a:	f7ff f9a7 	bl	802665c <__ssprint_r>
 802730e:	2800      	cmp	r0, #0
 8027310:	f47f ae86 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 8027314:	aa1e      	add	r2, sp, #120	; 0x78
 8027316:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8027318:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802731a:	e5d6      	b.n	8026eca <_svfiprintf_r+0x76e>
 802731c:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 8027320:	3630      	adds	r6, #48	; 0x30
 8027322:	f80a 6d41 	strb.w	r6, [sl, #-65]!
 8027326:	9f01      	ldr	r7, [sp, #4]
 8027328:	ebca 0007 	rsb	r0, sl, r7
 802732c:	9004      	str	r0, [sp, #16]
 802732e:	f7ff baf8 	b.w	8026922 <_svfiprintf_r+0x1c6>
 8027332:	f899 3000 	ldrb.w	r3, [r9]
 8027336:	9109      	str	r1, [sp, #36]	; 0x24
 8027338:	f7ff ba5f 	b.w	80267fa <_svfiprintf_r+0x9e>
 802733c:	9b02      	ldr	r3, [sp, #8]
 802733e:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 8027342:	9304      	str	r3, [sp, #16]
 8027344:	f7ff baed 	b.w	8026922 <_svfiprintf_r+0x1c6>
 8027348:	f018 0f40 	tst.w	r8, #64	; 0x40
 802734c:	f43f ac8c 	beq.w	8026c68 <_svfiprintf_r+0x50c>
 8027350:	f9bb 6000 	ldrsh.w	r6, [fp]
 8027354:	e48a      	b.n	8026c6c <_svfiprintf_r+0x510>
 8027356:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 802735a:	f8da 7000 	ldr.w	r7, [sl]
 802735e:	4650      	mov	r0, sl
 8027360:	1d03      	adds	r3, r0, #4
 8027362:	463e      	mov	r6, r7
 8027364:	9309      	str	r3, [sp, #36]	; 0x24
 8027366:	2700      	movs	r7, #0
 8027368:	2301      	movs	r3, #1
 802736a:	f7ff bab9 	b.w	80268e0 <_svfiprintf_r+0x184>
 802736e:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8027372:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8027376:	bf0c      	ite	eq
 8027378:	f8db 7000 	ldreq.w	r7, [fp]
 802737c:	f8bb 6000 	ldrhne.w	r6, [fp]
 8027380:	4658      	mov	r0, fp
 8027382:	bf14      	ite	ne
 8027384:	463b      	movne	r3, r7
 8027386:	463e      	moveq	r6, r7
 8027388:	1d02      	adds	r2, r0, #4
 802738a:	2700      	movs	r7, #0
 802738c:	9209      	str	r2, [sp, #36]	; 0x24
 802738e:	f7ff baa7 	b.w	80268e0 <_svfiprintf_r+0x184>
 8027392:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8027396:	4652      	mov	r2, sl
 8027398:	1d11      	adds	r1, r2, #4
 802739a:	f8da 6000 	ldr.w	r6, [sl]
 802739e:	9109      	str	r1, [sp, #36]	; 0x24
 80273a0:	2700      	movs	r7, #0
 80273a2:	e40f      	b.n	8026bc4 <_svfiprintf_r+0x468>
 80273a4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 80273a8:	9a07      	ldr	r2, [sp, #28]
 80273aa:	f8dc 3000 	ldr.w	r3, [ip]
 80273ae:	4661      	mov	r1, ip
 80273b0:	17d0      	asrs	r0, r2, #31
 80273b2:	1d0e      	adds	r6, r1, #4
 80273b4:	601a      	str	r2, [r3, #0]
 80273b6:	6058      	str	r0, [r3, #4]
 80273b8:	9609      	str	r6, [sp, #36]	; 0x24
 80273ba:	f7ff b9e9 	b.w	8026790 <_svfiprintf_r+0x34>
 80273be:	9805      	ldr	r0, [sp, #20]
 80273c0:	9903      	ldr	r1, [sp, #12]
 80273c2:	aa11      	add	r2, sp, #68	; 0x44
 80273c4:	f7ff f94a 	bl	802665c <__ssprint_r>
 80273c8:	2800      	cmp	r0, #0
 80273ca:	f47f ae29 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 80273ce:	aa1e      	add	r2, sp, #120	; 0x78
 80273d0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80273d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80273d4:	e58d      	b.n	8026ef2 <_svfiprintf_r+0x796>
 80273d6:	9805      	ldr	r0, [sp, #20]
 80273d8:	9903      	ldr	r1, [sp, #12]
 80273da:	9300      	str	r3, [sp, #0]
 80273dc:	aa11      	add	r2, sp, #68	; 0x44
 80273de:	f7ff f93d 	bl	802665c <__ssprint_r>
 80273e2:	9b00      	ldr	r3, [sp, #0]
 80273e4:	2800      	cmp	r0, #0
 80273e6:	f47f ae1b 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 80273ea:	ac1e      	add	r4, sp, #120	; 0x78
 80273ec:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80273ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80273f0:	e644      	b.n	802707c <_svfiprintf_r+0x920>
 80273f2:	9805      	ldr	r0, [sp, #20]
 80273f4:	9903      	ldr	r1, [sp, #12]
 80273f6:	aa11      	add	r2, sp, #68	; 0x44
 80273f8:	f7ff f930 	bl	802665c <__ssprint_r>
 80273fc:	2800      	cmp	r0, #0
 80273fe:	f47f ae0f 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 8027402:	ac1e      	add	r4, sp, #120	; 0x78
 8027404:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8027406:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8027408:	e646      	b.n	8027098 <_svfiprintf_r+0x93c>
 802740a:	9805      	ldr	r0, [sp, #20]
 802740c:	9903      	ldr	r1, [sp, #12]
 802740e:	aa11      	add	r2, sp, #68	; 0x44
 8027410:	f7ff f924 	bl	802665c <__ssprint_r>
 8027414:	2800      	cmp	r0, #0
 8027416:	f47f ae03 	bne.w	8027020 <_svfiprintf_r+0x8c4>
 802741a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802741c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802741e:	ac1e      	add	r4, sp, #120	; 0x78
 8027420:	e4b8      	b.n	8026d94 <_svfiprintf_r+0x638>
 8027422:	9300      	str	r3, [sp, #0]
 8027424:	f7fb f848 	bl	80224b8 <strlen>
 8027428:	9004      	str	r0, [sp, #16]
 802742a:	9800      	ldr	r0, [sp, #0]
 802742c:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 8027430:	9009      	str	r0, [sp, #36]	; 0x24
 8027432:	9602      	str	r6, [sp, #8]
 8027434:	f7ff ba75 	b.w	8026922 <_svfiprintf_r+0x1c6>
 8027438:	483d      	ldr	r0, [pc, #244]	; (8027530 <_svfiprintf_r+0xdd4>)
 802743a:	9002      	str	r0, [sp, #8]
 802743c:	e50e      	b.n	8026e5c <_svfiprintf_r+0x700>
 802743e:	f8db 1000 	ldr.w	r1, [fp]
 8027442:	4658      	mov	r0, fp
 8027444:	1d03      	adds	r3, r0, #4
 8027446:	9309      	str	r3, [sp, #36]	; 0x24
 8027448:	460e      	mov	r6, r1
 802744a:	2700      	movs	r7, #0
 802744c:	2301      	movs	r3, #1
 802744e:	f7ff ba47 	b.w	80268e0 <_svfiprintf_r+0x184>
 8027452:	f8db 7000 	ldr.w	r7, [fp]
 8027456:	465a      	mov	r2, fp
 8027458:	1d11      	adds	r1, r2, #4
 802745a:	463e      	mov	r6, r7
 802745c:	9109      	str	r1, [sp, #36]	; 0x24
 802745e:	2700      	movs	r7, #0
 8027460:	f7ff bbb0 	b.w	8026bc4 <_svfiprintf_r+0x468>
 8027464:	f018 0f40 	tst.w	r8, #64	; 0x40
 8027468:	d028      	beq.n	80274bc <_svfiprintf_r+0xd60>
 802746a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 802746e:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8027472:	f8da 1000 	ldr.w	r1, [sl]
 8027476:	4656      	mov	r6, sl
 8027478:	1d32      	adds	r2, r6, #4
 802747a:	9209      	str	r2, [sp, #36]	; 0x24
 802747c:	f8a1 c000 	strh.w	ip, [r1]
 8027480:	f7ff b986 	b.w	8026790 <_svfiprintf_r+0x34>
 8027484:	9802      	ldr	r0, [sp, #8]
 8027486:	9309      	str	r3, [sp, #36]	; 0x24
 8027488:	2806      	cmp	r0, #6
 802748a:	bf28      	it	cs
 802748c:	2006      	movcs	r0, #6
 802748e:	9004      	str	r0, [sp, #16]
 8027490:	ea20 77e0 	bic.w	r7, r0, r0, asr #31
 8027494:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 8027538 <_svfiprintf_r+0xddc>
 8027498:	f7ff baef 	b.w	8026a7a <_svfiprintf_r+0x31e>
 802749c:	2140      	movs	r1, #64	; 0x40
 802749e:	9200      	str	r2, [sp, #0]
 80274a0:	f7f2 fcde 	bl	8019e60 <_malloc_r>
 80274a4:	9a00      	ldr	r2, [sp, #0]
 80274a6:	6020      	str	r0, [r4, #0]
 80274a8:	6120      	str	r0, [r4, #16]
 80274aa:	2800      	cmp	r0, #0
 80274ac:	d037      	beq.n	802751e <_svfiprintf_r+0xdc2>
 80274ae:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80274b2:	2040      	movs	r0, #64	; 0x40
 80274b4:	f8cb 0014 	str.w	r0, [fp, #20]
 80274b8:	f7ff b960 	b.w	802677c <_svfiprintf_r+0x20>
 80274bc:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 80274c0:	9b07      	ldr	r3, [sp, #28]
 80274c2:	f8db 6000 	ldr.w	r6, [fp]
 80274c6:	465a      	mov	r2, fp
 80274c8:	1d10      	adds	r0, r2, #4
 80274ca:	9009      	str	r0, [sp, #36]	; 0x24
 80274cc:	6033      	str	r3, [r6, #0]
 80274ce:	f7ff b95f 	b.w	8026790 <_svfiprintf_r+0x34>
 80274d2:	4b18      	ldr	r3, [pc, #96]	; (8027534 <_svfiprintf_r+0xdd8>)
 80274d4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80274d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80274d8:	930c      	str	r3, [sp, #48]	; 0x30
 80274da:	e425      	b.n	8026d28 <_svfiprintf_r+0x5cc>
 80274dc:	4b14      	ldr	r3, [pc, #80]	; (8027530 <_svfiprintf_r+0xdd4>)
 80274de:	9306      	str	r3, [sp, #24]
 80274e0:	e614      	b.n	802710c <_svfiprintf_r+0x9b0>
 80274e2:	2000      	movs	r0, #0
 80274e4:	46b1      	mov	r9, r6
 80274e6:	9002      	str	r0, [sp, #8]
 80274e8:	f7ff b989 	b.w	80267fe <_svfiprintf_r+0xa2>
 80274ec:	9f02      	ldr	r7, [sp, #8]
 80274ee:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 80274f2:	9109      	str	r1, [sp, #36]	; 0x24
 80274f4:	9704      	str	r7, [sp, #16]
 80274f6:	9002      	str	r0, [sp, #8]
 80274f8:	f7ff ba13 	b.w	8026922 <_svfiprintf_r+0x1c6>
 80274fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80274fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8027500:	6818      	ldr	r0, [r3, #0]
 8027502:	f899 3001 	ldrb.w	r3, [r9, #1]
 8027506:	9002      	str	r0, [sp, #8]
 8027508:	3104      	adds	r1, #4
 802750a:	2800      	cmp	r0, #0
 802750c:	9109      	str	r1, [sp, #36]	; 0x24
 802750e:	46b1      	mov	r9, r6
 8027510:	f6bf a973 	bge.w	80267fa <_svfiprintf_r+0x9e>
 8027514:	f04f 30ff 	mov.w	r0, #4294967295
 8027518:	9002      	str	r0, [sp, #8]
 802751a:	f7ff b96e 	b.w	80267fa <_svfiprintf_r+0x9e>
 802751e:	f8dd a014 	ldr.w	sl, [sp, #20]
 8027522:	210c      	movs	r1, #12
 8027524:	f8ca 1000 	str.w	r1, [sl]
 8027528:	f04f 30ff 	mov.w	r0, #4294967295
 802752c:	e584      	b.n	8027038 <_svfiprintf_r+0x8dc>
 802752e:	bf00      	nop
 8027530:	08028380 	.word	0x08028380
 8027534:	08028390 	.word	0x08028390
 8027538:	08028210 	.word	0x08028210

0802753c <__aeabi_d2iz>:
 802753c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8027540:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8027544:	d215      	bcs.n	8027572 <__aeabi_d2iz+0x36>
 8027546:	d511      	bpl.n	802756c <__aeabi_d2iz+0x30>
 8027548:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 802754c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8027550:	d912      	bls.n	8027578 <__aeabi_d2iz+0x3c>
 8027552:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8027556:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802755a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 802755e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8027562:	fa23 f002 	lsr.w	r0, r3, r2
 8027566:	bf18      	it	ne
 8027568:	4240      	negne	r0, r0
 802756a:	4770      	bx	lr
 802756c:	f04f 0000 	mov.w	r0, #0
 8027570:	4770      	bx	lr
 8027572:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8027576:	d105      	bne.n	8027584 <__aeabi_d2iz+0x48>
 8027578:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 802757c:	bf08      	it	eq
 802757e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8027582:	4770      	bx	lr
 8027584:	f04f 0000 	mov.w	r0, #0
 8027588:	4770      	bx	lr
 802758a:	bf00      	nop

0802758c <__aeabi_uldivmod>:
 802758c:	b94b      	cbnz	r3, 80275a2 <__aeabi_uldivmod+0x16>
 802758e:	b942      	cbnz	r2, 80275a2 <__aeabi_uldivmod+0x16>
 8027590:	2900      	cmp	r1, #0
 8027592:	bf08      	it	eq
 8027594:	2800      	cmpeq	r0, #0
 8027596:	d002      	beq.n	802759e <__aeabi_uldivmod+0x12>
 8027598:	f04f 31ff 	mov.w	r1, #4294967295
 802759c:	4608      	mov	r0, r1
 802759e:	f000 b837 	b.w	8027610 <__aeabi_idiv0>
 80275a2:	b082      	sub	sp, #8
 80275a4:	46ec      	mov	ip, sp
 80275a6:	e92d 5000 	stmdb	sp!, {ip, lr}
 80275aa:	f000 f81b 	bl	80275e4 <__gnu_uldivmod_helper>
 80275ae:	f8dd e004 	ldr.w	lr, [sp, #4]
 80275b2:	b002      	add	sp, #8
 80275b4:	bc0c      	pop	{r2, r3}
 80275b6:	4770      	bx	lr

080275b8 <__gnu_ldivmod_helper>:
 80275b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80275ba:	4616      	mov	r6, r2
 80275bc:	4604      	mov	r4, r0
 80275be:	460d      	mov	r5, r1
 80275c0:	461f      	mov	r7, r3
 80275c2:	f000 f827 	bl	8027614 <__divdi3>
 80275c6:	fb06 f301 	mul.w	r3, r6, r1
 80275ca:	fb00 3707 	mla	r7, r0, r7, r3
 80275ce:	fba6 2300 	umull	r2, r3, r6, r0
 80275d2:	18fb      	adds	r3, r7, r3
 80275d4:	1aa2      	subs	r2, r4, r2
 80275d6:	eb65 0303 	sbc.w	r3, r5, r3
 80275da:	9c06      	ldr	r4, [sp, #24]
 80275dc:	e9c4 2300 	strd	r2, r3, [r4]
 80275e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80275e2:	bf00      	nop

080275e4 <__gnu_uldivmod_helper>:
 80275e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80275e6:	4616      	mov	r6, r2
 80275e8:	4604      	mov	r4, r0
 80275ea:	460d      	mov	r5, r1
 80275ec:	461f      	mov	r7, r3
 80275ee:	f000 f96f 	bl	80278d0 <__udivdi3>
 80275f2:	fb00 f707 	mul.w	r7, r0, r7
 80275f6:	fba0 2306 	umull	r2, r3, r0, r6
 80275fa:	fb06 7701 	mla	r7, r6, r1, r7
 80275fe:	18fb      	adds	r3, r7, r3
 8027600:	1aa2      	subs	r2, r4, r2
 8027602:	eb65 0303 	sbc.w	r3, r5, r3
 8027606:	9c06      	ldr	r4, [sp, #24]
 8027608:	e9c4 2300 	strd	r2, r3, [r4]
 802760c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802760e:	bf00      	nop

08027610 <__aeabi_idiv0>:
 8027610:	4770      	bx	lr
 8027612:	bf00      	nop

08027614 <__divdi3>:
 8027614:	2900      	cmp	r1, #0
 8027616:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 802761a:	461d      	mov	r5, r3
 802761c:	f2c0 809d 	blt.w	802775a <__divdi3+0x146>
 8027620:	2400      	movs	r4, #0
 8027622:	2d00      	cmp	r5, #0
 8027624:	f2c0 8094 	blt.w	8027750 <__divdi3+0x13c>
 8027628:	4680      	mov	r8, r0
 802762a:	460f      	mov	r7, r1
 802762c:	4694      	mov	ip, r2
 802762e:	461e      	mov	r6, r3
 8027630:	bbe3      	cbnz	r3, 80276ac <__divdi3+0x98>
 8027632:	428a      	cmp	r2, r1
 8027634:	d955      	bls.n	80276e2 <__divdi3+0xce>
 8027636:	fab2 f782 	clz	r7, r2
 802763a:	b147      	cbz	r7, 802764e <__divdi3+0x3a>
 802763c:	f1c7 0520 	rsb	r5, r7, #32
 8027640:	fa20 f605 	lsr.w	r6, r0, r5
 8027644:	fa01 f107 	lsl.w	r1, r1, r7
 8027648:	40ba      	lsls	r2, r7
 802764a:	4331      	orrs	r1, r6
 802764c:	40b8      	lsls	r0, r7
 802764e:	0c17      	lsrs	r7, r2, #16
 8027650:	fbb1 f6f7 	udiv	r6, r1, r7
 8027654:	0c03      	lsrs	r3, r0, #16
 8027656:	fa1f fc82 	uxth.w	ip, r2
 802765a:	fb07 1116 	mls	r1, r7, r6, r1
 802765e:	fb0c f506 	mul.w	r5, ip, r6
 8027662:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8027666:	429d      	cmp	r5, r3
 8027668:	d908      	bls.n	802767c <__divdi3+0x68>
 802766a:	1e71      	subs	r1, r6, #1
 802766c:	189b      	adds	r3, r3, r2
 802766e:	f080 8113 	bcs.w	8027898 <__divdi3+0x284>
 8027672:	429d      	cmp	r5, r3
 8027674:	f240 8110 	bls.w	8027898 <__divdi3+0x284>
 8027678:	3e02      	subs	r6, #2
 802767a:	189b      	adds	r3, r3, r2
 802767c:	1b59      	subs	r1, r3, r5
 802767e:	fbb1 f5f7 	udiv	r5, r1, r7
 8027682:	fb07 1315 	mls	r3, r7, r5, r1
 8027686:	b280      	uxth	r0, r0
 8027688:	fb0c fc05 	mul.w	ip, ip, r5
 802768c:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
 8027690:	458c      	cmp	ip, r1
 8027692:	d907      	bls.n	80276a4 <__divdi3+0x90>
 8027694:	1e6b      	subs	r3, r5, #1
 8027696:	188a      	adds	r2, r1, r2
 8027698:	f080 8100 	bcs.w	802789c <__divdi3+0x288>
 802769c:	4594      	cmp	ip, r2
 802769e:	f240 80fd 	bls.w	802789c <__divdi3+0x288>
 80276a2:	3d02      	subs	r5, #2
 80276a4:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
 80276a8:	2500      	movs	r5, #0
 80276aa:	e003      	b.n	80276b4 <__divdi3+0xa0>
 80276ac:	428b      	cmp	r3, r1
 80276ae:	d90c      	bls.n	80276ca <__divdi3+0xb6>
 80276b0:	2500      	movs	r5, #0
 80276b2:	4629      	mov	r1, r5
 80276b4:	460a      	mov	r2, r1
 80276b6:	462b      	mov	r3, r5
 80276b8:	b114      	cbz	r4, 80276c0 <__divdi3+0xac>
 80276ba:	4252      	negs	r2, r2
 80276bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80276c0:	4610      	mov	r0, r2
 80276c2:	4619      	mov	r1, r3
 80276c4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80276c8:	4770      	bx	lr
 80276ca:	fab3 f583 	clz	r5, r3
 80276ce:	2d00      	cmp	r5, #0
 80276d0:	f040 8087 	bne.w	80277e2 <__divdi3+0x1ce>
 80276d4:	428b      	cmp	r3, r1
 80276d6:	d301      	bcc.n	80276dc <__divdi3+0xc8>
 80276d8:	4282      	cmp	r2, r0
 80276da:	d8ea      	bhi.n	80276b2 <__divdi3+0x9e>
 80276dc:	2500      	movs	r5, #0
 80276de:	2101      	movs	r1, #1
 80276e0:	e7e8      	b.n	80276b4 <__divdi3+0xa0>
 80276e2:	b912      	cbnz	r2, 80276ea <__divdi3+0xd6>
 80276e4:	2601      	movs	r6, #1
 80276e6:	fbb6 f2f2 	udiv	r2, r6, r2
 80276ea:	fab2 f682 	clz	r6, r2
 80276ee:	2e00      	cmp	r6, #0
 80276f0:	d139      	bne.n	8027766 <__divdi3+0x152>
 80276f2:	1a8e      	subs	r6, r1, r2
 80276f4:	0c13      	lsrs	r3, r2, #16
 80276f6:	fa1f fc82 	uxth.w	ip, r2
 80276fa:	2501      	movs	r5, #1
 80276fc:	fbb6 f7f3 	udiv	r7, r6, r3
 8027700:	fb03 6117 	mls	r1, r3, r7, r6
 8027704:	ea4f 4910 	mov.w	r9, r0, lsr #16
 8027708:	fb0c f807 	mul.w	r8, ip, r7
 802770c:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
 8027710:	45b0      	cmp	r8, r6
 8027712:	d906      	bls.n	8027722 <__divdi3+0x10e>
 8027714:	1e79      	subs	r1, r7, #1
 8027716:	18b6      	adds	r6, r6, r2
 8027718:	d202      	bcs.n	8027720 <__divdi3+0x10c>
 802771a:	45b0      	cmp	r8, r6
 802771c:	f200 80d3 	bhi.w	80278c6 <__divdi3+0x2b2>
 8027720:	460f      	mov	r7, r1
 8027722:	ebc8 0606 	rsb	r6, r8, r6
 8027726:	fbb6 f1f3 	udiv	r1, r6, r3
 802772a:	fb03 6311 	mls	r3, r3, r1, r6
 802772e:	b280      	uxth	r0, r0
 8027730:	fb0c fc01 	mul.w	ip, ip, r1
 8027734:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8027738:	459c      	cmp	ip, r3
 802773a:	d906      	bls.n	802774a <__divdi3+0x136>
 802773c:	1e4e      	subs	r6, r1, #1
 802773e:	189a      	adds	r2, r3, r2
 8027740:	d202      	bcs.n	8027748 <__divdi3+0x134>
 8027742:	4594      	cmp	ip, r2
 8027744:	f200 80c2 	bhi.w	80278cc <__divdi3+0x2b8>
 8027748:	4631      	mov	r1, r6
 802774a:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 802774e:	e7b1      	b.n	80276b4 <__divdi3+0xa0>
 8027750:	43e4      	mvns	r4, r4
 8027752:	4252      	negs	r2, r2
 8027754:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8027758:	e766      	b.n	8027628 <__divdi3+0x14>
 802775a:	4240      	negs	r0, r0
 802775c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8027760:	f04f 34ff 	mov.w	r4, #4294967295
 8027764:	e75d      	b.n	8027622 <__divdi3+0xe>
 8027766:	40b2      	lsls	r2, r6
 8027768:	f1c6 0920 	rsb	r9, r6, #32
 802776c:	fa21 f709 	lsr.w	r7, r1, r9
 8027770:	fa20 f509 	lsr.w	r5, r0, r9
 8027774:	0c13      	lsrs	r3, r2, #16
 8027776:	fa01 f106 	lsl.w	r1, r1, r6
 802777a:	fbb7 f8f3 	udiv	r8, r7, r3
 802777e:	ea45 0901 	orr.w	r9, r5, r1
 8027782:	fa1f fc82 	uxth.w	ip, r2
 8027786:	fb03 7718 	mls	r7, r3, r8, r7
 802778a:	ea4f 4119 	mov.w	r1, r9, lsr #16
 802778e:	fb0c f508 	mul.w	r5, ip, r8
 8027792:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 8027796:	40b0      	lsls	r0, r6
 8027798:	42bd      	cmp	r5, r7
 802779a:	d90a      	bls.n	80277b2 <__divdi3+0x19e>
 802779c:	18bf      	adds	r7, r7, r2
 802779e:	f108 36ff 	add.w	r6, r8, #4294967295
 80277a2:	f080 808e 	bcs.w	80278c2 <__divdi3+0x2ae>
 80277a6:	42bd      	cmp	r5, r7
 80277a8:	f240 808b 	bls.w	80278c2 <__divdi3+0x2ae>
 80277ac:	f1a8 0802 	sub.w	r8, r8, #2
 80277b0:	18bf      	adds	r7, r7, r2
 80277b2:	1b79      	subs	r1, r7, r5
 80277b4:	fbb1 f5f3 	udiv	r5, r1, r3
 80277b8:	fb03 1715 	mls	r7, r3, r5, r1
 80277bc:	fa1f f989 	uxth.w	r9, r9
 80277c0:	fb0c f605 	mul.w	r6, ip, r5
 80277c4:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
 80277c8:	428e      	cmp	r6, r1
 80277ca:	d906      	bls.n	80277da <__divdi3+0x1c6>
 80277cc:	1e6f      	subs	r7, r5, #1
 80277ce:	1889      	adds	r1, r1, r2
 80277d0:	d271      	bcs.n	80278b6 <__divdi3+0x2a2>
 80277d2:	428e      	cmp	r6, r1
 80277d4:	d96f      	bls.n	80278b6 <__divdi3+0x2a2>
 80277d6:	3d02      	subs	r5, #2
 80277d8:	1889      	adds	r1, r1, r2
 80277da:	1b8e      	subs	r6, r1, r6
 80277dc:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 80277e0:	e78c      	b.n	80276fc <__divdi3+0xe8>
 80277e2:	f1c5 0120 	rsb	r1, r5, #32
 80277e6:	fa22 f301 	lsr.w	r3, r2, r1
 80277ea:	fa06 f605 	lsl.w	r6, r6, r5
 80277ee:	431e      	orrs	r6, r3
 80277f0:	fa27 f201 	lsr.w	r2, r7, r1
 80277f4:	ea4f 4916 	mov.w	r9, r6, lsr #16
 80277f8:	fa07 f705 	lsl.w	r7, r7, r5
 80277fc:	fa20 f101 	lsr.w	r1, r0, r1
 8027800:	fbb2 f8f9 	udiv	r8, r2, r9
 8027804:	430f      	orrs	r7, r1
 8027806:	0c3b      	lsrs	r3, r7, #16
 8027808:	fa1f fa86 	uxth.w	sl, r6
 802780c:	fb09 2218 	mls	r2, r9, r8, r2
 8027810:	fb0a fb08 	mul.w	fp, sl, r8
 8027814:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8027818:	4593      	cmp	fp, r2
 802781a:	fa0c fc05 	lsl.w	ip, ip, r5
 802781e:	d908      	bls.n	8027832 <__divdi3+0x21e>
 8027820:	1992      	adds	r2, r2, r6
 8027822:	f108 31ff 	add.w	r1, r8, #4294967295
 8027826:	d24a      	bcs.n	80278be <__divdi3+0x2aa>
 8027828:	4593      	cmp	fp, r2
 802782a:	d948      	bls.n	80278be <__divdi3+0x2aa>
 802782c:	f1a8 0802 	sub.w	r8, r8, #2
 8027830:	1992      	adds	r2, r2, r6
 8027832:	ebcb 0302 	rsb	r3, fp, r2
 8027836:	fbb3 f1f9 	udiv	r1, r3, r9
 802783a:	fb09 3211 	mls	r2, r9, r1, r3
 802783e:	b2bf      	uxth	r7, r7
 8027840:	fb0a fa01 	mul.w	sl, sl, r1
 8027844:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
 8027848:	459a      	cmp	sl, r3
 802784a:	d906      	bls.n	802785a <__divdi3+0x246>
 802784c:	1e4a      	subs	r2, r1, #1
 802784e:	199b      	adds	r3, r3, r6
 8027850:	d233      	bcs.n	80278ba <__divdi3+0x2a6>
 8027852:	459a      	cmp	sl, r3
 8027854:	d931      	bls.n	80278ba <__divdi3+0x2a6>
 8027856:	3902      	subs	r1, #2
 8027858:	199b      	adds	r3, r3, r6
 802785a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 802785e:	0c0f      	lsrs	r7, r1, #16
 8027860:	fa1f f88c 	uxth.w	r8, ip
 8027864:	fb08 f607 	mul.w	r6, r8, r7
 8027868:	b28a      	uxth	r2, r1
 802786a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 802786e:	fb08 f802 	mul.w	r8, r8, r2
 8027872:	fb0c 6202 	mla	r2, ip, r2, r6
 8027876:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 802787a:	fb0c fc07 	mul.w	ip, ip, r7
 802787e:	4296      	cmp	r6, r2
 8027880:	bf88      	it	hi
 8027882:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
 8027886:	ebca 0303 	rsb	r3, sl, r3
 802788a:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
 802788e:	4563      	cmp	r3, ip
 8027890:	d30e      	bcc.n	80278b0 <__divdi3+0x29c>
 8027892:	d005      	beq.n	80278a0 <__divdi3+0x28c>
 8027894:	2500      	movs	r5, #0
 8027896:	e70d      	b.n	80276b4 <__divdi3+0xa0>
 8027898:	460e      	mov	r6, r1
 802789a:	e6ef      	b.n	802767c <__divdi3+0x68>
 802789c:	461d      	mov	r5, r3
 802789e:	e701      	b.n	80276a4 <__divdi3+0x90>
 80278a0:	fa1f f888 	uxth.w	r8, r8
 80278a4:	fa00 f005 	lsl.w	r0, r0, r5
 80278a8:	eb08 4502 	add.w	r5, r8, r2, lsl #16
 80278ac:	42a8      	cmp	r0, r5
 80278ae:	d2f1      	bcs.n	8027894 <__divdi3+0x280>
 80278b0:	3901      	subs	r1, #1
 80278b2:	2500      	movs	r5, #0
 80278b4:	e6fe      	b.n	80276b4 <__divdi3+0xa0>
 80278b6:	463d      	mov	r5, r7
 80278b8:	e78f      	b.n	80277da <__divdi3+0x1c6>
 80278ba:	4611      	mov	r1, r2
 80278bc:	e7cd      	b.n	802785a <__divdi3+0x246>
 80278be:	4688      	mov	r8, r1
 80278c0:	e7b7      	b.n	8027832 <__divdi3+0x21e>
 80278c2:	46b0      	mov	r8, r6
 80278c4:	e775      	b.n	80277b2 <__divdi3+0x19e>
 80278c6:	3f02      	subs	r7, #2
 80278c8:	18b6      	adds	r6, r6, r2
 80278ca:	e72a      	b.n	8027722 <__divdi3+0x10e>
 80278cc:	3902      	subs	r1, #2
 80278ce:	e73c      	b.n	802774a <__divdi3+0x136>

080278d0 <__udivdi3>:
 80278d0:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 80278d4:	4614      	mov	r4, r2
 80278d6:	4605      	mov	r5, r0
 80278d8:	460e      	mov	r6, r1
 80278da:	2b00      	cmp	r3, #0
 80278dc:	d13d      	bne.n	802795a <__udivdi3+0x8a>
 80278de:	428a      	cmp	r2, r1
 80278e0:	d949      	bls.n	8027976 <__udivdi3+0xa6>
 80278e2:	fab2 f782 	clz	r7, r2
 80278e6:	b147      	cbz	r7, 80278fa <__udivdi3+0x2a>
 80278e8:	f1c7 0120 	rsb	r1, r7, #32
 80278ec:	fa20 f201 	lsr.w	r2, r0, r1
 80278f0:	fa06 f607 	lsl.w	r6, r6, r7
 80278f4:	40bc      	lsls	r4, r7
 80278f6:	4316      	orrs	r6, r2
 80278f8:	40bd      	lsls	r5, r7
 80278fa:	0c22      	lsrs	r2, r4, #16
 80278fc:	fbb6 f0f2 	udiv	r0, r6, r2
 8027900:	0c2f      	lsrs	r7, r5, #16
 8027902:	b2a1      	uxth	r1, r4
 8027904:	fb02 6610 	mls	r6, r2, r0, r6
 8027908:	fb01 f300 	mul.w	r3, r1, r0
 802790c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8027910:	42b3      	cmp	r3, r6
 8027912:	d908      	bls.n	8027926 <__udivdi3+0x56>
 8027914:	1e47      	subs	r7, r0, #1
 8027916:	1936      	adds	r6, r6, r4
 8027918:	f080 80f8 	bcs.w	8027b0c <__udivdi3+0x23c>
 802791c:	42b3      	cmp	r3, r6
 802791e:	f240 80f5 	bls.w	8027b0c <__udivdi3+0x23c>
 8027922:	3802      	subs	r0, #2
 8027924:	1936      	adds	r6, r6, r4
 8027926:	1af6      	subs	r6, r6, r3
 8027928:	fbb6 f3f2 	udiv	r3, r6, r2
 802792c:	fb02 6213 	mls	r2, r2, r3, r6
 8027930:	b2ad      	uxth	r5, r5
 8027932:	fb01 f103 	mul.w	r1, r1, r3
 8027936:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 802793a:	4291      	cmp	r1, r2
 802793c:	d907      	bls.n	802794e <__udivdi3+0x7e>
 802793e:	1e5e      	subs	r6, r3, #1
 8027940:	1912      	adds	r2, r2, r4
 8027942:	f080 80e5 	bcs.w	8027b10 <__udivdi3+0x240>
 8027946:	4291      	cmp	r1, r2
 8027948:	f240 80e2 	bls.w	8027b10 <__udivdi3+0x240>
 802794c:	3b02      	subs	r3, #2
 802794e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8027952:	2100      	movs	r1, #0
 8027954:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8027958:	4770      	bx	lr
 802795a:	428b      	cmp	r3, r1
 802795c:	d843      	bhi.n	80279e6 <__udivdi3+0x116>
 802795e:	fab3 f483 	clz	r4, r3
 8027962:	2c00      	cmp	r4, #0
 8027964:	d142      	bne.n	80279ec <__udivdi3+0x11c>
 8027966:	428b      	cmp	r3, r1
 8027968:	d302      	bcc.n	8027970 <__udivdi3+0xa0>
 802796a:	4282      	cmp	r2, r0
 802796c:	f200 80df 	bhi.w	8027b2e <__udivdi3+0x25e>
 8027970:	2100      	movs	r1, #0
 8027972:	2001      	movs	r0, #1
 8027974:	e7ee      	b.n	8027954 <__udivdi3+0x84>
 8027976:	b912      	cbnz	r2, 802797e <__udivdi3+0xae>
 8027978:	2701      	movs	r7, #1
 802797a:	fbb7 f4f2 	udiv	r4, r7, r2
 802797e:	fab4 f284 	clz	r2, r4
 8027982:	2a00      	cmp	r2, #0
 8027984:	f040 8088 	bne.w	8027a98 <__udivdi3+0x1c8>
 8027988:	1b0a      	subs	r2, r1, r4
 802798a:	0c23      	lsrs	r3, r4, #16
 802798c:	b2a7      	uxth	r7, r4
 802798e:	2101      	movs	r1, #1
 8027990:	fbb2 f6f3 	udiv	r6, r2, r3
 8027994:	fb03 2216 	mls	r2, r3, r6, r2
 8027998:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 802799c:	fb07 f006 	mul.w	r0, r7, r6
 80279a0:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
 80279a4:	4290      	cmp	r0, r2
 80279a6:	d907      	bls.n	80279b8 <__udivdi3+0xe8>
 80279a8:	1912      	adds	r2, r2, r4
 80279aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80279ae:	d202      	bcs.n	80279b6 <__udivdi3+0xe6>
 80279b0:	4290      	cmp	r0, r2
 80279b2:	f200 80ce 	bhi.w	8027b52 <__udivdi3+0x282>
 80279b6:	4666      	mov	r6, ip
 80279b8:	1a12      	subs	r2, r2, r0
 80279ba:	fbb2 f0f3 	udiv	r0, r2, r3
 80279be:	fb03 2310 	mls	r3, r3, r0, r2
 80279c2:	b2ad      	uxth	r5, r5
 80279c4:	fb07 f700 	mul.w	r7, r7, r0
 80279c8:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 80279cc:	429f      	cmp	r7, r3
 80279ce:	d907      	bls.n	80279e0 <__udivdi3+0x110>
 80279d0:	1e42      	subs	r2, r0, #1
 80279d2:	191b      	adds	r3, r3, r4
 80279d4:	f080 809e 	bcs.w	8027b14 <__udivdi3+0x244>
 80279d8:	429f      	cmp	r7, r3
 80279da:	f240 809b 	bls.w	8027b14 <__udivdi3+0x244>
 80279de:	3802      	subs	r0, #2
 80279e0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80279e4:	e7b6      	b.n	8027954 <__udivdi3+0x84>
 80279e6:	2100      	movs	r1, #0
 80279e8:	4608      	mov	r0, r1
 80279ea:	e7b3      	b.n	8027954 <__udivdi3+0x84>
 80279ec:	f1c4 0620 	rsb	r6, r4, #32
 80279f0:	fa22 f506 	lsr.w	r5, r2, r6
 80279f4:	fa03 f304 	lsl.w	r3, r3, r4
 80279f8:	432b      	orrs	r3, r5
 80279fa:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80279fe:	fa21 f506 	lsr.w	r5, r1, r6
 8027a02:	fa01 f104 	lsl.w	r1, r1, r4
 8027a06:	fa20 f606 	lsr.w	r6, r0, r6
 8027a0a:	fbb5 f7fc 	udiv	r7, r5, ip
 8027a0e:	ea46 0a01 	orr.w	sl, r6, r1
 8027a12:	fa1f f883 	uxth.w	r8, r3
 8027a16:	fb0c 5517 	mls	r5, ip, r7, r5
 8027a1a:	ea4f 411a 	mov.w	r1, sl, lsr #16
 8027a1e:	fb08 f907 	mul.w	r9, r8, r7
 8027a22:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 8027a26:	45a9      	cmp	r9, r5
 8027a28:	fa02 f204 	lsl.w	r2, r2, r4
 8027a2c:	d903      	bls.n	8027a36 <__udivdi3+0x166>
 8027a2e:	1e7e      	subs	r6, r7, #1
 8027a30:	18ed      	adds	r5, r5, r3
 8027a32:	d37f      	bcc.n	8027b34 <__udivdi3+0x264>
 8027a34:	4637      	mov	r7, r6
 8027a36:	ebc9 0105 	rsb	r1, r9, r5
 8027a3a:	fbb1 f6fc 	udiv	r6, r1, ip
 8027a3e:	fb0c 1516 	mls	r5, ip, r6, r1
 8027a42:	fa1f fa8a 	uxth.w	sl, sl
 8027a46:	fb08 f806 	mul.w	r8, r8, r6
 8027a4a:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
 8027a4e:	4588      	cmp	r8, r1
 8027a50:	d903      	bls.n	8027a5a <__udivdi3+0x18a>
 8027a52:	1e75      	subs	r5, r6, #1
 8027a54:	18c9      	adds	r1, r1, r3
 8027a56:	d373      	bcc.n	8027b40 <__udivdi3+0x270>
 8027a58:	462e      	mov	r6, r5
 8027a5a:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
 8027a5e:	0c37      	lsrs	r7, r6, #16
 8027a60:	fa1f fc82 	uxth.w	ip, r2
 8027a64:	fb0c f507 	mul.w	r5, ip, r7
 8027a68:	0c12      	lsrs	r2, r2, #16
 8027a6a:	b2b3      	uxth	r3, r6
 8027a6c:	fb0c fc03 	mul.w	ip, ip, r3
 8027a70:	fb02 5303 	mla	r3, r2, r3, r5
 8027a74:	eb03 431c 	add.w	r3, r3, ip, lsr #16
 8027a78:	fb02 f207 	mul.w	r2, r2, r7
 8027a7c:	429d      	cmp	r5, r3
 8027a7e:	bf88      	it	hi
 8027a80:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
 8027a84:	ebc8 0101 	rsb	r1, r8, r1
 8027a88:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8027a8c:	4291      	cmp	r1, r2
 8027a8e:	d34b      	bcc.n	8027b28 <__udivdi3+0x258>
 8027a90:	d042      	beq.n	8027b18 <__udivdi3+0x248>
 8027a92:	4630      	mov	r0, r6
 8027a94:	2100      	movs	r1, #0
 8027a96:	e75d      	b.n	8027954 <__udivdi3+0x84>
 8027a98:	4094      	lsls	r4, r2
 8027a9a:	f1c2 0520 	rsb	r5, r2, #32
 8027a9e:	fa21 f605 	lsr.w	r6, r1, r5
 8027aa2:	0c23      	lsrs	r3, r4, #16
 8027aa4:	fa20 f705 	lsr.w	r7, r0, r5
 8027aa8:	fa01 f102 	lsl.w	r1, r1, r2
 8027aac:	fbb6 fcf3 	udiv	ip, r6, r3
 8027ab0:	4339      	orrs	r1, r7
 8027ab2:	0c0d      	lsrs	r5, r1, #16
 8027ab4:	b2a7      	uxth	r7, r4
 8027ab6:	fb03 661c 	mls	r6, r3, ip, r6
 8027aba:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8027abe:	fb07 f80c 	mul.w	r8, r7, ip
 8027ac2:	45b0      	cmp	r8, r6
 8027ac4:	fa00 f502 	lsl.w	r5, r0, r2
 8027ac8:	d908      	bls.n	8027adc <__udivdi3+0x20c>
 8027aca:	1936      	adds	r6, r6, r4
 8027acc:	f10c 30ff 	add.w	r0, ip, #4294967295
 8027ad0:	d23d      	bcs.n	8027b4e <__udivdi3+0x27e>
 8027ad2:	45b0      	cmp	r8, r6
 8027ad4:	d93b      	bls.n	8027b4e <__udivdi3+0x27e>
 8027ad6:	f1ac 0c02 	sub.w	ip, ip, #2
 8027ada:	1936      	adds	r6, r6, r4
 8027adc:	ebc8 0206 	rsb	r2, r8, r6
 8027ae0:	fbb2 f0f3 	udiv	r0, r2, r3
 8027ae4:	fb03 2610 	mls	r6, r3, r0, r2
 8027ae8:	b28a      	uxth	r2, r1
 8027aea:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8027aee:	fb07 f100 	mul.w	r1, r7, r0
 8027af2:	4291      	cmp	r1, r2
 8027af4:	d906      	bls.n	8027b04 <__udivdi3+0x234>
 8027af6:	1e46      	subs	r6, r0, #1
 8027af8:	1912      	adds	r2, r2, r4
 8027afa:	d226      	bcs.n	8027b4a <__udivdi3+0x27a>
 8027afc:	4291      	cmp	r1, r2
 8027afe:	d924      	bls.n	8027b4a <__udivdi3+0x27a>
 8027b00:	3802      	subs	r0, #2
 8027b02:	1912      	adds	r2, r2, r4
 8027b04:	1a52      	subs	r2, r2, r1
 8027b06:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
 8027b0a:	e741      	b.n	8027990 <__udivdi3+0xc0>
 8027b0c:	4638      	mov	r0, r7
 8027b0e:	e70a      	b.n	8027926 <__udivdi3+0x56>
 8027b10:	4633      	mov	r3, r6
 8027b12:	e71c      	b.n	802794e <__udivdi3+0x7e>
 8027b14:	4610      	mov	r0, r2
 8027b16:	e763      	b.n	80279e0 <__udivdi3+0x110>
 8027b18:	fa1f fc8c 	uxth.w	ip, ip
 8027b1c:	fa00 f004 	lsl.w	r0, r0, r4
 8027b20:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
 8027b24:	4298      	cmp	r0, r3
 8027b26:	d2b4      	bcs.n	8027a92 <__udivdi3+0x1c2>
 8027b28:	1e70      	subs	r0, r6, #1
 8027b2a:	2100      	movs	r1, #0
 8027b2c:	e712      	b.n	8027954 <__udivdi3+0x84>
 8027b2e:	4621      	mov	r1, r4
 8027b30:	4620      	mov	r0, r4
 8027b32:	e70f      	b.n	8027954 <__udivdi3+0x84>
 8027b34:	45a9      	cmp	r9, r5
 8027b36:	f67f af7d 	bls.w	8027a34 <__udivdi3+0x164>
 8027b3a:	3f02      	subs	r7, #2
 8027b3c:	18ed      	adds	r5, r5, r3
 8027b3e:	e77a      	b.n	8027a36 <__udivdi3+0x166>
 8027b40:	4588      	cmp	r8, r1
 8027b42:	d989      	bls.n	8027a58 <__udivdi3+0x188>
 8027b44:	3e02      	subs	r6, #2
 8027b46:	18c9      	adds	r1, r1, r3
 8027b48:	e787      	b.n	8027a5a <__udivdi3+0x18a>
 8027b4a:	4630      	mov	r0, r6
 8027b4c:	e7da      	b.n	8027b04 <__udivdi3+0x234>
 8027b4e:	4684      	mov	ip, r0
 8027b50:	e7c4      	b.n	8027adc <__udivdi3+0x20c>
 8027b52:	3e02      	subs	r6, #2
 8027b54:	1912      	adds	r2, r2, r4
 8027b56:	e72f      	b.n	80279b8 <__udivdi3+0xe8>
