{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604364829981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604364830003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 21:53:49 2020 " "Processing started: Mon Nov 02 21:53:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604364830003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364830003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364830003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604364832239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604364832239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavior " "Found design unit 1: PC-Behavior" {  } { { "PC.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865223 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegBank-Behavior " "Found design unit 1: RegBank-Behavior" {  } { { "RegBank.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/RegBank.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865242 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegBank " "Found entity 1: RegBank" {  } { { "RegBank.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/RegBank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-LogicFunc " "Found design unit 1: ULA-LogicFunc" {  } { { "ULA.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865262 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CACHE-Behavior " "Found design unit 1: CACHE-Behavior" {  } { { "CACHE.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CACHE.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865286 ""} { "Info" "ISGN_ENTITY_NAME" "1 CACHE " "Found entity 1: CACHE" {  } { { "CACHE.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CACHE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865286 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1604364865306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-Behavior " "Found design unit 1: MUX-Behavior" {  } { { "MUX.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/MUX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865307 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-Behavior " "Found design unit 1: Controle-Behavior" {  } { { "Controle.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/Controle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865325 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Reg-Behavior " "Found design unit 1: Instruction_Reg-Behavior" {  } { { "Instruction_Reg.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/Instruction_Reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865345 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Reg " "Found entity 1: Instruction_Reg" {  } { { "Instruction_Reg.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/Instruction_Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865345 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(143) " "VHDL syntax error at CPU.vhd(143) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 143 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865362 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(143) " "VHDL syntax error at CPU.vhd(143) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 143 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865364 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(145) " "VHDL syntax error at CPU.vhd(145) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 145 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865364 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(145) " "VHDL syntax error at CPU.vhd(145) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 145 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865364 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(147) " "VHDL syntax error at CPU.vhd(147) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 147 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865364 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(147) " "VHDL syntax error at CPU.vhd(147) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 147 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865364 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(149) " "VHDL syntax error at CPU.vhd(149) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 149 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865364 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(149) " "VHDL syntax error at CPU.vhd(149) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 149 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865365 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(151) " "VHDL syntax error at CPU.vhd(151) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 151 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865365 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(151) " "VHDL syntax error at CPU.vhd(151) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 151 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865365 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(153) " "VHDL syntax error at CPU.vhd(153) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 153 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865365 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(153) " "VHDL syntax error at CPU.vhd(153) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 153 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865365 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(155) " "VHDL syntax error at CPU.vhd(155) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 155 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865365 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(155) " "VHDL syntax error at CPU.vhd(155) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 155 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865365 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(157) " "VHDL syntax error at CPU.vhd(157) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 157 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865365 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(157) " "VHDL syntax error at CPU.vhd(157) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 157 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865366 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CPU.vhd(159) " "VHDL syntax error at CPU.vhd(159) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 159 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865366 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CPU.vhd(159) " "VHDL syntax error at CPU.vhd(159) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/CPU.vhd" 159 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cpu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extensor-Behavior " "Found design unit 1: Extensor-Behavior" {  } { { "Extensor.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/Extensor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865386 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extensor " "Found entity 1: Extensor" {  } { { "Extensor.vhd" "" { Text "C:/Users/bbann/Documents/Develop/Arquitetura de Computadores/CPU/Extensor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604364865386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865386 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604364865638 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 02 21:54:25 2020 " "Processing ended: Mon Nov 02 21:54:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604364865638 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604364865638 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604364865638 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604364865638 ""}
