$date
	Thu Dec 16 21:56:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_case2 $end
$scope module U0 $end
$var wire 4 ! in [3:0] $end
$upscope $end
$upscope $end
$scope module tb_case2 $end
$scope module U0 $end
$var reg 2 " pos [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b0 !
$end
#5
b1 !
#10
b1 "
b10 !
#15
b0 "
b11 !
#20
b10 "
b100 !
#25
b0 "
b101 !
#30
b1 "
b110 !
#35
b0 "
b111 !
#40
b11 "
b1000 !
#45
b0 "
b1001 !
#50
b1 "
b1010 !
#55
b0 "
b1011 !
#60
b10 "
b1100 !
#65
b0 "
b1101 !
#70
b1 "
b1110 !
#75
b0 "
b1111 !
#85
