
USBtoCANF3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003130  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080032b8  080032b8  000132b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080032f8  080032f8  000132f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080032fc  080032fc  000132fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08003300  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  7 .bss          00000344  20000010  20000010  00020010  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20000354  20000354  00020010  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00023ad2  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003cce  00000000  00000000  00043b0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000dcc3  00000000  00000000  000477dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001138  00000000  00000000  000554a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001048  00000000  00000000  000565d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000967b  00000000  00000000  00057620  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000054bf  00000000  00000000  00060c9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0006615a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002dec  00000000  00000000  000661d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080032a0 	.word	0x080032a0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	080032a0 	.word	0x080032a0

080001c8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001cc:	4b0e      	ldr	r3, [pc, #56]	; (8000208 <HAL_InitTick+0x40>)
 80001ce:	7818      	ldrb	r0, [r3, #0]
 80001d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001d4:	fbb3 f3f0 	udiv	r3, r3, r0
 80001d8:	4a0c      	ldr	r2, [pc, #48]	; (800020c <HAL_InitTick+0x44>)
 80001da:	6810      	ldr	r0, [r2, #0]
 80001dc:	fbb0 f0f3 	udiv	r0, r0, r3
 80001e0:	f000 fc7c 	bl	8000adc <HAL_SYSTICK_Config>
 80001e4:	b968      	cbnz	r0, 8000202 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001e6:	2c0f      	cmp	r4, #15
 80001e8:	d901      	bls.n	80001ee <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80001ea:	2001      	movs	r0, #1
  }
   /* Return function status */
  return HAL_OK;
}
 80001ec:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ee:	2200      	movs	r2, #0
 80001f0:	4621      	mov	r1, r4
 80001f2:	f04f 30ff 	mov.w	r0, #4294967295
 80001f6:	f000 fc33 	bl	8000a60 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001fa:	4b05      	ldr	r3, [pc, #20]	; (8000210 <HAL_InitTick+0x48>)
 80001fc:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 80001fe:	2000      	movs	r0, #0
 8000200:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000202:	2001      	movs	r0, #1
 8000204:	bd10      	pop	{r4, pc}
 8000206:	bf00      	nop
 8000208:	20000000 	.word	0x20000000
 800020c:	20000008 	.word	0x20000008
 8000210:	20000004 	.word	0x20000004

08000214 <HAL_Init>:
{
 8000214:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000216:	4a07      	ldr	r2, [pc, #28]	; (8000234 <HAL_Init+0x20>)
 8000218:	6813      	ldr	r3, [r2, #0]
 800021a:	f043 0310 	orr.w	r3, r3, #16
 800021e:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000220:	2003      	movs	r0, #3
 8000222:	f000 fc0b 	bl	8000a3c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000226:	2000      	movs	r0, #0
 8000228:	f7ff ffce 	bl	80001c8 <HAL_InitTick>
  HAL_MspInit();
 800022c:	f002 fe8c 	bl	8002f48 <HAL_MspInit>
}
 8000230:	2000      	movs	r0, #0
 8000232:	bd08      	pop	{r3, pc}
 8000234:	40022000 	.word	0x40022000

08000238 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000238:	4a03      	ldr	r2, [pc, #12]	; (8000248 <HAL_IncTick+0x10>)
 800023a:	6811      	ldr	r1, [r2, #0]
 800023c:	4b03      	ldr	r3, [pc, #12]	; (800024c <HAL_IncTick+0x14>)
 800023e:	781b      	ldrb	r3, [r3, #0]
 8000240:	440b      	add	r3, r1
 8000242:	6013      	str	r3, [r2, #0]
 8000244:	4770      	bx	lr
 8000246:	bf00      	nop
 8000248:	20000030 	.word	0x20000030
 800024c:	20000000 	.word	0x20000000

08000250 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000250:	4b01      	ldr	r3, [pc, #4]	; (8000258 <HAL_GetTick+0x8>)
 8000252:	6818      	ldr	r0, [r3, #0]
}
 8000254:	4770      	bx	lr
 8000256:	bf00      	nop
 8000258:	20000030 	.word	0x20000030

0800025c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800025c:	b538      	push	{r3, r4, r5, lr}
 800025e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000260:	f7ff fff6 	bl	8000250 <HAL_GetTick>
 8000264:	4605      	mov	r5, r0
  uint32_t wait = Delay;
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000266:	f1b4 3fff 	cmp.w	r4, #4294967295
 800026a:	d002      	beq.n	8000272 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 800026c:	4b04      	ldr	r3, [pc, #16]	; (8000280 <HAL_Delay+0x24>)
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	441c      	add	r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000272:	f7ff ffed 	bl	8000250 <HAL_GetTick>
 8000276:	1b40      	subs	r0, r0, r5
 8000278:	4284      	cmp	r4, r0
 800027a:	d8fa      	bhi.n	8000272 <HAL_Delay+0x16>
  {
  }
}
 800027c:	bd38      	pop	{r3, r4, r5, pc}
 800027e:	bf00      	nop
 8000280:	20000000 	.word	0x20000000

08000284 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000284:	2800      	cmp	r0, #0
 8000286:	f000 80a1 	beq.w	80003cc <HAL_CAN_Init+0x148>
{
 800028a:	b538      	push	{r3, r4, r5, lr}
 800028c:	4604      	mov	r4, r0
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 800028e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000292:	b1d3      	cbz	r3, 80002ca <HAL_CAN_Init+0x46>
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000294:	6822      	ldr	r2, [r4, #0]
 8000296:	6813      	ldr	r3, [r2, #0]
 8000298:	f023 0302 	bic.w	r3, r3, #2
 800029c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800029e:	f7ff ffd7 	bl	8000250 <HAL_GetTick>
 80002a2:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80002a4:	6823      	ldr	r3, [r4, #0]
 80002a6:	685a      	ldr	r2, [r3, #4]
 80002a8:	f012 0f02 	tst.w	r2, #2
 80002ac:	d010      	beq.n	80002d0 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80002ae:	f7ff ffcf 	bl	8000250 <HAL_GetTick>
 80002b2:	1b40      	subs	r0, r0, r5
 80002b4:	280a      	cmp	r0, #10
 80002b6:	d9f5      	bls.n	80002a4 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80002b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80002ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002be:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80002c0:	2305      	movs	r3, #5
 80002c2:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 80002c6:	2001      	movs	r0, #1
 80002c8:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 80002ca:	f002 fc5d 	bl	8002b88 <HAL_CAN_MspInit>
 80002ce:	e7e1      	b.n	8000294 <HAL_CAN_Init+0x10>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80002d0:	681a      	ldr	r2, [r3, #0]
 80002d2:	f042 0201 	orr.w	r2, r2, #1
 80002d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80002d8:	f7ff ffba 	bl	8000250 <HAL_GetTick>
 80002dc:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80002de:	6823      	ldr	r3, [r4, #0]
 80002e0:	685a      	ldr	r2, [r3, #4]
 80002e2:	f012 0f01 	tst.w	r2, #1
 80002e6:	d10d      	bne.n	8000304 <HAL_CAN_Init+0x80>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80002e8:	f7ff ffb2 	bl	8000250 <HAL_GetTick>
 80002ec:	1b40      	subs	r0, r0, r5
 80002ee:	280a      	cmp	r0, #10
 80002f0:	d9f5      	bls.n	80002de <HAL_CAN_Init+0x5a>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80002f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80002f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002f8:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80002fa:	2305      	movs	r3, #5
 80002fc:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 8000300:	2001      	movs	r0, #1
 8000302:	bd38      	pop	{r3, r4, r5, pc}
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000304:	7e22      	ldrb	r2, [r4, #24]
 8000306:	2a01      	cmp	r2, #1
 8000308:	d03d      	beq.n	8000386 <HAL_CAN_Init+0x102>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800030a:	681a      	ldr	r2, [r3, #0]
 800030c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000310:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000312:	7e63      	ldrb	r3, [r4, #25]
 8000314:	2b01      	cmp	r3, #1
 8000316:	d03b      	beq.n	8000390 <HAL_CAN_Init+0x10c>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000318:	6822      	ldr	r2, [r4, #0]
 800031a:	6813      	ldr	r3, [r2, #0]
 800031c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000320:	6013      	str	r3, [r2, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000322:	7ea3      	ldrb	r3, [r4, #26]
 8000324:	2b01      	cmp	r3, #1
 8000326:	d039      	beq.n	800039c <HAL_CAN_Init+0x118>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000328:	6822      	ldr	r2, [r4, #0]
 800032a:	6813      	ldr	r3, [r2, #0]
 800032c:	f023 0320 	bic.w	r3, r3, #32
 8000330:	6013      	str	r3, [r2, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000332:	7ee3      	ldrb	r3, [r4, #27]
 8000334:	2b01      	cmp	r3, #1
 8000336:	d037      	beq.n	80003a8 <HAL_CAN_Init+0x124>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000338:	6822      	ldr	r2, [r4, #0]
 800033a:	6813      	ldr	r3, [r2, #0]
 800033c:	f043 0310 	orr.w	r3, r3, #16
 8000340:	6013      	str	r3, [r2, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000342:	7f23      	ldrb	r3, [r4, #28]
 8000344:	2b01      	cmp	r3, #1
 8000346:	d035      	beq.n	80003b4 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000348:	6822      	ldr	r2, [r4, #0]
 800034a:	6813      	ldr	r3, [r2, #0]
 800034c:	f023 0308 	bic.w	r3, r3, #8
 8000350:	6013      	str	r3, [r2, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000352:	7f63      	ldrb	r3, [r4, #29]
 8000354:	2b01      	cmp	r3, #1
 8000356:	d033      	beq.n	80003c0 <HAL_CAN_Init+0x13c>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000358:	6822      	ldr	r2, [r4, #0]
 800035a:	6813      	ldr	r3, [r2, #0]
 800035c:	f023 0304 	bic.w	r3, r3, #4
 8000360:	6013      	str	r3, [r2, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000362:	6821      	ldr	r1, [r4, #0]
 8000364:	68a3      	ldr	r3, [r4, #8]
 8000366:	68e2      	ldr	r2, [r4, #12]
 8000368:	4313      	orrs	r3, r2
 800036a:	6922      	ldr	r2, [r4, #16]
 800036c:	4313      	orrs	r3, r2
 800036e:	6962      	ldr	r2, [r4, #20]
 8000370:	4313      	orrs	r3, r2
 8000372:	6862      	ldr	r2, [r4, #4]
 8000374:	3a01      	subs	r2, #1
 8000376:	4313      	orrs	r3, r2
 8000378:	61cb      	str	r3, [r1, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800037a:	2000      	movs	r0, #0
 800037c:	6260      	str	r0, [r4, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800037e:	2301      	movs	r3, #1
 8000380:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 8000384:	bd38      	pop	{r3, r4, r5, pc}
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000386:	681a      	ldr	r2, [r3, #0]
 8000388:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800038c:	601a      	str	r2, [r3, #0]
 800038e:	e7c0      	b.n	8000312 <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000390:	6822      	ldr	r2, [r4, #0]
 8000392:	6813      	ldr	r3, [r2, #0]
 8000394:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000398:	6013      	str	r3, [r2, #0]
 800039a:	e7c2      	b.n	8000322 <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800039c:	6822      	ldr	r2, [r4, #0]
 800039e:	6813      	ldr	r3, [r2, #0]
 80003a0:	f043 0320 	orr.w	r3, r3, #32
 80003a4:	6013      	str	r3, [r2, #0]
 80003a6:	e7c4      	b.n	8000332 <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80003a8:	6822      	ldr	r2, [r4, #0]
 80003aa:	6813      	ldr	r3, [r2, #0]
 80003ac:	f023 0310 	bic.w	r3, r3, #16
 80003b0:	6013      	str	r3, [r2, #0]
 80003b2:	e7c6      	b.n	8000342 <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80003b4:	6822      	ldr	r2, [r4, #0]
 80003b6:	6813      	ldr	r3, [r2, #0]
 80003b8:	f043 0308 	orr.w	r3, r3, #8
 80003bc:	6013      	str	r3, [r2, #0]
 80003be:	e7c8      	b.n	8000352 <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80003c0:	6822      	ldr	r2, [r4, #0]
 80003c2:	6813      	ldr	r3, [r2, #0]
 80003c4:	f043 0304 	orr.w	r3, r3, #4
 80003c8:	6013      	str	r3, [r2, #0]
 80003ca:	e7ca      	b.n	8000362 <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 80003cc:	2001      	movs	r0, #1
 80003ce:	4770      	bx	lr

080003d0 <HAL_CAN_ConfigFilter>:
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80003d0:	6802      	ldr	r2, [r0, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80003d2:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 80003d6:	3b01      	subs	r3, #1
 80003d8:	b2db      	uxtb	r3, r3
 80003da:	2b01      	cmp	r3, #1
 80003dc:	d905      	bls.n	80003ea <HAL_CAN_ConfigFilter+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80003de:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80003e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80003e4:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80003e6:	2001      	movs	r0, #1
 80003e8:	4770      	bx	lr
{
 80003ea:	b470      	push	{r4, r5, r6}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80003ec:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 80003f0:	f043 0301 	orr.w	r3, r3, #1
 80003f4:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80003f8:	694b      	ldr	r3, [r1, #20]
 80003fa:	f003 031f 	and.w	r3, r3, #31
 80003fe:	2001      	movs	r0, #1
 8000400:	fa00 f303 	lsl.w	r3, r0, r3
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000404:	f8d2 421c 	ldr.w	r4, [r2, #540]	; 0x21c
 8000408:	43d8      	mvns	r0, r3
 800040a:	4004      	ands	r4, r0
 800040c:	f8c2 421c 	str.w	r4, [r2, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000410:	69cc      	ldr	r4, [r1, #28]
 8000412:	b9ac      	cbnz	r4, 8000440 <HAL_CAN_ConfigFilter+0x70>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000414:	f8d2 420c 	ldr.w	r4, [r2, #524]	; 0x20c
 8000418:	4004      	ands	r4, r0
 800041a:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800041e:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000420:	68ce      	ldr	r6, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000422:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000424:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000428:	3448      	adds	r4, #72	; 0x48
 800042a:	f842 5034 	str.w	r5, [r2, r4, lsl #3]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800042e:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000430:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000432:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000434:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000438:	3448      	adds	r4, #72	; 0x48
 800043a:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 800043e:	6065      	str	r5, [r4, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000440:	69cc      	ldr	r4, [r1, #28]
 8000442:	2c01      	cmp	r4, #1
 8000444:	d019      	beq.n	800047a <HAL_CAN_ConfigFilter+0xaa>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000446:	698c      	ldr	r4, [r1, #24]
 8000448:	bb74      	cbnz	r4, 80004a8 <HAL_CAN_ConfigFilter+0xd8>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800044a:	f8d2 4204 	ldr.w	r4, [r2, #516]	; 0x204
 800044e:	4004      	ands	r4, r0
 8000450:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000454:	690c      	ldr	r4, [r1, #16]
 8000456:	bb6c      	cbnz	r4, 80004b4 <HAL_CAN_ConfigFilter+0xe4>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000458:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 800045c:	4020      	ands	r0, r4
 800045e:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000462:	6a09      	ldr	r1, [r1, #32]
 8000464:	2901      	cmp	r1, #1
 8000466:	d02b      	beq.n	80004c0 <HAL_CAN_ConfigFilter+0xf0>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000468:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 800046c:	f023 0301 	bic.w	r3, r3, #1
 8000470:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    return HAL_OK;
 8000474:	2000      	movs	r0, #0
  }
}
 8000476:	bc70      	pop	{r4, r5, r6}
 8000478:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800047a:	f8d2 420c 	ldr.w	r4, [r2, #524]	; 0x20c
 800047e:	431c      	orrs	r4, r3
 8000480:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000484:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000486:	680e      	ldr	r6, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000488:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800048a:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800048e:	3448      	adds	r4, #72	; 0x48
 8000490:	f842 5034 	str.w	r5, [r2, r4, lsl #3]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000494:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000496:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000498:	898d      	ldrh	r5, [r1, #12]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800049a:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800049e:	3448      	adds	r4, #72	; 0x48
 80004a0:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 80004a4:	6065      	str	r5, [r4, #4]
 80004a6:	e7ce      	b.n	8000446 <HAL_CAN_ConfigFilter+0x76>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80004a8:	f8d2 4204 	ldr.w	r4, [r2, #516]	; 0x204
 80004ac:	431c      	orrs	r4, r3
 80004ae:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204
 80004b2:	e7cf      	b.n	8000454 <HAL_CAN_ConfigFilter+0x84>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80004b4:	f8d2 0214 	ldr.w	r0, [r2, #532]	; 0x214
 80004b8:	4318      	orrs	r0, r3
 80004ba:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
 80004be:	e7d0      	b.n	8000462 <HAL_CAN_ConfigFilter+0x92>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80004c0:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 80004c4:	430b      	orrs	r3, r1
 80004c6:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
 80004ca:	e7cd      	b.n	8000468 <HAL_CAN_ConfigFilter+0x98>

080004cc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80004cc:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80004ce:	f890 3020 	ldrb.w	r3, [r0, #32]
 80004d2:	b2db      	uxtb	r3, r3
 80004d4:	2b01      	cmp	r3, #1
 80004d6:	d005      	beq.n	80004e4 <HAL_CAN_Start+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80004d8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80004da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80004de:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80004e0:	2001      	movs	r0, #1
  }
}
 80004e2:	bd38      	pop	{r3, r4, r5, pc}
 80004e4:	4604      	mov	r4, r0
    hcan->State = HAL_CAN_STATE_LISTENING;
 80004e6:	2302      	movs	r3, #2
 80004e8:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80004ec:	6802      	ldr	r2, [r0, #0]
 80004ee:	6813      	ldr	r3, [r2, #0]
 80004f0:	f023 0301 	bic.w	r3, r3, #1
 80004f4:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80004f6:	f7ff feab 	bl	8000250 <HAL_GetTick>
 80004fa:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80004fc:	6823      	ldr	r3, [r4, #0]
 80004fe:	685b      	ldr	r3, [r3, #4]
 8000500:	f013 0f01 	tst.w	r3, #1
 8000504:	d00d      	beq.n	8000522 <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000506:	f7ff fea3 	bl	8000250 <HAL_GetTick>
 800050a:	1b40      	subs	r0, r0, r5
 800050c:	280a      	cmp	r0, #10
 800050e:	d9f5      	bls.n	80004fc <HAL_CAN_Start+0x30>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000510:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000512:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000516:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000518:	2305      	movs	r3, #5
 800051a:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 800051e:	2001      	movs	r0, #1
 8000520:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000522:	2000      	movs	r0, #0
 8000524:	6260      	str	r0, [r4, #36]	; 0x24
    return HAL_OK;
 8000526:	bd38      	pop	{r3, r4, r5, pc}

08000528 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8000528:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 800052a:	f890 3020 	ldrb.w	r3, [r0, #32]
 800052e:	b2db      	uxtb	r3, r3
 8000530:	2b02      	cmp	r3, #2
 8000532:	d005      	beq.n	8000540 <HAL_CAN_Stop+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8000534:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000536:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800053a:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800053c:	2001      	movs	r0, #1
  }
}
 800053e:	bd38      	pop	{r3, r4, r5, pc}
 8000540:	4604      	mov	r4, r0
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000542:	6802      	ldr	r2, [r0, #0]
 8000544:	6813      	ldr	r3, [r2, #0]
 8000546:	f043 0301 	orr.w	r3, r3, #1
 800054a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800054c:	f7ff fe80 	bl	8000250 <HAL_GetTick>
 8000550:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000552:	6823      	ldr	r3, [r4, #0]
 8000554:	685a      	ldr	r2, [r3, #4]
 8000556:	f012 0f01 	tst.w	r2, #1
 800055a:	d10d      	bne.n	8000578 <HAL_CAN_Stop+0x50>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800055c:	f7ff fe78 	bl	8000250 <HAL_GetTick>
 8000560:	1b40      	subs	r0, r0, r5
 8000562:	280a      	cmp	r0, #10
 8000564:	d9f5      	bls.n	8000552 <HAL_CAN_Stop+0x2a>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000566:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000568:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800056c:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800056e:	2305      	movs	r3, #5
 8000570:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8000574:	2001      	movs	r0, #1
 8000576:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000578:	681a      	ldr	r2, [r3, #0]
 800057a:	f022 0202 	bic.w	r2, r2, #2
 800057e:	601a      	str	r2, [r3, #0]
    hcan->State = HAL_CAN_STATE_READY;
 8000580:	2301      	movs	r3, #1
 8000582:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_OK;
 8000586:	2000      	movs	r0, #0
 8000588:	bd38      	pop	{r3, r4, r5, pc}

0800058a <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800058a:	b470      	push	{r4, r5, r6}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800058c:	f890 4020 	ldrb.w	r4, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000590:	6805      	ldr	r5, [r0, #0]
 8000592:	68ad      	ldr	r5, [r5, #8]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000594:	3c01      	subs	r4, #1
 8000596:	b2e4      	uxtb	r4, r4
 8000598:	2c01      	cmp	r4, #1
 800059a:	d906      	bls.n	80005aa <HAL_CAN_AddTxMessage+0x20>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800059c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800059e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005a2:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80005a4:	2001      	movs	r0, #1
  }
}
 80005a6:	bc70      	pop	{r4, r5, r6}
 80005a8:	4770      	bx	lr
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80005aa:	f015 5fe0 	tst.w	r5, #469762048	; 0x1c000000
 80005ae:	d05b      	beq.n	8000668 <HAL_CAN_AddTxMessage+0xde>
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80005b0:	f3c5 6501 	ubfx	r5, r5, #24, #2
      if (transmitmailbox > 2U)
 80005b4:	2d02      	cmp	r5, #2
 80005b6:	d83e      	bhi.n	8000636 <HAL_CAN_AddTxMessage+0xac>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80005b8:	2401      	movs	r4, #1
 80005ba:	40ac      	lsls	r4, r5
 80005bc:	601c      	str	r4, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 80005be:	688b      	ldr	r3, [r1, #8]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d13e      	bne.n	8000642 <HAL_CAN_AddTxMessage+0xb8>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80005c4:	6804      	ldr	r4, [r0, #0]
 80005c6:	680e      	ldr	r6, [r1, #0]
                                                           pHeader->RTR);
 80005c8:	68cb      	ldr	r3, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80005ca:	ea43 5646 	orr.w	r6, r3, r6, lsl #21
 80005ce:	f105 0318 	add.w	r3, r5, #24
 80005d2:	011b      	lsls	r3, r3, #4
 80005d4:	50e6      	str	r6, [r4, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80005d6:	6803      	ldr	r3, [r0, #0]
 80005d8:	690c      	ldr	r4, [r1, #16]
 80005da:	f105 0618 	add.w	r6, r5, #24
 80005de:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 80005e2:	605c      	str	r4, [r3, #4]
      if (pHeader->TransmitGlobalTime == ENABLE)
 80005e4:	7d0b      	ldrb	r3, [r1, #20]
 80005e6:	2b01      	cmp	r3, #1
 80005e8:	d036      	beq.n	8000658 <HAL_CAN_AddTxMessage+0xce>
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80005ea:	6804      	ldr	r4, [r0, #0]
 80005ec:	79d1      	ldrb	r1, [r2, #7]
 80005ee:	7993      	ldrb	r3, [r2, #6]
 80005f0:	041b      	lsls	r3, r3, #16
 80005f2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80005f6:	7951      	ldrb	r1, [r2, #5]
 80005f8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80005fc:	7911      	ldrb	r1, [r2, #4]
 80005fe:	430b      	orrs	r3, r1
 8000600:	012e      	lsls	r6, r5, #4
 8000602:	4434      	add	r4, r6
 8000604:	f8c4 318c 	str.w	r3, [r4, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000608:	6801      	ldr	r1, [r0, #0]
 800060a:	78d4      	ldrb	r4, [r2, #3]
 800060c:	7893      	ldrb	r3, [r2, #2]
 800060e:	041b      	lsls	r3, r3, #16
 8000610:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 8000614:	7854      	ldrb	r4, [r2, #1]
 8000616:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800061a:	7812      	ldrb	r2, [r2, #0]
 800061c:	4313      	orrs	r3, r2
 800061e:	4431      	add	r1, r6
 8000620:	f8c1 3188 	str.w	r3, [r1, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000624:	6802      	ldr	r2, [r0, #0]
 8000626:	3518      	adds	r5, #24
 8000628:	012d      	lsls	r5, r5, #4
 800062a:	5953      	ldr	r3, [r2, r5]
 800062c:	f043 0301 	orr.w	r3, r3, #1
 8000630:	5153      	str	r3, [r2, r5]
      return HAL_OK;
 8000632:	2000      	movs	r0, #0
 8000634:	e7b7      	b.n	80005a6 <HAL_CAN_AddTxMessage+0x1c>
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000636:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000638:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800063c:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 800063e:	2001      	movs	r0, #1
 8000640:	e7b1      	b.n	80005a6 <HAL_CAN_AddTxMessage+0x1c>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000642:	6804      	ldr	r4, [r0, #0]
 8000644:	684e      	ldr	r6, [r1, #4]
 8000646:	ea43 03c6 	orr.w	r3, r3, r6, lsl #3
                                                           pHeader->RTR);
 800064a:	68ce      	ldr	r6, [r1, #12]
                                                           pHeader->IDE |
 800064c:	4333      	orrs	r3, r6
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800064e:	f105 0618 	add.w	r6, r5, #24
 8000652:	0136      	lsls	r6, r6, #4
 8000654:	51a3      	str	r3, [r4, r6]
 8000656:	e7be      	b.n	80005d6 <HAL_CAN_AddTxMessage+0x4c>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000658:	6803      	ldr	r3, [r0, #0]
 800065a:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 800065e:	6859      	ldr	r1, [r3, #4]
 8000660:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8000664:	6059      	str	r1, [r3, #4]
 8000666:	e7c0      	b.n	80005ea <HAL_CAN_AddTxMessage+0x60>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000668:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800066a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800066e:	6243      	str	r3, [r0, #36]	; 0x24
      return HAL_ERROR;
 8000670:	2001      	movs	r0, #1
 8000672:	e798      	b.n	80005a6 <HAL_CAN_AddTxMessage+0x1c>

08000674 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000674:	b430      	push	{r4, r5}
  HAL_CAN_StateTypeDef state = hcan->State;
 8000676:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800067a:	3c01      	subs	r4, #1
 800067c:	b2e4      	uxtb	r4, r4
 800067e:	2c01      	cmp	r4, #1
 8000680:	d906      	bls.n	8000690 <HAL_CAN_GetRxMessage+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000682:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000684:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000688:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800068a:	2001      	movs	r0, #1
  }
}
 800068c:	bc30      	pop	{r4, r5}
 800068e:	4770      	bx	lr
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000690:	2900      	cmp	r1, #0
 8000692:	d16f      	bne.n	8000774 <HAL_CAN_GetRxMessage+0x100>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000694:	6804      	ldr	r4, [r0, #0]
 8000696:	68e4      	ldr	r4, [r4, #12]
 8000698:	f014 0f03 	tst.w	r4, #3
 800069c:	d064      	beq.n	8000768 <HAL_CAN_GetRxMessage+0xf4>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800069e:	6805      	ldr	r5, [r0, #0]
 80006a0:	f101 041b 	add.w	r4, r1, #27
 80006a4:	0124      	lsls	r4, r4, #4
 80006a6:	592c      	ldr	r4, [r5, r4]
 80006a8:	f004 0404 	and.w	r4, r4, #4
 80006ac:	6094      	str	r4, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80006ae:	2c00      	cmp	r4, #0
 80006b0:	d16b      	bne.n	800078a <HAL_CAN_GetRxMessage+0x116>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80006b2:	6805      	ldr	r5, [r0, #0]
 80006b4:	f101 041b 	add.w	r4, r1, #27
 80006b8:	0124      	lsls	r4, r4, #4
 80006ba:	592c      	ldr	r4, [r5, r4]
 80006bc:	0d64      	lsrs	r4, r4, #21
 80006be:	6014      	str	r4, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80006c0:	6805      	ldr	r5, [r0, #0]
 80006c2:	f101 041b 	add.w	r4, r1, #27
 80006c6:	0124      	lsls	r4, r4, #4
 80006c8:	592d      	ldr	r5, [r5, r4]
 80006ca:	f3c5 0540 	ubfx	r5, r5, #1, #1
 80006ce:	60d5      	str	r5, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80006d0:	6805      	ldr	r5, [r0, #0]
 80006d2:	4425      	add	r5, r4
 80006d4:	686d      	ldr	r5, [r5, #4]
 80006d6:	f005 050f 	and.w	r5, r5, #15
 80006da:	6115      	str	r5, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80006dc:	6805      	ldr	r5, [r0, #0]
 80006de:	4425      	add	r5, r4
 80006e0:	686d      	ldr	r5, [r5, #4]
 80006e2:	f3c5 2507 	ubfx	r5, r5, #8, #8
 80006e6:	6195      	str	r5, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80006e8:	6805      	ldr	r5, [r0, #0]
 80006ea:	442c      	add	r4, r5
 80006ec:	6864      	ldr	r4, [r4, #4]
 80006ee:	0c24      	lsrs	r4, r4, #16
 80006f0:	6154      	str	r4, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80006f2:	6804      	ldr	r4, [r0, #0]
 80006f4:	010a      	lsls	r2, r1, #4
 80006f6:	4414      	add	r4, r2
 80006f8:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 80006fc:	701c      	strb	r4, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80006fe:	6804      	ldr	r4, [r0, #0]
 8000700:	4414      	add	r4, r2
 8000702:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 8000706:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800070a:	705c      	strb	r4, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800070c:	6804      	ldr	r4, [r0, #0]
 800070e:	4414      	add	r4, r2
 8000710:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 8000714:	f3c4 4407 	ubfx	r4, r4, #16, #8
 8000718:	709c      	strb	r4, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800071a:	6804      	ldr	r4, [r0, #0]
 800071c:	4414      	add	r4, r2
 800071e:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 8000722:	0e24      	lsrs	r4, r4, #24
 8000724:	70dc      	strb	r4, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000726:	6804      	ldr	r4, [r0, #0]
 8000728:	4414      	add	r4, r2
 800072a:	f8d4 41bc 	ldr.w	r4, [r4, #444]	; 0x1bc
 800072e:	711c      	strb	r4, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000730:	6804      	ldr	r4, [r0, #0]
 8000732:	4414      	add	r4, r2
 8000734:	f8d4 41bc 	ldr.w	r4, [r4, #444]	; 0x1bc
 8000738:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800073c:	715c      	strb	r4, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800073e:	6804      	ldr	r4, [r0, #0]
 8000740:	4414      	add	r4, r2
 8000742:	f8d4 41bc 	ldr.w	r4, [r4, #444]	; 0x1bc
 8000746:	f3c4 4407 	ubfx	r4, r4, #16, #8
 800074a:	719c      	strb	r4, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800074c:	6804      	ldr	r4, [r0, #0]
 800074e:	4422      	add	r2, r4
 8000750:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000754:	0e12      	lsrs	r2, r2, #24
 8000756:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000758:	b9f9      	cbnz	r1, 800079a <HAL_CAN_GetRxMessage+0x126>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800075a:	6802      	ldr	r2, [r0, #0]
 800075c:	68d3      	ldr	r3, [r2, #12]
 800075e:	f043 0320 	orr.w	r3, r3, #32
 8000762:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 8000764:	2000      	movs	r0, #0
 8000766:	e791      	b.n	800068c <HAL_CAN_GetRxMessage+0x18>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000768:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800076a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800076e:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 8000770:	2001      	movs	r0, #1
 8000772:	e78b      	b.n	800068c <HAL_CAN_GetRxMessage+0x18>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000774:	6804      	ldr	r4, [r0, #0]
 8000776:	6924      	ldr	r4, [r4, #16]
 8000778:	f014 0f03 	tst.w	r4, #3
 800077c:	d18f      	bne.n	800069e <HAL_CAN_GetRxMessage+0x2a>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800077e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000780:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000784:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 8000786:	2001      	movs	r0, #1
 8000788:	e780      	b.n	800068c <HAL_CAN_GetRxMessage+0x18>
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800078a:	6805      	ldr	r5, [r0, #0]
 800078c:	f101 041b 	add.w	r4, r1, #27
 8000790:	0124      	lsls	r4, r4, #4
 8000792:	592c      	ldr	r4, [r5, r4]
 8000794:	08e4      	lsrs	r4, r4, #3
 8000796:	6054      	str	r4, [r2, #4]
 8000798:	e792      	b.n	80006c0 <HAL_CAN_GetRxMessage+0x4c>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800079a:	6802      	ldr	r2, [r0, #0]
 800079c:	6913      	ldr	r3, [r2, #16]
 800079e:	f043 0320 	orr.w	r3, r3, #32
 80007a2:	6113      	str	r3, [r2, #16]
    return HAL_OK;
 80007a4:	2000      	movs	r0, #0
 80007a6:	e771      	b.n	800068c <HAL_CAN_GetRxMessage+0x18>

080007a8 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 80007a8:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80007ac:	3b01      	subs	r3, #1
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	d905      	bls.n	80007c0 <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80007b4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80007b6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007ba:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80007bc:	2001      	movs	r0, #1
  }
}
 80007be:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80007c0:	6802      	ldr	r2, [r0, #0]
 80007c2:	6953      	ldr	r3, [r2, #20]
 80007c4:	4319      	orrs	r1, r3
 80007c6:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 80007c8:	2000      	movs	r0, #0
 80007ca:	4770      	bx	lr

080007cc <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80007cc:	4770      	bx	lr

080007ce <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80007ce:	4770      	bx	lr

080007d0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80007d0:	4770      	bx	lr

080007d2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80007d2:	4770      	bx	lr

080007d4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80007d4:	4770      	bx	lr

080007d6 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80007d6:	4770      	bx	lr

080007d8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80007d8:	4770      	bx	lr

080007da <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80007da:	4770      	bx	lr

080007dc <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80007dc:	4770      	bx	lr

080007de <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80007de:	4770      	bx	lr

080007e0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80007e0:	4770      	bx	lr

080007e2 <HAL_CAN_IRQHandler>:
{
 80007e2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80007e6:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80007e8:	6803      	ldr	r3, [r0, #0]
 80007ea:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80007ec:	685f      	ldr	r7, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80007ee:	689e      	ldr	r6, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80007f0:	f8d3 900c 	ldr.w	r9, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80007f4:	f8d3 8010 	ldr.w	r8, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80007f8:	f8d3 a018 	ldr.w	sl, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80007fc:	f014 0f01 	tst.w	r4, #1
 8000800:	d05a      	beq.n	80008b8 <HAL_CAN_IRQHandler+0xd6>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000802:	f016 0f01 	tst.w	r6, #1
 8000806:	d017      	beq.n	8000838 <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000808:	2201      	movs	r2, #1
 800080a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800080c:	f016 0f02 	tst.w	r6, #2
 8000810:	d108      	bne.n	8000824 <HAL_CAN_IRQHandler+0x42>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000812:	f016 0f04 	tst.w	r6, #4
 8000816:	d130      	bne.n	800087a <HAL_CAN_IRQHandler+0x98>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000818:	f016 0f08 	tst.w	r6, #8
 800081c:	d007      	beq.n	800082e <HAL_CAN_IRQHandler+0x4c>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800081e:	f44f 5b80 	mov.w	fp, #4096	; 0x1000
 8000822:	e00b      	b.n	800083c <HAL_CAN_IRQHandler+0x5a>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000824:	f002 fa30 	bl	8002c88 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000828:	f04f 0b00 	mov.w	fp, #0
 800082c:	e006      	b.n	800083c <HAL_CAN_IRQHandler+0x5a>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800082e:	f7ff ffcf 	bl	80007d0 <HAL_CAN_TxMailbox0AbortCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000832:	f04f 0b00 	mov.w	fp, #0
 8000836:	e001      	b.n	800083c <HAL_CAN_IRQHandler+0x5a>
 8000838:	f04f 0b00 	mov.w	fp, #0
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800083c:	f416 7f80 	tst.w	r6, #256	; 0x100
 8000840:	d00b      	beq.n	800085a <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000842:	682b      	ldr	r3, [r5, #0]
 8000844:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000848:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800084a:	f416 7f00 	tst.w	r6, #512	; 0x200
 800084e:	d117      	bne.n	8000880 <HAL_CAN_IRQHandler+0x9e>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000850:	f416 6f80 	tst.w	r6, #1024	; 0x400
 8000854:	d018      	beq.n	8000888 <HAL_CAN_IRQHandler+0xa6>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000856:	f44b 5b00 	orr.w	fp, fp, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800085a:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 800085e:	d02d      	beq.n	80008bc <HAL_CAN_IRQHandler+0xda>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000860:	682b      	ldr	r3, [r5, #0]
 8000862:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000866:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000868:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 800086c:	d116      	bne.n	800089c <HAL_CAN_IRQHandler+0xba>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800086e:	f416 2f80 	tst.w	r6, #262144	; 0x40000
 8000872:	d017      	beq.n	80008a4 <HAL_CAN_IRQHandler+0xc2>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000874:	f44b 4b00 	orr.w	fp, fp, #32768	; 0x8000
 8000878:	e020      	b.n	80008bc <HAL_CAN_IRQHandler+0xda>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800087a:	f44f 6b00 	mov.w	fp, #2048	; 0x800
 800087e:	e7dd      	b.n	800083c <HAL_CAN_IRQHandler+0x5a>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000880:	4628      	mov	r0, r5
 8000882:	f7ff ffa3 	bl	80007cc <HAL_CAN_TxMailbox1CompleteCallback>
 8000886:	e7e8      	b.n	800085a <HAL_CAN_IRQHandler+0x78>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000888:	f416 6f00 	tst.w	r6, #2048	; 0x800
 800088c:	d002      	beq.n	8000894 <HAL_CAN_IRQHandler+0xb2>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800088e:	f44b 4b80 	orr.w	fp, fp, #16384	; 0x4000
 8000892:	e7e2      	b.n	800085a <HAL_CAN_IRQHandler+0x78>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000894:	4628      	mov	r0, r5
 8000896:	f7ff ff9c 	bl	80007d2 <HAL_CAN_TxMailbox1AbortCallback>
 800089a:	e7de      	b.n	800085a <HAL_CAN_IRQHandler+0x78>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800089c:	4628      	mov	r0, r5
 800089e:	f7ff ff96 	bl	80007ce <HAL_CAN_TxMailbox2CompleteCallback>
 80008a2:	e00b      	b.n	80008bc <HAL_CAN_IRQHandler+0xda>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80008a4:	f416 2f00 	tst.w	r6, #524288	; 0x80000
 80008a8:	d002      	beq.n	80008b0 <HAL_CAN_IRQHandler+0xce>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80008aa:	f44b 3b80 	orr.w	fp, fp, #65536	; 0x10000
 80008ae:	e005      	b.n	80008bc <HAL_CAN_IRQHandler+0xda>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80008b0:	4628      	mov	r0, r5
 80008b2:	f7ff ff8f 	bl	80007d4 <HAL_CAN_TxMailbox2AbortCallback>
 80008b6:	e001      	b.n	80008bc <HAL_CAN_IRQHandler+0xda>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80008b8:	f04f 0b00 	mov.w	fp, #0
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80008bc:	f014 0f08 	tst.w	r4, #8
 80008c0:	d007      	beq.n	80008d2 <HAL_CAN_IRQHandler+0xf0>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80008c2:	f019 0f10 	tst.w	r9, #16
 80008c6:	d004      	beq.n	80008d2 <HAL_CAN_IRQHandler+0xf0>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80008c8:	f44b 7b00 	orr.w	fp, fp, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80008cc:	682b      	ldr	r3, [r5, #0]
 80008ce:	2210      	movs	r2, #16
 80008d0:	60da      	str	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80008d2:	f014 0f04 	tst.w	r4, #4
 80008d6:	d002      	beq.n	80008de <HAL_CAN_IRQHandler+0xfc>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80008d8:	f019 0f08 	tst.w	r9, #8
 80008dc:	d160      	bne.n	80009a0 <HAL_CAN_IRQHandler+0x1be>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80008de:	f014 0f02 	tst.w	r4, #2
 80008e2:	d004      	beq.n	80008ee <HAL_CAN_IRQHandler+0x10c>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80008e4:	682b      	ldr	r3, [r5, #0]
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	f013 0f03 	tst.w	r3, #3
 80008ec:	d15f      	bne.n	80009ae <HAL_CAN_IRQHandler+0x1cc>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80008ee:	f014 0f40 	tst.w	r4, #64	; 0x40
 80008f2:	d007      	beq.n	8000904 <HAL_CAN_IRQHandler+0x122>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80008f4:	f018 0f10 	tst.w	r8, #16
 80008f8:	d004      	beq.n	8000904 <HAL_CAN_IRQHandler+0x122>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80008fa:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80008fe:	682b      	ldr	r3, [r5, #0]
 8000900:	2210      	movs	r2, #16
 8000902:	611a      	str	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000904:	f014 0f20 	tst.w	r4, #32
 8000908:	d002      	beq.n	8000910 <HAL_CAN_IRQHandler+0x12e>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800090a:	f018 0f08 	tst.w	r8, #8
 800090e:	d152      	bne.n	80009b6 <HAL_CAN_IRQHandler+0x1d4>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000910:	f014 0f10 	tst.w	r4, #16
 8000914:	d004      	beq.n	8000920 <HAL_CAN_IRQHandler+0x13e>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000916:	682b      	ldr	r3, [r5, #0]
 8000918:	691b      	ldr	r3, [r3, #16]
 800091a:	f013 0f03 	tst.w	r3, #3
 800091e:	d151      	bne.n	80009c4 <HAL_CAN_IRQHandler+0x1e2>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000920:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 8000924:	d002      	beq.n	800092c <HAL_CAN_IRQHandler+0x14a>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000926:	f017 0f10 	tst.w	r7, #16
 800092a:	d14f      	bne.n	80009cc <HAL_CAN_IRQHandler+0x1ea>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800092c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 8000930:	d002      	beq.n	8000938 <HAL_CAN_IRQHandler+0x156>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000932:	f017 0f08 	tst.w	r7, #8
 8000936:	d150      	bne.n	80009da <HAL_CAN_IRQHandler+0x1f8>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000938:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 800093c:	d067      	beq.n	8000a0e <HAL_CAN_IRQHandler+0x22c>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800093e:	f017 0f04 	tst.w	r7, #4
 8000942:	d061      	beq.n	8000a08 <HAL_CAN_IRQHandler+0x226>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000944:	f414 7f80 	tst.w	r4, #256	; 0x100
 8000948:	d004      	beq.n	8000954 <HAL_CAN_IRQHandler+0x172>
 800094a:	f01a 0f01 	tst.w	sl, #1
 800094e:	d001      	beq.n	8000954 <HAL_CAN_IRQHandler+0x172>
        errorcode |= HAL_CAN_ERROR_EWG;
 8000950:	f04b 0b01 	orr.w	fp, fp, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000954:	f414 7f00 	tst.w	r4, #512	; 0x200
 8000958:	d004      	beq.n	8000964 <HAL_CAN_IRQHandler+0x182>
 800095a:	f01a 0f02 	tst.w	sl, #2
 800095e:	d001      	beq.n	8000964 <HAL_CAN_IRQHandler+0x182>
        errorcode |= HAL_CAN_ERROR_EPV;
 8000960:	f04b 0b02 	orr.w	fp, fp, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000964:	f414 6f80 	tst.w	r4, #1024	; 0x400
 8000968:	d004      	beq.n	8000974 <HAL_CAN_IRQHandler+0x192>
 800096a:	f01a 0f04 	tst.w	sl, #4
 800096e:	d001      	beq.n	8000974 <HAL_CAN_IRQHandler+0x192>
        errorcode |= HAL_CAN_ERROR_BOF;
 8000970:	f04b 0b04 	orr.w	fp, fp, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000974:	f414 6f00 	tst.w	r4, #2048	; 0x800
 8000978:	d046      	beq.n	8000a08 <HAL_CAN_IRQHandler+0x226>
 800097a:	f01a 0a70 	ands.w	sl, sl, #112	; 0x70
 800097e:	d043      	beq.n	8000a08 <HAL_CAN_IRQHandler+0x226>
        switch (esrflags & CAN_ESR_LEC)
 8000980:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 8000984:	d048      	beq.n	8000a18 <HAL_CAN_IRQHandler+0x236>
 8000986:	d92f      	bls.n	80009e8 <HAL_CAN_IRQHandler+0x206>
 8000988:	f1ba 0f50 	cmp.w	sl, #80	; 0x50
 800098c:	d047      	beq.n	8000a1e <HAL_CAN_IRQHandler+0x23c>
 800098e:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 8000992:	d047      	beq.n	8000a24 <HAL_CAN_IRQHandler+0x242>
 8000994:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 8000998:	d131      	bne.n	80009fe <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_BR;
 800099a:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
            break;
 800099e:	e02e      	b.n	80009fe <HAL_CAN_IRQHandler+0x21c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80009a0:	682b      	ldr	r3, [r5, #0]
 80009a2:	2208      	movs	r2, #8
 80009a4:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 80009a6:	4628      	mov	r0, r5
 80009a8:	f7ff ff15 	bl	80007d6 <HAL_CAN_RxFifo0FullCallback>
 80009ac:	e797      	b.n	80008de <HAL_CAN_IRQHandler+0xfc>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80009ae:	4628      	mov	r0, r5
 80009b0:	f002 f96c 	bl	8002c8c <HAL_CAN_RxFifo0MsgPendingCallback>
 80009b4:	e79b      	b.n	80008ee <HAL_CAN_IRQHandler+0x10c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80009b6:	682b      	ldr	r3, [r5, #0]
 80009b8:	2208      	movs	r2, #8
 80009ba:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 80009bc:	4628      	mov	r0, r5
 80009be:	f7ff ff0c 	bl	80007da <HAL_CAN_RxFifo1FullCallback>
 80009c2:	e7a5      	b.n	8000910 <HAL_CAN_IRQHandler+0x12e>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80009c4:	4628      	mov	r0, r5
 80009c6:	f7ff ff07 	bl	80007d8 <HAL_CAN_RxFifo1MsgPendingCallback>
 80009ca:	e7a9      	b.n	8000920 <HAL_CAN_IRQHandler+0x13e>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80009cc:	682b      	ldr	r3, [r5, #0]
 80009ce:	2210      	movs	r2, #16
 80009d0:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80009d2:	4628      	mov	r0, r5
 80009d4:	f7ff ff02 	bl	80007dc <HAL_CAN_SleepCallback>
 80009d8:	e7a8      	b.n	800092c <HAL_CAN_IRQHandler+0x14a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80009da:	682b      	ldr	r3, [r5, #0]
 80009dc:	2208      	movs	r2, #8
 80009de:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80009e0:	4628      	mov	r0, r5
 80009e2:	f7ff fefc 	bl	80007de <HAL_CAN_WakeUpFromRxMsgCallback>
 80009e6:	e7a7      	b.n	8000938 <HAL_CAN_IRQHandler+0x156>
        switch (esrflags & CAN_ESR_LEC)
 80009e8:	f1ba 0f10 	cmp.w	sl, #16
 80009ec:	d005      	beq.n	80009fa <HAL_CAN_IRQHandler+0x218>
 80009ee:	f1ba 0f20 	cmp.w	sl, #32
 80009f2:	d104      	bne.n	80009fe <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_FOR;
 80009f4:	f04b 0b10 	orr.w	fp, fp, #16
            break;
 80009f8:	e001      	b.n	80009fe <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_STF;
 80009fa:	f04b 0b08 	orr.w	fp, fp, #8
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80009fe:	682a      	ldr	r2, [r5, #0]
 8000a00:	6993      	ldr	r3, [r2, #24]
 8000a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000a06:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000a08:	682b      	ldr	r3, [r5, #0]
 8000a0a:	2204      	movs	r2, #4
 8000a0c:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000a0e:	f1bb 0f00 	cmp.w	fp, #0
 8000a12:	d10a      	bne.n	8000a2a <HAL_CAN_IRQHandler+0x248>
 8000a14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            errorcode |= HAL_CAN_ERROR_ACK;
 8000a18:	f04b 0b20 	orr.w	fp, fp, #32
            break;
 8000a1c:	e7ef      	b.n	80009fe <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_BD;
 8000a1e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
            break;
 8000a22:	e7ec      	b.n	80009fe <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000a24:	f44b 7b80 	orr.w	fp, fp, #256	; 0x100
            break;
 8000a28:	e7e9      	b.n	80009fe <HAL_CAN_IRQHandler+0x21c>
    hcan->ErrorCode |= errorcode;
 8000a2a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000a2c:	ea4b 0303 	orr.w	r3, fp, r3
 8000a30:	626b      	str	r3, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8000a32:	4628      	mov	r0, r5
 8000a34:	f7ff fed4 	bl	80007e0 <HAL_CAN_ErrorCallback>
}
 8000a38:	e7ec      	b.n	8000a14 <HAL_CAN_IRQHandler+0x232>
	...

08000a3c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a3c:	4a07      	ldr	r2, [pc, #28]	; (8000a5c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000a3e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a40:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000a44:	041b      	lsls	r3, r3, #16
 8000a46:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000a48:	0200      	lsls	r0, r0, #8
 8000a4a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a4e:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8000a50:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8000a54:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000a58:	60d0      	str	r0, [r2, #12]
 8000a5a:	4770      	bx	lr
 8000a5c:	e000ed00 	.word	0xe000ed00

08000a60 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a60:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a62:	4b16      	ldr	r3, [pc, #88]	; (8000abc <HAL_NVIC_SetPriority+0x5c>)
 8000a64:	68db      	ldr	r3, [r3, #12]
 8000a66:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a6a:	f1c3 0407 	rsb	r4, r3, #7
 8000a6e:	2c04      	cmp	r4, #4
 8000a70:	bf28      	it	cs
 8000a72:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a74:	1d1d      	adds	r5, r3, #4
 8000a76:	2d06      	cmp	r5, #6
 8000a78:	d917      	bls.n	8000aaa <HAL_NVIC_SetPriority+0x4a>
 8000a7a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a7c:	2501      	movs	r5, #1
 8000a7e:	fa05 f404 	lsl.w	r4, r5, r4
 8000a82:	3c01      	subs	r4, #1
 8000a84:	4021      	ands	r1, r4
 8000a86:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a88:	fa05 f303 	lsl.w	r3, r5, r3
 8000a8c:	3b01      	subs	r3, #1
 8000a8e:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a90:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) < 0)
 8000a92:	2800      	cmp	r0, #0
 8000a94:	db0b      	blt.n	8000aae <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a96:	0109      	lsls	r1, r1, #4
 8000a98:	b2c9      	uxtb	r1, r1
 8000a9a:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000a9e:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000aa2:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000aa6:	bc30      	pop	{r4, r5}
 8000aa8:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aaa:	2300      	movs	r3, #0
 8000aac:	e7e6      	b.n	8000a7c <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aae:	f000 000f 	and.w	r0, r0, #15
 8000ab2:	0109      	lsls	r1, r1, #4
 8000ab4:	b2c9      	uxtb	r1, r1
 8000ab6:	4b02      	ldr	r3, [pc, #8]	; (8000ac0 <HAL_NVIC_SetPriority+0x60>)
 8000ab8:	5419      	strb	r1, [r3, r0]
 8000aba:	e7f4      	b.n	8000aa6 <HAL_NVIC_SetPriority+0x46>
 8000abc:	e000ed00 	.word	0xe000ed00
 8000ac0:	e000ed14 	.word	0xe000ed14

08000ac4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000ac4:	0942      	lsrs	r2, r0, #5
 8000ac6:	f000 001f 	and.w	r0, r0, #31
 8000aca:	2301      	movs	r3, #1
 8000acc:	fa03 f000 	lsl.w	r0, r3, r0
 8000ad0:	4b01      	ldr	r3, [pc, #4]	; (8000ad8 <HAL_NVIC_EnableIRQ+0x14>)
 8000ad2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000ad6:	4770      	bx	lr
 8000ad8:	e000e100 	.word	0xe000e100

08000adc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000adc:	3801      	subs	r0, #1
 8000ade:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ae2:	d20a      	bcs.n	8000afa <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ae4:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <HAL_SYSTICK_Config+0x24>)
 8000ae6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae8:	21f0      	movs	r1, #240	; 0xf0
 8000aea:	4a06      	ldr	r2, [pc, #24]	; (8000b04 <HAL_SYSTICK_Config+0x28>)
 8000aec:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000af0:	2000      	movs	r0, #0
 8000af2:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000af4:	2207      	movs	r2, #7
 8000af6:	601a      	str	r2, [r3, #0]
 8000af8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000afa:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	e000e010 	.word	0xe000e010
 8000b04:	e000ed00 	.word	0xe000ed00

08000b08 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000b08:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b0a:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8000b0e:	2b02      	cmp	r3, #2
 8000b10:	d003      	beq.n	8000b1a <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b12:	2304      	movs	r3, #4
 8000b14:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000b16:	2001      	movs	r0, #1
 8000b18:	bd08      	pop	{r3, pc}
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b1a:	6802      	ldr	r2, [r0, #0]
 8000b1c:	6813      	ldr	r3, [r2, #0]
 8000b1e:	f023 030e 	bic.w	r3, r3, #14
 8000b22:	6013      	str	r3, [r2, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000b24:	6802      	ldr	r2, [r0, #0]
 8000b26:	6813      	ldr	r3, [r2, #0]
 8000b28:	f023 0301 	bic.w	r3, r3, #1
 8000b2c:	6013      	str	r3, [r2, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000b2e:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8000b30:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000b32:	2201      	movs	r2, #1
 8000b34:	fa02 f303 	lsl.w	r3, r2, r3
 8000b38:	604b      	str	r3, [r1, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b3a:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b3e:	2300      	movs	r3, #0
 8000b40:	f880 3020 	strb.w	r3, [r0, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000b44:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000b46:	b113      	cbz	r3, 8000b4e <HAL_DMA_Abort_IT+0x46>
    {
      hdma->XferAbortCallback(hdma);
 8000b48:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	bd08      	pop	{r3, pc}
 8000b4e:	2000      	movs	r0, #0
    } 
  }
  return status;
}
 8000b50:	bd08      	pop	{r3, pc}
	...

08000b54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b56:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8000b58:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000b5a:	e08c      	b.n	8000c76 <HAL_GPIO_Init+0x122>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000b5c:	08de      	lsrs	r6, r3, #3
 8000b5e:	3608      	adds	r6, #8
 8000b60:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b64:	f003 0e07 	and.w	lr, r3, #7
 8000b68:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000b6c:	270f      	movs	r7, #15
 8000b6e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000b72:	ea24 0407 	bic.w	r4, r4, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000b76:	690f      	ldr	r7, [r1, #16]
 8000b78:	fa07 f70e 	lsl.w	r7, r7, lr
 8000b7c:	433c      	orrs	r4, r7
        GPIOx->AFR[position >> 3] = temp;
 8000b7e:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
 8000b82:	e087      	b.n	8000c94 <HAL_GPIO_Init+0x140>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b84:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000b86:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b88:	68cf      	ldr	r7, [r1, #12]
 8000b8a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000b8e:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000b90:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b92:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b94:	ea26 0505 	bic.w	r5, r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000b98:	684e      	ldr	r6, [r1, #4]
 8000b9a:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8000b9e:	409e      	lsls	r6, r3
 8000ba0:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8000ba2:	6045      	str	r5, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ba4:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ba6:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ba8:	688d      	ldr	r5, [r1, #8]
 8000baa:	fa05 f50e 	lsl.w	r5, r5, lr
 8000bae:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000bb0:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bb2:	684c      	ldr	r4, [r1, #4]
 8000bb4:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8000bb8:	d05c      	beq.n	8000c74 <HAL_GPIO_Init+0x120>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bba:	4c4a      	ldr	r4, [pc, #296]	; (8000ce4 <HAL_GPIO_Init+0x190>)
 8000bbc:	69a5      	ldr	r5, [r4, #24]
 8000bbe:	f045 0501 	orr.w	r5, r5, #1
 8000bc2:	61a5      	str	r5, [r4, #24]
 8000bc4:	69a4      	ldr	r4, [r4, #24]
 8000bc6:	f004 0401 	and.w	r4, r4, #1
 8000bca:	9401      	str	r4, [sp, #4]
 8000bcc:	9c01      	ldr	r4, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2];
 8000bce:	089d      	lsrs	r5, r3, #2
 8000bd0:	1cae      	adds	r6, r5, #2
 8000bd2:	4c45      	ldr	r4, [pc, #276]	; (8000ce8 <HAL_GPIO_Init+0x194>)
 8000bd4:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000bd8:	f003 0603 	and.w	r6, r3, #3
 8000bdc:	00b6      	lsls	r6, r6, #2
 8000bde:	270f      	movs	r7, #15
 8000be0:	40b7      	lsls	r7, r6
 8000be2:	ea24 0407 	bic.w	r4, r4, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000be6:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8000bea:	d070      	beq.n	8000cce <HAL_GPIO_Init+0x17a>
 8000bec:	4f3f      	ldr	r7, [pc, #252]	; (8000cec <HAL_GPIO_Init+0x198>)
 8000bee:	42b8      	cmp	r0, r7
 8000bf0:	d06f      	beq.n	8000cd2 <HAL_GPIO_Init+0x17e>
 8000bf2:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000bf6:	42b8      	cmp	r0, r7
 8000bf8:	d06d      	beq.n	8000cd6 <HAL_GPIO_Init+0x182>
 8000bfa:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000bfe:	42b8      	cmp	r0, r7
 8000c00:	d06b      	beq.n	8000cda <HAL_GPIO_Init+0x186>
 8000c02:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000c06:	42b8      	cmp	r0, r7
 8000c08:	d05f      	beq.n	8000cca <HAL_GPIO_Init+0x176>
 8000c0a:	2705      	movs	r7, #5
 8000c0c:	fa07 f606 	lsl.w	r6, r7, r6
 8000c10:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8000c12:	3502      	adds	r5, #2
 8000c14:	4e34      	ldr	r6, [pc, #208]	; (8000ce8 <HAL_GPIO_Init+0x194>)
 8000c16:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c1a:	4c35      	ldr	r4, [pc, #212]	; (8000cf0 <HAL_GPIO_Init+0x19c>)
 8000c1c:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8000c1e:	43d4      	mvns	r4, r2
 8000c20:	ea05 0604 	and.w	r6, r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c24:	684f      	ldr	r7, [r1, #4]
 8000c26:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8000c2a:	d001      	beq.n	8000c30 <HAL_GPIO_Init+0xdc>
        {
          temp |= iocurrent;
 8000c2c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR = temp;
 8000c30:	4d2f      	ldr	r5, [pc, #188]	; (8000cf0 <HAL_GPIO_Init+0x19c>)
 8000c32:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8000c34:	686d      	ldr	r5, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
 8000c36:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c3a:	684f      	ldr	r7, [r1, #4]
 8000c3c:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8000c40:	d001      	beq.n	8000c46 <HAL_GPIO_Init+0xf2>
        {
          temp |= iocurrent;
 8000c42:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR = temp;
 8000c46:	4d2a      	ldr	r5, [pc, #168]	; (8000cf0 <HAL_GPIO_Init+0x19c>)
 8000c48:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c4a:	68ad      	ldr	r5, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 8000c4c:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c50:	684f      	ldr	r7, [r1, #4]
 8000c52:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8000c56:	d001      	beq.n	8000c5c <HAL_GPIO_Init+0x108>
        {
          temp |= iocurrent;
 8000c58:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR = temp;
 8000c5c:	4d24      	ldr	r5, [pc, #144]	; (8000cf0 <HAL_GPIO_Init+0x19c>)
 8000c5e:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8000c60:	68ed      	ldr	r5, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
 8000c62:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c64:	684e      	ldr	r6, [r1, #4]
 8000c66:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8000c6a:	d001      	beq.n	8000c70 <HAL_GPIO_Init+0x11c>
        {
          temp |= iocurrent;
 8000c6c:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR = temp;
 8000c70:	4a1f      	ldr	r2, [pc, #124]	; (8000cf0 <HAL_GPIO_Init+0x19c>)
 8000c72:	60d4      	str	r4, [r2, #12]
      }
    }
    
    position++;
 8000c74:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000c76:	680a      	ldr	r2, [r1, #0]
 8000c78:	fa32 f403 	lsrs.w	r4, r2, r3
 8000c7c:	d02f      	beq.n	8000cde <HAL_GPIO_Init+0x18a>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000c7e:	2501      	movs	r5, #1
 8000c80:	409d      	lsls	r5, r3
    if(iocurrent)
 8000c82:	402a      	ands	r2, r5
 8000c84:	d0f6      	beq.n	8000c74 <HAL_GPIO_Init+0x120>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c86:	684c      	ldr	r4, [r1, #4]
 8000c88:	2c02      	cmp	r4, #2
 8000c8a:	f43f af67 	beq.w	8000b5c <HAL_GPIO_Init+0x8>
 8000c8e:	2c12      	cmp	r4, #18
 8000c90:	f43f af64 	beq.w	8000b5c <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 8000c94:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000c96:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000c9a:	2403      	movs	r4, #3
 8000c9c:	fa04 f40e 	lsl.w	r4, r4, lr
 8000ca0:	43e4      	mvns	r4, r4
 8000ca2:	4026      	ands	r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ca4:	684f      	ldr	r7, [r1, #4]
 8000ca6:	f007 0703 	and.w	r7, r7, #3
 8000caa:	fa07 f70e 	lsl.w	r7, r7, lr
 8000cae:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8000cb0:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cb2:	684e      	ldr	r6, [r1, #4]
 8000cb4:	1e77      	subs	r7, r6, #1
 8000cb6:	2f01      	cmp	r7, #1
 8000cb8:	f67f af64 	bls.w	8000b84 <HAL_GPIO_Init+0x30>
 8000cbc:	2e11      	cmp	r6, #17
 8000cbe:	f43f af61 	beq.w	8000b84 <HAL_GPIO_Init+0x30>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000cc2:	2e12      	cmp	r6, #18
 8000cc4:	f47f af6e 	bne.w	8000ba4 <HAL_GPIO_Init+0x50>
 8000cc8:	e75c      	b.n	8000b84 <HAL_GPIO_Init+0x30>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000cca:	2704      	movs	r7, #4
 8000ccc:	e79e      	b.n	8000c0c <HAL_GPIO_Init+0xb8>
 8000cce:	2700      	movs	r7, #0
 8000cd0:	e79c      	b.n	8000c0c <HAL_GPIO_Init+0xb8>
 8000cd2:	2701      	movs	r7, #1
 8000cd4:	e79a      	b.n	8000c0c <HAL_GPIO_Init+0xb8>
 8000cd6:	2702      	movs	r7, #2
 8000cd8:	e798      	b.n	8000c0c <HAL_GPIO_Init+0xb8>
 8000cda:	2703      	movs	r7, #3
 8000cdc:	e796      	b.n	8000c0c <HAL_GPIO_Init+0xb8>
  }
}
 8000cde:	b003      	add	sp, #12
 8000ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	40010000 	.word	0x40010000
 8000cec:	48000400 	.word	0x48000400
 8000cf0:	40010400 	.word	0x40010400

08000cf4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000cf4:	b90a      	cbnz	r2, 8000cfa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cf6:	6281      	str	r1, [r0, #40]	; 0x28
 8000cf8:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000cfa:	6181      	str	r1, [r0, #24]
 8000cfc:	4770      	bx	lr

08000cfe <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000cfe:	6943      	ldr	r3, [r0, #20]
 8000d00:	4059      	eors	r1, r3
 8000d02:	6141      	str	r1, [r0, #20]
 8000d04:	4770      	bx	lr

08000d06 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000d06:	6803      	ldr	r3, [r0, #0]
 8000d08:	699a      	ldr	r2, [r3, #24]
 8000d0a:	f012 0f02 	tst.w	r2, #2
 8000d0e:	d001      	beq.n	8000d14 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 8000d10:	2200      	movs	r2, #0
 8000d12:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000d14:	6803      	ldr	r3, [r0, #0]
 8000d16:	699a      	ldr	r2, [r3, #24]
 8000d18:	f012 0f01 	tst.w	r2, #1
 8000d1c:	d103      	bne.n	8000d26 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000d1e:	699a      	ldr	r2, [r3, #24]
 8000d20:	f042 0201 	orr.w	r2, r2, #1
 8000d24:	619a      	str	r2, [r3, #24]
 8000d26:	4770      	bx	lr

08000d28 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8000d28:	b470      	push	{r4, r5, r6}
 8000d2a:	9d03      	ldr	r5, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8000d2c:	6806      	ldr	r6, [r0, #0]
 8000d2e:	6870      	ldr	r0, [r6, #4]
 8000d30:	0d6c      	lsrs	r4, r5, #21
 8000d32:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8000d36:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8000d3a:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8000d3e:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8000d42:	f044 0403 	orr.w	r4, r4, #3
 8000d46:	ea20 0004 	bic.w	r0, r0, r4
 8000d4a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8000d4e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000d52:	4319      	orrs	r1, r3
 8000d54:	4329      	orrs	r1, r5
 8000d56:	4308      	orrs	r0, r1
 8000d58:	6070      	str	r0, [r6, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8000d5a:	bc70      	pop	{r4, r5, r6}
 8000d5c:	4770      	bx	lr

08000d5e <I2C_IsAcknowledgeFailed>:
{
 8000d5e:	b570      	push	{r4, r5, r6, lr}
 8000d60:	4604      	mov	r4, r0
 8000d62:	460d      	mov	r5, r1
 8000d64:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000d66:	6803      	ldr	r3, [r0, #0]
 8000d68:	699b      	ldr	r3, [r3, #24]
 8000d6a:	f013 0f10 	tst.w	r3, #16
 8000d6e:	d017      	beq.n	8000da0 <I2C_IsAcknowledgeFailed+0x42>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000d70:	6823      	ldr	r3, [r4, #0]
 8000d72:	699a      	ldr	r2, [r3, #24]
 8000d74:	f012 0f20 	tst.w	r2, #32
 8000d78:	d114      	bne.n	8000da4 <I2C_IsAcknowledgeFailed+0x46>
      if (Timeout != HAL_MAX_DELAY)
 8000d7a:	f1b5 3fff 	cmp.w	r5, #4294967295
 8000d7e:	d0f7      	beq.n	8000d70 <I2C_IsAcknowledgeFailed+0x12>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000d80:	b125      	cbz	r5, 8000d8c <I2C_IsAcknowledgeFailed+0x2e>
 8000d82:	f7ff fa65 	bl	8000250 <HAL_GetTick>
 8000d86:	1b80      	subs	r0, r0, r6
 8000d88:	4285      	cmp	r5, r0
 8000d8a:	d2f1      	bcs.n	8000d70 <I2C_IsAcknowledgeFailed+0x12>
          hi2c->State = HAL_I2C_STATE_READY;
 8000d8c:	2320      	movs	r3, #32
 8000d8e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d92:	2300      	movs	r3, #0
 8000d94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8000d98:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_TIMEOUT;
 8000d9c:	2003      	movs	r0, #3
 8000d9e:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8000da0:	2000      	movs	r0, #0
 8000da2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000da4:	2210      	movs	r2, #16
 8000da6:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000da8:	6823      	ldr	r3, [r4, #0]
 8000daa:	2520      	movs	r5, #32
 8000dac:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8000dae:	4620      	mov	r0, r4
 8000db0:	f7ff ffa9 	bl	8000d06 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8000db4:	6822      	ldr	r2, [r4, #0]
 8000db6:	6853      	ldr	r3, [r2, #4]
 8000db8:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8000dbc:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8000dc0:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8000dc4:	f023 0301 	bic.w	r3, r3, #1
 8000dc8:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000dca:	2304      	movs	r3, #4
 8000dcc:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8000dce:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8000dd8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8000ddc:	2001      	movs	r0, #1
}
 8000dde:	bd70      	pop	{r4, r5, r6, pc}

08000de0 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8000de0:	b570      	push	{r4, r5, r6, lr}
 8000de2:	4604      	mov	r4, r0
 8000de4:	460d      	mov	r5, r1
 8000de6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000de8:	6823      	ldr	r3, [r4, #0]
 8000dea:	699b      	ldr	r3, [r3, #24]
 8000dec:	f013 0f02 	tst.w	r3, #2
 8000df0:	d11c      	bne.n	8000e2c <I2C_WaitOnTXISFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000df2:	4632      	mov	r2, r6
 8000df4:	4629      	mov	r1, r5
 8000df6:	4620      	mov	r0, r4
 8000df8:	f7ff ffb1 	bl	8000d5e <I2C_IsAcknowledgeFailed>
 8000dfc:	b9c0      	cbnz	r0, 8000e30 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8000dfe:	f1b5 3fff 	cmp.w	r5, #4294967295
 8000e02:	d0f1      	beq.n	8000de8 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000e04:	b125      	cbz	r5, 8000e10 <I2C_WaitOnTXISFlagUntilTimeout+0x30>
 8000e06:	f7ff fa23 	bl	8000250 <HAL_GetTick>
 8000e0a:	1b80      	subs	r0, r0, r6
 8000e0c:	4285      	cmp	r5, r0
 8000e0e:	d2eb      	bcs.n	8000de8 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000e10:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000e12:	f043 0320 	orr.w	r3, r3, #32
 8000e16:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8000e18:	2320      	movs	r3, #32
 8000e1a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8000e24:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8000e28:	2003      	movs	r0, #3
 8000e2a:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8000e2c:	2000      	movs	r0, #0
 8000e2e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8000e30:	2001      	movs	r0, #1
}
 8000e32:	bd70      	pop	{r4, r5, r6, pc}

08000e34 <I2C_WaitOnFlagUntilTimeout>:
{
 8000e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e36:	4605      	mov	r5, r0
 8000e38:	460f      	mov	r7, r1
 8000e3a:	4616      	mov	r6, r2
 8000e3c:	461c      	mov	r4, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000e3e:	682b      	ldr	r3, [r5, #0]
 8000e40:	699b      	ldr	r3, [r3, #24]
 8000e42:	ea37 0303 	bics.w	r3, r7, r3
 8000e46:	bf0c      	ite	eq
 8000e48:	2301      	moveq	r3, #1
 8000e4a:	2300      	movne	r3, #0
 8000e4c:	42b3      	cmp	r3, r6
 8000e4e:	d113      	bne.n	8000e78 <I2C_WaitOnFlagUntilTimeout+0x44>
    if (Timeout != HAL_MAX_DELAY)
 8000e50:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000e54:	d0f3      	beq.n	8000e3e <I2C_WaitOnFlagUntilTimeout+0xa>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000e56:	b12c      	cbz	r4, 8000e64 <I2C_WaitOnFlagUntilTimeout+0x30>
 8000e58:	f7ff f9fa 	bl	8000250 <HAL_GetTick>
 8000e5c:	9b06      	ldr	r3, [sp, #24]
 8000e5e:	1ac0      	subs	r0, r0, r3
 8000e60:	4284      	cmp	r4, r0
 8000e62:	d2ec      	bcs.n	8000e3e <I2C_WaitOnFlagUntilTimeout+0xa>
        hi2c->State = HAL_I2C_STATE_READY;
 8000e64:	2320      	movs	r3, #32
 8000e66:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8000e70:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
        return HAL_TIMEOUT;
 8000e74:	2003      	movs	r0, #3
 8000e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return HAL_OK;
 8000e78:	2000      	movs	r0, #0
}
 8000e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000e7c <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8000e7c:	b570      	push	{r4, r5, r6, lr}
 8000e7e:	4605      	mov	r5, r0
 8000e80:	460c      	mov	r4, r1
 8000e82:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000e84:	682b      	ldr	r3, [r5, #0]
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	f013 0f20 	tst.w	r3, #32
 8000e8c:	d119      	bne.n	8000ec2 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000e8e:	4632      	mov	r2, r6
 8000e90:	4621      	mov	r1, r4
 8000e92:	4628      	mov	r0, r5
 8000e94:	f7ff ff63 	bl	8000d5e <I2C_IsAcknowledgeFailed>
 8000e98:	b9a8      	cbnz	r0, 8000ec6 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000e9a:	b124      	cbz	r4, 8000ea6 <I2C_WaitOnSTOPFlagUntilTimeout+0x2a>
 8000e9c:	f7ff f9d8 	bl	8000250 <HAL_GetTick>
 8000ea0:	1b80      	subs	r0, r0, r6
 8000ea2:	4284      	cmp	r4, r0
 8000ea4:	d2ee      	bcs.n	8000e84 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000ea6:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8000ea8:	f043 0320 	orr.w	r3, r3, #32
 8000eac:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000eae:	2320      	movs	r3, #32
 8000eb0:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8000eba:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_TIMEOUT;
 8000ebe:	2003      	movs	r0, #3
 8000ec0:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8000ec2:	2000      	movs	r0, #0
 8000ec4:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8000ec6:	2001      	movs	r0, #1
}
 8000ec8:	bd70      	pop	{r4, r5, r6, pc}

08000eca <HAL_I2C_Init>:
  if (hi2c == NULL)
 8000eca:	2800      	cmp	r0, #0
 8000ecc:	d059      	beq.n	8000f82 <HAL_I2C_Init+0xb8>
{
 8000ece:	b510      	push	{r4, lr}
 8000ed0:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000ed2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d043      	beq.n	8000f62 <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000eda:	2324      	movs	r3, #36	; 0x24
 8000edc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8000ee0:	6822      	ldr	r2, [r4, #0]
 8000ee2:	6813      	ldr	r3, [r2, #0]
 8000ee4:	f023 0301 	bic.w	r3, r3, #1
 8000ee8:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000eea:	6822      	ldr	r2, [r4, #0]
 8000eec:	6863      	ldr	r3, [r4, #4]
 8000eee:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000ef2:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000ef4:	6822      	ldr	r2, [r4, #0]
 8000ef6:	6893      	ldr	r3, [r2, #8]
 8000ef8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000efc:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000efe:	68e3      	ldr	r3, [r4, #12]
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d033      	beq.n	8000f6c <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000f04:	6822      	ldr	r2, [r4, #0]
 8000f06:	68a3      	ldr	r3, [r4, #8]
 8000f08:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8000f0c:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000f0e:	68e3      	ldr	r3, [r4, #12]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d031      	beq.n	8000f78 <HAL_I2C_Init+0xae>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000f14:	6822      	ldr	r2, [r4, #0]
 8000f16:	6853      	ldr	r3, [r2, #4]
 8000f18:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f20:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000f22:	6822      	ldr	r2, [r4, #0]
 8000f24:	68d3      	ldr	r3, [r2, #12]
 8000f26:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000f2a:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000f2c:	6822      	ldr	r2, [r4, #0]
 8000f2e:	6923      	ldr	r3, [r4, #16]
 8000f30:	6961      	ldr	r1, [r4, #20]
 8000f32:	430b      	orrs	r3, r1
 8000f34:	69a1      	ldr	r1, [r4, #24]
 8000f36:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000f3a:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f3c:	6822      	ldr	r2, [r4, #0]
 8000f3e:	69e3      	ldr	r3, [r4, #28]
 8000f40:	6a21      	ldr	r1, [r4, #32]
 8000f42:	430b      	orrs	r3, r1
 8000f44:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8000f46:	6822      	ldr	r2, [r4, #0]
 8000f48:	6813      	ldr	r3, [r2, #0]
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f50:	2000      	movs	r0, #0
 8000f52:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000f54:	2320      	movs	r3, #32
 8000f56:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f5a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f5c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8000f60:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8000f62:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8000f66:	f001 ff0f 	bl	8002d88 <HAL_I2C_MspInit>
 8000f6a:	e7b6      	b.n	8000eda <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000f6c:	6822      	ldr	r2, [r4, #0]
 8000f6e:	68a3      	ldr	r3, [r4, #8]
 8000f70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f74:	6093      	str	r3, [r2, #8]
 8000f76:	e7ca      	b.n	8000f0e <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000f78:	6823      	ldr	r3, [r4, #0]
 8000f7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f7e:	605a      	str	r2, [r3, #4]
 8000f80:	e7c8      	b.n	8000f14 <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8000f82:	2001      	movs	r0, #1
 8000f84:	4770      	bx	lr
	...

08000f88 <HAL_I2C_Master_Transmit>:
{
 8000f88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000f8c:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f8e:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 8000f92:	b2ed      	uxtb	r5, r5
 8000f94:	2d20      	cmp	r5, #32
 8000f96:	d004      	beq.n	8000fa2 <HAL_I2C_Master_Transmit+0x1a>
    return HAL_BUSY;
 8000f98:	2302      	movs	r3, #2
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	b003      	add	sp, #12
 8000f9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(hi2c);
 8000fa2:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8000fa6:	2c01      	cmp	r4, #1
 8000fa8:	d101      	bne.n	8000fae <HAL_I2C_Master_Transmit+0x26>
 8000faa:	2302      	movs	r3, #2
 8000fac:	e7f5      	b.n	8000f9a <HAL_I2C_Master_Transmit+0x12>
 8000fae:	4698      	mov	r8, r3
 8000fb0:	4617      	mov	r7, r2
 8000fb2:	460d      	mov	r5, r1
 8000fb4:	4604      	mov	r4, r0
 8000fb6:	f04f 0901 	mov.w	r9, #1
 8000fba:	f880 9040 	strb.w	r9, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8000fbe:	f7ff f947 	bl	8000250 <HAL_GetTick>
 8000fc2:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000fc4:	9000      	str	r0, [sp, #0]
 8000fc6:	2319      	movs	r3, #25
 8000fc8:	464a      	mov	r2, r9
 8000fca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fce:	4620      	mov	r0, r4
 8000fd0:	f7ff ff30 	bl	8000e34 <I2C_WaitOnFlagUntilTimeout>
 8000fd4:	b108      	cbz	r0, 8000fda <HAL_I2C_Master_Transmit+0x52>
      return HAL_TIMEOUT;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	e7df      	b.n	8000f9a <HAL_I2C_Master_Transmit+0x12>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000fda:	2321      	movs	r3, #33	; 0x21
 8000fdc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000fe0:	2310      	movs	r3, #16
 8000fe2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8000fea:	6267      	str	r7, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8000fec:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8000ff0:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000ff2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000ff4:	b29b      	uxth	r3, r3
 8000ff6:	2bff      	cmp	r3, #255	; 0xff
 8000ff8:	d90a      	bls.n	8001010 <HAL_I2C_Master_Transmit+0x88>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000ffa:	22ff      	movs	r2, #255	; 0xff
 8000ffc:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000ffe:	4b43      	ldr	r3, [pc, #268]	; (800110c <HAL_I2C_Master_Transmit+0x184>)
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001006:	4629      	mov	r1, r5
 8001008:	4620      	mov	r0, r4
 800100a:	f7ff fe8d 	bl	8000d28 <I2C_TransferConfig>
 800100e:	e01f      	b.n	8001050 <HAL_I2C_Master_Transmit+0xc8>
      hi2c->XferSize = hi2c->XferCount;
 8001010:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001012:	b292      	uxth	r2, r2
 8001014:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001016:	4b3d      	ldr	r3, [pc, #244]	; (800110c <HAL_I2C_Master_Transmit+0x184>)
 8001018:	9300      	str	r3, [sp, #0]
 800101a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800101e:	b2d2      	uxtb	r2, r2
 8001020:	4629      	mov	r1, r5
 8001022:	4620      	mov	r0, r4
 8001024:	f7ff fe80 	bl	8000d28 <I2C_TransferConfig>
 8001028:	e012      	b.n	8001050 <HAL_I2C_Master_Transmit+0xc8>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800102a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800102c:	2b04      	cmp	r3, #4
 800102e:	d001      	beq.n	8001034 <HAL_I2C_Master_Transmit+0xac>
          return HAL_TIMEOUT;
 8001030:	2303      	movs	r3, #3
 8001032:	e7b2      	b.n	8000f9a <HAL_I2C_Master_Transmit+0x12>
          return HAL_ERROR;
 8001034:	2301      	movs	r3, #1
 8001036:	e7b0      	b.n	8000f9a <HAL_I2C_Master_Transmit+0x12>
          hi2c->XferSize = hi2c->XferCount;
 8001038:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800103a:	b292      	uxth	r2, r2
 800103c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800103e:	2300      	movs	r3, #0
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001046:	b2d2      	uxtb	r2, r2
 8001048:	4629      	mov	r1, r5
 800104a:	4620      	mov	r0, r4
 800104c:	f7ff fe6c 	bl	8000d28 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001050:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001052:	b29b      	uxth	r3, r3
 8001054:	2b00      	cmp	r3, #0
 8001056:	d032      	beq.n	80010be <HAL_I2C_Master_Transmit+0x136>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001058:	4632      	mov	r2, r6
 800105a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800105c:	4620      	mov	r0, r4
 800105e:	f7ff febf 	bl	8000de0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001062:	2800      	cmp	r0, #0
 8001064:	d1e1      	bne.n	800102a <HAL_I2C_Master_Transmit+0xa2>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8001066:	6822      	ldr	r2, [r4, #0]
 8001068:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800106a:	1c59      	adds	r1, r3, #1
 800106c:	6261      	str	r1, [r4, #36]	; 0x24
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8001072:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001074:	b29b      	uxth	r3, r3
 8001076:	3b01      	subs	r3, #1
 8001078:	b29b      	uxth	r3, r3
 800107a:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800107c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800107e:	3b01      	subs	r3, #1
 8001080:	b29b      	uxth	r3, r3
 8001082:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8001084:	2b00      	cmp	r3, #0
 8001086:	d1e3      	bne.n	8001050 <HAL_I2C_Master_Transmit+0xc8>
 8001088:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800108a:	b29b      	uxth	r3, r3
 800108c:	2b00      	cmp	r3, #0
 800108e:	d0df      	beq.n	8001050 <HAL_I2C_Master_Transmit+0xc8>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001090:	9600      	str	r6, [sp, #0]
 8001092:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001094:	2200      	movs	r2, #0
 8001096:	2180      	movs	r1, #128	; 0x80
 8001098:	4620      	mov	r0, r4
 800109a:	f7ff fecb 	bl	8000e34 <I2C_WaitOnFlagUntilTimeout>
 800109e:	bb90      	cbnz	r0, 8001106 <HAL_I2C_Master_Transmit+0x17e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80010a0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	2bff      	cmp	r3, #255	; 0xff
 80010a6:	d9c7      	bls.n	8001038 <HAL_I2C_Master_Transmit+0xb0>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80010a8:	22ff      	movs	r2, #255	; 0xff
 80010aa:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80010ac:	2300      	movs	r3, #0
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80010b4:	4629      	mov	r1, r5
 80010b6:	4620      	mov	r0, r4
 80010b8:	f7ff fe36 	bl	8000d28 <I2C_TransferConfig>
 80010bc:	e7c8      	b.n	8001050 <HAL_I2C_Master_Transmit+0xc8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80010be:	4632      	mov	r2, r6
 80010c0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80010c2:	4620      	mov	r0, r4
 80010c4:	f7ff feda 	bl	8000e7c <I2C_WaitOnSTOPFlagUntilTimeout>
 80010c8:	4603      	mov	r3, r0
 80010ca:	b130      	cbz	r0, 80010da <HAL_I2C_Master_Transmit+0x152>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80010cc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80010ce:	2b04      	cmp	r3, #4
 80010d0:	d001      	beq.n	80010d6 <HAL_I2C_Master_Transmit+0x14e>
        return HAL_TIMEOUT;
 80010d2:	2303      	movs	r3, #3
 80010d4:	e761      	b.n	8000f9a <HAL_I2C_Master_Transmit+0x12>
        return HAL_ERROR;
 80010d6:	2301      	movs	r3, #1
 80010d8:	e75f      	b.n	8000f9a <HAL_I2C_Master_Transmit+0x12>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80010da:	6822      	ldr	r2, [r4, #0]
 80010dc:	2120      	movs	r1, #32
 80010de:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 80010e0:	6820      	ldr	r0, [r4, #0]
 80010e2:	6842      	ldr	r2, [r0, #4]
 80010e4:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80010e8:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80010ec:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80010f0:	f022 0201 	bic.w	r2, r2, #1
 80010f4:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80010f6:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80010fa:	2200      	movs	r2, #0
 80010fc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8001100:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 8001104:	e749      	b.n	8000f9a <HAL_I2C_Master_Transmit+0x12>
          return HAL_TIMEOUT;
 8001106:	2303      	movs	r3, #3
 8001108:	e747      	b.n	8000f9a <HAL_I2C_Master_Transmit+0x12>
 800110a:	bf00      	nop
 800110c:	80002000 	.word	0x80002000

08001110 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001110:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001114:	b2db      	uxtb	r3, r3
 8001116:	2b20      	cmp	r3, #32
 8001118:	d001      	beq.n	800111e <HAL_I2CEx_ConfigAnalogFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800111a:	2002      	movs	r0, #2
 800111c:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800111e:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001122:	2b01      	cmp	r3, #1
 8001124:	d020      	beq.n	8001168 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8001126:	2301      	movs	r3, #1
 8001128:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_BUSY;
 800112c:	2324      	movs	r3, #36	; 0x24
 800112e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8001132:	6802      	ldr	r2, [r0, #0]
 8001134:	6813      	ldr	r3, [r2, #0]
 8001136:	f023 0301 	bic.w	r3, r3, #1
 800113a:	6013      	str	r3, [r2, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800113c:	6802      	ldr	r2, [r0, #0]
 800113e:	6813      	ldr	r3, [r2, #0]
 8001140:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001144:	6013      	str	r3, [r2, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8001146:	6802      	ldr	r2, [r0, #0]
 8001148:	6813      	ldr	r3, [r2, #0]
 800114a:	4319      	orrs	r1, r3
 800114c:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 800114e:	6802      	ldr	r2, [r0, #0]
 8001150:	6813      	ldr	r3, [r2, #0]
 8001152:	f043 0301 	orr.w	r3, r3, #1
 8001156:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001158:	2320      	movs	r3, #32
 800115a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800115e:	2300      	movs	r3, #0
 8001160:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_OK;
 8001164:	4618      	mov	r0, r3
 8001166:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8001168:	2002      	movs	r0, #2
  }
}
 800116a:	4770      	bx	lr

0800116c <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800116c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001170:	b2db      	uxtb	r3, r3
 8001172:	2b20      	cmp	r3, #32
 8001174:	d001      	beq.n	800117a <HAL_I2CEx_ConfigDigitalFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001176:	2002      	movs	r0, #2
 8001178:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800117a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800117e:	2b01      	cmp	r3, #1
 8001180:	d01e      	beq.n	80011c0 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8001182:	2301      	movs	r3, #1
 8001184:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001188:	2324      	movs	r3, #36	; 0x24
 800118a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800118e:	6802      	ldr	r2, [r0, #0]
 8001190:	6813      	ldr	r3, [r2, #0]
 8001192:	f023 0301 	bic.w	r3, r3, #1
 8001196:	6013      	str	r3, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 8001198:	6802      	ldr	r2, [r0, #0]
 800119a:	6813      	ldr	r3, [r2, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 800119c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 80011a0:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 80011a4:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 80011a6:	6802      	ldr	r2, [r0, #0]
 80011a8:	6813      	ldr	r3, [r2, #0]
 80011aa:	f043 0301 	orr.w	r3, r3, #1
 80011ae:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80011b0:	2320      	movs	r3, #32
 80011b2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80011b6:	2300      	movs	r3, #0
 80011b8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_OK;
 80011bc:	4618      	mov	r0, r3
 80011be:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80011c0:	2002      	movs	r0, #2
  }
}
 80011c2:	4770      	bx	lr

080011c4 <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011c4:	2800      	cmp	r0, #0
 80011c6:	f000 82f3 	beq.w	80017b0 <HAL_RCC_OscConfig+0x5ec>
{
 80011ca:	b570      	push	{r4, r5, r6, lr}
 80011cc:	b082      	sub	sp, #8
 80011ce:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011d0:	6803      	ldr	r3, [r0, #0]
 80011d2:	f013 0f01 	tst.w	r3, #1
 80011d6:	d063      	beq.n	80012a0 <HAL_RCC_OscConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80011d8:	4bb4      	ldr	r3, [pc, #720]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f003 030c 	and.w	r3, r3, #12
 80011e0:	2b04      	cmp	r3, #4
 80011e2:	d046      	beq.n	8001272 <HAL_RCC_OscConfig+0xae>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011e4:	4bb1      	ldr	r3, [pc, #708]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f003 030c 	and.w	r3, r3, #12
 80011ec:	2b08      	cmp	r3, #8
 80011ee:	d03b      	beq.n	8001268 <HAL_RCC_OscConfig+0xa4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011f0:	6863      	ldr	r3, [r4, #4]
 80011f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011f6:	f000 808e 	beq.w	8001316 <HAL_RCC_OscConfig+0x152>
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	f040 8091 	bne.w	8001322 <HAL_RCC_OscConfig+0x15e>
 8001200:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001204:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001216:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001218:	4aa4      	ldr	r2, [pc, #656]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 800121a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800121c:	f023 030f 	bic.w	r3, r3, #15
 8001220:	68a1      	ldr	r1, [r4, #8]
 8001222:	430b      	orrs	r3, r1
 8001224:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001226:	6863      	ldr	r3, [r4, #4]
 8001228:	2b00      	cmp	r3, #0
 800122a:	f000 8094 	beq.w	8001356 <HAL_RCC_OscConfig+0x192>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122e:	f7ff f80f 	bl	8000250 <HAL_GetTick>
 8001232:	4605      	mov	r5, r0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001234:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001238:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800123c:	4b9b      	ldr	r3, [pc, #620]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 800123e:	6819      	ldr	r1, [r3, #0]
 8001240:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001244:	fa93 f3a3 	rbit	r3, r3
 8001248:	fab3 f383 	clz	r3, r3
 800124c:	f003 031f 	and.w	r3, r3, #31
 8001250:	2201      	movs	r2, #1
 8001252:	fa02 f303 	lsl.w	r3, r2, r3
 8001256:	4219      	tst	r1, r3
 8001258:	d122      	bne.n	80012a0 <HAL_RCC_OscConfig+0xdc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800125a:	f7fe fff9 	bl	8000250 <HAL_GetTick>
 800125e:	1b40      	subs	r0, r0, r5
 8001260:	2864      	cmp	r0, #100	; 0x64
 8001262:	d9e7      	bls.n	8001234 <HAL_RCC_OscConfig+0x70>
          {
            return HAL_TIMEOUT;
 8001264:	2003      	movs	r0, #3
 8001266:	e2b2      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001268:	4b90      	ldr	r3, [pc, #576]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001270:	d0be      	beq.n	80011f0 <HAL_RCC_OscConfig+0x2c>
 8001272:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001276:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800127a:	4b8c      	ldr	r3, [pc, #560]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 800127c:	6819      	ldr	r1, [r3, #0]
 800127e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001282:	fa93 f3a3 	rbit	r3, r3
 8001286:	fab3 f383 	clz	r3, r3
 800128a:	f003 031f 	and.w	r3, r3, #31
 800128e:	2201      	movs	r2, #1
 8001290:	fa02 f303 	lsl.w	r3, r2, r3
 8001294:	4219      	tst	r1, r3
 8001296:	d003      	beq.n	80012a0 <HAL_RCC_OscConfig+0xdc>
 8001298:	6863      	ldr	r3, [r4, #4]
 800129a:	2b00      	cmp	r3, #0
 800129c:	f000 828a 	beq.w	80017b4 <HAL_RCC_OscConfig+0x5f0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012a0:	6823      	ldr	r3, [r4, #0]
 80012a2:	f013 0f02 	tst.w	r3, #2
 80012a6:	f000 809c 	beq.w	80013e2 <HAL_RCC_OscConfig+0x21e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80012aa:	4b80      	ldr	r3, [pc, #512]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	f013 0f0c 	tst.w	r3, #12
 80012b2:	d072      	beq.n	800139a <HAL_RCC_OscConfig+0x1d6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80012b4:	4b7d      	ldr	r3, [pc, #500]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f003 030c 	and.w	r3, r3, #12
 80012bc:	2b08      	cmp	r3, #8
 80012be:	d067      	beq.n	8001390 <HAL_RCC_OscConfig+0x1cc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012c0:	6923      	ldr	r3, [r4, #16]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	f000 80cb 	beq.w	800145e <HAL_RCC_OscConfig+0x29a>
 80012c8:	2201      	movs	r2, #1
 80012ca:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012ce:	fab3 f383 	clz	r3, r3
 80012d2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80012d6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012de:	f7fe ffb7 	bl	8000250 <HAL_GetTick>
 80012e2:	4605      	mov	r5, r0
 80012e4:	2302      	movs	r3, #2
 80012e6:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012ea:	4b70      	ldr	r3, [pc, #448]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 80012ec:	6819      	ldr	r1, [r3, #0]
 80012ee:	2302      	movs	r3, #2
 80012f0:	fa93 f3a3 	rbit	r3, r3
 80012f4:	fab3 f383 	clz	r3, r3
 80012f8:	f003 031f 	and.w	r3, r3, #31
 80012fc:	2201      	movs	r2, #1
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	4219      	tst	r1, r3
 8001304:	f040 809c 	bne.w	8001440 <HAL_RCC_OscConfig+0x27c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001308:	f7fe ffa2 	bl	8000250 <HAL_GetTick>
 800130c:	1b40      	subs	r0, r0, r5
 800130e:	2802      	cmp	r0, #2
 8001310:	d9e8      	bls.n	80012e4 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8001312:	2003      	movs	r0, #3
 8001314:	e25b      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001316:	4a65      	ldr	r2, [pc, #404]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 8001318:	6813      	ldr	r3, [r2, #0]
 800131a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800131e:	6013      	str	r3, [r2, #0]
 8001320:	e77a      	b.n	8001218 <HAL_RCC_OscConfig+0x54>
 8001322:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001326:	d009      	beq.n	800133c <HAL_RCC_OscConfig+0x178>
 8001328:	4b60      	ldr	r3, [pc, #384]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	e76d      	b.n	8001218 <HAL_RCC_OscConfig+0x54>
 800133c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001340:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	e760      	b.n	8001218 <HAL_RCC_OscConfig+0x54>
        tickstart = HAL_GetTick();
 8001356:	f7fe ff7b 	bl	8000250 <HAL_GetTick>
 800135a:	4605      	mov	r5, r0
 800135c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001360:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001364:	4b51      	ldr	r3, [pc, #324]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 8001366:	6819      	ldr	r1, [r3, #0]
 8001368:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800136c:	fa93 f3a3 	rbit	r3, r3
 8001370:	fab3 f383 	clz	r3, r3
 8001374:	f003 031f 	and.w	r3, r3, #31
 8001378:	2201      	movs	r2, #1
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
 800137e:	4219      	tst	r1, r3
 8001380:	d08e      	beq.n	80012a0 <HAL_RCC_OscConfig+0xdc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001382:	f7fe ff65 	bl	8000250 <HAL_GetTick>
 8001386:	1b40      	subs	r0, r0, r5
 8001388:	2864      	cmp	r0, #100	; 0x64
 800138a:	d9e7      	bls.n	800135c <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 800138c:	2003      	movs	r0, #3
 800138e:	e21e      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001390:	4b46      	ldr	r3, [pc, #280]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001398:	d192      	bne.n	80012c0 <HAL_RCC_OscConfig+0xfc>
 800139a:	2302      	movs	r3, #2
 800139c:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013a0:	4b42      	ldr	r3, [pc, #264]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 80013a2:	6819      	ldr	r1, [r3, #0]
 80013a4:	2302      	movs	r3, #2
 80013a6:	fa93 f3a3 	rbit	r3, r3
 80013aa:	fab3 f383 	clz	r3, r3
 80013ae:	f003 031f 	and.w	r3, r3, #31
 80013b2:	2201      	movs	r2, #1
 80013b4:	fa02 f303 	lsl.w	r3, r2, r3
 80013b8:	4219      	tst	r1, r3
 80013ba:	d004      	beq.n	80013c6 <HAL_RCC_OscConfig+0x202>
 80013bc:	6923      	ldr	r3, [r4, #16]
 80013be:	4293      	cmp	r3, r2
 80013c0:	d001      	beq.n	80013c6 <HAL_RCC_OscConfig+0x202>
        return HAL_ERROR;
 80013c2:	2001      	movs	r0, #1
 80013c4:	e203      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013c6:	4839      	ldr	r0, [pc, #228]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 80013c8:	6803      	ldr	r3, [r0, #0]
 80013ca:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80013ce:	6961      	ldr	r1, [r4, #20]
 80013d0:	22f8      	movs	r2, #248	; 0xf8
 80013d2:	fa92 f2a2 	rbit	r2, r2
 80013d6:	fab2 f282 	clz	r2, r2
 80013da:	fa01 f202 	lsl.w	r2, r1, r2
 80013de:	4313      	orrs	r3, r2
 80013e0:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013e2:	6823      	ldr	r3, [r4, #0]
 80013e4:	f013 0f08 	tst.w	r3, #8
 80013e8:	f000 808c 	beq.w	8001504 <HAL_RCC_OscConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013ec:	69a3      	ldr	r3, [r4, #24]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d060      	beq.n	80014b4 <HAL_RCC_OscConfig+0x2f0>
 80013f2:	2101      	movs	r1, #1
 80013f4:	fa91 f2a1 	rbit	r2, r1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013f8:	fab2 f282 	clz	r2, r2
 80013fc:	4b2c      	ldr	r3, [pc, #176]	; (80014b0 <HAL_RCC_OscConfig+0x2ec>)
 80013fe:	4413      	add	r3, r2
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	6019      	str	r1, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001404:	f7fe ff24 	bl	8000250 <HAL_GetTick>
 8001408:	4605      	mov	r5, r0
 800140a:	2302      	movs	r3, #2
 800140c:	fa93 f2a3 	rbit	r2, r3
 8001410:	fa93 f2a3 	rbit	r2, r3
 8001414:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001418:	4a24      	ldr	r2, [pc, #144]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 800141a:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800141c:	fa93 f3a3 	rbit	r3, r3
 8001420:	fab3 f383 	clz	r3, r3
 8001424:	f003 031f 	and.w	r3, r3, #31
 8001428:	2201      	movs	r2, #1
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	4219      	tst	r1, r3
 8001430:	d168      	bne.n	8001504 <HAL_RCC_OscConfig+0x340>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001432:	f7fe ff0d 	bl	8000250 <HAL_GetTick>
 8001436:	1b40      	subs	r0, r0, r5
 8001438:	2802      	cmp	r0, #2
 800143a:	d9e6      	bls.n	800140a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800143c:	2003      	movs	r0, #3
 800143e:	e1c6      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001440:	481a      	ldr	r0, [pc, #104]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 8001442:	6803      	ldr	r3, [r0, #0]
 8001444:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001448:	6961      	ldr	r1, [r4, #20]
 800144a:	22f8      	movs	r2, #248	; 0xf8
 800144c:	fa92 f2a2 	rbit	r2, r2
 8001450:	fab2 f282 	clz	r2, r2
 8001454:	fa01 f202 	lsl.w	r2, r1, r2
 8001458:	4313      	orrs	r3, r2
 800145a:	6003      	str	r3, [r0, #0]
 800145c:	e7c1      	b.n	80013e2 <HAL_RCC_OscConfig+0x21e>
 800145e:	2301      	movs	r3, #1
 8001460:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8001464:	fab3 f383 	clz	r3, r3
 8001468:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800146c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001476:	f7fe feeb 	bl	8000250 <HAL_GetTick>
 800147a:	4605      	mov	r5, r0
 800147c:	2302      	movs	r3, #2
 800147e:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001482:	4b0a      	ldr	r3, [pc, #40]	; (80014ac <HAL_RCC_OscConfig+0x2e8>)
 8001484:	6819      	ldr	r1, [r3, #0]
 8001486:	2302      	movs	r3, #2
 8001488:	fa93 f3a3 	rbit	r3, r3
 800148c:	fab3 f383 	clz	r3, r3
 8001490:	f003 031f 	and.w	r3, r3, #31
 8001494:	2201      	movs	r2, #1
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	4219      	tst	r1, r3
 800149c:	d0a1      	beq.n	80013e2 <HAL_RCC_OscConfig+0x21e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800149e:	f7fe fed7 	bl	8000250 <HAL_GetTick>
 80014a2:	1b40      	subs	r0, r0, r5
 80014a4:	2802      	cmp	r0, #2
 80014a6:	d9e9      	bls.n	800147c <HAL_RCC_OscConfig+0x2b8>
            return HAL_TIMEOUT;
 80014a8:	2003      	movs	r0, #3
 80014aa:	e190      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
 80014ac:	40021000 	.word	0x40021000
 80014b0:	10908120 	.word	0x10908120
 80014b4:	2201      	movs	r2, #1
 80014b6:	fa92 f2a2 	rbit	r2, r2
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014ba:	fab2 f282 	clz	r2, r2
 80014be:	4bc0      	ldr	r3, [pc, #768]	; (80017c0 <HAL_RCC_OscConfig+0x5fc>)
 80014c0:	4413      	add	r3, r2
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014c8:	f7fe fec2 	bl	8000250 <HAL_GetTick>
 80014cc:	4605      	mov	r5, r0
 80014ce:	2302      	movs	r3, #2
 80014d0:	fa93 f2a3 	rbit	r2, r3
 80014d4:	fa93 f2a3 	rbit	r2, r3
 80014d8:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014dc:	4ab9      	ldr	r2, [pc, #740]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 80014de:	6a51      	ldr	r1, [r2, #36]	; 0x24
 80014e0:	fa93 f3a3 	rbit	r3, r3
 80014e4:	fab3 f383 	clz	r3, r3
 80014e8:	f003 031f 	and.w	r3, r3, #31
 80014ec:	2201      	movs	r2, #1
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	4219      	tst	r1, r3
 80014f4:	d006      	beq.n	8001504 <HAL_RCC_OscConfig+0x340>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014f6:	f7fe feab 	bl	8000250 <HAL_GetTick>
 80014fa:	1b40      	subs	r0, r0, r5
 80014fc:	2802      	cmp	r0, #2
 80014fe:	d9e6      	bls.n	80014ce <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001500:	2003      	movs	r0, #3
 8001502:	e164      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001504:	6823      	ldr	r3, [r4, #0]
 8001506:	f013 0f04 	tst.w	r3, #4
 800150a:	f000 80b3 	beq.w	8001674 <HAL_RCC_OscConfig+0x4b0>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800150e:	4bad      	ldr	r3, [pc, #692]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 8001510:	69db      	ldr	r3, [r3, #28]
 8001512:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001516:	d126      	bne.n	8001566 <HAL_RCC_OscConfig+0x3a2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001518:	4baa      	ldr	r3, [pc, #680]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 800151a:	69da      	ldr	r2, [r3, #28]
 800151c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001520:	61da      	str	r2, [r3, #28]
 8001522:	69db      	ldr	r3, [r3, #28]
 8001524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001528:	9301      	str	r3, [sp, #4]
 800152a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800152c:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800152e:	4ba6      	ldr	r3, [pc, #664]	; (80017c8 <HAL_RCC_OscConfig+0x604>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001536:	d018      	beq.n	800156a <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001538:	68e3      	ldr	r3, [r4, #12]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d029      	beq.n	8001592 <HAL_RCC_OscConfig+0x3ce>
 800153e:	bb73      	cbnz	r3, 800159e <HAL_RCC_OscConfig+0x3da>
 8001540:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001544:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001548:	6a1a      	ldr	r2, [r3, #32]
 800154a:	f022 0201 	bic.w	r2, r2, #1
 800154e:	621a      	str	r2, [r3, #32]
 8001550:	6a1a      	ldr	r2, [r3, #32]
 8001552:	f022 0204 	bic.w	r2, r2, #4
 8001556:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001558:	68e3      	ldr	r3, [r4, #12]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d05d      	beq.n	800161a <HAL_RCC_OscConfig+0x456>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800155e:	f7fe fe77 	bl	8000250 <HAL_GetTick>
 8001562:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001564:	e047      	b.n	80015f6 <HAL_RCC_OscConfig+0x432>
    FlagStatus       pwrclkchanged = RESET;
 8001566:	2500      	movs	r5, #0
 8001568:	e7e1      	b.n	800152e <HAL_RCC_OscConfig+0x36a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800156a:	4a97      	ldr	r2, [pc, #604]	; (80017c8 <HAL_RCC_OscConfig+0x604>)
 800156c:	6813      	ldr	r3, [r2, #0]
 800156e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001572:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001574:	f7fe fe6c 	bl	8000250 <HAL_GetTick>
 8001578:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800157a:	4b93      	ldr	r3, [pc, #588]	; (80017c8 <HAL_RCC_OscConfig+0x604>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001582:	d1d9      	bne.n	8001538 <HAL_RCC_OscConfig+0x374>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001584:	f7fe fe64 	bl	8000250 <HAL_GetTick>
 8001588:	1b80      	subs	r0, r0, r6
 800158a:	2864      	cmp	r0, #100	; 0x64
 800158c:	d9f5      	bls.n	800157a <HAL_RCC_OscConfig+0x3b6>
          return HAL_TIMEOUT;
 800158e:	2003      	movs	r0, #3
 8001590:	e11d      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001592:	4a8c      	ldr	r2, [pc, #560]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 8001594:	6a13      	ldr	r3, [r2, #32]
 8001596:	f043 0301 	orr.w	r3, r3, #1
 800159a:	6213      	str	r3, [r2, #32]
 800159c:	e7dc      	b.n	8001558 <HAL_RCC_OscConfig+0x394>
 800159e:	2b05      	cmp	r3, #5
 80015a0:	d009      	beq.n	80015b6 <HAL_RCC_OscConfig+0x3f2>
 80015a2:	4b88      	ldr	r3, [pc, #544]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 80015a4:	6a1a      	ldr	r2, [r3, #32]
 80015a6:	f022 0201 	bic.w	r2, r2, #1
 80015aa:	621a      	str	r2, [r3, #32]
 80015ac:	6a1a      	ldr	r2, [r3, #32]
 80015ae:	f022 0204 	bic.w	r2, r2, #4
 80015b2:	621a      	str	r2, [r3, #32]
 80015b4:	e7d0      	b.n	8001558 <HAL_RCC_OscConfig+0x394>
 80015b6:	4b83      	ldr	r3, [pc, #524]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 80015b8:	6a1a      	ldr	r2, [r3, #32]
 80015ba:	f042 0204 	orr.w	r2, r2, #4
 80015be:	621a      	str	r2, [r3, #32]
 80015c0:	6a1a      	ldr	r2, [r3, #32]
 80015c2:	f042 0201 	orr.w	r2, r2, #1
 80015c6:	621a      	str	r2, [r3, #32]
 80015c8:	e7c6      	b.n	8001558 <HAL_RCC_OscConfig+0x394>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ca:	4b7e      	ldr	r3, [pc, #504]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 80015cc:	6a19      	ldr	r1, [r3, #32]
 80015ce:	2302      	movs	r3, #2
 80015d0:	fa93 f3a3 	rbit	r3, r3
 80015d4:	fab3 f383 	clz	r3, r3
 80015d8:	f003 031f 	and.w	r3, r3, #31
 80015dc:	2201      	movs	r2, #1
 80015de:	fa02 f303 	lsl.w	r3, r2, r3
 80015e2:	4219      	tst	r1, r3
 80015e4:	d145      	bne.n	8001672 <HAL_RCC_OscConfig+0x4ae>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015e6:	f7fe fe33 	bl	8000250 <HAL_GetTick>
 80015ea:	1b80      	subs	r0, r0, r6
 80015ec:	f241 3388 	movw	r3, #5000	; 0x1388
 80015f0:	4298      	cmp	r0, r3
 80015f2:	f200 80e1 	bhi.w	80017b8 <HAL_RCC_OscConfig+0x5f4>
 80015f6:	2302      	movs	r3, #2
 80015f8:	fa93 f2a3 	rbit	r2, r3
 80015fc:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001600:	fab3 f383 	clz	r3, r3
 8001604:	095b      	lsrs	r3, r3, #5
 8001606:	f043 0302 	orr.w	r3, r3, #2
 800160a:	2b02      	cmp	r3, #2
 800160c:	d0dd      	beq.n	80015ca <HAL_RCC_OscConfig+0x406>
 800160e:	2302      	movs	r3, #2
 8001610:	fa93 f3a3 	rbit	r3, r3
 8001614:	4b6b      	ldr	r3, [pc, #428]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 8001616:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001618:	e7d9      	b.n	80015ce <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800161a:	f7fe fe19 	bl	8000250 <HAL_GetTick>
 800161e:	4606      	mov	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001620:	e015      	b.n	800164e <HAL_RCC_OscConfig+0x48a>
 8001622:	4b68      	ldr	r3, [pc, #416]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 8001624:	6a19      	ldr	r1, [r3, #32]
 8001626:	2302      	movs	r3, #2
 8001628:	fa93 f3a3 	rbit	r3, r3
 800162c:	fab3 f383 	clz	r3, r3
 8001630:	f003 031f 	and.w	r3, r3, #31
 8001634:	2201      	movs	r2, #1
 8001636:	fa02 f303 	lsl.w	r3, r2, r3
 800163a:	4219      	tst	r1, r3
 800163c:	d019      	beq.n	8001672 <HAL_RCC_OscConfig+0x4ae>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800163e:	f7fe fe07 	bl	8000250 <HAL_GetTick>
 8001642:	1b80      	subs	r0, r0, r6
 8001644:	f241 3388 	movw	r3, #5000	; 0x1388
 8001648:	4298      	cmp	r0, r3
 800164a:	f200 80b7 	bhi.w	80017bc <HAL_RCC_OscConfig+0x5f8>
 800164e:	2302      	movs	r3, #2
 8001650:	fa93 f2a3 	rbit	r2, r3
 8001654:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001658:	fab3 f383 	clz	r3, r3
 800165c:	095b      	lsrs	r3, r3, #5
 800165e:	f043 0302 	orr.w	r3, r3, #2
 8001662:	2b02      	cmp	r3, #2
 8001664:	d0dd      	beq.n	8001622 <HAL_RCC_OscConfig+0x45e>
 8001666:	2302      	movs	r3, #2
 8001668:	fa93 f3a3 	rbit	r3, r3
 800166c:	4b55      	ldr	r3, [pc, #340]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 800166e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001670:	e7d9      	b.n	8001626 <HAL_RCC_OscConfig+0x462>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001672:	bbb5      	cbnz	r5, 80016e2 <HAL_RCC_OscConfig+0x51e>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001674:	69e3      	ldr	r3, [r4, #28]
 8001676:	2b00      	cmp	r3, #0
 8001678:	f000 80a8 	beq.w	80017cc <HAL_RCC_OscConfig+0x608>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800167c:	4a51      	ldr	r2, [pc, #324]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 800167e:	6852      	ldr	r2, [r2, #4]
 8001680:	f002 020c 	and.w	r2, r2, #12
 8001684:	2a08      	cmp	r2, #8
 8001686:	f000 80a4 	beq.w	80017d2 <HAL_RCC_OscConfig+0x60e>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800168a:	2b02      	cmp	r3, #2
 800168c:	d02f      	beq.n	80016ee <HAL_RCC_OscConfig+0x52a>
 800168e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001692:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001696:	fab3 f383 	clz	r3, r3
 800169a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800169e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a8:	f7fe fdd2 	bl	8000250 <HAL_GetTick>
 80016ac:	4604      	mov	r4, r0
 80016ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016b2:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016b6:	4b43      	ldr	r3, [pc, #268]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 80016b8:	6819      	ldr	r1, [r3, #0]
 80016ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016be:	fa93 f3a3 	rbit	r3, r3
 80016c2:	fab3 f383 	clz	r3, r3
 80016c6:	f003 031f 	and.w	r3, r3, #31
 80016ca:	2201      	movs	r2, #1
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	4219      	tst	r1, r3
 80016d2:	d06b      	beq.n	80017ac <HAL_RCC_OscConfig+0x5e8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016d4:	f7fe fdbc 	bl	8000250 <HAL_GetTick>
 80016d8:	1b00      	subs	r0, r0, r4
 80016da:	2802      	cmp	r0, #2
 80016dc:	d9e7      	bls.n	80016ae <HAL_RCC_OscConfig+0x4ea>
          {
            return HAL_TIMEOUT;
 80016de:	2003      	movs	r0, #3
 80016e0:	e075      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
      __HAL_RCC_PWR_CLK_DISABLE();
 80016e2:	4a38      	ldr	r2, [pc, #224]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 80016e4:	69d3      	ldr	r3, [r2, #28]
 80016e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016ea:	61d3      	str	r3, [r2, #28]
 80016ec:	e7c2      	b.n	8001674 <HAL_RCC_OscConfig+0x4b0>
 80016ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80016f2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80016f6:	fab3 f383 	clz	r3, r3
 80016fa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016fe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001708:	f7fe fda2 	bl	8000250 <HAL_GetTick>
 800170c:	4605      	mov	r5, r0
 800170e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001712:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001716:	4b2b      	ldr	r3, [pc, #172]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 8001718:	6819      	ldr	r1, [r3, #0]
 800171a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800171e:	fa93 f3a3 	rbit	r3, r3
 8001722:	fab3 f383 	clz	r3, r3
 8001726:	f003 031f 	and.w	r3, r3, #31
 800172a:	2201      	movs	r2, #1
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	4219      	tst	r1, r3
 8001732:	d006      	beq.n	8001742 <HAL_RCC_OscConfig+0x57e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001734:	f7fe fd8c 	bl	8000250 <HAL_GetTick>
 8001738:	1b40      	subs	r0, r0, r5
 800173a:	2802      	cmp	r0, #2
 800173c:	d9e7      	bls.n	800170e <HAL_RCC_OscConfig+0x54a>
            return HAL_TIMEOUT;
 800173e:	2003      	movs	r0, #3
 8001740:	e045      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001742:	4920      	ldr	r1, [pc, #128]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 8001744:	684b      	ldr	r3, [r1, #4]
 8001746:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 800174a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800174c:	6a20      	ldr	r0, [r4, #32]
 800174e:	4302      	orrs	r2, r0
 8001750:	4313      	orrs	r3, r2
 8001752:	604b      	str	r3, [r1, #4]
 8001754:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001758:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800175c:	fab3 f383 	clz	r3, r3
 8001760:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001764:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	2201      	movs	r2, #1
 800176c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800176e:	f7fe fd6f 	bl	8000250 <HAL_GetTick>
 8001772:	4604      	mov	r4, r0
 8001774:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001778:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800177c:	4b11      	ldr	r3, [pc, #68]	; (80017c4 <HAL_RCC_OscConfig+0x600>)
 800177e:	6819      	ldr	r1, [r3, #0]
 8001780:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001784:	fa93 f3a3 	rbit	r3, r3
 8001788:	fab3 f383 	clz	r3, r3
 800178c:	f003 031f 	and.w	r3, r3, #31
 8001790:	2201      	movs	r2, #1
 8001792:	fa02 f303 	lsl.w	r3, r2, r3
 8001796:	4219      	tst	r1, r3
 8001798:	d106      	bne.n	80017a8 <HAL_RCC_OscConfig+0x5e4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800179a:	f7fe fd59 	bl	8000250 <HAL_GetTick>
 800179e:	1b00      	subs	r0, r0, r4
 80017a0:	2802      	cmp	r0, #2
 80017a2:	d9e7      	bls.n	8001774 <HAL_RCC_OscConfig+0x5b0>
            return HAL_TIMEOUT;
 80017a4:	2003      	movs	r0, #3
 80017a6:	e012      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80017a8:	2000      	movs	r0, #0
 80017aa:	e010      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
 80017ac:	2000      	movs	r0, #0
 80017ae:	e00e      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
    return HAL_ERROR;
 80017b0:	2001      	movs	r0, #1
 80017b2:	4770      	bx	lr
        return HAL_ERROR;
 80017b4:	2001      	movs	r0, #1
 80017b6:	e00a      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
          return HAL_TIMEOUT;
 80017b8:	2003      	movs	r0, #3
 80017ba:	e008      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
          return HAL_TIMEOUT;
 80017bc:	2003      	movs	r0, #3
 80017be:	e006      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
 80017c0:	10908120 	.word	0x10908120
 80017c4:	40021000 	.word	0x40021000
 80017c8:	40007000 	.word	0x40007000
  return HAL_OK;
 80017cc:	2000      	movs	r0, #0
}
 80017ce:	b002      	add	sp, #8
 80017d0:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80017d2:	2001      	movs	r0, #1
 80017d4:	e7fb      	b.n	80017ce <HAL_RCC_OscConfig+0x60a>
 80017d6:	bf00      	nop

080017d8 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80017d8:	4b16      	ldr	r3, [pc, #88]	; (8001834 <HAL_RCC_GetSysClockFreq+0x5c>)
 80017da:	685b      	ldr	r3, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80017dc:	f003 020c 	and.w	r2, r3, #12
 80017e0:	2a08      	cmp	r2, #8
 80017e2:	d124      	bne.n	800182e <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80017e4:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
 80017e8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80017ec:	fa92 f2a2 	rbit	r2, r2
 80017f0:	fab2 f282 	clz	r2, r2
 80017f4:	fa21 f202 	lsr.w	r2, r1, r2
 80017f8:	490f      	ldr	r1, [pc, #60]	; (8001838 <HAL_RCC_GetSysClockFreq+0x60>)
 80017fa:	5c88      	ldrb	r0, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80017fc:	4a0d      	ldr	r2, [pc, #52]	; (8001834 <HAL_RCC_GetSysClockFreq+0x5c>)
 80017fe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001800:	f002 020f 	and.w	r2, r2, #15
 8001804:	210f      	movs	r1, #15
 8001806:	fa91 f1a1 	rbit	r1, r1
 800180a:	fab1 f181 	clz	r1, r1
 800180e:	40ca      	lsrs	r2, r1
 8001810:	490a      	ldr	r1, [pc, #40]	; (800183c <HAL_RCC_GetSysClockFreq+0x64>)
 8001812:	5c8a      	ldrb	r2, [r1, r2]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001814:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001818:	d103      	bne.n	8001822 <HAL_RCC_GetSysClockFreq+0x4a>
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800181a:	4b09      	ldr	r3, [pc, #36]	; (8001840 <HAL_RCC_GetSysClockFreq+0x68>)
 800181c:	fb03 f000 	mul.w	r0, r3, r0
 8001820:	4770      	bx	lr
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001822:	4b08      	ldr	r3, [pc, #32]	; (8001844 <HAL_RCC_GetSysClockFreq+0x6c>)
 8001824:	fbb3 f3f2 	udiv	r3, r3, r2
 8001828:	fb03 f000 	mul.w	r0, r3, r0
 800182c:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800182e:	4805      	ldr	r0, [pc, #20]	; (8001844 <HAL_RCC_GetSysClockFreq+0x6c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	40021000 	.word	0x40021000
 8001838:	080032c0 	.word	0x080032c0
 800183c:	080032d0 	.word	0x080032d0
 8001840:	003d0900 	.word	0x003d0900
 8001844:	007a1200 	.word	0x007a1200

08001848 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001848:	2800      	cmp	r0, #0
 800184a:	f000 80c0 	beq.w	80019ce <HAL_RCC_ClockConfig+0x186>
{
 800184e:	b570      	push	{r4, r5, r6, lr}
 8001850:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001852:	4b61      	ldr	r3, [pc, #388]	; (80019d8 <HAL_RCC_ClockConfig+0x190>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0307 	and.w	r3, r3, #7
 800185a:	428b      	cmp	r3, r1
 800185c:	d20c      	bcs.n	8001878 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800185e:	4a5e      	ldr	r2, [pc, #376]	; (80019d8 <HAL_RCC_ClockConfig+0x190>)
 8001860:	6813      	ldr	r3, [r2, #0]
 8001862:	f023 0307 	bic.w	r3, r3, #7
 8001866:	430b      	orrs	r3, r1
 8001868:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800186a:	6813      	ldr	r3, [r2, #0]
 800186c:	f003 0307 	and.w	r3, r3, #7
 8001870:	4299      	cmp	r1, r3
 8001872:	d001      	beq.n	8001878 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 8001874:	2001      	movs	r0, #1
 8001876:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001878:	6823      	ldr	r3, [r4, #0]
 800187a:	f013 0f02 	tst.w	r3, #2
 800187e:	d006      	beq.n	800188e <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001880:	4a56      	ldr	r2, [pc, #344]	; (80019dc <HAL_RCC_ClockConfig+0x194>)
 8001882:	6853      	ldr	r3, [r2, #4]
 8001884:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001888:	68a0      	ldr	r0, [r4, #8]
 800188a:	4303      	orrs	r3, r0
 800188c:	6053      	str	r3, [r2, #4]
 800188e:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001890:	6823      	ldr	r3, [r4, #0]
 8001892:	f013 0f01 	tst.w	r3, #1
 8001896:	d05a      	beq.n	800194e <HAL_RCC_ClockConfig+0x106>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001898:	6863      	ldr	r3, [r4, #4]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d02d      	beq.n	80018fa <HAL_RCC_ClockConfig+0xb2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d040      	beq.n	8001924 <HAL_RCC_ClockConfig+0xdc>
 80018a2:	2202      	movs	r2, #2
 80018a4:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018a8:	4a4c      	ldr	r2, [pc, #304]	; (80019dc <HAL_RCC_ClockConfig+0x194>)
 80018aa:	6810      	ldr	r0, [r2, #0]
 80018ac:	2202      	movs	r2, #2
 80018ae:	fa92 f2a2 	rbit	r2, r2
 80018b2:	fab2 f282 	clz	r2, r2
 80018b6:	f002 021f 	and.w	r2, r2, #31
 80018ba:	2101      	movs	r1, #1
 80018bc:	fa01 f202 	lsl.w	r2, r1, r2
 80018c0:	4210      	tst	r0, r2
 80018c2:	f000 8086 	beq.w	80019d2 <HAL_RCC_ClockConfig+0x18a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018c6:	4945      	ldr	r1, [pc, #276]	; (80019dc <HAL_RCC_ClockConfig+0x194>)
 80018c8:	684a      	ldr	r2, [r1, #4]
 80018ca:	f022 0203 	bic.w	r2, r2, #3
 80018ce:	4313      	orrs	r3, r2
 80018d0:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 80018d2:	f7fe fcbd 	bl	8000250 <HAL_GetTick>
 80018d6:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018d8:	4b40      	ldr	r3, [pc, #256]	; (80019dc <HAL_RCC_ClockConfig+0x194>)
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f003 030c 	and.w	r3, r3, #12
 80018e0:	6862      	ldr	r2, [r4, #4]
 80018e2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80018e6:	d032      	beq.n	800194e <HAL_RCC_ClockConfig+0x106>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018e8:	f7fe fcb2 	bl	8000250 <HAL_GetTick>
 80018ec:	1b80      	subs	r0, r0, r6
 80018ee:	f241 3388 	movw	r3, #5000	; 0x1388
 80018f2:	4298      	cmp	r0, r3
 80018f4:	d9f0      	bls.n	80018d8 <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 80018f6:	2003      	movs	r0, #3
 80018f8:	bd70      	pop	{r4, r5, r6, pc}
 80018fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80018fe:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001902:	4a36      	ldr	r2, [pc, #216]	; (80019dc <HAL_RCC_ClockConfig+0x194>)
 8001904:	6810      	ldr	r0, [r2, #0]
 8001906:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800190a:	fa92 f2a2 	rbit	r2, r2
 800190e:	fab2 f282 	clz	r2, r2
 8001912:	f002 021f 	and.w	r2, r2, #31
 8001916:	2101      	movs	r1, #1
 8001918:	fa01 f202 	lsl.w	r2, r1, r2
 800191c:	4210      	tst	r0, r2
 800191e:	d1d2      	bne.n	80018c6 <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 8001920:	2001      	movs	r0, #1
 8001922:	bd70      	pop	{r4, r5, r6, pc}
 8001924:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001928:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800192c:	4a2b      	ldr	r2, [pc, #172]	; (80019dc <HAL_RCC_ClockConfig+0x194>)
 800192e:	6810      	ldr	r0, [r2, #0]
 8001930:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001934:	fa92 f2a2 	rbit	r2, r2
 8001938:	fab2 f282 	clz	r2, r2
 800193c:	f002 021f 	and.w	r2, r2, #31
 8001940:	2101      	movs	r1, #1
 8001942:	fa01 f202 	lsl.w	r2, r1, r2
 8001946:	4210      	tst	r0, r2
 8001948:	d1bd      	bne.n	80018c6 <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 800194a:	2001      	movs	r0, #1
 800194c:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800194e:	4b22      	ldr	r3, [pc, #136]	; (80019d8 <HAL_RCC_ClockConfig+0x190>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0307 	and.w	r3, r3, #7
 8001956:	429d      	cmp	r5, r3
 8001958:	d20c      	bcs.n	8001974 <HAL_RCC_ClockConfig+0x12c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800195a:	4a1f      	ldr	r2, [pc, #124]	; (80019d8 <HAL_RCC_ClockConfig+0x190>)
 800195c:	6813      	ldr	r3, [r2, #0]
 800195e:	f023 0307 	bic.w	r3, r3, #7
 8001962:	432b      	orrs	r3, r5
 8001964:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001966:	6813      	ldr	r3, [r2, #0]
 8001968:	f003 0307 	and.w	r3, r3, #7
 800196c:	429d      	cmp	r5, r3
 800196e:	d001      	beq.n	8001974 <HAL_RCC_ClockConfig+0x12c>
      return HAL_ERROR;
 8001970:	2001      	movs	r0, #1
}
 8001972:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001974:	6823      	ldr	r3, [r4, #0]
 8001976:	f013 0f04 	tst.w	r3, #4
 800197a:	d006      	beq.n	800198a <HAL_RCC_ClockConfig+0x142>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800197c:	4a17      	ldr	r2, [pc, #92]	; (80019dc <HAL_RCC_ClockConfig+0x194>)
 800197e:	6853      	ldr	r3, [r2, #4]
 8001980:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001984:	68e1      	ldr	r1, [r4, #12]
 8001986:	430b      	orrs	r3, r1
 8001988:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800198a:	6823      	ldr	r3, [r4, #0]
 800198c:	f013 0f08 	tst.w	r3, #8
 8001990:	d007      	beq.n	80019a2 <HAL_RCC_ClockConfig+0x15a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001992:	4a12      	ldr	r2, [pc, #72]	; (80019dc <HAL_RCC_ClockConfig+0x194>)
 8001994:	6853      	ldr	r3, [r2, #4]
 8001996:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800199a:	6921      	ldr	r1, [r4, #16]
 800199c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80019a0:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80019a2:	f7ff ff19 	bl	80017d8 <HAL_RCC_GetSysClockFreq>
 80019a6:	4b0d      	ldr	r3, [pc, #52]	; (80019dc <HAL_RCC_ClockConfig+0x194>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019ae:	22f0      	movs	r2, #240	; 0xf0
 80019b0:	fa92 f2a2 	rbit	r2, r2
 80019b4:	fab2 f282 	clz	r2, r2
 80019b8:	40d3      	lsrs	r3, r2
 80019ba:	4a09      	ldr	r2, [pc, #36]	; (80019e0 <HAL_RCC_ClockConfig+0x198>)
 80019bc:	5cd3      	ldrb	r3, [r2, r3]
 80019be:	40d8      	lsrs	r0, r3
 80019c0:	4b08      	ldr	r3, [pc, #32]	; (80019e4 <HAL_RCC_ClockConfig+0x19c>)
 80019c2:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80019c4:	2000      	movs	r0, #0
 80019c6:	f7fe fbff 	bl	80001c8 <HAL_InitTick>
  return HAL_OK;
 80019ca:	2000      	movs	r0, #0
 80019cc:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80019ce:	2001      	movs	r0, #1
 80019d0:	4770      	bx	lr
        return HAL_ERROR;
 80019d2:	2001      	movs	r0, #1
 80019d4:	bd70      	pop	{r4, r5, r6, pc}
 80019d6:	bf00      	nop
 80019d8:	40022000 	.word	0x40022000
 80019dc:	40021000 	.word	0x40021000
 80019e0:	080032e0 	.word	0x080032e0
 80019e4:	20000008 	.word	0x20000008

080019e8 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80019e8:	4b01      	ldr	r3, [pc, #4]	; (80019f0 <HAL_RCC_GetHCLKFreq+0x8>)
 80019ea:	6818      	ldr	r0, [r3, #0]
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	20000008 	.word	0x20000008

080019f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019f4:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80019f6:	f7ff fff7 	bl	80019e8 <HAL_RCC_GetHCLKFreq>
 80019fa:	4b07      	ldr	r3, [pc, #28]	; (8001a18 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001a02:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001a06:	fa92 f2a2 	rbit	r2, r2
 8001a0a:	fab2 f282 	clz	r2, r2
 8001a0e:	40d3      	lsrs	r3, r2
 8001a10:	4a02      	ldr	r2, [pc, #8]	; (8001a1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a12:	5cd3      	ldrb	r3, [r2, r3]
}    
 8001a14:	40d8      	lsrs	r0, r3
 8001a16:	bd08      	pop	{r3, pc}
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	080032f0 	.word	0x080032f0

08001a20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a20:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001a22:	f7ff ffe1 	bl	80019e8 <HAL_RCC_GetHCLKFreq>
 8001a26:	4b07      	ldr	r3, [pc, #28]	; (8001a44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001a2e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001a32:	fa92 f2a2 	rbit	r2, r2
 8001a36:	fab2 f282 	clz	r2, r2
 8001a3a:	40d3      	lsrs	r3, r2
 8001a3c:	4a02      	ldr	r2, [pc, #8]	; (8001a48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001a3e:	5cd3      	ldrb	r3, [r2, r3]
} 
 8001a40:	40d8      	lsrs	r0, r3
 8001a42:	bd08      	pop	{r3, pc}
 8001a44:	40021000 	.word	0x40021000
 8001a48:	080032f0 	.word	0x080032f0

08001a4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001a52:	6803      	ldr	r3, [r0, #0]
 8001a54:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001a58:	d048      	beq.n	8001aec <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a5a:	4b93      	ldr	r3, [pc, #588]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001a62:	f040 80d5 	bne.w	8001c10 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a66:	4b90      	ldr	r3, [pc, #576]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001a68:	69da      	ldr	r2, [r3, #28]
 8001a6a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001a6e:	61da      	str	r2, [r3, #28]
 8001a70:	69db      	ldr	r3, [r3, #28]
 8001a72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a76:	9301      	str	r3, [sp, #4]
 8001a78:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001a7a:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a7c:	4b8b      	ldr	r3, [pc, #556]	; (8001cac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001a84:	f000 80c6 	beq.w	8001c14 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a88:	4b87      	ldr	r3, [pc, #540]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001a8a:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a8c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001a90:	d022      	beq.n	8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8001a92:	6862      	ldr	r2, [r4, #4]
 8001a94:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d01d      	beq.n	8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a9c:	4882      	ldr	r0, [pc, #520]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001a9e:	6a01      	ldr	r1, [r0, #32]
 8001aa0:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 8001aa4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001aa8:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001aac:	fab2 f282 	clz	r2, r2
 8001ab0:	4f7f      	ldr	r7, [pc, #508]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001ab2:	443a      	add	r2, r7
 8001ab4:	0092      	lsls	r2, r2, #2
 8001ab6:	f04f 0e01 	mov.w	lr, #1
 8001aba:	f8c2 e000 	str.w	lr, [r2]
 8001abe:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ac2:	fab3 f383 	clz	r3, r3
 8001ac6:	443b      	add	r3, r7
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001ace:	6206      	str	r6, [r0, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ad0:	f011 0f01 	tst.w	r1, #1
 8001ad4:	f040 80b3 	bne.w	8001c3e <HAL_RCCEx_PeriphCLKConfig+0x1f2>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001ad8:	4a73      	ldr	r2, [pc, #460]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001ada:	6a13      	ldr	r3, [r2, #32]
 8001adc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ae0:	6861      	ldr	r1, [r4, #4]
 8001ae2:	430b      	orrs	r3, r1
 8001ae4:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ae6:	2d00      	cmp	r5, #0
 8001ae8:	f040 80d5 	bne.w	8001c96 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001aec:	6823      	ldr	r3, [r4, #0]
 8001aee:	f013 0f01 	tst.w	r3, #1
 8001af2:	d006      	beq.n	8001b02 <HAL_RCCEx_PeriphCLKConfig+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001af4:	4a6c      	ldr	r2, [pc, #432]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001af6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001af8:	f023 0303 	bic.w	r3, r3, #3
 8001afc:	68a1      	ldr	r1, [r4, #8]
 8001afe:	430b      	orrs	r3, r1
 8001b00:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001b02:	6823      	ldr	r3, [r4, #0]
 8001b04:	f013 0f02 	tst.w	r3, #2
 8001b08:	d006      	beq.n	8001b18 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001b0a:	4a67      	ldr	r2, [pc, #412]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001b0c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001b0e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001b12:	68e1      	ldr	r1, [r4, #12]
 8001b14:	430b      	orrs	r3, r1
 8001b16:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001b18:	6823      	ldr	r3, [r4, #0]
 8001b1a:	f013 0f04 	tst.w	r3, #4
 8001b1e:	d006      	beq.n	8001b2e <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001b20:	4a61      	ldr	r2, [pc, #388]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001b22:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001b24:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8001b28:	6921      	ldr	r1, [r4, #16]
 8001b2a:	430b      	orrs	r3, r1
 8001b2c:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b2e:	6823      	ldr	r3, [r4, #0]
 8001b30:	f013 0f20 	tst.w	r3, #32
 8001b34:	d006      	beq.n	8001b44 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b36:	4a5c      	ldr	r2, [pc, #368]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001b38:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001b3a:	f023 0310 	bic.w	r3, r3, #16
 8001b3e:	69e1      	ldr	r1, [r4, #28]
 8001b40:	430b      	orrs	r3, r1
 8001b42:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001b44:	6823      	ldr	r3, [r4, #0]
 8001b46:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001b4a:	d006      	beq.n	8001b5a <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8001b4c:	4a56      	ldr	r2, [pc, #344]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001b4e:	6853      	ldr	r3, [r2, #4]
 8001b50:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001b54:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001b56:	430b      	orrs	r3, r1
 8001b58:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001b5a:	6823      	ldr	r3, [r4, #0]
 8001b5c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001b60:	d006      	beq.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001b62:	4a51      	ldr	r2, [pc, #324]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001b64:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001b66:	f023 0320 	bic.w	r3, r3, #32
 8001b6a:	6a21      	ldr	r1, [r4, #32]
 8001b6c:	430b      	orrs	r3, r1
 8001b6e:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001b70:	6823      	ldr	r3, [r4, #0]
 8001b72:	f013 0f08 	tst.w	r3, #8
 8001b76:	d006      	beq.n	8001b86 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001b78:	4a4b      	ldr	r2, [pc, #300]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001b7a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001b7c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001b80:	6961      	ldr	r1, [r4, #20]
 8001b82:	430b      	orrs	r3, r1
 8001b84:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001b86:	6823      	ldr	r3, [r4, #0]
 8001b88:	f013 0f10 	tst.w	r3, #16
 8001b8c:	d006      	beq.n	8001b9c <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001b8e:	4a46      	ldr	r2, [pc, #280]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001b90:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001b92:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001b96:	69a1      	ldr	r1, [r4, #24]
 8001b98:	430b      	orrs	r3, r1
 8001b9a:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001b9c:	6823      	ldr	r3, [r4, #0]
 8001b9e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8001ba2:	d006      	beq.n	8001bb2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001ba4:	4a40      	ldr	r2, [pc, #256]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001ba6:	6853      	ldr	r3, [r2, #4]
 8001ba8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001bac:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001bae:	430b      	orrs	r3, r1
 8001bb0:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001bb2:	6823      	ldr	r3, [r4, #0]
 8001bb4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001bb8:	d006      	beq.n	8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001bba:	4a3b      	ldr	r2, [pc, #236]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001bbc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001bbe:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001bc2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001bc4:	430b      	orrs	r3, r1
 8001bc6:	62d3      	str	r3, [r2, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8001bc8:	6823      	ldr	r3, [r4, #0]
 8001bca:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001bce:	d006      	beq.n	8001bde <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8001bd0:	4a35      	ldr	r2, [pc, #212]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001bd2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001bd4:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8001bd8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001bda:	430b      	orrs	r3, r1
 8001bdc:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001bde:	6823      	ldr	r3, [r4, #0]
 8001be0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8001be4:	d006      	beq.n	8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001be6:	4a30      	ldr	r2, [pc, #192]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001be8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001bea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001bee:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001bf0:	430b      	orrs	r3, r1
 8001bf2:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8001bf4:	6823      	ldr	r3, [r4, #0]
 8001bf6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8001bfa:	d053      	beq.n	8001ca4 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8001bfc:	4a2a      	ldr	r2, [pc, #168]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001bfe:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001c00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001c04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001c06:	430b      	orrs	r3, r1
 8001c08:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8001c0a:	2000      	movs	r0, #0
}
 8001c0c:	b003      	add	sp, #12
 8001c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FlagStatus       pwrclkchanged = RESET;
 8001c10:	2500      	movs	r5, #0
 8001c12:	e733      	b.n	8001a7c <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c14:	4a25      	ldr	r2, [pc, #148]	; (8001cac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001c16:	6813      	ldr	r3, [r2, #0]
 8001c18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c1c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001c1e:	f7fe fb17 	bl	8000250 <HAL_GetTick>
 8001c22:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c24:	4b21      	ldr	r3, [pc, #132]	; (8001cac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001c2c:	f47f af2c 	bne.w	8001a88 <HAL_RCCEx_PeriphCLKConfig+0x3c>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c30:	f7fe fb0e 	bl	8000250 <HAL_GetTick>
 8001c34:	1b80      	subs	r0, r0, r6
 8001c36:	2864      	cmp	r0, #100	; 0x64
 8001c38:	d9f4      	bls.n	8001c24 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          return HAL_TIMEOUT;
 8001c3a:	2003      	movs	r0, #3
 8001c3c:	e7e6      	b.n	8001c0c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        tickstart = HAL_GetTick();
 8001c3e:	f7fe fb07 	bl	8000250 <HAL_GetTick>
 8001c42:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c44:	e015      	b.n	8001c72 <HAL_RCCEx_PeriphCLKConfig+0x226>
 8001c46:	4b18      	ldr	r3, [pc, #96]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001c48:	6a19      	ldr	r1, [r3, #32]
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	fa93 f3a3 	rbit	r3, r3
 8001c50:	fab3 f383 	clz	r3, r3
 8001c54:	f003 031f 	and.w	r3, r3, #31
 8001c58:	2201      	movs	r2, #1
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	4219      	tst	r1, r3
 8001c60:	f47f af3a 	bne.w	8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c64:	f7fe faf4 	bl	8000250 <HAL_GetTick>
 8001c68:	1b80      	subs	r0, r0, r6
 8001c6a:	f241 3388 	movw	r3, #5000	; 0x1388
 8001c6e:	4298      	cmp	r0, r3
 8001c70:	d816      	bhi.n	8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8001c72:	2302      	movs	r3, #2
 8001c74:	fa93 f2a3 	rbit	r2, r3
 8001c78:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c7c:	fab3 f383 	clz	r3, r3
 8001c80:	095b      	lsrs	r3, r3, #5
 8001c82:	f043 0302 	orr.w	r3, r3, #2
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d0dd      	beq.n	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	fa93 f3a3 	rbit	r3, r3
 8001c90:	4b05      	ldr	r3, [pc, #20]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001c92:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001c94:	e7d9      	b.n	8001c4a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c96:	69d3      	ldr	r3, [r2, #28]
 8001c98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c9c:	61d3      	str	r3, [r2, #28]
 8001c9e:	e725      	b.n	8001aec <HAL_RCCEx_PeriphCLKConfig+0xa0>
            return HAL_TIMEOUT;
 8001ca0:	2003      	movs	r0, #3
 8001ca2:	e7b3      	b.n	8001c0c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  return HAL_OK;
 8001ca4:	2000      	movs	r0, #0
 8001ca6:	e7b1      	b.n	8001c0c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8001ca8:	40021000 	.word	0x40021000
 8001cac:	40007000 	.word	0x40007000
 8001cb0:	10908100 	.word	0x10908100

08001cb4 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001cb4:	6802      	ldr	r2, [r0, #0]
 8001cb6:	68d3      	ldr	r3, [r2, #12]
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	60d3      	str	r3, [r2, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001cbe:	6802      	ldr	r2, [r0, #0]
 8001cc0:	6813      	ldr	r3, [r2, #0]
 8001cc2:	f043 0301 	orr.w	r3, r3, #1
 8001cc6:	6013      	str	r3, [r2, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8001cc8:	2000      	movs	r0, #0
 8001cca:	4770      	bx	lr

08001ccc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ccc:	4770      	bx	lr

08001cce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cce:	4770      	bx	lr

08001cd0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001cd0:	4770      	bx	lr

08001cd2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001cd4:	4770      	bx	lr

08001cd6 <HAL_TIM_IRQHandler>:
{
 8001cd6:	b510      	push	{r4, lr}
 8001cd8:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cda:	6803      	ldr	r3, [r0, #0]
 8001cdc:	691a      	ldr	r2, [r3, #16]
 8001cde:	f012 0f02 	tst.w	r2, #2
 8001ce2:	d011      	beq.n	8001d08 <HAL_TIM_IRQHandler+0x32>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001ce4:	68da      	ldr	r2, [r3, #12]
 8001ce6:	f012 0f02 	tst.w	r2, #2
 8001cea:	d00d      	beq.n	8001d08 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001cec:	f06f 0202 	mvn.w	r2, #2
 8001cf0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	7703      	strb	r3, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cf6:	6803      	ldr	r3, [r0, #0]
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	f013 0f03 	tst.w	r3, #3
 8001cfe:	d079      	beq.n	8001df4 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8001d00:	f7ff ffe6 	bl	8001cd0 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d04:	2300      	movs	r3, #0
 8001d06:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d08:	6823      	ldr	r3, [r4, #0]
 8001d0a:	691a      	ldr	r2, [r3, #16]
 8001d0c:	f012 0f04 	tst.w	r2, #4
 8001d10:	d012      	beq.n	8001d38 <HAL_TIM_IRQHandler+0x62>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001d12:	68da      	ldr	r2, [r3, #12]
 8001d14:	f012 0f04 	tst.w	r2, #4
 8001d18:	d00e      	beq.n	8001d38 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001d1a:	f06f 0204 	mvn.w	r2, #4
 8001d1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d20:	2302      	movs	r3, #2
 8001d22:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d24:	6823      	ldr	r3, [r4, #0]
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001d2c:	d068      	beq.n	8001e00 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d2e:	4620      	mov	r0, r4
 8001d30:	f7ff ffce 	bl	8001cd0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d34:	2300      	movs	r3, #0
 8001d36:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d38:	6823      	ldr	r3, [r4, #0]
 8001d3a:	691a      	ldr	r2, [r3, #16]
 8001d3c:	f012 0f08 	tst.w	r2, #8
 8001d40:	d012      	beq.n	8001d68 <HAL_TIM_IRQHandler+0x92>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001d42:	68da      	ldr	r2, [r3, #12]
 8001d44:	f012 0f08 	tst.w	r2, #8
 8001d48:	d00e      	beq.n	8001d68 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001d4a:	f06f 0208 	mvn.w	r2, #8
 8001d4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d50:	2304      	movs	r3, #4
 8001d52:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d54:	6823      	ldr	r3, [r4, #0]
 8001d56:	69db      	ldr	r3, [r3, #28]
 8001d58:	f013 0f03 	tst.w	r3, #3
 8001d5c:	d057      	beq.n	8001e0e <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d5e:	4620      	mov	r0, r4
 8001d60:	f7ff ffb6 	bl	8001cd0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d64:	2300      	movs	r3, #0
 8001d66:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d68:	6823      	ldr	r3, [r4, #0]
 8001d6a:	691a      	ldr	r2, [r3, #16]
 8001d6c:	f012 0f10 	tst.w	r2, #16
 8001d70:	d012      	beq.n	8001d98 <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001d72:	68da      	ldr	r2, [r3, #12]
 8001d74:	f012 0f10 	tst.w	r2, #16
 8001d78:	d00e      	beq.n	8001d98 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001d7a:	f06f 0210 	mvn.w	r2, #16
 8001d7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d80:	2308      	movs	r3, #8
 8001d82:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d84:	6823      	ldr	r3, [r4, #0]
 8001d86:	69db      	ldr	r3, [r3, #28]
 8001d88:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001d8c:	d046      	beq.n	8001e1c <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d8e:	4620      	mov	r0, r4
 8001d90:	f7ff ff9e 	bl	8001cd0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d94:	2300      	movs	r3, #0
 8001d96:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d98:	6823      	ldr	r3, [r4, #0]
 8001d9a:	691a      	ldr	r2, [r3, #16]
 8001d9c:	f012 0f01 	tst.w	r2, #1
 8001da0:	d003      	beq.n	8001daa <HAL_TIM_IRQHandler+0xd4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001da2:	68da      	ldr	r2, [r3, #12]
 8001da4:	f012 0f01 	tst.w	r2, #1
 8001da8:	d13f      	bne.n	8001e2a <HAL_TIM_IRQHandler+0x154>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001daa:	6823      	ldr	r3, [r4, #0]
 8001dac:	691a      	ldr	r2, [r3, #16]
 8001dae:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001db2:	d003      	beq.n	8001dbc <HAL_TIM_IRQHandler+0xe6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001db4:	68da      	ldr	r2, [r3, #12]
 8001db6:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001dba:	d13d      	bne.n	8001e38 <HAL_TIM_IRQHandler+0x162>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001dbc:	6823      	ldr	r3, [r4, #0]
 8001dbe:	691a      	ldr	r2, [r3, #16]
 8001dc0:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001dc4:	d003      	beq.n	8001dce <HAL_TIM_IRQHandler+0xf8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001dc6:	68da      	ldr	r2, [r3, #12]
 8001dc8:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001dcc:	d13b      	bne.n	8001e46 <HAL_TIM_IRQHandler+0x170>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001dce:	6823      	ldr	r3, [r4, #0]
 8001dd0:	691a      	ldr	r2, [r3, #16]
 8001dd2:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001dd6:	d003      	beq.n	8001de0 <HAL_TIM_IRQHandler+0x10a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001dd8:	68da      	ldr	r2, [r3, #12]
 8001dda:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001dde:	d139      	bne.n	8001e54 <HAL_TIM_IRQHandler+0x17e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001de0:	6823      	ldr	r3, [r4, #0]
 8001de2:	691a      	ldr	r2, [r3, #16]
 8001de4:	f012 0f20 	tst.w	r2, #32
 8001de8:	d003      	beq.n	8001df2 <HAL_TIM_IRQHandler+0x11c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001dea:	68da      	ldr	r2, [r3, #12]
 8001dec:	f012 0f20 	tst.w	r2, #32
 8001df0:	d137      	bne.n	8001e62 <HAL_TIM_IRQHandler+0x18c>
 8001df2:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001df4:	f7ff ff6b 	bl	8001cce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001df8:	4620      	mov	r0, r4
 8001dfa:	f7ff ff6a 	bl	8001cd2 <HAL_TIM_PWM_PulseFinishedCallback>
 8001dfe:	e781      	b.n	8001d04 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e00:	4620      	mov	r0, r4
 8001e02:	f7ff ff64 	bl	8001cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e06:	4620      	mov	r0, r4
 8001e08:	f7ff ff63 	bl	8001cd2 <HAL_TIM_PWM_PulseFinishedCallback>
 8001e0c:	e792      	b.n	8001d34 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e0e:	4620      	mov	r0, r4
 8001e10:	f7ff ff5d 	bl	8001cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001e14:	4620      	mov	r0, r4
 8001e16:	f7ff ff5c 	bl	8001cd2 <HAL_TIM_PWM_PulseFinishedCallback>
 8001e1a:	e7a3      	b.n	8001d64 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e1c:	4620      	mov	r0, r4
 8001e1e:	f7ff ff56 	bl	8001cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e22:	4620      	mov	r0, r4
 8001e24:	f7ff ff55 	bl	8001cd2 <HAL_TIM_PWM_PulseFinishedCallback>
 8001e28:	e7b4      	b.n	8001d94 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001e2a:	f06f 0201 	mvn.w	r2, #1
 8001e2e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e30:	4620      	mov	r0, r4
 8001e32:	f7ff ff4b 	bl	8001ccc <HAL_TIM_PeriodElapsedCallback>
 8001e36:	e7b8      	b.n	8001daa <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001e38:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e3c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001e3e:	4620      	mov	r0, r4
 8001e40:	f000 f8b9 	bl	8001fb6 <HAL_TIMEx_BreakCallback>
 8001e44:	e7ba      	b.n	8001dbc <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001e46:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001e4a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8001e4c:	4620      	mov	r0, r4
 8001e4e:	f000 f8b3 	bl	8001fb8 <HAL_TIMEx_Break2Callback>
 8001e52:	e7bc      	b.n	8001dce <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001e54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e58:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001e5a:	4620      	mov	r0, r4
 8001e5c:	f7ff ff3a 	bl	8001cd4 <HAL_TIM_TriggerCallback>
 8001e60:	e7be      	b.n	8001de0 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001e62:	f06f 0220 	mvn.w	r2, #32
 8001e66:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8001e68:	4620      	mov	r0, r4
 8001e6a:	f000 f8a3 	bl	8001fb4 <HAL_TIMEx_CommutationCallback>
}
 8001e6e:	e7c0      	b.n	8001df2 <HAL_TIM_IRQHandler+0x11c>

08001e70 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 8001e70:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e72:	4a2c      	ldr	r2, [pc, #176]	; (8001f24 <TIM_Base_SetConfig+0xb4>)
 8001e74:	4290      	cmp	r0, r2
 8001e76:	d00e      	beq.n	8001e96 <TIM_Base_SetConfig+0x26>
 8001e78:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001e7c:	d00b      	beq.n	8001e96 <TIM_Base_SetConfig+0x26>
 8001e7e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001e82:	4290      	cmp	r0, r2
 8001e84:	d007      	beq.n	8001e96 <TIM_Base_SetConfig+0x26>
 8001e86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e8a:	4290      	cmp	r0, r2
 8001e8c:	d003      	beq.n	8001e96 <TIM_Base_SetConfig+0x26>
 8001e8e:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8001e92:	4290      	cmp	r0, r2
 8001e94:	d103      	bne.n	8001e9e <TIM_Base_SetConfig+0x2e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001e9a:	684a      	ldr	r2, [r1, #4]
 8001e9c:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e9e:	4a21      	ldr	r2, [pc, #132]	; (8001f24 <TIM_Base_SetConfig+0xb4>)
 8001ea0:	4290      	cmp	r0, r2
 8001ea2:	d01a      	beq.n	8001eda <TIM_Base_SetConfig+0x6a>
 8001ea4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001ea8:	d017      	beq.n	8001eda <TIM_Base_SetConfig+0x6a>
 8001eaa:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001eae:	4290      	cmp	r0, r2
 8001eb0:	d013      	beq.n	8001eda <TIM_Base_SetConfig+0x6a>
 8001eb2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001eb6:	4290      	cmp	r0, r2
 8001eb8:	d00f      	beq.n	8001eda <TIM_Base_SetConfig+0x6a>
 8001eba:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8001ebe:	4290      	cmp	r0, r2
 8001ec0:	d00b      	beq.n	8001eda <TIM_Base_SetConfig+0x6a>
 8001ec2:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8001ec6:	4290      	cmp	r0, r2
 8001ec8:	d007      	beq.n	8001eda <TIM_Base_SetConfig+0x6a>
 8001eca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ece:	4290      	cmp	r0, r2
 8001ed0:	d003      	beq.n	8001eda <TIM_Base_SetConfig+0x6a>
 8001ed2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ed6:	4290      	cmp	r0, r2
 8001ed8:	d103      	bne.n	8001ee2 <TIM_Base_SetConfig+0x72>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001eda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ede:	68ca      	ldr	r2, [r1, #12]
 8001ee0:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ee2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001ee6:	694a      	ldr	r2, [r1, #20]
 8001ee8:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001eea:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001eec:	688b      	ldr	r3, [r1, #8]
 8001eee:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001ef0:	680b      	ldr	r3, [r1, #0]
 8001ef2:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8001ef4:	4b0b      	ldr	r3, [pc, #44]	; (8001f24 <TIM_Base_SetConfig+0xb4>)
 8001ef6:	4298      	cmp	r0, r3
 8001ef8:	d00f      	beq.n	8001f1a <TIM_Base_SetConfig+0xaa>
 8001efa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001efe:	4298      	cmp	r0, r3
 8001f00:	d00b      	beq.n	8001f1a <TIM_Base_SetConfig+0xaa>
 8001f02:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8001f06:	4298      	cmp	r0, r3
 8001f08:	d007      	beq.n	8001f1a <TIM_Base_SetConfig+0xaa>
 8001f0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001f0e:	4298      	cmp	r0, r3
 8001f10:	d003      	beq.n	8001f1a <TIM_Base_SetConfig+0xaa>
 8001f12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001f16:	4298      	cmp	r0, r3
 8001f18:	d101      	bne.n	8001f1e <TIM_Base_SetConfig+0xae>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f1a:	690b      	ldr	r3, [r1, #16]
 8001f1c:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	6143      	str	r3, [r0, #20]
 8001f22:	4770      	bx	lr
 8001f24:	40012c00 	.word	0x40012c00

08001f28 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 8001f28:	b1a8      	cbz	r0, 8001f56 <HAL_TIM_Base_Init+0x2e>
{ 
 8001f2a:	b510      	push	{r4, lr}
 8001f2c:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8001f2e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001f32:	b15b      	cbz	r3, 8001f4c <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 8001f34:	2302      	movs	r3, #2
 8001f36:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001f3a:	1d21      	adds	r1, r4, #4
 8001f3c:	6820      	ldr	r0, [r4, #0]
 8001f3e:	f7ff ff97 	bl	8001e70 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001f42:	2301      	movs	r3, #1
 8001f44:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001f48:	2000      	movs	r0, #0
 8001f4a:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8001f4c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001f50:	f001 f8aa 	bl	80030a8 <HAL_TIM_Base_MspInit>
 8001f54:	e7ee      	b.n	8001f34 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8001f56:	2001      	movs	r0, #1
 8001f58:	4770      	bx	lr
	...

08001f5c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8001f5c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d023      	beq.n	8001fac <HAL_TIMEx_MasterConfigSynchronization+0x50>
{
 8001f64:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8001f66:	2301      	movs	r3, #1
 8001f68:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f6c:	6804      	ldr	r4, [r0, #0]
 8001f6e:	6863      	ldr	r3, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f70:	68a2      	ldr	r2, [r4, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001f72:	4d0f      	ldr	r5, [pc, #60]	; (8001fb0 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 8001f74:	42ac      	cmp	r4, r5
 8001f76:	d014      	beq.n	8001fa2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8001f78:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001f7c:	42ac      	cmp	r4, r5
 8001f7e:	d010      	beq.n	8001fa2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001f80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001f84:	680d      	ldr	r5, [r1, #0]
 8001f86:	432b      	orrs	r3, r5

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001f88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001f8c:	6889      	ldr	r1, [r1, #8]
 8001f8e:	430a      	orrs	r2, r1
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001f90:	6063      	str	r3, [r4, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001f92:	6803      	ldr	r3, [r0, #0]
 8001f94:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8001f96:	2300      	movs	r3, #0
 8001f98:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  return HAL_OK;
 8001f9c:	4618      	mov	r0, r3
} 
 8001f9e:	bc30      	pop	{r4, r5}
 8001fa0:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001fa2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001fa6:	684d      	ldr	r5, [r1, #4]
 8001fa8:	432b      	orrs	r3, r5
 8001faa:	e7e9      	b.n	8001f80 <HAL_TIMEx_MasterConfigSynchronization+0x24>
  __HAL_LOCK(htim);
 8001fac:	2002      	movs	r0, #2
 8001fae:	4770      	bx	lr
 8001fb0:	40012c00 	.word	0x40012c00

08001fb4 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8001fb4:	4770      	bx	lr

08001fb6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001fb6:	4770      	bx	lr

08001fb8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001fb8:	4770      	bx	lr

08001fba <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001fba:	6802      	ldr	r2, [r0, #0]
 8001fbc:	6813      	ldr	r3, [r2, #0]
 8001fbe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001fc2:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fc4:	6802      	ldr	r2, [r0, #0]
 8001fc6:	6893      	ldr	r3, [r2, #8]
 8001fc8:	f023 0301 	bic.w	r3, r3, #1
 8001fcc:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001fce:	2320      	movs	r3, #32
 8001fd0:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
 8001fd4:	4770      	bx	lr

08001fd6 <HAL_UART_Transmit_IT>:
  if(huart->gState == HAL_UART_STATE_READY)
 8001fd6:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	2b20      	cmp	r3, #32
 8001fde:	d001      	beq.n	8001fe4 <HAL_UART_Transmit_IT+0xe>
    return HAL_BUSY;
 8001fe0:	2002      	movs	r0, #2
 8001fe2:	4770      	bx	lr
    if((pData == NULL ) || (Size == 0U))
 8001fe4:	b1b9      	cbz	r1, 8002016 <HAL_UART_Transmit_IT+0x40>
 8001fe6:	b1c2      	cbz	r2, 800201a <HAL_UART_Transmit_IT+0x44>
    __HAL_LOCK(huart);
 8001fe8:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d016      	beq.n	800201e <HAL_UART_Transmit_IT+0x48>
    huart->pTxBuffPtr = pData;
 8001ff0:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize = Size;
 8001ff2:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
    huart->TxXferCount = Size;
 8001ff6:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ffe:	2221      	movs	r2, #33	; 0x21
 8002000:	f880 2069 	strb.w	r2, [r0, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8002004:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002008:	6801      	ldr	r1, [r0, #0]
 800200a:	680a      	ldr	r2, [r1, #0]
 800200c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002010:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 8002012:	4618      	mov	r0, r3
 8002014:	4770      	bx	lr
      return HAL_ERROR;
 8002016:	2001      	movs	r0, #1
 8002018:	4770      	bx	lr
 800201a:	2001      	movs	r0, #1
 800201c:	4770      	bx	lr
    __HAL_LOCK(huart);
 800201e:	2002      	movs	r0, #2
}
 8002020:	4770      	bx	lr

08002022 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8002022:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8002026:	b2db      	uxtb	r3, r3
 8002028:	2b20      	cmp	r3, #32
 800202a:	d001      	beq.n	8002030 <HAL_UART_Receive_IT+0xe>
    return HAL_BUSY;
 800202c:	2002      	movs	r0, #2
 800202e:	4770      	bx	lr
    if((pData == NULL ) || (Size == 0U))
 8002030:	2900      	cmp	r1, #0
 8002032:	d039      	beq.n	80020a8 <HAL_UART_Receive_IT+0x86>
 8002034:	2a00      	cmp	r2, #0
 8002036:	d039      	beq.n	80020ac <HAL_UART_Receive_IT+0x8a>
    __HAL_LOCK(huart);
 8002038:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 800203c:	2b01      	cmp	r3, #1
 800203e:	d037      	beq.n	80020b0 <HAL_UART_Receive_IT+0x8e>
 8002040:	2301      	movs	r3, #1
 8002042:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->pRxBuffPtr = pData;
 8002046:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferSize = Size;
 8002048:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 800204c:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8002050:	6883      	ldr	r3, [r0, #8]
 8002052:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002056:	d018      	beq.n	800208a <HAL_UART_Receive_IT+0x68>
 8002058:	b923      	cbnz	r3, 8002064 <HAL_UART_Receive_IT+0x42>
 800205a:	6903      	ldr	r3, [r0, #16]
 800205c:	bb03      	cbnz	r3, 80020a0 <HAL_UART_Receive_IT+0x7e>
 800205e:	23ff      	movs	r3, #255	; 0xff
 8002060:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002064:	2300      	movs	r3, #0
 8002066:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002068:	2222      	movs	r2, #34	; 0x22
 800206a:	f880 206a 	strb.w	r2, [r0, #106]	; 0x6a
    __HAL_UNLOCK(huart);
 800206e:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002072:	6801      	ldr	r1, [r0, #0]
 8002074:	688a      	ldr	r2, [r1, #8]
 8002076:	f042 0201 	orr.w	r2, r2, #1
 800207a:	608a      	str	r2, [r1, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800207c:	6801      	ldr	r1, [r0, #0]
 800207e:	680a      	ldr	r2, [r1, #0]
 8002080:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8002084:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 8002086:	4618      	mov	r0, r3
 8002088:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 800208a:	6903      	ldr	r3, [r0, #16]
 800208c:	b923      	cbnz	r3, 8002098 <HAL_UART_Receive_IT+0x76>
 800208e:	f240 13ff 	movw	r3, #511	; 0x1ff
 8002092:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8002096:	e7e5      	b.n	8002064 <HAL_UART_Receive_IT+0x42>
 8002098:	23ff      	movs	r3, #255	; 0xff
 800209a:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 800209e:	e7e1      	b.n	8002064 <HAL_UART_Receive_IT+0x42>
 80020a0:	237f      	movs	r3, #127	; 0x7f
 80020a2:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 80020a6:	e7dd      	b.n	8002064 <HAL_UART_Receive_IT+0x42>
      return HAL_ERROR;
 80020a8:	2001      	movs	r0, #1
 80020aa:	4770      	bx	lr
 80020ac:	2001      	movs	r0, #1
 80020ae:	4770      	bx	lr
    __HAL_LOCK(huart);
 80020b0:	2002      	movs	r0, #2
}
 80020b2:	4770      	bx	lr

080020b4 <HAL_UART_ErrorCallback>:
{
 80020b4:	4770      	bx	lr

080020b6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80020b6:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80020b8:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80020ba:	2300      	movs	r3, #0
 80020bc:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80020c0:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 80020c4:	f7ff fff6 	bl	80020b4 <HAL_UART_ErrorCallback>
 80020c8:	bd08      	pop	{r3, pc}
	...

080020cc <UART_SetConfig>:
{
 80020cc:	b538      	push	{r3, r4, r5, lr}
 80020ce:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80020d0:	6883      	ldr	r3, [r0, #8]
 80020d2:	6902      	ldr	r2, [r0, #16]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	6942      	ldr	r2, [r0, #20]
 80020d8:	4313      	orrs	r3, r2
 80020da:	69c2      	ldr	r2, [r0, #28]
 80020dc:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80020de:	6801      	ldr	r1, [r0, #0]
 80020e0:	680a      	ldr	r2, [r1, #0]
 80020e2:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
 80020e6:	f022 020c 	bic.w	r2, r2, #12
 80020ea:	4313      	orrs	r3, r2
 80020ec:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020ee:	6802      	ldr	r2, [r0, #0]
 80020f0:	6853      	ldr	r3, [r2, #4]
 80020f2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020f6:	68c1      	ldr	r1, [r0, #12]
 80020f8:	430b      	orrs	r3, r1
 80020fa:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80020fc:	6983      	ldr	r3, [r0, #24]
 80020fe:	6a02      	ldr	r2, [r0, #32]
 8002100:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002102:	6801      	ldr	r1, [r0, #0]
 8002104:	688a      	ldr	r2, [r1, #8]
 8002106:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 800210a:	4313      	orrs	r3, r2
 800210c:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800210e:	6805      	ldr	r5, [r0, #0]
 8002110:	4b90      	ldr	r3, [pc, #576]	; (8002354 <UART_SetConfig+0x288>)
 8002112:	429d      	cmp	r5, r3
 8002114:	d01f      	beq.n	8002156 <UART_SetConfig+0x8a>
 8002116:	4b90      	ldr	r3, [pc, #576]	; (8002358 <UART_SetConfig+0x28c>)
 8002118:	429d      	cmp	r5, r3
 800211a:	d02f      	beq.n	800217c <UART_SetConfig+0xb0>
 800211c:	4b8f      	ldr	r3, [pc, #572]	; (800235c <UART_SetConfig+0x290>)
 800211e:	429d      	cmp	r5, r3
 8002120:	d046      	beq.n	80021b0 <UART_SetConfig+0xe4>
 8002122:	4b8f      	ldr	r3, [pc, #572]	; (8002360 <UART_SetConfig+0x294>)
 8002124:	429d      	cmp	r5, r3
 8002126:	d05d      	beq.n	80021e4 <UART_SetConfig+0x118>
 8002128:	4b8e      	ldr	r3, [pc, #568]	; (8002364 <UART_SetConfig+0x298>)
 800212a:	429d      	cmp	r5, r3
 800212c:	d074      	beq.n	8002218 <UART_SetConfig+0x14c>
 800212e:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002130:	69e2      	ldr	r2, [r4, #28]
 8002132:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002136:	f000 808b 	beq.w	8002250 <UART_SetConfig+0x184>
    switch (clocksource)
 800213a:	2b08      	cmp	r3, #8
 800213c:	f200 8107 	bhi.w	800234e <UART_SetConfig+0x282>
 8002140:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002144:	00d900ce 	.word	0x00d900ce
 8002148:	010500e4 	.word	0x010500e4
 800214c:	010500f0 	.word	0x010500f0
 8002150:	01050105 	.word	0x01050105
 8002154:	00fb      	.short	0x00fb
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002156:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800215a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215c:	f003 0303 	and.w	r3, r3, #3
 8002160:	2b03      	cmp	r3, #3
 8002162:	d809      	bhi.n	8002178 <UART_SetConfig+0xac>
 8002164:	e8df f003 	tbb	[pc, r3]
 8002168:	72060402 	.word	0x72060402
 800216c:	2301      	movs	r3, #1
 800216e:	e7df      	b.n	8002130 <UART_SetConfig+0x64>
 8002170:	2304      	movs	r3, #4
 8002172:	e7dd      	b.n	8002130 <UART_SetConfig+0x64>
 8002174:	2308      	movs	r3, #8
 8002176:	e7db      	b.n	8002130 <UART_SetConfig+0x64>
 8002178:	2310      	movs	r3, #16
 800217a:	e7d9      	b.n	8002130 <UART_SetConfig+0x64>
 800217c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002186:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800218a:	d00b      	beq.n	80021a4 <UART_SetConfig+0xd8>
 800218c:	d907      	bls.n	800219e <UART_SetConfig+0xd2>
 800218e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002192:	d009      	beq.n	80021a8 <UART_SetConfig+0xdc>
 8002194:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002198:	d108      	bne.n	80021ac <UART_SetConfig+0xe0>
 800219a:	2302      	movs	r3, #2
 800219c:	e7c8      	b.n	8002130 <UART_SetConfig+0x64>
 800219e:	b92b      	cbnz	r3, 80021ac <UART_SetConfig+0xe0>
 80021a0:	2300      	movs	r3, #0
 80021a2:	e7c5      	b.n	8002130 <UART_SetConfig+0x64>
 80021a4:	2304      	movs	r3, #4
 80021a6:	e7c3      	b.n	8002130 <UART_SetConfig+0x64>
 80021a8:	2308      	movs	r3, #8
 80021aa:	e7c1      	b.n	8002130 <UART_SetConfig+0x64>
 80021ac:	2310      	movs	r3, #16
 80021ae:	e7bf      	b.n	8002130 <UART_SetConfig+0x64>
 80021b0:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80021ba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80021be:	d00b      	beq.n	80021d8 <UART_SetConfig+0x10c>
 80021c0:	d907      	bls.n	80021d2 <UART_SetConfig+0x106>
 80021c2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80021c6:	d009      	beq.n	80021dc <UART_SetConfig+0x110>
 80021c8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80021cc:	d108      	bne.n	80021e0 <UART_SetConfig+0x114>
 80021ce:	2302      	movs	r3, #2
 80021d0:	e7ae      	b.n	8002130 <UART_SetConfig+0x64>
 80021d2:	b92b      	cbnz	r3, 80021e0 <UART_SetConfig+0x114>
 80021d4:	2300      	movs	r3, #0
 80021d6:	e7ab      	b.n	8002130 <UART_SetConfig+0x64>
 80021d8:	2304      	movs	r3, #4
 80021da:	e7a9      	b.n	8002130 <UART_SetConfig+0x64>
 80021dc:	2308      	movs	r3, #8
 80021de:	e7a7      	b.n	8002130 <UART_SetConfig+0x64>
 80021e0:	2310      	movs	r3, #16
 80021e2:	e7a5      	b.n	8002130 <UART_SetConfig+0x64>
 80021e4:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80021ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80021f2:	d00b      	beq.n	800220c <UART_SetConfig+0x140>
 80021f4:	d907      	bls.n	8002206 <UART_SetConfig+0x13a>
 80021f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80021fa:	d009      	beq.n	8002210 <UART_SetConfig+0x144>
 80021fc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002200:	d108      	bne.n	8002214 <UART_SetConfig+0x148>
 8002202:	2302      	movs	r3, #2
 8002204:	e794      	b.n	8002130 <UART_SetConfig+0x64>
 8002206:	b92b      	cbnz	r3, 8002214 <UART_SetConfig+0x148>
 8002208:	2300      	movs	r3, #0
 800220a:	e791      	b.n	8002130 <UART_SetConfig+0x64>
 800220c:	2304      	movs	r3, #4
 800220e:	e78f      	b.n	8002130 <UART_SetConfig+0x64>
 8002210:	2308      	movs	r3, #8
 8002212:	e78d      	b.n	8002130 <UART_SetConfig+0x64>
 8002214:	2310      	movs	r3, #16
 8002216:	e78b      	b.n	8002130 <UART_SetConfig+0x64>
 8002218:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 800221c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221e:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002222:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002226:	d00b      	beq.n	8002240 <UART_SetConfig+0x174>
 8002228:	d907      	bls.n	800223a <UART_SetConfig+0x16e>
 800222a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800222e:	d009      	beq.n	8002244 <UART_SetConfig+0x178>
 8002230:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002234:	d108      	bne.n	8002248 <UART_SetConfig+0x17c>
 8002236:	2302      	movs	r3, #2
 8002238:	e77a      	b.n	8002130 <UART_SetConfig+0x64>
 800223a:	b92b      	cbnz	r3, 8002248 <UART_SetConfig+0x17c>
 800223c:	2300      	movs	r3, #0
 800223e:	e777      	b.n	8002130 <UART_SetConfig+0x64>
 8002240:	2304      	movs	r3, #4
 8002242:	e775      	b.n	8002130 <UART_SetConfig+0x64>
 8002244:	2308      	movs	r3, #8
 8002246:	e773      	b.n	8002130 <UART_SetConfig+0x64>
 8002248:	2310      	movs	r3, #16
 800224a:	e771      	b.n	8002130 <UART_SetConfig+0x64>
 800224c:	2302      	movs	r3, #2
 800224e:	e76f      	b.n	8002130 <UART_SetConfig+0x64>
    switch (clocksource)
 8002250:	2b08      	cmp	r3, #8
 8002252:	d842      	bhi.n	80022da <UART_SetConfig+0x20e>
 8002254:	e8df f003 	tbb	[pc, r3]
 8002258:	41221705 	.word	0x41221705
 800225c:	4141412d 	.word	0x4141412d
 8002260:	38          	.byte	0x38
 8002261:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002262:	f7ff fbc7 	bl	80019f4 <HAL_RCC_GetPCLK1Freq>
 8002266:	6862      	ldr	r2, [r4, #4]
 8002268:	0853      	lsrs	r3, r2, #1
 800226a:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800226e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002272:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002274:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8002276:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800227a:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800227e:	4313      	orrs	r3, r2
    huart->Instance->BRR = brrtemp;
 8002280:	6822      	ldr	r2, [r4, #0]
 8002282:	60d3      	str	r3, [r2, #12]
 8002284:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002286:	f7ff fbcb 	bl	8001a20 <HAL_RCC_GetPCLK2Freq>
 800228a:	6862      	ldr	r2, [r4, #4]
 800228c:	0853      	lsrs	r3, r2, #1
 800228e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8002292:	fbb3 f3f2 	udiv	r3, r3, r2
 8002296:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002298:	2000      	movs	r0, #0
        break;
 800229a:	e7ec      	b.n	8002276 <UART_SetConfig+0x1aa>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800229c:	6862      	ldr	r2, [r4, #4]
 800229e:	0853      	lsrs	r3, r2, #1
 80022a0:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80022a4:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80022a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80022ac:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80022ae:	2000      	movs	r0, #0
        break;
 80022b0:	e7e1      	b.n	8002276 <UART_SetConfig+0x1aa>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80022b2:	f7ff fa91 	bl	80017d8 <HAL_RCC_GetSysClockFreq>
 80022b6:	6862      	ldr	r2, [r4, #4]
 80022b8:	0853      	lsrs	r3, r2, #1
 80022ba:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80022be:	fbb3 f3f2 	udiv	r3, r3, r2
 80022c2:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80022c4:	2000      	movs	r0, #0
        break;
 80022c6:	e7d6      	b.n	8002276 <UART_SetConfig+0x1aa>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80022c8:	6862      	ldr	r2, [r4, #4]
 80022ca:	0853      	lsrs	r3, r2, #1
 80022cc:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80022d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80022d4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80022d6:	2000      	movs	r0, #0
        break;
 80022d8:	e7cd      	b.n	8002276 <UART_SetConfig+0x1aa>
        ret = HAL_ERROR;
 80022da:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 80022dc:	2300      	movs	r3, #0
 80022de:	e7ca      	b.n	8002276 <UART_SetConfig+0x1aa>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80022e0:	f7ff fb88 	bl	80019f4 <HAL_RCC_GetPCLK1Freq>
 80022e4:	6863      	ldr	r3, [r4, #4]
 80022e6:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80022ea:	fbb0 f0f3 	udiv	r0, r0, r3
 80022ee:	b280      	uxth	r0, r0
 80022f0:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80022f2:	2000      	movs	r0, #0
        break;
 80022f4:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80022f6:	f7ff fb93 	bl	8001a20 <HAL_RCC_GetPCLK2Freq>
 80022fa:	6863      	ldr	r3, [r4, #4]
 80022fc:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002300:	fbb0 f0f3 	udiv	r0, r0, r3
 8002304:	b280      	uxth	r0, r0
 8002306:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002308:	2000      	movs	r0, #0
        break;
 800230a:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800230c:	6862      	ldr	r2, [r4, #4]
 800230e:	0853      	lsrs	r3, r2, #1
 8002310:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8002314:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8002318:	fbb3 f3f2 	udiv	r3, r3, r2
 800231c:	b29b      	uxth	r3, r3
 800231e:	60eb      	str	r3, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002320:	2000      	movs	r0, #0
        break;
 8002322:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002324:	f7ff fa58 	bl	80017d8 <HAL_RCC_GetSysClockFreq>
 8002328:	6863      	ldr	r3, [r4, #4]
 800232a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800232e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002332:	b280      	uxth	r0, r0
 8002334:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002336:	2000      	movs	r0, #0
        break;
 8002338:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800233a:	6862      	ldr	r2, [r4, #4]
 800233c:	0853      	lsrs	r3, r2, #1
 800233e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002342:	fbb3 f3f2 	udiv	r3, r3, r2
 8002346:	b29b      	uxth	r3, r3
 8002348:	60eb      	str	r3, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800234a:	2000      	movs	r0, #0
        break;
 800234c:	bd38      	pop	{r3, r4, r5, pc}
        ret = HAL_ERROR;
 800234e:	2001      	movs	r0, #1
}
 8002350:	bd38      	pop	{r3, r4, r5, pc}
 8002352:	bf00      	nop
 8002354:	40013800 	.word	0x40013800
 8002358:	40004400 	.word	0x40004400
 800235c:	40004800 	.word	0x40004800
 8002360:	40004c00 	.word	0x40004c00
 8002364:	40005000 	.word	0x40005000

08002368 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002368:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800236a:	f013 0f01 	tst.w	r3, #1
 800236e:	d006      	beq.n	800237e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002370:	6802      	ldr	r2, [r0, #0]
 8002372:	6853      	ldr	r3, [r2, #4]
 8002374:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002378:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800237a:	430b      	orrs	r3, r1
 800237c:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800237e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002380:	f013 0f02 	tst.w	r3, #2
 8002384:	d006      	beq.n	8002394 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002386:	6802      	ldr	r2, [r0, #0]
 8002388:	6853      	ldr	r3, [r2, #4]
 800238a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800238e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002390:	430b      	orrs	r3, r1
 8002392:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002394:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002396:	f013 0f04 	tst.w	r3, #4
 800239a:	d006      	beq.n	80023aa <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800239c:	6802      	ldr	r2, [r0, #0]
 800239e:	6853      	ldr	r3, [r2, #4]
 80023a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023a4:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80023a6:	430b      	orrs	r3, r1
 80023a8:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80023aa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023ac:	f013 0f08 	tst.w	r3, #8
 80023b0:	d006      	beq.n	80023c0 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80023b2:	6802      	ldr	r2, [r0, #0]
 80023b4:	6853      	ldr	r3, [r2, #4]
 80023b6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80023ba:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80023bc:	430b      	orrs	r3, r1
 80023be:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80023c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023c2:	f013 0f10 	tst.w	r3, #16
 80023c6:	d006      	beq.n	80023d6 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023c8:	6802      	ldr	r2, [r0, #0]
 80023ca:	6893      	ldr	r3, [r2, #8]
 80023cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80023d0:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80023d2:	430b      	orrs	r3, r1
 80023d4:	6093      	str	r3, [r2, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023d6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023d8:	f013 0f20 	tst.w	r3, #32
 80023dc:	d006      	beq.n	80023ec <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80023de:	6802      	ldr	r2, [r0, #0]
 80023e0:	6893      	ldr	r3, [r2, #8]
 80023e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80023e6:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80023e8:	430b      	orrs	r3, r1
 80023ea:	6093      	str	r3, [r2, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80023ec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023ee:	f013 0f40 	tst.w	r3, #64	; 0x40
 80023f2:	d00a      	beq.n	800240a <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80023f4:	6802      	ldr	r2, [r0, #0]
 80023f6:	6853      	ldr	r3, [r2, #4]
 80023f8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80023fc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80023fe:	430b      	orrs	r3, r1
 8002400:	6053      	str	r3, [r2, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002402:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002404:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002408:	d00b      	beq.n	8002422 <UART_AdvFeatureConfig+0xba>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800240a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800240c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002410:	d006      	beq.n	8002420 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002412:	6802      	ldr	r2, [r0, #0]
 8002414:	6853      	ldr	r3, [r2, #4]
 8002416:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800241a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800241c:	430b      	orrs	r3, r1
 800241e:	6053      	str	r3, [r2, #4]
 8002420:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002422:	6802      	ldr	r2, [r0, #0]
 8002424:	6853      	ldr	r3, [r2, #4]
 8002426:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800242a:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800242c:	430b      	orrs	r3, r1
 800242e:	6053      	str	r3, [r2, #4]
 8002430:	e7eb      	b.n	800240a <UART_AdvFeatureConfig+0xa2>

08002432 <UART_WaitOnFlagUntilTimeout>:
{
 8002432:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002436:	4605      	mov	r5, r0
 8002438:	460f      	mov	r7, r1
 800243a:	4616      	mov	r6, r2
 800243c:	4698      	mov	r8, r3
 800243e:	9c06      	ldr	r4, [sp, #24]
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002440:	682b      	ldr	r3, [r5, #0]
 8002442:	69db      	ldr	r3, [r3, #28]
 8002444:	ea37 0303 	bics.w	r3, r7, r3
 8002448:	bf0c      	ite	eq
 800244a:	2301      	moveq	r3, #1
 800244c:	2300      	movne	r3, #0
 800244e:	42b3      	cmp	r3, r6
 8002450:	d11e      	bne.n	8002490 <UART_WaitOnFlagUntilTimeout+0x5e>
    if(Timeout != HAL_MAX_DELAY)
 8002452:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002456:	d0f3      	beq.n	8002440 <UART_WaitOnFlagUntilTimeout+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002458:	b12c      	cbz	r4, 8002466 <UART_WaitOnFlagUntilTimeout+0x34>
 800245a:	f7fd fef9 	bl	8000250 <HAL_GetTick>
 800245e:	eba0 0008 	sub.w	r0, r0, r8
 8002462:	4284      	cmp	r4, r0
 8002464:	d2ec      	bcs.n	8002440 <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002466:	682a      	ldr	r2, [r5, #0]
 8002468:	6813      	ldr	r3, [r2, #0]
 800246a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800246e:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002470:	682a      	ldr	r2, [r5, #0]
 8002472:	6893      	ldr	r3, [r2, #8]
 8002474:	f023 0301 	bic.w	r3, r3, #1
 8002478:	6093      	str	r3, [r2, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800247a:	2320      	movs	r3, #32
 800247c:	f885 3069 	strb.w	r3, [r5, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8002480:	f885 306a 	strb.w	r3, [r5, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 8002484:	2300      	movs	r3, #0
 8002486:	f885 3068 	strb.w	r3, [r5, #104]	; 0x68
        return HAL_TIMEOUT;
 800248a:	2003      	movs	r0, #3
 800248c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 8002490:	2000      	movs	r0, #0
}
 8002492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002496 <UART_CheckIdleState>:
{
 8002496:	b530      	push	{r4, r5, lr}
 8002498:	b083      	sub	sp, #12
 800249a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800249c:	2300      	movs	r3, #0
 800249e:	66c3      	str	r3, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 80024a0:	f7fd fed6 	bl	8000250 <HAL_GetTick>
 80024a4:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80024a6:	6823      	ldr	r3, [r4, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f013 0f08 	tst.w	r3, #8
 80024ae:	d10e      	bne.n	80024ce <UART_CheckIdleState+0x38>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80024b0:	6823      	ldr	r3, [r4, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f013 0f04 	tst.w	r3, #4
 80024b8:	d117      	bne.n	80024ea <UART_CheckIdleState+0x54>
  huart->gState  = HAL_UART_STATE_READY;
 80024ba:	2320      	movs	r3, #32
 80024bc:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 80024c0:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  __HAL_UNLOCK(huart);
 80024c4:	2000      	movs	r0, #0
 80024c6:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
}
 80024ca:	b003      	add	sp, #12
 80024cc:	bd30      	pop	{r4, r5, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024ce:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80024d2:	9300      	str	r3, [sp, #0]
 80024d4:	4603      	mov	r3, r0
 80024d6:	2200      	movs	r2, #0
 80024d8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80024dc:	4620      	mov	r0, r4
 80024de:	f7ff ffa8 	bl	8002432 <UART_WaitOnFlagUntilTimeout>
 80024e2:	2800      	cmp	r0, #0
 80024e4:	d0e4      	beq.n	80024b0 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 80024e6:	2003      	movs	r0, #3
 80024e8:	e7ef      	b.n	80024ca <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80024ee:	9300      	str	r3, [sp, #0]
 80024f0:	462b      	mov	r3, r5
 80024f2:	2200      	movs	r2, #0
 80024f4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80024f8:	4620      	mov	r0, r4
 80024fa:	f7ff ff9a 	bl	8002432 <UART_WaitOnFlagUntilTimeout>
 80024fe:	2800      	cmp	r0, #0
 8002500:	d0db      	beq.n	80024ba <UART_CheckIdleState+0x24>
      return HAL_TIMEOUT;
 8002502:	2003      	movs	r0, #3
 8002504:	e7e1      	b.n	80024ca <UART_CheckIdleState+0x34>

08002506 <HAL_UART_Init>:
  if(huart == NULL)
 8002506:	b378      	cbz	r0, 8002568 <HAL_UART_Init+0x62>
{
 8002508:	b510      	push	{r4, lr}
 800250a:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 800250c:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002510:	b30b      	cbz	r3, 8002556 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002512:	2324      	movs	r3, #36	; 0x24
 8002514:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8002518:	6822      	ldr	r2, [r4, #0]
 800251a:	6813      	ldr	r3, [r2, #0]
 800251c:	f023 0301 	bic.w	r3, r3, #1
 8002520:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002522:	4620      	mov	r0, r4
 8002524:	f7ff fdd2 	bl	80020cc <UART_SetConfig>
 8002528:	2801      	cmp	r0, #1
 800252a:	d01f      	beq.n	800256c <HAL_UART_Init+0x66>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800252c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800252e:	b9bb      	cbnz	r3, 8002560 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002530:	6822      	ldr	r2, [r4, #0]
 8002532:	6853      	ldr	r3, [r2, #4]
 8002534:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002538:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800253a:	6822      	ldr	r2, [r4, #0]
 800253c:	6893      	ldr	r3, [r2, #8]
 800253e:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002542:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8002544:	6822      	ldr	r2, [r4, #0]
 8002546:	6813      	ldr	r3, [r2, #0]
 8002548:	f043 0301 	orr.w	r3, r3, #1
 800254c:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800254e:	4620      	mov	r0, r4
 8002550:	f7ff ffa1 	bl	8002496 <UART_CheckIdleState>
 8002554:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002556:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 800255a:	f000 fde1 	bl	8003120 <HAL_UART_MspInit>
 800255e:	e7d8      	b.n	8002512 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8002560:	4620      	mov	r0, r4
 8002562:	f7ff ff01 	bl	8002368 <UART_AdvFeatureConfig>
 8002566:	e7e3      	b.n	8002530 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8002568:	2001      	movs	r0, #1
 800256a:	4770      	bx	lr
}
 800256c:	bd10      	pop	{r4, pc}

0800256e <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800256e:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b21      	cmp	r3, #33	; 0x21
 8002576:	d001      	beq.n	800257c <UART_Transmit_IT+0xe>
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 8002578:	2002      	movs	r0, #2
  }
}
 800257a:	4770      	bx	lr
    if(huart->TxXferCount == 0U)
 800257c:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8002580:	b29b      	uxth	r3, r3
 8002582:	b193      	cbz	r3, 80025aa <UART_Transmit_IT+0x3c>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002584:	6883      	ldr	r3, [r0, #8]
 8002586:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800258a:	d01a      	beq.n	80025c2 <UART_Transmit_IT+0x54>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 800258c:	6802      	ldr	r2, [r0, #0]
 800258e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002590:	1c59      	adds	r1, r3, #1
 8002592:	64c1      	str	r1, [r0, #76]	; 0x4c
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8002598:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 800259c:	b29b      	uxth	r3, r3
 800259e:	3b01      	subs	r3, #1
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
      return HAL_OK;
 80025a6:	2000      	movs	r0, #0
 80025a8:	4770      	bx	lr
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80025aa:	6802      	ldr	r2, [r0, #0]
 80025ac:	6813      	ldr	r3, [r2, #0]
 80025ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025b2:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80025b4:	6802      	ldr	r2, [r0, #0]
 80025b6:	6813      	ldr	r3, [r2, #0]
 80025b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025bc:	6013      	str	r3, [r2, #0]
      return HAL_OK;
 80025be:	2000      	movs	r0, #0
 80025c0:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025c2:	6903      	ldr	r3, [r0, #16]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d1e1      	bne.n	800258c <UART_Transmit_IT+0x1e>
        tmp = (uint16_t*) huart->pTxBuffPtr;
 80025c8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80025ca:	6802      	ldr	r2, [r0, #0]
 80025cc:	881b      	ldrh	r3, [r3, #0]
 80025ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025d2:	8513      	strh	r3, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80025d4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80025d6:	3302      	adds	r3, #2
 80025d8:	64c3      	str	r3, [r0, #76]	; 0x4c
 80025da:	e7dd      	b.n	8002598 <UART_Transmit_IT+0x2a>

080025dc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80025dc:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80025de:	6801      	ldr	r1, [r0, #0]
 80025e0:	680b      	ldr	r3, [r1, #0]
 80025e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80025e6:	600b      	str	r3, [r1, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80025e8:	2320      	movs	r3, #32
 80025ea:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 80025ee:	f000 fdff 	bl	80031f0 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 80025f2:	2000      	movs	r0, #0
 80025f4:	bd08      	pop	{r3, pc}

080025f6 <UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 80025f6:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80025fa:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	2b22      	cmp	r3, #34	; 0x22
 8002602:	d006      	beq.n	8002612 <UART_Receive_IT+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002604:	6802      	ldr	r2, [r0, #0]
 8002606:	6993      	ldr	r3, [r2, #24]
 8002608:	f043 0308 	orr.w	r3, r3, #8
 800260c:	6193      	str	r3, [r2, #24]

    return HAL_BUSY;
 800260e:	2002      	movs	r0, #2
 8002610:	4770      	bx	lr
{
 8002612:	b510      	push	{r4, lr}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002614:	6803      	ldr	r3, [r0, #0]
 8002616:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002618:	b29b      	uxth	r3, r3
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800261a:	6881      	ldr	r1, [r0, #8]
 800261c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002620:	d00f      	beq.n	8002642 <UART_Receive_IT+0x4c>
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002622:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8002624:	1c4c      	adds	r4, r1, #1
 8002626:	6544      	str	r4, [r0, #84]	; 0x54
 8002628:	b2d2      	uxtb	r2, r2
 800262a:	401a      	ands	r2, r3
 800262c:	700a      	strb	r2, [r1, #0]
    if(--huart->RxXferCount == 0U)
 800262e:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8002632:	b29b      	uxth	r3, r3
 8002634:	3b01      	subs	r3, #1
 8002636:	b29b      	uxth	r3, r3
 8002638:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
 800263c:	b15b      	cbz	r3, 8002656 <UART_Receive_IT+0x60>
    return HAL_OK;
 800263e:	2000      	movs	r0, #0
  }
}
 8002640:	bd10      	pop	{r4, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002642:	6901      	ldr	r1, [r0, #16]
 8002644:	2900      	cmp	r1, #0
 8002646:	d1ec      	bne.n	8002622 <UART_Receive_IT+0x2c>
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 8002648:	6d41      	ldr	r1, [r0, #84]	; 0x54
      *tmp = (uint16_t)(uhdata & uhMask);
 800264a:	401a      	ands	r2, r3
 800264c:	800a      	strh	r2, [r1, #0]
      huart->pRxBuffPtr +=2U;
 800264e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002650:	3302      	adds	r3, #2
 8002652:	6543      	str	r3, [r0, #84]	; 0x54
 8002654:	e7eb      	b.n	800262e <UART_Receive_IT+0x38>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002656:	6802      	ldr	r2, [r0, #0]
 8002658:	6813      	ldr	r3, [r2, #0]
 800265a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800265e:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002660:	6802      	ldr	r2, [r0, #0]
 8002662:	6893      	ldr	r3, [r2, #8]
 8002664:	f023 0301 	bic.w	r3, r3, #1
 8002668:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 800266a:	2320      	movs	r3, #32
 800266c:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
      HAL_UART_RxCpltCallback(huart);
 8002670:	f000 fdaa 	bl	80031c8 <HAL_UART_RxCpltCallback>
      return HAL_OK;
 8002674:	2000      	movs	r0, #0
 8002676:	bd10      	pop	{r4, pc}

08002678 <HAL_UART_IRQHandler>:
{
 8002678:	b538      	push	{r3, r4, r5, lr}
 800267a:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800267c:	6802      	ldr	r2, [r0, #0]
 800267e:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002680:	6811      	ldr	r1, [r2, #0]
  if (errorflags == RESET)
 8002682:	f013 050f 	ands.w	r5, r3, #15
 8002686:	d105      	bne.n	8002694 <HAL_UART_IRQHandler+0x1c>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002688:	f013 0f20 	tst.w	r3, #32
 800268c:	d002      	beq.n	8002694 <HAL_UART_IRQHandler+0x1c>
 800268e:	f011 0f20 	tst.w	r1, #32
 8002692:	d160      	bne.n	8002756 <HAL_UART_IRQHandler+0xde>
  cr3its = READ_REG(huart->Instance->CR3);
 8002694:	6890      	ldr	r0, [r2, #8]
  if(   (errorflags != RESET)
 8002696:	2d00      	cmp	r5, #0
 8002698:	d072      	beq.n	8002780 <HAL_UART_IRQHandler+0x108>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 800269a:	f010 0501 	ands.w	r5, r0, #1
 800269e:	d102      	bne.n	80026a6 <HAL_UART_IRQHandler+0x2e>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80026a0:	f411 7f90 	tst.w	r1, #288	; 0x120
 80026a4:	d06c      	beq.n	8002780 <HAL_UART_IRQHandler+0x108>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80026a6:	f013 0f01 	tst.w	r3, #1
 80026aa:	d007      	beq.n	80026bc <HAL_UART_IRQHandler+0x44>
 80026ac:	f411 7f80 	tst.w	r1, #256	; 0x100
 80026b0:	d004      	beq.n	80026bc <HAL_UART_IRQHandler+0x44>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 80026b2:	2001      	movs	r0, #1
 80026b4:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80026b6:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80026b8:	4302      	orrs	r2, r0
 80026ba:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026bc:	f013 0f02 	tst.w	r3, #2
 80026c0:	d007      	beq.n	80026d2 <HAL_UART_IRQHandler+0x5a>
 80026c2:	b135      	cbz	r5, 80026d2 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 80026c4:	6822      	ldr	r2, [r4, #0]
 80026c6:	2002      	movs	r0, #2
 80026c8:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80026ca:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80026cc:	f042 0204 	orr.w	r2, r2, #4
 80026d0:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026d2:	f013 0f04 	tst.w	r3, #4
 80026d6:	d007      	beq.n	80026e8 <HAL_UART_IRQHandler+0x70>
 80026d8:	b135      	cbz	r5, 80026e8 <HAL_UART_IRQHandler+0x70>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 80026da:	6822      	ldr	r2, [r4, #0]
 80026dc:	2004      	movs	r0, #4
 80026de:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80026e0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80026e2:	f042 0202 	orr.w	r2, r2, #2
 80026e6:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 80026e8:	f013 0f08 	tst.w	r3, #8
 80026ec:	d009      	beq.n	8002702 <HAL_UART_IRQHandler+0x8a>
 80026ee:	f011 0f20 	tst.w	r1, #32
 80026f2:	d100      	bne.n	80026f6 <HAL_UART_IRQHandler+0x7e>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80026f4:	b12d      	cbz	r5, 8002702 <HAL_UART_IRQHandler+0x8a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 80026f6:	6822      	ldr	r2, [r4, #0]
 80026f8:	2008      	movs	r0, #8
 80026fa:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80026fc:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80026fe:	4302      	orrs	r2, r0
 8002700:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002702:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002704:	2a00      	cmp	r2, #0
 8002706:	d04d      	beq.n	80027a4 <HAL_UART_IRQHandler+0x12c>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002708:	f013 0f20 	tst.w	r3, #32
 800270c:	d002      	beq.n	8002714 <HAL_UART_IRQHandler+0x9c>
 800270e:	f011 0f20 	tst.w	r1, #32
 8002712:	d123      	bne.n	800275c <HAL_UART_IRQHandler+0xe4>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002714:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002716:	f013 0f08 	tst.w	r3, #8
 800271a:	d104      	bne.n	8002726 <HAL_UART_IRQHandler+0xae>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 800271c:	6823      	ldr	r3, [r4, #0]
 800271e:	689b      	ldr	r3, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002720:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002724:	d026      	beq.n	8002774 <HAL_UART_IRQHandler+0xfc>
        UART_EndRxTransfer(huart);
 8002726:	4620      	mov	r0, r4
 8002728:	f7ff fc47 	bl	8001fba <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800272c:	6823      	ldr	r3, [r4, #0]
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002734:	d01a      	beq.n	800276c <HAL_UART_IRQHandler+0xf4>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800273c:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 800273e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002740:	b183      	cbz	r3, 8002764 <HAL_UART_IRQHandler+0xec>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002742:	4a23      	ldr	r2, [pc, #140]	; (80027d0 <HAL_UART_IRQHandler+0x158>)
 8002744:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002746:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8002748:	f7fe f9de 	bl	8000b08 <HAL_DMA_Abort_IT>
 800274c:	b350      	cbz	r0, 80027a4 <HAL_UART_IRQHandler+0x12c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800274e:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8002750:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002752:	4798      	blx	r3
 8002754:	bd38      	pop	{r3, r4, r5, pc}
      UART_Receive_IT(huart);
 8002756:	f7ff ff4e 	bl	80025f6 <UART_Receive_IT>
      return;
 800275a:	bd38      	pop	{r3, r4, r5, pc}
        UART_Receive_IT(huart);
 800275c:	4620      	mov	r0, r4
 800275e:	f7ff ff4a 	bl	80025f6 <UART_Receive_IT>
 8002762:	e7d7      	b.n	8002714 <HAL_UART_IRQHandler+0x9c>
            HAL_UART_ErrorCallback(huart);
 8002764:	4620      	mov	r0, r4
 8002766:	f7ff fca5 	bl	80020b4 <HAL_UART_ErrorCallback>
 800276a:	bd38      	pop	{r3, r4, r5, pc}
          HAL_UART_ErrorCallback(huart);
 800276c:	4620      	mov	r0, r4
 800276e:	f7ff fca1 	bl	80020b4 <HAL_UART_ErrorCallback>
 8002772:	bd38      	pop	{r3, r4, r5, pc}
        HAL_UART_ErrorCallback(huart);
 8002774:	4620      	mov	r0, r4
 8002776:	f7ff fc9d 	bl	80020b4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800277a:	2300      	movs	r3, #0
 800277c:	66e3      	str	r3, [r4, #108]	; 0x6c
 800277e:	bd38      	pop	{r3, r4, r5, pc}
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8002780:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002784:	d002      	beq.n	800278c <HAL_UART_IRQHandler+0x114>
 8002786:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 800278a:	d10c      	bne.n	80027a6 <HAL_UART_IRQHandler+0x12e>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800278c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002790:	d002      	beq.n	8002798 <HAL_UART_IRQHandler+0x120>
 8002792:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002796:	d112      	bne.n	80027be <HAL_UART_IRQHandler+0x146>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002798:	f013 0f40 	tst.w	r3, #64	; 0x40
 800279c:	d002      	beq.n	80027a4 <HAL_UART_IRQHandler+0x12c>
 800279e:	f011 0f40 	tst.w	r1, #64	; 0x40
 80027a2:	d110      	bne.n	80027c6 <HAL_UART_IRQHandler+0x14e>
 80027a4:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 80027a6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80027aa:	6213      	str	r3, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 80027ac:	2320      	movs	r3, #32
 80027ae:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    huart->RxState = HAL_UART_STATE_READY;
 80027b2:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
    HAL_UARTEx_WakeupCallback(huart);
 80027b6:	4620      	mov	r0, r4
 80027b8:	f000 f80c 	bl	80027d4 <HAL_UARTEx_WakeupCallback>
    return;
 80027bc:	bd38      	pop	{r3, r4, r5, pc}
    UART_Transmit_IT(huart);
 80027be:	4620      	mov	r0, r4
 80027c0:	f7ff fed5 	bl	800256e <UART_Transmit_IT>
    return;
 80027c4:	bd38      	pop	{r3, r4, r5, pc}
    UART_EndTransmit_IT(huart);
 80027c6:	4620      	mov	r0, r4
 80027c8:	f7ff ff08 	bl	80025dc <UART_EndTransmit_IT>
    return;
 80027cc:	e7ea      	b.n	80027a4 <HAL_UART_IRQHandler+0x12c>
 80027ce:	bf00      	nop
 80027d0:	080020b7 	.word	0x080020b7

080027d4 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80027d4:	4770      	bx	lr
	...

080027d8 <CANreceive>:
		asm(" nop");
	}
}

void CANreceive() {
	USBtoCAN.CanRecID = RxHeader.StdId;
 80027d8:	4a0a      	ldr	r2, [pc, #40]	; (8002804 <CANreceive+0x2c>)
 80027da:	6811      	ldr	r1, [r2, #0]
 80027dc:	4b0a      	ldr	r3, [pc, #40]	; (8002808 <CANreceive+0x30>)
 80027de:	f883 1022 	strb.w	r1, [r3, #34]	; 0x22
	USBtoCAN.RecLength = RxHeader.DLC;
 80027e2:	7c10      	ldrb	r0, [r2, #16]
 80027e4:	f883 0021 	strb.w	r0, [r3, #33]	; 0x21
	uint8_t start = 2;
	for (int i = start; i < USBtoCAN.RecLength + start; i++) {
 80027e8:	2302      	movs	r3, #2
 80027ea:	e006      	b.n	80027fa <CANreceive+0x22>
		USBtoCAN.canData[i] = RxData[i - start];
 80027ec:	1e9a      	subs	r2, r3, #2
 80027ee:	4907      	ldr	r1, [pc, #28]	; (800280c <CANreceive+0x34>)
 80027f0:	5c89      	ldrb	r1, [r1, r2]
 80027f2:	4a05      	ldr	r2, [pc, #20]	; (8002808 <CANreceive+0x30>)
 80027f4:	441a      	add	r2, r3
 80027f6:	7411      	strb	r1, [r2, #16]
	for (int i = start; i < USBtoCAN.RecLength + start; i++) {
 80027f8:	3301      	adds	r3, #1
 80027fa:	1c82      	adds	r2, r0, #2
 80027fc:	4293      	cmp	r3, r2
 80027fe:	dbf5      	blt.n	80027ec <CANreceive+0x14>
	}
	asm(" nop");
 8002800:	bf00      	nop
 8002802:	4770      	bx	lr
 8002804:	20000138 	.word	0x20000138
 8002808:	20000060 	.word	0x20000060
 800280c:	20000118 	.word	0x20000118

08002810 <USBsend>:
void USBsend(uint8_t size) {
 8002810:	b508      	push	{r3, lr}
	HAL_UART_Transmit_IT(&huart3, USBtoCAN.canData, size);
 8002812:	4602      	mov	r2, r0
 8002814:	4902      	ldr	r1, [pc, #8]	; (8002820 <USBsend+0x10>)
 8002816:	4803      	ldr	r0, [pc, #12]	; (8002824 <USBsend+0x14>)
 8002818:	f7ff fbdd 	bl	8001fd6 <HAL_UART_Transmit_IT>
 800281c:	bd08      	pop	{r3, pc}
 800281e:	bf00      	nop
 8002820:	20000070 	.word	0x20000070
 8002824:	200001e0 	.word	0x200001e0

08002828 <USBreceive>:
void USBreceive(uint8_t size) {
 8002828:	b508      	push	{r3, lr}
	HAL_UART_Receive_IT(&huart3, UartRecBuffer, size);
 800282a:	4602      	mov	r2, r0
 800282c:	4902      	ldr	r1, [pc, #8]	; (8002838 <USBreceive+0x10>)
 800282e:	4803      	ldr	r0, [pc, #12]	; (800283c <USBreceive+0x14>)
 8002830:	f7ff fbf7 	bl	8002022 <HAL_UART_Receive_IT>
	asm(" nop");
 8002834:	bf00      	nop
 8002836:	bd08      	pop	{r3, pc}
 8002838:	2000003c 	.word	0x2000003c
 800283c:	200001e0 	.word	0x200001e0

08002840 <CANsend>:
void CANsend() {
 8002840:	b508      	push	{r3, lr}
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, USBtoCAN.canData, &TxMailbox)
 8002842:	4b04      	ldr	r3, [pc, #16]	; (8002854 <CANsend+0x14>)
 8002844:	4a04      	ldr	r2, [pc, #16]	; (8002858 <CANsend+0x18>)
 8002846:	4905      	ldr	r1, [pc, #20]	; (800285c <CANsend+0x1c>)
 8002848:	4805      	ldr	r0, [pc, #20]	; (8002860 <CANsend+0x20>)
 800284a:	f7fd fe9e 	bl	800058a <HAL_CAN_AddTxMessage>
 800284e:	b100      	cbz	r0, 8002852 <CANsend+0x12>
		asm(" nop");
 8002850:	bf00      	nop
 8002852:	bd08      	pop	{r3, pc}
 8002854:	20000114 	.word	0x20000114
 8002858:	20000070 	.word	0x20000070
 800285c:	20000120 	.word	0x20000120
 8002860:	200000e0 	.word	0x200000e0

08002864 <InitUSBtoCAN>:
void InitUSBtoCAN() {
 8002864:	b510      	push	{r4, lr}
	USBtoCAN.UsbSend = &USBsend;
 8002866:	4b0b      	ldr	r3, [pc, #44]	; (8002894 <InitUSBtoCAN+0x30>)
 8002868:	4a0b      	ldr	r2, [pc, #44]	; (8002898 <InitUSBtoCAN+0x34>)
 800286a:	62da      	str	r2, [r3, #44]	; 0x2c
	USBtoCAN.UsbReceive = &USBreceive;
 800286c:	4a0b      	ldr	r2, [pc, #44]	; (800289c <InitUSBtoCAN+0x38>)
 800286e:	631a      	str	r2, [r3, #48]	; 0x30
	USBtoCAN.CanSend = &CANsend;
 8002870:	4a0b      	ldr	r2, [pc, #44]	; (80028a0 <InitUSBtoCAN+0x3c>)
 8002872:	635a      	str	r2, [r3, #52]	; 0x34
	USBtoCAN.CanReceive = &CANreceive;
 8002874:	4a0b      	ldr	r2, [pc, #44]	; (80028a4 <InitUSBtoCAN+0x40>)
 8002876:	639a      	str	r2, [r3, #56]	; 0x38
	USBtoCAN.CanRecID = 0;
 8002878:	2400      	movs	r4, #0
 800287a:	f883 4022 	strb.w	r4, [r3, #34]	; 0x22
	USBtoCAN.DataLength = 0;
 800287e:	f883 4020 	strb.w	r4, [r3, #32]
	canSetup(8);
 8002882:	2008      	movs	r0, #8
 8002884:	f000 f9c4 	bl	8002c10 <canSetup>
	TxHeader.StdId = 0;
 8002888:	4b07      	ldr	r3, [pc, #28]	; (80028a8 <InitUSBtoCAN+0x44>)
 800288a:	601c      	str	r4, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim6);
 800288c:	4807      	ldr	r0, [pc, #28]	; (80028ac <InitUSBtoCAN+0x48>)
 800288e:	f7ff fa11 	bl	8001cb4 <HAL_TIM_Base_Start_IT>
 8002892:	bd10      	pop	{r4, pc}
 8002894:	20000060 	.word	0x20000060
 8002898:	08002811 	.word	0x08002811
 800289c:	08002829 	.word	0x08002829
 80028a0:	08002841 	.word	0x08002841
 80028a4:	080027d9 	.word	0x080027d9
 80028a8:	20000120 	.word	0x20000120
 80028ac:	200001a0 	.word	0x200001a0

080028b0 <checkPacket>:
	startFound = 1;
 80028b0:	2201      	movs	r2, #1
 80028b2:	4b24      	ldr	r3, [pc, #144]	; (8002944 <checkPacket+0x94>)
 80028b4:	701a      	strb	r2, [r3, #0]
	if (RecFIFO[fifoCounter - 1] == ENDFLAG) {
 80028b6:	4b24      	ldr	r3, [pc, #144]	; (8002948 <checkPacket+0x98>)
 80028b8:	7819      	ldrb	r1, [r3, #0]
 80028ba:	1e4b      	subs	r3, r1, #1
 80028bc:	4a23      	ldr	r2, [pc, #140]	; (800294c <checkPacket+0x9c>)
 80028be:	5cd3      	ldrb	r3, [r2, r3]
 80028c0:	2bc1      	cmp	r3, #193	; 0xc1
 80028c2:	d003      	beq.n	80028cc <checkPacket+0x1c>
	startFound = 0;
 80028c4:	2200      	movs	r2, #0
 80028c6:	4b1f      	ldr	r3, [pc, #124]	; (8002944 <checkPacket+0x94>)
 80028c8:	701a      	strb	r2, [r3, #0]
 80028ca:	4770      	bx	lr
void checkPacket() {
 80028cc:	b082      	sub	sp, #8
		uint8_t endFlagPtr = fifoCounter - 1;
 80028ce:	3901      	subs	r1, #1
 80028d0:	b2c9      	uxtb	r1, r1
		volatile uint8_t distanceFromStart = 0;
 80028d2:	2300      	movs	r3, #0
 80028d4:	f88d 3007 	strb.w	r3, [sp, #7]
		uint8_t endFlagPtr = fifoCounter - 1;
 80028d8:	460a      	mov	r2, r1
		while (RecFIFO[endFlagPtr] != STARTFLAG) {
 80028da:	e001      	b.n	80028e0 <checkPacket+0x30>
			endFlagPtr--;
 80028dc:	3a01      	subs	r2, #1
 80028de:	b2d2      	uxtb	r2, r2
		while (RecFIFO[endFlagPtr] != STARTFLAG) {
 80028e0:	4b1a      	ldr	r3, [pc, #104]	; (800294c <checkPacket+0x9c>)
 80028e2:	5c9b      	ldrb	r3, [r3, r2]
 80028e4:	2bc0      	cmp	r3, #192	; 0xc0
 80028e6:	d00e      	beq.n	8002906 <checkPacket+0x56>
			distanceFromStart++;
 80028e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80028ec:	3301      	adds	r3, #1
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	f88d 3007 	strb.w	r3, [sp, #7]
			if (distanceFromStart > PACKET_MAX_SIZE) {
 80028f4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b0c      	cmp	r3, #12
 80028fc:	d9ee      	bls.n	80028dc <checkPacket+0x2c>
				startFound = 0;
 80028fe:	2000      	movs	r0, #0
 8002900:	4b10      	ldr	r3, [pc, #64]	; (8002944 <checkPacket+0x94>)
 8002902:	7018      	strb	r0, [r3, #0]
 8002904:	e7ea      	b.n	80028dc <checkPacket+0x2c>
		if (startFound) {
 8002906:	4b0f      	ldr	r3, [pc, #60]	; (8002944 <checkPacket+0x94>)
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	b1ab      	cbz	r3, 8002938 <checkPacket+0x88>
 800290c:	2200      	movs	r2, #0
 800290e:	e00b      	b.n	8002928 <checkPacket+0x78>
				uint8_t distanceFromEnd = (distanceFromStart - i);
 8002910:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002914:	b2d0      	uxtb	r0, r2
 8002916:	1a1b      	subs	r3, r3, r0
 8002918:	b2db      	uxtb	r3, r3
						& (FIFO_SIZE - 1)];
 800291a:	1acb      	subs	r3, r1, r3
 800291c:	b2db      	uxtb	r3, r3
				USBtoCAN.usbData[i] = RecFIFO[((endFlagPtr) - distanceFromEnd)
 800291e:	480b      	ldr	r0, [pc, #44]	; (800294c <checkPacket+0x9c>)
 8002920:	5cc0      	ldrb	r0, [r0, r3]
 8002922:	4b0b      	ldr	r3, [pc, #44]	; (8002950 <checkPacket+0xa0>)
 8002924:	5498      	strb	r0, [r3, r2]
			for (int i = 0; i <= distanceFromStart; i++) {
 8002926:	3201      	adds	r2, #1
 8002928:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800292c:	b2db      	uxtb	r3, r3
 800292e:	429a      	cmp	r2, r3
 8002930:	ddee      	ble.n	8002910 <checkPacket+0x60>
			packetReady = 1;
 8002932:	2201      	movs	r2, #1
 8002934:	4b07      	ldr	r3, [pc, #28]	; (8002954 <checkPacket+0xa4>)
 8002936:	701a      	strb	r2, [r3, #0]
	startFound = 0;
 8002938:	2200      	movs	r2, #0
 800293a:	4b02      	ldr	r3, [pc, #8]	; (8002944 <checkPacket+0x94>)
 800293c:	701a      	strb	r2, [r3, #0]
}
 800293e:	b002      	add	sp, #8
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	200000a8 	.word	0x200000a8
 8002948:	2000002e 	.word	0x2000002e
 800294c:	20000250 	.word	0x20000250
 8002950:	20000060 	.word	0x20000060
 8002954:	2000002c 	.word	0x2000002c

08002958 <DecodeHeader>:
void DecodeHeader() {
 8002958:	b4f0      	push	{r4, r5, r6, r7}
	uint8_t SendID = USBtoCAN.usbData[2];
 800295a:	4b33      	ldr	r3, [pc, #204]	; (8002a28 <DecodeHeader+0xd0>)
 800295c:	789d      	ldrb	r5, [r3, #2]
	uint8_t HeaderControlByte = USBtoCAN.usbData[1];
 800295e:	785a      	ldrb	r2, [r3, #1]
	USBtoCAN.DataLength = ((0x07) & HeaderControlByte) + 1;
 8002960:	f002 0407 	and.w	r4, r2, #7
 8002964:	3401      	adds	r4, #1
 8002966:	f883 4020 	strb.w	r4, [r3, #32]
	USBtoCAN.checksum16 = ((0x78) & HeaderControlByte) >> 3;
 800296a:	f3c2 01c3 	ubfx	r1, r2, #3, #4
 800296e:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
	USBtoCAN.usbData[1] = ~(0x78) & USBtoCAN.usbData[1];
 8002972:	f002 0187 	and.w	r1, r2, #135	; 0x87
 8002976:	7059      	strb	r1, [r3, #1]
	if (USBtoCAN.DataLength > 2) {
 8002978:	2c02      	cmp	r4, #2
 800297a:	d900      	bls.n	800297e <DecodeHeader+0x26>
		asm(" nop");
 800297c:	bf00      	nop
	if (HeaderControlByte & BIT7) {
 800297e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002982:	d10d      	bne.n	80029a0 <DecodeHeader+0x48>
		USBtoCAN.R_nT = TRANSMIT;
 8002984:	2202      	movs	r2, #2
 8002986:	4b28      	ldr	r3, [pc, #160]	; (8002a28 <DecodeHeader+0xd0>)
 8002988:	625a      	str	r2, [r3, #36]	; 0x24
	checksumCheck = 0;
 800298a:	2000      	movs	r0, #0
 800298c:	2100      	movs	r1, #0
 800298e:	4b27      	ldr	r3, [pc, #156]	; (8002a2c <DecodeHeader+0xd4>)
 8002990:	e9c3 0100 	strd	r0, r1, [r3]
	if (USBtoCAN.R_nT == TRANSMIT) {
 8002994:	4b24      	ldr	r3, [pc, #144]	; (8002a28 <DecodeHeader+0xd0>)
 8002996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002998:	2b02      	cmp	r3, #2
 800299a:	d014      	beq.n	80029c6 <DecodeHeader+0x6e>
 800299c:	2300      	movs	r3, #0
 800299e:	e01f      	b.n	80029e0 <DecodeHeader+0x88>
		USBtoCAN.R_nT = RECEIVE;
 80029a0:	2201      	movs	r2, #1
 80029a2:	4b21      	ldr	r3, [pc, #132]	; (8002a28 <DecodeHeader+0xd0>)
 80029a4:	625a      	str	r2, [r3, #36]	; 0x24
 80029a6:	e7f0      	b.n	800298a <DecodeHeader+0x32>
			checksumCheck += USBtoCAN.usbData[i];
 80029a8:	4a1f      	ldr	r2, [pc, #124]	; (8002a28 <DecodeHeader+0xd0>)
 80029aa:	5cd0      	ldrb	r0, [r2, r3]
 80029ac:	2100      	movs	r1, #0
 80029ae:	4a1f      	ldr	r2, [pc, #124]	; (8002a2c <DecodeHeader+0xd4>)
 80029b0:	e9d2 6700 	ldrd	r6, r7, [r2]
 80029b4:	1980      	adds	r0, r0, r6
 80029b6:	4179      	adcs	r1, r7
 80029b8:	e9c2 0100 	strd	r0, r1, [r2]
		for (int i = 0; i < USBtoCAN.DataLength + 4; i++) {
 80029bc:	3301      	adds	r3, #1
 80029be:	1d22      	adds	r2, r4, #4
 80029c0:	4293      	cmp	r3, r2
 80029c2:	dbf1      	blt.n	80029a8 <DecodeHeader+0x50>
 80029c4:	e00e      	b.n	80029e4 <DecodeHeader+0x8c>
 80029c6:	2300      	movs	r3, #0
 80029c8:	e7f9      	b.n	80029be <DecodeHeader+0x66>
			checksumCheck += USBtoCAN.usbData[i];
 80029ca:	4a17      	ldr	r2, [pc, #92]	; (8002a28 <DecodeHeader+0xd0>)
 80029cc:	5cd0      	ldrb	r0, [r2, r3]
 80029ce:	2100      	movs	r1, #0
 80029d0:	4a16      	ldr	r2, [pc, #88]	; (8002a2c <DecodeHeader+0xd4>)
 80029d2:	e9d2 6700 	ldrd	r6, r7, [r2]
 80029d6:	1980      	adds	r0, r0, r6
 80029d8:	4179      	adcs	r1, r7
 80029da:	e9c2 0100 	strd	r0, r1, [r2]
		for (int i = 0; i < 4; i++) {
 80029de:	3301      	adds	r3, #1
 80029e0:	2b03      	cmp	r3, #3
 80029e2:	ddf2      	ble.n	80029ca <DecodeHeader+0x72>
	checksumCheck = checksumCheck % 16;
 80029e4:	4b11      	ldr	r3, [pc, #68]	; (8002a2c <DecodeHeader+0xd4>)
 80029e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029ea:	f000 000f 	and.w	r0, r0, #15
 80029ee:	2100      	movs	r1, #0
 80029f0:	e9c3 0100 	strd	r0, r1, [r3]
	if (checksumCheck == USBtoCAN.checksum16) {
 80029f4:	4a0c      	ldr	r2, [pc, #48]	; (8002a28 <DecodeHeader+0xd0>)
 80029f6:	f892 0023 	ldrb.w	r0, [r2, #35]	; 0x23
 80029fa:	2100      	movs	r1, #0
 80029fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a00:	4299      	cmp	r1, r3
 8002a02:	bf08      	it	eq
 8002a04:	4290      	cmpeq	r0, r2
 8002a06:	d004      	beq.n	8002a12 <DecodeHeader+0xba>
		USBtoCAN.R_nT = RESET;
 8002a08:	2200      	movs	r2, #0
 8002a0a:	4b07      	ldr	r3, [pc, #28]	; (8002a28 <DecodeHeader+0xd0>)
 8002a0c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002a0e:	bcf0      	pop	{r4, r5, r6, r7}
 8002a10:	4770      	bx	lr
		if ((USBtoCAN.R_nT == TRANSMIT)) {
 8002a12:	4b05      	ldr	r3, [pc, #20]	; (8002a28 <DecodeHeader+0xd0>)
 8002a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d1f9      	bne.n	8002a0e <DecodeHeader+0xb6>
			TxHeader.StdId = SendID;	//changing send ID
 8002a1a:	4b05      	ldr	r3, [pc, #20]	; (8002a30 <DecodeHeader+0xd8>)
 8002a1c:	601d      	str	r5, [r3, #0]
			TxHeader.DLC = USBtoCAN.DataLength;	//changing send length
 8002a1e:	4a02      	ldr	r2, [pc, #8]	; (8002a28 <DecodeHeader+0xd0>)
 8002a20:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002a24:	611a      	str	r2, [r3, #16]
 8002a26:	e7f2      	b.n	8002a0e <DecodeHeader+0xb6>
 8002a28:	20000060 	.word	0x20000060
 8002a2c:	20000050 	.word	0x20000050
 8002a30:	20000120 	.word	0x20000120

08002a34 <SendUsbDataToP1_CAN>:
void SendUsbDataToP1_CAN() {
 8002a34:	b508      	push	{r3, lr}
	for (int i = 0; i < USBtoCAN.DataLength; i++) {
 8002a36:	2300      	movs	r3, #0
 8002a38:	e005      	b.n	8002a46 <SendUsbDataToP1_CAN+0x12>
		USBtoCAN.canData[i] = USBtoCAN.usbData[i + 3];
 8002a3a:	1cd9      	adds	r1, r3, #3
 8002a3c:	4a06      	ldr	r2, [pc, #24]	; (8002a58 <SendUsbDataToP1_CAN+0x24>)
 8002a3e:	5c51      	ldrb	r1, [r2, r1]
 8002a40:	441a      	add	r2, r3
 8002a42:	7411      	strb	r1, [r2, #16]
	for (int i = 0; i < USBtoCAN.DataLength; i++) {
 8002a44:	3301      	adds	r3, #1
 8002a46:	4a04      	ldr	r2, [pc, #16]	; (8002a58 <SendUsbDataToP1_CAN+0x24>)
 8002a48:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	dbf4      	blt.n	8002a3a <SendUsbDataToP1_CAN+0x6>
	CANsend();
 8002a50:	f7ff fef6 	bl	8002840 <CANsend>
 8002a54:	bd08      	pop	{r3, pc}
 8002a56:	bf00      	nop
 8002a58:	20000060 	.word	0x20000060

08002a5c <RecCanDataFromP1>:
void RecCanDataFromP1() {
 8002a5c:	b508      	push	{r3, lr}
	CANreceive();	//USBtoCAN.Data <- Can Receive Buffer
 8002a5e:	f7ff febb 	bl	80027d8 <CANreceive>
 8002a62:	bd08      	pop	{r3, pc}

08002a64 <SendCanDataToP0_USB>:
void SendCanDataToP0_USB() {
 8002a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	checksum = 0;
 8002a66:	2000      	movs	r0, #0
 8002a68:	2100      	movs	r1, #0
 8002a6a:	4b1c      	ldr	r3, [pc, #112]	; (8002adc <SendCanDataToP0_USB+0x78>)
 8002a6c:	e9c3 0100 	strd	r0, r1, [r3]
	USBtoCAN.canData[0] = STARTFLAG;
 8002a70:	4b1b      	ldr	r3, [pc, #108]	; (8002ae0 <SendCanDataToP0_USB+0x7c>)
 8002a72:	22c0      	movs	r2, #192	; 0xc0
 8002a74:	741a      	strb	r2, [r3, #16]
	USBtoCAN.canData[1] = USBtoCAN.CanRecID;
 8002a76:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8002a7a:	745a      	strb	r2, [r3, #17]
	USBtoCAN.canData[USBtoCAN.RecLength + 3] = ENDFLAG;
 8002a7c:	f893 0021 	ldrb.w	r0, [r3, #33]	; 0x21
 8002a80:	4601      	mov	r1, r0
 8002a82:	1cc2      	adds	r2, r0, #3
 8002a84:	4413      	add	r3, r2
 8002a86:	22c1      	movs	r2, #193	; 0xc1
 8002a88:	741a      	strb	r2, [r3, #16]
	for (int i = 0; i < USBtoCAN.RecLength + 4; i++) {
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	e000      	b.n	8002a90 <SendCanDataToP0_USB+0x2c>
 8002a8e:	3301      	adds	r3, #1
 8002a90:	1d0a      	adds	r2, r1, #4
 8002a92:	4293      	cmp	r3, r2
 8002a94:	da0e      	bge.n	8002ab4 <SendCanDataToP0_USB+0x50>
		if (i != USBtoCAN.RecLength + 2) {
 8002a96:	1c8a      	adds	r2, r1, #2
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d0f8      	beq.n	8002a8e <SendCanDataToP0_USB+0x2a>
			checksum += USBtoCAN.canData[i];
 8002a9c:	4a10      	ldr	r2, [pc, #64]	; (8002ae0 <SendCanDataToP0_USB+0x7c>)
 8002a9e:	441a      	add	r2, r3
 8002aa0:	7c14      	ldrb	r4, [r2, #16]
 8002aa2:	2500      	movs	r5, #0
 8002aa4:	4a0d      	ldr	r2, [pc, #52]	; (8002adc <SendCanDataToP0_USB+0x78>)
 8002aa6:	e9d2 6700 	ldrd	r6, r7, [r2]
 8002aaa:	19a4      	adds	r4, r4, r6
 8002aac:	417d      	adcs	r5, r7
 8002aae:	e9c2 4500 	strd	r4, r5, [r2]
 8002ab2:	e7ec      	b.n	8002a8e <SendCanDataToP0_USB+0x2a>
	checksum = checksum % 16;
 8002ab4:	4a09      	ldr	r2, [pc, #36]	; (8002adc <SendCanDataToP0_USB+0x78>)
 8002ab6:	e9d2 4500 	ldrd	r4, r5, [r2]
 8002aba:	f004 040f 	and.w	r4, r4, #15
 8002abe:	2500      	movs	r5, #0
 8002ac0:	e9c2 4500 	strd	r4, r5, [r2]
	USBtoCAN.canData[USBtoCAN.RecLength + 2] = checksum;
 8002ac4:	1c83      	adds	r3, r0, #2
 8002ac6:	e9d2 4500 	ldrd	r4, r5, [r2]
 8002aca:	4a05      	ldr	r2, [pc, #20]	; (8002ae0 <SendCanDataToP0_USB+0x7c>)
 8002acc:	4413      	add	r3, r2
 8002ace:	741c      	strb	r4, [r3, #16]
	USBtoCAN.UsbSend(USBtoCAN.RecLength + 4);
 8002ad0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002ad2:	3004      	adds	r0, #4
 8002ad4:	b2c0      	uxtb	r0, r0
 8002ad6:	4798      	blx	r3
 8002ad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ada:	bf00      	nop
 8002adc:	200000b0 	.word	0x200000b0
 8002ae0:	20000060 	.word	0x20000060

08002ae4 <USBtoCAN_RUN>:
void USBtoCAN_RUN() {
 8002ae4:	b508      	push	{r3, lr}
	if (uartReceived) {
 8002ae6:	4b14      	ldr	r3, [pc, #80]	; (8002b38 <USBtoCAN_RUN+0x54>)
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	b953      	cbnz	r3, 8002b02 <USBtoCAN_RUN+0x1e>
	if (packetReady) {
 8002aec:	4b13      	ldr	r3, [pc, #76]	; (8002b3c <USBtoCAN_RUN+0x58>)
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	b96b      	cbnz	r3, 8002b0e <USBtoCAN_RUN+0x2a>
	if (canReceived) {
 8002af2:	4b13      	ldr	r3, [pc, #76]	; (8002b40 <USBtoCAN_RUN+0x5c>)
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	b983      	cbnz	r3, 8002b1a <USBtoCAN_RUN+0x36>
	if (USBtoCAN.R_nT == TRANSMIT) {
 8002af8:	4b12      	ldr	r3, [pc, #72]	; (8002b44 <USBtoCAN_RUN+0x60>)
 8002afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d014      	beq.n	8002b2a <USBtoCAN_RUN+0x46>
 8002b00:	bd08      	pop	{r3, pc}
		checkPacket();
 8002b02:	f7ff fed5 	bl	80028b0 <checkPacket>
		uartReceived = 0;
 8002b06:	2200      	movs	r2, #0
 8002b08:	4b0b      	ldr	r3, [pc, #44]	; (8002b38 <USBtoCAN_RUN+0x54>)
 8002b0a:	701a      	strb	r2, [r3, #0]
 8002b0c:	e7ee      	b.n	8002aec <USBtoCAN_RUN+0x8>
		DecodeHeader();
 8002b0e:	f7ff ff23 	bl	8002958 <DecodeHeader>
		packetReady = 0;
 8002b12:	2200      	movs	r2, #0
 8002b14:	4b09      	ldr	r3, [pc, #36]	; (8002b3c <USBtoCAN_RUN+0x58>)
 8002b16:	701a      	strb	r2, [r3, #0]
 8002b18:	e7eb      	b.n	8002af2 <USBtoCAN_RUN+0xe>
		RecCanDataFromP1();
 8002b1a:	f7ff ff9f 	bl	8002a5c <RecCanDataFromP1>
		SendCanDataToP0_USB();
 8002b1e:	f7ff ffa1 	bl	8002a64 <SendCanDataToP0_USB>
		canReceived = 0;
 8002b22:	2200      	movs	r2, #0
 8002b24:	4b06      	ldr	r3, [pc, #24]	; (8002b40 <USBtoCAN_RUN+0x5c>)
 8002b26:	701a      	strb	r2, [r3, #0]
 8002b28:	e7e6      	b.n	8002af8 <USBtoCAN_RUN+0x14>
		SendUsbDataToP1_CAN();
 8002b2a:	f7ff ff83 	bl	8002a34 <SendUsbDataToP1_CAN>
		USBtoCAN.R_nT = 0;
 8002b2e:	2200      	movs	r2, #0
 8002b30:	4b04      	ldr	r3, [pc, #16]	; (8002b44 <USBtoCAN_RUN+0x60>)
 8002b32:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002b34:	e7e4      	b.n	8002b00 <USBtoCAN_RUN+0x1c>
 8002b36:	bf00      	nop
 8002b38:	20000350 	.word	0x20000350
 8002b3c:	2000002c 	.word	0x2000002c
 8002b40:	2000002d 	.word	0x2000002d
 8002b44:	20000060 	.word	0x20000060

08002b48 <MX_CAN_Init>:
/* USER CODE END 0 */

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void) {
 8002b48:	b508      	push	{r3, lr}

	hcan.Instance = CAN;
 8002b4a:	480d      	ldr	r0, [pc, #52]	; (8002b80 <MX_CAN_Init+0x38>)
 8002b4c:	4b0d      	ldr	r3, [pc, #52]	; (8002b84 <MX_CAN_Init+0x3c>)
 8002b4e:	6003      	str	r3, [r0, #0]
	hcan.Init.Prescaler = 40;
 8002b50:	2328      	movs	r3, #40	; 0x28
 8002b52:	6043      	str	r3, [r0, #4]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 8002b54:	2300      	movs	r3, #0
 8002b56:	6083      	str	r3, [r0, #8]
	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002b58:	60c3      	str	r3, [r0, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8002b5a:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8002b5e:	6102      	str	r2, [r0, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002b60:	6143      	str	r3, [r0, #20]
	hcan.Init.TimeTriggeredMode = DISABLE;
 8002b62:	7603      	strb	r3, [r0, #24]
	hcan.Init.AutoBusOff = ENABLE;
 8002b64:	2201      	movs	r2, #1
 8002b66:	7642      	strb	r2, [r0, #25]
	hcan.Init.AutoWakeUp = ENABLE;
 8002b68:	7682      	strb	r2, [r0, #26]
	hcan.Init.AutoRetransmission = ENABLE;
 8002b6a:	76c2      	strb	r2, [r0, #27]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 8002b6c:	7703      	strb	r3, [r0, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 8002b6e:	7743      	strb	r3, [r0, #29]
	if (HAL_CAN_Init(&hcan) != HAL_OK) {
 8002b70:	f7fd fb88 	bl	8000284 <HAL_CAN_Init>
 8002b74:	b900      	cbnz	r0, 8002b78 <MX_CAN_Init+0x30>
 8002b76:	bd08      	pop	{r3, pc}
		Error_Handler();
 8002b78:	f000 f9e4 	bl	8002f44 <Error_Handler>
	}

}
 8002b7c:	e7fb      	b.n	8002b76 <MX_CAN_Init+0x2e>
 8002b7e:	bf00      	nop
 8002b80:	200000e0 	.word	0x200000e0
 8002b84:	40006400 	.word	0x40006400

08002b88 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle) {
 8002b88:	b510      	push	{r4, lr}
 8002b8a:	b088      	sub	sp, #32

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	9303      	str	r3, [sp, #12]
 8002b90:	9304      	str	r3, [sp, #16]
 8002b92:	9305      	str	r3, [sp, #20]
 8002b94:	9306      	str	r3, [sp, #24]
 8002b96:	9307      	str	r3, [sp, #28]
	if (canHandle->Instance == CAN) {
 8002b98:	6802      	ldr	r2, [r0, #0]
 8002b9a:	4b1c      	ldr	r3, [pc, #112]	; (8002c0c <HAL_CAN_MspInit+0x84>)
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d001      	beq.n	8002ba4 <HAL_CAN_MspInit+0x1c>
		HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
		/* USER CODE BEGIN CAN_MspInit 1 */

		/* USER CODE END CAN_MspInit 1 */
	}
}
 8002ba0:	b008      	add	sp, #32
 8002ba2:	bd10      	pop	{r4, pc}
		__HAL_RCC_CAN1_CLK_ENABLE()
 8002ba4:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8002ba8:	69da      	ldr	r2, [r3, #28]
 8002baa:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002bae:	61da      	str	r2, [r3, #28]
 8002bb0:	69da      	ldr	r2, [r3, #28]
 8002bb2:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8002bb6:	9201      	str	r2, [sp, #4]
 8002bb8:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOA_CLK_ENABLE()
 8002bba:	695a      	ldr	r2, [r3, #20]
 8002bbc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002bc0:	615a      	str	r2, [r3, #20]
 8002bc2:	695b      	ldr	r3, [r3, #20]
 8002bc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bc8:	9302      	str	r3, [sp, #8]
 8002bca:	9b02      	ldr	r3, [sp, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 8002bcc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002bd0:	9303      	str	r3, [sp, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd2:	2402      	movs	r4, #2
 8002bd4:	9404      	str	r4, [sp, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8002bda:	2309      	movs	r3, #9
 8002bdc:	9307      	str	r3, [sp, #28]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bde:	a903      	add	r1, sp, #12
 8002be0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002be4:	f7fd ffb6 	bl	8000b54 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(USB_HP_CAN_TX_IRQn, 2, 0);
 8002be8:	2200      	movs	r2, #0
 8002bea:	4621      	mov	r1, r4
 8002bec:	2013      	movs	r0, #19
 8002bee:	f7fd ff37 	bl	8000a60 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USB_HP_CAN_TX_IRQn);
 8002bf2:	2013      	movs	r0, #19
 8002bf4:	f7fd ff66 	bl	8000ac4 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 1, 0);
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	2014      	movs	r0, #20
 8002bfe:	f7fd ff2f 	bl	8000a60 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8002c02:	2014      	movs	r0, #20
 8002c04:	f7fd ff5e 	bl	8000ac4 <HAL_NVIC_EnableIRQ>
}
 8002c08:	e7ca      	b.n	8002ba0 <HAL_CAN_MspInit+0x18>
 8002c0a:	bf00      	nop
 8002c0c:	40006400 	.word	0x40006400

08002c10 <canSetup>:
		/* USER CODE END CAN_MspDeInit 1 */
	}
}

/* USER CODE BEGIN 1 */
void canSetup(uint8_t dataLength) {
 8002c10:	b510      	push	{r4, lr}
 8002c12:	4604      	mov	r4, r0
	if (HAL_CAN_Stop(&hcan) != HAL_OK) {
 8002c14:	4819      	ldr	r0, [pc, #100]	; (8002c7c <canSetup+0x6c>)
 8002c16:	f7fd fc87 	bl	8000528 <HAL_CAN_Stop>
 8002c1a:	bb10      	cbnz	r0, 8002c62 <canSetup+0x52>
		/* Start Error */
		Error_Handler();
	}

	/*##-2- Configure the CAN Filter ###########################################*/
	sFilterConfig.FilterBank = 0;
 8002c1c:	4918      	ldr	r1, [pc, #96]	; (8002c80 <canSetup+0x70>)
 8002c1e:	2300      	movs	r3, #0
 8002c20:	614b      	str	r3, [r1, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002c22:	618b      	str	r3, [r1, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002c24:	2201      	movs	r2, #1
 8002c26:	61ca      	str	r2, [r1, #28]
	sFilterConfig.FilterIdHigh = 0;
 8002c28:	600b      	str	r3, [r1, #0]
	sFilterConfig.FilterIdLow = 0;
 8002c2a:	604b      	str	r3, [r1, #4]
	sFilterConfig.FilterMaskIdHigh = 0;
 8002c2c:	608b      	str	r3, [r1, #8]
	sFilterConfig.FilterMaskIdLow = 0;
 8002c2e:	60cb      	str	r3, [r1, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002c30:	610b      	str	r3, [r1, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8002c32:	620a      	str	r2, [r1, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8002c34:	230e      	movs	r3, #14
 8002c36:	624b      	str	r3, [r1, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK) {
 8002c38:	4810      	ldr	r0, [pc, #64]	; (8002c7c <canSetup+0x6c>)
 8002c3a:	f7fd fbc9 	bl	80003d0 <HAL_CAN_ConfigFilter>
 8002c3e:	b998      	cbnz	r0, 8002c68 <canSetup+0x58>
		/* Filter configuration Error */
		Error_Handler();
	}

	/*##-3- Start the CAN peripheral ###########################################*/
	if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8002c40:	480e      	ldr	r0, [pc, #56]	; (8002c7c <canSetup+0x6c>)
 8002c42:	f7fd fc43 	bl	80004cc <HAL_CAN_Start>
 8002c46:	b990      	cbnz	r0, 8002c6e <canSetup+0x5e>
		/* Start Error */
		Error_Handler();
	}

	/*##-4- Activate CAN RX notification #######################################*/
	if (HAL_CAN_ActivateNotification(&hcan,
 8002c48:	2103      	movs	r1, #3
 8002c4a:	480c      	ldr	r0, [pc, #48]	; (8002c7c <canSetup+0x6c>)
 8002c4c:	f7fd fdac 	bl	80007a8 <HAL_CAN_ActivateNotification>
 8002c50:	b980      	cbnz	r0, 8002c74 <canSetup+0x64>
		/* Notification Error */
		Error_Handler();
	}

	/*##-5- Configure Transmission process #####################################*/
	TxHeader.ExtId = 0x00;
 8002c52:	4b0c      	ldr	r3, [pc, #48]	; (8002c84 <canSetup+0x74>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	605a      	str	r2, [r3, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 8002c58:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 8002c5a:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = dataLength;
 8002c5c:	611c      	str	r4, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8002c5e:	751a      	strb	r2, [r3, #20]
 8002c60:	bd10      	pop	{r4, pc}
		Error_Handler();
 8002c62:	f000 f96f 	bl	8002f44 <Error_Handler>
 8002c66:	e7d9      	b.n	8002c1c <canSetup+0xc>
		Error_Handler();
 8002c68:	f000 f96c 	bl	8002f44 <Error_Handler>
 8002c6c:	e7e8      	b.n	8002c40 <canSetup+0x30>
		Error_Handler();
 8002c6e:	f000 f969 	bl	8002f44 <Error_Handler>
 8002c72:	e7e9      	b.n	8002c48 <canSetup+0x38>
		Error_Handler();
 8002c74:	f000 f966 	bl	8002f44 <Error_Handler>
 8002c78:	e7eb      	b.n	8002c52 <canSetup+0x42>
 8002c7a:	bf00      	nop
 8002c7c:	200000e0 	.word	0x200000e0
 8002c80:	200000b8 	.word	0x200000b8
 8002c84:	20000120 	.word	0x20000120

08002c88 <HAL_CAN_TxMailbox0CompleteCallback>:
}

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
	asm(" nop");
 8002c88:	bf00      	nop
 8002c8a:	4770      	bx	lr

08002c8c <HAL_CAN_RxFifo0MsgPendingCallback>:
}
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8002c8c:	b508      	push	{r3, lr}
	asm(" nop");
 8002c8e:	bf00      	nop
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 8002c90:	4b06      	ldr	r3, [pc, #24]	; (8002cac <HAL_CAN_RxFifo0MsgPendingCallback+0x20>)
 8002c92:	4a07      	ldr	r2, [pc, #28]	; (8002cb0 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 8002c94:	2100      	movs	r1, #0
 8002c96:	f7fd fced 	bl	8000674 <HAL_CAN_GetRxMessage>
 8002c9a:	b918      	cbnz	r0, 8002ca4 <HAL_CAN_RxFifo0MsgPendingCallback+0x18>
		/* Reception Error */
		Error_Handler();
	} else {
		canReceived = 1;
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	4b05      	ldr	r3, [pc, #20]	; (8002cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8002ca0:	701a      	strb	r2, [r3, #0]
 8002ca2:	bd08      	pop	{r3, pc}
		Error_Handler();
 8002ca4:	f000 f94e 	bl	8002f44 <Error_Handler>
 8002ca8:	bd08      	pop	{r3, pc}
 8002caa:	bf00      	nop
 8002cac:	20000118 	.word	0x20000118
 8002cb0:	20000138 	.word	0x20000138
 8002cb4:	2000002d 	.word	0x2000002d

08002cb8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8002cb8:	b530      	push	{r4, r5, lr}
 8002cba:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cbc:	2400      	movs	r4, #0
 8002cbe:	9403      	str	r4, [sp, #12]
 8002cc0:	9404      	str	r4, [sp, #16]
 8002cc2:	9405      	str	r4, [sp, #20]
 8002cc4:	9406      	str	r4, [sp, #24]
 8002cc6:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002cc8:	4b17      	ldr	r3, [pc, #92]	; (8002d28 <MX_GPIO_Init+0x70>)
 8002cca:	695a      	ldr	r2, [r3, #20]
 8002ccc:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002cd0:	615a      	str	r2, [r3, #20]
 8002cd2:	695a      	ldr	r2, [r3, #20]
 8002cd4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002cd8:	9200      	str	r2, [sp, #0]
 8002cda:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cdc:	695a      	ldr	r2, [r3, #20]
 8002cde:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002ce2:	615a      	str	r2, [r3, #20]
 8002ce4:	695a      	ldr	r2, [r3, #20]
 8002ce6:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8002cea:	9201      	str	r2, [sp, #4]
 8002cec:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cee:	695a      	ldr	r2, [r3, #20]
 8002cf0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002cf4:	615a      	str	r2, [r3, #20]
 8002cf6:	695b      	ldr	r3, [r3, #20]
 8002cf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cfc:	9302      	str	r3, [sp, #8]
 8002cfe:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8002d00:	4d0a      	ldr	r5, [pc, #40]	; (8002d2c <MX_GPIO_Init+0x74>)
 8002d02:	4622      	mov	r2, r4
 8002d04:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d08:	4628      	mov	r0, r5
 8002d0a:	f7fd fff3 	bl	8000cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002d0e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d12:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d14:	2301      	movs	r3, #1
 8002d16:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d18:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d1a:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d1c:	a903      	add	r1, sp, #12
 8002d1e:	4628      	mov	r0, r5
 8002d20:	f7fd ff18 	bl	8000b54 <HAL_GPIO_Init>

}
 8002d24:	b009      	add	sp, #36	; 0x24
 8002d26:	bd30      	pop	{r4, r5, pc}
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	48000400 	.word	0x48000400

08002d30 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002d30:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8002d32:	4812      	ldr	r0, [pc, #72]	; (8002d7c <MX_I2C1_Init+0x4c>)
 8002d34:	4b12      	ldr	r3, [pc, #72]	; (8002d80 <MX_I2C1_Init+0x50>)
 8002d36:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8002d38:	4b12      	ldr	r3, [pc, #72]	; (8002d84 <MX_I2C1_Init+0x54>)
 8002d3a:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d40:	2201      	movs	r2, #1
 8002d42:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d44:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002d46:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002d48:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d4a:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d4c:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d4e:	f7fe f8bc 	bl	8000eca <HAL_I2C_Init>
 8002d52:	b950      	cbnz	r0, 8002d6a <MX_I2C1_Init+0x3a>
  {
    Error_Handler();
  }
  /**Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002d54:	2100      	movs	r1, #0
 8002d56:	4809      	ldr	r0, [pc, #36]	; (8002d7c <MX_I2C1_Init+0x4c>)
 8002d58:	f7fe f9da 	bl	8001110 <HAL_I2CEx_ConfigAnalogFilter>
 8002d5c:	b940      	cbnz	r0, 8002d70 <MX_I2C1_Init+0x40>
  {
    Error_Handler();
  }
  /**Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002d5e:	2100      	movs	r1, #0
 8002d60:	4806      	ldr	r0, [pc, #24]	; (8002d7c <MX_I2C1_Init+0x4c>)
 8002d62:	f7fe fa03 	bl	800116c <HAL_I2CEx_ConfigDigitalFilter>
 8002d66:	b930      	cbnz	r0, 8002d76 <MX_I2C1_Init+0x46>
 8002d68:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002d6a:	f000 f8eb 	bl	8002f44 <Error_Handler>
 8002d6e:	e7f1      	b.n	8002d54 <MX_I2C1_Init+0x24>
    Error_Handler();
 8002d70:	f000 f8e8 	bl	8002f44 <Error_Handler>
 8002d74:	e7f3      	b.n	8002d5e <MX_I2C1_Init+0x2e>
  {
    Error_Handler();
 8002d76:	f000 f8e5 	bl	8002f44 <Error_Handler>
  }

}
 8002d7a:	e7f5      	b.n	8002d68 <MX_I2C1_Init+0x38>
 8002d7c:	20000154 	.word	0x20000154
 8002d80:	40005400 	.word	0x40005400
 8002d84:	2000090e 	.word	0x2000090e

08002d88 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002d88:	b510      	push	{r4, lr}
 8002d8a:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	9303      	str	r3, [sp, #12]
 8002d90:	9304      	str	r3, [sp, #16]
 8002d92:	9305      	str	r3, [sp, #20]
 8002d94:	9306      	str	r3, [sp, #24]
 8002d96:	9307      	str	r3, [sp, #28]
  if(i2cHandle->Instance==I2C1)
 8002d98:	6802      	ldr	r2, [r0, #0]
 8002d9a:	4b13      	ldr	r3, [pc, #76]	; (8002de8 <HAL_I2C_MspInit+0x60>)
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d001      	beq.n	8002da4 <HAL_I2C_MspInit+0x1c>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002da0:	b008      	add	sp, #32
 8002da2:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002da4:	4c11      	ldr	r4, [pc, #68]	; (8002dec <HAL_I2C_MspInit+0x64>)
 8002da6:	6963      	ldr	r3, [r4, #20]
 8002da8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dac:	6163      	str	r3, [r4, #20]
 8002dae:	6963      	ldr	r3, [r4, #20]
 8002db0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002db4:	9301      	str	r3, [sp, #4]
 8002db6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002db8:	23c0      	movs	r3, #192	; 0xc0
 8002dba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dbc:	2312      	movs	r3, #18
 8002dbe:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002dc8:	2304      	movs	r3, #4
 8002dca:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dcc:	a903      	add	r1, sp, #12
 8002dce:	4808      	ldr	r0, [pc, #32]	; (8002df0 <HAL_I2C_MspInit+0x68>)
 8002dd0:	f7fd fec0 	bl	8000b54 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002dd4:	69e3      	ldr	r3, [r4, #28]
 8002dd6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002dda:	61e3      	str	r3, [r4, #28]
 8002ddc:	69e3      	ldr	r3, [r4, #28]
 8002dde:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002de2:	9302      	str	r3, [sp, #8]
 8002de4:	9b02      	ldr	r3, [sp, #8]
}
 8002de6:	e7db      	b.n	8002da0 <HAL_I2C_MspInit+0x18>
 8002de8:	40005400 	.word	0x40005400
 8002dec:	40021000 	.word	0x40021000
 8002df0:	48000400 	.word	0x48000400

08002df4 <LCD_command>:

extern I2C_HandleTypeDef hi2c1;

/*Function to convert an 8-bit LCD command to the proper 4-bit command format*/
void LCD_command(uint8_t command)
{
 8002df4:	b500      	push	{lr}
 8002df6:	b085      	sub	sp, #20
    uint8_t high_nibble_enable_high = ((command & 0xF0)|0x0C);
 8002df8:	f020 030f 	bic.w	r3, r0, #15
 8002dfc:	b25b      	sxtb	r3, r3
 8002dfe:	f043 010c 	orr.w	r1, r3, #12
    uint8_t high_nibble_enable_low =  ((command & 0xF0)|0x08);
 8002e02:	f043 0308 	orr.w	r3, r3, #8
    uint8_t low_nibble_enable_high =  (((command<<4) & 0xF0)|0x0C);
 8002e06:	0100      	lsls	r0, r0, #4
 8002e08:	b240      	sxtb	r0, r0
 8002e0a:	f040 020c 	orr.w	r2, r0, #12
    uint8_t low_nibble_enable_low =   (((command<<4) & 0xF0)|0x08);
 8002e0e:	f040 0008 	orr.w	r0, r0, #8
    uint8_t lcd_send_data[] = {high_nibble_enable_high, high_nibble_enable_low, low_nibble_enable_high, low_nibble_enable_low};
 8002e12:	f88d 100c 	strb.w	r1, [sp, #12]
 8002e16:	f88d 300d 	strb.w	r3, [sp, #13]
 8002e1a:	f88d 200e 	strb.w	r2, [sp, #14]
 8002e1e:	f88d 000f 	strb.w	r0, [sp, #15]
    HAL_I2C_Master_Transmit(&hi2c1,0x3F<<1,&lcd_send_data,4,100);
 8002e22:	2364      	movs	r3, #100	; 0x64
 8002e24:	9300      	str	r3, [sp, #0]
 8002e26:	2304      	movs	r3, #4
 8002e28:	aa03      	add	r2, sp, #12
 8002e2a:	217e      	movs	r1, #126	; 0x7e
 8002e2c:	4804      	ldr	r0, [pc, #16]	; (8002e40 <LCD_command+0x4c>)
 8002e2e:	f7fe f8ab 	bl	8000f88 <HAL_I2C_Master_Transmit>
    HAL_Delay(10);
 8002e32:	200a      	movs	r0, #10
 8002e34:	f7fd fa12 	bl	800025c <HAL_Delay>
}
 8002e38:	b005      	add	sp, #20
 8002e3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e3e:	bf00      	nop
 8002e40:	20000154 	.word	0x20000154

08002e44 <LCD_init>:
    }
}

/*Function to initialize LCD*/
void LCD_init(void)
{
 8002e44:	b510      	push	{r4, lr}
 8002e46:	b082      	sub	sp, #8
    uint8_t lcd_init_data[] = {0x33,0x32,0x28,0x0F,0x01};
 8002e48:	4b09      	ldr	r3, [pc, #36]	; (8002e70 <LCD_init+0x2c>)
 8002e4a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002e4e:	9000      	str	r0, [sp, #0]
 8002e50:	f88d 1004 	strb.w	r1, [sp, #4]
    for (unsigned int i = 0; i < sizeof(lcd_init_data); i++)
 8002e54:	2400      	movs	r4, #0
 8002e56:	e006      	b.n	8002e66 <LCD_init+0x22>
    {
        LCD_command(lcd_init_data[i]);
 8002e58:	ab02      	add	r3, sp, #8
 8002e5a:	4423      	add	r3, r4
 8002e5c:	f813 0c08 	ldrb.w	r0, [r3, #-8]
 8002e60:	f7ff ffc8 	bl	8002df4 <LCD_command>
    for (unsigned int i = 0; i < sizeof(lcd_init_data); i++)
 8002e64:	3401      	adds	r4, #1
 8002e66:	2c04      	cmp	r4, #4
 8002e68:	d9f6      	bls.n	8002e58 <LCD_init+0x14>
    }
    //uint16_t lcd_init_data[] = {0x3C,0x38, 0x3C,0x38, 0x3C,0x38, 0x2C,0x28, 0x2C,0x28, 0x8C,0x88, 0x0C,0x08, 0xFC,0xF8, 0x0C,0x08, 0x1C,0x18};
    //I2C_O2O_SendBytes(lcd_init_data, sizeof(lcd_init_data));
}
 8002e6a:	b002      	add	sp, #8
 8002e6c:	bd10      	pop	{r4, pc}
 8002e6e:	bf00      	nop
 8002e70:	080032b8 	.word	0x080032b8

08002e74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e74:	b530      	push	{r4, r5, lr}
 8002e76:	b09f      	sub	sp, #124	; 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e78:	2228      	movs	r2, #40	; 0x28
 8002e7a:	2100      	movs	r1, #0
 8002e7c:	a814      	add	r0, sp, #80	; 0x50
 8002e7e:	f000 fa07 	bl	8003290 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e82:	2400      	movs	r4, #0
 8002e84:	940f      	str	r4, [sp, #60]	; 0x3c
 8002e86:	9410      	str	r4, [sp, #64]	; 0x40
 8002e88:	9411      	str	r4, [sp, #68]	; 0x44
 8002e8a:	9412      	str	r4, [sp, #72]	; 0x48
 8002e8c:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e8e:	223c      	movs	r2, #60	; 0x3c
 8002e90:	4621      	mov	r1, r4
 8002e92:	4668      	mov	r0, sp
 8002e94:	f000 f9fc 	bl	8003290 <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e98:	2502      	movs	r5, #2
 8002e9a:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ea0:	2310      	movs	r3, #16
 8002ea2:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ea4:	951b      	str	r5, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002ea6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002eaa:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002eac:	a814      	add	r0, sp, #80	; 0x50
 8002eae:	f7fe f989 	bl	80011c4 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002eb2:	230f      	movs	r3, #15
 8002eb4:	930f      	str	r3, [sp, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002eb6:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002eb8:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002eba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ebe:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ec0:	9413      	str	r4, [sp, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002ec2:	4629      	mov	r1, r5
 8002ec4:	a80f      	add	r0, sp, #60	; 0x3c
 8002ec6:	f7fe fcbf 	bl	8001848 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1;
 8002eca:	2324      	movs	r3, #36	; 0x24
 8002ecc:	9300      	str	r3, [sp, #0]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 8002ece:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002ed2:	9304      	str	r3, [sp, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002ed4:	9407      	str	r4, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ed6:	4668      	mov	r0, sp
 8002ed8:	f7fe fdb8 	bl	8001a4c <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8002edc:	b01f      	add	sp, #124	; 0x7c
 8002ede:	bd30      	pop	{r4, r5, pc}

08002ee0 <main>:
{
 8002ee0:	b500      	push	{lr}
 8002ee2:	b083      	sub	sp, #12
  HAL_Init();
 8002ee4:	f7fd f996 	bl	8000214 <HAL_Init>
  SystemClock_Config();
 8002ee8:	f7ff ffc4 	bl	8002e74 <SystemClock_Config>
  MX_GPIO_Init();
 8002eec:	f7ff fee4 	bl	8002cb8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002ef0:	f000 f8fa 	bl	80030e8 <MX_USART3_UART_Init>
  MX_CAN_Init();
 8002ef4:	f7ff fe28 	bl	8002b48 <MX_CAN_Init>
  MX_I2C1_Init();
 8002ef8:	f7ff ff1a 	bl	8002d30 <MX_I2C1_Init>
  MX_TIM6_Init();
 8002efc:	f000 f8ac 	bl	8003058 <MX_TIM6_Init>
	volatile uint8_t data2 = 0x32;
 8002f00:	2232      	movs	r2, #50	; 0x32
 8002f02:	f88d 2007 	strb.w	r2, [sp, #7]
	TxData[0] = '1';
 8002f06:	4b0d      	ldr	r3, [pc, #52]	; (8002f3c <main+0x5c>)
 8002f08:	2131      	movs	r1, #49	; 0x31
 8002f0a:	7019      	strb	r1, [r3, #0]
	TxData[1] = '2';
 8002f0c:	705a      	strb	r2, [r3, #1]
	TxData[2] = '3';
 8002f0e:	2233      	movs	r2, #51	; 0x33
 8002f10:	709a      	strb	r2, [r3, #2]
	TxData[3] = '4';
 8002f12:	2234      	movs	r2, #52	; 0x34
 8002f14:	70da      	strb	r2, [r3, #3]
	TxData[4] = '5';
 8002f16:	2235      	movs	r2, #53	; 0x35
 8002f18:	711a      	strb	r2, [r3, #4]
	TxData[5] = '6';
 8002f1a:	2236      	movs	r2, #54	; 0x36
 8002f1c:	715a      	strb	r2, [r3, #5]
	TxData[6] = '7';
 8002f1e:	2237      	movs	r2, #55	; 0x37
 8002f20:	719a      	strb	r2, [r3, #6]
	TxData[7] = '8';
 8002f22:	2238      	movs	r2, #56	; 0x38
 8002f24:	71da      	strb	r2, [r3, #7]
	InitUSBtoCAN();
 8002f26:	f7ff fc9d 	bl	8002864 <InitUSBtoCAN>
	uartReceived = 0;
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	4b04      	ldr	r3, [pc, #16]	; (8002f40 <main+0x60>)
 8002f2e:	701a      	strb	r2, [r3, #0]
	LCD_init();
 8002f30:	f7ff ff88 	bl	8002e44 <LCD_init>
		USBtoCAN_RUN();
 8002f34:	f7ff fdd6 	bl	8002ae4 <USBtoCAN_RUN>
		asm(" nop");
 8002f38:	bf00      	nop
 8002f3a:	e7fb      	b.n	8002f34 <main+0x54>
 8002f3c:	2000010c 	.word	0x2000010c
 8002f40:	20000350 	.word	0x20000350

08002f44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f44:	4770      	bx	lr
	...

08002f48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f48:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f4a:	4b0a      	ldr	r3, [pc, #40]	; (8002f74 <HAL_MspInit+0x2c>)
 8002f4c:	699a      	ldr	r2, [r3, #24]
 8002f4e:	f042 0201 	orr.w	r2, r2, #1
 8002f52:	619a      	str	r2, [r3, #24]
 8002f54:	699a      	ldr	r2, [r3, #24]
 8002f56:	f002 0201 	and.w	r2, r2, #1
 8002f5a:	9200      	str	r2, [sp, #0]
 8002f5c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f5e:	69da      	ldr	r2, [r3, #28]
 8002f60:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002f64:	61da      	str	r2, [r3, #28]
 8002f66:	69db      	ldr	r3, [r3, #28]
 8002f68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f6c:	9301      	str	r3, [sp, #4]
 8002f6e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f70:	b002      	add	sp, #8
 8002f72:	4770      	bx	lr
 8002f74:	40021000 	.word	0x40021000

08002f78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f78:	4770      	bx	lr

08002f7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f7a:	e7fe      	b.n	8002f7a <HardFault_Handler>

08002f7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f7c:	e7fe      	b.n	8002f7c <MemManage_Handler>

08002f7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f7e:	e7fe      	b.n	8002f7e <BusFault_Handler>

08002f80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f80:	e7fe      	b.n	8002f80 <UsageFault_Handler>

08002f82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f82:	4770      	bx	lr

08002f84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f84:	4770      	bx	lr

08002f86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f86:	4770      	bx	lr

08002f88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f88:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f8a:	f7fd f955 	bl	8000238 <HAL_IncTick>
 8002f8e:	bd08      	pop	{r3, pc}

08002f90 <USB_HP_CAN_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN_TX interrupts.
  */
void USB_HP_CAN_TX_IRQHandler(void)
{
 8002f90:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_HP_CAN_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002f92:	4802      	ldr	r0, [pc, #8]	; (8002f9c <USB_HP_CAN_TX_IRQHandler+0xc>)
 8002f94:	f7fd fc25 	bl	80007e2 <HAL_CAN_IRQHandler>
 8002f98:	bd08      	pop	{r3, pc}
 8002f9a:	bf00      	nop
 8002f9c:	200000e0 	.word	0x200000e0

08002fa0 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8002fa0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002fa2:	4802      	ldr	r0, [pc, #8]	; (8002fac <USB_LP_CAN_RX0_IRQHandler+0xc>)
 8002fa4:	f7fd fc1d 	bl	80007e2 <HAL_CAN_IRQHandler>
 8002fa8:	bd08      	pop	{r3, pc}
 8002faa:	bf00      	nop
 8002fac:	200000e0 	.word	0x200000e0

08002fb0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8002fb0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002fb2:	4802      	ldr	r0, [pc, #8]	; (8002fbc <USART3_IRQHandler+0xc>)
 8002fb4:	f7ff fb60 	bl	8002678 <HAL_UART_IRQHandler>
 8002fb8:	bd08      	pop	{r3, pc}
 8002fba:	bf00      	nop
 8002fbc:	200001e0 	.word	0x200001e0

08002fc0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles Timer 6 interrupt and DAC underrun interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002fc0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002fc2:	4807      	ldr	r0, [pc, #28]	; (8002fe0 <TIM6_DAC_IRQHandler+0x20>)
 8002fc4:	f7fe fe87 	bl	8001cd6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  HAL_UART_Receive_IT(&huart3, UartRecBuffer, 1);
 8002fc8:	2201      	movs	r2, #1
 8002fca:	4906      	ldr	r1, [pc, #24]	; (8002fe4 <TIM6_DAC_IRQHandler+0x24>)
 8002fcc:	4806      	ldr	r0, [pc, #24]	; (8002fe8 <TIM6_DAC_IRQHandler+0x28>)
 8002fce:	f7ff f828 	bl	8002022 <HAL_UART_Receive_IT>
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8002fd2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002fd6:	4805      	ldr	r0, [pc, #20]	; (8002fec <TIM6_DAC_IRQHandler+0x2c>)
 8002fd8:	f7fd fe91 	bl	8000cfe <HAL_GPIO_TogglePin>
 8002fdc:	bd08      	pop	{r3, pc}
 8002fde:	bf00      	nop
 8002fe0:	200001a0 	.word	0x200001a0
 8002fe4:	2000003c 	.word	0x2000003c
 8002fe8:	200001e0 	.word	0x200001e0
 8002fec:	48000400 	.word	0x48000400

08002ff0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ff0:	4915      	ldr	r1, [pc, #84]	; (8003048 <SystemInit+0x58>)
 8002ff2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002ff6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002ffe:	4b13      	ldr	r3, [pc, #76]	; (800304c <SystemInit+0x5c>)
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	f042 0201 	orr.w	r2, r2, #1
 8003006:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8003008:	6858      	ldr	r0, [r3, #4]
 800300a:	4a11      	ldr	r2, [pc, #68]	; (8003050 <SystemInit+0x60>)
 800300c:	4002      	ands	r2, r0
 800300e:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003016:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800301a:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003022:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003024:	685a      	ldr	r2, [r3, #4]
 8003026:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800302a:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 800302c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800302e:	f022 020f 	bic.w	r2, r2, #15
 8003032:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8003034:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003036:	4a07      	ldr	r2, [pc, #28]	; (8003054 <SystemInit+0x64>)
 8003038:	4002      	ands	r2, r0
 800303a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800303c:	2200      	movs	r2, #0
 800303e:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003040:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003044:	608b      	str	r3, [r1, #8]
 8003046:	4770      	bx	lr
 8003048:	e000ed00 	.word	0xe000ed00
 800304c:	40021000 	.word	0x40021000
 8003050:	f87fc00c 	.word	0xf87fc00c
 8003054:	ff00fccc 	.word	0xff00fccc

08003058 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003058:	b500      	push	{lr}
 800305a:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800305c:	2300      	movs	r3, #0
 800305e:	9301      	str	r3, [sp, #4]
 8003060:	9302      	str	r3, [sp, #8]
 8003062:	9303      	str	r3, [sp, #12]

  htim6.Instance = TIM6;
 8003064:	480e      	ldr	r0, [pc, #56]	; (80030a0 <MX_TIM6_Init+0x48>)
 8003066:	4a0f      	ldr	r2, [pc, #60]	; (80030a4 <MX_TIM6_Init+0x4c>)
 8003068:	6002      	str	r2, [r0, #0]
  htim6.Init.Prescaler = 2;
 800306a:	2202      	movs	r2, #2
 800306c:	6042      	str	r2, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800306e:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 90;
 8003070:	225a      	movs	r2, #90	; 0x5a
 8003072:	60c2      	str	r2, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003074:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003076:	f7fe ff57 	bl	8001f28 <HAL_TIM_Base_Init>
 800307a:	b950      	cbnz	r0, 8003092 <MX_TIM6_Init+0x3a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800307c:	2300      	movs	r3, #0
 800307e:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003080:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003082:	a901      	add	r1, sp, #4
 8003084:	4806      	ldr	r0, [pc, #24]	; (80030a0 <MX_TIM6_Init+0x48>)
 8003086:	f7fe ff69 	bl	8001f5c <HAL_TIMEx_MasterConfigSynchronization>
 800308a:	b928      	cbnz	r0, 8003098 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
  }

}
 800308c:	b005      	add	sp, #20
 800308e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8003092:	f7ff ff57 	bl	8002f44 <Error_Handler>
 8003096:	e7f1      	b.n	800307c <MX_TIM6_Init+0x24>
    Error_Handler();
 8003098:	f7ff ff54 	bl	8002f44 <Error_Handler>
}
 800309c:	e7f6      	b.n	800308c <MX_TIM6_Init+0x34>
 800309e:	bf00      	nop
 80030a0:	200001a0 	.word	0x200001a0
 80030a4:	40001000 	.word	0x40001000

080030a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM6)
 80030a8:	6802      	ldr	r2, [r0, #0]
 80030aa:	4b0e      	ldr	r3, [pc, #56]	; (80030e4 <HAL_TIM_Base_MspInit+0x3c>)
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d000      	beq.n	80030b2 <HAL_TIM_Base_MspInit+0xa>
 80030b0:	4770      	bx	lr
{
 80030b2:	b500      	push	{lr}
 80030b4:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80030b6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80030ba:	69da      	ldr	r2, [r3, #28]
 80030bc:	f042 0210 	orr.w	r2, r2, #16
 80030c0:	61da      	str	r2, [r3, #28]
 80030c2:	69db      	ldr	r3, [r3, #28]
 80030c4:	f003 0310 	and.w	r3, r3, #16
 80030c8:	9301      	str	r3, [sp, #4]
 80030ca:	9b01      	ldr	r3, [sp, #4]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 80030cc:	2200      	movs	r2, #0
 80030ce:	2103      	movs	r1, #3
 80030d0:	2036      	movs	r0, #54	; 0x36
 80030d2:	f7fd fcc5 	bl	8000a60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80030d6:	2036      	movs	r0, #54	; 0x36
 80030d8:	f7fd fcf4 	bl	8000ac4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80030dc:	b003      	add	sp, #12
 80030de:	f85d fb04 	ldr.w	pc, [sp], #4
 80030e2:	bf00      	nop
 80030e4:	40001000 	.word	0x40001000

080030e8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80030e8:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 80030ea:	480b      	ldr	r0, [pc, #44]	; (8003118 <MX_USART3_UART_Init+0x30>)
 80030ec:	4b0b      	ldr	r3, [pc, #44]	; (800311c <MX_USART3_UART_Init+0x34>)
 80030ee:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 80030f0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80030f4:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80030f6:	2300      	movs	r3, #0
 80030f8:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80030fa:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80030fc:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80030fe:	220c      	movs	r2, #12
 8003100:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003102:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003104:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003106:	6203      	str	r3, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003108:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800310a:	f7ff f9fc 	bl	8002506 <HAL_UART_Init>
 800310e:	b900      	cbnz	r0, 8003112 <MX_USART3_UART_Init+0x2a>
 8003110:	bd08      	pop	{r3, pc}
  {
    Error_Handler();
 8003112:	f7ff ff17 	bl	8002f44 <Error_Handler>
  }

}
 8003116:	e7fb      	b.n	8003110 <MX_USART3_UART_Init+0x28>
 8003118:	200001e0 	.word	0x200001e0
 800311c:	40004800 	.word	0x40004800

08003120 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003120:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003122:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003124:	2300      	movs	r3, #0
 8003126:	9303      	str	r3, [sp, #12]
 8003128:	9304      	str	r3, [sp, #16]
 800312a:	9305      	str	r3, [sp, #20]
 800312c:	9306      	str	r3, [sp, #24]
 800312e:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART3)
 8003130:	6802      	ldr	r2, [r0, #0]
 8003132:	4b22      	ldr	r3, [pc, #136]	; (80031bc <HAL_UART_MspInit+0x9c>)
 8003134:	429a      	cmp	r2, r3
 8003136:	d001      	beq.n	800313c <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003138:	b009      	add	sp, #36	; 0x24
 800313a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_USART3_CLK_ENABLE();
 800313c:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8003140:	69da      	ldr	r2, [r3, #28]
 8003142:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003146:	61da      	str	r2, [r3, #28]
 8003148:	69da      	ldr	r2, [r3, #28]
 800314a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800314e:	9200      	str	r2, [sp, #0]
 8003150:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003152:	695a      	ldr	r2, [r3, #20]
 8003154:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003158:	615a      	str	r2, [r3, #20]
 800315a:	695a      	ldr	r2, [r3, #20]
 800315c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003160:	9201      	str	r2, [sp, #4]
 8003162:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003164:	695a      	ldr	r2, [r3, #20]
 8003166:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800316a:	615a      	str	r2, [r3, #20]
 800316c:	695b      	ldr	r3, [r3, #20]
 800316e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003172:	9302      	str	r3, [sp, #8]
 8003174:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003176:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800317a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800317c:	2402      	movs	r4, #2
 800317e:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003180:	2703      	movs	r7, #3
 8003182:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003184:	2607      	movs	r6, #7
 8003186:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003188:	a903      	add	r1, sp, #12
 800318a:	480d      	ldr	r0, [pc, #52]	; (80031c0 <HAL_UART_MspInit+0xa0>)
 800318c:	f7fd fce2 	bl	8000b54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003190:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003194:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003196:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003198:	2500      	movs	r5, #0
 800319a:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800319c:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800319e:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031a0:	a903      	add	r1, sp, #12
 80031a2:	4808      	ldr	r0, [pc, #32]	; (80031c4 <HAL_UART_MspInit+0xa4>)
 80031a4:	f7fd fcd6 	bl	8000b54 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 80031a8:	462a      	mov	r2, r5
 80031aa:	4621      	mov	r1, r4
 80031ac:	2027      	movs	r0, #39	; 0x27
 80031ae:	f7fd fc57 	bl	8000a60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80031b2:	2027      	movs	r0, #39	; 0x27
 80031b4:	f7fd fc86 	bl	8000ac4 <HAL_NVIC_EnableIRQ>
}
 80031b8:	e7be      	b.n	8003138 <HAL_UART_MspInit+0x18>
 80031ba:	bf00      	nop
 80031bc:	40004800 	.word	0x40004800
 80031c0:	48001000 	.word	0x48001000
 80031c4:	48000400 	.word	0x48000400

080031c8 <HAL_UART_RxCpltCallback>:

//	for (uint16_t i = fifoCounter; i < fifoCounter + 4; i++) {
//		RecFIFO[i & (FIFO_SIZE - 1)] = UartRecBuffer[i - fifoCounter];
//	}
//	fifoCounter += 4;
	uartReceived = 1;
 80031c8:	2201      	movs	r2, #1
 80031ca:	4b05      	ldr	r3, [pc, #20]	; (80031e0 <HAL_UART_RxCpltCallback+0x18>)
 80031cc:	701a      	strb	r2, [r3, #0]
	RecFIFO[fifoCounter++ & (FIFO_SIZE - 1)] = UartRecBuffer[0];
 80031ce:	4a05      	ldr	r2, [pc, #20]	; (80031e4 <HAL_UART_RxCpltCallback+0x1c>)
 80031d0:	7813      	ldrb	r3, [r2, #0]
 80031d2:	1c59      	adds	r1, r3, #1
 80031d4:	7011      	strb	r1, [r2, #0]
 80031d6:	4a04      	ldr	r2, [pc, #16]	; (80031e8 <HAL_UART_RxCpltCallback+0x20>)
 80031d8:	7811      	ldrb	r1, [r2, #0]
 80031da:	4a04      	ldr	r2, [pc, #16]	; (80031ec <HAL_UART_RxCpltCallback+0x24>)
 80031dc:	54d1      	strb	r1, [r2, r3]
 80031de:	4770      	bx	lr
 80031e0:	20000350 	.word	0x20000350
 80031e4:	2000002e 	.word	0x2000002e
 80031e8:	2000003c 	.word	0x2000003c
 80031ec:	20000250 	.word	0x20000250

080031f0 <HAL_UART_TxCpltCallback>:
//	memset(UartRecBuffer, 0, sizeof(UartRecBuffer));
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
	asm(" nop");
 80031f0:	bf00      	nop
 80031f2:	4770      	bx	lr

080031f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80031f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800322c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80031f8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80031fa:	e003      	b.n	8003204 <LoopCopyDataInit>

080031fc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80031fc:	4b0c      	ldr	r3, [pc, #48]	; (8003230 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80031fe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003200:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003202:	3104      	adds	r1, #4

08003204 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003204:	480b      	ldr	r0, [pc, #44]	; (8003234 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003206:	4b0c      	ldr	r3, [pc, #48]	; (8003238 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003208:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800320a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800320c:	d3f6      	bcc.n	80031fc <CopyDataInit>
	ldr	r2, =_sbss
 800320e:	4a0b      	ldr	r2, [pc, #44]	; (800323c <LoopForever+0x12>)
	b	LoopFillZerobss
 8003210:	e002      	b.n	8003218 <LoopFillZerobss>

08003212 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003212:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003214:	f842 3b04 	str.w	r3, [r2], #4

08003218 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003218:	4b09      	ldr	r3, [pc, #36]	; (8003240 <LoopForever+0x16>)
	cmp	r2, r3
 800321a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800321c:	d3f9      	bcc.n	8003212 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800321e:	f7ff fee7 	bl	8002ff0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003222:	f000 f811 	bl	8003248 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003226:	f7ff fe5b 	bl	8002ee0 <main>

0800322a <LoopForever>:

LoopForever:
    b LoopForever
 800322a:	e7fe      	b.n	800322a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800322c:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8003230:	08003300 	.word	0x08003300
	ldr	r0, =_sdata
 8003234:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003238:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 800323c:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8003240:	20000354 	.word	0x20000354

08003244 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003244:	e7fe      	b.n	8003244 <ADC1_2_IRQHandler>
	...

08003248 <__libc_init_array>:
 8003248:	b570      	push	{r4, r5, r6, lr}
 800324a:	4e0d      	ldr	r6, [pc, #52]	; (8003280 <__libc_init_array+0x38>)
 800324c:	4c0d      	ldr	r4, [pc, #52]	; (8003284 <__libc_init_array+0x3c>)
 800324e:	1ba4      	subs	r4, r4, r6
 8003250:	10a4      	asrs	r4, r4, #2
 8003252:	2500      	movs	r5, #0
 8003254:	42a5      	cmp	r5, r4
 8003256:	d109      	bne.n	800326c <__libc_init_array+0x24>
 8003258:	4e0b      	ldr	r6, [pc, #44]	; (8003288 <__libc_init_array+0x40>)
 800325a:	4c0c      	ldr	r4, [pc, #48]	; (800328c <__libc_init_array+0x44>)
 800325c:	f000 f820 	bl	80032a0 <_init>
 8003260:	1ba4      	subs	r4, r4, r6
 8003262:	10a4      	asrs	r4, r4, #2
 8003264:	2500      	movs	r5, #0
 8003266:	42a5      	cmp	r5, r4
 8003268:	d105      	bne.n	8003276 <__libc_init_array+0x2e>
 800326a:	bd70      	pop	{r4, r5, r6, pc}
 800326c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003270:	4798      	blx	r3
 8003272:	3501      	adds	r5, #1
 8003274:	e7ee      	b.n	8003254 <__libc_init_array+0xc>
 8003276:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800327a:	4798      	blx	r3
 800327c:	3501      	adds	r5, #1
 800327e:	e7f2      	b.n	8003266 <__libc_init_array+0x1e>
 8003280:	080032f8 	.word	0x080032f8
 8003284:	080032f8 	.word	0x080032f8
 8003288:	080032f8 	.word	0x080032f8
 800328c:	080032fc 	.word	0x080032fc

08003290 <memset>:
 8003290:	4402      	add	r2, r0
 8003292:	4603      	mov	r3, r0
 8003294:	4293      	cmp	r3, r2
 8003296:	d100      	bne.n	800329a <memset+0xa>
 8003298:	4770      	bx	lr
 800329a:	f803 1b01 	strb.w	r1, [r3], #1
 800329e:	e7f9      	b.n	8003294 <memset+0x4>

080032a0 <_init>:
 80032a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032a2:	bf00      	nop
 80032a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032a6:	bc08      	pop	{r3}
 80032a8:	469e      	mov	lr, r3
 80032aa:	4770      	bx	lr

080032ac <_fini>:
 80032ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032ae:	bf00      	nop
 80032b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032b2:	bc08      	pop	{r3}
 80032b4:	469e      	mov	lr, r3
 80032b6:	4770      	bx	lr
