{"vcs1":{"timestamp_begin":1681474806.103522255, "rt":0.69, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681474806.831870129, "rt":0.90, "ut":0.20, "st":0.11}}
{"link":{"timestamp_begin":1681474807.758879885, "rt":0.62, "ut":0.05, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681474805.809102991}
{"VCS_COMP_START_TIME": 1681474805.809102991}
{"VCS_COMP_END_TIME": 1681474808.934215544}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338280}}
{"stitch_vcselab": {"peak_mem": 238988}}
