{
    "code": "module TopModule (\n    input logic a,  // 1-bit input\n    input logic b,  // 1-bit input\n    input logic c,  // 1-bit input\n    input logic d,  // 1-bit input\n    output logic out // 1-bit output\n);\n\nassign out = (!c & b & !d) | (c & !b & d);\n\nendmodule",
    "test_results": {
        "num_mismatch": 98,
        "passfail": "R"
    }
}