KEY LIBERO "12.900"
KEY CAPTURE "12.900.11.2"
KEY DEFAULT_IMPORT_LOC ""
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M300TS"
KEY VendorTechnology_Package "fcg1152"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "IND"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M300TS"
KEY VendorTechnology_TEMPR "IND"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "IND"
KEY VendorTechnology_VCCI_1.5_VOLTR "IND"
KEY VendorTechnology_VCCI_1.8_VOLTR "IND"
KEY VendorTechnology_VCCI_2.5_VOLTR "IND"
KEY VendorTechnology_VCCI_3.3_VOLTR "IND"
KEY VendorTechnology_VOLTR "IND"
KEY ProjectLocation "C:\Users\Kai\Desktop\test2_RP"
KEY ProjectDescription ""
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "test2::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST GlobalIncludeFileList
VALUE "hdl/comb.v"
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\SgCore\PF_TPSRAM\1.1.108\PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1642833469"
SIZE="246"
PARENT="<project>\component\work\PF_TPSRAM_C0\PF_TPSRAM_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_TPSRAM_C0\PF_TPSRAM_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1642833470"
SIZE="5030"
ENDFILE
VALUE "<project>\component\work\PF_TPSRAM_C0\PF_TPSRAM_C0.v,hdl"
STATE="utd"
TIME="1642833469"
SIZE="2429"
PARENT="<project>\component\work\PF_TPSRAM_C0\PF_TPSRAM_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_TPSRAM_C0\PF_TPSRAM_C0_0\PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1642833469"
SIZE="772"
PARENT="<project>\component\work\PF_TPSRAM_C0\PF_TPSRAM_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_TPSRAM_C0\PF_TPSRAM_C0_0\PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1642833469"
SIZE="14767"
PARENT="<project>\component\work\PF_TPSRAM_C0\PF_TPSRAM_C0_0\PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\test1\test1.cxf,actgen_cxf"
STATE="utd"
TIME="1642825483"
SIZE="1969"
ENDFILE
VALUE "<project>\component\work\test1\test1.v,hdl"
STATE="utd"
TIME="1642825483"
SIZE="1816"
PARENT="<project>\component\work\test1\test1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\test2\test2.cxf,actgen_cxf"
STATE="utd"
TIME="1644255288"
SIZE="4641"
ENDFILE
VALUE "<project>\component\work\test2\test2.v,hdl"
STATE="utd"
TIME="1644255288"
SIZE="6216"
PARENT="<project>\component\work\test2\test2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\test3\test3.cxf,actgen_cxf"
STATE="utd"
TIME="1642844576"
SIZE="3672"
ENDFILE
VALUE "<project>\component\work\test3\test3.v,hdl"
STATE="utd"
TIME="1642844576"
SIZE="5093"
PARENT="<project>\component\work\test3\test3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\test4\test4.cxf,actgen_cxf"
STATE="utd"
TIME="1643291776"
SIZE="832"
ENDFILE
VALUE "<project>\hdl\comb.v,hdl"
STATE="utd"
TIME="1642838424"
SIZE="894"
GLOBALINCLUDEFILE="TRUE"
ENDFILE
VALUE "<project>\hdl\PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1643297281"
SIZE="379411"
ENDFILE
VALUE "<project>\hdl\test2_RP_HDL\delay_a_clock.v,hdl"
STATE="utd"
TIME="1642834262"
SIZE="775"
ENDFILE
VALUE "<project>\hdl\test2_RP_HDL\error_72bit.v,hdl"
STATE="utd"
TIME="1642823983"
SIZE="2910"
ENDFILE
VALUE "<project>\hdl\test2_RP_HDL\error_gen.v,hdl"
STATE="utd"
TIME="1642836938"
SIZE="2902"
ENDFILE
VALUE "<project>\hdl\test2_RP_HDL\HDL_RP\de_v1\de64_1.v,hdl"
STATE="utd"
TIME="1642825599"
SIZE="2514"
ENDFILE
VALUE "<project>\hdl\test2_RP_HDL\HDL_RP\de_v1\de64_2.v,hdl"
STATE="utd"
TIME="1642824983"
SIZE="4814"
ENDFILE
VALUE "<project>\hdl\test2_RP_HDL\HDL_RP\de_v1\de_v1.v,hdl"
STATE="utd"
TIME="1642824991"
SIZE="988"
ENDFILE
VALUE "<project>\hdl\test2_RP_HDL\HDL_RP\en64_RP.v,hdl"
STATE="utd"
TIME="1642823983"
SIZE="2358"
ENDFILE
VALUE "<project>\hdl\test2_RP_HDL\test5.v,hdl"
STATE="utd"
TIME="1642823983"
SIZE="1237"
ENDFILE
VALUE "<project>\hdl\test2_RP_HDL\test6.v,hdl"
STATE="utd"
TIME="1642839929"
SIZE="784"
ENDFILE
VALUE "<project>\simulation\run.do,do"
STATE="utd"
TIME="1644255348"
SIZE="798"
ENDFILE
VALUE "<project>\simulation\test1_tb_presynth_simulation.log,log"
STATE="utd"
TIME="1642832235"
SIZE="5249"
ENDFILE
VALUE "<project>\simulation\test2_tb_postsynth_simulation.log,log"
STATE="utd"
TIME="1644264349"
SIZE="351457"
ENDFILE
VALUE "<project>\simulation\test2_tb_presynth_simulation.log,log"
STATE="utd"
TIME="1643297764"
SIZE="358535"
ENDFILE
VALUE "<project>\stimulus\test1_tb.v,tb_hdl"
STATE="utd"
TIME="1642832107"
SIZE="2681"
ENDFILE
VALUE "<project>\stimulus\test2_tb.v,tb_hdl"
STATE="utd"
TIME="1644255286"
SIZE="5361"
ENDFILE
VALUE "<project>\synthesis\test2.so,so"
STATE="utd"
TIME="1644255313"
SIZE="214"
ENDFILE
VALUE "<project>\synthesis\test2.vm,syn_vm"
STATE="utd"
TIME="1644255313"
SIZE="496130"
ENDFILE
VALUE "<project>\synthesis\test2_syn.prj,prj"
STATE="utd"
TIME="1644255314"
SIZE="3507"
ENDFILE
VALUE "<project>\synthesis\test2_vm.sdc,syn_sdc"
STATE="utd"
TIME="1644255313"
SIZE="895"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "test1::work"
FILE "<project>\component\work\test1\test1.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\test1_tb.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "test2::work"
FILE "<project>\component\work\test2\test2.v,hdl"
LIST UserCustomizedFileList
LIST "ideSYNTHESIS"
USE_LIST=TRUE
FILELIST
VALUE "<project>\component\work\PF_TPSRAM_C0\PF_TPSRAM_C0.v,hdl"
VALUE "<project>\component\work\test2\test2.v,hdl"
VALUE "<project>\hdl\comb.v,hdl"
VALUE "<project>\hdl\PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\delay_a_clock.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\error_gen.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\HDL_RP\de_v1\de64_1.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\HDL_RP\de_v1\de64_2.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\HDL_RP\de_v1\de_v1.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\HDL_RP\en64_RP.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\test5.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\test6.v,hdl"
VALUE "<project>\component\work\PF_TPSRAM_C0\PF_TPSRAM_C0_0\PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM.v,hdl"
ENDFILELIST
ENDLIST
ENDLIST 
LIST AssociatedStimulus
VALUE "<project>\stimulus\test2_tb.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\test2.vm,syn_vm)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST test2
VALUE "<project>\stimulus\test2_tb.v,tb_hdl"
ENDLIST
LIST test1
VALUE "<project>\stimulus\test1_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=2000ns
Resolution=1ps
VsimOpt=
EntityName=test2_tb
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
SdfCorner=slow_lv_ht
PliPath=C:/Microsemi/Libero_SoC_v12.5/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="C:\Microsemi\Libero_SoC_v12.5\ModelSimPro\win32acoem\modelsim.exe"
PARAM=" -l test2_tb_postsynth_simulation.log "
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v12.5\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "test1::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "test2::work"
LIST Impl1
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\test2.vm,syn_vm)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
LIST "test2"
LIST "ideSYNTHESIS"
USE_LIST=TRUE
FILELIST
VALUE "<project>\component\work\PF_TPSRAM_C0\PF_TPSRAM_C0.v,hdl"
VALUE "<project>\component\work\test2\test2.v,hdl"
VALUE "<project>\hdl\comb.v,hdl"
VALUE "<project>\hdl\PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\delay_a_clock.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\error_gen.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\HDL_RP\de_v1\de64_1.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\HDL_RP\de_v1\de64_2.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\HDL_RP\de_v1\de_v1.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\HDL_RP\en64_RP.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\test5.v,hdl"
VALUE "<project>\hdl\test2_RP_HDL\test6.v,hdl"
VALUE "<project>\component\work\PF_TPSRAM_C0\PF_TPSRAM_C0_0\PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM.v,hdl"
ENDFILELIST
ENDLIST
ENDLIST
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Synthesize:synplify.log
HDL;stimulus\test2_tb.v;0
StartPage;StartPage;0
SmartDesign;test2;0
ACTIVEVIEW;StartPage
ENDLIST
LIST ModuleSubBlockList
LIST "comb::work","hdl\comb.v","FALSE","FALSE"
ENDLIST
LIST "de64_1::work","hdl\test2_RP_HDL\HDL_RP\de_v1\de64_1.v","FALSE","FALSE"
ENDLIST
LIST "de64_2::work","hdl\test2_RP_HDL\HDL_RP\de_v1\de64_2.v","FALSE","FALSE"
ENDLIST
LIST "de_v1::work","hdl\test2_RP_HDL\HDL_RP\de_v1\de_v1.v","FALSE","FALSE"
SUBBLOCK "de64_1::work","hdl\test2_RP_HDL\HDL_RP\de_v1\de64_1.v","FALSE","FALSE"
SUBBLOCK "de64_2::work","hdl\test2_RP_HDL\HDL_RP\de_v1\de64_2.v","FALSE","FALSE"
ENDLIST
LIST "delay_a_clock::work","hdl\test2_RP_HDL\delay_a_clock.v","FALSE","FALSE"
ENDLIST
LIST "en64_RP2::work","hdl\test2_RP_HDL\HDL_RP\en64_RP.v","FALSE","FALSE"
ENDLIST
LIST "error_gen::work","hdl\test2_RP_HDL\error_gen.v","FALSE","FALSE"
ENDLIST
LIST "error_gen_for_72bit::work","hdl\test2_RP_HDL\error_72bit.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","hdl\PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_TPSRAM_C0::work","component\work\PF_TPSRAM_C0\PF_TPSRAM_C0.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM::work","component\work\PF_TPSRAM_C0\PF_TPSRAM_C0_0\PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM::work","component\work\PF_TPSRAM_C0\PF_TPSRAM_C0_0\PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "test1::work","component\work\test1\test1.v","TRUE","FALSE"
SUBBLOCK "de_v1::work","hdl\test2_RP_HDL\HDL_RP\de_v1\de_v1.v","FALSE","FALSE"
ENDLIST
LIST "test2::work","component\work\test2\test2.v","TRUE","FALSE"
SUBBLOCK "PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","hdl\PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
SUBBLOCK "PF_TPSRAM_C0::work","component\work\PF_TPSRAM_C0\PF_TPSRAM_C0.v","TRUE","FALSE"
SUBBLOCK "comb::work","hdl\comb.v","FALSE","FALSE"
SUBBLOCK "de_v1::work","hdl\test2_RP_HDL\HDL_RP\de_v1\de_v1.v","FALSE","FALSE"
SUBBLOCK "delay_a_clock::work","hdl\test2_RP_HDL\delay_a_clock.v","FALSE","FALSE"
SUBBLOCK "en64_RP2::work","hdl\test2_RP_HDL\HDL_RP\en64_RP.v","FALSE","FALSE"
SUBBLOCK "error_gen::work","hdl\test2_RP_HDL\error_gen.v","FALSE","FALSE"
SUBBLOCK "test5::work","hdl\test2_RP_HDL\test5.v","FALSE","FALSE"
SUBBLOCK "test6_for_compare::work","hdl\test2_RP_HDL\test6.v","FALSE","FALSE"
ENDLIST
LIST "test3::work","component\work\test3\test3.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_C0::work","component\work\PF_TPSRAM_C0\PF_TPSRAM_C0.v","TRUE","FALSE"
SUBBLOCK "comb::work","hdl\comb.v","FALSE","FALSE"
SUBBLOCK "de_v1::work","hdl\test2_RP_HDL\HDL_RP\de_v1\de_v1.v","FALSE","FALSE"
SUBBLOCK "delay_a_clock::work","hdl\test2_RP_HDL\delay_a_clock.v","FALSE","FALSE"
SUBBLOCK "en64_RP2::work","hdl\test2_RP_HDL\HDL_RP\en64_RP.v","FALSE","FALSE"
SUBBLOCK "test5::work","hdl\test2_RP_HDL\test5.v","FALSE","FALSE"
SUBBLOCK "test6_for_compare::work","hdl\test2_RP_HDL\test6.v","FALSE","FALSE"
ENDLIST
LIST "test4::work","component\work\test4\test4.cxf","TRUE","FALSE"
ENDLIST
LIST "test5::work","hdl\test2_RP_HDL\test5.v","FALSE","FALSE"
ENDLIST
LIST "test6_for_compare::work","hdl\test2_RP_HDL\test6.v","FALSE","FALSE"
ENDLIST
LIST "test1_tb::work","stimulus\test1_tb.v","FALSE","TRUE"
SUBBLOCK "test1::work","component\work\test1\test1.v","TRUE","FALSE"
ENDLIST
LIST "test2_tb::work","stimulus\test2_tb.v","FALSE","TRUE"
SUBBLOCK "test2::work","component\work\test2\test2.v","TRUE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
ENDLIST
LIST FDCTabList
ENDLIST
