align64  true
board* ( enabled false , enable_software_trigger true 
         enable_external_trigger true , 
	 # pre_trigger_time_us 5 , post_trigger_time_us 30 , downsample_factor 1 # Use for NULL drift field
	 pre_trigger_time_us 20 , post_trigger_time_us 200 , downsample_factor 1 # Use for full drift field
	 enable_trigger_overlap false ,  
	 zs_type NONE
	 enable_test_pattern false
	 signal_logic TTL
	 channel* ( enabled false , enable_trigger_source false , 
	 	    dc_offset 0x7FFF , 
		    zs_threshold 0x2200 , zs_thresh_time_us 0.02 ,
		    zs_polarity TP_FALLING , 
		  )
       )

board0 ( enabled true , address 0x32100000 , trigger_polarity TP_FALLING , link 0
         channel0 ( enabled true , dc_offset 0x1e8e , 
       		    enable_trigger_source false , threshold 0x3c8c, 
		    thresh_time_us 0 
		    enable_trigger_out false
		  ) 
         channel1 ( enabled true , dc_offset 0x1d7d , 
       	  	    enable_trigger_source false , threshold 0x3c8c, 
		    thresh_time_us 0 
		    enable_trigger_out false
		  ) 
         channel2 ( enabled true , dc_offset 0x1bea , 
       	 	    enable_trigger_source false , threshold 0x3c8c, 
		    thresh_time_us 0 
		    enable_trigger_out false
                  ) 
         channel3 ( enabled true , dc_offset 0x1cd2 , 
       	 	    enable_trigger_source false , threshold 0x3c8c, 
		    thresh_time_us 0 
		    enable_trigger_out false
                  ) 
         channel4 ( enabled true , dc_offset 0x186e , 
       	 	    enable_trigger_source false , threshold 0x3c8c, 
		    thresh_time_us 0 
		    enable_trigger_out false
                  ) 
         channel5 ( enabled true , dc_offset 0x1c1b , 
       	 	    enable_trigger_source false , threshold 0x3c8c, 
		    thresh_time_us 0 
		    enable_trigger_out false
                  ) 
         channel6 ( enabled true , dc_offset 0x1bd9 , 
       	 	    enable_trigger_source false , threshold 0x3c8c, 
		    thresh_time_us 0 
		    enable_trigger_out false
                  ) 
         channel7 ( enabled true , dc_offset 0x1cf8 , 
       	 	    enable_trigger_source false , threshold 0x3c8c, 
		    thresh_time_us 0 
		    enable_trigger_out false
                  ) 
       )       	 	      			    
board1 ( enabled true , address 0x32110000 , trigger_polarity TP_FALLING , link 1
         channel0 ( enabled true , dc_offset 0x19c1 , 
       	 	    enable_trigger_source false , threshold 0x3c8c, 
		    thresh_time_us 0 
		    enable_trigger_out false
                  ) 
         channel1 ( enabled true , dc_offset 0x1afb , 
       	 	    enable_trigger_source false , threshold 0x3c8c, 
		    thresh_time_us 0 
		    enable_trigger_out false
                  ) 
         channel2 ( enabled true , dc_offset 0x16b1 , 
       	 	    enable_trigger_source false , threshold 0x3c8c, 
		    thresh_time_us 0 
		    enable_trigger_out false
                  ) 
         channel3 ( enabled true , dc_offset 0x1cc4 , 
       	 	    enable_trigger_source false , threshold 0x3c8c, 
		    thresh_time_us 0 
		    enable_trigger_out false
                  ) 
         channel4 ( enabled true , dc_offset 0x1e32 , 
       	 	    enable_trigger_source false , threshold 0x3c8c, 
		    thresh_time_us 0 
		    enable_trigger_out false
                  ) 
         channel5 ( enabled true , dc_offset 0x1b8a , 
       	 	    enable_trigger_source false , threshold 0x3c8c, 
		    thresh_time_us 0 
		    enable_trigger_out false
                  ) 
         channel6 ( enabled false , 
	 	    enable_trigger_source false , threshold 0x2134 
		  )
         channel7 ( enabled false , 
	 	    enable_trigger_source false , threshold 0x2134 
		  )
       )       	 

board2 ( enabled false , address 0xEEE20000 )
board3 ( enabled false , address 0xEEE30000 )
board4 ( enabled false , address 0xEEE40000 )

no_low_mem_warn true   # don't generate messages when hitting deadtime
auto_trigger false
trigger_timeout_ms 1000
send_start_pulse false # don't wait for input pulse before starting run
vme_bridge_link -1
