

================================================================
== Vivado HLS Report for 'selu_float_float_selu1_config_struct_s'
================================================================
* Date:           Sun Jul 18 14:03:00 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.084 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       12|       12| 60.000 ns | 60.000 ns |    4|    4| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 4, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_1_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 14 'read' 'data_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_0_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 15 'read' 'data_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.64ns)   --->   "%tmp_5 = fcmp oge float %data_0_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 16 'fcmp' 'tmp_5' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [2/2] (1.64ns)   --->   "%tmp_7 = fcmp oge float %data_1_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 17 'fcmp' 'tmp_7' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.08>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%data_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_3_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 18 'read' 'data_3_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%data_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_2_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 19 'read' 'data_2_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%bitcast_ln776 = bitcast float %data_0_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 20 'bitcast' 'bitcast_ln776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 21 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln776 = trunc i32 %bitcast_ln776 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 22 'trunc' 'trunc_ln776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.58ns)   --->   "%icmp_ln776 = icmp ne i8 %tmp_3, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 23 'icmp' 'icmp_ln776' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.75ns)   --->   "%icmp_ln776_1 = icmp eq i23 %trunc_ln776, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 24 'icmp' 'icmp_ln776_1' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node and_ln776)   --->   "%or_ln776 = or i1 %icmp_ln776_1, %icmp_ln776" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 25 'or' 'or_ln776' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/2] (1.64ns)   --->   "%tmp_5 = fcmp oge float %data_0_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 26 'fcmp' 'tmp_5' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776 = and i1 %or_ln776, %tmp_5" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 27 'and' 'and_ln776' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %and_ln776, label %0, label %1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [3/3] (4.08ns)   --->   "%tmp_1 = fmul float %data_0_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 29 'fmul' 'tmp_1' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [3/3] (4.08ns)   --->   "%tmp_4 = fmul float %data_0_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 30 'fmul' 'tmp_4' <Predicate = (and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln776_1 = bitcast float %data_1_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 31 'bitcast' 'bitcast_ln776_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_1, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 32 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln776_1 = trunc i32 %bitcast_ln776_1 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 33 'trunc' 'trunc_ln776_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.58ns)   --->   "%icmp_ln776_2 = icmp ne i8 %tmp_6, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 34 'icmp' 'icmp_ln776_2' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.75ns)   --->   "%icmp_ln776_3 = icmp eq i23 %trunc_ln776_1, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 35 'icmp' 'icmp_ln776_3' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_1)   --->   "%or_ln776_1 = or i1 %icmp_ln776_3, %icmp_ln776_2" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 36 'or' 'or_ln776_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/2] (1.64ns)   --->   "%tmp_7 = fcmp oge float %data_1_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 37 'fcmp' 'tmp_7' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_1 = and i1 %or_ln776_1, %tmp_7" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 38 'and' 'and_ln776_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %and_ln776_1, label %2, label %4" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (4.08ns)   --->   "%tmp_1_1 = fmul float %data_1_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 40 'fmul' 'tmp_1_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [3/3] (4.08ns)   --->   "%tmp_4_1 = fmul float %data_1_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 41 'fmul' 'tmp_4_1' <Predicate = (and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [2/2] (1.64ns)   --->   "%tmp_9 = fcmp oge float %data_2_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 42 'fcmp' 'tmp_9' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (1.64ns)   --->   "%tmp_10 = fcmp oge float %data_3_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 43 'fcmp' 'tmp_10' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%data_5_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_5_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 44 'read' 'data_5_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%data_4_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_4_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 45 'read' 'data_4_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/3] (4.08ns)   --->   "%tmp_1 = fmul float %data_0_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 46 'fmul' 'tmp_1' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [2/3] (4.08ns)   --->   "%tmp_4 = fmul float %data_0_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 47 'fmul' 'tmp_4' <Predicate = (and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [2/3] (4.08ns)   --->   "%tmp_1_1 = fmul float %data_1_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 48 'fmul' 'tmp_1_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/3] (4.08ns)   --->   "%tmp_4_1 = fmul float %data_1_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 49 'fmul' 'tmp_4_1' <Predicate = (and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln776_2 = bitcast float %data_2_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 50 'bitcast' 'bitcast_ln776_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_2, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 51 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln776_2 = trunc i32 %bitcast_ln776_2 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 52 'trunc' 'trunc_ln776_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.58ns)   --->   "%icmp_ln776_4 = icmp ne i8 %tmp_8, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 53 'icmp' 'icmp_ln776_4' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.75ns)   --->   "%icmp_ln776_5 = icmp eq i23 %trunc_ln776_2, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 54 'icmp' 'icmp_ln776_5' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_2)   --->   "%or_ln776_2 = or i1 %icmp_ln776_5, %icmp_ln776_4" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 55 'or' 'or_ln776_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (1.64ns)   --->   "%tmp_9 = fcmp oge float %data_2_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 56 'fcmp' 'tmp_9' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_2 = and i1 %or_ln776_2, %tmp_9" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 57 'and' 'and_ln776_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %and_ln776_2, label %5, label %7" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [3/3] (4.08ns)   --->   "%tmp_1_2 = fmul float %data_2_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 59 'fmul' 'tmp_1_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [3/3] (4.08ns)   --->   "%tmp_4_2 = fmul float %data_2_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 60 'fmul' 'tmp_4_2' <Predicate = (and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln776_3 = bitcast float %data_3_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 61 'bitcast' 'bitcast_ln776_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_3, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 62 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln776_3 = trunc i32 %bitcast_ln776_3 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 63 'trunc' 'trunc_ln776_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.58ns)   --->   "%icmp_ln776_6 = icmp ne i8 %tmp_s, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 64 'icmp' 'icmp_ln776_6' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.75ns)   --->   "%icmp_ln776_7 = icmp eq i23 %trunc_ln776_3, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 65 'icmp' 'icmp_ln776_7' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_3)   --->   "%or_ln776_3 = or i1 %icmp_ln776_7, %icmp_ln776_6" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 66 'or' 'or_ln776_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/2] (1.64ns)   --->   "%tmp_10 = fcmp oge float %data_3_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 67 'fcmp' 'tmp_10' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_3 = and i1 %or_ln776_3, %tmp_10" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 68 'and' 'and_ln776_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %and_ln776_3, label %8, label %10" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [3/3] (4.08ns)   --->   "%tmp_1_3 = fmul float %data_3_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 70 'fmul' 'tmp_1_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [3/3] (4.08ns)   --->   "%tmp_4_3 = fmul float %data_3_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 71 'fmul' 'tmp_4_3' <Predicate = (and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [2/2] (1.64ns)   --->   "%tmp_12 = fcmp oge float %data_4_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 72 'fcmp' 'tmp_12' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [2/2] (1.64ns)   --->   "%tmp_14 = fcmp oge float %data_5_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 73 'fcmp' 'tmp_14' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.08>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%data_7_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_7_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 74 'read' 'data_7_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%data_6_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_6_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 75 'read' 'data_6_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/3] (4.08ns)   --->   "%tmp_1 = fmul float %data_0_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 76 'fmul' 'tmp_1' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/3] (4.08ns)   --->   "%tmp_4 = fmul float %data_0_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 77 'fmul' 'tmp_4' <Predicate = (and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/3] (4.08ns)   --->   "%tmp_1_1 = fmul float %data_1_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 78 'fmul' 'tmp_1_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/3] (4.08ns)   --->   "%tmp_4_1 = fmul float %data_1_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 79 'fmul' 'tmp_4_1' <Predicate = (and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [2/3] (4.08ns)   --->   "%tmp_1_2 = fmul float %data_2_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 80 'fmul' 'tmp_1_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [2/3] (4.08ns)   --->   "%tmp_4_2 = fmul float %data_2_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 81 'fmul' 'tmp_4_2' <Predicate = (and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [2/3] (4.08ns)   --->   "%tmp_1_3 = fmul float %data_3_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 82 'fmul' 'tmp_1_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [2/3] (4.08ns)   --->   "%tmp_4_3 = fmul float %data_3_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 83 'fmul' 'tmp_4_3' <Predicate = (and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln776_4 = bitcast float %data_4_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 84 'bitcast' 'bitcast_ln776_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_4, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 85 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln776_4 = trunc i32 %bitcast_ln776_4 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 86 'trunc' 'trunc_ln776_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.58ns)   --->   "%icmp_ln776_8 = icmp ne i8 %tmp_11, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 87 'icmp' 'icmp_ln776_8' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.75ns)   --->   "%icmp_ln776_9 = icmp eq i23 %trunc_ln776_4, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 88 'icmp' 'icmp_ln776_9' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_4)   --->   "%or_ln776_4 = or i1 %icmp_ln776_9, %icmp_ln776_8" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 89 'or' 'or_ln776_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/2] (1.64ns)   --->   "%tmp_12 = fcmp oge float %data_4_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 90 'fcmp' 'tmp_12' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_4 = and i1 %or_ln776_4, %tmp_12" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 91 'and' 'and_ln776_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %and_ln776_4, label %11, label %13" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [3/3] (4.08ns)   --->   "%tmp_1_4 = fmul float %data_4_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 93 'fmul' 'tmp_1_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [3/3] (4.08ns)   --->   "%tmp_4_4 = fmul float %data_4_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 94 'fmul' 'tmp_4_4' <Predicate = (and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln776_5 = bitcast float %data_5_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 95 'bitcast' 'bitcast_ln776_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_5, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 96 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln776_5 = trunc i32 %bitcast_ln776_5 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 97 'trunc' 'trunc_ln776_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.58ns)   --->   "%icmp_ln776_10 = icmp ne i8 %tmp_13, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 98 'icmp' 'icmp_ln776_10' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.75ns)   --->   "%icmp_ln776_11 = icmp eq i23 %trunc_ln776_5, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 99 'icmp' 'icmp_ln776_11' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_5)   --->   "%or_ln776_5 = or i1 %icmp_ln776_11, %icmp_ln776_10" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 100 'or' 'or_ln776_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/2] (1.64ns)   --->   "%tmp_14 = fcmp oge float %data_5_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 101 'fcmp' 'tmp_14' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_5 = and i1 %or_ln776_5, %tmp_14" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 102 'and' 'and_ln776_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %and_ln776_5, label %14, label %16" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [3/3] (4.08ns)   --->   "%tmp_1_5 = fmul float %data_5_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 104 'fmul' 'tmp_1_5' <Predicate = (!and_ln776_5)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [3/3] (4.08ns)   --->   "%tmp_4_5 = fmul float %data_5_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 105 'fmul' 'tmp_4_5' <Predicate = (and_ln776_5)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [2/2] (1.64ns)   --->   "%tmp_16 = fcmp oge float %data_6_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 106 'fcmp' 'tmp_16' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [2/2] (1.64ns)   --->   "%tmp_18 = fcmp oge float %data_7_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 107 'fcmp' 'tmp_18' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.08>
ST_5 : Operation 108 [3/3] (4.08ns)   --->   "%tmp_2 = fmul float %tmp_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 108 'fmul' 'tmp_2' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [3/3] (4.08ns)   --->   "%tmp_2_1 = fmul float %tmp_1_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 109 'fmul' 'tmp_2_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/3] (4.08ns)   --->   "%tmp_1_2 = fmul float %data_2_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 110 'fmul' 'tmp_1_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/3] (4.08ns)   --->   "%tmp_4_2 = fmul float %data_2_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 111 'fmul' 'tmp_4_2' <Predicate = (and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/3] (4.08ns)   --->   "%tmp_1_3 = fmul float %data_3_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 112 'fmul' 'tmp_1_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/3] (4.08ns)   --->   "%tmp_4_3 = fmul float %data_3_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 113 'fmul' 'tmp_4_3' <Predicate = (and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [2/3] (4.08ns)   --->   "%tmp_1_4 = fmul float %data_4_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 114 'fmul' 'tmp_1_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [2/3] (4.08ns)   --->   "%tmp_4_4 = fmul float %data_4_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 115 'fmul' 'tmp_4_4' <Predicate = (and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [2/3] (4.08ns)   --->   "%tmp_1_5 = fmul float %data_5_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 116 'fmul' 'tmp_1_5' <Predicate = (!and_ln776_5)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [2/3] (4.08ns)   --->   "%tmp_4_5 = fmul float %data_5_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 117 'fmul' 'tmp_4_5' <Predicate = (and_ln776_5)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln776_6 = bitcast float %data_6_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 118 'bitcast' 'bitcast_ln776_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_6, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 119 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln776_6 = trunc i32 %bitcast_ln776_6 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 120 'trunc' 'trunc_ln776_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.58ns)   --->   "%icmp_ln776_12 = icmp ne i8 %tmp_15, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 121 'icmp' 'icmp_ln776_12' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.75ns)   --->   "%icmp_ln776_13 = icmp eq i23 %trunc_ln776_6, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 122 'icmp' 'icmp_ln776_13' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_6)   --->   "%or_ln776_6 = or i1 %icmp_ln776_13, %icmp_ln776_12" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 123 'or' 'or_ln776_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/2] (1.64ns)   --->   "%tmp_16 = fcmp oge float %data_6_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 124 'fcmp' 'tmp_16' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_6 = and i1 %or_ln776_6, %tmp_16" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 125 'and' 'and_ln776_6' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %and_ln776_6, label %17, label %19" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [3/3] (4.08ns)   --->   "%tmp_1_6 = fmul float %data_6_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 127 'fmul' 'tmp_1_6' <Predicate = (!and_ln776_6)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [3/3] (4.08ns)   --->   "%tmp_4_6 = fmul float %data_6_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 128 'fmul' 'tmp_4_6' <Predicate = (and_ln776_6)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln776_7 = bitcast float %data_7_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 129 'bitcast' 'bitcast_ln776_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_7, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 130 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln776_7 = trunc i32 %bitcast_ln776_7 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 131 'trunc' 'trunc_ln776_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.58ns)   --->   "%icmp_ln776_14 = icmp ne i8 %tmp_17, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 132 'icmp' 'icmp_ln776_14' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.75ns)   --->   "%icmp_ln776_15 = icmp eq i23 %trunc_ln776_7, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 133 'icmp' 'icmp_ln776_15' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_7)   --->   "%or_ln776_7 = or i1 %icmp_ln776_15, %icmp_ln776_14" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 134 'or' 'or_ln776_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/2] (1.64ns)   --->   "%tmp_18 = fcmp oge float %data_7_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 135 'fcmp' 'tmp_18' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_7 = and i1 %or_ln776_7, %tmp_18" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 136 'and' 'and_ln776_7' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %and_ln776_7, label %20, label %22" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [3/3] (4.08ns)   --->   "%tmp_1_7 = fmul float %data_7_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 138 'fmul' 'tmp_1_7' <Predicate = (!and_ln776_7)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [3/3] (4.08ns)   --->   "%tmp_4_7 = fmul float %data_7_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 139 'fmul' 'tmp_4_7' <Predicate = (and_ln776_7)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.08>
ST_6 : Operation 140 [2/3] (4.08ns)   --->   "%tmp_2 = fmul float %tmp_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 140 'fmul' 'tmp_2' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [2/3] (4.08ns)   --->   "%tmp_2_1 = fmul float %tmp_1_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 141 'fmul' 'tmp_2_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [3/3] (4.08ns)   --->   "%tmp_2_2 = fmul float %tmp_1_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 142 'fmul' 'tmp_2_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [3/3] (4.08ns)   --->   "%tmp_2_3 = fmul float %tmp_1_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 143 'fmul' 'tmp_2_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/3] (4.08ns)   --->   "%tmp_1_4 = fmul float %data_4_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 144 'fmul' 'tmp_1_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/3] (4.08ns)   --->   "%tmp_4_4 = fmul float %data_4_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 145 'fmul' 'tmp_4_4' <Predicate = (and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/3] (4.08ns)   --->   "%tmp_1_5 = fmul float %data_5_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 146 'fmul' 'tmp_1_5' <Predicate = (!and_ln776_5)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/3] (4.08ns)   --->   "%tmp_4_5 = fmul float %data_5_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 147 'fmul' 'tmp_4_5' <Predicate = (and_ln776_5)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [2/3] (4.08ns)   --->   "%tmp_1_6 = fmul float %data_6_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 148 'fmul' 'tmp_1_6' <Predicate = (!and_ln776_6)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [2/3] (4.08ns)   --->   "%tmp_4_6 = fmul float %data_6_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 149 'fmul' 'tmp_4_6' <Predicate = (and_ln776_6)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [2/3] (4.08ns)   --->   "%tmp_1_7 = fmul float %data_7_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 150 'fmul' 'tmp_1_7' <Predicate = (!and_ln776_7)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [2/3] (4.08ns)   --->   "%tmp_4_7 = fmul float %data_7_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 151 'fmul' 'tmp_4_7' <Predicate = (and_ln776_7)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.08>
ST_7 : Operation 152 [1/3] (4.08ns)   --->   "%tmp_2 = fmul float %tmp_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 152 'fmul' 'tmp_2' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/3] (4.08ns)   --->   "%tmp_2_1 = fmul float %tmp_1_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 153 'fmul' 'tmp_2_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [2/3] (4.08ns)   --->   "%tmp_2_2 = fmul float %tmp_1_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 154 'fmul' 'tmp_2_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [2/3] (4.08ns)   --->   "%tmp_2_3 = fmul float %tmp_1_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 155 'fmul' 'tmp_2_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [3/3] (4.08ns)   --->   "%tmp_2_4 = fmul float %tmp_1_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 156 'fmul' 'tmp_2_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [3/3] (4.08ns)   --->   "%tmp_2_5 = fmul float %tmp_1_5, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 157 'fmul' 'tmp_2_5' <Predicate = (!and_ln776_5)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/3] (4.08ns)   --->   "%tmp_1_6 = fmul float %data_6_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 158 'fmul' 'tmp_1_6' <Predicate = (!and_ln776_6)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/3] (4.08ns)   --->   "%tmp_4_6 = fmul float %data_6_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 159 'fmul' 'tmp_4_6' <Predicate = (and_ln776_6)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/3] (4.08ns)   --->   "%tmp_1_7 = fmul float %data_7_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 160 'fmul' 'tmp_1_7' <Predicate = (!and_ln776_7)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/3] (4.08ns)   --->   "%tmp_4_7 = fmul float %data_7_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 161 'fmul' 'tmp_4_7' <Predicate = (and_ln776_7)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.08>
ST_8 : Operation 162 [1/1] (2.73ns)   --->   "%index = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 162 'call' 'index' <Predicate = (!and_ln776)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln780 = trunc i32 %index to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 163 'trunc' 'trunc_ln780' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_19 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 164 'partselect' 'tmp_19' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.74ns)   --->   "%icmp_ln780 = icmp ne i22 %tmp_19, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 165 'icmp' 'icmp_ln780' <Predicate = (!and_ln776)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.30ns)   --->   "%select_ln780 = select i1 %icmp_ln780, i10 -1, i10 %trunc_ln780" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 166 'select' 'select_ln780' <Predicate = (!and_ln776)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (2.73ns)   --->   "%index_1 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_1)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 167 'call' 'index_1' <Predicate = (!and_ln776_1)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln780_1 = trunc i32 %index_1 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 168 'trunc' 'trunc_ln780_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_20 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_1, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 169 'partselect' 'tmp_20' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.74ns)   --->   "%icmp_ln780_1 = icmp ne i22 %tmp_20, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 170 'icmp' 'icmp_ln780_1' <Predicate = (!and_ln776_1)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.30ns)   --->   "%select_ln780_1 = select i1 %icmp_ln780_1, i10 -1, i10 %trunc_ln780_1" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 171 'select' 'select_ln780_1' <Predicate = (!and_ln776_1)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 172 [1/3] (4.08ns)   --->   "%tmp_2_2 = fmul float %tmp_1_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 172 'fmul' 'tmp_2_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/3] (4.08ns)   --->   "%tmp_2_3 = fmul float %tmp_1_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 173 'fmul' 'tmp_2_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [2/3] (4.08ns)   --->   "%tmp_2_4 = fmul float %tmp_1_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 174 'fmul' 'tmp_2_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [2/3] (4.08ns)   --->   "%tmp_2_5 = fmul float %tmp_1_5, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 175 'fmul' 'tmp_2_5' <Predicate = (!and_ln776_5)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [3/3] (4.08ns)   --->   "%tmp_2_6 = fmul float %tmp_1_6, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 176 'fmul' 'tmp_2_6' <Predicate = (!and_ln776_6)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [3/3] (4.08ns)   --->   "%tmp_2_7 = fmul float %tmp_1_7, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 177 'fmul' 'tmp_2_7' <Predicate = (!and_ln776_7)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.08>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln781 = zext i10 %select_ln780 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 178 'zext' 'zext_ln781' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%selu_table5_addr = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 179 'getelementptr' 'selu_table5_addr' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_9 : Operation 180 [2/2] (1.15ns)   --->   "%selu_table5_load = load float* %selu_table5_addr, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 180 'load' 'selu_table5_load' <Predicate = (!and_ln776)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln781_1 = zext i10 %select_ln780_1 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 181 'zext' 'zext_ln781_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%selu_table5_addr_1 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_1" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 182 'getelementptr' 'selu_table5_addr_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_9 : Operation 183 [2/2] (1.15ns)   --->   "%selu_table5_load_1 = load float* %selu_table5_addr_1, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 183 'load' 'selu_table5_load_1' <Predicate = (!and_ln776_1)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 184 [1/1] (2.73ns)   --->   "%index_2 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_2)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 184 'call' 'index_2' <Predicate = (!and_ln776_2)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln780_2 = trunc i32 %index_2 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 185 'trunc' 'trunc_ln780_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_21 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_2, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 186 'partselect' 'tmp_21' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.74ns)   --->   "%icmp_ln780_2 = icmp ne i22 %tmp_21, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 187 'icmp' 'icmp_ln780_2' <Predicate = (!and_ln776_2)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.30ns)   --->   "%select_ln780_2 = select i1 %icmp_ln780_2, i10 -1, i10 %trunc_ln780_2" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 188 'select' 'select_ln780_2' <Predicate = (!and_ln776_2)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (2.73ns)   --->   "%index_3 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_3)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 189 'call' 'index_3' <Predicate = (!and_ln776_3)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln780_3 = trunc i32 %index_3 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 190 'trunc' 'trunc_ln780_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_22 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_3, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 191 'partselect' 'tmp_22' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.74ns)   --->   "%icmp_ln780_3 = icmp ne i22 %tmp_22, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 192 'icmp' 'icmp_ln780_3' <Predicate = (!and_ln776_3)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.30ns)   --->   "%select_ln780_3 = select i1 %icmp_ln780_3, i10 -1, i10 %trunc_ln780_3" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 193 'select' 'select_ln780_3' <Predicate = (!and_ln776_3)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 194 [1/3] (4.08ns)   --->   "%tmp_2_4 = fmul float %tmp_1_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 194 'fmul' 'tmp_2_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/3] (4.08ns)   --->   "%tmp_2_5 = fmul float %tmp_1_5, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 195 'fmul' 'tmp_2_5' <Predicate = (!and_ln776_5)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [2/3] (4.08ns)   --->   "%tmp_2_6 = fmul float %tmp_1_6, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 196 'fmul' 'tmp_2_6' <Predicate = (!and_ln776_6)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [2/3] (4.08ns)   --->   "%tmp_2_7 = fmul float %tmp_1_7, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 197 'fmul' 'tmp_2_7' <Predicate = (!and_ln776_7)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.08>
ST_10 : Operation 198 [1/2] (1.15ns)   --->   "%selu_table5_load = load float* %selu_table5_addr, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 198 'load' 'selu_table5_load' <Predicate = (!and_ln776)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [8 x float]* %res, i64 0, i64 0" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 199 'getelementptr' 'res_addr' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.59ns)   --->   "store float %selu_table5_load, float* %res_addr, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 200 'store' <Predicate = (!and_ln776)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr [8 x float]* %res, i64 0, i64 0" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 201 'getelementptr' 'res_addr_1' <Predicate = (and_ln776)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.59ns)   --->   "store float %tmp_4, float* %res_addr_1, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 202 'store' <Predicate = (and_ln776)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 203 [1/2] (1.15ns)   --->   "%selu_table5_load_1 = load float* %selu_table5_addr_1, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 203 'load' 'selu_table5_load_1' <Predicate = (!and_ln776_1)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr [8 x float]* %res, i64 0, i64 1" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 204 'getelementptr' 'res_addr_2' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.59ns)   --->   "store float %selu_table5_load_1, float* %res_addr_2, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 205 'store' <Predicate = (!and_ln776_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr [8 x float]* %res, i64 0, i64 1" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 206 'getelementptr' 'res_addr_3' <Predicate = (and_ln776_1)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.59ns)   --->   "store float %tmp_4_1, float* %res_addr_3, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 207 'store' <Predicate = (and_ln776_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln781_2 = zext i10 %select_ln780_2 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 208 'zext' 'zext_ln781_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%selu_table5_addr_2 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_2" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 209 'getelementptr' 'selu_table5_addr_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_10 : Operation 210 [2/2] (1.15ns)   --->   "%selu_table5_load_2 = load float* %selu_table5_addr_2, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 210 'load' 'selu_table5_load_2' <Predicate = (!and_ln776_2)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln781_3 = zext i10 %select_ln780_3 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 211 'zext' 'zext_ln781_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%selu_table5_addr_3 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_3" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 212 'getelementptr' 'selu_table5_addr_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_10 : Operation 213 [2/2] (1.15ns)   --->   "%selu_table5_load_3 = load float* %selu_table5_addr_3, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 213 'load' 'selu_table5_load_3' <Predicate = (!and_ln776_3)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 214 [1/1] (2.73ns)   --->   "%index_4 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_4)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 214 'call' 'index_4' <Predicate = (!and_ln776_4)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln780_4 = trunc i32 %index_4 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 215 'trunc' 'trunc_ln780_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_23 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_4, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 216 'partselect' 'tmp_23' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.74ns)   --->   "%icmp_ln780_4 = icmp ne i22 %tmp_23, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 217 'icmp' 'icmp_ln780_4' <Predicate = (!and_ln776_4)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (0.30ns)   --->   "%select_ln780_4 = select i1 %icmp_ln780_4, i10 -1, i10 %trunc_ln780_4" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 218 'select' 'select_ln780_4' <Predicate = (!and_ln776_4)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 219 [1/1] (2.73ns)   --->   "%index_5 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_5)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 219 'call' 'index_5' <Predicate = (!and_ln776_5)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln780_5 = trunc i32 %index_5 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 220 'trunc' 'trunc_ln780_5' <Predicate = (!and_ln776_5)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_24 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_5, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 221 'partselect' 'tmp_24' <Predicate = (!and_ln776_5)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.74ns)   --->   "%icmp_ln780_5 = icmp ne i22 %tmp_24, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 222 'icmp' 'icmp_ln780_5' <Predicate = (!and_ln776_5)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (0.30ns)   --->   "%select_ln780_5 = select i1 %icmp_ln780_5, i10 -1, i10 %trunc_ln780_5" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 223 'select' 'select_ln780_5' <Predicate = (!and_ln776_5)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 224 [1/3] (4.08ns)   --->   "%tmp_2_6 = fmul float %tmp_1_6, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 224 'fmul' 'tmp_2_6' <Predicate = (!and_ln776_6)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 225 [1/3] (4.08ns)   --->   "%tmp_2_7 = fmul float %tmp_1_7, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 225 'fmul' 'tmp_2_7' <Predicate = (!and_ln776_7)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.78>
ST_11 : Operation 226 [1/2] (1.15ns)   --->   "%selu_table5_load_2 = load float* %selu_table5_addr_2, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 226 'load' 'selu_table5_load_2' <Predicate = (!and_ln776_2)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%res_addr_4 = getelementptr [8 x float]* %res, i64 0, i64 2" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 227 'getelementptr' 'res_addr_4' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.59ns)   --->   "store float %selu_table5_load_2, float* %res_addr_4, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 228 'store' <Predicate = (!and_ln776_2)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%res_addr_5 = getelementptr [8 x float]* %res, i64 0, i64 2" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 229 'getelementptr' 'res_addr_5' <Predicate = (and_ln776_2)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.59ns)   --->   "store float %tmp_4_2, float* %res_addr_5, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 230 'store' <Predicate = (and_ln776_2)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 231 [1/2] (1.15ns)   --->   "%selu_table5_load_3 = load float* %selu_table5_addr_3, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 231 'load' 'selu_table5_load_3' <Predicate = (!and_ln776_3)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%res_addr_6 = getelementptr [8 x float]* %res, i64 0, i64 3" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 232 'getelementptr' 'res_addr_6' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.59ns)   --->   "store float %selu_table5_load_3, float* %res_addr_6, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 233 'store' <Predicate = (!and_ln776_3)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%res_addr_7 = getelementptr [8 x float]* %res, i64 0, i64 3" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 234 'getelementptr' 'res_addr_7' <Predicate = (and_ln776_3)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.59ns)   --->   "store float %tmp_4_3, float* %res_addr_7, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 235 'store' <Predicate = (and_ln776_3)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln781_4 = zext i10 %select_ln780_4 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 236 'zext' 'zext_ln781_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%selu_table5_addr_4 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 237 'getelementptr' 'selu_table5_addr_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_11 : Operation 238 [2/2] (1.15ns)   --->   "%selu_table5_load_4 = load float* %selu_table5_addr_4, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 238 'load' 'selu_table5_load_4' <Predicate = (!and_ln776_4)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln781_5 = zext i10 %select_ln780_5 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 239 'zext' 'zext_ln781_5' <Predicate = (!and_ln776_5)> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%selu_table5_addr_5 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_5" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 240 'getelementptr' 'selu_table5_addr_5' <Predicate = (!and_ln776_5)> <Delay = 0.00>
ST_11 : Operation 241 [2/2] (1.15ns)   --->   "%selu_table5_load_5 = load float* %selu_table5_addr_5, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 241 'load' 'selu_table5_load_5' <Predicate = (!and_ln776_5)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 242 [1/1] (2.73ns)   --->   "%index_6 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_6)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 242 'call' 'index_6' <Predicate = (!and_ln776_6)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln780_6 = trunc i32 %index_6 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 243 'trunc' 'trunc_ln780_6' <Predicate = (!and_ln776_6)> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_25 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_6, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 244 'partselect' 'tmp_25' <Predicate = (!and_ln776_6)> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.74ns)   --->   "%icmp_ln780_6 = icmp ne i22 %tmp_25, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 245 'icmp' 'icmp_ln780_6' <Predicate = (!and_ln776_6)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.30ns)   --->   "%select_ln780_6 = select i1 %icmp_ln780_6, i10 -1, i10 %trunc_ln780_6" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 246 'select' 'select_ln780_6' <Predicate = (!and_ln776_6)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 247 [1/1] (2.73ns)   --->   "%index_7 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_7)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 247 'call' 'index_7' <Predicate = (!and_ln776_7)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln780_7 = trunc i32 %index_7 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 248 'trunc' 'trunc_ln780_7' <Predicate = (!and_ln776_7)> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_26 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_7, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 249 'partselect' 'tmp_26' <Predicate = (!and_ln776_7)> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (0.74ns)   --->   "%icmp_ln780_7 = icmp ne i22 %tmp_26, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 250 'icmp' 'icmp_ln780_7' <Predicate = (!and_ln776_7)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.30ns)   --->   "%select_ln780_7 = select i1 %icmp_ln780_7, i10 -1, i10 %trunc_ln780_7" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 251 'select' 'select_ln780_7' <Predicate = (!and_ln776_7)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.75>
ST_12 : Operation 252 [1/2] (1.15ns)   --->   "%selu_table5_load_4 = load float* %selu_table5_addr_4, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 252 'load' 'selu_table5_load_4' <Predicate = (!and_ln776_4)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%res_addr_8 = getelementptr [8 x float]* %res, i64 0, i64 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 253 'getelementptr' 'res_addr_8' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.59ns)   --->   "store float %selu_table5_load_4, float* %res_addr_8, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 254 'store' <Predicate = (!and_ln776_4)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%res_addr_9 = getelementptr [8 x float]* %res, i64 0, i64 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 255 'getelementptr' 'res_addr_9' <Predicate = (and_ln776_4)> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.59ns)   --->   "store float %tmp_4_4, float* %res_addr_9, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 256 'store' <Predicate = (and_ln776_4)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 257 [1/2] (1.15ns)   --->   "%selu_table5_load_5 = load float* %selu_table5_addr_5, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 257 'load' 'selu_table5_load_5' <Predicate = (!and_ln776_5)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%res_addr_10 = getelementptr [8 x float]* %res, i64 0, i64 5" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 258 'getelementptr' 'res_addr_10' <Predicate = (!and_ln776_5)> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.59ns)   --->   "store float %selu_table5_load_5, float* %res_addr_10, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 259 'store' <Predicate = (!and_ln776_5)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%res_addr_11 = getelementptr [8 x float]* %res, i64 0, i64 5" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 260 'getelementptr' 'res_addr_11' <Predicate = (and_ln776_5)> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.59ns)   --->   "store float %tmp_4_5, float* %res_addr_11, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 261 'store' <Predicate = (and_ln776_5)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln781_6 = zext i10 %select_ln780_6 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 262 'zext' 'zext_ln781_6' <Predicate = (!and_ln776_6)> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%selu_table5_addr_6 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_6" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 263 'getelementptr' 'selu_table5_addr_6' <Predicate = (!and_ln776_6)> <Delay = 0.00>
ST_12 : Operation 264 [2/2] (1.15ns)   --->   "%selu_table5_load_6 = load float* %selu_table5_addr_6, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 264 'load' 'selu_table5_load_6' <Predicate = (!and_ln776_6)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln781_7 = zext i10 %select_ln780_7 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 265 'zext' 'zext_ln781_7' <Predicate = (!and_ln776_7)> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%selu_table5_addr_7 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_7" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 266 'getelementptr' 'selu_table5_addr_7' <Predicate = (!and_ln776_7)> <Delay = 0.00>
ST_12 : Operation 267 [2/2] (1.15ns)   --->   "%selu_table5_load_7 = load float* %selu_table5_addr_7, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 267 'load' 'selu_table5_load_7' <Predicate = (!and_ln776_7)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 13 <SV = 12> <Delay = 1.75>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2)" [../../nnet_utils/nnet_activation.h:764]   --->   Operation 268 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../nnet_utils/nnet_activation.h:765]   --->   Operation 269 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp)" [../../nnet_utils/nnet_activation.h:766]   --->   Operation 270 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 271 'br' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_13 : Operation 272 [1/1] (0.00ns)   --->   "br label %3" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 272 'br' <Predicate = (and_ln776)> <Delay = 0.00>
ST_13 : Operation 273 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 273 'br' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_13 : Operation 274 [1/1] (0.00ns)   --->   "br label %6" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 274 'br' <Predicate = (and_ln776_1)> <Delay = 0.00>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 275 'br' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_13 : Operation 276 [1/1] (0.00ns)   --->   "br label %9" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 276 'br' <Predicate = (and_ln776_2)> <Delay = 0.00>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "br label %12"   --->   Operation 277 'br' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "br label %12" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 278 'br' <Predicate = (and_ln776_3)> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "br label %15"   --->   Operation 279 'br' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "br label %15" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 280 'br' <Predicate = (and_ln776_4)> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "br label %18"   --->   Operation 281 'br' <Predicate = (!and_ln776_5)> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "br label %18" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 282 'br' <Predicate = (and_ln776_5)> <Delay = 0.00>
ST_13 : Operation 283 [1/2] (1.15ns)   --->   "%selu_table5_load_6 = load float* %selu_table5_addr_6, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 283 'load' 'selu_table5_load_6' <Predicate = (!and_ln776_6)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%res_addr_12 = getelementptr [8 x float]* %res, i64 0, i64 6" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 284 'getelementptr' 'res_addr_12' <Predicate = (!and_ln776_6)> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.59ns)   --->   "store float %selu_table5_load_6, float* %res_addr_12, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 285 'store' <Predicate = (!and_ln776_6)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "br label %21"   --->   Operation 286 'br' <Predicate = (!and_ln776_6)> <Delay = 0.00>
ST_13 : Operation 287 [1/1] (0.00ns)   --->   "%res_addr_13 = getelementptr [8 x float]* %res, i64 0, i64 6" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 287 'getelementptr' 'res_addr_13' <Predicate = (and_ln776_6)> <Delay = 0.00>
ST_13 : Operation 288 [1/1] (0.59ns)   --->   "store float %tmp_4_6, float* %res_addr_13, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 288 'store' <Predicate = (and_ln776_6)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 289 [1/1] (0.00ns)   --->   "br label %21" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 289 'br' <Predicate = (and_ln776_6)> <Delay = 0.00>
ST_13 : Operation 290 [1/2] (1.15ns)   --->   "%selu_table5_load_7 = load float* %selu_table5_addr_7, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 290 'load' 'selu_table5_load_7' <Predicate = (!and_ln776_7)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%res_addr_14 = getelementptr [8 x float]* %res, i64 0, i64 7" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 291 'getelementptr' 'res_addr_14' <Predicate = (!and_ln776_7)> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.59ns)   --->   "store float %selu_table5_load_7, float* %res_addr_14, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 292 'store' <Predicate = (!and_ln776_7)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "br label %23"   --->   Operation 293 'br' <Predicate = (!and_ln776_7)> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%res_addr_15 = getelementptr [8 x float]* %res, i64 0, i64 7" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 294 'getelementptr' 'res_addr_15' <Predicate = (and_ln776_7)> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.59ns)   --->   "store float %tmp_4_7, float* %res_addr_15, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 295 'store' <Predicate = (and_ln776_7)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "br label %23" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 296 'br' <Predicate = (and_ln776_7)> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "ret void" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 297 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.65ns
The critical path consists of the following:
	wire read on port 'data_1_read' (../../nnet_utils/nnet_activation.h:749) [18]  (0 ns)
	'fcmp' operation ('tmp_7', ../../nnet_utils/nnet_activation.h:776) [58]  (1.65 ns)

 <State 2>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', ../../nnet_utils/nnet_activation.h:779) [33]  (4.08 ns)

 <State 3>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', ../../nnet_utils/nnet_activation.h:779) [33]  (4.08 ns)

 <State 4>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', ../../nnet_utils/nnet_activation.h:779) [33]  (4.08 ns)

 <State 5>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', ../../nnet_utils/nnet_activation.h:779) [34]  (4.08 ns)

 <State 6>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', ../../nnet_utils/nnet_activation.h:779) [34]  (4.08 ns)

 <State 7>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', ../../nnet_utils/nnet_activation.h:779) [34]  (4.08 ns)

 <State 8>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2', ../../nnet_utils/nnet_activation.h:779) [92]  (4.08 ns)

 <State 9>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_4', ../../nnet_utils/nnet_activation.h:779) [150]  (4.08 ns)

 <State 10>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_6', ../../nnet_utils/nnet_activation.h:779) [208]  (4.08 ns)

 <State 11>: 3.78ns
The critical path consists of the following:
	'call' operation ('index_6', ../../nnet_utils/nnet_activation.h:779) to '__hls_fptosi_float_i32' [209]  (2.73 ns)
	'icmp' operation ('icmp_ln780_6', ../../nnet_utils/nnet_activation.h:780) [212]  (0.745 ns)
	'select' operation ('select_ln780_6', ../../nnet_utils/nnet_activation.h:780) [213]  (0.303 ns)

 <State 12>: 1.75ns
The critical path consists of the following:
	'load' operation ('selu_table5_load_4', ../../nnet_utils/nnet_activation.h:781) on array 'selu_table5' [158]  (1.16 ns)
	'store' operation ('store_ln781', ../../nnet_utils/nnet_activation.h:781) of variable 'selu_table5_load_4', ../../nnet_utils/nnet_activation.h:781 on array 'res' [160]  (0.594 ns)

 <State 13>: 1.75ns
The critical path consists of the following:
	'load' operation ('selu_table5_load_6', ../../nnet_utils/nnet_activation.h:781) on array 'selu_table5' [216]  (1.16 ns)
	'store' operation ('store_ln781', ../../nnet_utils/nnet_activation.h:781) of variable 'selu_table5_load_6', ../../nnet_utils/nnet_activation.h:781 on array 'res' [218]  (0.594 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
