[AHDL]
Type=Synthesis
Handle=263184
Project=C:\Users\tmcphillips\Designs\Projects\BASYS250\VerilogHDL\01_CounterWithLoad\design\design.adf
[Settings]
dsn=C:\Users\tmcphillips\Designs\Projects\BASYS250\VerilogHDL\01_CounterWithLoad\design
