-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity match_prop_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inTrack_hwRinv_V : IN STD_LOGIC_VECTOR (14 downto 0);
    inTrack_hwPt_V : IN STD_LOGIC_VECTOR (13 downto 0);
    inTrack_hwSinhEta_V : IN STD_LOGIC_VECTOR (13 downto 0);
    inTrack_hwEta_V : IN STD_LOGIC_VECTOR (13 downto 0);
    inTrack_hwPhi_V : IN STD_LOGIC_VECTOR (18 downto 0);
    inTrack_hwPhiGlobal_V : IN STD_LOGIC_VECTOR (22 downto 0);
    inTrack_hwZ0_V : IN STD_LOGIC_VECTOR (10 downto 0);
    inTrack_hwSector_V : IN STD_LOGIC_VECTOR (4 downto 0);
    inTrack_hwQ_V : IN STD_LOGIC_VECTOR (0 downto 0);
    inTrack_hwX2_V : IN STD_LOGIC_VECTOR (9 downto 0);
    inTrack_hwValid_V : IN STD_LOGIC_VECTOR (0 downto 0);
    inTrack_hwBX_V : IN STD_LOGIC_VECTOR (2 downto 0);
    inTrack_hwPropEta_V : IN STD_LOGIC_VECTOR (13 downto 0);
    inTrack_hwPropPhi_V : IN STD_LOGIC_VECTOR (22 downto 0);
    inMuon_hwPt_V : IN STD_LOGIC_VECTOR (8 downto 0);
    inMuon_hwEta_V : IN STD_LOGIC_VECTOR (8 downto 0);
    inMuon_hwPhi_V : IN STD_LOGIC_VECTOR (9 downto 0);
    inMuon_hwQ_V : IN STD_LOGIC_VECTOR (0 downto 0);
    inMuon_hwValid_V : IN STD_LOGIC_VECTOR (0 downto 0);
    inMuon_hwBX_V : IN STD_LOGIC_VECTOR (2 downto 0);
    inMuon_hwQuality_V : IN STD_LOGIC_VECTOR (3 downto 0);
    outTrackMuon_hwPt_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    outTrackMuon_hwPt_V_ap_vld : OUT STD_LOGIC;
    outTrackMuon_hwEta_V : OUT STD_LOGIC_VECTOR (8 downto 0);
    outTrackMuon_hwEta_V_ap_vld : OUT STD_LOGIC;
    outTrackMuon_hwPhi_V : OUT STD_LOGIC_VECTOR (9 downto 0);
    outTrackMuon_hwPhi_V_ap_vld : OUT STD_LOGIC;
    outTrackMuon_hwQ_V : OUT STD_LOGIC_VECTOR (0 downto 0);
    outTrackMuon_hwQ_V_ap_vld : OUT STD_LOGIC;
    outTrackMuon_hwValid_V : OUT STD_LOGIC_VECTOR (0 downto 0);
    outTrackMuon_hwValid_V_ap_vld : OUT STD_LOGIC;
    outTrackMuon_hwBX_V : OUT STD_LOGIC_VECTOR (2 downto 0);
    outTrackMuon_hwBX_V_ap_vld : OUT STD_LOGIC;
    outTrackMuon_hwQuality_V : IN STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of match_prop_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "match_prop_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx690tffg1927-2,HLS_INPUT_CLOCK=4.115000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.572500,HLS_SYN_LAT=45,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=60,HLS_SYN_FF=8789,HLS_SYN_LUT=9250}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv64_401921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000011001001000011111101101010100010001000010110100011000";
    constant ap_const_lv64_C01921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "1100000000011001001000011111101101010100010001000010110100011000";
    constant ap_const_lv64_3ED3DBA1734F2478 : STD_LOGIC_VECTOR (63 downto 0) := "0011111011010011110110111010000101110011010011110010010001111000";
    constant ap_const_lv64_3F8656EEFA1E3EAF : STD_LOGIC_VECTOR (63 downto 0) := "0011111110000110010101101110111011111010000111100011111010101111";
    constant ap_const_lv64_3F600000972ECF2E : STD_LOGIC_VECTOR (63 downto 0) := "0011111101100000000000000000000010010111001011101100111100101110";
    constant ap_const_lv64_3F8645A1CAC08312 : STD_LOGIC_VECTOR (63 downto 0) := "0011111110000110010001011010000111001010110000001000001100010010";
    constant ap_const_lv64_C00921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "1100000000001001001000011111101101010100010001000010110100011000";
    constant ap_const_lv64_400921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000001001001000011111101101010100010001000010110100011000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_A : STD_LOGIC_VECTOR (11 downto 0) := "000000001010";
    constant ap_const_lv12_FF6 : STD_LOGIC_VECTOR (11 downto 0) := "111111110110";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_FFA : STD_LOGIC_VECTOR (11 downto 0) := "111111111010";
    constant ap_const_lv12_E : STD_LOGIC_VECTOR (11 downto 0) := "000000001110";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_14 : STD_LOGIC_VECTOR (11 downto 0) := "000000010100";
    constant ap_const_lv12_FEC : STD_LOGIC_VECTOR (11 downto 0) := "111111101100";
    constant ap_const_lv12_17 : STD_LOGIC_VECTOR (11 downto 0) := "000000010111";
    constant ap_const_lv12_9 : STD_LOGIC_VECTOR (11 downto 0) := "000000001001";
    constant ap_const_lv23_7FFFFF : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv24_CDBC0A : STD_LOGIC_VECTOR (23 downto 0) := "110011011011110000001010";
    constant ap_const_lv24_6487ED : STD_LOGIC_VECTOR (23 downto 0) := "011001001000011111101101";
    constant ap_const_lv24_3243F6 : STD_LOGIC_VECTOR (23 downto 0) := "001100100100001111110110";
    constant ap_const_lv23_1B7813 : STD_LOGIC_VECTOR (22 downto 0) := "00110110111100000010011";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal inTrack_hwPropEta_V_s_reg_1825 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter1_inTrack_hwPropEta_V_s_reg_1825 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter2_inTrack_hwPropEta_V_s_reg_1825 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter3_inTrack_hwPropEta_V_s_reg_1825 : STD_LOGIC_VECTOR (13 downto 0);
    signal inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter2_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter3_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter4_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter5_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter6_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter7_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter8_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter9_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter10_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter11_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter12_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter13_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter14_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter15_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter16_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter17_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter18_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter19_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter20_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter21_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter22_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter23_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter24_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter25_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter26_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter27_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter28_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter29_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter30_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter31_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter32_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter33_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter34_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter35_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter36_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter37_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter38_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter39_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter40_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter41_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter42_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter43_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter44_inMuon_hwEta_V_read_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_82_reg_1840 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_i_fu_417_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_94_i_reg_1845 : STD_LOGIC_VECTOR (9 downto 0);
    signal inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter1_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter2_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter3_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter4_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter5_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter6_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter7_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter8_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter9_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter10_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter11_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter12_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter13_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter14_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter15_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter16_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter17_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter18_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter19_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter20_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter21_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter22_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter23_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter24_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter25_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter26_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter27_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter28_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter29_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter30_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter31_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter32_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter33_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter34_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter35_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter36_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter37_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter38_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter39_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter40_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter41_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter42_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter43_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter44_inMuon_hwPhi_V_read_reg_1850 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_450_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_43_reg_1870 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_370_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_reg_1885 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_373_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_65_reg_1890 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_376_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_1895 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_379_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_44_reg_1900 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_330_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal returnValue_6_reg_1905 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter16_returnValue_6_reg_1905 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter17_returnValue_6_reg_1905 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter18_returnValue_6_reg_1905 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter19_returnValue_6_reg_1905 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter20_returnValue_6_reg_1905 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter21_returnValue_6_reg_1905 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter22_returnValue_6_reg_1905 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter23_returnValue_6_reg_1905 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_335_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal returnValue_7_reg_1913 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter16_returnValue_7_reg_1913 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter17_returnValue_7_reg_1913 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter18_returnValue_7_reg_1913 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter19_returnValue_7_reg_1913 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter20_returnValue_7_reg_1913 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter21_returnValue_7_reg_1913 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter22_returnValue_7_reg_1913 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter23_returnValue_7_reg_1913 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_340_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_assign_reg_1921 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_345_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_assign_1_reg_1926 : STD_LOGIC_VECTOR (63 downto 0);
    signal isneg_reg_1931 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter21_isneg_reg_1931 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter22_isneg_reg_1931 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_493_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_15_reg_1937 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_1_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1942 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter21_tmp_1_reg_1942 : STD_LOGIC_VECTOR (0 downto 0);
    signal F2_fu_503_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_reg_1948 : STD_LOGIC_VECTOR (11 downto 0);
    signal isneg_2_reg_1956 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter21_isneg_2_reg_1956 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter22_isneg_2_reg_1956 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_538_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_99_reg_1962 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_48_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_reg_1967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter21_tmp_48_reg_1967 : STD_LOGIC_VECTOR (0 downto 0);
    signal F2_2_fu_548_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_2_reg_1973 : STD_LOGIC_VECTOR (11 downto 0);
    signal man_V_2_fu_571_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_2_reg_1981 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_3_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_1986 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_fu_593_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_reg_1991 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_1997 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_606_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_18_reg_2002 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter22_tmp_18_reg_2002 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_s_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_2008 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_demorgan_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_demorgan_reg_2014 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_reg_2019 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_8_fu_650_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_8_reg_2025 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_50_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_2030 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_2_fu_672_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_2_reg_2035 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_53_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_2041 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_685_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_100_reg_2046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp0_iter22_tmp_100_reg_2046 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_55_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_2052 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp57_demorgan_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp57_demorgan_reg_2058 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_reg_2063 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_cast_fu_712_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_amt_cast_reg_2069 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp5_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_reg_2074 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2079 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel1_fu_779_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel1_reg_2084 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_cond2_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_reg_2089 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_2_cast_fu_798_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_amt_2_cast_reg_2094 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp26_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp26_reg_2099 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_reg_2104 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel9_fu_865_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal newSel9_reg_2109 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_cond8_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond8_reg_2114 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2119 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_310_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal returnValue_1_reg_2124 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_2129 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_315_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal returnValue_4_reg_2134 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_i_fu_970_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter24_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter25_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter26_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter27_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter28_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter29_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter30_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter31_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter32_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter33_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter34_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter35_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter36_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter37_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter38_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_pipeline_reg_pp0_iter39_p_Val2_i_reg_2139 : STD_LOGIC_VECTOR (13 downto 0);
    signal returnValue_3_fu_1016_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal returnValue_3_reg_2144 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter25_returnValue_3_reg_2144 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter26_returnValue_3_reg_2144 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter27_returnValue_3_reg_2144 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter28_returnValue_3_reg_2144 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter29_returnValue_3_reg_2144 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter30_returnValue_3_reg_2144 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter31_returnValue_3_reg_2144 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter32_returnValue_3_reg_2144 : STD_LOGIC_VECTOR (63 downto 0);
    signal returnValue_8_fu_1062_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal returnValue_8_reg_2152 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter25_returnValue_8_reg_2152 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter26_returnValue_8_reg_2152 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter27_returnValue_8_reg_2152 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter28_returnValue_8_reg_2152 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter29_returnValue_8_reg_2152 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter30_returnValue_8_reg_2152 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter31_returnValue_8_reg_2152 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_pipeline_reg_pp0_iter32_returnValue_8_reg_2152 : STD_LOGIC_VECTOR (63 downto 0);
    signal notlhs1_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs1_reg_2160 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs1_fu_1091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs1_reg_2165 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_2170 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_320_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal returnValue_2_reg_2175 : STD_LOGIC_VECTOR (63 downto 0);
    signal notlhs3_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs3_reg_2180 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs3_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs3_reg_2185 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_reg_2190 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_325_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal returnValue_5_reg_2195 : STD_LOGIC_VECTOR (63 downto 0);
    signal isneg_1_reg_2200 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter34_isneg_1_reg_2200 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter35_isneg_1_reg_2200 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1171_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_60_reg_2206 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_24_fu_1175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_2211 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter34_tmp_24_reg_2211 : STD_LOGIC_VECTOR (0 downto 0);
    signal F2_1_fu_1181_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_1_reg_2217 : STD_LOGIC_VECTOR (11 downto 0);
    signal isneg_3_reg_2225 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter34_isneg_3_reg_2225 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter35_isneg_3_reg_2225 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_fu_1232_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_107_reg_2231 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_70_fu_1236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_reg_2236 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter34_tmp_70_reg_2236 : STD_LOGIC_VECTOR (0 downto 0);
    signal F2_3_fu_1242_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_3_reg_2242 : STD_LOGIC_VECTOR (11 downto 0);
    signal man_V_5_fu_1265_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_5_reg_2250 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_26_fu_1272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_2255 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_1_fu_1287_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_1_reg_2260 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_29_fu_1295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_2266 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_1300_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_63_reg_2271 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_pipeline_reg_pp0_iter35_tmp_63_reg_2271 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_31_fu_1304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_2277 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp32_demorgan_fu_1310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp32_demorgan_reg_2283 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_1321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_reg_2288 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_11_fu_1344_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_11_reg_2294 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_72_fu_1351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_reg_2299 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_3_fu_1366_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_3_reg_2304 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_75_fu_1374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_reg_2310 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_fu_1379_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_108_reg_2315 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter35_tmp_108_reg_2315 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_77_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_reg_2321 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp83_demorgan_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp83_demorgan_reg_2327 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp30_fu_1400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp30_reg_2332 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_1_cast_fu_1406_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_amt_1_cast_reg_2338 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp17_fu_1462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_reg_2343 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_fu_1467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_reg_2348 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel5_fu_1473_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal newSel5_reg_2353 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_cond5_fu_1486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_reg_2358 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_3_cast_fu_1492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_amt_3_cast_reg_2363 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp35_fu_1548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp35_reg_2368 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond9_fu_1553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond9_reg_2373 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel10_fu_1559_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal newSel10_reg_2378 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_cond11_fu_1572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond11_reg_2383 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_fu_1672_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_reg_2388 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_103_i_i_fu_1695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_i_i_reg_2395 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_111_fu_1701_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_111_reg_2400 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_97_fu_1710_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_97_reg_2406 : STD_LOGIC_VECTOR (22 downto 0);
    signal OP1_V_1_fu_1716_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal OP1_V_fu_1725_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1819_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_7_reg_2423 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_9_fu_1739_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_9_reg_2428 : STD_LOGIC_VECTOR (47 downto 0);
    signal ret_V_reg_2433 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_1_reg_2440 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_1_fu_1789_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_1_reg_2445 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_88_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_370_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_373_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_376_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_379_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_92_i_fu_407_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_85_fu_399_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_i_cast_fu_413_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_assign_cast_fu_395_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_40_fu_430_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_fu_437_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ireg_V_fu_464_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_V_fu_479_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_9_fu_467_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_6_fu_489_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ireg_V_2_fu_509_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_V_2_fu_524_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_90_fu_512_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_45_fu_534_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_554_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_s_fu_561_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_1_fu_565_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_5_fu_583_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_7_fu_588_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sel_tmp6_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_633_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_3_fu_640_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_7_fu_644_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_51_fu_662_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_52_fu_667_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sel_tmp20_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_720_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_11_fu_724_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sel_tmp1_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_demorgan_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_729_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp2_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_806_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_59_fu_810_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sel_tmp18_fu_819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp65_demorgan_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp23_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp25_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp24_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_fu_815_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sel_tmp19_fu_824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_891_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_894_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_2_fu_884_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_32_fu_899_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel_fu_903_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel2_fu_910_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_61_fu_930_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_fu_933_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_4_fu_923_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_102_fu_938_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal newSel8_fu_942_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal newSel3_fu_949_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_94_fu_955_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_4_fu_916_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_i3_fu_962_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal outPhi_assign_to_int_fu_976_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_fu_979_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_36_fu_989_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal notrhs_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outPhi_assign_1_to_i_fu_1022_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_66_fu_1025_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_103_fu_1035_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal notrhs2_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs2_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_fu_1057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal returnValue1_i_to_in_fu_1068_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_25_fu_1071_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_39_fu_1081_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal returnValue1_i1_to_i_fu_1097_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_89_fu_1100_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_104_fu_1110_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_42_fu_1126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal returnValue_fu_1135_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_1_fu_1141_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_V_1_fu_1157_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_54_fu_1145_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_21_fu_1167_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_91_fu_1187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_1191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal returnValue_9_fu_1196_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_3_fu_1202_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_V_3_fu_1218_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_105_fu_1206_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_67_fu_1228_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_22_fu_1248_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_2_fu_1255_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_4_fu_1259_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_27_fu_1277_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_28_fu_1282_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sel_tmp11_fu_1315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_1327_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_4_fu_1334_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_10_fu_1338_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_73_fu_1356_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_74_fu_1361_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sel_tmp29_fu_1394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1414_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_35_fu_1418_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sel_tmp9_fu_1427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp40_demorgan_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_1409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_1445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_1451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_1423_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sel_tmp10_fu_1432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_fu_1480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_1500_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_81_fu_1504_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sel_tmp27_fu_1513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp91_demorgan_fu_1527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_1495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp32_fu_1531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp34_fu_1543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp33_fu_1537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp31_fu_1523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_fu_1509_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sel_tmp28_fu_1518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond10_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_1585_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_fu_1588_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_fu_1578_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_76_fu_1593_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal newSel4_fu_1597_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal newSel6_fu_1604_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_83_fu_1624_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_84_fu_1627_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_5_fu_1617_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_110_fu_1632_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal newSel7_fu_1636_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_5_fu_1610_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal newSel11_fu_1643_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_95_fu_1653_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_97_i_fu_1660_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_95_i_fu_1649_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_97_i_cast_fu_1668_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_i_i_fu_1678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal returnValue_V_1_fu_1683_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_6_fu_1688_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_96_fu_1705_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_1719_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_1719_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_1719_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_100_i_fu_1728_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_101_i_cast_fu_1735_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_86_fu_1772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_fu_1777_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_112_fu_1765_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_1782_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal abscond_fu_1801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_fu_1796_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal abs_fu_1806_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1819_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1819_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_idle_pp0 : STD_LOGIC;
    signal ap_condition_678 : BOOLEAN;

    component match_prop_hw_dadbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component match_prop_hw_dmucud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component match_prop_hw_dcmdEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component match_prop_hw_siteOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component match_prop_hw_sitfYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component match_prop_hw_mulg8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component match_prop_hw_mulhbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (22 downto 0);
        din1 : IN STD_LOGIC_VECTOR (22 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (45 downto 0) );
    end component;


    component match_prop_hw_mulibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;



begin
    match_prop_hw_dadbkb_U1 : component match_prop_hw_dadbkb
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => returnValue_6_reg_1905,
        din1 => ap_const_lv64_401921FB54442D18,
        ce => ap_const_logic_1,
        dout => grp_fu_310_p2);

    match_prop_hw_dadbkb_U2 : component match_prop_hw_dadbkb
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => returnValue_7_reg_1913,
        din1 => ap_const_lv64_401921FB54442D18,
        ce => ap_const_logic_1,
        dout => grp_fu_315_p2);

    match_prop_hw_dadbkb_U3 : component match_prop_hw_dadbkb
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => returnValue_3_reg_2144,
        din1 => ap_const_lv64_C01921FB54442D18,
        ce => ap_const_logic_1,
        dout => grp_fu_320_p2);

    match_prop_hw_dadbkb_U4 : component match_prop_hw_dadbkb
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => returnValue_8_reg_2152,
        din1 => ap_const_lv64_C01921FB54442D18,
        ce => ap_const_logic_1,
        dout => grp_fu_325_p2);

    match_prop_hw_dmucud_U5 : component match_prop_hw_dmucud
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_16_reg_1885,
        din1 => ap_const_lv64_3ED3DBA1734F2478,
        ce => ap_const_logic_1,
        dout => grp_fu_330_p2);

    match_prop_hw_dmucud_U6 : component match_prop_hw_dmucud
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_65_reg_1890,
        din1 => ap_const_lv64_3F8656EEFA1E3EAF,
        ce => ap_const_logic_1,
        dout => grp_fu_335_p2);

    match_prop_hw_dmucud_U7 : component match_prop_hw_dmucud
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_reg_1895,
        din1 => ap_const_lv64_3F600000972ECF2E,
        ce => ap_const_logic_1,
        dout => grp_fu_340_p2);

    match_prop_hw_dmucud_U8 : component match_prop_hw_dmucud
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_44_reg_1900,
        din1 => ap_const_lv64_3F8645A1CAC08312,
        ce => ap_const_logic_1,
        dout => grp_fu_345_p2);

    match_prop_hw_dcmdEe_U9 : component match_prop_hw_dcmdEe
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_pipeline_reg_pp0_iter21_returnValue_6_reg_1905,
        din1 => ap_const_lv64_C00921FB54442D18,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_5,
        dout => grp_fu_350_p2);

    match_prop_hw_dcmdEe_U10 : component match_prop_hw_dcmdEe
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_pipeline_reg_pp0_iter21_returnValue_7_reg_1913,
        din1 => ap_const_lv64_C00921FB54442D18,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_5,
        dout => grp_fu_355_p2);

    match_prop_hw_dcmdEe_U11 : component match_prop_hw_dcmdEe
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_pipeline_reg_pp0_iter30_returnValue_3_reg_2144,
        din1 => ap_const_lv64_400921FB54442D18,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_360_p2);

    match_prop_hw_dcmdEe_U12 : component match_prop_hw_dcmdEe
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_pipeline_reg_pp0_iter30_returnValue_8_reg_2152,
        din1 => ap_const_lv64_400921FB54442D18,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_365_p2);

    match_prop_hw_siteOg_U13 : component match_prop_hw_siteOg
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_370_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_370_p1);

    match_prop_hw_sitfYi_U14 : component match_prop_hw_sitfYi
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_373_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_373_p1);

    match_prop_hw_siteOg_U15 : component match_prop_hw_siteOg
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_376_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_376_p1);

    match_prop_hw_siteOg_U16 : component match_prop_hw_siteOg
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_379_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_379_p1);

    match_prop_hw_mulg8j_U17 : component match_prop_hw_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 10,
        din1_WIDTH => 2,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_94_i_reg_1845,
        din1 => tmp_41_fu_437_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_450_p2);

    match_prop_hw_mulhbi_U18 : component match_prop_hw_mulhbi
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 23,
        din1_WIDTH => 23,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1719_p0,
        din1 => grp_fu_1719_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1719_p2);

    match_prop_hw_mulibs_U19 : component match_prop_hw_mulibs
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1819_p0,
        din1 => grp_fu_1819_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1819_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then
                F2_1_reg_2217 <= F2_1_fu_1181_p2;
                F2_2_reg_1973 <= F2_2_fu_548_p2;
                F2_3_reg_2242 <= F2_3_fu_1242_p2;
                F2_reg_1948 <= F2_fu_503_p2;
                ap_pipeline_reg_pp0_iter10_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter9_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter10_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter9_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter11_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter10_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter11_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter10_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter12_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter11_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter12_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter11_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter13_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter12_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter13_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter12_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter14_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter13_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter14_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter13_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter15_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter14_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter15_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter14_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter16_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter15_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter16_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter15_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter16_returnValue_6_reg_1905 <= returnValue_6_reg_1905;
                ap_pipeline_reg_pp0_iter16_returnValue_7_reg_1913 <= returnValue_7_reg_1913;
                ap_pipeline_reg_pp0_iter17_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter16_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter17_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter16_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter17_returnValue_6_reg_1905 <= ap_pipeline_reg_pp0_iter16_returnValue_6_reg_1905;
                ap_pipeline_reg_pp0_iter17_returnValue_7_reg_1913 <= ap_pipeline_reg_pp0_iter16_returnValue_7_reg_1913;
                ap_pipeline_reg_pp0_iter18_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter17_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter18_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter17_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter18_returnValue_6_reg_1905 <= ap_pipeline_reg_pp0_iter17_returnValue_6_reg_1905;
                ap_pipeline_reg_pp0_iter18_returnValue_7_reg_1913 <= ap_pipeline_reg_pp0_iter17_returnValue_7_reg_1913;
                ap_pipeline_reg_pp0_iter19_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter18_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter19_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter18_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter19_returnValue_6_reg_1905 <= ap_pipeline_reg_pp0_iter18_returnValue_6_reg_1905;
                ap_pipeline_reg_pp0_iter19_returnValue_7_reg_1913 <= ap_pipeline_reg_pp0_iter18_returnValue_7_reg_1913;
                ap_pipeline_reg_pp0_iter20_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter19_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter20_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter19_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter20_returnValue_6_reg_1905 <= ap_pipeline_reg_pp0_iter19_returnValue_6_reg_1905;
                ap_pipeline_reg_pp0_iter20_returnValue_7_reg_1913 <= ap_pipeline_reg_pp0_iter19_returnValue_7_reg_1913;
                ap_pipeline_reg_pp0_iter21_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter20_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter21_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter20_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter21_isneg_2_reg_1956 <= isneg_2_reg_1956;
                ap_pipeline_reg_pp0_iter21_isneg_reg_1931 <= isneg_reg_1931;
                ap_pipeline_reg_pp0_iter21_returnValue_6_reg_1905 <= ap_pipeline_reg_pp0_iter20_returnValue_6_reg_1905;
                ap_pipeline_reg_pp0_iter21_returnValue_7_reg_1913 <= ap_pipeline_reg_pp0_iter20_returnValue_7_reg_1913;
                ap_pipeline_reg_pp0_iter21_tmp_1_reg_1942 <= tmp_1_reg_1942;
                ap_pipeline_reg_pp0_iter21_tmp_48_reg_1967 <= tmp_48_reg_1967;
                ap_pipeline_reg_pp0_iter22_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter21_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter22_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter21_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter22_isneg_2_reg_1956 <= ap_pipeline_reg_pp0_iter21_isneg_2_reg_1956;
                ap_pipeline_reg_pp0_iter22_isneg_reg_1931 <= ap_pipeline_reg_pp0_iter21_isneg_reg_1931;
                ap_pipeline_reg_pp0_iter22_returnValue_6_reg_1905 <= ap_pipeline_reg_pp0_iter21_returnValue_6_reg_1905;
                ap_pipeline_reg_pp0_iter22_returnValue_7_reg_1913 <= ap_pipeline_reg_pp0_iter21_returnValue_7_reg_1913;
                ap_pipeline_reg_pp0_iter22_tmp_100_reg_2046 <= tmp_100_reg_2046;
                ap_pipeline_reg_pp0_iter22_tmp_18_reg_2002 <= tmp_18_reg_2002;
                ap_pipeline_reg_pp0_iter23_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter22_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter23_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter22_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter23_returnValue_6_reg_1905 <= ap_pipeline_reg_pp0_iter22_returnValue_6_reg_1905;
                ap_pipeline_reg_pp0_iter23_returnValue_7_reg_1913 <= ap_pipeline_reg_pp0_iter22_returnValue_7_reg_1913;
                ap_pipeline_reg_pp0_iter24_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter23_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter24_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter23_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter24_p_Val2_i_reg_2139 <= p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter25_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter24_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter25_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter24_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter25_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter24_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter25_returnValue_3_reg_2144 <= returnValue_3_reg_2144;
                ap_pipeline_reg_pp0_iter25_returnValue_8_reg_2152 <= returnValue_8_reg_2152;
                ap_pipeline_reg_pp0_iter26_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter25_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter26_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter25_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter26_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter25_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter26_returnValue_3_reg_2144 <= ap_pipeline_reg_pp0_iter25_returnValue_3_reg_2144;
                ap_pipeline_reg_pp0_iter26_returnValue_8_reg_2152 <= ap_pipeline_reg_pp0_iter25_returnValue_8_reg_2152;
                ap_pipeline_reg_pp0_iter27_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter26_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter27_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter26_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter27_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter26_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter27_returnValue_3_reg_2144 <= ap_pipeline_reg_pp0_iter26_returnValue_3_reg_2144;
                ap_pipeline_reg_pp0_iter27_returnValue_8_reg_2152 <= ap_pipeline_reg_pp0_iter26_returnValue_8_reg_2152;
                ap_pipeline_reg_pp0_iter28_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter27_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter28_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter27_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter28_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter27_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter28_returnValue_3_reg_2144 <= ap_pipeline_reg_pp0_iter27_returnValue_3_reg_2144;
                ap_pipeline_reg_pp0_iter28_returnValue_8_reg_2152 <= ap_pipeline_reg_pp0_iter27_returnValue_8_reg_2152;
                ap_pipeline_reg_pp0_iter29_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter28_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter29_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter28_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter29_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter28_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter29_returnValue_3_reg_2144 <= ap_pipeline_reg_pp0_iter28_returnValue_3_reg_2144;
                ap_pipeline_reg_pp0_iter29_returnValue_8_reg_2152 <= ap_pipeline_reg_pp0_iter28_returnValue_8_reg_2152;
                ap_pipeline_reg_pp0_iter2_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter1_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter2_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter1_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter2_inTrack_hwPropEta_V_s_reg_1825 <= ap_pipeline_reg_pp0_iter1_inTrack_hwPropEta_V_s_reg_1825;
                ap_pipeline_reg_pp0_iter30_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter29_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter30_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter29_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter30_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter29_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter30_returnValue_3_reg_2144 <= ap_pipeline_reg_pp0_iter29_returnValue_3_reg_2144;
                ap_pipeline_reg_pp0_iter30_returnValue_8_reg_2152 <= ap_pipeline_reg_pp0_iter29_returnValue_8_reg_2152;
                ap_pipeline_reg_pp0_iter31_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter30_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter31_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter30_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter31_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter30_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter31_returnValue_3_reg_2144 <= ap_pipeline_reg_pp0_iter30_returnValue_3_reg_2144;
                ap_pipeline_reg_pp0_iter31_returnValue_8_reg_2152 <= ap_pipeline_reg_pp0_iter30_returnValue_8_reg_2152;
                ap_pipeline_reg_pp0_iter32_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter31_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter32_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter31_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter32_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter31_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter32_returnValue_3_reg_2144 <= ap_pipeline_reg_pp0_iter31_returnValue_3_reg_2144;
                ap_pipeline_reg_pp0_iter32_returnValue_8_reg_2152 <= ap_pipeline_reg_pp0_iter31_returnValue_8_reg_2152;
                ap_pipeline_reg_pp0_iter33_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter32_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter33_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter32_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter33_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter32_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter34_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter33_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter34_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter33_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter34_isneg_1_reg_2200 <= isneg_1_reg_2200;
                ap_pipeline_reg_pp0_iter34_isneg_3_reg_2225 <= isneg_3_reg_2225;
                ap_pipeline_reg_pp0_iter34_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter33_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter34_tmp_24_reg_2211 <= tmp_24_reg_2211;
                ap_pipeline_reg_pp0_iter34_tmp_70_reg_2236 <= tmp_70_reg_2236;
                ap_pipeline_reg_pp0_iter35_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter34_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter35_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter34_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter35_isneg_1_reg_2200 <= ap_pipeline_reg_pp0_iter34_isneg_1_reg_2200;
                ap_pipeline_reg_pp0_iter35_isneg_3_reg_2225 <= ap_pipeline_reg_pp0_iter34_isneg_3_reg_2225;
                ap_pipeline_reg_pp0_iter35_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter34_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter35_tmp_108_reg_2315 <= tmp_108_reg_2315;
                ap_pipeline_reg_pp0_iter35_tmp_63_reg_2271 <= tmp_63_reg_2271;
                ap_pipeline_reg_pp0_iter36_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter35_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter36_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter35_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter36_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter35_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter37_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter36_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter37_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter36_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter37_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter36_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter38_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter37_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter38_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter37_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter38_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter37_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter39_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter38_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter39_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter38_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter39_p_Val2_i_reg_2139 <= ap_pipeline_reg_pp0_iter38_p_Val2_i_reg_2139;
                ap_pipeline_reg_pp0_iter3_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter2_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter3_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter2_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter3_inTrack_hwPropEta_V_s_reg_1825 <= ap_pipeline_reg_pp0_iter2_inTrack_hwPropEta_V_s_reg_1825;
                ap_pipeline_reg_pp0_iter40_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter39_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter40_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter39_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter41_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter40_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter41_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter40_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter42_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter41_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter42_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter41_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter43_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter42_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter43_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter42_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter44_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter43_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter44_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter43_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter4_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter3_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter4_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter3_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter5_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter4_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter5_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter4_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter6_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter5_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter6_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter5_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter7_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter6_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter7_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter6_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter8_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter7_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter8_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter7_inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter9_inMuon_hwEta_V_read_reg_1835 <= ap_pipeline_reg_pp0_iter8_inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter9_inMuon_hwPhi_V_read_reg_1850 <= ap_pipeline_reg_pp0_iter8_inMuon_hwPhi_V_read_reg_1850;
                isneg_1_reg_2200 <= ireg_V_1_fu_1141_p1(63 downto 63);
                isneg_2_reg_1956 <= ireg_V_2_fu_509_p1(63 downto 63);
                isneg_3_reg_2225 <= ireg_V_3_fu_1202_p1(63 downto 63);
                isneg_reg_1931 <= ireg_V_fu_464_p1(63 downto 63);
                man_V_11_reg_2294 <= man_V_11_fu_1344_p3;
                man_V_2_reg_1981 <= man_V_2_fu_571_p3;
                man_V_5_reg_2250 <= man_V_5_fu_1265_p3;
                man_V_8_reg_2025 <= man_V_8_fu_650_p3;
                newSel10_reg_2378 <= newSel10_fu_1559_p3;
                newSel1_reg_2084 <= newSel1_fu_779_p3;
                newSel5_reg_2353 <= newSel5_fu_1473_p3;
                newSel9_reg_2109 <= newSel9_fu_865_p3;
                notlhs1_reg_2160 <= notlhs1_fu_1085_p2;
                notlhs3_reg_2180 <= notlhs3_fu_1114_p2;
                notrhs1_reg_2165 <= notrhs1_fu_1091_p2;
                notrhs3_reg_2185 <= notrhs3_fu_1120_p2;
                or_cond11_reg_2383 <= or_cond11_fu_1572_p2;
                or_cond2_reg_2089 <= or_cond2_fu_792_p2;
                or_cond3_reg_2348 <= or_cond3_fu_1467_p2;
                or_cond5_reg_2358 <= or_cond5_fu_1486_p2;
                or_cond6_reg_2104 <= or_cond6_fu_859_p2;
                or_cond8_reg_2114 <= or_cond8_fu_878_p2;
                or_cond9_reg_2373 <= or_cond9_fu_1553_p2;
                or_cond_reg_2079 <= or_cond_fu_773_p2;
                p_1_reg_2445 <= p_1_fu_1789_p3;
                p_Result_1_reg_2440 <= p_Val2_9_fu_1739_p2(39 downto 20);
                p_Val2_7_reg_2423 <= grp_fu_1819_p2;
                p_Val2_9_reg_2428 <= p_Val2_9_fu_1739_p2;
                p_Val2_i_reg_2139 <= p_Val2_i_fu_970_p2;
                r_V_reg_2388 <= r_V_fu_1672_p2;
                ret_V_reg_2433 <= p_Val2_9_fu_1739_p2(42 downto 40);
                returnValue_1_reg_2124 <= grp_fu_310_p2;
                returnValue_2_reg_2175 <= grp_fu_320_p2;
                returnValue_3_reg_2144 <= returnValue_3_fu_1016_p3;
                returnValue_4_reg_2134 <= grp_fu_315_p2;
                returnValue_5_reg_2195 <= grp_fu_325_p2;
                returnValue_6_reg_1905 <= grp_fu_330_p2;
                returnValue_7_reg_1913 <= grp_fu_335_p2;
                returnValue_8_reg_2152 <= returnValue_8_fu_1062_p3;
                sel_tmp12_reg_2288 <= sel_tmp12_fu_1321_p2;
                sel_tmp17_reg_2343 <= sel_tmp17_fu_1462_p2;
                sel_tmp21_reg_2063 <= sel_tmp21_fu_706_p2;
                sel_tmp26_reg_2099 <= sel_tmp26_fu_854_p2;
                sel_tmp30_reg_2332 <= sel_tmp30_fu_1400_p2;
                sel_tmp32_demorgan_reg_2283 <= sel_tmp32_demorgan_fu_1310_p2;
                sel_tmp35_reg_2368 <= sel_tmp35_fu_1548_p2;
                sel_tmp57_demorgan_reg_2058 <= sel_tmp57_demorgan_fu_695_p2;
                sel_tmp5_reg_2074 <= sel_tmp5_fu_768_p2;
                sel_tmp6_demorgan_reg_2014 <= sel_tmp6_demorgan_fu_616_p2;
                sel_tmp7_reg_2019 <= sel_tmp7_fu_627_p2;
                sel_tmp83_demorgan_reg_2327 <= sel_tmp83_demorgan_fu_1389_p2;
                sh_amt_1_cast_reg_2338 <= sh_amt_1_cast_fu_1406_p1;
                sh_amt_1_reg_2260 <= sh_amt_1_fu_1287_p3;
                sh_amt_2_cast_reg_2094 <= sh_amt_2_cast_fu_798_p1;
                sh_amt_2_reg_2035 <= sh_amt_2_fu_672_p3;
                sh_amt_3_cast_reg_2363 <= sh_amt_3_cast_fu_1492_p1;
                sh_amt_3_reg_2304 <= sh_amt_3_fu_1366_p3;
                sh_amt_cast_reg_2069 <= sh_amt_cast_fu_712_p1;
                sh_amt_reg_1991 <= sh_amt_fu_593_p3;
                tmp_100_reg_2046 <= tmp_100_fu_685_p1;
                tmp_103_i_i_reg_2395 <= tmp_103_i_i_fu_1695_p2;
                tmp_107_reg_2231 <= tmp_107_fu_1232_p1;
                tmp_108_reg_2315 <= tmp_108_fu_1379_p1;
                tmp_111_reg_2400 <= tmp_111_fu_1701_p1;
                tmp_15_reg_1937 <= tmp_15_fu_493_p1;
                tmp_16_reg_1885 <= grp_fu_370_p1;
                tmp_18_reg_2002 <= tmp_18_fu_606_p1;
                tmp_1_reg_1942 <= tmp_1_fu_497_p2;
                tmp_20_reg_2119 <= grp_fu_350_p2;
                tmp_24_reg_2211 <= tmp_24_fu_1175_p2;
                tmp_26_reg_2255 <= tmp_26_fu_1272_p2;
                tmp_29_reg_2266 <= tmp_29_fu_1295_p2;
                tmp_31_reg_2277 <= tmp_31_fu_1304_p2;
                tmp_3_reg_1986 <= tmp_3_fu_578_p2;
                tmp_43_reg_1870 <= grp_fu_450_p2;
                tmp_44_reg_1900 <= grp_fu_379_p1;
                tmp_47_reg_2170 <= grp_fu_360_p2;
                tmp_48_reg_1967 <= tmp_48_fu_542_p2;
                tmp_50_reg_2030 <= tmp_50_fu_657_p2;
                tmp_53_reg_2041 <= tmp_53_fu_680_p2;
                tmp_55_reg_2052 <= tmp_55_fu_689_p2;
                tmp_60_reg_2206 <= tmp_60_fu_1171_p1;
                tmp_63_reg_2271 <= tmp_63_fu_1300_p1;
                tmp_65_reg_1890 <= grp_fu_373_p1;
                tmp_70_reg_2236 <= tmp_70_fu_1236_p2;
                tmp_72_reg_2299 <= tmp_72_fu_1351_p2;
                tmp_75_reg_2310 <= tmp_75_fu_1374_p2;
                tmp_77_reg_2321 <= tmp_77_fu_1383_p2;
                tmp_78_reg_2129 <= grp_fu_355_p2;
                tmp_8_reg_1997 <= tmp_8_fu_601_p2;
                tmp_92_reg_2190 <= grp_fu_365_p2;
                tmp_97_reg_2406 <= tmp_97_fu_1710_p3;
                tmp_99_reg_1962 <= tmp_99_fu_538_p1;
                tmp_reg_1895 <= grp_fu_376_p1;
                tmp_s_reg_2008 <= tmp_s_fu_610_p2;
                v_assign_1_reg_1926 <= grp_fu_345_p2;
                v_assign_reg_1921 <= grp_fu_340_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ap_pipeline_reg_pp0_iter1_inMuon_hwEta_V_read_reg_1835 <= inMuon_hwEta_V_read_reg_1835;
                ap_pipeline_reg_pp0_iter1_inMuon_hwPhi_V_read_reg_1850 <= inMuon_hwPhi_V_read_reg_1850;
                ap_pipeline_reg_pp0_iter1_inTrack_hwPropEta_V_s_reg_1825 <= inTrack_hwPropEta_V_s_reg_1825;
                inMuon_hwEta_V_read_reg_1835 <= inMuon_hwEta_V;
                inMuon_hwPhi_V_read_reg_1850 <= inMuon_hwPhi_V;
                inTrack_hwPropEta_V_s_reg_1825 <= inTrack_hwPropEta_V;
                tmp_82_reg_1840 <= inMuon_hwEta_V(8 downto 8);
                tmp_94_i_reg_1845 <= tmp_94_i_fu_417_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_pipeline_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    F2_1_fu_1181_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_21_fu_1167_p1));
    F2_2_fu_548_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_45_fu_534_p1));
    F2_3_fu_1242_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_67_fu_1228_p1));
    F2_fu_503_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_6_fu_489_p1));
        OP1_V_1_fu_1716_p1 <= std_logic_vector(resize(signed(tmp_97_reg_2406),46));

        OP1_V_fu_1725_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter39_p_Val2_i_reg_2139),28));

    abs_fu_1806_p3 <= 
        p_1_reg_2445 when (abscond_fu_1801_p2(0) = '1') else 
        neg_fu_1796_p2;
    abscond_fu_1801_p2 <= "1" when (signed(p_1_reg_2445) > signed(ap_const_lv3_0)) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);

    ap_condition_678_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter45)
    begin
                ap_condition_678 <= (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45));
    end process;


    ap_done_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter45)
    begin
        if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4) and (ap_const_logic_0 = ap_enable_reg_pp0_iter5) and (ap_const_logic_0 = ap_enable_reg_pp0_iter6) and (ap_const_logic_0 = ap_enable_reg_pp0_iter7) and (ap_const_logic_0 = ap_enable_reg_pp0_iter8) and (ap_const_logic_0 = ap_enable_reg_pp0_iter9) and (ap_const_logic_0 = ap_enable_reg_pp0_iter10) and (ap_const_logic_0 = ap_enable_reg_pp0_iter11) and (ap_const_logic_0 = ap_enable_reg_pp0_iter12) and (ap_const_logic_0 = ap_enable_reg_pp0_iter13) and (ap_const_logic_0 = ap_enable_reg_pp0_iter14) and (ap_const_logic_0 = ap_enable_reg_pp0_iter15) and (ap_const_logic_0 = ap_enable_reg_pp0_iter16) and (ap_const_logic_0 = ap_enable_reg_pp0_iter17) and (ap_const_logic_0 = ap_enable_reg_pp0_iter18) and (ap_const_logic_0 = ap_enable_reg_pp0_iter19) and (ap_const_logic_0 = ap_enable_reg_pp0_iter20) and (ap_const_logic_0 = ap_enable_reg_pp0_iter21) and (ap_const_logic_0 = ap_enable_reg_pp0_iter22) and (ap_const_logic_0 = ap_enable_reg_pp0_iter23) and (ap_const_logic_0 = ap_enable_reg_pp0_iter24) and (ap_const_logic_0 = ap_enable_reg_pp0_iter25) and (ap_const_logic_0 = ap_enable_reg_pp0_iter26) and (ap_const_logic_0 = ap_enable_reg_pp0_iter27) and (ap_const_logic_0 = ap_enable_reg_pp0_iter28) and (ap_const_logic_0 = ap_enable_reg_pp0_iter29) and (ap_const_logic_0 = ap_enable_reg_pp0_iter30) and (ap_const_logic_0 = ap_enable_reg_pp0_iter31) and (ap_const_logic_0 = ap_enable_reg_pp0_iter32) and (ap_const_logic_0 = ap_enable_reg_pp0_iter33) and (ap_const_logic_0 = ap_enable_reg_pp0_iter34) and (ap_const_logic_0 = ap_enable_reg_pp0_iter35) and (ap_const_logic_0 = ap_enable_reg_pp0_iter36) and (ap_const_logic_0 = ap_enable_reg_pp0_iter37) and (ap_const_logic_0 = ap_enable_reg_pp0_iter38) and (ap_const_logic_0 = ap_enable_reg_pp0_iter39) and (ap_const_logic_0 = ap_enable_reg_pp0_iter40) and (ap_const_logic_0 = ap_enable_reg_pp0_iter41) and (ap_const_logic_0 = ap_enable_reg_pp0_iter42) and (ap_const_logic_0 = ap_enable_reg_pp0_iter43) and (ap_const_logic_0 = ap_enable_reg_pp0_iter44) and (ap_const_logic_0 = ap_enable_reg_pp0_iter45))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4) and (ap_const_logic_0 = ap_enable_reg_pp0_iter5) and (ap_const_logic_0 = ap_enable_reg_pp0_iter6) and (ap_const_logic_0 = ap_enable_reg_pp0_iter7) and (ap_const_logic_0 = ap_enable_reg_pp0_iter8) and (ap_const_logic_0 = ap_enable_reg_pp0_iter9) and (ap_const_logic_0 = ap_enable_reg_pp0_iter10) and (ap_const_logic_0 = ap_enable_reg_pp0_iter11) and (ap_const_logic_0 = ap_enable_reg_pp0_iter12) and (ap_const_logic_0 = ap_enable_reg_pp0_iter13) and (ap_const_logic_0 = ap_enable_reg_pp0_iter14) and (ap_const_logic_0 = ap_enable_reg_pp0_iter15) and (ap_const_logic_0 = ap_enable_reg_pp0_iter16) and (ap_const_logic_0 = ap_enable_reg_pp0_iter17) and (ap_const_logic_0 = ap_enable_reg_pp0_iter18) and (ap_const_logic_0 = ap_enable_reg_pp0_iter19) and (ap_const_logic_0 = ap_enable_reg_pp0_iter20) and (ap_const_logic_0 = ap_enable_reg_pp0_iter21) and (ap_const_logic_0 = ap_enable_reg_pp0_iter22) and (ap_const_logic_0 = ap_enable_reg_pp0_iter23) and (ap_const_logic_0 = ap_enable_reg_pp0_iter24) and (ap_const_logic_0 = ap_enable_reg_pp0_iter25) and (ap_const_logic_0 = ap_enable_reg_pp0_iter26) and (ap_const_logic_0 = ap_enable_reg_pp0_iter27) and (ap_const_logic_0 = ap_enable_reg_pp0_iter28) and (ap_const_logic_0 = ap_enable_reg_pp0_iter29) and (ap_const_logic_0 = ap_enable_reg_pp0_iter30) and (ap_const_logic_0 = ap_enable_reg_pp0_iter31) and (ap_const_logic_0 = ap_enable_reg_pp0_iter32) and (ap_const_logic_0 = ap_enable_reg_pp0_iter33) and (ap_const_logic_0 = ap_enable_reg_pp0_iter34) and (ap_const_logic_0 = ap_enable_reg_pp0_iter35) and (ap_const_logic_0 = ap_enable_reg_pp0_iter36) and (ap_const_logic_0 = ap_enable_reg_pp0_iter37) and (ap_const_logic_0 = ap_enable_reg_pp0_iter38) and (ap_const_logic_0 = ap_enable_reg_pp0_iter39) and (ap_const_logic_0 = ap_enable_reg_pp0_iter40) and (ap_const_logic_0 = ap_enable_reg_pp0_iter41) and (ap_const_logic_0 = ap_enable_reg_pp0_iter42) and (ap_const_logic_0 = ap_enable_reg_pp0_iter43) and (ap_const_logic_0 = ap_enable_reg_pp0_iter44))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    exp_tmp_V_1_fu_1157_p4 <= ireg_V_1_fu_1141_p1(62 downto 52);
    exp_tmp_V_2_fu_524_p4 <= ireg_V_2_fu_509_p1(62 downto 52);
    exp_tmp_V_3_fu_1218_p4 <= ireg_V_3_fu_1202_p1(62 downto 52);
    exp_tmp_V_fu_479_p4 <= ireg_V_fu_464_p1(62 downto 52);
    grp_fu_1719_p0 <= OP1_V_1_fu_1716_p1(23 - 1 downto 0);
    grp_fu_1719_p1 <= OP1_V_1_fu_1716_p1(23 - 1 downto 0);
    grp_fu_1819_p0 <= OP1_V_fu_1725_p1(14 - 1 downto 0);
    grp_fu_1819_p1 <= OP1_V_fu_1725_p1(14 - 1 downto 0);
        grp_fu_370_p0 <= std_logic_vector(resize(signed(inTrack_hwPropPhi_V),32));

    grp_fu_373_p0 <= std_logic_vector(resize(unsigned(inMuon_hwPhi_V),32));
        grp_fu_376_p0 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter3_inTrack_hwPropEta_V_s_reg_1825),32));

        grp_fu_379_p0 <= std_logic_vector(resize(signed(tmp_43_reg_1870),32));

    ireg_V_1_fu_1141_p1 <= returnValue_fu_1135_p3;
    ireg_V_2_fu_509_p1 <= v_assign_1_reg_1926;
    ireg_V_3_fu_1202_p1 <= returnValue_9_fu_1196_p3;
    ireg_V_fu_464_p1 <= v_assign_reg_1921;
    man_V_10_fu_1338_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_4_fu_1334_p1));
    man_V_11_fu_1344_p3 <= 
        man_V_10_fu_1338_p2 when (isneg_3_reg_2225(0) = '1') else 
        p_Result_4_fu_1334_p1;
    man_V_1_fu_565_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_s_fu_561_p1));
    man_V_2_fu_571_p3 <= 
        man_V_1_fu_565_p2 when (isneg_reg_1931(0) = '1') else 
        p_Result_s_fu_561_p1;
    man_V_4_fu_1259_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_2_fu_1255_p1));
    man_V_5_fu_1265_p3 <= 
        man_V_4_fu_1259_p2 when (isneg_1_reg_2200(0) = '1') else 
        p_Result_2_fu_1255_p1;
    man_V_7_fu_644_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_3_fu_640_p1));
    man_V_8_fu_650_p3 <= 
        man_V_7_fu_644_p2 when (isneg_2_reg_1956(0) = '1') else 
        p_Result_3_fu_640_p1;
    neg_fu_1796_p2 <= std_logic_vector(unsigned(ap_const_lv3_0) - unsigned(p_1_reg_2445));
    newSel10_fu_1559_p3 <= 
        tmp_109_fu_1509_p1 when (sel_tmp31_fu_1523_p2(0) = '1') else 
        tmp_108_reg_2315;
    newSel11_fu_1643_p3 <= 
        newSel7_fu_1636_p3 when (or_cond9_reg_2373(0) = '1') else 
        newSel10_reg_2378;
    newSel1_fu_779_p3 <= 
        tmp_30_fu_729_p1 when (sel_tmp8_fu_743_p2(0) = '1') else 
        tmp_18_reg_2002;
    newSel2_fu_910_p3 <= 
        newSel_fu_903_p3 when (or_cond_reg_2079(0) = '1') else 
        newSel1_reg_2084;
    newSel3_fu_949_p3 <= 
        newSel8_fu_942_p3 when (or_cond6_reg_2104(0) = '1') else 
        newSel9_reg_2109;
    newSel4_fu_1597_p3 <= 
        p_3_fu_1578_p3 when (sel_tmp17_reg_2343(0) = '1') else 
        tmp_76_fu_1593_p1;
    newSel5_fu_1473_p3 <= 
        tmp_69_fu_1423_p1 when (sel_tmp13_fu_1437_p2(0) = '1') else 
        tmp_63_reg_2271;
    newSel6_fu_1604_p3 <= 
        newSel4_fu_1597_p3 when (or_cond3_reg_2348(0) = '1') else 
        newSel5_reg_2353;
    newSel7_fu_1636_p3 <= 
        p_5_fu_1617_p3 when (sel_tmp35_reg_2368(0) = '1') else 
        tmp_110_fu_1632_p1;
    newSel8_fu_942_p3 <= 
        p_4_fu_923_p3 when (sel_tmp26_reg_2099(0) = '1') else 
        tmp_102_fu_938_p1;
    newSel9_fu_865_p3 <= 
        tmp_101_fu_815_p1 when (sel_tmp22_fu_829_p2(0) = '1') else 
        tmp_100_reg_2046;
    newSel_fu_903_p3 <= 
        p_2_fu_884_p3 when (sel_tmp5_reg_2074(0) = '1') else 
        tmp_32_fu_899_p1;
    notlhs1_fu_1085_p2 <= "0" when (tmp_25_fu_1071_p4 = ap_const_lv11_7FF) else "1";
    notlhs2_fu_1039_p2 <= "0" when (tmp_66_fu_1025_p4 = ap_const_lv11_7FF) else "1";
    notlhs3_fu_1114_p2 <= "0" when (tmp_89_fu_1100_p4 = ap_const_lv11_7FF) else "1";
    notlhs_fu_993_p2 <= "0" when (tmp_17_fu_979_p4 = ap_const_lv11_7FF) else "1";
    notrhs1_fu_1091_p2 <= "1" when (tmp_39_fu_1081_p1 = ap_const_lv52_0) else "0";
    notrhs2_fu_1045_p2 <= "1" when (tmp_103_fu_1035_p1 = ap_const_lv52_0) else "0";
    notrhs3_fu_1120_p2 <= "1" when (tmp_104_fu_1110_p1 = ap_const_lv52_0) else "0";
    notrhs_fu_999_p2 <= "1" when (tmp_36_fu_989_p1 = ap_const_lv52_0) else "0";
    or_cond10_fu_1566_p2 <= (sel_tmp31_fu_1523_p2 or sel_tmp28_fu_1518_p2);
    or_cond11_fu_1572_p2 <= (or_cond9_fu_1553_p2 or or_cond10_fu_1566_p2);
    or_cond1_fu_786_p2 <= (sel_tmp8_fu_743_p2 or sel_tmp2_fu_738_p2);
    or_cond2_fu_792_p2 <= (or_cond_fu_773_p2 or or_cond1_fu_786_p2);
    or_cond3_fu_1467_p2 <= (sel_tmp17_fu_1462_p2 or sel_tmp15_fu_1451_p2);
    or_cond4_fu_1480_p2 <= (sel_tmp13_fu_1437_p2 or sel_tmp10_fu_1432_p2);
    or_cond5_fu_1486_p2 <= (or_cond3_fu_1467_p2 or or_cond4_fu_1480_p2);
    or_cond6_fu_859_p2 <= (sel_tmp26_fu_854_p2 or sel_tmp24_fu_843_p2);
    or_cond7_fu_872_p2 <= (sel_tmp22_fu_829_p2 or sel_tmp19_fu_824_p2);
    or_cond8_fu_878_p2 <= (or_cond6_fu_859_p2 or or_cond7_fu_872_p2);
    or_cond9_fu_1553_p2 <= (sel_tmp35_fu_1548_p2 or sel_tmp33_fu_1537_p2);
    or_cond_fu_773_p2 <= (sel_tmp5_fu_768_p2 or sel_tmp3_fu_757_p2);
    outPhi_assign_1_to_i_fu_1022_p1 <= ap_pipeline_reg_pp0_iter23_returnValue_7_reg_1913;
    outPhi_assign_to_int_fu_976_p1 <= ap_pipeline_reg_pp0_iter23_returnValue_6_reg_1905;

    outTrackMuon_hwBX_V_assign_proc : process(inTrack_hwBX_V, tmp_88_fu_1813_p2, ap_condition_678)
    begin
        if ((ap_condition_678 = ap_const_boolean_1)) then
            if (not((tmp_88_fu_1813_p2 = ap_const_lv1_0))) then 
                outTrackMuon_hwBX_V <= ap_const_lv3_0;
            elsif ((tmp_88_fu_1813_p2 = ap_const_lv1_0)) then 
                outTrackMuon_hwBX_V <= inTrack_hwBX_V;
            else 
                outTrackMuon_hwBX_V <= "XXX";
            end if;
        else 
            outTrackMuon_hwBX_V <= "XXX";
        end if; 
    end process;


    outTrackMuon_hwBX_V_ap_vld_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter45, tmp_88_fu_1813_p2)
    begin
        if (((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and (tmp_88_fu_1813_p2 = ap_const_lv1_0)) or (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and not((tmp_88_fu_1813_p2 = ap_const_lv1_0))))) then 
            outTrackMuon_hwBX_V_ap_vld <= ap_const_logic_1;
        else 
            outTrackMuon_hwBX_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    outTrackMuon_hwEta_V_assign_proc : process(ap_pipeline_reg_pp0_iter44_inMuon_hwEta_V_read_reg_1835, tmp_88_fu_1813_p2, ap_condition_678)
    begin
        if ((ap_condition_678 = ap_const_boolean_1)) then
            if (not((tmp_88_fu_1813_p2 = ap_const_lv1_0))) then 
                outTrackMuon_hwEta_V <= ap_const_lv9_0;
            elsif ((tmp_88_fu_1813_p2 = ap_const_lv1_0)) then 
                outTrackMuon_hwEta_V <= ap_pipeline_reg_pp0_iter44_inMuon_hwEta_V_read_reg_1835;
            else 
                outTrackMuon_hwEta_V <= "XXXXXXXXX";
            end if;
        else 
            outTrackMuon_hwEta_V <= "XXXXXXXXX";
        end if; 
    end process;


    outTrackMuon_hwEta_V_ap_vld_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter45, tmp_88_fu_1813_p2)
    begin
        if (((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and (tmp_88_fu_1813_p2 = ap_const_lv1_0)) or (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and not((tmp_88_fu_1813_p2 = ap_const_lv1_0))))) then 
            outTrackMuon_hwEta_V_ap_vld <= ap_const_logic_1;
        else 
            outTrackMuon_hwEta_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    outTrackMuon_hwPhi_V_assign_proc : process(ap_pipeline_reg_pp0_iter44_inMuon_hwPhi_V_read_reg_1850, tmp_88_fu_1813_p2, ap_condition_678)
    begin
        if ((ap_condition_678 = ap_const_boolean_1)) then
            if (not((tmp_88_fu_1813_p2 = ap_const_lv1_0))) then 
                outTrackMuon_hwPhi_V <= ap_const_lv10_0;
            elsif ((tmp_88_fu_1813_p2 = ap_const_lv1_0)) then 
                outTrackMuon_hwPhi_V <= ap_pipeline_reg_pp0_iter44_inMuon_hwPhi_V_read_reg_1850;
            else 
                outTrackMuon_hwPhi_V <= "XXXXXXXXXX";
            end if;
        else 
            outTrackMuon_hwPhi_V <= "XXXXXXXXXX";
        end if; 
    end process;


    outTrackMuon_hwPhi_V_ap_vld_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter45, tmp_88_fu_1813_p2)
    begin
        if (((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and (tmp_88_fu_1813_p2 = ap_const_lv1_0)) or (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and not((tmp_88_fu_1813_p2 = ap_const_lv1_0))))) then 
            outTrackMuon_hwPhi_V_ap_vld <= ap_const_logic_1;
        else 
            outTrackMuon_hwPhi_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    outTrackMuon_hwPt_V_assign_proc : process(inTrack_hwPt_V, tmp_88_fu_1813_p2, ap_condition_678)
    begin
        if ((ap_condition_678 = ap_const_boolean_1)) then
            if (not((tmp_88_fu_1813_p2 = ap_const_lv1_0))) then 
                outTrackMuon_hwPt_V <= ap_const_lv14_0;
            elsif ((tmp_88_fu_1813_p2 = ap_const_lv1_0)) then 
                outTrackMuon_hwPt_V <= inTrack_hwPt_V;
            else 
                outTrackMuon_hwPt_V <= "XXXXXXXXXXXXXX";
            end if;
        else 
            outTrackMuon_hwPt_V <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    outTrackMuon_hwPt_V_ap_vld_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter45, tmp_88_fu_1813_p2)
    begin
        if (((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and (tmp_88_fu_1813_p2 = ap_const_lv1_0)) or (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and not((tmp_88_fu_1813_p2 = ap_const_lv1_0))))) then 
            outTrackMuon_hwPt_V_ap_vld <= ap_const_logic_1;
        else 
            outTrackMuon_hwPt_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    outTrackMuon_hwQ_V_assign_proc : process(inTrack_hwQ_V, tmp_88_fu_1813_p2, ap_condition_678)
    begin
        if ((ap_condition_678 = ap_const_boolean_1)) then
            if (not((tmp_88_fu_1813_p2 = ap_const_lv1_0))) then 
                outTrackMuon_hwQ_V <= ap_const_lv1_0;
            elsif ((tmp_88_fu_1813_p2 = ap_const_lv1_0)) then 
                outTrackMuon_hwQ_V <= inTrack_hwQ_V;
            else 
                outTrackMuon_hwQ_V <= "X";
            end if;
        else 
            outTrackMuon_hwQ_V <= "X";
        end if; 
    end process;


    outTrackMuon_hwQ_V_ap_vld_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter45, tmp_88_fu_1813_p2)
    begin
        if (((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and (tmp_88_fu_1813_p2 = ap_const_lv1_0)) or (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and not((tmp_88_fu_1813_p2 = ap_const_lv1_0))))) then 
            outTrackMuon_hwQ_V_ap_vld <= ap_const_logic_1;
        else 
            outTrackMuon_hwQ_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    outTrackMuon_hwValid_V_assign_proc : process(tmp_88_fu_1813_p2, ap_condition_678)
    begin
        if ((ap_condition_678 = ap_const_boolean_1)) then
            if (not((tmp_88_fu_1813_p2 = ap_const_lv1_0))) then 
                outTrackMuon_hwValid_V <= ap_const_lv1_0;
            elsif ((tmp_88_fu_1813_p2 = ap_const_lv1_0)) then 
                outTrackMuon_hwValid_V <= ap_const_lv1_1;
            else 
                outTrackMuon_hwValid_V <= "X";
            end if;
        else 
            outTrackMuon_hwValid_V <= "X";
        end if; 
    end process;


    outTrackMuon_hwValid_V_ap_vld_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter45, tmp_88_fu_1813_p2)
    begin
        if (((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and (tmp_88_fu_1813_p2 = ap_const_lv1_0)) or (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and not((tmp_88_fu_1813_p2 = ap_const_lv1_0))))) then 
            outTrackMuon_hwValid_V_ap_vld <= ap_const_logic_1;
        else 
            outTrackMuon_hwValid_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_1_fu_1789_p3 <= 
        p_s_fu_1782_p3 when (tmp_112_fu_1765_p3(0) = '1') else 
        ret_V_reg_2433;
    p_2_fu_884_p3 <= 
        ap_const_lv14_3FFF when (ap_pipeline_reg_pp0_iter22_isneg_reg_1931(0) = '1') else 
        ap_const_lv14_0;
    p_3_fu_1578_p3 <= 
        ap_const_lv23_7FFFFF when (ap_pipeline_reg_pp0_iter35_isneg_1_reg_2200(0) = '1') else 
        ap_const_lv23_0;
    p_4_fu_923_p3 <= 
        ap_const_lv10_3FF when (ap_pipeline_reg_pp0_iter22_isneg_2_reg_1956(0) = '1') else 
        ap_const_lv10_0;
    p_5_fu_1617_p3 <= 
        ap_const_lv9_1FF when (ap_pipeline_reg_pp0_iter35_isneg_3_reg_2225(0) = '1') else 
        ap_const_lv9_0;
    p_Result_2_fu_1255_p1 <= std_logic_vector(resize(unsigned(tmp_22_fu_1248_p3),54));
    p_Result_3_fu_640_p1 <= std_logic_vector(resize(unsigned(tmp_46_fu_633_p3),54));
    p_Result_4_fu_1334_p1 <= std_logic_vector(resize(unsigned(tmp_68_fu_1327_p3),54));
    p_Result_s_fu_561_p1 <= std_logic_vector(resize(unsigned(tmp_4_fu_554_p3),54));
    p_Val2_4_fu_916_p3 <= 
        newSel2_fu_910_p3 when (or_cond2_reg_2089(0) = '1') else 
        ap_const_lv14_0;
    p_Val2_5_fu_1610_p3 <= 
        newSel6_fu_1604_p3 when (or_cond5_reg_2358(0) = '1') else 
        ap_const_lv23_0;
    p_Val2_6_fu_1688_p3 <= 
        r_V_reg_2388 when (tmp_i_i_fu_1678_p2(0) = '1') else 
        returnValue_V_1_fu_1683_p2;
    p_Val2_9_fu_1739_p2 <= std_logic_vector(unsigned(tmp_100_i_fu_1728_p3) + unsigned(tmp_101_i_cast_fu_1735_p1));
    p_Val2_i_fu_970_p2 <= std_logic_vector(unsigned(p_Val2_4_fu_916_p3) - unsigned(tmp_i3_fu_962_p3));
    p_s_fu_1782_p3 <= 
        ret_V_reg_2433 when (tmp_86_fu_1772_p2(0) = '1') else 
        ret_V_1_fu_1777_p2;
    r_V_fu_1672_p2 <= std_logic_vector(signed(tmp_95_i_fu_1649_p1) - signed(tmp_97_i_cast_fu_1668_p1));
    ret_V_1_fu_1777_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(ret_V_reg_2433));
    returnValue1_i1_to_i_fu_1097_p1 <= ap_pipeline_reg_pp0_iter31_returnValue_8_reg_2152;
    returnValue1_i_to_in_fu_1068_p1 <= ap_pipeline_reg_pp0_iter31_returnValue_3_reg_2144;
    returnValue_3_fu_1016_p3 <= 
        returnValue_1_reg_2124 when (tmp_23_fu_1011_p2(0) = '1') else 
        ap_pipeline_reg_pp0_iter23_returnValue_6_reg_1905;
    returnValue_8_fu_1062_p3 <= 
        returnValue_4_reg_2134 when (tmp_87_fu_1057_p2(0) = '1') else 
        ap_pipeline_reg_pp0_iter23_returnValue_7_reg_1913;
    returnValue_9_fu_1196_p3 <= 
        returnValue_5_reg_2195 when (tmp_93_fu_1191_p2(0) = '1') else 
        ap_pipeline_reg_pp0_iter32_returnValue_8_reg_2152;
    returnValue_V_1_fu_1683_p2 <= std_logic_vector(unsigned(ap_const_lv24_6487ED) + unsigned(r_V_reg_2388));
    returnValue_fu_1135_p3 <= 
        returnValue_2_reg_2175 when (tmp_49_fu_1130_p2(0) = '1') else 
        ap_pipeline_reg_pp0_iter32_returnValue_3_reg_2144;
    sel_tmp10_fu_1432_p2 <= (tmp_29_reg_2266 and sel_tmp9_fu_1427_p2);
    sel_tmp11_fu_1315_p2 <= (sel_tmp32_demorgan_fu_1310_p2 xor ap_const_lv1_1);
    sel_tmp12_fu_1321_p2 <= (tmp_26_fu_1272_p2 and sel_tmp11_fu_1315_p2);
    sel_tmp13_fu_1437_p2 <= (sel_tmp12_reg_2288 and tmp_31_reg_2277);
    sel_tmp14_demorgan_fu_747_p2 <= (sel_tmp6_demorgan_reg_2014 or tmp_3_reg_1986);
    sel_tmp14_fu_1445_p2 <= (sel_tmp40_demorgan_fu_1441_p2 xor ap_const_lv1_1);
    sel_tmp15_fu_1451_p2 <= (tmp_33_fu_1409_p2 and sel_tmp14_fu_1445_p2);
    sel_tmp16_fu_1457_p2 <= (tmp_31_reg_2277 xor ap_const_lv1_1);
    sel_tmp17_fu_1462_p2 <= (sel_tmp12_reg_2288 and sel_tmp16_fu_1457_p2);
    sel_tmp18_fu_819_p2 <= (ap_pipeline_reg_pp0_iter21_tmp_48_reg_1967 xor ap_const_lv1_1);
    sel_tmp19_fu_824_p2 <= (tmp_53_reg_2041 and sel_tmp18_fu_819_p2);
    sel_tmp1_fu_733_p2 <= (ap_pipeline_reg_pp0_iter21_tmp_1_reg_1942 xor ap_const_lv1_1);
    sel_tmp20_fu_700_p2 <= (sel_tmp57_demorgan_fu_695_p2 xor ap_const_lv1_1);
    sel_tmp21_fu_706_p2 <= (tmp_50_fu_657_p2 and sel_tmp20_fu_700_p2);
    sel_tmp22_fu_829_p2 <= (sel_tmp21_reg_2063 and tmp_55_reg_2052);
    sel_tmp23_fu_837_p2 <= (sel_tmp65_demorgan_fu_833_p2 xor ap_const_lv1_1);
    sel_tmp24_fu_843_p2 <= (tmp_57_fu_801_p2 and sel_tmp23_fu_837_p2);
    sel_tmp25_fu_849_p2 <= (tmp_55_reg_2052 xor ap_const_lv1_1);
    sel_tmp26_fu_854_p2 <= (sel_tmp21_reg_2063 and sel_tmp25_fu_849_p2);
    sel_tmp27_fu_1513_p2 <= (ap_pipeline_reg_pp0_iter34_tmp_70_reg_2236 xor ap_const_lv1_1);
    sel_tmp28_fu_1518_p2 <= (tmp_75_reg_2310 and sel_tmp27_fu_1513_p2);
    sel_tmp29_fu_1394_p2 <= (sel_tmp83_demorgan_fu_1389_p2 xor ap_const_lv1_1);
    sel_tmp2_fu_738_p2 <= (tmp_8_reg_1997 and sel_tmp1_fu_733_p2);
    sel_tmp30_fu_1400_p2 <= (tmp_72_fu_1351_p2 and sel_tmp29_fu_1394_p2);
    sel_tmp31_fu_1523_p2 <= (sel_tmp30_reg_2332 and tmp_77_reg_2321);
    sel_tmp32_demorgan_fu_1310_p2 <= (tmp_24_reg_2211 or tmp_29_fu_1295_p2);
    sel_tmp32_fu_1531_p2 <= (sel_tmp91_demorgan_fu_1527_p2 xor ap_const_lv1_1);
    sel_tmp33_fu_1537_p2 <= (tmp_79_fu_1495_p2 and sel_tmp32_fu_1531_p2);
    sel_tmp34_fu_1543_p2 <= (tmp_77_reg_2321 xor ap_const_lv1_1);
    sel_tmp35_fu_1548_p2 <= (sel_tmp30_reg_2332 and sel_tmp34_fu_1543_p2);
    sel_tmp3_fu_757_p2 <= (tmp_2_fu_715_p2 and sel_tmp_fu_751_p2);
    sel_tmp40_demorgan_fu_1441_p2 <= (sel_tmp32_demorgan_reg_2283 or tmp_26_reg_2255);
    sel_tmp4_fu_763_p2 <= (tmp_s_reg_2008 xor ap_const_lv1_1);
    sel_tmp57_demorgan_fu_695_p2 <= (tmp_48_reg_1967 or tmp_53_fu_680_p2);
    sel_tmp5_fu_768_p2 <= (sel_tmp7_reg_2019 and sel_tmp4_fu_763_p2);
    sel_tmp65_demorgan_fu_833_p2 <= (sel_tmp57_demorgan_reg_2058 or tmp_50_reg_2030);
    sel_tmp6_demorgan_fu_616_p2 <= (tmp_1_reg_1942 or tmp_8_fu_601_p2);
    sel_tmp6_fu_621_p2 <= (sel_tmp6_demorgan_fu_616_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_627_p2 <= (tmp_3_fu_578_p2 and sel_tmp6_fu_621_p2);
    sel_tmp83_demorgan_fu_1389_p2 <= (tmp_70_reg_2236 or tmp_75_fu_1374_p2);
    sel_tmp8_fu_743_p2 <= (sel_tmp7_reg_2019 and tmp_s_reg_2008);
    sel_tmp91_demorgan_fu_1527_p2 <= (sel_tmp83_demorgan_reg_2327 or tmp_72_reg_2299);
    sel_tmp9_fu_1427_p2 <= (ap_pipeline_reg_pp0_iter34_tmp_24_reg_2211 xor ap_const_lv1_1);
    sel_tmp_fu_751_p2 <= (sel_tmp14_demorgan_fu_747_p2 xor ap_const_lv1_1);
        sh_amt_1_cast_fu_1406_p1 <= std_logic_vector(resize(signed(sh_amt_1_reg_2260),32));

    sh_amt_1_fu_1287_p3 <= 
        tmp_27_fu_1277_p2 when (tmp_26_fu_1272_p2(0) = '1') else 
        tmp_28_fu_1282_p2;
        sh_amt_2_cast_fu_798_p1 <= std_logic_vector(resize(signed(sh_amt_2_reg_2035),32));

    sh_amt_2_fu_672_p3 <= 
        tmp_51_fu_662_p2 when (tmp_50_fu_657_p2(0) = '1') else 
        tmp_52_fu_667_p2;
        sh_amt_3_cast_fu_1492_p1 <= std_logic_vector(resize(signed(sh_amt_3_reg_2304),32));

    sh_amt_3_fu_1366_p3 <= 
        tmp_73_fu_1356_p2 when (tmp_72_fu_1351_p2(0) = '1') else 
        tmp_74_fu_1361_p2;
        sh_amt_cast_fu_712_p1 <= std_logic_vector(resize(signed(sh_amt_reg_1991),32));

    sh_amt_fu_593_p3 <= 
        tmp_5_fu_583_p2 when (tmp_3_fu_578_p2(0) = '1') else 
        tmp_7_fu_588_p2;
    tmp_100_fu_685_p1 <= man_V_8_fu_650_p3(10 - 1 downto 0);
    tmp_100_i_fu_1728_p3 <= (p_Val2_7_reg_2423 & ap_const_lv20_0);
    tmp_101_fu_815_p1 <= tmp_59_fu_810_p2(10 - 1 downto 0);
    tmp_101_i_cast_fu_1735_p1 <= std_logic_vector(resize(unsigned(grp_fu_1719_p2),48));
    tmp_102_fu_938_p1 <= tmp_62_fu_933_p2(10 - 1 downto 0);
    tmp_103_fu_1035_p1 <= outPhi_assign_1_to_i_fu_1022_p1(52 - 1 downto 0);
    tmp_103_i_i_fu_1695_p2 <= "1" when (signed(p_Val2_6_fu_1688_p3) > signed(ap_const_lv24_3243F6)) else "0";
    tmp_104_fu_1110_p1 <= returnValue1_i1_to_i_fu_1097_p1(52 - 1 downto 0);
    tmp_105_fu_1206_p1 <= ireg_V_3_fu_1202_p1(63 - 1 downto 0);
    tmp_107_fu_1232_p1 <= ireg_V_3_fu_1202_p1(52 - 1 downto 0);
    tmp_108_fu_1379_p1 <= man_V_11_fu_1344_p3(9 - 1 downto 0);
    tmp_109_fu_1509_p1 <= tmp_81_fu_1504_p2(9 - 1 downto 0);
    tmp_10_fu_720_p1 <= std_logic_vector(resize(unsigned(sh_amt_cast_fu_712_p1),54));
    tmp_110_fu_1632_p1 <= tmp_84_fu_1627_p2(9 - 1 downto 0);
    tmp_111_fu_1701_p1 <= p_Val2_6_fu_1688_p3(23 - 1 downto 0);
    tmp_112_fu_1765_p3 <= p_Val2_9_reg_2428(42 downto 42);
    tmp_11_fu_724_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_1981),to_integer(unsigned('0' & tmp_10_fu_720_p1(31-1 downto 0)))));
        tmp_12_fu_891_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter22_tmp_18_reg_2002),32));

    tmp_13_fu_894_p2 <= std_logic_vector(shift_left(unsigned(tmp_12_fu_891_p1),to_integer(unsigned('0' & sh_amt_cast_reg_2069(31-1 downto 0)))));
    tmp_15_fu_493_p1 <= ireg_V_fu_464_p1(52 - 1 downto 0);
    tmp_17_fu_979_p4 <= outPhi_assign_to_int_fu_976_p1(62 downto 52);
    tmp_18_fu_606_p1 <= man_V_2_fu_571_p3(14 - 1 downto 0);
    tmp_19_fu_1005_p2 <= (notrhs_fu_999_p2 or notlhs_fu_993_p2);
    tmp_1_fu_497_p2 <= "1" when (tmp_9_fu_467_p1 = ap_const_lv63_0) else "0";
    tmp_21_fu_1167_p1 <= std_logic_vector(resize(unsigned(exp_tmp_V_1_fu_1157_p4),12));
    tmp_22_fu_1248_p3 <= (ap_const_lv1_1 & tmp_60_reg_2206);
    tmp_23_fu_1011_p2 <= (tmp_19_fu_1005_p2 and tmp_20_reg_2119);
    tmp_24_fu_1175_p2 <= "1" when (tmp_54_fu_1145_p1 = ap_const_lv63_0) else "0";
    tmp_25_fu_1071_p4 <= returnValue1_i_to_in_fu_1068_p1(62 downto 52);
    tmp_26_fu_1272_p2 <= "1" when (signed(F2_1_reg_2217) > signed(ap_const_lv12_14)) else "0";
    tmp_27_fu_1277_p2 <= std_logic_vector(signed(ap_const_lv12_FEC) + signed(F2_1_reg_2217));
    tmp_28_fu_1282_p2 <= std_logic_vector(unsigned(ap_const_lv12_14) - unsigned(F2_1_reg_2217));
    tmp_29_fu_1295_p2 <= "1" when (F2_1_reg_2217 = ap_const_lv12_14) else "0";
    tmp_2_fu_715_p2 <= "1" when (unsigned(sh_amt_reg_1991) < unsigned(ap_const_lv12_E)) else "0";
    tmp_30_fu_729_p1 <= tmp_11_fu_724_p2(14 - 1 downto 0);
    tmp_31_fu_1304_p2 <= "1" when (unsigned(sh_amt_1_fu_1287_p3) < unsigned(ap_const_lv12_36)) else "0";
    tmp_32_fu_899_p1 <= tmp_13_fu_894_p2(14 - 1 downto 0);
    tmp_33_fu_1409_p2 <= "1" when (unsigned(sh_amt_1_reg_2260) < unsigned(ap_const_lv12_17)) else "0";
    tmp_34_fu_1414_p1 <= std_logic_vector(resize(unsigned(sh_amt_1_cast_fu_1406_p1),54));
    tmp_35_fu_1418_p2 <= std_logic_vector(shift_right(signed(man_V_5_reg_2250),to_integer(unsigned('0' & tmp_34_fu_1414_p1(31-1 downto 0)))));
    tmp_36_fu_989_p1 <= outPhi_assign_to_int_fu_976_p1(52 - 1 downto 0);
        tmp_37_fu_1585_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter35_tmp_63_reg_2271),32));

    tmp_38_fu_1588_p2 <= std_logic_vector(shift_left(unsigned(tmp_37_fu_1585_p1),to_integer(unsigned('0' & sh_amt_1_cast_reg_2338(31-1 downto 0)))));
    tmp_39_fu_1081_p1 <= returnValue1_i_to_in_fu_1068_p1(52 - 1 downto 0);
    tmp_3_fu_578_p2 <= "1" when (signed(F2_reg_1948) > signed(ap_const_lv12_A)) else "0";
    tmp_40_fu_430_p3 <= (tmp_82_reg_1840 & ap_const_lv1_0);
    tmp_41_fu_437_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) - unsigned(tmp_40_fu_430_p3));
    tmp_42_fu_1126_p2 <= (notrhs1_reg_2165 or notlhs1_reg_2160);
    tmp_45_fu_534_p1 <= std_logic_vector(resize(unsigned(exp_tmp_V_2_fu_524_p4),12));
    tmp_46_fu_633_p3 <= (ap_const_lv1_1 & tmp_99_reg_1962);
    tmp_48_fu_542_p2 <= "1" when (tmp_90_fu_512_p1 = ap_const_lv63_0) else "0";
    tmp_49_fu_1130_p2 <= (tmp_42_fu_1126_p2 and tmp_47_reg_2170);
    tmp_4_fu_554_p3 <= (ap_const_lv1_1 & tmp_15_reg_1937);
    tmp_50_fu_657_p2 <= "1" when (signed(F2_2_reg_1973) > signed(ap_const_lv12_6)) else "0";
    tmp_51_fu_662_p2 <= std_logic_vector(signed(ap_const_lv12_FFA) + signed(F2_2_reg_1973));
    tmp_52_fu_667_p2 <= std_logic_vector(unsigned(ap_const_lv12_6) - unsigned(F2_2_reg_1973));
    tmp_53_fu_680_p2 <= "1" when (F2_2_reg_1973 = ap_const_lv12_6) else "0";
    tmp_54_fu_1145_p1 <= ireg_V_1_fu_1141_p1(63 - 1 downto 0);
    tmp_55_fu_689_p2 <= "1" when (unsigned(sh_amt_2_fu_672_p3) < unsigned(ap_const_lv12_36)) else "0";
    tmp_57_fu_801_p2 <= "1" when (unsigned(sh_amt_2_reg_2035) < unsigned(ap_const_lv12_A)) else "0";
    tmp_58_fu_806_p1 <= std_logic_vector(resize(unsigned(sh_amt_2_cast_fu_798_p1),54));
    tmp_59_fu_810_p2 <= std_logic_vector(shift_right(signed(man_V_8_reg_2025),to_integer(unsigned('0' & tmp_58_fu_806_p1(31-1 downto 0)))));
    tmp_5_fu_583_p2 <= std_logic_vector(signed(ap_const_lv12_FF6) + signed(F2_reg_1948));
    tmp_60_fu_1171_p1 <= ireg_V_1_fu_1141_p1(52 - 1 downto 0);
        tmp_61_fu_930_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter22_tmp_100_reg_2046),32));

    tmp_62_fu_933_p2 <= std_logic_vector(shift_left(unsigned(tmp_61_fu_930_p1),to_integer(unsigned('0' & sh_amt_2_cast_reg_2094(31-1 downto 0)))));
    tmp_63_fu_1300_p1 <= man_V_5_fu_1265_p3(23 - 1 downto 0);
    tmp_66_fu_1025_p4 <= outPhi_assign_1_to_i_fu_1022_p1(62 downto 52);
    tmp_67_fu_1228_p1 <= std_logic_vector(resize(unsigned(exp_tmp_V_3_fu_1218_p4),12));
    tmp_68_fu_1327_p3 <= (ap_const_lv1_1 & tmp_107_reg_2231);
    tmp_69_fu_1423_p1 <= tmp_35_fu_1418_p2(23 - 1 downto 0);
    tmp_6_fu_489_p1 <= std_logic_vector(resize(unsigned(exp_tmp_V_fu_479_p4),12));
    tmp_70_fu_1236_p2 <= "1" when (tmp_105_fu_1206_p1 = ap_const_lv63_0) else "0";
    tmp_71_fu_1051_p2 <= (notrhs2_fu_1045_p2 or notlhs2_fu_1039_p2);
    tmp_72_fu_1351_p2 <= "1" when (signed(F2_3_reg_2242) > signed(ap_const_lv12_6)) else "0";
    tmp_73_fu_1356_p2 <= std_logic_vector(signed(ap_const_lv12_FFA) + signed(F2_3_reg_2242));
    tmp_74_fu_1361_p2 <= std_logic_vector(unsigned(ap_const_lv12_6) - unsigned(F2_3_reg_2242));
    tmp_75_fu_1374_p2 <= "1" when (F2_3_reg_2242 = ap_const_lv12_6) else "0";
    tmp_76_fu_1593_p1 <= tmp_38_fu_1588_p2(23 - 1 downto 0);
    tmp_77_fu_1383_p2 <= "1" when (unsigned(sh_amt_3_fu_1366_p3) < unsigned(ap_const_lv12_36)) else "0";
    tmp_79_fu_1495_p2 <= "1" when (unsigned(sh_amt_3_reg_2304) < unsigned(ap_const_lv12_9)) else "0";
    tmp_7_fu_588_p2 <= std_logic_vector(unsigned(ap_const_lv12_A) - unsigned(F2_reg_1948));
    tmp_80_fu_1500_p1 <= std_logic_vector(resize(unsigned(sh_amt_3_cast_fu_1492_p1),54));
    tmp_81_fu_1504_p2 <= std_logic_vector(shift_right(signed(man_V_11_reg_2294),to_integer(unsigned('0' & tmp_80_fu_1500_p1(31-1 downto 0)))));
        tmp_83_fu_1624_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter35_tmp_108_reg_2315),32));

    tmp_84_fu_1627_p2 <= std_logic_vector(shift_left(unsigned(tmp_83_fu_1624_p1),to_integer(unsigned('0' & sh_amt_3_cast_reg_2363(31-1 downto 0)))));
    tmp_85_fu_399_p3 <= inMuon_hwEta_V(8 downto 8);
    tmp_86_fu_1772_p2 <= "1" when (p_Result_1_reg_2440 = ap_const_lv20_0) else "0";
    tmp_87_fu_1057_p2 <= (tmp_71_fu_1051_p2 and tmp_78_reg_2129);
    tmp_88_fu_1813_p2 <= "1" when (abs_fu_1806_p3 = ap_const_lv3_0) else "0";
    tmp_89_fu_1100_p4 <= returnValue1_i1_to_i_fu_1097_p1(62 downto 52);
    tmp_8_fu_601_p2 <= "1" when (F2_reg_1948 = ap_const_lv12_A) else "0";
    tmp_90_fu_512_p1 <= ireg_V_2_fu_509_p1(63 - 1 downto 0);
    tmp_91_fu_1187_p2 <= (notrhs3_reg_2185 or notlhs3_reg_2180);
    tmp_92_i_fu_407_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(inMuon_hwEta_V));
    tmp_93_fu_1191_p2 <= (tmp_91_fu_1187_p2 and tmp_92_reg_2190);
    tmp_93_i_cast_fu_413_p1 <= std_logic_vector(resize(unsigned(tmp_92_i_fu_407_p2),10));
    tmp_94_fu_955_p3 <= 
        newSel3_fu_949_p3 when (or_cond8_reg_2114(0) = '1') else 
        ap_const_lv10_0;
    tmp_94_i_fu_417_p3 <= 
        tmp_93_i_cast_fu_413_p1 when (tmp_85_fu_399_p3(0) = '1') else 
        x_assign_cast_fu_395_p1;
    tmp_95_fu_1653_p3 <= 
        newSel11_fu_1643_p3 when (or_cond11_reg_2383(0) = '1') else 
        ap_const_lv9_0;
        tmp_95_i_fu_1649_p1 <= std_logic_vector(resize(signed(p_Val2_5_fu_1610_p3),24));

    tmp_96_fu_1705_p2 <= std_logic_vector(unsigned(ap_const_lv23_1B7813) + unsigned(tmp_111_reg_2400));
    tmp_97_fu_1710_p3 <= 
        tmp_96_fu_1705_p2 when (tmp_103_i_i_reg_2395(0) = '1') else 
        tmp_111_reg_2400;
        tmp_97_i_cast_fu_1668_p1 <= std_logic_vector(resize(signed(tmp_97_i_fu_1660_p3),24));

    tmp_97_i_fu_1660_p3 <= (tmp_95_fu_1653_p3 & ap_const_lv14_0);
    tmp_99_fu_538_p1 <= ireg_V_2_fu_509_p1(52 - 1 downto 0);
    tmp_9_fu_467_p1 <= ireg_V_fu_464_p1(63 - 1 downto 0);
    tmp_i3_fu_962_p3 <= (tmp_94_fu_955_p3 & ap_const_lv4_0);
    tmp_i_i_fu_1678_p2 <= "1" when (signed(r_V_reg_2388) > signed(ap_const_lv24_CDBC0A)) else "0";
    tmp_s_fu_610_p2 <= "1" when (unsigned(sh_amt_fu_593_p3) < unsigned(ap_const_lv12_36)) else "0";
        x_assign_cast_fu_395_p1 <= std_logic_vector(resize(signed(inMuon_hwEta_V),10));

end behav;
