INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_4/Module_4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_4/Module_4.srcs/sim_1/new/shifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter_tb
