/*******************************************************************************
* File Name: cycfg_pins.c
*
* Description:
* Pin configuration
* This file was automatically generated and should not be modified.
* Configurator Backend 3.0.0
* device-db 4.7.0.4251
* mtb-pdl-cat2 2.5.0.9691
*
********************************************************************************
* Copyright 2023 Cypress Semiconductor Corporation (an Infineon company) or
* an affiliate of Cypress Semiconductor Corporation.
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
*     http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
********************************************************************************/

#include "cycfg_pins.h"

const cy_stc_gpio_pin_config_t APP_SWITCH_config = 
{
    .outVal = 1,
    .driveMode = CY_GPIO_DM_PULLUP,
    .hsiom = APP_SWITCH_HSIOM,
    .intEdge = CY_GPIO_INTR_DISABLE,
    .vtrip = CY_GPIO_VTRIP_CMOS,
    .slewRate = CY_GPIO_SLEW_FAST,
};
#if defined (CY_USING_HAL)
    const cyhal_resource_inst_t APP_SWITCH_obj = 
    {
        .type = CYHAL_RSC_GPIO,
        .block_num = APP_SWITCH_PORT_NUM,
        .channel_num = APP_SWITCH_PIN,
    };
#endif //defined (CY_USING_HAL)
const cy_stc_gpio_pin_config_t CYBSP_SWCLK_config = 
{
    .outVal = 1,
    .driveMode = CY_GPIO_DM_STRONG,
    .hsiom = CYBSP_SWCLK_HSIOM,
    .intEdge = CY_GPIO_INTR_DISABLE,
    .vtrip = CY_GPIO_VTRIP_CMOS,
    .slewRate = CY_GPIO_SLEW_FAST,
};
#if defined (CY_USING_HAL)
    const cyhal_resource_inst_t CYBSP_SWCLK_obj = 
    {
        .type = CYHAL_RSC_GPIO,
        .block_num = CYBSP_SWCLK_PORT_NUM,
        .channel_num = CYBSP_SWCLK_PIN,
    };
#endif //defined (CY_USING_HAL)
const cy_stc_gpio_pin_config_t CYBSP_SWDIO_config = 
{
    .outVal = 1,
    .driveMode = CY_GPIO_DM_STRONG,
    .hsiom = CYBSP_SWDIO_HSIOM,
    .intEdge = CY_GPIO_INTR_DISABLE,
    .vtrip = CY_GPIO_VTRIP_CMOS,
    .slewRate = CY_GPIO_SLEW_FAST,
};
#if defined (CY_USING_HAL)
    const cyhal_resource_inst_t CYBSP_SWDIO_obj = 
    {
        .type = CYHAL_RSC_GPIO,
        .block_num = CYBSP_SWDIO_PORT_NUM,
        .channel_num = CYBSP_SWDIO_PIN,
    };
#endif //defined (CY_USING_HAL)
const cy_stc_gpio_pin_config_t NMOS_ENABLE_config = 
{
    .outVal = 0,
    .driveMode = CY_GPIO_DM_STRONG,
    .hsiom = NMOS_ENABLE_HSIOM,
    .intEdge = CY_GPIO_INTR_DISABLE,
    .vtrip = CY_GPIO_VTRIP_CMOS,
    .slewRate = CY_GPIO_SLEW_FAST,
};
#if defined (CY_USING_HAL)
    const cyhal_resource_inst_t NMOS_ENABLE_obj = 
    {
        .type = CYHAL_RSC_GPIO,
        .block_num = NMOS_ENABLE_PORT_NUM,
        .channel_num = NMOS_ENABLE_PIN,
    };
#endif //defined (CY_USING_HAL)
const cy_stc_gpio_pin_config_t PFET_SNK_CTRL_P0_config = 
{
    .outVal = 0,
    .driveMode = CY_GPIO_DM_STRONG,
    .hsiom = PFET_SNK_CTRL_P0_HSIOM,
    .intEdge = CY_GPIO_INTR_DISABLE,
    .vtrip = CY_GPIO_VTRIP_CMOS,
    .slewRate = CY_GPIO_SLEW_FAST,
};
#if defined (CY_USING_HAL)
    const cyhal_resource_inst_t PFET_SNK_CTRL_P0_obj = 
    {
        .type = CYHAL_RSC_GPIO,
        .block_num = PFET_SNK_CTRL_P0_PORT_NUM,
        .channel_num = PFET_SNK_CTRL_P0_PIN,
    };
#endif //defined (CY_USING_HAL)

const cy_stc_gpio_pin_config_t PFET_SNK_CTRL_P1_config = 
{
    .outVal = 0,
    .driveMode = CY_GPIO_DM_STRONG,
    .hsiom = PFET_SNK_CTRL_P1_HSIOM,
    .intEdge = CY_GPIO_INTR_DISABLE,
    .vtrip = CY_GPIO_VTRIP_CMOS,
    .slewRate = CY_GPIO_SLEW_FAST,
};
#if defined (CY_USING_HAL)
    const cyhal_resource_inst_t PFET_SNK_CTRL_P1_obj = 
    {
        .type = CYHAL_RSC_GPIO,
        .block_num = PFET_SNK_CTRL_P1_PORT_NUM,
        .channel_num = PFET_SNK_CTRL_P1_PIN,
    };
#endif //defined (CY_USING_HAL)

const cy_stc_gpio_pin_config_t TEST_LED_1_config = 
{
    .outVal = 0,
    .driveMode = CY_GPIO_DM_STRONG,
    .hsiom = TEST_LED_1_HSIOM,
    .intEdge = CY_GPIO_INTR_DISABLE,
    .vtrip = CY_GPIO_VTRIP_CMOS,
    .slewRate = CY_GPIO_SLEW_FAST,
};
#if defined (CY_USING_HAL)
    const cyhal_resource_inst_t TEST_LED_1_obj = 
    {
        .type = CYHAL_RSC_GPIO,
        .block_num = TEST_LED_1_PORT_NUM,
        .channel_num = TEST_LED_1_PIN,
    };
#endif //defined (CY_USING_HAL)

const cy_stc_gpio_pin_config_t CYBSP_USER_LED_config = 
{
    .outVal = 1,
    .driveMode = CY_GPIO_DM_STRONG,
    .hsiom = CYBSP_USER_LED_HSIOM,
    .intEdge = CY_GPIO_INTR_DISABLE,
    .vtrip = CY_GPIO_VTRIP_CMOS,
    .slewRate = CY_GPIO_SLEW_FAST,
};
#if defined (CY_USING_HAL)
    const cyhal_resource_inst_t CYBSP_USER_LED_obj = 
    {
        .type = CYHAL_RSC_GPIO,
        .block_num = CYBSP_USER_LED_PORT_NUM,
        .channel_num = CYBSP_USER_LED_PIN,
    };
#endif //defined (CY_USING_HAL)

const cy_stc_gpio_pin_config_t TEST_LED_config = 
{
    .outVal = 1,
    .driveMode = CY_GPIO_DM_STRONG,
    .hsiom = TEST_LED_HSIOM,
    .intEdge = CY_GPIO_INTR_DISABLE,
    .vtrip = CY_GPIO_VTRIP_CMOS,
    .slewRate = CY_GPIO_SLEW_FAST,
};
#if defined (CY_USING_HAL)
    const cyhal_resource_inst_t TEST_LED_obj = 
    {
        .type = CYHAL_RSC_GPIO,
        .block_num = TEST_LED_PORT_NUM,
        .channel_num = TEST_LED_PIN,
    };
#endif //defined (CY_USING_HAL)

const cy_stc_gpio_pin_config_t ioss_0_port_2_pin_4_config = 
{
    .outVal = 1,
    .driveMode = CY_GPIO_DM_ANALOG,
    .hsiom = ioss_0_port_2_pin_4_HSIOM,
    .intEdge = CY_GPIO_INTR_DISABLE,
    .vtrip = CY_GPIO_VTRIP_CMOS,
    .slewRate = CY_GPIO_SLEW_FAST,
};

void init_cycfg_pins(void)
{
    Cy_GPIO_Pin_Init(ioss_0_port_2_pin_4_PORT, ioss_0_port_2_pin_4_PIN, &ioss_0_port_2_pin_4_config);
    Cy_GPIO_Pin_Init(APP_SWITCH_PORT, APP_SWITCH_PIN, &APP_SWITCH_config);
    Cy_GPIO_Pin_Init(CYBSP_SWCLK_PORT, CYBSP_SWCLK_PIN, &CYBSP_SWCLK_config);
    Cy_GPIO_Pin_Init(CYBSP_SWDIO_PORT, CYBSP_SWDIO_PIN, &CYBSP_SWDIO_config);
    Cy_GPIO_Pin_Init(NMOS_ENABLE_PORT, NMOS_ENABLE_PIN, &NMOS_ENABLE_config);
    Cy_GPIO_Pin_Init(PFET_SNK_CTRL_P0_PORT, PFET_SNK_CTRL_P0_PIN, &PFET_SNK_CTRL_P0_config);
    Cy_GPIO_Pin_Init(PFET_SNK_CTRL_P1_PORT, PFET_SNK_CTRL_P1_PIN, &PFET_SNK_CTRL_P1_config);
    Cy_GPIO_Pin_Init(TEST_LED_1_PORT, TEST_LED_1_PIN, &TEST_LED_1_config);
    Cy_GPIO_Pin_Init(CYBSP_USER_LED_PORT, CYBSP_USER_LED_PIN, &CYBSP_USER_LED_config);
    Cy_GPIO_Pin_Init(TEST_LED_PORT, TEST_LED_PIN, &TEST_LED_config);
}

void reserve_cycfg_pins(void)
{
#if defined (CY_USING_HAL)
    cyhal_hwmgr_reserve(&APP_SWITCH_obj);
    cyhal_hwmgr_reserve(&CYBSP_SWCLK_obj);
    cyhal_hwmgr_reserve(&CYBSP_SWDIO_obj);
    cyhal_hwmgr_reserve(&PFET_SNK_CTRL_P0_obj);
    cyhal_hwmgr_reserve(&PFET_SNK_CTRL_P1_obj);
    cyhal_hwmgr_reserve(&TEST_LED_1_obj);
    cyhal_hwmgr_reserve(&CYBSP_USER_LED_obj);
    cyhal_hwmgr_reserve(&TEST_LED_obj);
#endif //defined (CY_USING_HAL)
}
