$date
	Sat Apr 12 18:48:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_bench $end
$var reg 1 ! clk $end
$upscope $end
$scope module test_bench $end
$var reg 1 " rstn $end
$upscope $end
$scope module test_bench $end
$var reg 1 # refrence_in $end
$upscope $end
$scope module test_bench $end
$var wire 1 $ your_out $end
$upscope $end
$scope module test_bench $end
$var wire 1 % refrence_out $end
$upscope $end
$scope module test_bench $end
$var wire 1 & mismatch $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
x%
x$
0#
1"
0!
$end
#10000
1!
#20000
0!
#30000
1!
#40000
1&
0%
0!
0"
#50000
1!
#60000
0!
#70000
1!
#80000
0!
#90000
1!
1"
#100000
0!
#110000
1!
#115000
1#
#120000
0!
#130000
1%
1!
#140000
0!
0#
#150000
1!
#160000
0!
#165000
1#
#170000
0%
1!
#180000
0!
#190000
1!
0#
#200000
0!
#210000
1!
#215000
$dumpoff
x&
x%
x$
x#
x"
x!
$end
