<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ATV: Brief Descriptions</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ATV
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div><div class="header">
  <div class="headertitle"><div class="title">Brief Descriptions</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><dl class="reflist">
<dt>Class <a class="el" href="../../d0/d76/classbaud__gen.html">baud_gen</a>  </dt>
<dd><a class="anchor" id="_brief000051"></a> Baud Rate Generator Entity </dd>
<dt>Class <a class="el" href="../../d3/d4b/classbaud__gen_1_1behavioral.html">baud_gen.behavioral</a>  </dt>
<dd><a class="anchor" id="_brief000054"></a> Behavioral Architecture of Baud Rate Generator </dd>
<dt>Member <a class="el" href="../../d3/d4b/classbaud__gen_1_1behavioral.html#a4ddc30b8838c6c2209465b01d30acb6a">baud_gen.behavioral.s_reset</a>  </dt>
<dd><a class="anchor" id="_brief000056"></a> Counter output.  </dd>
<dt>Member <a class="el" href="../../d3/d4b/classbaud__gen_1_1behavioral.html#a91db294fcb9fcb66fc8d9ca0f821c4a6">baud_gen.behavioral.sync_par_counter</a>  </dt>
<dd><a class="anchor" id="_brief000055"></a> Modulus of the counter.  </dd>
<dt>Member <a class="el" href="../../d0/d76/classbaud__gen.html#a854af6183d8d62f266ebd83de2b04898">baud_gen.divisor</a>  std_logic_vector( 10 downto  0) </dt>
<dd><p class="startdd"><a class="anchor" id="_brief000052"></a> Reset input. </p>
<p class="interdd"></p>
<p class="enddd">Baud rate divisor. </p>
</dd>
<dt>Member <a class="el" href="../../d0/d76/classbaud__gen.html#a44e47ddb8ef04ddc92f33575b084e05a">baud_gen.tick</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000053"></a> Baud rate tick output.  </dd>
<dt>File <a class="el" href="../../d4/dad/baud__gen_8vhdl.html">baud_gen.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000050"></a> Baud Rate Generator Entity Implementation </dd>
<dt>Class <a class="el" href="../../d5/d3c/classcomm__interface.html">comm_interface</a>  </dt>
<dd><a class="anchor" id="_brief000084"></a> Entity for communication interface.  </dd>
<dt>Member <a class="el" href="../../d9/d93/classcomm__interface_1_1behavioral.html#a866ed29475d4663ccbdaa470c4846b27">comm_interface.behavioral.rd_uart</a>  </dt>
<dd><a class="anchor" id="_brief000088"></a> Output data of the register.  </dd>
<dt>Member <a class="el" href="../../d9/d93/classcomm__interface_1_1behavioral.html#abb1f4b1077fed42215491ace6164cf2c">comm_interface.behavioral.register_d</a>  </dt>
<dd><a class="anchor" id="_brief000087"></a> Data read from UART.  </dd>
<dt>Member <a class="el" href="../../d9/d93/classcomm__interface_1_1behavioral.html#a169d0b4cc1e83e6cfd48bb4d8fb324fd">comm_interface.behavioral.uart</a>  </dt>
<dd><a class="anchor" id="_brief000086"></a> Data bits.  </dd>
<dt>Member <a class="el" href="../../d5/d3c/classcomm__interface.html#a98dd33b35444db986d99130a0fecc550">comm_interface.tx</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000085"></a> UART transmit signal.  </dd>
<dt>File <a class="el" href="../../d4/d06/comm__interface_8vhdl.html">comm_interface.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000083"></a> VHDL module for communication interface.  </dd>
<dt>Class <a class="el" href="../../d7/d8a/classfifo.html">fifo</a>  </dt>
<dd><a class="anchor" id="_brief000023"></a> FIFO Entity </dd>
<dt>Member <a class="el" href="../../d7/d8a/classfifo.html#a97ed8c4ac7d6de2665dc3b2d8ab90ea3">fifo.ADDR_WIDTH</a>  natural := 4</dt>
<dd><a class="anchor" id="_brief000024"></a> Width of the address bus.  </dd>
<dt>Member <a class="el" href="../../d7/d8a/classfifo.html#a36d8aa71ffe3ac859b8553aaf2542c20">fifo.r_data</a>  std_logic_vector( DATA_WIDTH- 1 downto 0) </dt>
<dd><a class="anchor" id="_brief000025"></a> Data output for reading.  </dd>
<dt>Class <a class="el" href="../../dd/dec/classfifo_1_1structural.html">fifo.structural</a>  </dt>
<dd><a class="anchor" id="_brief000026"></a> Structural Architecture of FIFO </dd>
<dt>Member <a class="el" href="../../dd/dec/classfifo_1_1structural.html#a836a588bee2503d0b00431df0b751bb4">fifo.structural.fifo_ctrl</a>  </dt>
<dd><a class="anchor" id="_brief000027"></a> FIFO Control Component </dd>
<dt>Member <a class="el" href="../../dd/dec/classfifo_1_1structural.html#ad2c653f0e637ddfbcf83b2efe8e40556">fifo.structural.reg_file</a>  </dt>
<dd><a class="anchor" id="_brief000028"></a> Read address output.  </dd>
<dt>Member <a class="el" href="../../dd/dec/classfifo_1_1structural.html#ae014d091fdea9b7180c03636469e2e11">fifo.structural.w_addr</a>  </dt>
<dd><a class="anchor" id="_brief000029"></a> Data output for reading.  </dd>
<dt>File <a class="el" href="../../d3/d9a/fifo_8vhdl.html">fifo.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000022"></a> FIFO (First-In-First-Out) Buffer Implementation </dd>
<dt>Class <a class="el" href="../../d0/dfd/classfifo__ctrl.html">fifo_ctrl</a>  </dt>
<dd><a class="anchor" id="_brief000031"></a> FIFO Control Entity </dd>
<dt>Member <a class="el" href="../../d0/dfd/classfifo__ctrl.html#a97ed8c4ac7d6de2665dc3b2d8ab90ea3">fifo_ctrl.ADDR_WIDTH</a>  natural := 4</dt>
<dd><a class="anchor" id="_brief000032"></a> Width of the address bus.  </dd>
<dt>Class <a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html">fifo_ctrl.behavioral</a>  </dt>
<dd><a class="anchor" id="_brief000034"></a> Behavioral Architecture of FIFO Control </dd>
<dt>Member <a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#abb1f4b1077fed42215491ace6164cf2c">fifo_ctrl.behavioral.register_d</a>  </dt>
<dd><a class="anchor" id="_brief000036"></a> Counter output.  </dd>
<dt>Member <a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a91db294fcb9fcb66fc8d9ca0f821c4a6">fifo_ctrl.behavioral.sync_par_counter</a>  </dt>
<dd><a class="anchor" id="_brief000035"></a> Synchronous Parallel Counter Component </dd>
<dt>Member <a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a83591d3b1f60415f3d298e96d62fc453">fifo_ctrl.behavioral.w_ptr_logic_reset</a>  </dt>
<dd><a class="anchor" id="_brief000037"></a> Data output.  </dd>
<dt>Member <a class="el" href="../../d0/dfd/classfifo__ctrl.html#ad1f8c802bb96762f4248ed7ec1013525">fifo_ctrl.r_addr</a>  std_logic_vector( ADDR_WIDTH- 1 downto 0) </dt>
<dd><a class="anchor" id="_brief000033"></a> Read address output.  </dd>
<dt>File <a class="el" href="../../d2/d93/fifo__ctrl_8vhdl.html">fifo_ctrl.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000030"></a> FIFO Control Entity Implementation </dd>
<dt>Class <a class="el" href="../../dc/d60/classfp__sp__adder__dp.html">fp_sp_adder_dp</a>  </dt>
<dd><a class="anchor" id="_brief000046"></a> Entity for FP_SP_ADDER_DP </dd>
<dt>Class <a class="el" href="../../d4/dd5/classfp__sp__adder__dp_1_1structural.html">fp_sp_adder_dp.structural</a>  </dt>
<dd><a class="anchor" id="_brief000047"></a> Structural architecture of FP_SP_ADDER_DP </dd>
<dt>Member <a class="el" href="../../d4/dd5/classfp__sp__adder__dp_1_1structural.html#a61bb95b7aff675edd529b4109382862f">fp_sp_adder_dp.structural.sklansky_adder</a>  </dt>
<dd><a class="anchor" id="_brief000048"></a> Sklansky Adder Component </dd>
<dt>File <a class="el" href="../../dd/d5e/fp__sp__adder__dp_8vhdl.html">fp_sp_adder_dp.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000045"></a> Floating Point Single Precision Adder Double Precision (<a class="el" href="../../dc/d60/classfp__sp__adder__dp.html">fp_sp_adder_dp</a>) </dd>
<dt>Class <a class="el" href="../../d6/d6f/classhcsr04.html">hcsr04</a>  </dt>
<dd><a class="anchor" id="_brief000090"></a> Entity for interfacing with the HCSR04 ultrasonic sensor.  </dd>
<dt>Member <a class="el" href="../../d6/d6f/classhcsr04.html#a3e54dae1b6039ba2a8b11c22d8da7b34">hcsr04.db_estado</a>  std_logic_vector( 6 downto  0) </dt>
<dd><a class="anchor" id="_brief000091"></a> Debug signal representing the state of the control unit.  </dd>
<dt>Member <a class="el" href="../../d8/deb/classhcsr04_1_1structural.html#ab6f0cbc00f845983e264a9e29cdd3091">hcsr04.structural.hcsr04_interface</a>  </dt>
<dd><a class="anchor" id="_brief000093"></a> 7-segment display output.  </dd>
<dt>Member <a class="el" href="../../d8/deb/classhcsr04_1_1structural.html#aa5b74bab2ae2cf05d2545639786dd91c">hcsr04.structural.hexa7seg</a>  </dt>
<dd><a class="anchor" id="_brief000092"></a> 4-bit hexadecimal input.  </dd>
<dt>File <a class="el" href="../../da/dc8/hcsr04_8vhdl.html">hcsr04.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000089"></a> VHDL module for interfacing with the HCSR04 ultrasonic sensor.  </dd>
<dt>Class <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html">hcsr04_ctrl</a>  </dt>
<dd><a class="anchor" id="_brief000095"></a> Entity for controlling the HCSR04 ultrasonic sensor.  </dd>
<dt>Member <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html#ac7d2714e799fc3b1af36d5ebbc3c3564">hcsr04_ctrl.clock</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000096"></a> System clock signal.  </dd>
<dt>Member <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html#a6b5bfff0fc8a6aa092a71c69ed92822f">hcsr04_ctrl.db_estado</a>  std_logic_vector( 3 downto  0) </dt>
<dd><a class="anchor" id="_brief000108"></a> Debug signal representing the state of the control unit.  </dd>
<dt>Member <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html#a6b5c00a7cdd7df827680371cea5a815e">hcsr04_ctrl.echo</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000099"></a> Echo signal from the sensor.  </dd>
<dt>Member <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html#a686849a232320b41e5541cc0566c350c">hcsr04_ctrl.generate_pulse</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000102"></a> Signal to generate a pulse.  </dd>
<dt>Member <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html#aa5fbb6d3d35eae436714f958dd5b9eee">hcsr04_ctrl.mensurar</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000098"></a> Trigger signal to start measurement.  </dd>
<dt>Member <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html#a9b8c532fce6acef2d3050ba3876c13eb">hcsr04_ctrl.pronto</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000107"></a> Signal indicating the process is complete.  </dd>
<dt>Member <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html#ac83f68cbbc9928bc5acfbcc8e83ea407">hcsr04_ctrl.pulse_sent</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000100"></a> Indicates if a pulse was sent.  </dd>
<dt>Member <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html#a108f6801ba4104063b9d5f9286194302">hcsr04_ctrl.reset</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000097"></a> System reset signal.  </dd>
<dt>Member <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html#ada4e6b0d9659b2741d41de9e476d608d">hcsr04_ctrl.reset_counters</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000103"></a> Signal to reset counters.  </dd>
<dt>Member <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html#a54374e0f546c44acc926c1f7f79fc412">hcsr04_ctrl.reset_watchdog</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000106"></a> Reset signal for the watchdog timer.  </dd>
<dt>Member <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html#ad9147cb1dd1d2bea129491a23c407f26">hcsr04_ctrl.store_measurement</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000104"></a> Signal to store the measurement.  </dd>
<dt>Member <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html#a5e775577baceffd3007625e67fa087ba">hcsr04_ctrl.timeout</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000101"></a> Timeout signal.  </dd>
<dt>File <a class="el" href="../../d9/d17/hcsr04__ctrl_8vhdl.html">hcsr04_ctrl.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000094"></a> This file contains the <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html">hcsr04_ctrl</a> entity which controls the HCSR04 ultrasonic sensor.  </dd>
<dt>Member <a class="el" href="../../d3/d6a/classhcsr04__ctrl.html#aa4efab7a74eeea9c9d26d0a99c2ab49d">hcsr04_ctrl.watchdog_en</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000105"></a> Enable signal for the watchdog timer.  </dd>
<dt>Class <a class="el" href="../../df/d5e/classhcsr04__interface.html">hcsr04_interface</a>  </dt>
<dd><a class="anchor" id="_brief000110"></a> Entity for interfacing with the HCSR04 ultrasonic sensor.  </dd>
<dt>Member <a class="el" href="../../df/d5e/classhcsr04__interface.html#a430c0ea27be353392423a03839bb3862">hcsr04_interface.dist_h</a>  std_logic_vector( 7 downto  0) </dt>
<dd><a class="anchor" id="_brief000111"></a> Higher byte of the measured distance.  </dd>
<dt>Member <a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a56e8055f97c4f280a519cc8361d119cc">hcsr04_interface.rtl.gerador_pulso</a>  </dt>
<dd><a class="anchor" id="_brief000112"></a> Pulse width.  </dd>
<dt>Member <a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#abb1f4b1077fed42215491ace6164cf2c">hcsr04_interface.rtl.register_d</a>  </dt>
<dd><a class="anchor" id="_brief000114"></a> Output value of the counter.  </dd>
<dt>Member <a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#abe5ea6dffb009dcf2f9eaeb4d8714846">hcsr04_interface.rtl.s_half</a>  </dt>
<dd><a class="anchor" id="_brief000115"></a> Output data of the register.  </dd>
<dt>Member <a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a91db294fcb9fcb66fc8d9ca0f821c4a6">hcsr04_interface.rtl.sync_par_counter</a>  </dt>
<dd><a class="anchor" id="_brief000113"></a> Signal indicating pulse generation is complete.  </dd>
<dt>File <a class="el" href="../../d6/dba/hcsr04__interface_8vhdl.html">hcsr04_interface.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000109"></a> VHDL module for interfacing with the HCSR04 ultrasonic sensor.  </dd>
<dt>Class <a class="el" href="../../d4/dc4/classmain.html">main</a>  </dt>
<dd><a class="anchor" id="_brief000122"></a> Entity for the main system integration.  </dd>
<dt>Member <a class="el" href="../../d4/dc4/classmain.html#afea280bba5f8db4afa551c47088c77a6">main.db_dist_h1</a>  std_logic_vector( 6 downto  0) </dt>
<dd><a class="anchor" id="_brief000123"></a> Debugging signal for upper byte of HC-SR04 distance.  </dd>
<dt>File <a class="el" href="../../d4/d14/main_8vhdl.html">main.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000121"></a> VHDL module for the main system integration.  </dd>
<dt>Class <a class="el" href="../../d4/d33/classprefix__operator.html">prefix_operator</a>  </dt>
<dd><a class="anchor" id="_brief000002"></a> Prefix Operator Entity </dd>
<dt>Class <a class="el" href="../../d5/de2/classprefix__operator_1_1dataflow.html">prefix_operator.dataflow</a>  </dt>
<dd><a class="anchor" id="_brief000004"></a> Dataflow Architecture of Prefix Operator </dd>
<dt>Member <a class="el" href="../../d4/d33/classprefix__operator.html#a3d0e56e7ace0f89e409185c135055ec2">prefix_operator.p</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000003"></a> Propagate output.  </dd>
<dt>File <a class="el" href="../../d4/d8b/prefix__operator_8vhdl.html">prefix_operator.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000001"></a> Prefix Operator Entity Implementation </dd>
<dt>Class <a class="el" href="../../d8/d6f/classreg__file.html">reg_file</a>  </dt>
<dd><a class="anchor" id="_brief000039"></a> Register File Entity </dd>
<dt>Member <a class="el" href="../../d8/d6f/classreg__file.html#aa743b3ca5c40506bdf726a9631d3717a">reg_file.ADDR_WIDTH</a>  natural := 2</dt>
<dd><a class="anchor" id="_brief000040"></a> Width of the address bus.  </dd>
<dt>Member <a class="el" href="../../d8/d6f/classreg__file.html#a36d8aa71ffe3ac859b8553aaf2542c20">reg_file.r_data</a>  std_logic_vector( DATA_WIDTH- 1 downto 0) </dt>
<dd><a class="anchor" id="_brief000041"></a> Data output for reading.  </dd>
<dt>Class <a class="el" href="../../d9/dbd/classreg__file_1_1structural.html">reg_file.structural</a>  </dt>
<dd><a class="anchor" id="_brief000042"></a> Structural Architecture of Register File </dd>
<dt>Member <a class="el" href="../../d9/dbd/classreg__file_1_1structural.html#a27d4b44d02c9a88dd627c148ae910909">reg_file.structural.array_reg_type</a>  </dt>
<dd><a class="anchor" id="_brief000044"></a> Data output.  </dd>
<dt>Member <a class="el" href="../../d9/dbd/classreg__file_1_1structural.html#abb1f4b1077fed42215491ace6164cf2c">reg_file.structural.register_d</a>  </dt>
<dd><a class="anchor" id="_brief000043"></a> D-Type Register Component </dd>
<dt>File <a class="el" href="../../d4/ddf/reg__file_8vhdl.html">reg_file.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000038"></a> Register File Entity Implementation </dd>
<dt>Class <a class="el" href="../../d4/d8c/classsklansky__adder.html">sklansky_adder</a>  </dt>
<dd><a class="anchor" id="_brief000006"></a> Sklansky Parallel Prefix Adder Entity </dd>
<dt>Class <a class="el" href="../../df/d5d/classsklansky__adder_1_1behavioral.html">sklansky_adder.behavioral</a>  </dt>
<dd><a class="anchor" id="_brief000009"></a> Behavioral Architecture of Sklansky Adder </dd>
<dt>Member <a class="el" href="../../df/d5d/classsklansky__adder_1_1behavioral.html#ae8551e3946dae47f9fbe6964583652fa">sklansky_adder.behavioral.prefix_operator</a>  </dt>
<dd><a class="anchor" id="_brief000010"></a> Prefix Operator Component </dd>
<dt>Member <a class="el" href="../../df/d5d/classsklansky__adder_1_1behavioral.html#a39d66a8e0eab82099e0559f55b6fbd0b">sklansky_adder.behavioral.wire_array</a>  </dt>
<dd><a class="anchor" id="_brief000011"></a> Propagate output.  </dd>
<dt>Member <a class="el" href="../../d4/d8c/classsklansky__adder.html#aa6ab4105edafc4f8606fc3187c8b9b28">sklansky_adder.s</a>  std_logic_vector( WIDTH- 1 downto 0) </dt>
<dd><a class="anchor" id="_brief000008"></a> Sum output.  </dd>
<dt>File <a class="el" href="../../d0/d7c/sklansky__adder_8vhdl.html">sklansky_adder.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000005"></a> Sklansky Adder Entity Implementation </dd>
<dt>Member <a class="el" href="../../d4/d8c/classsklansky__adder.html#a32e10d680aa71558b1e483678f455210">sklansky_adder.WIDTH</a>  natural := 16</dt>
<dd><a class="anchor" id="_brief000007"></a> Width of the operands.  </dd>
<dt>Class <a class="el" href="../../d9/db8/classsync__par__counter.html">sync_par_counter</a>  </dt>
<dd><a class="anchor" id="_brief000013"></a> Synchronous Parallel Counter Entity </dd>
<dt>Class <a class="el" href="../../d7/d87/classsync__par__counter_1_1behavioral.html">sync_par_counter.behavioral</a>  </dt>
<dd><a class="anchor" id="_brief000016"></a> Behavioral Architecture of Synchronous Parallel Counter </dd>
<dt>Member <a class="el" href="../../d9/db8/classsync__par__counter.html#ad1fb3d73ae420e915d17d2d6526a8b38">sync_par_counter.MODU</a>  natural := 16</dt>
<dd><a class="anchor" id="_brief000014"></a> Modulus of the counter.  </dd>
<dt>Member <a class="el" href="../../d9/db8/classsync__par__counter.html#a8d41d53e3a519b0fa3bc795b56294a03">sync_par_counter.q</a>  std_logic_vector( natural( ceil( log2( real( MODU ) ) ) )- 1 downto 0) </dt>
<dd><a class="anchor" id="_brief000015"></a> Counter output.  </dd>
<dt>File <a class="el" href="../../da/d3a/sync__par__counter_8vhdl.html">sync_par_counter.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000012"></a> Synchronous Parallel Counter Entity Implementation </dd>
<dt>Class <a class="el" href="../../d9/d9c/classt__flip__flop.html">t_flip_flop</a>  </dt>
<dd><a class="anchor" id="_brief000018"></a> T Flip-Flop Entity </dd>
<dt>Class <a class="el" href="../../dc/df5/classt__flip__flop_1_1behavioral.html">t_flip_flop.behavioral</a>  </dt>
<dd><a class="anchor" id="_brief000020"></a> Behavioral Architecture of T Flip-Flop </dd>
<dt>Member <a class="el" href="../../dc/df5/classt__flip__flop_1_1behavioral.html#a54bf197e3eeb676efeef9c4c9a251a35">t_flip_flop.behavioral.behavior</a>  clock,reset</dt>
<dd><a class="anchor" id="_brief000021"></a> Behavior Process of T Flip-Flop </dd>
<dt>Member <a class="el" href="../../d9/d9c/classt__flip__flop.html#a9a2435598d86e246a9a61de35350938b">t_flip_flop.q</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000019"></a> Output of the flip-flop.  </dd>
<dt>File <a class="el" href="../../d8/d83/t__flip__flop_8vhdl.html">t_flip_flop.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000017"></a> T Flip-Flop Entity Implementation </dd>
<dt>Class <a class="el" href="../../d8/dd4/classuart.html">uart</a>  </dt>
<dd><a class="anchor" id="_brief000059"></a> UART Interface Entity </dd>
<dt>Member <a class="el" href="../../d8/dd4/classuart.html#a5300a12082350406618a83d2adaeef83">uart.FIFO_W</a>  natural := 2</dt>
<dd><a class="anchor" id="_brief000060"></a> FIFO width (depth).  </dd>
<dt>Member <a class="el" href="../../d8/dd4/classuart.html#a20f317dc09f223fdeb538339f8032ea9">uart.r_data</a>  std_logic_vector( DBIT- 1 downto 0) </dt>
<dd><a class="anchor" id="_brief000061"></a> Parallel data output from reception.  </dd>
<dt>Class <a class="el" href="../../dc/dc6/classuart_1_1structural.html">uart.structural</a>  </dt>
<dd><a class="anchor" id="_brief000062"></a> Structural Architecture of UART Interface </dd>
<dt>Member <a class="el" href="../../dc/dc6/classuart_1_1structural.html#a576cc2b7670fbb1753a2eb96fe3c0d1d">uart.structural.fifo</a>  </dt>
<dd><a class="anchor" id="_brief000065"></a> Parallel data output.  </dd>
<dt>Member <a class="el" href="../../dc/dc6/classuart_1_1structural.html#adeddca5f4fe6074d6d63b3e011a02ca5">uart.structural.tick</a>  </dt>
<dd><a class="anchor" id="_brief000066"></a> Data output.  </dd>
<dt>Member <a class="el" href="../../dc/dc6/classuart_1_1structural.html#addf6a9a572ef84949a21d72fc26b2497">uart.structural.uart_rx</a>  </dt>
<dd><a class="anchor" id="_brief000064"></a> Serial data output.  </dd>
<dt>Member <a class="el" href="../../dc/dc6/classuart_1_1structural.html#a6c58c94e66d38e41efd03b5400f7d411">uart.structural.uart_tx</a>  </dt>
<dd><a class="anchor" id="_brief000063"></a> Baud rate tick output.  </dd>
<dt>File <a class="el" href="../../d0/dd5/uart_8vhdl.html">uart.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000058"></a> UART Interface Entity Implementation </dd>
<dt>Class <a class="el" href="../../d0/d43/classuart__rx.html">uart_rx</a>  </dt>
<dd><a class="anchor" id="_brief000068"></a> UART Receiver Entity </dd>
<dt>Class <a class="el" href="../../df/dbe/classuart__rx_1_1behavioral.html">uart_rx.behavioral</a>  </dt>
<dd><a class="anchor" id="_brief000071"></a> Behavioral Architecture of UART Receiver </dd>
<dt>Member <a class="el" href="../../df/dbe/classuart__rx_1_1behavioral.html#a6a880a0d780cd5e4e54fb5d6081f2e21">uart_rx.behavioral.n_counter_max</a>  </dt>
<dd><a class="anchor" id="_brief000074"></a> Data output.  </dd>
<dt>Member <a class="el" href="../../df/dbe/classuart__rx_1_1behavioral.html#abb1f4b1077fed42215491ace6164cf2c">uart_rx.behavioral.register_d</a>  </dt>
<dd><a class="anchor" id="_brief000073"></a> Counter output.  </dd>
<dt>Member <a class="el" href="../../df/dbe/classuart__rx_1_1behavioral.html#a91db294fcb9fcb66fc8d9ca0f821c4a6">uart_rx.behavioral.sync_par_counter</a>  </dt>
<dd><a class="anchor" id="_brief000072"></a> Modulus of the counter.  </dd>
<dt>Member <a class="el" href="../../d0/d43/classuart__rx.html#a2bc0176254244b80e2399ad17f1f956d">uart_rx.dout</a>  std_logic_vector( DBIT- 1 downto 0) </dt>
<dd><a class="anchor" id="_brief000070"></a> Parallel data output.  </dd>
<dt>Member <a class="el" href="../../d0/d43/classuart__rx.html#ae74a9b328cac9ecf06f54be731e2023c">uart_rx.SB_TICK</a>  natural := 16</dt>
<dd><a class="anchor" id="_brief000069"></a> Number of ticks for stop bits. 16: 1 stop bit, 24: 1.5 stop bit, 32: 2 stop bits.  </dd>
<dt>File <a class="el" href="../../da/d5e/uart__rx_8vhdl.html">uart_rx.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000067"></a> UART Receiver Entity Implementation </dd>
<dt>Class <a class="el" href="../../d6/d43/classuart__tx.html">uart_tx</a>  </dt>
<dd><a class="anchor" id="_brief000076"></a> UART Transmitter Entity </dd>
<dt>Class <a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html">uart_tx.behavioral</a>  </dt>
<dd><a class="anchor" id="_brief000079"></a> Behavioral Architecture of UART Transmitter </dd>
<dt>Member <a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a6a880a0d780cd5e4e54fb5d6081f2e21">uart_tx.behavioral.n_counter_max</a>  </dt>
<dd><a class="anchor" id="_brief000082"></a> Data output.  </dd>
<dt>Member <a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#abb1f4b1077fed42215491ace6164cf2c">uart_tx.behavioral.register_d</a>  </dt>
<dd><a class="anchor" id="_brief000081"></a> Counter output.  </dd>
<dt>Member <a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a91db294fcb9fcb66fc8d9ca0f821c4a6">uart_tx.behavioral.sync_par_counter</a>  </dt>
<dd><a class="anchor" id="_brief000080"></a> Modulus of the counter.  </dd>
<dt>Member <a class="el" href="../../d6/d43/classuart__tx.html#ae74a9b328cac9ecf06f54be731e2023c">uart_tx.SB_TICK</a>  natural := 16</dt>
<dd><a class="anchor" id="_brief000077"></a> Number of ticks for stop bits. 16: 1 stop bit, 24: 1.5 stop bit, 32: 2 stop bits.  </dd>
<dt>Member <a class="el" href="../../d6/d43/classuart__tx.html#a98dd33b35444db986d99130a0fecc550">uart_tx.tx</a>  std_logic </dt>
<dd><a class="anchor" id="_brief000078"></a> Serial data output.  </dd>
<dt>File <a class="el" href="../../df/dfc/uart__tx_8vhdl.html">uart_tx.vhdl</a>  </dt>
<dd><a class="anchor" id="_brief000075"></a> UART Transmitter Entity Implementation</dd>
</dl>
</div></div><!-- contents -->
</div><!-- PageDoc -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
