                         Lattice Mapping Report File
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Thu Oct 10 10:59:56 2024

Design Information
------------------

Command line:   map -i Lab5_impl_1_syn.udb -pdc Z:/es4/Lab5/full.pdc -o
     Lab5_impl_1_map.udb -mp Lab5_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:   0 out of  5280 (0%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            20 out of  5280 (<1%)
      Number of logic LUT4s:              20
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   17 out of 39 (44%)
      Number of IO sites used for general PIO: 17
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 17 out of 36 (47%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 17 out of 39 (44%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net s_c_0: 9 loads
      Net inter[0]: 7 loads
      Net inter[1]: 7 loads
      Net inter[2]: 7 loads
      Net inter[3]: 7 loads
      Net alu_1.s_c_1: 4 loads
      Net a_c_1: 3 loads
      Net a_c_2: 3 loads
      Net b_c_1: 3 loads
      Net b_c_2: 3 loads



                                    Page 1








   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| s[1]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s[0]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| b[0]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| b[1]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| b[2]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| b[3]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a[0]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a[1]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a[2]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a[3]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[0]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[1]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[2]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[3]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[4]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[5]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| y[6]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block y_pad[0].vhi_inst was optimized away.
Block s_pad[0].vlo_inst was optimized away.


                                    Page 2





Constraint Summary
------------------

   Total number of constraints: 17
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 57 MB
















































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
