/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [8:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [25:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~celloutsig_0_3z[2];
  assign celloutsig_0_13z = ~celloutsig_0_8z[4];
  assign celloutsig_1_0z = ~in_data[128];
  assign celloutsig_1_11z = celloutsig_1_0z | celloutsig_1_5z;
  assign celloutsig_1_19z = celloutsig_1_7z[12] | celloutsig_1_5z;
  assign celloutsig_0_9z = celloutsig_0_8z[0] | celloutsig_0_3z[0];
  assign celloutsig_1_6z = celloutsig_1_3z[8] | celloutsig_1_2z;
  assign celloutsig_1_3z = celloutsig_1_1z[9:0] + { celloutsig_1_1z[8:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_1z = { in_data[112:103], celloutsig_1_0z } & in_data[133:123];
  assign celloutsig_1_4z = { celloutsig_1_1z[5:4], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z } / { 1'h1, celloutsig_1_3z[7:3], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_0z } == { celloutsig_1_3z[6:5], celloutsig_1_12z };
  assign celloutsig_0_5z = { celloutsig_0_0z[1:0], celloutsig_0_4z } == { in_data[56:55], celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_0z[6:3], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z } == { in_data[62:53], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_3z[1:0], celloutsig_0_7z } == { celloutsig_0_0z[7:1], celloutsig_0_10z };
  assign celloutsig_0_14z = { celloutsig_0_0z[8:2], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z } == { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_3z[0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_6z } == in_data[14:8];
  assign celloutsig_0_4z = { in_data[3:2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z[9], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z[9] } <= { in_data[43:18], celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[165:139], celloutsig_1_0z } || in_data[145:118];
  assign celloutsig_1_8z = { celloutsig_1_3z[5:3], celloutsig_1_2z, celloutsig_1_6z } < { in_data[181:178], celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_0z[9:6], celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_5z } % { 1'h1, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_0_3z = { celloutsig_0_0z[9], celloutsig_0_2z, celloutsig_0_0z[9] } * celloutsig_0_0z[2:0];
  assign celloutsig_0_19z = { celloutsig_0_18z[5:1], celloutsig_0_4z } != { celloutsig_0_7z[3:1], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_1_14z = { in_data[120], celloutsig_1_11z, celloutsig_1_11z } | { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_0_18z = celloutsig_0_15z | { celloutsig_0_0z[0], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_22z = celloutsig_0_21z[7:5] | celloutsig_0_17z[4:2];
  assign celloutsig_0_12z = & celloutsig_0_0z[8:4];
  assign celloutsig_0_2z = & { in_data[53:33], celloutsig_0_0z[9] };
  assign celloutsig_1_12z = ^ celloutsig_1_7z[12:2];
  assign celloutsig_1_5z = ^ celloutsig_1_1z[8:1];
  assign celloutsig_1_18z = celloutsig_1_14z <<< celloutsig_1_1z[4:2];
  assign celloutsig_0_0z = in_data[84:73] >>> in_data[41:30];
  assign celloutsig_0_8z = in_data[79:75] >>> in_data[83:79];
  always_latch
    if (!clkin_data[64]) celloutsig_0_15z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_15z = { celloutsig_0_7z[4:3], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_4z };
  always_latch
    if (clkin_data[96]) celloutsig_0_21z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_21z = { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_7z = 13'h0000;
    else if (clkin_data[32]) celloutsig_1_7z = { celloutsig_1_4z[14:13], celloutsig_1_1z };
  assign { out_data[130:128], out_data[96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
