<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_S_U_d88a3995_0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_d88a3995_0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_S_U_d88a3995_0')">rsnoc_z_H_R_G_G2_S_U_d88a3995_0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.37</td>
<td class="s9 cl rt"><a href="mod1862.html#Line" > 97.22</a></td>
<td class="s5 cl rt"><a href="mod1862.html#Cond" > 53.33</a></td>
<td class="s8 cl rt"><a href="mod1862.html#Toggle" > 81.30</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1862.html#Branch" > 81.61</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1862.html#inst_tag_175745"  onclick="showContent('inst_tag_175745')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ist</a></td>
<td class="s7 cl rt"> 78.37</td>
<td class="s9 cl rt"><a href="mod1862.html#Line" > 97.22</a></td>
<td class="s5 cl rt"><a href="mod1862.html#Cond" > 53.33</a></td>
<td class="s8 cl rt"><a href="mod1862.html#Toggle" > 81.30</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1862.html#Branch" > 81.61</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_S_U_d88a3995_0'>
<hr>
<a name="inst_tag_175745"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_175745" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ist</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.37</td>
<td class="s9 cl rt"><a href="mod1862.html#Line" > 97.22</a></td>
<td class="s5 cl rt"><a href="mod1862.html#Cond" > 53.33</a></td>
<td class="s8 cl rt"><a href="mod1862.html#Toggle" > 81.30</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1862.html#Branch" > 81.61</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.32</td>
<td class="s9 cl rt"> 97.47</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s6 cl rt"> 67.86</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.61</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.76</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 76.19</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.83</td>
<td class="wht cl rt"></td>
<td><a href="mod2406.html#inst_tag_234540" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod497.html#inst_tag_32401" id="tag_urg_inst_32401">Icb</a></td>
<td class="s7 cl rt"> 79.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.42</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2259.html#inst_tag_213754" id="tag_urg_inst_213754">ud</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2259.html#inst_tag_213753" id="tag_urg_inst_213753">ud124</a></td>
<td class="s7 cl rt"> 79.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2410_1.html#inst_tag_234702" id="tag_urg_inst_234702">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_d88a3995_0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1862.html" >rsnoc_z_H_R_G_G2_S_U_d88a3995_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>72</td><td>70</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203692</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203697</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>203705</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>203721</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203765</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203783</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203789</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203796</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203801</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203815</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203823</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203830</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203836</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203843</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203852</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
203691                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203692     1/1          		if ( ! Sys_Clk_RstN )
203693     1/1          			Acc_Addr &lt;= #1.0 ( 32'b0 );
203694     1/1          		else if ( CmdTx_Vld &amp; NextTx )
203695     1/1          			Acc_Addr &lt;= #1.0 ( Cur_NextAddr );
                        MISSING_ELSE
203696                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203697     1/1          		if ( ! Sys_Clk_RstN )
203698     1/1          			Acc_Len1 &lt;= #1.0 ( 6'b0 );
203699     1/1          		else if ( CmdTx_Vld &amp; NextTx )
203700     1/1          			Acc_Len1 &lt;= #1.0 ( Cur_NextLen1 );
                        MISSING_ELSE
203701                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud124( .I( Acc_MatchId ) , .O( u_123 ) );
203702                  	assign uAcc_Width1_caseSel =
203703                  		{ u_123 [7] , u_123 [6] , u_123 [5] , u_123 [4] , u_123 [3] , u_123 [2] , u_123 [1] } ;
203704                  	always @( uAcc_Width1_caseSel ) begin
203705     1/1          		case ( uAcc_Width1_caseSel )
203706     1/1          			7'b0000001 : Acc_Width1 = 8'b00000011 ;
203707     1/1          			7'b0000010 : Acc_Width1 = 8'b00000011 ;
203708     1/1          			7'b0000100 : Acc_Width1 = 8'b00000011 ;
203709     1/1          			7'b0001000 : Acc_Width1 = 8'b00000111 ;
203710     1/1          			7'b0010000 : Acc_Width1 = 8'b00001111 ;
203711     <font color = "red">0/1     ==>  			7'b0100000 : Acc_Width1 = 8'b00000011 ;</font>
203712     1/1          			7'b1000000 : Acc_Width1 = 8'b00000011 ;
203713     1/1          			7'b0       : Acc_Width1 = 8'b00000011 ;
203714     1/1          			default    : Acc_Width1 = 8'b0 ;
203715                  		endcase
203716                  	end
203717                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud( .I( CmdRx_MatchId ) , .O( u_64 ) );
203718                  	assign uGen_Width1_caseSel =
203719                  		{ u_64 [7] , u_64 [6] , u_64 [5] , u_64 [4] , u_64 [3] , u_64 [2] , u_64 [1] } ;
203720                  	always @( uGen_Width1_caseSel ) begin
203721     1/1          		case ( uGen_Width1_caseSel )
203722     1/1          			7'b0000001 : Gen_Width1 = 8'b00000011 ;
203723     1/1          			7'b0000010 : Gen_Width1 = 8'b00000011 ;
203724     1/1          			7'b0000100 : Gen_Width1 = 8'b00000011 ;
203725     1/1          			7'b0001000 : Gen_Width1 = 8'b00000111 ;
203726     1/1          			7'b0010000 : Gen_Width1 = 8'b00001111 ;
203727     <font color = "red">0/1     ==>  			7'b0100000 : Gen_Width1 = 8'b00000011 ;</font>
203728     1/1          			7'b1000000 : Gen_Width1 = 8'b00000011 ;
203729     1/1          			7'b0       : Gen_Width1 = 8'b00000011 ;
203730     1/1          			default    : Gen_Width1 = 8'b0 ;
203731                  		endcase
203732                  	end
203733                  	rsnoc_z_H_R_G_G2_Sa_Cb_908e7182 Icb(
203734                  		.Addr( Cur_Addr )
203735                  	,	.CrossB1( Cur_CrossB1 )
203736                  	,	.Len1( Cur_Len1 )
203737                  	,	.Len1S( Len1S_Cross )
203738                  	,	.MaxLen1( Cur_MaxLen1 )
203739                  	,	.Split( Split_Cross )
203740                  	,	.Sys_Clk( Sys_Clk )
203741                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
203742                  	,	.Sys_Clk_En( Sys_Clk_En )
203743                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
203744                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
203745                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
203746                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
203747                  	,	.Sys_Pwr_Idle( )
203748                  	,	.Sys_Pwr_WakeUp( )
203749                  	,	.Width1( Cur_Width1 )
203750                  	);
203751                  	assign Bypass = ( GenRx_Req_BurstType == 1'b1 &amp; ~ RxPre | RxPre | Cur_Strm ) &amp; Idle;
203752                  	assign RxWrap = CmdRx_Vld &amp; GenRx_Req_BurstType == 1'b1;
203753                  	assign WdCnt = CmdTx_Vld ? Cur_Len1S [5:2] | { 4 { ( Err | RxWrap ) }  } : u_3346;
203754                  	assign GenTx_Req_Last =
203755                  		GenRx_Req_Last
203756                  		|		~ Idle &amp; Ret_Opc == 3'b000
203757                  		|			~ Idle &amp; Ret_Opc == 3'b100 &amp; WdCnt == 4'b0
203758                  		|			Idle &amp; CmdRx_Vld &amp; GenRx_Req_Opc == 3'b100 &amp; WdCnt == 4'b0;
203759                  	assign CmdTx_Vld = u_379f;
203760                  	assign Cur_BurstAlign = Idle ? 1'b0 : 1'b0;
203761                  	assign CurSplit = ~ Cur_BurstAlign &amp; Split_Cross &amp; ~ Bypass;
203762                  	assign Err = CurSplit &amp; Idle &amp; CmdRx_Vld &amp; ( u_6afb | u_fa7a | Cur_Strm );
203763                  	assign CmdTx_Err = Err;
203764                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203765     1/1          		if ( ! Sys_Clk_RstN )
203766     1/1          			Ret_Opc &lt;= #1.0 ( 3'b0 );
203767     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
203768     1/1          			Ret_Opc &lt;= #1.0 ( GenRx_Req_Opc );
                        MISSING_ELSE
203769                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
203770                  		.Clk( Sys_Clk )
203771                  	,	.Clk_ClkS( Sys_Clk_ClkS )
203772                  	,	.Clk_En( Sys_Clk_En )
203773                  	,	.Clk_EnS( Sys_Clk_EnS )
203774                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
203775                  	,	.Clk_RstN( Sys_Clk_RstN )
203776                  	,	.Clk_Tm( Sys_Clk_Tm )
203777                  	,	.En( CmdRx_Vld &amp; Idle &amp; NextTx )
203778                  	,	.O( Cur_Strm )
203779                  	,	.Reset( ~ GenRx_Req_Lock )
203780                  	,	.Set( RxPreStrm )
203781                  	);
203782                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203783     1/1          		if ( ! Sys_Clk_RstN )
203784     1/1          			u_3346 &lt;= #1.0 ( 4'b0 );
203785     1/1          		else if ( NextTx )
203786     1/1          			u_3346 &lt;= #1.0 ( WdCnt - 4'b0001 );
                        MISSING_ELSE
203787                  	assign uCur_Len1S_caseSel = { ~ Cur_BurstAlign &amp; Split_Cross &amp; ~ Bypass } ;
203788                  	always @( Cur_Len1 or Len1S_Cross or uCur_Len1S_caseSel ) begin
203789     1/1          		case ( uCur_Len1S_caseSel )
203790     1/1          			1'b1    : Cur_Len1S = Len1S_Cross ;
203791     1/1          			1'b0    : Cur_Len1S = Cur_Len1 ;
203792     1/1          			default : Cur_Len1S = 6'b0 ;
203793                  		endcase
203794                  	end
203795                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203796     1/1          		if ( ! Sys_Clk_RstN )
203797     1/1          			u_379f &lt;= #1.0 ( 1'b1 );
203798     1/1          		else if ( NextTx )
203799     1/1          			u_379f &lt;= #1.0 ( GenTx_Req_Last );
                        MISSING_ELSE
203800                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203801     1/1          		if ( ! Sys_Clk_RstN )
203802     1/1          			Idle &lt;= #1.0 ( 1'b1 );
203803     1/1          		else if ( NextTx &amp; CmdTx_Vld )
203804     1/1          			Idle &lt;= #1.0 ( End );
                        MISSING_ELSE
203805                  	assign CmdTx_GenId = CmdRx_GenId;
203806                  	assign CmdTx_MatchId = Idle ? CmdRx_MatchId : Acc_MatchId;
203807                  	assign CmdTx_Split = ~ End;
203808                  	assign CmdTx_StrmValid = CmdRx_StrmValid;
203809                  	assign CmdTx_SubWord = 1'b0;
203810                  	assign GenRx_Req_Rdy = GenTx_Req_Rdy &amp; ( Idle | ~ CmdRx_Vld );
203811                  	assign GenTx_Req_Addr = Cur_Addr;
203812                  	assign GenTx_Req_Be = GenRx_Req_Be;
203813                  	assign GenTx_Req_BurstType = Idle ? GenRx_Req_BurstType : Ret_BurstType;
203814                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203815     1/1          		if ( ! Sys_Clk_RstN )
203816     1/1          			Ret_BurstType &lt;= #1.0 ( 1'b0 );
203817     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
203818     1/1          			Ret_BurstType &lt;= #1.0 ( GenRx_Req_BurstType );
                        MISSING_ELSE
203819                  	assign GenTx_Req_Data = GenRx_Req_Data;
203820                  	assign GenTx_Req_Len1 = Err ? GenRx_Req_Len1 : Cur_Len1S;
203821                  	assign GenTx_Req_Lock = ( Idle ? GenRx_Req_Lock : Ret_Lock );
203822                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203823     1/1          		if ( ! Sys_Clk_RstN )
203824     1/1          			Ret_Lock &lt;= #1.0 ( 1'b0 );
203825     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
203826     1/1          			Ret_Lock &lt;= #1.0 ( GenRx_Req_Lock );
                        MISSING_ELSE
203827                  	assign GenTx_Req_Opc = Idle ? GenRx_Req_Opc : Ret_Opc;
203828                  	assign GenTx_Req_SeqId = Idle ? GenRx_Req_SeqId : Ret_SeqId;
203829                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203830     1/1          		if ( ! Sys_Clk_RstN )
203831     1/1          			Ret_SeqId &lt;= #1.0 ( 4'b0 );
203832     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
203833     1/1          			Ret_SeqId &lt;= #1.0 ( GenRx_Req_SeqId );
                        MISSING_ELSE
203834                  	assign GenTx_Req_SeqUnOrdered = Idle ? GenRx_Req_SeqUnOrdered : Ret_SeqUnOrdered;
203835                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203836     1/1          		if ( ! Sys_Clk_RstN )
203837     1/1          			Ret_SeqUnOrdered &lt;= #1.0 ( 1'b0 );
203838     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
203839     1/1          			Ret_SeqUnOrdered &lt;= #1.0 ( GenRx_Req_SeqUnOrdered );
                        MISSING_ELSE
203840                  	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique &amp; Idle &amp; ( ~ CurSplit | Err );
203841                  	assign GenTx_Req_User = Idle ? GenRx_Req_User : Ret_User;
203842                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203843     1/1          		if ( ! Sys_Clk_RstN )
203844     1/1          			Ret_User &lt;= #1.0 ( 8'b0 );
203845     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
203846     1/1          			Ret_User &lt;= #1.0 ( GenRx_Req_User );
                        MISSING_ELSE
203847                  	assign Pwr_Split_Idle = Idle;
203848                  	assign Sys_Pwr_Idle = Pwr_Split_Idle;
203849                  	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
203850                  	assign Translation_Key = { Ret_Mode , Acc_Addr [31:2] };
203851                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203852     1/1          		if ( ! Sys_Clk_RstN )
203853     1/1          			Ret_Mode &lt;= #1.0 ( 1'b0 );
203854     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
203855     1/1          			Ret_Mode &lt;= #1.0 ( CmdRx_Mode );
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1862.html" >rsnoc_z_H_R_G_G2_S_U_d88a3995_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>30</td><td>16</td><td>53.33</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>30</td><td>16</td><td>53.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203683
 EXPRESSION (Idle ? GenRx_Req_Addr : Acc_Addr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203684
 EXPRESSION (Idle ? 63'b000000000000000000000000000000000000000000000000000111111111111 : 63'b000000000000000000000000000000000000000000000000000111111111111)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203687
 EXPRESSION (Idle ? GenRx_Req_Len1 : Acc_Len1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203688
 EXPRESSION (Idle ? 12'b000000111111 : 12'b000000111111)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203690
 EXPRESSION (Idle ? Gen_Width1 : Acc_Width1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203753
 EXPRESSION (CmdTx_Vld ? ((Cur_Len1S[5:2] | {4 {(Err | RxWrap)}})) : u_3346)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203760
 EXPRESSION (Idle ? 1'b0 : 1'b0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203806
 EXPRESSION (Idle ? CmdRx_MatchId : Acc_MatchId)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203813
 EXPRESSION (Idle ? GenRx_Req_BurstType : Ret_BurstType)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203820
 EXPRESSION (Err ? GenRx_Req_Len1 : Cur_Len1S)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203821
 EXPRESSION (Idle ? GenRx_Req_Lock : Ret_Lock)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203827
 EXPRESSION (Idle ? GenRx_Req_Opc : Ret_Opc)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203828
 EXPRESSION (Idle ? GenRx_Req_SeqId : Ret_SeqId)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203834
 EXPRESSION (Idle ? GenRx_Req_SeqUnOrdered : Ret_SeqUnOrdered)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203841
 EXPRESSION (Idle ? GenRx_Req_User : Ret_User)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1862.html" >rsnoc_z_H_R_G_G2_S_U_d88a3995_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">31</td>
<td class="rt">57.41 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">524</td>
<td class="rt">426</td>
<td class="rt">81.30 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">262</td>
<td class="rt">216</td>
<td class="rt">82.44 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">262</td>
<td class="rt">210</td>
<td class="rt">80.15 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">31</td>
<td class="rt">57.41 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">524</td>
<td class="rt">426</td>
<td class="rt">81.30 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">262</td>
<td class="rt">216</td>
<td class="rt">82.44 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">262</td>
<td class="rt">210</td>
<td class="rt">80.15 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_CurIsWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_GenId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx_CurIsWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_GenId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Split</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_Key[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[21:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[28:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_MatchId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1862.html" >rsnoc_z_H_R_G_G2_S_U_d88a3995_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">87</td>
<td class="rt">71</td>
<td class="rt">81.61 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203683</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203684</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203687</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203688</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203690</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">203753</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203760</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203806</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203813</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203820</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203821</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203827</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203828</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203834</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203841</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203692</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203697</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">203705</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">203721</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203765</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203783</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">203789</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203796</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203801</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203815</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203823</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203830</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203836</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203843</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203852</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203683     	assign Cur_Addr = Idle ? GenRx_Req_Addr : Acc_Addr;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203684     	assign Cur_CrossB1 = Idle ? 63'b000000000000000000000000000000000000000000000000000111111111111 : 63'b000000000000000000000000000000000000000000000000000111111111111;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203687     	assign Cur_Len1 = Idle ? GenRx_Req_Len1 : Acc_Len1;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203688     	assign Cur_MaxLen1 = Idle ? 12'b000000111111 : 12'b000000111111;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203690     	assign Cur_Width1 = Idle ? Gen_Width1 : Acc_Width1;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203753     	assign WdCnt = CmdTx_Vld ? Cur_Len1S [5:2] | { 4 { ( Err | RxWrap ) }  } : u_3346;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203760     	assign Cur_BurstAlign = Idle ? 1'b0 : 1'b0;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203806     	assign CmdTx_MatchId = Idle ? CmdRx_MatchId : Acc_MatchId;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203813     	assign GenTx_Req_BurstType = Idle ? GenRx_Req_BurstType : Ret_BurstType;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "green">==></font>  
           	                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203820     	assign GenTx_Req_Len1 = Err ? GenRx_Req_Len1 : Cur_Len1S;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203821     	assign GenTx_Req_Lock = ( Idle ? GenRx_Req_Lock : Ret_Lock );
           	                               <font color = "red">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203827     	assign GenTx_Req_Opc = Idle ? GenRx_Req_Opc : Ret_Opc;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203828     	assign GenTx_Req_SeqId = Idle ? GenRx_Req_SeqId : Ret_SeqId;
           	                              <font color = "red">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203834     	assign GenTx_Req_SeqUnOrdered = Idle ? GenRx_Req_SeqUnOrdered : Ret_SeqUnOrdered;
           	                                     <font color = "red">-1-</font>  
           	                                     <font color = "green">==></font>  
           	                                     <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203841     	assign GenTx_Req_User = Idle ? GenRx_Req_User : Ret_User;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203692     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203693     			Acc_Addr <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
203694     		else if ( CmdTx_Vld & NextTx )
           		     <font color = "green">-2-</font>  
203695     			Acc_Addr <= #1.0 ( Cur_NextAddr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203697     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203698     			Acc_Len1 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
203699     		else if ( CmdTx_Vld & NextTx )
           		     <font color = "green">-2-</font>  
203700     			Acc_Len1 <= #1.0 ( Cur_NextLen1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203705     		case ( uAcc_Width1_caseSel )
           		<font color = "red">-1-</font>                   
203706     			7'b0000001 : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203707     			7'b0000010 : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203708     			7'b0000100 : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203709     			7'b0001000 : Acc_Width1 = 8'b00000111 ;
           <font color = "green">			==></font>
203710     			7'b0010000 : Acc_Width1 = 8'b00001111 ;
           <font color = "green">			==></font>
203711     			7'b0100000 : Acc_Width1 = 8'b00000011 ;
           <font color = "red">			==></font>
203712     			7'b1000000 : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203713     			7'b0       : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203714     			default    : Acc_Width1 = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>7'b0000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0010000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203721     		case ( uGen_Width1_caseSel )
           		<font color = "red">-1-</font>                   
203722     			7'b0000001 : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203723     			7'b0000010 : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203724     			7'b0000100 : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203725     			7'b0001000 : Gen_Width1 = 8'b00000111 ;
           <font color = "green">			==></font>
203726     			7'b0010000 : Gen_Width1 = 8'b00001111 ;
           <font color = "green">			==></font>
203727     			7'b0100000 : Gen_Width1 = 8'b00000011 ;
           <font color = "red">			==></font>
203728     			7'b1000000 : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203729     			7'b0       : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203730     			default    : Gen_Width1 = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>7'b0000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0010000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203765     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203766     			Ret_Opc <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
203767     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
203768     			Ret_Opc <= #1.0 ( GenRx_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203783     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203784     			u_3346 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
203785     		else if ( NextTx )
           		     <font color = "green">-2-</font>  
203786     			u_3346 <= #1.0 ( WdCnt - 4'b0001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203789     		case ( uCur_Len1S_caseSel )
           		<font color = "green">-1-</font>                  
203790     			1'b1    : Cur_Len1S = Len1S_Cross ;
           <font color = "green">			==></font>
203791     			1'b0    : Cur_Len1S = Cur_Len1 ;
           <font color = "green">			==></font>
203792     			default : Cur_Len1S = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203796     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203797     			u_379f <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
203798     		else if ( NextTx )
           		     <font color = "green">-2-</font>  
203799     			u_379f <= #1.0 ( GenTx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203801     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203802     			Idle <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
203803     		else if ( NextTx & CmdTx_Vld )
           		     <font color = "green">-2-</font>  
203804     			Idle <= #1.0 ( End );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203815     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203816     			Ret_BurstType <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
203817     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
203818     			Ret_BurstType <= #1.0 ( GenRx_Req_BurstType );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203823     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203824     			Ret_Lock <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
203825     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
203826     			Ret_Lock <= #1.0 ( GenRx_Req_Lock );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203830     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203831     			Ret_SeqId <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
203832     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
203833     			Ret_SeqId <= #1.0 ( GenRx_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203836     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203837     			Ret_SeqUnOrdered <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
203838     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
203839     			Ret_SeqUnOrdered <= #1.0 ( GenRx_Req_SeqUnOrdered );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203843     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203844     			Ret_User <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
203845     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
203846     			Ret_User <= #1.0 ( GenRx_Req_User );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203852     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203853     			Ret_Mode <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
203854     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
203855     			Ret_Mode <= #1.0 ( CmdRx_Mode );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_175745">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_S_U_d88a3995_0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
