
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.643835                       # Number of seconds simulated
sim_ticks                                643835026000                       # Number of ticks simulated
final_tick                               1221690711000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147834                       # Simulator instruction rate (inst/s)
host_op_rate                                   150523                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47590493                       # Simulator tick rate (ticks/s)
host_mem_usage                                2239896                       # Number of bytes of host memory used
host_seconds                                 13528.65                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2036370190                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher        75328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       734848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             811200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       154560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          154560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher         1177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        11482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2415                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2415                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher        116999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst         1590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      1141361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1259950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst         1590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             1590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          240061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               240061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          240061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       116999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst         1590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      1141361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1500012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       12675                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2415                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12675                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2415                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 759168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   52032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  150208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  811200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               154560                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    813                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    48                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               55                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  643819179500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12675                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2415                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     94.229223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.580833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    76.707507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7153     74.12%     74.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2070     21.45%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          314      3.25%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           48      0.50%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           23      0.24%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      0.17%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      0.09%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.08%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9650                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      90.519380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.348747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.504571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             10      7.75%      7.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            51     39.53%     47.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            25     19.38%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           23     17.83%     84.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      5.43%     89.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      1.55%     91.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      2.33%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.78%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      1.55%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      2.33%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.78%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.193798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.177292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.810840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2      1.55%      1.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              113     87.60%     89.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      4.65%     93.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      3.10%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.55%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.78%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           129                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2541016173                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2763428673                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   59310000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    214214.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               232964.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3684                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     874                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   42665286.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    32.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 53571420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 28470090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                70800240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5695020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8150741040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1895574330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            468472800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     17697295020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     13412017920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     137372901705                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           179159063925                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            278.268587                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         638446177685                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    934411250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3468380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 564713264000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  34927156579                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     981966565                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  38809847606                       # Time in different power states
system.mem_ctrls_1.actEnergy                 15336720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8151660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13894440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6556320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2191806240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            709571340                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            150954240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3870525720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      3449635680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     150495176055                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           160911777585                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            249.927033                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         639527575943                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    319354250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     934078000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 624414030250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   8983410872                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     696148307                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8488004321                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1221690711000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          16976352                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           467216452                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16977376                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.519945                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     1.119895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1022.880105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.001094                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          539                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         968004230                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        968004230                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    367813853                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       367813853                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     73801001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73801001                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          359                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          359                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          460                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          460                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    441614854                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        441614854                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    441614854                       # number of overall hits
system.cpu.dcache.overall_hits::total       441614854                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     33726217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      33726217                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       171948                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       171948                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          101                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     33898165                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       33898165                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     33898165                       # number of overall misses
system.cpu.dcache.overall_misses::total      33898165                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 304409978500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 304409978500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1582991500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1582991500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       909000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       909000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 305992970000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 305992970000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 305992970000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 305992970000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    401540070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    401540070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     73972949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     73972949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    475513019                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    475513019                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    475513019                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    475513019                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.083992                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.083992                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.002324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002324                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.219565                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.219565                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.071288                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071288                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.071288                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071288                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  9025.915314                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9025.915314                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  9206.222230                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9206.222230                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  9026.829918                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9026.829918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  9026.829918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9026.829918                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       173099                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3581                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             49118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             106                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.524146                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.783019                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     16976352                       # number of writebacks
system.cpu.dcache.writebacks::total          16976352                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     16904446                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     16904446                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        17468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17468                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     16921914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     16921914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     16921914                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     16921914                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     16821771                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16821771                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       154480                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       154480                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          101                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     16976251                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16976251                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     16976251                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16976251                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 141262827000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 141262827000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1264634500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1264634500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       808000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       808000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 142527461500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 142527461500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 142527461500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 142527461500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.041893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.219565                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.219565                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.035701                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035701                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.035701                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035701                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  8397.619192                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8397.619192                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8186.396297                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8186.396297                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  8395.697112                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8395.697112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  8395.697112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8395.697112                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                 9                       # number of replacements
system.cpu.icache.tags.tagsinuse           448.798051                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1932086795                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               458                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4218530.120087                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   434.537648                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    14.260403                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.848706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.027852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1598283658                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1598283658                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    799141805                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       799141805                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    799141805                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        799141805                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    799141805                       # number of overall hits
system.cpu.icache.overall_hits::total       799141805                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      4381500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4381500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      4381500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4381500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      4381500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4381500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    799141821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    799141821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    799141821                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    799141821                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    799141821                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    799141821                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 273843.750000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 273843.750000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 273843.750000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 273843.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 273843.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 273843.750000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1304                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          652                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks            9                       # number of writebacks
system.cpu.icache.writebacks::total                 9                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      4373500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4373500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      4373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      4373500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4373500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 273343.750000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 273343.750000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 273343.750000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 273343.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 273343.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 273343.750000                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1084790                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1084806                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              13998858                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      3875                       # number of replacements
system.l2.tags.tagsinuse                 31747.466806                       # Cycle average of tags in use
system.l2.tags.total_refs                    27310692                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35619                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    766.745052                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31475.268208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   272.198597                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.960549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.008307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968856                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           392                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31352                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          403                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9066                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18193                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.011963                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.956787                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 288520268                       # Number of tag accesses
system.l2.tags.data_accesses                288520268                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     10984178                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10984178                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      5983385                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5983385                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       154300                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                154300                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data     16810501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16810501                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.data      16964801                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16964801                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     16964801                       # number of overall hits
system.l2.overall_hits::total                16964801                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data          180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 180                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               16                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        11371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11371                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        11551                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11567                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        11551                       # number of overall misses
system.l2.overall_misses::total                 11567                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data     26235500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26235500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst      4357000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4357000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   3015632500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3015632500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      4357000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   3041868000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3046225000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      4357000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   3041868000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3046225000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     10984178                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10984178                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      5983385                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5983385                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       154480                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            154480                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst           16                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             16                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data     16821872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16821872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     16976352                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16976368                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     16976352                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16976368                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.001165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001165                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000676                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000680                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000681                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000680                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000681                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 145752.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145752.777778                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 272312.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 272312.500000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 265203.807932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 265203.807932                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 272312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 263342.394598                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 263354.802455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 272312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 263342.394598                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 263354.802455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       178                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 2415                       # number of writebacks
system.l2.writebacks::total                      2415                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data           69                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           69                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data           69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  69                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data           69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 69                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher        52700                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          52700                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            180                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        11302                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11302                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        11482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11498                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        52700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        11482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            64198                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    205204905                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    205204905                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     25155500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     25155500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst      4261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   2918218500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2918218500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      4261000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   2943374000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2947635000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    205204905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      4261000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   2943374000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3152839905                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.001165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000672                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000672                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000677                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003782                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  3893.831214                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  3893.831214                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 139752.777778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 139752.777778                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 266312.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 266312.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 258203.725004                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 258203.725004                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 266312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 256346.803693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 256360.671421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  3893.831214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 266312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 256346.803693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49111.185785                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         16550                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        12672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12495                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2415                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1460                       # Transaction distribution
system.membus.trans_dist::ReadExReq               180                       # Transaction distribution
system.membus.trans_dist::ReadExResp              180                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12495                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       965760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  965760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12675                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12675    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12675                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13351868                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           32655827                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       482822014                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    472693684                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     49734254                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    284902052                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       283335553                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.450162                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         3885224                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           29                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1221690711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1287670052                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     46755201                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2485036281                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           482822014                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    287220777                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1191175659                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        99473476                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1035                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         799141821                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes            16                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1287668657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.970480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.076697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        179469487     13.94%     13.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        227541082     17.67%     31.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        332190320     25.80%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        548467768     42.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1287668657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.374958                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.929870                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        167114186                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     140592283                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         912511788                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      17714592                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       49735797                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    235540206                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           978                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2103578999                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts     174264671                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       49735797                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        293136523                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       127327525                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        67848                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         800996078                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      16404877                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1903611400                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      89062820                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      15487311                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         243958                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           1242                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          20012                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2258357196                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8775696829                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2707168893                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        27613                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1180228958                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1078128207                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          820                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          816                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          48236607                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    497572015                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    133948578                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     17869907                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       623410                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1811970365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         2104                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1556690363                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     21525510                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    796053465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1640442762                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          724                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1287668657                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.208922                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.186011                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    511600324     39.73%     39.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    256641154     19.93%     59.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    284659555     22.11%     81.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    208340537     16.18%     97.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     26426947      2.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          140      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1287668657                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        74174352     34.67%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           1461      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            1      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            5      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     34.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      106436706     49.75%     84.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      33330515     15.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          735      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     968841066     62.24%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         9079      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd          980      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         7060      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         4918      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         1960      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc         1960      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    461095759     29.62%     91.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    126725286      8.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead         2295      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1556690363                       # Type of FU issued
system.switch_cpus.iq.rate                   1.208920                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           213943775                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.137435                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4636479575                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2608008324                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1418587130                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        39088                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        20208                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        18942                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1770614224                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           19914                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     16573296                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    223675871                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       316071                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2605                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     59975049                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          352                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        54704                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       49735797                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        69131216                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        164243                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1811972508                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     497572015                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    133948578                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          775                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         138971                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         12841                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         2605                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     33644145                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     23987073                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     57631218                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1469364483                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     418168164                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     87325875                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    39                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            536242352                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        249883597                       # Number of branches executed
system.switch_cpus.iew.exec_stores          118074188                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.141103                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1427621097                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1418606072                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         769530978                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1069063907                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.101684                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.719818                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    704424852                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     49733313                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1169414429                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.868742                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.640314                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    733571855     62.73%     62.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    191811613     16.40%     79.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    137647808     11.77%     90.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     31622216      2.70%     93.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     27354374      2.34%     95.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      6412064      0.55%     96.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      6371217      0.54%     97.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      2746271      0.23%     97.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     31877011      2.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1169414429                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1015918980                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              347869665                       # Number of memory references committed
system.switch_cpus.commit.loads             273896138                       # Number of loads committed
system.switch_cpus.commit.membars                 920                       # Number of memory barriers committed
system.switch_cpus.commit.branches          200032094                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts              18476                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         855316031                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       121017                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    668024080     65.76%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         8820      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd          980      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         6860      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc         4655      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult         1960      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc         1960      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    273894077     26.96%     92.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     73973527      7.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead         2061      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1015918980                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      31877011                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2857881250                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3560698802                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    1395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1015918980                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.287670                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.287670                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.776596                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.776596                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2127390365                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       827798750                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             27113                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            17608                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        5316051519                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        859155084                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       494651730                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          13600                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     33952729                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     16976361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8788                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          51533                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        51533                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1221690711000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16821888                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10986593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5992183                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1460                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            53197                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           154480                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          154480                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            16                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16821872                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           41                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     50929056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              50929097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2172973056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2172974656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           57072                       # Total snoops (count)
system.tol2bus.snoopTraffic                    154560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17033440                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003541                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059404                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16973119     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  60321      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17033440                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        33952725500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             24000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       25464528499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
