
---------- Begin Simulation Statistics ----------
final_tick                                24967956875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 320595                       # Simulator instruction rate (inst/s)
host_mem_usage                                 658064                       # Number of bytes of host memory used
host_op_rate                                   341831                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   226.13                       # Real time elapsed on the host
host_tick_rate                              110415114                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    72495459                       # Number of instructions simulated
sim_ops                                      77297630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024968                       # Number of seconds simulated
sim_ticks                                 24967956875                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 263247675                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 39053737                       # number of cc regfile writes
system.cpu.committedInsts                    72495459                       # Number of Instructions Simulated
system.cpu.committedOps                      77297630                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.551052                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.551052                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           41071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               141189                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 10534734                       # Number of branches executed
system.cpu.iew.exec_nop                             2                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.960719                       # Inst execution rate
system.cpu.iew.exec_refs                     14131179                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5260787                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  233723                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9005876                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 67                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5326312                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            79991231                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8870392                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            131611                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              78328232                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   130                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 135038                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   136                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            619                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        29773                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         111416                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 124511750                       # num instructions consuming a value
system.cpu.iew.wb_count                      78265760                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.475050                       # average fanout of values written-back
system.cpu.iew.wb_producers                  59149352                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.959155                       # insts written-back per cycle
system.cpu.iew.wb_sent                       78279867                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 94729209                       # number of integer regfile reads
system.cpu.int_regfile_writes                55462359                       # number of integer regfile writes
system.cpu.ipc                               1.814712                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.814712                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 8      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              63334634     80.72%     80.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               934840      1.19%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8923419     11.37%     93.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5266938      6.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               78459843                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    22188052                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.282795                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                18522039     83.48%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     88      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2711224     12.22%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                954701      4.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              100647887                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          219176600                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     78265760                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          82685445                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   79991110                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  78459843                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 119                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2693598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            161201                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7659089                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      39907661                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.966035                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.789708                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1958302      4.91%      4.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6889419     17.26%     22.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            21989805     55.10%     77.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             8689726     21.77%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              380409      0.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        39907661                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.964013                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            871387                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1512                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9005876                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5326312                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               166788484                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    206                       # number of misc regfile writes
system.cpu.numCycles                         39948732                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             630                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1499                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10975397                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6839313                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            134924                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5043858                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4887260                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.895273                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1815688                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                159                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          486113                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             484372                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1741                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        56760                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         2434057                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            134406                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     39539149                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.954964                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.962672                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6948871     17.57%     17.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15548624     39.32%     56.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7174520     18.15%     75.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2806692      7.10%     82.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2936897      7.43%     89.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1358473      3.44%     93.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          604018      1.53%     94.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          472603      1.20%     95.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1688451      4.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     39539149                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             72495459                       # Number of instructions committed
system.cpu.commit.opsCommitted               77297630                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    13927857                       # Number of memory references committed
system.cpu.commit.loads                       8669916                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          52                       # Number of memory barriers committed
system.cpu.commit.branches                   10448021                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    71605208                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2070498                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     62456092     80.80%     80.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       913677      1.18%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            4      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8669916     11.22%     93.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      5257941      6.80%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     77297630                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1688451                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     12825068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12825068                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12825068                       # number of overall hits
system.cpu.dcache.overall_hits::total        12825068                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1108                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1108                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1108                       # number of overall misses
system.cpu.dcache.overall_misses::total          1108                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     63111875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     63111875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     63111875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     63111875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12826176                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12826176                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12826176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12826176                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000086                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000086                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56960.175993                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56960.175993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56960.175993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56960.175993                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3763                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              54                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    69.685185                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          784                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          784                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          784                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          784                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          324                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     20264875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20264875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     20264875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20264875                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62545.910494                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62545.910494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62545.910494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62545.910494                       # average overall mshr miss latency
system.cpu.dcache.replacements                      6                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7966006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7966006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28480375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28480375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7966502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7966502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57420.110887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57420.110887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          303                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12119125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12119125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62793.393782                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62793.393782                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4859062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4859062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34631500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34631500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4859674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4859674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56587.418301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56587.418301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8145750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8145750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62181.297710                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62181.297710                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        99375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        99375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 49687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           258.847631                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12825492                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               324                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          39584.851852                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   258.847631                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.505562                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.505562                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51305436                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51305436                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1715619                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1969043                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  34494790                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1593171                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 135038                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4987424                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   556                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               80837643                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                530892                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             148909                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       76872783                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    10975397                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7187320                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      39621982                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  271122                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  316                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           119                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          774                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  24443690                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   569                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           39907661                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.048404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             0.983673                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   293116      0.73%      0.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 17509154     43.87%     44.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2078319      5.21%     49.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 20027072     50.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             39907661                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.274737                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.924286                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     24442640                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24442640                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24442640                       # number of overall hits
system.cpu.icache.overall_hits::total        24442640                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1043                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1043                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1043                       # number of overall misses
system.cpu.icache.overall_misses::total          1043                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     57377735                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57377735                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     57377735                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57377735                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24443683                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24443683                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24443683                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24443683                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55012.209971                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55012.209971                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55012.209971                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55012.209971                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        15102                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               226                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.823009                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          332                       # number of writebacks
system.cpu.icache.writebacks::total               332                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          206                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          206                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          206                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          206                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          837                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          837                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          837                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          837                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49183238                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49183238                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49183238                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49183238                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58761.335723                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58761.335723                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58761.335723                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58761.335723                       # average overall mshr miss latency
system.cpu.icache.replacements                    332                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24442640                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24442640                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1043                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1043                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     57377735                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57377735                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24443683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24443683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55012.209971                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55012.209971                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          206                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          206                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          837                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          837                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49183238                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49183238                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58761.335723                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58761.335723                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           437.776357                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24443477                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               837                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29203.676225                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   437.776357                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.855032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.855032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          97775569                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         97775569                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      895348                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  335960                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   55                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 619                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  68371                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 7941                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  24967956875                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 135038                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  3060902                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  374285                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2177                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  34701585                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1633674                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               80262071                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                284571                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                711017                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  86342                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   1675                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            98207579                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   363689342                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                104005125                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       32                       # Number of vector rename lookups
system.cpu.rename.committedMaps              94284890                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  3922689                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      71                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  67                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2853672                       # count of insts added to the skid buffer
system.cpu.rob.reads                        117582176                       # The number of ROB reads
system.cpu.rob.writes                       159834745                       # The number of ROB writes
system.cpu.thread_0.numInsts                 72495459                       # Number of Instructions committed
system.cpu.thread_0.numOps                   77297630                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples       302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.049829931250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           17                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           17                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8963                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                259                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1161                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        306                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1161                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      306                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1161                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  306                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           17                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.823529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.862265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    121.247802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             11     64.71%     64.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             3     17.65%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      5.88%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      5.88%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      5.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            17                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.235294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.211402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.970143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               16     94.12%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      5.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            17                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   74304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                19584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   24967956250                       # Total gap between requests
system.mem_ctrls.avgGap                   17019738.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        20736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        17664                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2112147.191859486047                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 830504.478352516424                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 707466.777855847264                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          837                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          324                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          306                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     22903750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      9810875                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 499252020250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27364.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30280.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1631542549.84                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        53568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        20736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         74304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        53568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        53568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total          128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          837                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          324                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1161                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total             2                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2145470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       830504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2975974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2145470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2145470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks         5127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total            5127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks         5127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2145470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       830504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2981101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1148                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 276                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           85                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           69                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           37                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           71                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           33                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           11                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                11189625                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               5740000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           32714625                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9747.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28497.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 918                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                210                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.97                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           76.09                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          286                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   311.048951                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   200.058154                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   296.583951                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           86     30.07%     30.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           69     24.13%     54.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           40     13.99%     68.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           29     10.14%     78.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           17      5.94%     84.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           10      3.50%     87.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            5      1.75%     89.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      1.75%     91.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           25      8.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          286                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 73472                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              17664                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.942652                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.707467                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1270920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          656535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        5362140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        788220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1970535840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    394568820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9255427200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   11628609675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.741339                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  24058439375                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    833560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     75957500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          842520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          428835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2834580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        652500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1970535840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    399596220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9251193600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   11626084095                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.640186                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  24047330250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    833560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     87066625                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1030                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::WritebackClean          336                       # Transaction distribution
system.membus.trans_dist::ReadExReq               131                       # Transaction distribution
system.membus.trans_dist::ReadExResp              131                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            837                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           193                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         2006                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          654                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2660                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        74816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        21120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   95936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1161                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.046512                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.210681                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1107     95.35%     95.35% # Request fanout histogram
system.membus.snoop_fanout::1                      54      4.65%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1161                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  24967956875                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3422875                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4437875                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1739750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
