@Inproceedings{Boudjadar15,
author="Boudjadar, Abdeldjalil
and Dingel, Juergen
and Madzar, Boris
and Kim, Jin Hyun",
editor="Artho, Cyrille
and {\"O}lveczky, Csaba Peter",
title="Compositional Predictability Analysis of Mixed Critical Real Time Systems",
bookTitle="FTSCS'15",
year="2015",
publisher="Springer International Publishing",
address="Cham",
pages="69--84",
isbn="978-3-319-29510-7",
doi="10.1007/978-3-319-29510-7_4"
}


@INPROCEEDINGS{Huyck12, 
author={P. Huyck}, 
booktitle={2012 IEEE/AIAA 31st Digital Avionics Systems Conference (DASC)}, 
title={ARINC 653 and multi-core microprocessors x2014; Considerations and potential impacts}, 
year={2012}, 
pages={6B4-1-6B4-7},  
doi={10.1109/DASC.2012.6382387}, 
ISSN={2155-7195}
}

@INPROCEEDINGS{Locke91, 
author={C. D. Locke and D. R. Vogel and T. J. Mesler}, 
booktitle={Real-Time Systems Symposium, 1991. Proceedings., Twelfth}, 
title={Building a predictable avionics platform in Ada: a case study}, 
year={1991}, 
pages={181-189},  
doi={10.1109/REAL.1991.160372}, 
month={Dec}}

@article{SHARMA2014544,
title = "{SMARTs}: A Tool to Simulate and Analyze the Performance of Real-time Multi-core Systems",
journal = "Procedia Computer Science",
volume = "34",
pages = "544 - 551",
year = "2014",
issn = "1877-0509",
doi = "http://dx.doi.org/10.1016/j.procs.2014.07.067",
url = "http://www.sciencedirect.com/science/article/pii/S1877050914009223",
author = "Elhadi M. Shakshuki and Mridula Sharma and Haytham Elmiligi and Fayez Gebali"
}

@INPROCEEDINGS{Subramanian13, 
author={L. Subramanian and V. Seshadri and Y. Kim and B. Jaiyen and O. Mutlu}, 
booktitle={High Performance Computer Architecture (HPCA2013), 2013 IEEE 19th International Symposium on}, 
title={MISE: Providing performance predictability and improving fairness in shared main memory systems}, 
year={2013}, 
pages={639-650},  
ISSN={1530-0897} 
}

@INPROCEEDINGS{5762713, 
author={J. Diamond and M. Burtscher and J. D. McCalpin and B. D. Kim and S. W. Keckler and J. C. Browne}, 
booktitle={Performance Analysis of Systems and Software (ISPASS), 2011 IEEE International Symposium on}, 
title={Evaluation and optimization of multicore performance bottlenecks in supercomputing applications}, 
year={2011}, 
pages={32-43}
}

@article{Rakhee2014,
  author    = {Rakhee Chhibber and R.B Garg},
  title     = {Multicore Processor, Parallelism and Their Performance Analysis},
  journal   = {IJARCST},
  volume    = {2},
	issue     = {3}, 
	pages     = {31-37},  
  year      = {2014}  
}

@article{DBLP:journals/corr/TeodoroKAKFS15,
  author    = {George Teodoro and
               Tahsin M. Kur{\c{c}} and
               Guilherme Andrade and
               Jun Kong and
               Renato Ferreira and
               Joel H. Saltz},
  title     = {Performance Analysis and Efficient Execution on Systems with multi-core
               CPUs, GPUs and MICs},
  journal   = {CoRR},
  volume    = {abs/1505.03819},
  year      = {2015},
  url       = {http://arxiv.org/abs/1505.03819},
  timestamp = {Mon, 01 Jun 2015 14:13:54 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/corr/TeodoroKAKFS15},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@INPROCEEDINGS{6280389, 
author={F. F. Rivera and R. Iglesias and J. A. Lorenzo and J. C. Pichel and T. F. Pena and J. C. Cabaleiro}, 
booktitle={2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications}, 
title={A Graphical Tool for Performance Analysis of Multicore Systems Based on the Roofline Model}, 
year={2012}, 
pages={847-848},  
doi={10.1109/ISPA.2012.129}, 
ISSN={2158-9178}
}

@article{10.1109/MS.2005.102,
author = {Erik Putrycz and Murray Woodside and Xiuping Wu},
title = {Performance Techniques for COTS Systems},
journal ={IEEE Software},
volume = {22},
number = {4},
issn = {0740-7459},
year = {2005},
pages = {36-44},
doi = {http://doi.ieeecomputersociety.org/10.1109/MS.2005.102},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA}
}

@INPROCEEDINGS{5753612, 
author={M. Paolieri and E. Quinones and F. J. Cazorla and J. Wolf and T. Ungerer and S. Uhrig and Z. Petrov}, 
booktitle={ISORC'11}, 
title={A Software-Pipelined Approach to Multicore Execution of Timing Predictable Multi-threaded Hard Real-Time Tasks}, 
year={2011}, 
pages={233-240},  
doi={10.1109/ISORC.2011.36}, 
ISSN={1555-0885}}

@inproceedings{Sarkar:2011:PTM:1967677.1967696,
 author = {Sarkar, Abhik and Mueller, Frank and Ramaprasad, Harini},
 title = {Predictable Task Migration for Locked Caches in Multi-core Systems},
 booktitle = {Proceedings of the 2011 SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems},
 series = {LCTES '11},
 year = {2011},
 isbn = {978-1-4503-0555-6},
 pages = {131--140},
 doi = {10.1145/1967677.1967696},
 publisher = {ACM},
 volume = {46}
}


@inproceedings{DBLP:conf/formats/DavidLLMPVW11,
  author    = {Alexandre David and
               Kim G. Larsen and
               Axel Legay and
               Marius Mikucionis and
               Danny B{\o}gsted Poulsen and
               Jonas van Vliet and
               Zheng Wang},
  title     = {Statistical Model Checking for Networks of Priced Timed
               Automata},
  booktitle = {FORMATS},
  year      = {2011},
  pages     = {80-96},
  ee        = {http://dx.doi.org/10.1007/978-3-642-24310-3_7},
  crossref  = {DBLP:conf/formats/2011},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@proceedings{DBLP:conf/formats/2011,
  editor    = {Uli Fahrenberg and
               Stavros Tripakis},
  title     = {Formal Modeling and Analysis of Timed Systems - 9th International
               Conference, FORMATS 2011, Aalborg, Denmark, September 21-23,
               2011. Proceedings},
  booktitle = {FORMATS},
  publisher = {Springer},
  series    = {LNCS},
  volume    = {6919},
  year      = {2011},
  isbn      = {978-3-642-24309-7},
  ee        = {http://dx.doi.org/10.1007/978-3-642-24310-3},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{DBLP:conf/concur/CassezL00,
  author    = {Franck Cassez and
               Kim Guldstrand Larsen},
  title     = {The Impressive Power of Stopwatches},
  booktitle = {CONCUR},
  year      = {2000},
  pages     = {138-152},
  ee        = {http://dx.doi.org/10.1007/3-540-44618-4_12},
  crossref  = {DBLP:conf/concur/2000},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
@proceedings{DBLP:conf/concur/2000,
  editor    = {Catuscia Palamidessi},
  title     = {CONCUR 2000 - Concurrency Theory, 11th International Conference,
               University Park, PA, USA, August 22-25, 2000, Proceedings},
  booktitle = {CONCUR},
  publisher = {Springer},
  series    = {Lecture Notes in Computer Science},
  volume    = {1877},
  year      = {2000},
  isbn      = {3-540-67897-2},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}


@Article{SMC,
author="David, Alexandre
and Larsen, Kim G.
and Legay, Axel
and Miku{\v{c}}ionis, Marius
and Poulsen, Danny B{\o}gsted",
title="Uppaal SMC tutorial",
journal="International Journal on Software Tools for Technology Transfer",
year="2015",
volume="17",
number="4",
pages="397--415",
doi="10.1007/s10009-014-0361-y"
}

@article{Facs2013,
  author    = {Abdeldjalil Boudjadar and
               Alexandre David and
               Jin Hyun Kim and
               Kim G. Larsen and
               Marius Mikucionis and
               Ulrik Nyman and
               Arne Skou},
  title     = {A reconfigurable framework for compositional schedulability and power
               analysis of hierarchical scheduling systems with frequency scaling},
  journal   = {Sci. Comput. Program.},
  volume    = {113},
  pages     = {236--260},
  year      = {2015},
  url       = {http://dx.doi.org/10.1016/j.scico.2015.10.003},
  doi       = {10.1016/j.scico.2015.10.003},
  timestamp = {Wed, 13 Jan 2016 12:57:48 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/scp/BoudjadarDKLMNS15},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Benchmarking,
author = {Erik Putrycz and Murray Woodside and Xiuping Wu},
title = {Performance Techniques for COTS Systems},
journal ={IEEE Software},
volume = {22},
number = {4},
issn = {0740-7459},
year = {2005},
pages = {36-44},
doi = {http://doi.ieeecomputersociety.org/10.1109/MS.2005.102},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}

@Inbook{Uppaal,
author="Behrmann, Gerd
and David, Alexandre
and Larsen, Kim G.",
editor="Bernardo, Marco
and Corradini, Flavio",
title="A Tutorial on Uppaal                  ",
bookTitle="Formal Methods for the Design of Real-Time Systems: International School on Formal Methods for the Design of Computer, Communication, and Software Systems, Bertinora, Italy, September 13-18, 2004, Revised Lectures",
year="2004",
publisher="Springer Berlin Heidelberg",
address="Berlin, Heidelberg",
pages="200--236",
isbn="978-3-540-30080-9",
doi="10.1007/978-3-540-30080-9_7"
}


@inproceedings{UppaalSMC,
  author    = {Peter E. Bulychev and
               Alexandre David and
               Kim Guldstrand Larsen and
               Marius Mikucionis and
               Danny B{\o}gsted Poulsen and
               Axel Legay and
               Zheng Wang},
  title     = {UPPAAL-SMC: Statistical Model Checking for Priced Timed
               Automata},
  booktitle = {QAPL},
  year      = {2012},
  pages     = {1-16},
  crossref  = {DBLP:journals/corr/abs-1207-0559}  
}

@inproceedings{Heechul2015,
  author    = {Heechul Yun and
               Rodolfo Pellizzoni and
               Prathap Kumar Valsan},
  title     = {Parallelism-Aware Memory Interference Delay Analysis for {COTS} Multicore
               Systems},
  booktitle = {ECRTS'15},
  pages     = {184--195},
  publisher = {{IEEE} Computer Society},
  year      = {2015}
}


@incollection{Jedec, 
title={{JEDEC: DDR3 SDRAM Standard JESD79-3F}}, 
year ={2012}
}


@inproceedings{Bienia2008,
 author = {Bienia, Christian and Kumar, Sanjeev and Singh, Jaswinder Pal and Li, Kai},
 title = {The PARSEC Benchmark Suite: Characterization and Architectural Implications},
 booktitle = {Proceedings of {PACT '08}},
 year = {2008},
 isbn = {978-1-60558-282-5},
 location = {Toronto, Ontario, Canada},
 pages = {72--81},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1454115.1454128},
 doi = {10.1145/1454115.1454128},
 acmid = {1454128},
 publisher = {ACM}
}

@techreport{HyoseungData14, 
author={Hyoseung Kim and Arvind Kandhalu and Ragunathan Rajkumar}, 
title={Coordinated Cache Management for Predictable Multi-Core Real-Time Systems}, 
year={2014}, 
institution ={Carnegie Mellon University} 
}

@INPROCEEDINGS{Jin2011, 
author={H. W. Jin and S. Han}, 
booktitle={{ETFA'11}}, 
title={Temporal partitioning for mixed-criticality systems}, 
year={2011}, 
pages={1-4}, 
doi={10.1109/ETFA.2011.6059194}, 
ISSN={1946-0740}
}

@inproceedings{Yun2012,
 author = {Yun, Heechul and Yao, Gang and Pellizzoni, Rodolfo and Caccamo, Marco and Sha, Lui},
 title = {Memory Access Control in Multiprocessor for Real-Time Systems with Mixed Criticality},
 booktitle = {Proceedings  of {ECRTS '12}},
 year = {2012},
 isbn = {978-0-7695-4739-8},
 pages = {299--308},
 numpages = {10},
 url = {http://dx.doi.org/10.1109/ECRTS.2012.32},
 doi = {10.1109/ECRTS.2012.32},
 acmid = {2355194},
 publisher = {IEEE Computer Society}
} 


@inproceedings{Ye2014,
 author = {Ye, Ying and West, Richard and Cheng, Zhuoqun and Li, Ye},
 title = {COLORIS: A Dynamic Cache Partitioning System Using Page Coloring},
 booktitle = {Proceedings of {PACT '14}},
 year = {2014},
 isbn = {978-1-4503-2809-8},
 location = {Edmonton, AB, Canada},
 pages = {381--392},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2628071.2628104},
 doi = {10.1145/2628071.2628104},
 acmid = {2628104}
} 

@incollection{Boundt, 
title={{Bound-T Execution Time Analyzer, http://www.bound-t.com/}}, 
howpublished = {http://www.bound-t.com/}
}

@article{Li2007,
title = "Chronos: A timing analyzer for embedded software ",
journal = "SCP Journal ",
volume = "69",
number = "1–3",
pages = "56 - 67",
year = "2007",
note = "Special issue on Experimental Software and Toolkits ",
issn = "0167-6423",
doi = "http://dx.doi.org/10.1016/j.scico.2007.01.014",
url = "http://www.sciencedirect.com/science/article/pii/S0167642307001633",
author = "Xianfeng Li and Yun Liang and Tulika Mitra and Abhik Roychoudhury"
}



@INPROCEEDINGS{Chatto2012, 
author={Chattopadhyay, S. and Kee, C.L. and Roychoudhury, A. and Kelter, T. and Marwedel, P. and Falk, H.}, 
booktitle={{RTAS'12}}, 
title={A Unified WCET Analysis Framework for Multi-core Platforms}, 
year={2012}, 
pages={99-108}, 
doi={10.1109/RTAS.2012.26}, 
ISSN={1080-1812}
}

@Article{Tan2009,
author="Tan, Lili",
title="The worst-case execution time tool challenge 2006",
journal="International Journal on Software Tools for Technology Transfer",
year="2009",
volume="11",
number="2",
pages="133--152",
issn="1433-2787",
doi="10.1007/s10009-008-0095-9",
url="http://dx.doi.org/10.1007/s10009-008-0095-9"
}



@inproceedings{Sen2007,
 author = {Sen, Rathijit and Srikant, Y. N.},
 title = {{WCET} Estimation for Executables in the Presence of Data Caches},
 booktitle = {Proceedings EMSOFT '07},
 year = {2007},
 isbn = {978-1-59593-825-1},
 location = {Salzburg, Austria},
 pages = {203--212},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1289927.1289960},
 doi = {10.1145/1289927.1289960},
 acmid = {1289960},
 publisher = {ACM}
} 


@INPROCEEDINGS{tdma, 
author={Rosén, J. and Andrei, A. and Eles, P. and Zebo Peng}, 
booktitle={Proceedings of {RTSS'07}}, 
title={Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip}, 
year={2007}, 
pages={49-60}, 
doi={10.1109/RTSS.2007.24}, 
ISSN={1052-8725}
}

@INPROCEEDINGS{Hong99, 
author={Hong, S.I. and McKee, S.A. and Salinas, M.H. and Klenke, R.H. and Aylor, J.H. and Wulf, W.A.}, 
booktitle={HPCA'99}, 
title={Access order and effective bandwidth for streams on a Direct Rambus memory}, 
year={1999}, 
pages={80-89}, 
doi={10.1109/HPCA.1999.744337}}

@INPROCEEDINGS{Hyoseung13, 
author={Hyoseung Kim and Kandhalu, A. and Rajkumar, R.}, 
booktitle={{ECRTS´13}}, 
title={A Coordinated Approach for Practical OS-Level Cache Management in Multi-core Real-Time Systems}, 
year={2013}, 
pages={80-89}, 
doi={10.1109/ECRTS.2013.19}
}

@Article{Yao2015,
author="Yao, Gang
and Pellizzoni, Rodolfo
and Bak, Stanley
and Yun, Heechul and Caccamo, Marco",
title="Global Real-Time Memory-Centric Scheduling for Multicore Systems",
journal="IEEE TRANSACTIONS ON COMPUTERS",
year="2015",
doi="10.1109/TC.2015.2500572",
}

@Article{Yao2012,
author="Yao, Gang
and Pellizzoni, Rodolfo
and Bak, Stanley
and Betti, Emiliano
and Caccamo, Marco",
title="Memory-centric scheduling for multicore hard real-time systems",
journal="Real-Time Systems",
year="2012",
volume="48",
number="6",
pages="681--715",
issn="1573-1383",
doi="10.1007/s11241-012-9158-9",
url="http://dx.doi.org/10.1007/s11241-012-9158-9"
}



@inproceedings{Kim14,
  author    = {Hyoseung Kim and
               Dionisio de Niz and
               Bj{\"{o}}rn Andersson and
               Mark H. Klein and
               Onur Mutlu and
               Ragunathan Rajkumar},
  title     = {Bounding memory interference delay in COTS-based multi-core systems},
  booktitle = { {RTAS'14} },
  pages     = {145--154},
  year      = {2014},
  url       = {http://dx.doi.org/10.1109/RTAS.2014.6925998},
  doi       = {10.1109/RTAS.2014.6925998},
  timestamp = {Thu, 22 Jan 2015 19:28:27 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/rtas/KimNAKMR14},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}



@inproceedings{Nesbit2006,
 author = {Nesbit, Kyle J. and Aggarwal, Nidhi and Laudon, James and Smith, James E.},
 title = {Fair Queuing Memory Systems},
 booktitle = {Proceedings of {MICRO'06}},
 year = {2006},
 isbn = {0-7695-2732-9},
 pages = {208--222},
 numpages = {15},
 url = {http://dx.doi.org/10.1109/MICRO.2006.24},
 doi = {10.1109/MICRO.2006.24},
 acmid = {1194839},
 publisher = {IEEE Computer Society}
} 




@inproceedings{Rixner2000,
 author = {Rixner, Scott and Dally, William J. and Kapasi, Ujval J. and Mattson, Peter and Owens, John D.},
 title = {Memory Access Scheduling},
 booktitle = {Proceedings of the 27th Annual International Symposium on Computer Architecture},
 series = {ISCA '00},
 year = {2000},
 isbn = {1-58113-232-8},
 location = {Vancouver, British Columbia, Canada},
 pages = {128--138},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/339647.339668},
 doi = {10.1145/339647.339668},
 acmid = {339668},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{Andreas2015, 
author={A. Lofwenmark and S. Nadjm-Tehrani}, 
booktitle={The 26th IEEE International Symposium on Software Reliability Engineering, IEEE}, 
title={Experience Report: Memory Accesses for Avionic Applications and Operating Systems on a Multi-core Platform}, 
year={2015}, 
pages={},  
doi={10.1109/ECRTS.2014.20}
}

@article{Andersson2010,
 author = {Andersson, Bj\"{o}rn and Easwaran, Arvind and Lee, Jinkyu},
 title = {Finding an Upper Bound on the Increase in Execution Time Due to Contention on the Memory Bus in COTS-based Multicore Systems},
 journal = {SIGBED Rev.},
 issue_date = {January 2010},
 volume = {7},
 number = {1},
 month = jan,
 year = {2010},
 issn = {1551-3688},
 pages = {4:1--4:4},
 articleno = {4},
 numpages = {4},
 url = {http://doi.acm.org/10.1145/1851166.1851172},
 doi = {10.1145/1851166.1851172},
 acmid = {1851172},
 publisher = {ACM},
 address = {New York, NY, USA},
} 




@INPROCEEDINGS{Nowotsch14, 
author={Nowotsch, J. and Paulitsch, M. and Buhler, D. and Theiling, H. and Wegener, S. and Schmidt, M.}, 
booktitle={Proceedings of {ECRTS'14}}, 
title={Multi-core Interference-Sensitive {WCET} Analysis Leveraging Runtime Resource Capacity Enforcement}, 
year={2014}, 
pages={109-118},  
doi={10.1109/ECRTS.2014.20}
}

@misc{ima, 
author={{RTCA}},  
title={{DO-297/ED-124 - Integrated Modular Avionics (IMA) Development Guidance and Certification Considerations}}, 
year={2005}
}

@INPROCEEDINGS{iDC, 
author={Wilson, A. and Preyssler, T.}, 
booktitle={{Digital Avionics Systems Conference, 2008. DASC 2008. IEEE/AIAA 27th}}, 
title={Incremental certification and Integrated Modular Avionics}, 
year={2008}, 
pages={1.E.3-1-1.E.3-8}, 
doi={10.1109/DASC.2008.4702768}
}

@inproceedings{Lisper14,
  author    = {Bj{\"{o}}rn Lisper},
  title     = {{SWEET} - {A} Tool for {WCET} Flow Analysis (Extended Abstract)},
  booktitle = {Leveraging Applications of Formal Methods, Verification and Validation.
                6th International Symposium, ISoLA'14},
  pages     = {482--485},
  year      = {2014},
   doi       = {10.1007/978-3-662-45231-8_38},
 series    = {Lecture Notes in Computer Science},
  volume    = {8803},
  publisher = {Springer}
}

@inproceedings{Oliveiramaroneze14,
  TITLE = {{A Formally Verified WCET Estimation Tool}},
  AUTHOR = {Oliveira Maroneze, Andr{\'e} and Blazy, Sandrine and Pichardie, David and Puaut, Isabelle},
  BOOKTITLE = {{14th International Workshop on Worst-Case Execution Time Analysis}},
  ADDRESS = {Madrid, Spain},
  YEAR = {2014},
  DOI = {10.4230/OASIcs.WCET.2014.11}
}

@INPROCEEDINGS{Schranzhofer10, 
author={Schranzhofer, A. and Jian-Jia Chen and Thiele, L.}, 
booktitle={Proceedings of {RTAS'10}}, 
title={Timing Analysis for {TDMA} Arbitration in Resource Sharing Systems}, 
year={2010}, 
pages={215-224}, 
keywords={system-on-chip;time division multiple access;DMA;SOC;TDMA arbitration;buses;general access model;hybrid access model;main memory;multicore architectures;multiprocessor systems on chip;resource sharing systems;time division multiple access policies;timing analysis;worst-case completion time;Boosting;Computer architecture;Multicore processing;Multiprocessing systems;Performance analysis;Resource management;System-on-a-chip;Time division multiple access;Time factors;Timing;Real-Time Systems;Time Division Multiple Access (TDMA);Worst-Case Timing Analysis}, 
doi={10.1109/RTAS.2010.24}, 
ISSN={1080-1812}
}

@INPROCEEDINGS{Madsen08IFAC, 
author={Jan Madsen and Michael R. Hansen and Kristian S. Knudsen and Jens E. Nielsen and Aske W. Brekling}, 
booktitle={{IFAC'08}}, 
title={System-level Verification of Multi-Core Embedded Systems using Timed-Automata}, 
year={2008},  
pages={9302-9307},  
doi={10.3182/20080706-5-KR-1001.01572}
}

@article{Madsen08JLAP,
title = "Models and formal verification of multiprocessor system-on-chips ",
journal = "Journal of Logic and Algebraic Programming ",
volume = "77",
pages = "1 - 19",
year = "2008",
author = "Aske Brekling and Michael R. Hansen and Jan Madsen"
}

@InProceedings{Gustavsson2010,
  author =	{Andreas Gustavsson and Andreas Ermedahl and Bj{\"o}rn Lisper and Paul Pettersson},
  title =	{{Towards WCET Analysis of Multicore Architectures Using UPPAAL}},
  booktitle =	{Proceedings of WCET'10},
  pages =	{101--112},
  %series =	{Open Access Series in Informatics (OASIcs)},
  %ISBN =	{978-3-939897-21-7},
  %ISSN =	{2190-6807},
  year =	{2010},
  volume =	{15},
  %editor =	{Bj{\"o}rn Lisper},
  %address =	{Dagstuhl, Germany},
  URL =		{http://drops.dagstuhl.de/opus/volltexte/2010/2830},
  URN =		{urn:nbn:de:0030-drops-28304},
  doi =		{http://dx.doi.org/10.4230/OASIcs.WCET.2010.101}
}

@INPROCEEDINGS{Wang2010, 
author={Mingsong Lv and Wang Yi and Nan Guan and Ge Yu}, 
booktitle={Proceedings of {RTSS'10}}, 
title={Combining Abstract Interpretation with Model Checking for Timing Analysis of Multicore Software}, 
year={2010}, 
pages={339-349},  
doi={10.1109/RTSS.2010.30}, 
ISSN={1052-8725}
}

@article{Ferdinand1999,
 author = {Ferdinand, Christian and Wilhelm, Reinhard},
 title = {Efficient and Precise Cache Behavior Prediction for Real-Time Systems},
 journal = {Real-Time Syst},
 volume = {17},
 number = {2-3},
 year = {1999},
 issn = {0922-6443},
 pages = {131--181},
 numpages = {51},
 doi = {10.1023/A:1008186323068},
 acmid = {338858},
 publisher = {Kluwer Academic Publishers},
} 

@incollection{PAG,
year={1995},
isbn={978-3-540-60360-3},
booktitle={Static Analysis},
volume={983},
series={{LNCS}},
editor={Mycroft, Alan},
doi={10.1007/3-540-60360-3_31},
title={Generation of efficient interprocedural analyzers with PAG},
url={http://dx.doi.org/10.1007/3-540-60360-3_31},
publisher={Springer Berlin Heidelberg},
author={Alt, Martin and Martin, Florian},
pages={33-50},
language={English}
}

