// Seed: 1607290153
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    output wor id_2,
    output wand id_3,
    output uwire id_4,
    input supply1 id_5,
    output tri id_6,
    output supply1 id_7,
    input tri0 id_8,
    output tri0 id_9,
    output tri id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wor id_13,
    input tri1 id_14,
    input supply0 id_15
);
  wire id_17;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    output supply0 id_3
);
  assign id_0 = 1;
  module_0(
      id_3, id_0, id_3, id_3, id_3, id_1, id_3, id_3, id_2, id_0, id_0, id_1, id_1, id_2, id_1, id_2
  );
endmodule
