{"result": {"query": ":facetid:toc:\"db/conf/micro/micro2017.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "180.13"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "62", "@dc": "62", "@oc": "62", "@id": "40456794", "text": ":facetid:toc:db/conf/micro/micro2017.bht"}}, "hits": {"@total": "62", "@computed": "62", "@sent": "62", "@first": "0", "hit": [{"@score": "1", "@id": "2603975", "info": {"authors": {"author": [{"@pid": "168/1018", "text": "Arun Subramaniyan 0001"}, {"@pid": "63/1643", "text": "Jingcheng Wang"}, {"@pid": "207/1815", "text": "Ezhil R. M. Balasubramanian"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}, {"@pid": "83/6040", "text": "Dennis Sylvester"}, {"@pid": "41/1231", "text": "Reetuparna Das"}]}, "title": "Cache automaton.", "venue": "MICRO", "pages": "259-272", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/0001WBBSD17", "doi": "10.1145/3123939.3123986", "ee": "https://doi.org/10.1145/3123939.3123986", "url": "https://dblp.org/rec/conf/micro/0001WBBSD17"}, "url": "URL#2603975"}, {"@score": "1", "@id": "2603976", "info": {"authors": {"author": [{"@pid": "150/6460", "text": "AmirAli Abdolrashidi"}, {"@pid": "153/3342", "text": "Devashree Tripathy"}, {"@pid": "98/9423", "text": "Mehmet Esat Belviranli"}, {"@pid": "b/LaxmiNBhuyan", "text": "Laxmi Narayan Bhuyan"}, {"@pid": "30/4954-1", "text": "Daniel Wong 0001"}]}, "title": "Wireframe: supporting data-dependent parallelism through dependency graph execution in GPUs.", "venue": "MICRO", "pages": "600-611", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AbdolrashidiTBB17", "doi": "10.1145/3123939.3123976", "ee": "https://doi.org/10.1145/3123939.3123976", "url": "https://dblp.org/rec/conf/micro/AbdolrashidiTBB17"}, "url": "URL#2603976"}, {"@score": "1", "@id": "2603977", "info": {"authors": {"author": [{"@pid": "142/3198", "text": "Sandeep R. Agrawal"}, {"@pid": "98/7258", "text": "Sam Idicula"}, {"@pid": "61/4142", "text": "Arun Raghavan"}, {"@pid": "22/6647", "text": "Evangelos Vlachos"}, {"@pid": "25/1585", "text": "Venkatraman Govindaraju"}, {"@pid": "17/8064", "text": "Venkatanathan Varadarajan"}, {"@pid": "45/7587", "text": "Cagri Balkesen"}, {"@pid": "16/7259", "text": "Georgios Giannikis"}, {"@pid": "207/1829", "text": "Charlie Roth"}, {"@pid": "34/4437", "text": "Nipun Agarwal"}, {"@pid": "91/3406", "text": "Eric Sedlar"}]}, "title": "A many-core architecture for in-memory data processing.", "venue": "MICRO", "pages": "245-258", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AgrawalIRVGVBGR17", "doi": "10.1145/3123939.3123985", "ee": "https://doi.org/10.1145/3123939.3123985", "url": "https://dblp.org/rec/conf/micro/AgrawalIRVGVBGR17"}, "url": "URL#2603977"}, {"@score": "1", "@id": "2603978", "info": {"authors": {"author": [{"@pid": "53/4349", "text": "Aditya Agrawal"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}, {"@pid": "04/310", "text": "Sachin Idgunji"}]}, "title": "Xylem: enhancing vertical thermal conduction in 3D processor-memory stacks.", "venue": "MICRO", "pages": "546-559", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AgrawalTI17", "doi": "10.1145/3123939.3124547", "ee": "https://doi.org/10.1145/3123939.3124547", "url": "https://dblp.org/rec/conf/micro/AgrawalTI17"}, "url": "URL#2603978"}, {"@score": "1", "@id": "2603979", "info": {"authors": {"author": [{"@pid": "00/10861", "text": "Jorge Albericio"}, {"@pid": "202/1799", "text": "Alberto Delmas"}, {"@pid": "150/8285", "text": "Patrick Judd"}, {"@pid": "188/6204", "text": "Sayeh Sharify"}, {"@pid": "207/1810", "text": "Gerard O&apos;Leary"}, {"@pid": "03/3535", "text": "Roman Genov"}, {"@pid": "m/AndreasMoshovos", "text": "Andreas Moshovos"}]}, "title": "Bit-pragmatic deep neural network computing.", "venue": "MICRO", "pages": "382-394", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AlbericioDJSOGM17", "doi": "10.1145/3123939.3123982", "ee": "https://doi.org/10.1145/3123939.3123982", "url": "https://dblp.org/rec/conf/micro/AlbericioDJSOGM17"}, "url": "URL#2603979"}, {"@score": "1", "@id": "2603980", "info": {"authors": {"author": [{"@pid": "117/0573", "text": "Rachata Ausavarungnirun"}, {"@pid": "205/2367", "text": "Joshua Landgraf"}, {"@pid": "205/2634", "text": "Vance Miller"}, {"@pid": "94/7357", "text": "Saugata Ghose"}, {"@pid": "17/9796", "text": "Jayneel Gandhi"}, {"@pid": "46/991", "text": "Christopher J. Rossbach"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "Mosaic: a GPU memory manager with application-transparent support for multiple page sizes.", "venue": "MICRO", "pages": "136-150", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Ausavarungnirun17", "doi": "10.1145/3123939.3123975", "ee": "https://doi.org/10.1145/3123939.3123975", "url": "https://dblp.org/rec/conf/micro/Ausavarungnirun17"}, "url": "URL#2603980"}, {"@score": "1", "@id": "2603981", "info": {"authors": {"author": {"@pid": "78/4478", "text": "Abhishek Bhattacharjee"}}, "title": "Using branch predictors to predict brain activity in brain-machine implants.", "venue": "MICRO", "pages": "409-422", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Bhattacharjee17", "doi": "10.1145/3123939.3123943", "ee": "https://doi.org/10.1145/3123939.3123943", "url": "https://dblp.org/rec/conf/micro/Bhattacharjee17"}, "url": "URL#2603981"}, {"@score": "1", "@id": "2603982", "info": {"authors": {"author": [{"@pid": "79/214", "text": "Ting-Jung Chang"}, {"@pid": "207/1835", "text": "Zhuozhi Yao"}, {"@pid": "92/3422", "text": "Paul J. Jackson"}, {"@pid": "207/1842", "text": "Barry P. Rand"}, {"@pid": "49/4239", "text": "David Wentzlaff"}]}, "title": "Architectural tradeoffs for biodegradable computing.", "venue": "MICRO", "pages": "706-717", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChangYJRW17", "doi": "10.1145/3123939.3123980", "ee": "https://doi.org/10.1145/3123939.3123980", "url": "https://dblp.org/rec/conf/micro/ChangYJRW17"}, "url": "URL#2603982"}, {"@score": "1", "@id": "2603984", "info": {"authors": {"author": [{"@pid": "151/5469", "text": "Guoyang Chen"}, {"@pid": "97/8704", "text": "Lei Zhang"}, {"@pid": "207/1823", "text": "Richa Budhiraja"}, {"@pid": "36/4172", "text": "Xipeng Shen"}, {"@pid": "14/318", "text": "Youfeng Wu"}]}, "title": "Efficient support of position independence on non-volatile memory.", "venue": "MICRO", "pages": "191-203", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChenZBSW17", "doi": "10.1145/3123939.3124543", "ee": "https://doi.org/10.1145/3123939.3124543", "url": "https://dblp.org/rec/conf/micro/ChenZBSW17"}, "url": "URL#2603984"}, {"@score": "1", "@id": "2603985", "info": {"authors": {"author": [{"@pid": "170/0138", "text": "Hari Cherupalli"}, {"@pid": "136/7930", "text": "Henry Duwe"}, {"@pid": "198/2550", "text": "Weidong Ye"}, {"@pid": "98/4371-2", "text": "Rakesh Kumar 0002"}, {"@pid": "47/7358", "text": "John Sartori"}]}, "title": "Software-based gate-level information flow security for IoT systems.", "venue": "MICRO", "pages": "328-340", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/CherupalliDYKS17", "doi": "10.1145/3123939.3123955", "ee": "https://doi.org/10.1145/3123939.3123955", "url": "https://dblp.org/rec/conf/micro/CherupalliDYKS17"}, "url": "URL#2603985"}, {"@score": "1", "@id": "2603986", "info": {"authors": {"author": [{"@pid": "201/7948", "text": "Weilong Cui"}, {"@pid": "23/3778", "text": "Timothy Sherwood"}]}, "title": "Estimating and understanding architectural risk.", "venue": "MICRO", "pages": "651-664", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/CuiS17", "doi": "10.1145/3123939.3124541", "ee": "https://doi.org/10.1145/3123939.3124541", "url": "https://dblp.org/rec/conf/micro/CuiS17"}, "url": "URL#2603986"}, {"@score": "1", "@id": "2603987", "info": {"authors": {"author": [{"@pid": "136/1077", "text": "Christian DeLozier"}, {"@pid": "180/8191", "text": "Ariel Eizenberg"}, {"@pid": "62/4126", "text": "Shiliang Hu"}, {"@pid": "78/3196", "text": "Gilles Pokam"}, {"@pid": "83/3984", "text": "Joseph Devietti"}]}, "title": "TMI: thread memory isolation for false sharing repair.", "venue": "MICRO", "pages": "639-650", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DeLozierEHPD17", "doi": "10.1145/3123939.3123947", "ee": "https://doi.org/10.1145/3123939.3123947", "url": "https://dblp.org/rec/conf/micro/DeLozierEHPD17"}, "url": "URL#2603987"}, {"@score": "1", "@id": "2603988", "info": {"authors": {"author": [{"@pid": "131/5112", "text": "Zhaoxia Deng"}, {"@pid": "46/9860", "text": "Lunkai Zhang"}, {"@pid": "12/9377", "text": "Nikita Mishra"}, {"@pid": "h/HenryHoffmann", "text": "Henry Hoffmann"}, {"@pid": "c/FTChong", "text": "Frederic T. Chong"}]}, "title": "Memory cocktail therapy: a general learning-based framework to optimize dynamic tradeoffs in NVMs.", "venue": "MICRO", "pages": "232-244", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DengZMHC17", "doi": "10.1145/3123939.3124548", "ee": "https://doi.org/10.1145/3123939.3124548", "url": "https://dblp.org/rec/conf/micro/DengZMHC17"}, "url": "URL#2603988"}, {"@score": "1", "@id": "2603990", "info": {"authors": {"author": [{"@pid": "175/2489", "text": "Caiwen Ding"}, {"@pid": "198/1165", "text": "Siyu Liao"}, {"@pid": "45/7737", "text": "Yanzhi Wang"}, {"@pid": "11/751-1", "text": "Zhe Li 0001"}, {"@pid": "83/622-7", "text": "Ning Liu 0007"}, {"@pid": "199/8775", "text": "Youwei Zhuo"}, {"@pid": "188/7759-51", "text": "Chao Wang 0051"}, {"@pid": "42/5189", "text": "Xuehai Qian"}, {"@pid": "03/6325-4", "text": "Yu Bai 0004"}, {"@pid": "205/3007", "text": "Geng Yuan"}, {"@pid": "47/5714", "text": "Xiaolong Ma"}, {"@pid": "155/6855", "text": "Yipeng Zhang"}, {"@pid": "181/2667-8", "text": "Jian Tang 0008"}, {"@pid": "64/1120", "text": "Qinru Qiu"}, {"@pid": "94/7236", "text": "Xue Lin"}, {"@pid": "41/1662-1", "text": "Bo Yuan 0001"}]}, "title": "CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices.", "venue": "MICRO", "pages": "395-408", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DingLWLLZWQBYMZ17", "doi": "10.1145/3123939.3124552", "ee": "https://doi.org/10.1145/3123939.3124552", "url": "https://dblp.org/rec/conf/micro/DingLWLLZWQBYMZ17"}, "url": "URL#2603990"}, {"@score": "1", "@id": "2603992", "info": {"authors": {"author": [{"@pid": "90/3138", "text": "Pedro Duarte"}, {"@pid": "81/5137", "text": "Pedro Tom\u00e1s"}, {"@pid": "03/1355", "text": "Gabriel Falc\u00e3o 0001"}]}, "title": "SCRATCH: an end-to-end application-aware soft-GPGPU architecture and trimming tool.", "venue": "MICRO", "pages": "165-177", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DuarteTF17", "doi": "10.1145/3123939.3123953", "ee": "https://doi.org/10.1145/3123939.3123953", "url": "https://dblp.org/rec/conf/micro/DuarteTF17"}, "url": "URL#2603992"}, {"@score": "1", "@id": "2603994", "info": {"authors": {"author": [{"@pid": "125/2460", "text": "Yuanwei Fang"}, {"@pid": "205/0395-1", "text": "Chen Zou 0001"}, {"@pid": "75/9436", "text": "Aaron J. Elmore"}, {"@pid": "c/AAChien", "text": "Andrew A. Chien"}]}, "title": "UDP: a programmable accelerator for extract-transform-load workloads and more.", "venue": "MICRO", "pages": "55-68", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/FangZEC17", "doi": "10.1145/3123939.3123983", "ee": "https://doi.org/10.1145/3123939.3123983", "url": "https://dblp.org/rec/conf/micro/FangZEC17"}, "url": "URL#2603994"}, {"@score": "1", "@id": "2603995", "info": {"authors": {"author": [{"@pid": "97/374-3", "text": "Xiang Fu 0003"}, {"@pid": "205/2600", "text": "Michiel Adriaan Rol"}, {"@pid": "205/2790", "text": "Cornelis Christiaan Bultink"}, {"@pid": "164/2632", "text": "J. van Someren"}, {"@pid": "120/1814", "text": "Nader Khammassi"}, {"@pid": "12/4377", "text": "Imran Ashraf"}, {"@pid": "205/2681", "text": "R. F. L. Vermeulen"}, {"@pid": "205/3158", "text": "J. C. de Sterke"}, {"@pid": "145/4657", "text": "W. J. Vlothuizen"}, {"@pid": "205/2515", "text": "R. N. Schouten"}, {"@pid": "118/7680", "text": "Carmen G. Almud\u00e9ver"}, {"@pid": "196/7428", "text": "Leonardo DiCarlo"}, {"@pid": "84/2198", "text": "Koen Bertels"}]}, "title": "An experimental microarchitecture for a superconducting quantum processor.", "venue": "MICRO", "pages": "813-825", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/FuRBSKAVSVSADB17", "doi": "10.1145/3123939.3123952", "ee": "https://doi.org/10.1145/3123939.3123952", "url": "https://dblp.org/rec/conf/micro/FuRBSKAVSVSADB17"}, "url": "URL#2603995"}, {"@score": "1", "@id": "2603998", "info": {"authors": {"author": [{"@pid": "207/1822", "text": "Daphne I. Gorman"}, {"@pid": "70/1802", "text": "Matthew R. Guthaus"}, {"@pid": "81/6097", "text": "Jose Renau"}]}, "title": "Architectural opportunities for novel dynamic EMI shifting (DEMIS).", "venue": "MICRO", "pages": "774-785", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GormanGR17", "doi": "10.1145/3123939.3123973", "ee": "https://doi.org/10.1145/3123939.3123973", "url": "https://dblp.org/rec/conf/micro/GormanGR17"}, "url": "URL#2603998"}, {"@score": "1", "@id": "2603999", "info": {"authors": {"author": [{"@pid": "89/7396", "text": "Md. Enamul Haque"}, {"@pid": "50/174", "text": "Yuxiong He"}, {"@pid": "18/1967", "text": "Sameh Elnikety"}, {"@pid": "n/ThuDNguyen", "text": "Thu D. Nguyen"}, {"@pid": "85/2722", "text": "Ricardo Bianchini"}, {"@pid": "m/KSMcKinley", "text": "Kathryn S. McKinley"}]}, "title": "Exploiting heterogeneity for tail latency and energy efficiency.", "venue": "MICRO", "pages": "625-638", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HaqueHENBM17", "doi": "10.1145/3123939.3123956", "ee": "https://doi.org/10.1145/3123939.3123956", "url": "https://dblp.org/rec/conf/micro/HaqueHENBM17"}, "url": "URL#2603999"}, {"@score": "1", "@id": "2604000", "info": {"authors": {"author": [{"@pid": "203/5675", "text": "Zecheng He"}, {"@pid": "87/4706", "text": "Ruby B. Lee"}]}, "title": "How secure is your cache against side-channel attacks?", "venue": "MICRO", "pages": "341-353", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HeL17", "doi": "10.1145/3123939.3124546", "ee": "https://doi.org/10.1145/3123939.3124546", "url": "https://dblp.org/rec/conf/micro/HeL17"}, "url": "URL#2604000"}, {"@score": "1", "@id": "2604001", "info": {"authors": {"author": [{"@pid": "180/8211", "text": "Parker Hill"}, {"@pid": "154/2959", "text": "Animesh Jain"}, {"@pid": "207/1819", "text": "Mason Hill"}, {"@pid": "162/9983", "text": "Babak Zamirai"}, {"@pid": "66/8857", "text": "Chang-Hong Hsu"}, {"@pid": "29/5459", "text": "Michael A. Laurenzano"}, {"@pid": "m/SAMahlke", "text": "Scott A. Mahlke"}, {"@pid": "35/1464", "text": "Lingjia Tang"}, {"@pid": "48/6796", "text": "Jason Mars"}]}, "title": "DeftNN: addressing bottlenecks for DNN execution on GPUs via synapse vector elimination and near-compute data fission.", "venue": "MICRO", "pages": "786-799", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HillJHZHLMTM17", "doi": "10.1145/3123939.3123970", "ee": "https://doi.org/10.1145/3123939.3123970", "url": "https://dblp.org/rec/conf/micro/HillJHZHLMTM17"}, "url": "URL#2604001"}, {"@score": "1", "@id": "2604002", "info": {"authors": {"author": [{"@pid": "168/1953", "text": "Yipeng Huang 0001"}, {"@pid": "89/2184", "text": "Ning Guo"}, {"@pid": "64/3916", "text": "Mingoo Seok"}, {"@pid": "82/6403", "text": "Yannis P. Tsividis"}, {"@pid": "84/10544", "text": "Kyle T. Mandli"}, {"@pid": "46/652", "text": "Simha Sethumadhavan"}]}, "title": "Hybrid analog-digital solution of nonlinear partial differential equations.", "venue": "MICRO", "pages": "665-678", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HuangGSTMS17", "doi": "10.1145/3123939.3124550", "ee": "https://doi.org/10.1145/3123939.3124550", "url": "https://dblp.org/rec/conf/micro/HuangGSTMS17"}, "url": "URL#2604002"}, {"@score": "1", "@id": "2604003", "info": {"authors": {"author": [{"@pid": "165/2312", "text": "Joonmoo Huh"}, {"@pid": "85/6323", "text": "James Tuck"}]}, "title": "Improving the effectiveness of searching for isomorphic chains in superword level parallelism.", "venue": "MICRO", "pages": "718-729", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HuhT17", "doi": "10.1145/3123939.3124554", "ee": "https://doi.org/10.1145/3123939.3124554", "url": "https://dblp.org/rec/conf/micro/HuhT17"}, "url": "URL#2604003"}, {"@score": "1", "@id": "2604005", "info": {"authors": {"author": [{"@pid": "146/9595", "text": "Ali JavadiAbhari"}, {"@pid": "207/1817", "text": "Pranav Gokhale"}, {"@pid": "159/0063", "text": "Adam Holmes"}, {"@pid": "f/DianaFranklin", "text": "Diana Franklin"}, {"@pid": "90/5806", "text": "Kenneth R. Brown"}, {"@pid": "m/MargaretMartonosi", "text": "Margaret Martonosi"}, {"@pid": "c/FTChong", "text": "Frederic T. Chong"}]}, "title": "Optimized surface code communication in superconducting quantum computers.", "venue": "MICRO", "pages": "692-705", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JavadiAbhariGHF17", "doi": "10.1145/3123939.3123949", "ee": "https://doi.org/10.1145/3123939.3123949", "url": "https://dblp.org/rec/conf/micro/JavadiAbhariGHF17"}, "url": "URL#2604005"}, {"@score": "1", "@id": "2604006", "info": {"authors": {"author": [{"@pid": "96/2151", "text": "Daniel A. Jim\u00e9nez"}, {"@pid": "178/3219", "text": "Elvira Teran"}]}, "title": "Multiperspective reuse prediction.", "venue": "MICRO", "pages": "436-448", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JimenezT17", "doi": "10.1145/3123939.3123942", "ee": "https://doi.org/10.1145/3123939.3123942", "url": "https://dblp.org/rec/conf/micro/JimenezT17"}, "url": "URL#2604006"}, {"@score": "1", "@id": "2604007", "info": {"authors": {"author": [{"@pid": "145/7895", "text": "Prathmesh Kallurkar"}, {"@pid": "s/SmrutiRSarangi", "text": "Smruti R. Sarangi"}]}, "title": "Schedtask: a hardware-assisted task scheduler.", "venue": "MICRO", "pages": "612-624", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KallurkarS17", "doi": "10.1145/3123939.3123984", "ee": "https://doi.org/10.1145/3123939.3123984", "url": "https://dblp.org/rec/conf/micro/KallurkarS17"}, "url": "URL#2604007"}, {"@score": "1", "@id": "2604008", "info": {"authors": {"author": [{"@pid": "01/9032", "text": "Samira Manabi Khan"}, {"@pid": "40/4137", "text": "Chris Wilkerson"}, {"@pid": "75/3158-23", "text": "Zhe Wang 0023"}, {"@pid": "77/5087", "text": "Alaa R. Alameldeen"}, {"@pid": "00/10253", "text": "Donghyuk Lee"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "Detecting and mitigating data-dependent DRAM failures by exploiting current memory content.", "venue": "MICRO", "pages": "27-40", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KhanWWALM17", "doi": "10.1145/3123939.3123945", "ee": "https://doi.org/10.1145/3123939.3123945", "url": "https://dblp.org/rec/conf/micro/KhanWWALM17"}, "url": "URL#2604008"}, {"@score": "1", "@id": "2604009", "info": {"authors": {"author": [{"@pid": "169/7381", "text": "Khaled N. Khasawneh"}, {"@pid": "86/2654", "text": "Nael B. Abu-Ghazaleh"}, {"@pid": "p/DmitryVPonomarev", "text": "Dmitry Ponomarev 0001"}, {"@pid": "01/2775-1", "text": "Lei Yu 0001"}]}, "title": "RHMD: evasion-resilient hardware malware detectors.", "venue": "MICRO", "pages": "315-327", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KhasawnehAPY17", "doi": "10.1145/3123939.3123972", "ee": "https://doi.org/10.1145/3123939.3123972", "url": "https://dblp.org/rec/conf/micro/KhasawnehAPY17"}, "url": "URL#2604009"}, {"@score": "1", "@id": "2604010", "info": {"authors": {"author": [{"@pid": "147/1001", "text": "Youngsok Kim"}, {"@pid": "147/0998", "text": "Jae-Eon Jo"}, {"@pid": "157/2802", "text": "Hanhwi Jang"}, {"@pid": "02/8105", "text": "Minsoo Rhu"}, {"@pid": "29/7934", "text": "Hanjun Kim 0001"}, {"@pid": "04/2187", "text": "Jangwoo Kim"}]}, "title": "GPUpd: a fast and scalable multi-GPU architecture using cooperative projection and distribution.", "venue": "MICRO", "pages": "574-586", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KimJJRKK17", "doi": "10.1145/3123939.3123968", "ee": "https://doi.org/10.1145/3123939.3123968", "url": "https://dblp.org/rec/conf/micro/KimJJRKK17"}, "url": "URL#2604010"}, {"@score": "1", "@id": "2604011", "info": {"authors": {"author": [{"@pid": "131/5142", "text": "Ji Kim"}, {"@pid": "168/6430", "text": "Shunning Jiang"}, {"@pid": "131/5123", "text": "Christopher Torng"}, {"@pid": "184/8290", "text": "Moyang Wang"}, {"@pid": "39/7863", "text": "Shreesha Srinath"}, {"@pid": "46/8269", "text": "Berkin Ilbeyi"}, {"@pid": "207/1809", "text": "Khalid Al-Hawaj"}, {"@pid": "20/4601", "text": "Christopher Batten"}]}, "title": "Using intra-core loop-task accelerators to improve the productivity and performance of task-based parallel programs.", "venue": "MICRO", "pages": "759-773", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KimJTWSIAB17", "doi": "10.1145/3123939.3136952", "ee": "https://doi.org/10.1145/3123939.3136952", "url": "https://dblp.org/rec/conf/micro/KimJTWSIAB17"}, "url": "URL#2604011"}, {"@score": "1", "@id": "2604012", "info": {"authors": {"author": [{"@pid": "173/9796", "text": "John Kloosterman"}, {"@pid": "172/4651", "text": "Jonathan Beaumont"}, {"@pid": "138/4183", "text": "Davoud Anoushe Jamshidi"}, {"@pid": "207/1811", "text": "Jonathan Bailey"}, {"@pid": "m/TrevorNMudge", "text": "Trevor N. Mudge"}, {"@pid": "m/SAMahlke", "text": "Scott A. Mahlke"}]}, "title": "Regless: just-in-time operand staging for GPUs.", "venue": "MICRO", "pages": "151-164", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KloostermanBJBM17", "doi": "10.1145/3123939.3123974", "ee": "https://doi.org/10.1145/3123939.3123974", "url": "https://dblp.org/rec/conf/micro/KloostermanBJBM17"}, "url": "URL#2604012"}, {"@score": "1", "@id": "2604013", "info": {"authors": {"author": [{"@pid": "47/4693", "text": "Gunjae Koo"}, {"@pid": "28/9586", "text": "Kiran Kumar Matam"}, {"@pid": "207/1831", "text": "Te I"}, {"@pid": "230/3925", "text": "H. V. Krishna Giri Narra"}, {"@pid": "l/JingLi21", "text": "Jing Li 0021"}, {"@pid": "76/1857-1", "text": "Hung-Wei Tseng 0001"}, {"@pid": "97/3886", "text": "Steven Swanson"}, {"@pid": "02/5812", "text": "Murali Annavaram"}]}, "title": "Summarizer: trading communication with computing near storage.", "venue": "MICRO", "pages": "219-231", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KooMINLTSA17", "doi": "10.1145/3123939.3124553", "ee": "https://doi.org/10.1145/3123939.3124553", "url": "https://dblp.org/rec/conf/micro/KooMINLTSA17"}, "url": "URL#2604013"}, {"@score": "1", "@id": "2604014", "info": {"authors": {"author": [{"@pid": "91/9920", "text": "Shuangchen Li"}, {"@pid": "53/8189", "text": "Dimin Niu"}, {"@pid": "92/9803", "text": "Krishna T. Malladi"}, {"@pid": "95/4848", "text": "Hongzhong Zheng"}, {"@pid": "99/923", "text": "Bob Brennan"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "DRISA: a DRAM-based reconfigurable in-situ accelerator.", "venue": "MICRO", "pages": "288-301", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiNMZBX17", "doi": "10.1145/3123939.3123977", "ee": "https://doi.org/10.1145/3123939.3123977", "url": "https://dblp.org/rec/conf/micro/LiNMZBX17"}, "url": "URL#2604014"}, {"@score": "1", "@id": "2604015", "info": {"authors": {"author": [{"@pid": "33/2805-6", "text": "Ang Li 0006"}, {"@pid": "28/727", "text": "Wenfeng Zhao"}, {"@pid": "23/7512", "text": "Shuaiwen Leon Song"}]}, "title": "BVF: enabling significant on-chip power savings via bit-value-favor for throughput processors.", "venue": "MICRO", "pages": "532-545", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiZS17", "doi": "10.1145/3123939.3123944", "ee": "https://doi.org/10.1145/3123939.3123944", "url": "https://dblp.org/rec/conf/micro/LiZS17"}, "url": "URL#2604015"}, {"@score": "1", "@id": "2604016", "info": {"authors": {"author": [{"@pid": "119/0885", "text": "Ya-Shuai L\u00fc"}, {"@pid": "48/4863", "text": "Libo Huang"}, {"@pid": "91/3680-7", "text": "Li Shen 0007"}, {"@pid": "w/ZhiyingWang-3", "text": "Zhiying Wang 0003"}]}, "title": "Unleashing the power of GPU for physically-based rendering via dynamic ray shuffling.", "venue": "MICRO", "pages": "560-573", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LuHSW17", "doi": "10.1145/3123939.3124532", "ee": "https://doi.org/10.1145/3123939.3124532", "url": "https://dblp.org/rec/conf/micro/LuHSW17"}, "url": "URL#2604016"}, {"@score": "1", "@id": "2604017", "info": {"authors": {"author": [{"@pid": "133/4053", "text": "Kaisheng Ma"}, {"@pid": "01/6993", "text": "Xueqing Li"}, {"@pid": "79/572-2", "text": "Jinyang Li 0002"}, {"@pid": "15/2486", "text": "Yongpan Liu"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}, {"@pid": "11/2192", "text": "Jack Sampson"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut Taylan Kandemir"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Vijaykrishnan Narayanan"}]}, "title": "Incidental computing on IoT nonvolatile processors.", "venue": "MICRO", "pages": "204-218", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MaLLL0SKN17", "doi": "10.1145/3123939.3124533", "ee": "https://doi.org/10.1145/3123939.3124533", "url": "https://dblp.org/rec/conf/micro/MaLLL0SKN17"}, "url": "URL#2604017"}, {"@score": "1", "@id": "2604018", "info": {"authors": {"author": [{"@pid": "51/210", "text": "Mostafa Mahmoud"}, {"@pid": "207/1838", "text": "Bojian Zheng"}, {"@pid": "202/1799", "text": "Alberto Delmas Lascorz"}, {"@pid": "01/9396", "text": "Felix Heide"}, {"@pid": "207/1825", "text": "Jonathan Assouline"}, {"@pid": "193/2878", "text": "Paul Boucher"}, {"@pid": "169/4772", "text": "Emmanuel Onzon"}, {"@pid": "m/AndreasMoshovos", "text": "Andreas Moshovos"}]}, "title": "IDEAL: image denoising accelerator.", "venue": "MICRO", "pages": "82-95", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MahmoudZLHABOM17", "doi": "10.1145/3123939.3123941", "ee": "https://doi.org/10.1145/3123939.3123941", "url": "https://dblp.org/rec/conf/micro/MahmoudZLHABOM17"}, "url": "URL#2604018"}, {"@score": "1", "@id": "2604019", "info": {"authors": {"author": [{"@pid": "173/9817", "text": "Yatin A. Manerkar"}, {"@pid": "56/9613", "text": "Daniel Lustig"}, {"@pid": "m/MargaretMartonosi", "text": "Margaret Martonosi"}, {"@pid": "22/3969", "text": "Michael Pellauer"}]}, "title": "RTLcheck: verifying the memory consistency of RTL designs.", "venue": "MICRO", "pages": "463-476", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ManerkarLMP17", "doi": "10.1145/3123939.3124536", "ee": "https://doi.org/10.1145/3123939.3124536", "url": "https://dblp.org/rec/conf/micro/ManerkarLMP17"}, "url": "URL#2604019"}, {"@score": "1", "@id": "2604020", "info": {"authors": {"author": [{"@pid": "207/1826", "text": "Yashwant Marathe"}, {"@pid": "09/10702", "text": "Nagendra Gulur"}, {"@pid": "121/2281", "text": "Jee Ho Ryoo"}, {"@pid": "86/4211-7", "text": "Shuang Song 0007"}, {"@pid": "j/LizyKurianJohn", "text": "Lizy K. John"}]}, "title": "CSALT: context switch aware large TLB.", "venue": "MICRO", "pages": "449-462", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MaratheGRSJ17", "doi": "10.1145/3123939.3124549", "ee": "https://doi.org/10.1145/3123939.3124549", "url": "https://dblp.org/rec/conf/micro/MaratheGRSJ17"}, "url": "URL#2604020"}, {"@score": "1", "@id": "2604021", "info": {"authors": {"author": [{"@pid": "145/9497", "text": "Opeoluwa Matthews"}, {"@pid": "27/2064", "text": "Daniel J. Sorin"}]}, "title": "Architecting hierarchical coherence protocols for push-button parametric verification.", "venue": "MICRO", "pages": "477-489", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MatthewsS17", "doi": "10.1145/3123939.3123971", "ee": "https://doi.org/10.1145/3123939.3123971", "url": "https://dblp.org/rec/conf/micro/MatthewsS17"}, "url": "URL#2604021"}, {"@score": "1", "@id": "2604022", "info": {"authors": {"author": [{"@pid": "138/2433", "text": "Ugljesa Milic"}, {"@pid": "08/3380", "text": "Oreste Villa"}, {"@pid": "14/1037", "text": "Evgeny Bolotin"}, {"@pid": "155/4378", "text": "Akhil Arunkumar"}, {"@pid": "85/6918", "text": "Eiman Ebrahimi"}, {"@pid": "99/6904", "text": "Aamer Jaleel"}, {"@pid": "39/2928", "text": "Alex Ram\u00edrez"}, {"@pid": "12/9118", "text": "David W. Nellans"}]}, "title": "Beyond the socket: NUMA-aware GPUs.", "venue": "MICRO", "pages": "123-135", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MilicVBAEJRN17", "doi": "10.1145/3123939.3124534", "ee": "https://doi.org/10.1145/3123939.3124534", "url": "https://dblp.org/rec/conf/micro/MilicVBAEJRN17"}, "url": "URL#2604022"}, {"@score": "1", "@id": "2604023", "info": {"authors": {"author": [{"@pid": "157/6395", "text": "Hoda Naghibijouybari"}, {"@pid": "169/7381", "text": "Khaled N. Khasawneh"}, {"@pid": "86/2654", "text": "Nael B. Abu-Ghazaleh"}]}, "title": "Constructing and characterizing covert channels on GPGPUs.", "venue": "MICRO", "pages": "354-366", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Naghibijouybari17", "doi": "10.1145/3123939.3124538", "ee": "https://doi.org/10.1145/3123939.3124538", "url": "https://dblp.org/rec/conf/micro/Naghibijouybari17"}, "url": "URL#2604023"}, {"@score": "1", "@id": "2604024", "info": {"authors": {"author": [{"@pid": "13/434", "text": "Mike O&apos;Connor"}, {"@pid": "51/7934", "text": "Niladrish Chatterjee"}, {"@pid": "00/10253", "text": "Donghyuk Lee"}, {"@pid": "05/4137-2", "text": "John M. Wilson 0002"}, {"@pid": "53/4349", "text": "Aditya Agrawal"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}, {"@pid": "d/WJDally", "text": "William J. Dally"}]}, "title": "Fine-grained DRAM: energy-efficient DRAM for extreme bandwidth systems.", "venue": "MICRO", "pages": "41-54", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/OConnorCLWAKD17", "doi": "10.1145/3123939.3124545", "ee": "https://doi.org/10.1145/3123939.3124545", "url": "https://dblp.org/rec/conf/micro/OConnorCLWAKD17"}, "url": "URL#2604024"}, {"@score": "1", "@id": "2604025", "info": {"authors": {"author": [{"@pid": "127/9035", "text": "Shruti Padmanabha"}, {"@pid": "127/9042", "text": "Andrew Lukefahr"}, {"@pid": "41/1231", "text": "Reetuparna Das"}, {"@pid": "m/SAMahlke", "text": "Scott A. Mahlke"}]}, "title": "Mirage cores: the illusion of many out-of-order cores using in-order hardware.", "venue": "MICRO", "pages": "745-758", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/PadmanabhaLDM17", "doi": "10.1145/3123939.3123969", "ee": "https://doi.org/10.1145/3123939.3123969", "url": "https://dblp.org/rec/conf/micro/PadmanabhaLDM17"}, "url": "URL#2604025"}, {"@score": "1", "@id": "2604026", "info": {"authors": {"author": [{"@pid": "54/2215-1", "text": "George Papadimitriou 0001"}, {"@pid": "134/9991", "text": "Manolis Kaliorakis"}, {"@pid": "170/3249", "text": "Athanasios Chatzidimitriou"}, {"@pid": "79/1691", "text": "Dimitris Gizopoulos"}, {"@pid": "18/3960", "text": "Peter Lawthers"}, {"@pid": "30/5056", "text": "Shidhartha Das"}]}, "title": "Harnessing voltage margins for energy efficiency in multicore CPUs.", "venue": "MICRO", "pages": "503-516", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/PapadimitriouKC17", "doi": "10.1145/3123939.3124537", "ee": "https://doi.org/10.1145/3123939.3124537", "url": "https://dblp.org/rec/conf/micro/PapadimitriouKC17"}, "url": "URL#2604026"}, {"@score": "1", "@id": "2604028", "info": {"authors": {"author": [{"@pid": "115/5952", "text": "Jongse Park"}, {"@pid": "173/9814", "text": "Hardik Sharma"}, {"@pid": "161/0102-1", "text": "Divya Mahajan 0001"}, {"@pid": "178/3186", "text": "Joon Kyung Kim"}, {"@pid": "207/1813", "text": "Preston Olds"}, {"@pid": "00/809", "text": "Hadi Esmaeilzadeh"}]}, "title": "Scale-out acceleration for machine learning.", "venue": "MICRO", "pages": "367-381", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ParkSMKOE17", "doi": "10.1145/3123939.3123979", "ee": "https://doi.org/10.1145/3123939.3123979", "url": "https://dblp.org/rec/conf/micro/ParkSMKOE17"}, "url": "URL#2604028"}, {"@score": "1", "@id": "2604029", "info": {"authors": {"author": [{"@pid": "19/8277", "text": "Yuanfeng Peng"}, {"@pid": "94/8636", "text": "Benjamin P. Wood"}, {"@pid": "83/3984", "text": "Joseph Devietti"}]}, "title": "PARSNIP: performant architecture for race safety with no impact on precision.", "venue": "MICRO", "pages": "490-502", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/PengWD17", "doi": "10.1145/3123939.3123946", "ee": "https://doi.org/10.1145/3123939.3123946", "url": "https://dblp.org/rec/conf/micro/PengWD17"}, "url": "URL#2604029"}, {"@score": "1", "@id": "2604031", "info": {"authors": {"author": [{"@pid": "207/1840", "text": "Thomas J. Repetti"}, {"@pid": "186/1274", "text": "Jo\u00e3o Pedro Cerqueira"}, {"@pid": "29/10949", "text": "Martha A. Kim"}, {"@pid": "64/3916", "text": "Mingoo Seok"}]}, "title": "Pipelining a triggered processing element.", "venue": "MICRO", "pages": "96-108", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/RepettiCKS17", "doi": "10.1145/3123939.3124551", "ee": "https://doi.org/10.1145/3123939.3124551", "url": "https://dblp.org/rec/conf/micro/RepettiCKS17"}, "url": "URL#2604031"}, {"@score": "1", "@id": "2604032", "info": {"authors": {"author": [{"@pid": "117/0561", "text": "Vivek Seshadri"}, {"@pid": "00/10253", "text": "Donghyuk Lee"}, {"@pid": "173/9809", "text": "Thomas Mullins"}, {"@pid": "147/4013", "text": "Hasan Hassan"}, {"@pid": "142/2069", "text": "Amirali Boroumand"}, {"@pid": "148/9733", "text": "Jeremie S. Kim"}, {"@pid": "59/5000", "text": "Michael A. Kozuch"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "g/PhillipBGibbons", "text": "Phillip B. Gibbons"}, {"@pid": "65/4120", "text": "Todd C. Mowry"}]}, "title": "Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology.", "venue": "MICRO", "pages": "273-287", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SeshadriLMHBKKM17", "doi": "10.1145/3123939.3124544", "ee": "https://doi.org/10.1145/3123939.3124544", "url": "https://dblp.org/rec/conf/micro/SeshadriLMHBKKM17"}, "url": "URL#2604032"}, {"@score": "1", "@id": "2604033", "info": {"authors": {"author": [{"@pid": "99/9640", "text": "Rami Sheikh"}, {"@pid": "04/1921", "text": "Harold W. Cain"}, {"@pid": "23/5273", "text": "Raguram Damodaran"}]}, "title": "Load value prediction via path-based address prediction: avoiding mispredictions due to conflicting stores.", "venue": "MICRO", "pages": "423-435", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SheikhCD17", "doi": "10.1145/3123939.3123951", "ee": "https://doi.org/10.1145/3123939.3123951", "url": "https://dblp.org/rec/conf/micro/SheikhCD17"}, "url": "URL#2604033"}, {"@score": "1", "@id": "2604034", "info": {"authors": {"author": [{"@pid": "187/8214", "text": "Seunghee Shin"}, {"@pid": "207/1830", "text": "Satish Kumar Tirukkovalluri"}, {"@pid": "85/6323", "text": "James Tuck"}, {"@pid": "11/2624", "text": "Yan Solihin"}]}, "title": "Proteus: a flexible and fast software supported hardware logging approach for NVM.", "venue": "MICRO", "pages": "178-190", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ShinTTS17", "doi": "10.1145/3123939.3124539", "ee": "https://doi.org/10.1145/3123939.3124539", "url": "https://dblp.org/rec/conf/micro/ShinTTS17"}, "url": "URL#2604034"}, {"@score": "1", "@id": "2604035", "info": {"authors": {"author": [{"@pid": "191/7793-2", "text": "Dimitrios Skarlatos 0002"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}]}, "title": "Pageforge: a near-memory content-aware page-merging architecture.", "venue": "MICRO", "pages": "302-314", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SkarlatosKT17", "doi": "10.1145/3123939.3124540", "ee": "https://doi.org/10.1145/3123939.3124540", "url": "https://dblp.org/rec/conf/micro/SkarlatosKT17"}, "url": "URL#2604035"}, {"@score": "1", "@id": "2604036", "info": {"authors": {"author": [{"@pid": "53/4558", "text": "Bharat Sukhwani"}, {"@pid": "08/4957", "text": "Thomas Roewer"}, {"@pid": "78/8707", "text": "Charles L. Haymes"}, {"@pid": "75/2040", "text": "Kyu-hyoun Kim"}, {"@pid": "207/1836", "text": "Adam J. McPadden"}, {"@pid": "64/5781", "text": "Daniel M. Dreps"}, {"@pid": "207/1820", "text": "Dean Sanner"}, {"@pid": "50/3401", "text": "Jan van Lunteren"}, {"@pid": "22/3168", "text": "Sameh W. Asaad"}]}, "title": "Contutto: a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor.", "venue": "MICRO", "pages": "15-26", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SukhwaniRHKMDSL17", "doi": "10.1145/3123939.3124535", "ee": "https://doi.org/10.1145/3123939.3124535", "url": "https://dblp.org/rec/conf/micro/SukhwaniRHKMDSL17"}, "url": "URL#2604036"}, {"@score": "1", "@id": "2604037", "info": {"authors": {"author": [{"@pid": "148/9763", "text": "Ivan Tanasic"}, {"@pid": "22/4158", "text": "Isaac Gelado"}, {"@pid": "157/6389", "text": "Marc Jord\u00e0"}, {"@pid": "62/6835", "text": "Eduard Ayguad\u00e9"}, {"@pid": "88/6620", "text": "Nacho Navarro"}]}, "title": "Efficient exception handling support for GPUs.", "venue": "MICRO", "pages": "109-122", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TanasicGJAN17", "doi": "10.1145/3123939.3123950", "ee": "https://doi.org/10.1145/3123939.3123950", "url": "https://dblp.org/rec/conf/micro/TanasicGJAN17"}, "url": "URL#2604037"}, {"@score": "1", "@id": "2604038", "info": {"authors": {"author": [{"@pid": "66/10956", "text": "Xulong Tang"}, {"@pid": "61/11411", "text": "Orhan Kislal"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "31/1251", "text": "Mustafa Karak\u00f6y"}]}, "title": "Data movement aware computation partitioning.", "venue": "MICRO", "pages": "730-744", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TangKKK17", "doi": "10.1145/3123939.3123954", "ee": "https://doi.org/10.1145/3123939.3123954", "url": "https://dblp.org/rec/conf/micro/TangKKK17"}, "url": "URL#2604038"}, {"@score": "1", "@id": "2604039", "info": {"authors": {"author": [{"@pid": "207/1837", "text": "Swamit S. Tannu"}, {"@pid": "207/1839", "text": "Zachary A. Myers"}, {"@pid": "159/0073", "text": "Prashant J. Nair"}, {"@pid": "128/9388", "text": "Douglas M. Carmean"}, {"@pid": "60/6934", "text": "Moinuddin K. Qureshi"}]}, "title": "Taming the instruction bandwidth of quantum computers via hardware-managed error correction.", "venue": "MICRO", "pages": "679-691", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TannuMNCQ17", "doi": "10.1145/3123939.3123940", "ee": "https://doi.org/10.1145/3123939.3123940", "url": "https://dblp.org/rec/conf/micro/TannuMNCQ17"}, "url": "URL#2604039"}, {"@score": "1", "@id": "2604040", "info": {"authors": {"author": [{"@pid": "11/10186", "text": "Tiancong Wang"}, {"@pid": "207/1821", "text": "Sakthikumaran Sambasivam"}, {"@pid": "11/2624", "text": "Yan Solihin"}, {"@pid": "85/6323", "text": "James Tuck"}]}, "title": "Hardware supported persistent object address translation.", "venue": "MICRO", "pages": "800-812", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/WangSST17", "doi": "10.1145/3123939.3123981", "ee": "https://doi.org/10.1145/3123939.3123981", "url": "https://dblp.org/rec/conf/micro/WangSST17"}, "url": "URL#2604040"}, {"@score": "1", "@id": "2604042", "info": {"authors": {"author": [{"@pid": "179/3170", "text": "Reza Yazdani"}, {"@pid": "117/0577", "text": "Jos\u00e9-Mar\u00eda Arnau"}, {"@pid": "g/AntonioGonzalez1", "text": "Antonio Gonz\u00e1lez 0001"}]}, "title": "UNFOLD: a memory-efficient speech recognizer using on-the-fly WFST composition.", "venue": "MICRO", "pages": "69-81", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YazdaniA017", "doi": "10.1145/3123939.3124542", "ee": "https://doi.org/10.1145/3123939.3124542", "url": "https://dblp.org/rec/conf/micro/YazdaniA017"}, "url": "URL#2604042"}, {"@score": "1", "@id": "2604043", "info": {"authors": {"author": [{"@pid": "126/6015", "text": "Xiangyao Yu"}, {"@pid": "43/3660", "text": "Christopher J. Hughes"}, {"@pid": "29/1091", "text": "Nadathur Satish"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "14/3973", "text": "Srinivas Devadas"}]}, "title": "Banshee: bandwidth-efficient DRAM caching via software/hardware cooperation.", "venue": "MICRO", "pages": "1-14", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YuHSMD17", "doi": "10.1145/3123939.3124555", "ee": "https://doi.org/10.1145/3123939.3124555", "url": "https://dblp.org/rec/conf/micro/YuHSMD17"}, "url": "URL#2604043"}, {"@score": "1", "@id": "2604044", "info": {"authors": {"author": [{"@pid": "99/5971-5", "text": "Haibo Zhang 0005"}, {"@pid": "157/0766", "text": "Prasanna Venkatesh Rengasamy"}, {"@pid": "172/2692-1", "text": "Shulin Zhao 0001"}, {"@pid": "118/8967", "text": "Nachiappan Chidambaram Nachiappan"}, {"@pid": "72/3356", "text": "Anand Sivasubramaniam"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "i/RaviRIyer", "text": "Ravi R. Iyer 0001"}, {"@pid": "d/ChitaRDas", "text": "Chita R. Das"}]}, "title": "Race-to-sleep + content caching + display caching: a recipe for energy-efficient video streaming on handhelds.", "venue": "MICRO", "pages": "517-531", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhangRZNSKID17", "doi": "10.1145/3123939.3123948", "ee": "https://doi.org/10.1145/3123939.3123948", "url": "https://dblp.org/rec/conf/micro/ZhangRZNSKID17"}, "url": "URL#2604044"}, {"@score": "1", "@id": "2604045", "info": {"authors": {"author": [{"@pid": "115/5528", "text": "Zhen Zheng"}, {"@pid": "157/9304", "text": "Chanyoung Oh"}, {"@pid": "72/7413", "text": "Jidong Zhai"}, {"@pid": "36/4172", "text": "Xipeng Shen"}, {"@pid": "45/4951", "text": "Youngmin Yi"}, {"@pid": "60/810", "text": "Wenguang Chen"}]}, "title": "Versapipe: a versatile programming framework for pipelined computing on GPU.", "venue": "MICRO", "pages": "587-599", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhengOZSYC17", "doi": "10.1145/3123939.3123978", "ee": "https://doi.org/10.1145/3123939.3123978", "url": "https://dblp.org/rec/conf/micro/ZhengOZSYC17"}, "url": "URL#2604045"}, {"@score": "1", "@id": "2649903", "info": {"authors": {"author": [{"@pid": "69/5961", "text": "Hillery C. Hunter"}, {"@pid": "131/4337", "text": "Jaime Moreno 0002"}, {"@pid": "73/2231", "text": "Joel S. Emer"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2017, Cambridge, MA, USA, October 14-18, 2017", "venue": "MICRO", "publisher": "ACM", "year": "2017", "type": "Editorship", "key": "conf/micro/2017", "doi": "10.1145/3123939", "ee": "https://doi.org/10.1145/3123939", "url": "https://dblp.org/rec/conf/micro/2017"}, "url": "URL#2649903"}]}}}