<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3971" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3971{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_3971{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3971{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_3971{left:540px;bottom:1051px;letter-spacing:0.25px;word-spacing:0.57px;}
#t5_3971{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t6_3971{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3971{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t8_3971{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3971{left:69px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_3971{left:69px;bottom:912px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_3971{left:69px;bottom:886px;}
#tc_3971{left:95px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.38px;}
#td_3971{left:69px;bottom:863px;}
#te_3971{left:95px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tf_3971{left:69px;bottom:840px;}
#tg_3971{left:95px;bottom:843px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_3971{left:69px;bottom:817px;}
#ti_3971{left:95px;bottom:820px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tj_3971{left:69px;bottom:794px;}
#tk_3971{left:95px;bottom:797px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tl_3971{left:69px;bottom:771px;}
#tm_3971{left:95px;bottom:774px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tn_3971{left:69px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_3971{left:69px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tp_3971{left:69px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#tq_3971{left:69px;bottom:700px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_3971{left:69px;bottom:675px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#ts_3971{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#tt_3971{left:69px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tu_3971{left:69px;bottom:573px;letter-spacing:0.16px;}
#tv_3971{left:150px;bottom:573px;letter-spacing:0.2px;word-spacing:-0.02px;}
#tw_3971{left:69px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tx_3971{left:69px;bottom:532px;letter-spacing:-0.2px;}
#ty_3971{left:95px;bottom:532px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tz_3971{left:545px;bottom:532px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t10_3971{left:69px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t11_3971{left:69px;bottom:490px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t12_3971{left:69px;bottom:474px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t13_3971{left:368px;bottom:474px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#t14_3971{left:69px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t15_3971{left:69px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_3971{left:69px;bottom:381px;letter-spacing:0.14px;}
#t17_3971{left:151px;bottom:381px;letter-spacing:0.14px;word-spacing:0.01px;}
#t18_3971{left:69px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t19_3971{left:69px;bottom:331px;}
#t1a_3971{left:95px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1b_3971{left:95px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1c_3971{left:195px;bottom:324px;}
#t1d_3971{left:206px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_3971{left:95px;bottom:301px;letter-spacing:-0.16px;word-spacing:-1.27px;}
#t1f_3971{left:540px;bottom:301px;}
#t1g_3971{left:556px;bottom:301px;letter-spacing:-0.15px;word-spacing:-1.26px;}
#t1h_3971{left:95px;bottom:284px;letter-spacing:-0.13px;word-spacing:-0.39px;}
#t1i_3971{left:221px;bottom:291px;}
#t1j_3971{left:69px;bottom:258px;}
#t1k_3971{left:95px;bottom:261px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1l_3971{left:95px;bottom:244px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1m_3971{left:69px;bottom:218px;}
#t1n_3971{left:95px;bottom:221px;letter-spacing:-0.21px;}
#t1o_3971{left:121px;bottom:221px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t1p_3971{left:95px;bottom:205px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t1q_3971{left:95px;bottom:188px;letter-spacing:-0.12px;}
#t1r_3971{left:69px;bottom:154px;letter-spacing:-0.08px;}
#t1s_3971{left:91px;bottom:154px;letter-spacing:-0.11px;word-spacing:-0.43px;}
#t1t_3971{left:91px;bottom:137px;letter-spacing:-0.12px;}
#t1u_3971{left:69px;bottom:116px;letter-spacing:-0.08px;}
#t1v_3971{left:91px;bottom:116px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_3971{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3971{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_3971{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3971{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3971{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3971{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3971{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3971{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3971" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3971Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3971" style="-webkit-user-select: none;"><object width="935" height="1210" data="3971/3971.svg" type="image/svg+xml" id="pdf3971" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3971" class="t s1_3971">Vol. 3C </span><span id="t2_3971" class="t s1_3971">26-1 </span>
<span id="t3_3971" class="t s2_3971">CHAPTER 26 </span>
<span id="t4_3971" class="t s2_3971">VMX NON-ROOT OPERATION </span>
<span id="t5_3971" class="t s3_3971">In a virtualized environment using VMX, the guest software stack typically runs on a logical processor in VMX non- </span>
<span id="t6_3971" class="t s3_3971">root operation. This mode of operation is similar to that of ordinary processor operation outside of the virtualized </span>
<span id="t7_3971" class="t s3_3971">environment. This chapter describes the differences between VMX non-root operation and ordinary processor oper- </span>
<span id="t8_3971" class="t s3_3971">ation with special attention to causes of VM exits (which bring a logical processor from VMX non-root operation to </span>
<span id="t9_3971" class="t s3_3971">root operation). The differences between VMX non-root operation and ordinary processor operation are described </span>
<span id="ta_3971" class="t s3_3971">in the following sections: </span>
<span id="tb_3971" class="t s4_3971">• </span><span id="tc_3971" class="t s3_3971">Section 26.1, “Instructions That Cause VM Exits.” </span>
<span id="td_3971" class="t s4_3971">• </span><span id="te_3971" class="t s3_3971">Section 26.2, “Other Causes of VM Exits.” </span>
<span id="tf_3971" class="t s4_3971">• </span><span id="tg_3971" class="t s3_3971">Section 26.3, “Changes to Instruction Behavior in VMX Non-Root Operation.” </span>
<span id="th_3971" class="t s4_3971">• </span><span id="ti_3971" class="t s3_3971">Section 26.4, “Other Changes in VMX Non-Root Operation.” </span>
<span id="tj_3971" class="t s4_3971">• </span><span id="tk_3971" class="t s3_3971">Section 26.5, “Features Specific to VMX Non-Root Operation.” </span>
<span id="tl_3971" class="t s4_3971">• </span><span id="tm_3971" class="t s3_3971">Section 26.6, “Unrestricted Guests.” </span>
<span id="tn_3971" class="t s3_3971">Chapter 27, “VM Entries,” describes the data control structures that govern VMX non-root operation. Chapter 27, </span>
<span id="to_3971" class="t s3_3971">“VM Entries,” describes the operation of VM entries by which the processor transitions from VMX root operation to </span>
<span id="tp_3971" class="t s3_3971">VMX non-root operation. Chapter 26, “VMX Non-Root Operation,” describes the operation of VM exits by which the </span>
<span id="tq_3971" class="t s3_3971">processor transitions from VMX non-root operation to VMX root operation. </span>
<span id="tr_3971" class="t s3_3971">Chapter 29, “VMX Support for Address Translation,” describes two features that support address translation in VMX </span>
<span id="ts_3971" class="t s3_3971">non-root operation. Chapter 30, “APIC Virtualization and Virtual Interrupts,” describes features that support virtu- </span>
<span id="tt_3971" class="t s3_3971">alization of interrupts and the Advanced Programmable Interrupt Controller (APIC) in VMX non-root operation. </span>
<span id="tu_3971" class="t s5_3971">26.1 </span><span id="tv_3971" class="t s5_3971">INSTRUCTIONS THAT CAUSE VM EXITS </span>
<span id="tw_3971" class="t s3_3971">Certain instructions may cause VM exits if executed in VMX non-root operation. Unless otherwise specified, such </span>
<span id="tx_3971" class="t s3_3971">VM </span><span id="ty_3971" class="t s3_3971">exits are “fault-like,” meaning that the instruction causing the VM </span><span id="tz_3971" class="t s3_3971">exit does not execute and no processor state </span>
<span id="t10_3971" class="t s3_3971">is updated by the instruction. Section 28.1 details architectural state in the context of a VM exit. </span>
<span id="t11_3971" class="t s3_3971">Section 26.1.1 defines the prioritization between faults and VM exits for instructions subject to both. Section </span>
<span id="t12_3971" class="t s3_3971">26.1.2 identifies instructions that cause VM </span><span id="t13_3971" class="t s3_3971">exits whenever they are executed in VMX non-root operation (and thus </span>
<span id="t14_3971" class="t s3_3971">can never be executed in VMX non-root operation). Section 26.1.3 identifies instructions that cause VM exits </span>
<span id="t15_3971" class="t s3_3971">depending on the settings of certain VM-execution control fields (see Section 25.6). </span>
<span id="t16_3971" class="t s6_3971">26.1.1 </span><span id="t17_3971" class="t s6_3971">Relative Priority of Faults and VM Exits </span>
<span id="t18_3971" class="t s3_3971">The following principles describe the ordering between existing faults and VM exits: </span>
<span id="t19_3971" class="t s4_3971">• </span><span id="t1a_3971" class="t s3_3971">Certain exceptions have priority over VM exits. These include invalid-opcode exceptions, faults based on </span>
<span id="t1b_3971" class="t s3_3971">privilege level, </span>
<span id="t1c_3971" class="t s7_3971">1 </span>
<span id="t1d_3971" class="t s3_3971">and general-protection exceptions that are based on checking I/O permission bits in the task- </span>
<span id="t1e_3971" class="t s3_3971">state segment (TSS). For example, execution of RDMSR with CPL </span><span id="t1f_3971" class="t s3_3971">= </span><span id="t1g_3971" class="t s3_3971">3 generates a general-protection exception </span>
<span id="t1h_3971" class="t s3_3971">and not a VM exit. </span>
<span id="t1i_3971" class="t s7_3971">2 </span>
<span id="t1j_3971" class="t s4_3971">• </span><span id="t1k_3971" class="t s3_3971">Faults incurred while fetching instruction operands have priority over VM exits that are conditioned based on </span>
<span id="t1l_3971" class="t s3_3971">the contents of those operands (see LMSW in Section 26.1.3). </span>
<span id="t1m_3971" class="t s4_3971">• </span><span id="t1n_3971" class="t s3_3971">VM </span><span id="t1o_3971" class="t s3_3971">exits caused by execution of the INS and OUTS instructions (resulting either because the “unconditional I/O </span>
<span id="t1p_3971" class="t s3_3971">exiting” VM-execution control is 1 or because the “use I/O bitmaps control is 1) have priority over the following </span>
<span id="t1q_3971" class="t s3_3971">faults: </span>
<span id="t1r_3971" class="t s8_3971">1. </span><span id="t1s_3971" class="t s8_3971">These include faults generated by attempts to execute, in virtual-8086 mode, privileged instructions that are not recognized in that </span>
<span id="t1t_3971" class="t s8_3971">mode. </span>
<span id="t1u_3971" class="t s8_3971">2. </span><span id="t1v_3971" class="t s8_3971">MOV DR is an exception to this rule; see Section 26.1.3. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
