Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Apr 11 07:30:46 2019
| Host         : daniel-X510UAR running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file practica_wrapper_timing_summary_routed.rpt -pb practica_wrapper_timing_summary_routed.pb -rpx practica_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : practica_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.935        0.000                      0                  534        0.071        0.000                      0                  534        2.000        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        1.935        0.000                      0                  534        0.071        0.000                      0                  534        3.750        0.000                       0                   195  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/lcd_output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.547ns  (logic 3.320ns (43.989%)  route 4.227ns (56.011%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.824    -0.892    practica_i/picoblaze_0/U0/program_rom/clk
    RAMB36_X5Y17         RAMB36E1                                     r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.562 r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.733     3.295    practica_i/picoblaze_0/U0/processor/upper_reg_banks/ADDRC0
    SLICE_X112Y85        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.448 r  practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.977     4.425    practica_i/picoblaze_0/U0/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X111Y86        LUT5 (Prop_lut5_I0_O)        0.359     4.784 r  practica_i/picoblaze_0/U0/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=3, routed)           0.668     5.452    practica_i/picoblaze_0/U0/processor/port_id[6]
    SLICE_X111Y86        LUT2 (Prop_lut2_I1_O)        0.354     5.806 r  practica_i/picoblaze_0/U0/processor/lcd_output[7]_i_1/O
                         net (fo=8, routed)           0.850     6.656    practica_i/picoblaze_0/U0/lcd_output
    SLICE_X113Y82        FDRE                                         r  practica_i/picoblaze_0/U0/lcd_output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.678     8.509    practica_i/picoblaze_0/U0/clk
    SLICE_X113Y82        FDRE                                         r  practica_i/picoblaze_0/U0/lcd_output_reg[1]/C
                         clock pessimism              0.567     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X113Y82        FDRE (Setup_fdre_C_CE)      -0.413     8.591    practica_i/picoblaze_0/U0/lcd_output_reg[1]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/lcd_output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 3.320ns (44.046%)  route 4.218ns (55.954%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.824    -0.892    practica_i/picoblaze_0/U0/program_rom/clk
    RAMB36_X5Y17         RAMB36E1                                     r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.562 r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.733     3.295    practica_i/picoblaze_0/U0/processor/upper_reg_banks/ADDRC0
    SLICE_X112Y85        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.448 r  practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.977     4.425    practica_i/picoblaze_0/U0/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X111Y86        LUT5 (Prop_lut5_I0_O)        0.359     4.784 r  practica_i/picoblaze_0/U0/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=3, routed)           0.668     5.452    practica_i/picoblaze_0/U0/processor/port_id[6]
    SLICE_X111Y86        LUT2 (Prop_lut2_I1_O)        0.354     5.806 r  practica_i/picoblaze_0/U0/processor/lcd_output[7]_i_1/O
                         net (fo=8, routed)           0.840     6.646    practica_i/picoblaze_0/U0/lcd_output
    SLICE_X112Y82        FDRE                                         r  practica_i/picoblaze_0/U0/lcd_output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.678     8.509    practica_i/picoblaze_0/U0/clk
    SLICE_X112Y82        FDRE                                         r  practica_i/picoblaze_0/U0/lcd_output_reg[3]/C
                         clock pessimism              0.567     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X112Y82        FDRE (Setup_fdre_C_CE)      -0.377     8.627    practica_i/picoblaze_0/U0/lcd_output_reg[3]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/lcd_output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 3.320ns (44.777%)  route 4.095ns (55.223%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.824    -0.892    practica_i/picoblaze_0/U0/program_rom/clk
    RAMB36_X5Y17         RAMB36E1                                     r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.562 r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.733     3.295    practica_i/picoblaze_0/U0/processor/upper_reg_banks/ADDRC0
    SLICE_X112Y85        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.448 r  practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.977     4.425    practica_i/picoblaze_0/U0/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X111Y86        LUT5 (Prop_lut5_I0_O)        0.359     4.784 r  practica_i/picoblaze_0/U0/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=3, routed)           0.668     5.452    practica_i/picoblaze_0/U0/processor/port_id[6]
    SLICE_X111Y86        LUT2 (Prop_lut2_I1_O)        0.354     5.806 r  practica_i/picoblaze_0/U0/processor/lcd_output[7]_i_1/O
                         net (fo=8, routed)           0.717     6.523    practica_i/picoblaze_0/U0/lcd_output
    SLICE_X111Y82        FDRE                                         r  practica_i/picoblaze_0/U0/lcd_output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.678     8.509    practica_i/picoblaze_0/U0/clk
    SLICE_X111Y82        FDRE                                         r  practica_i/picoblaze_0/U0/lcd_output_reg[4]/C
                         clock pessimism              0.567     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X111Y82        FDRE (Setup_fdre_C_CE)      -0.413     8.591    practica_i/picoblaze_0/U0/lcd_output_reg[4]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/lcd_output_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 3.320ns (44.777%)  route 4.095ns (55.223%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.824    -0.892    practica_i/picoblaze_0/U0/program_rom/clk
    RAMB36_X5Y17         RAMB36E1                                     r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.562 r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.733     3.295    practica_i/picoblaze_0/U0/processor/upper_reg_banks/ADDRC0
    SLICE_X112Y85        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.448 r  practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.977     4.425    practica_i/picoblaze_0/U0/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X111Y86        LUT5 (Prop_lut5_I0_O)        0.359     4.784 r  practica_i/picoblaze_0/U0/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=3, routed)           0.668     5.452    practica_i/picoblaze_0/U0/processor/port_id[6]
    SLICE_X111Y86        LUT2 (Prop_lut2_I1_O)        0.354     5.806 r  practica_i/picoblaze_0/U0/processor/lcd_output[7]_i_1/O
                         net (fo=8, routed)           0.717     6.523    practica_i/picoblaze_0/U0/lcd_output
    SLICE_X111Y82        FDRE                                         r  practica_i/picoblaze_0/U0/lcd_output_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.678     8.509    practica_i/picoblaze_0/U0/clk
    SLICE_X111Y82        FDRE                                         r  practica_i/picoblaze_0/U0/lcd_output_reg[5]/C
                         clock pessimism              0.567     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X111Y82        FDRE (Setup_fdre_C_CE)      -0.413     8.591    practica_i/picoblaze_0/U0/lcd_output_reg[5]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/lcd_output_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 3.320ns (44.777%)  route 4.095ns (55.223%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.824    -0.892    practica_i/picoblaze_0/U0/program_rom/clk
    RAMB36_X5Y17         RAMB36E1                                     r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.562 r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.733     3.295    practica_i/picoblaze_0/U0/processor/upper_reg_banks/ADDRC0
    SLICE_X112Y85        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.448 r  practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.977     4.425    practica_i/picoblaze_0/U0/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X111Y86        LUT5 (Prop_lut5_I0_O)        0.359     4.784 r  practica_i/picoblaze_0/U0/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=3, routed)           0.668     5.452    practica_i/picoblaze_0/U0/processor/port_id[6]
    SLICE_X111Y86        LUT2 (Prop_lut2_I1_O)        0.354     5.806 r  practica_i/picoblaze_0/U0/processor/lcd_output[7]_i_1/O
                         net (fo=8, routed)           0.717     6.523    practica_i/picoblaze_0/U0/lcd_output
    SLICE_X111Y82        FDRE                                         r  practica_i/picoblaze_0/U0/lcd_output_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.678     8.509    practica_i/picoblaze_0/U0/clk
    SLICE_X111Y82        FDRE                                         r  practica_i/picoblaze_0/U0/lcd_output_reg[6]/C
                         clock pessimism              0.567     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X111Y82        FDRE (Setup_fdre_C_CE)      -0.413     8.591    practica_i/picoblaze_0/U0/lcd_output_reg[6]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/lcd_output_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 3.320ns (44.777%)  route 4.095ns (55.223%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.824    -0.892    practica_i/picoblaze_0/U0/program_rom/clk
    RAMB36_X5Y17         RAMB36E1                                     r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.562 r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.733     3.295    practica_i/picoblaze_0/U0/processor/upper_reg_banks/ADDRC0
    SLICE_X112Y85        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.448 r  practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.977     4.425    practica_i/picoblaze_0/U0/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X111Y86        LUT5 (Prop_lut5_I0_O)        0.359     4.784 r  practica_i/picoblaze_0/U0/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=3, routed)           0.668     5.452    practica_i/picoblaze_0/U0/processor/port_id[6]
    SLICE_X111Y86        LUT2 (Prop_lut2_I1_O)        0.354     5.806 r  practica_i/picoblaze_0/U0/processor/lcd_output[7]_i_1/O
                         net (fo=8, routed)           0.717     6.523    practica_i/picoblaze_0/U0/lcd_output
    SLICE_X111Y82        FDRE                                         r  practica_i/picoblaze_0/U0/lcd_output_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.678     8.509    practica_i/picoblaze_0/U0/clk
    SLICE_X111Y82        FDRE                                         r  practica_i/picoblaze_0/U0/lcd_output_reg[7]/C
                         clock pessimism              0.567     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X111Y82        FDRE (Setup_fdre_C_CE)      -0.413     8.591    practica_i/picoblaze_0/U0/lcd_output_reg[7]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/processor/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.828ns  (logic 4.044ns (51.659%)  route 3.784ns (48.341%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.824    -0.892    practica_i/picoblaze_0/U0/program_rom/clk
    RAMB36_X5Y17         RAMB36E1                                     r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.562 r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.590     3.153    practica_i/picoblaze_0/U0/processor/upper_reg_banks/ADDRA0
    SLICE_X112Y85        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.303 r  practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.154     4.457    practica_i/picoblaze_0/U0/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X107Y85        LUT5 (Prop_lut5_I0_O)        0.358     4.815 r  practica_i/picoblaze_0/U0/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.040     5.854    practica_i/picoblaze_0/U0/processor/data_path_loop[4].arith_logical_lut/I0
    SLICE_X110Y85        LUT6 (Prop_lut6_I0_O)        0.327     6.181 r  practica_i/picoblaze_0/U0/processor/data_path_loop[4].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.181    practica_i/picoblaze_0/U0/processor/half_arith_logical_4
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.713 r  practica_i/picoblaze_0/U0/processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.713    practica_i/picoblaze_0/U0/processor/CI
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.936 r  practica_i/picoblaze_0/U0/processor/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.936    practica_i/picoblaze_0/U0/processor/arith_carry_value
    SLICE_X110Y86        FDRE                                         r  practica_i/picoblaze_0/U0/processor/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.681     8.512    practica_i/picoblaze_0/U0/processor/clk
    SLICE_X110Y86        FDRE                                         r  practica_i/picoblaze_0/U0/processor/arith_carry_flop/C
                         clock pessimism              0.567     9.079    
                         clock uncertainty           -0.072     9.007    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)        0.062     9.069    practica_i/picoblaze_0/U0/processor/arith_carry_flop
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/processor/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 4.156ns (54.054%)  route 3.533ns (45.946%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.824    -0.892    practica_i/picoblaze_0/U0/program_rom/clk
    RAMB36_X5Y17         RAMB36E1                                     r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.562 r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.673     3.235    practica_i/picoblaze_0/U0/processor/lower_reg_banks/ADDRA2
    SLICE_X108Y84        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.383 r  practica_i/picoblaze_0/U0/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.819     4.202    practica_i/picoblaze_0/U0/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X107Y84        LUT5 (Prop_lut5_I0_O)        0.356     4.558 r  practica_i/picoblaze_0/U0/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.041     5.599    practica_i/picoblaze_0/U0/processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X110Y84        LUT6 (Prop_lut6_I0_O)        0.332     5.931 r  practica_i/picoblaze_0/U0/processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     5.931    practica_i/picoblaze_0/U0/processor/half_arith_logical_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.463 r  practica_i/picoblaze_0/U0/processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.463    practica_i/picoblaze_0/U0/processor/carry_arith_logical_3
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.797 r  practica_i/picoblaze_0/U0/processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.797    practica_i/picoblaze_0/U0/processor/arith_logical_value_5
    SLICE_X110Y85        FDRE                                         r  practica_i/picoblaze_0/U0/processor/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.681     8.512    practica_i/picoblaze_0/U0/processor/clk
    SLICE_X110Y85        FDRE                                         r  practica_i/picoblaze_0/U0/processor/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.567     9.079    
                         clock uncertainty           -0.072     9.007    
    SLICE_X110Y85        FDRE (Setup_fdre_C_D)        0.062     9.069    practica_i/picoblaze_0/U0/processor/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/processor/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.679ns  (logic 3.895ns (50.721%)  route 3.784ns (49.279%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.824    -0.892    practica_i/picoblaze_0/U0/program_rom/clk
    RAMB36_X5Y17         RAMB36E1                                     r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.562 r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.590     3.153    practica_i/picoblaze_0/U0/processor/upper_reg_banks/ADDRA0
    SLICE_X112Y85        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.303 r  practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.154     4.457    practica_i/picoblaze_0/U0/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X107Y85        LUT5 (Prop_lut5_I0_O)        0.358     4.815 r  practica_i/picoblaze_0/U0/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.040     5.854    practica_i/picoblaze_0/U0/processor/data_path_loop[4].arith_logical_lut/I0
    SLICE_X110Y85        LUT6 (Prop_lut6_I0_O)        0.327     6.181 r  practica_i/picoblaze_0/U0/processor/data_path_loop[4].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.181    practica_i/picoblaze_0/U0/processor/half_arith_logical_4
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.787 r  practica_i/picoblaze_0/U0/processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.787    practica_i/picoblaze_0/U0/processor/arith_logical_value_7
    SLICE_X110Y85        FDRE                                         r  practica_i/picoblaze_0/U0/processor/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.681     8.512    practica_i/picoblaze_0/U0/processor/clk
    SLICE_X110Y85        FDRE                                         r  practica_i/picoblaze_0/U0/processor/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.567     9.079    
                         clock uncertainty           -0.072     9.007    
    SLICE_X110Y85        FDRE (Setup_fdre_C_D)        0.062     9.069    practica_i/picoblaze_0/U0/processor/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/lcd_output_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 3.320ns (46.108%)  route 3.881ns (53.892%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.824    -0.892    practica_i/picoblaze_0/U0/program_rom/clk
    RAMB36_X5Y17         RAMB36E1                                     r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.562 r  practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.733     3.295    practica_i/picoblaze_0/U0/processor/upper_reg_banks/ADDRC0
    SLICE_X112Y85        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.448 r  practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.977     4.425    practica_i/picoblaze_0/U0/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X111Y86        LUT5 (Prop_lut5_I0_O)        0.359     4.784 r  practica_i/picoblaze_0/U0/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=3, routed)           0.668     5.452    practica_i/picoblaze_0/U0/processor/port_id[6]
    SLICE_X111Y86        LUT2 (Prop_lut2_I1_O)        0.354     5.806 r  practica_i/picoblaze_0/U0/processor/lcd_output[7]_i_1/O
                         net (fo=8, routed)           0.503     6.309    practica_i/picoblaze_0/U0/lcd_output
    SLICE_X113Y88        FDRE                                         r  practica_i/picoblaze_0/U0/lcd_output_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         1.683     8.514    practica_i/picoblaze_0/U0/clk
    SLICE_X113Y88        FDRE                                         r  practica_i/picoblaze_0/U0/lcd_output_reg[0]/C
                         clock pessimism              0.567     9.081    
                         clock uncertainty           -0.072     9.009    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413     8.596    practica_i/picoblaze_0/U0/lcd_output_reg[0]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                  2.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.792%)  route 0.253ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.600    practica_i/picoblaze_0/U0/processor/clk
    SLICE_X109Y85        FDRE                                         r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.253    -0.206    practica_i/picoblaze_0/U0/processor/stack_ram_low/ADDRD0
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.900    -0.840    practica_i/picoblaze_0/U0/processor/stack_ram_low/WCLK
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA/CLK
                         clock pessimism              0.252    -0.587    
    SLICE_X108Y85        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.792%)  route 0.253ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.600    practica_i/picoblaze_0/U0/processor/clk
    SLICE_X109Y85        FDRE                                         r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.253    -0.206    practica_i/picoblaze_0/U0/processor/stack_ram_low/ADDRD0
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.900    -0.840    practica_i/picoblaze_0/U0/processor/stack_ram_low/WCLK
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.252    -0.587    
    SLICE_X108Y85        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.792%)  route 0.253ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.600    practica_i/picoblaze_0/U0/processor/clk
    SLICE_X109Y85        FDRE                                         r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.253    -0.206    practica_i/picoblaze_0/U0/processor/stack_ram_low/ADDRD0
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.900    -0.840    practica_i/picoblaze_0/U0/processor/stack_ram_low/WCLK
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMB/CLK
                         clock pessimism              0.252    -0.587    
    SLICE_X108Y85        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.792%)  route 0.253ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.600    practica_i/picoblaze_0/U0/processor/clk
    SLICE_X109Y85        FDRE                                         r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.253    -0.206    practica_i/picoblaze_0/U0/processor/stack_ram_low/ADDRD0
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.900    -0.840    practica_i/picoblaze_0/U0/processor/stack_ram_low/WCLK
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.252    -0.587    
    SLICE_X108Y85        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.792%)  route 0.253ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.600    practica_i/picoblaze_0/U0/processor/clk
    SLICE_X109Y85        FDRE                                         r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.253    -0.206    practica_i/picoblaze_0/U0/processor/stack_ram_low/ADDRD0
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.900    -0.840    practica_i/picoblaze_0/U0/processor/stack_ram_low/WCLK
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMC/CLK
                         clock pessimism              0.252    -0.587    
    SLICE_X108Y85        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.792%)  route 0.253ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.600    practica_i/picoblaze_0/U0/processor/clk
    SLICE_X109Y85        FDRE                                         r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.253    -0.206    practica_i/picoblaze_0/U0/processor/stack_ram_low/ADDRD0
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.900    -0.840    practica_i/picoblaze_0/U0/processor/stack_ram_low/WCLK
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.252    -0.587    
    SLICE_X108Y85        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.792%)  route 0.253ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.600    practica_i/picoblaze_0/U0/processor/clk
    SLICE_X109Y85        FDRE                                         r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.253    -0.206    practica_i/picoblaze_0/U0/processor/stack_ram_low/ADDRD0
    SLICE_X108Y85        RAMS32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.900    -0.840    practica_i/picoblaze_0/U0/processor/stack_ram_low/WCLK
    SLICE_X108Y85        RAMS32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMD/CLK
                         clock pessimism              0.252    -0.587    
    SLICE_X108Y85        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.277    practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.792%)  route 0.253ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.600    practica_i/picoblaze_0/U0/processor/clk
    SLICE_X109Y85        FDRE                                         r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  practica_i/picoblaze_0/U0/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.253    -0.206    practica_i/picoblaze_0/U0/processor/stack_ram_low/ADDRD0
    SLICE_X108Y85        RAMS32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.900    -0.840    practica_i/picoblaze_0/U0/processor/stack_ram_low/WCLK
    SLICE_X108Y85        RAMS32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.252    -0.587    
    SLICE_X108Y85        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.277    practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 practica_i/picoblaze_0/U0/processor/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.086%)  route 0.285ns (66.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.600    practica_i/picoblaze_0/U0/processor/clk
    SLICE_X109Y85        FDRE                                         r  practica_i/picoblaze_0/U0/processor/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  practica_i/picoblaze_0/U0/processor/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.174    practica_i/picoblaze_0/U0/processor/stack_ram_low/ADDRD1
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.900    -0.840    practica_i/picoblaze_0/U0/processor/stack_ram_low/WCLK
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA/CLK
                         clock pessimism              0.252    -0.587    
    SLICE_X108Y85        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.278    practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 practica_i/picoblaze_0/U0/processor/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.086%)  route 0.285ns (66.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.631    -0.600    practica_i/picoblaze_0/U0/processor/clk
    SLICE_X109Y85        FDRE                                         r  practica_i/picoblaze_0/U0/processor/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  practica_i/picoblaze_0/U0/processor/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.174    practica_i/picoblaze_0/U0/processor/stack_ram_low/ADDRD1
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    practica_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  practica_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    practica_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    practica_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  practica_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=193, routed)         0.900    -0.840    practica_i/picoblaze_0/U0/processor/stack_ram_low/WCLK
    SLICE_X108Y85        RAMD32                                       r  practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.252    -0.587    
    SLICE_X108Y85        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.278    practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y17     practica_i/picoblaze_0/U0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   practica_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y88    practica_i/PWM_0/U0/pwm_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y90    practica_i/PWM_0/U0/pwm_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y89    practica_i/PWM_0/U0/pwm_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y89    practica_i/PWM_0/U0/pwm_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y89    practica_i/PWM_0/U0/pwm_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y89    practica_i/PWM_0/U0/pwm_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y91    practica_i/PWM_0/U0/pwm_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y84    practica_i/picoblaze_0/U0/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y85    practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y85    practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y85    practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y84    practica_i/picoblaze_0/U0/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y84    practica_i/picoblaze_0/U0/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y84    practica_i/picoblaze_0/U0/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y85    practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y85    practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y85    practica_i/picoblaze_0/U0/processor/upper_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y85    practica_i/picoblaze_0/U0/processor/stack_ram_high/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y85    practica_i/picoblaze_0/U0/processor/stack_ram_high/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y85    practica_i/picoblaze_0/U0/processor/stack_ram_high/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y85    practica_i/picoblaze_0/U0/processor/stack_ram_high/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y85    practica_i/picoblaze_0/U0/processor/stack_ram_high/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y85    practica_i/picoblaze_0/U0/processor/stack_ram_high/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y85    practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y85    practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y85    practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y85    practica_i/picoblaze_0/U0/processor/stack_ram_low/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { practica_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   practica_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  practica_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



