Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Jul 13 17:53:54 2023
| Host         : macbuntu running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_methodology -file i2c_test_methodology_drc_routed.rpt -pb i2c_test_methodology_drc_routed.pb -rpx i2c_test_methodology_drc_routed.rpx
| Design       : i2c_test
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 13
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 1          |
| TIMING-18 | Warning          | Missing input or output delay                      | 10         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clk_wiz_0/inst/clk_in1 is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell audio_codec_config/capacitor_counter/FSM_onehot_state[8]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) audio_codec_config/i2c_master/busy_reg/PRE,
audio_codec_config/i2c_master/count_reg[0]/CLR,
audio_codec_config/i2c_master/count_reg[10]/CLR,
audio_codec_config/i2c_master/count_reg[1]/CLR,
audio_codec_config/i2c_master/count_reg[2]/CLR,
audio_codec_config/i2c_master/count_reg[3]/CLR,
audio_codec_config/i2c_master/count_reg[4]/CLR,
audio_codec_config/i2c_master/count_reg[5]/CLR,
audio_codec_config/i2c_master/count_reg[6]/CLR,
audio_codec_config/i2c_master/count_reg[7]/CLR,
audio_codec_config/i2c_master/count_reg[8]/CLR,
audio_codec_config/i2c_master/count_reg[9]/CLR,
audio_codec_config/i2c_master/scl_ena_reg/CLR,
audio_codec_config/i2c_master/sda_int_reg/PRE,
audio_codec_config/i2c_master/stretch_reg/CLR
 (the first 15 of 26 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ac_scl relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ac_sda relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on ac_scl relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on ac_sda relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>


