å¥½çš„ï¼æˆ‘ä»¬å°†ä»¥ä½ æä¾›çš„ `Counter<N>` ç¤ºä¾‹ä¸ºåŸºç¡€ï¼Œ**è¯¦ç»†å±•å¼€ `describe()` è°ƒç”¨æœŸé—´æ„å»º IR èŠ‚ç‚¹çš„å®Œæ•´è¿‡ç¨‹**ï¼ŒåŒ…æ‹¬ï¼š

- æ¯ä¸€è¡Œç”¨æˆ·ä»£ç è§¦å‘äº†å“ªäº›å†…éƒ¨å‡½æ•°
- åˆ›å»ºäº†å“ªäº›ç±»å‹çš„ `lnodeimpl` èŠ‚ç‚¹
- æ¯ä¸ªèŠ‚ç‚¹çš„æ„é€ é€»è¾‘å’Œå…³é”®ä»£ç ä½ç½®

---

## ğŸ§© ç”¨æˆ·ä»£ç å›é¡¾

```cpp
template <unsigned N>
struct Counter {
  __io ((__out (ch_uint<N>) out));
  void describe() {
    ch_reg<ch_uint<N>> reg(2);      // â† è¡Œ A
    reg->next = reg + 1;            // â† è¡Œ B
    io.out = reg;                   // â† è¡Œ C
  }
};
```

æˆ‘ä»¬é€è¡Œåˆ†æã€‚

---

## ğŸ“Œ å‰æï¼šä¸Šä¸‹æ–‡å·²æ¿€æ´»

åœ¨ `ch_device<Counter<4>>::load()` ä¸­ï¼Œå·²è°ƒç”¨ï¼š

```cpp
// src/core/deviceimpl.cpp
bool deviceimpl::begin() {
  is_opened_ = true;
  old_ctx_ = ctx_swap(ctx_);  // â† åˆ‡æ¢åˆ°å½“å‰ device çš„ context
  return (instance_ != 0);
}
```

> âœ… æ­¤æ—¶ `ch::internal::ctx_curr()` è¿”å› `Counter` çš„ä¸“å± `context*`ï¼Œæ‰€æœ‰åç»­å»ºæ¨¡æ“ä½œéƒ½æ³¨å†Œåˆ°è¯¥ `context`ã€‚

---

## ğŸ”¹ è¡Œ Aï¼š`ch_reg<ch_uint<N>> reg(2);`

### 1. è°ƒç”¨ `ch_reg` æ„é€ å‡½æ•°

#### ä»£ç ä½ç½®ï¼š`include/reg.h`ï¼ˆæ¨¡æ¿å±•å¼€åï¼‰

```cpp
// ch_reg_impl æ„é€ ï¼ˆè§ reg.hï¼‰
explicit ch_reg_impl(CH_SRC_INFO)
: base(make_logic_buffer(createRegNode(
    ch_width_v<T>, srcinfo.name(), srcinfo.sloc()
))) {
  __next__ = std::make_unique<next_t>(getRegNextNode(get_lnode(*this)));
}
```

### 2. è°ƒç”¨ `createRegNode(unsigned size, ...)`ï¼ˆæ— åˆå§‹å€¼é‡è½½ï¼‰

ä½†ç”¨æˆ·ä¼ å…¥äº† `2`ï¼Œæ‰€ä»¥å®é™…è°ƒç”¨çš„æ˜¯ï¼š

```cpp
// include/reg.h
lnodeimpl* createRegNode(const lnode& init, const std::string& name, const source_location& sloc);
```

### 3. `createRegNode(const lnode& init, ...)` å®ç°

#### ä»£ç ä½ç½®ï¼š`src/ast/regimpl.cpp`

```cpp
lnodeimpl* ch::internal::createRegNode(const lnode& init,
                                       const std::string& name,
                                       const source_location& sloc) {
  auto ctx = ctx_curr();
  auto cd = ctx->current_cd(sloc);
  auto rst = ctx->current_reset(sloc);
  auto init_impl = init.impl();  // â† å­—é¢é‡èŠ‚ç‚¹ï¼ˆlitimplï¼‰
  auto reg = ctx->create_node<regimpl>(
      init.size(), 1, cd, rst, nullptr, nullptr, init_impl, name, sloc);
  return ctx->create_node<proxyimpl>(reg, name, sloc);
}
```

### 4. åˆ›å»ºçš„èŠ‚ç‚¹ç±»å‹

| èŠ‚ç‚¹ç±»å‹ | è¯´æ˜ | ä»£ç ä½ç½® |
|--------|------|--------|
| `litimpl` | å­—é¢é‡ `2` | `src/ast/litimpl.cpp` |
| `regimpl` | å¯„å­˜å™¨æœ¬ä½“ï¼ˆå«åˆå§‹å€¼ï¼‰ | `src/ast/regimpl.cpp` |
| `proxyimpl` | å¯„å­˜å™¨çš„ä»£ç†ï¼ˆç”¨äºèµ‹å€¼ã€åˆ‡ç‰‡ç­‰ï¼‰ | `src/ast/proxyimpl.cpp` |

> âœ… **`reg` å˜é‡å®é™…æ˜¯ `proxyimpl` çš„ wrapperï¼ˆé€šè¿‡ `logic_buffer`ï¼‰**

---

## ğŸ”¹ è¡Œ Bï¼š`reg->next = reg + 1;`

### 1. `reg + 1` â†’ è§¦å‘ `operator+`

#### ä»£ç ä½ç½®ï¼š`include/bitbase.h`ï¼ˆæˆ– `numbase.h`ï¼‰

```cpp
template <typename T, typename U>
auto operator+(const T& lhs, const U& rhs) {
  return ch_add(lhs, rhs);  // â† é€šç”¨åŠ æ³•
}
```

### 2. `ch_add(...)` â†’ åˆ›å»ºåŠ æ³•æ“ä½œèŠ‚ç‚¹

#### ä»£ç ä½ç½®ï¼š`src/ast/opimpl.cpp`

```cpp
lnodeimpl* ch::internal::createOpNode(ch_op op,
                                      uint32_t size,
                                      bool is_signed,
                                      lnodeimpl* lhs,
                                      lnodeimpl* rhs,
                                      const std::string& name,
                                      const source_location& sloc) {
  auto ctx = ctx_curr();
  return ctx->create_node<opimpl>(ctx, op, size, is_signed, lhs, rhs, name, sloc);
}
```

> å…¶ä¸­ `ch_op::add`ï¼Œ`size = N`ï¼Œ`lhs = reg.impl()`ï¼ˆproxyimplï¼‰ï¼Œ`rhs = litimpl(1)`

### 3. åˆ›å»ºçš„èŠ‚ç‚¹ç±»å‹

| èŠ‚ç‚¹ç±»å‹ | è¯´æ˜ |
|--------|------|
| `litimpl` | å­—é¢é‡ `1` |
| `opimpl` | åŠ æ³•æ“ä½œèŠ‚ç‚¹ï¼ˆ`reg + 1`ï¼‰|

### 4. `reg->next = ...` â†’ è®¾ç½®å¯„å­˜å™¨ next å€¼

#### ä»£ç ä½ç½®ï¼š`include/reg.h`ï¼ˆ`next_t::operator=`ï¼‰

```cpp
template <typename U>
void operator=(const U& value) {
  auto next_node = to_lnode<T>(value, srcinfo);  // â† å·²æ˜¯ opimpl
  auto reg_node = getRegNextNode(reg_);
  reg_node->set_next(next_node.impl());  // â† å…³é”®ï¼šå»ºç«‹ next è¿æ¥
}
```

#### å®é™…è°ƒç”¨ `regimpl::set_next(...)`

```cpp
// src/ast/regimpl.cpp
void regimpl::set_next(lnodeimpl* next) {
  this->add_src(next);  // â† next æˆä¸º regimpl çš„ç¬¬ 0 ä¸ªæºï¼ˆsrc(0)ï¼‰
}
```

> âœ… **`regimpl` çš„ `src(0)` æŒ‡å‘ `opimpl`**

---

## ğŸ”¹ è¡Œ Cï¼š`io.out = reg;`

### 1. `io.out` æ˜¯ `ch_logic_out<ch_uint<N>>`

ç”± `__io` å®å±•å¼€ç”Ÿæˆï¼Œå…¶åº•å±‚æ˜¯ `outputimpl`ï¼ˆè¾“å‡ºç«¯å£ï¼‰

### 2. èµ‹å€¼æ“ä½œ â†’ åˆ›å»ºè¾“å‡ºé©±åŠ¨

#### ä»£ç ä½ç½®ï¼š`include/ioport.h`ï¼ˆ`ch_logic_out::operator=`ï¼‰

```cpp
template <typename U>
void operator=(const U& src) {
  auto node = get_lnode(src);  // â† reg çš„ proxyimpl
  auto output = ctx_curr()->get_output(name_);  // â† æŸ¥æ‰¾æˆ–åˆ›å»º outputimpl
  output->src(0) = node;  // â† é©±åŠ¨æº
}
```

#### å®é™…è°ƒç”¨ `context::create_output(...)`

```cpp
// src/core/context.cpp
outputimpl* context::create_output(uint32_t size,
                                   const std::string& name,
                                   const source_location& sloc) {
  auto src = this->create_node<proxyimpl>(size, '_' + name, sloc);  // â† ä»£ç†
  auto value = smart_ptr<sdata_type>::make(size);
  return this->create_node<outputimpl>(size, src, value, name, sloc);
}
```

### 3. åˆ›å»ºçš„èŠ‚ç‚¹ç±»å‹

| èŠ‚ç‚¹ç±»å‹ | è¯´æ˜ |
|--------|------|
| `proxyimpl` | è¾“å‡ºç«¯å£çš„å†…éƒ¨ä»£ç†ï¼ˆç”¨äºé©±åŠ¨ï¼‰|
| `outputimpl` | è¾“å‡ºç«¯å£æœ¬ä½“ |

> âœ… **`outputimpl` çš„ `src(0)` æŒ‡å‘ `reg` çš„ `proxyimpl`**

---

## ğŸ§¾ æœ€ç»ˆ IR èŠ‚ç‚¹å›¾ï¼ˆæŒ‰åˆ›å»ºé¡ºåºï¼‰

| èŠ‚ç‚¹ ID | ç±»å‹ | ä½œç”¨ | æºèŠ‚ç‚¹ï¼ˆsrcï¼‰ |
|--------|------|------|-------------|
| #0 | `litimpl` | å¸¸é‡ `2` | â€” |
| #1 | `regimpl` | å¯„å­˜å™¨ | src(0)=#3ï¼ˆnextï¼‰ï¼Œinit=#0 |
| #2 | `proxyimpl` | reg å˜é‡ | src(0)=#1 |
| #3 | `litimpl` | å¸¸é‡ `1` | â€” |
| #4 | `opimpl` | `#2 + #3` | src(0)=#2, src(1)=#3 |
| #5 | `proxyimpl` | output ä»£ç† | src(0)=#2 |
| #6 | `outputimpl` | `io.out` | src(0)=#5 |

> ğŸ”— **æ•°æ®æµ**ï¼š  
> `#2 (reg)` â†’ `#4 (reg+1)` â†’ `#1.next`  
> `#2 (reg)` â†’ `#5` â†’ `#6 (io.out)`

---

## ğŸ“ å…³é”®ä»£ç æ–‡ä»¶æ±‡æ€»

| åŠŸèƒ½ | æ–‡ä»¶ |
|------|------|
| `ch_reg` æ„é€  | `include/reg.h` |
| `createRegNode` | `src/ast/regimpl.cpp` |
| `litimpl` | `src/ast/litimpl.cpp` |
| `opimpl`ï¼ˆåŠ æ³•ï¼‰| `src/ast/opimpl.cpp` |
| `outputimpl` | `src/ast/ioimpl.cpp` |
| `proxyimpl` | `src/ast/proxyimpl.cpp` |
| `context` ç®¡ç† | `src/core/context.cpp` |
| `deviceimpl::load` | `src/core/deviceimpl.cpp` |

---

## âœ… æ€»ç»“

`describe()` ä¸­çš„æ¯ä¸€è¡Œ C++ ä»£ç ï¼Œéƒ½ä¼šï¼š

1. **ç«‹å³æ‰§è¡Œ**ï¼ˆéå»¶è¿Ÿï¼‰
2. **è°ƒç”¨å·¥å‚å‡½æ•°**ï¼ˆå¦‚ `createRegNode`, `createOpNode`ï¼‰
3. **åœ¨å½“å‰ `context` ä¸­åˆ›å»º `lnodeimpl` å­ç±»èŠ‚ç‚¹**
4. **å»ºç«‹èŠ‚ç‚¹é—´çš„è¿æ¥ï¼ˆ`add_src`ï¼‰**
5. **æœ€ç»ˆå½¢æˆå®Œæ•´çš„æ•°æ®æµå›¾ï¼ˆIRï¼‰**

æ•´ä¸ªè¿‡ç¨‹**å®Œå…¨å‘ç”Ÿåœ¨ `ch_device` æ„é€ æœŸé—´**ï¼Œ**ä¸ä¾èµ–ä»¿çœŸæˆ–ä»£ç ç”Ÿæˆ**ã€‚
