#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/DoorLockSystem/ADVANCESIM31.zip_unpacked/COMPONENT/CBM.bcm
5.4340546E7,5.8557935E7,-1.0,2.2216428533333334E8:not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.2898929333333336E7,5.7326936E7,4.4279932333333336E7,2.52289159E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)
5.371237E7,5.8576164E7,7.506208266666667E7,5.331786E7:not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.5629862333333336E7,6.2716262333333336E7,5.0231620333333336E7,3.09970539E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))
5.2207639333333336E7,6.0743478666666664E7,6.0104617E7,1.5614297066666666E8:not(not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.3813803E7,7.466836433333333E7,4.6727240666666664E7,1.37370821E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T1_state=T1_WAIT) => not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)))
5.4561012E7,7.208228066666667E7,4.7396786E7,1.22862272E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (p:INT) & (T1_state=T1_CALC) & not((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV))
5.3342444666666664E7,7.1998285E7,4.6042889333333336E7,1.29508671E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) & (T2_state=T2_CALC)
7.467755966666667E7,7.3806103E7,4.6227410333333336E7,1.3873381966666666E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)
5.4484396E7,7.200817933333333E7,5.0465309333333336E7,1.81777259E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN) & not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
