# Nickel Silicide Formation

## 공정 개요
- **목적**: SiC와 Metal 간 low-resistance Ohmic contact 형성
- **중요성**: Contact resistance 최소화 (target: <10⁻⁶ Ω·cm²)
- **방법**: Self-aligned silicidation (SALICIDE) process

## SiC Ohmic Contact의 도전과제
### Material Properties
- **Wide bandgap**: 3.3eV (높은 Schottky barrier)
- **Low DOS**: 낮은 state density at band edge
- **Surface states**: 높은 interface trap density
- **Chemical inertness**: 반응성이 낮은 표면

### Contact Resistance Mechanisms
- **Thermionic emission**: kT >> tunneling energy
- **Field emission**: Heavy doping (>10¹⁹ cm⁻³)
- **Thermionic-field emission**: 중간 doping level

## Nickel Silicide Formation Process
### Metal Selection Rationale
#### Nickel (Ni) Advantages
- **Low formation temperature**: 300-400°C onset
- **Low resistivity**: NiSi ~15 μΩ·cm
- **Good thermal stability**: Stable up to 750°C
- **Selective reaction**: SiC에서만 반응, SiO2와 non-reactive

#### Alternative Metals
- **Titanium**: Ti-SiC system, higher resistivity
- **Platinum**: Pt-SiC, excellent stability, expensive
- **Cobalt**: Co-SiC, medium resistivity

### Two-Step RTA Process
#### First RTA (650°C)
- **Purpose**: Initial Ni-SiC reaction, phase formation
- **Reaction**: Ni + SiC → NiSi + residual C
- **Time**: 60-120초
- **Ambient**: N2 (inert atmosphere)
- **Ramp rate**: 10°C/sec

#### Wet Etch (Unreacted Ni Removal)
- **Chemistry**: 
  - HNO3:HF:CH3COOH = 5:1:1 (selective Ni etch)
  - H2SO4:H2O2 = 3:1 (alternative chemistry)
- **Selectivity**: Ni/NiSi > 100:1
- **Time**: 5-15분 (complete removal verification)
- **Temperature**: Room temperature

#### Second RTA (950°C)
- **Purpose**: Phase stabilization, carbon management
- **Effect**: NiSi phase optimization, carbon extraction
- **Time**: 30-60초  
- **Critical**: Carbon cluster management

## Sputtering Process Optimization
### Ni Deposition Parameters
- **Method**: DC magnetron sputtering
- **Power**: 200-500W (deposition rate control)
- **Pressure**: 3-10 mTorr
- **Temperature**: Room temperature
- **Thickness**: 50-200nm (contact size dependent)

### Step Coverage Considerations
#### High Aspect Ratio Challenges
- **Issue**: Contact hole의 높은 aspect ratio (>3:1)
- **Effect**: Bottom coverage 부족
- **Solution**: 
  - Thickness optimization per contact size
  - Improved sputtering conditions (low pressure)
  - Collimated sputtering

#### Thickness Uniformity
- **Within die**: ±10%
- **Wafer level**: ±5%
- **Monitoring**: Sheet resistance measurement

## Critical Process Control
### Contact Hole Preparation
- **Surface cleaning**: 
  - DHF clean (native oxide removal)
  - RCA clean (contamination removal)
- **Surface roughness**: <1nm RMS (AFM measurement)
- **Cleanliness**: Particle-free, organic-free

### Carbon Management
#### Carbon Cluster Prevention
- **Source**: SiC + Ni reaction byproduct
- **Problem**: 높은 contact resistance, reliability issue
- **Solution**: 
  - Optimized RTA temperature profile
  - Carbon extraction through 2nd RTA
  - Surface preparation optimization

#### Carbon Detection Methods
- **XPS**: C 1s peak analysis
- **Raman spectroscopy**: Graphitic carbon detection
- **TEM**: Carbon cluster imaging

## Silicide Phase Control
### NiSi Phase Formation
- **Target phase**: NiSi (lowest resistivity)
- **Competing phases**: Ni2Si, NiSi2
- **Temperature window**: 650-750°C (NiSi stable range)
- **Stoichiometry**: 1:1 Ni:Si ratio

### Phase Identification
- **XRD**: Crystal phase analysis
- **Sheet resistance**: Phase-dependent resistivity
- **Cross-section TEM**: Interface structure

## Quality Control and Characterization
### Electrical Characterization
#### Contact Resistance Measurement
- **Method**: TLM (Transmission Line Method)
- **Test structure**: Multiple contact spacing
- **Extraction**: ρc from resistance vs. spacing plot
- **Target**: <10⁻⁶ Ω·cm²

#### I-V Characteristics
- **Forward bias**: Ohmic behavior verification
- **Reverse bias**: Leakage current (<10⁻⁸ A)
- **Temperature dependency**: Thermal activation energy

### Physical Analysis
#### Interface Characterization
- **Cross-section TEM**: Interface structure, thickness
- **EDX mapping**: Element distribution
- **EELS**: Electronic structure analysis

#### Surface Analysis
- **AFM**: Surface roughness, morphology
- **SEM**: Pattern integrity, void detection
- **XPS**: Surface chemistry, contamination

## Process Integration Challenges
### Alignment-Free Process
- **Self-aligned**: Photo process 없이 silicide 형성
- **Selectivity**: SiC exposed area에서만 반응
- **Advantage**: Overlay error 제거, process simplification

### Thermal Budget Management
- **RTA integration**: 다른 thermal process와의 coordination
- **Phase stability**: Subsequent high-T process 영향
- **Reliability**: Long-term thermal cycling

### Contamination Control
- **Metal contamination**: Sputter target purity
- **Particle generation**: Chamber maintenance
- **Cross-contamination**: Tool dedication

## Advanced Silicide Technologies
### Ni-Pt Alloy Silicide
- **Composition**: Ni(90%)Pt(10%)
- **Advantage**: 향상된 thermal stability
- **Process**: Co-sputtering 또는 sequential deposition

### Multi-Layer Approach
- **Structure**: Ti adhesion + Ni reaction layer
- **Advantage**: 향상된 adhesion, uniform reaction
- **Challenge**: Process complexity

## Failure Analysis and Troubleshooting
### High Contact Resistance
- **Causes**:
  - Incomplete silicidation
  - Carbon cluster formation
  - Interface contamination
- **Analysis**: TLM measurement, TEM cross-section
- **Solution**: Process optimization, surface preparation

### Silicide Bridging/Shorts
- **Cause**: Over-silicidation, lateral growth
- **Prevention**: Controlled Ni thickness, RTA profile
- **Detection**: Electrical shorts between contacts

### Incomplete Ni Removal
- **Symptom**: Metal residue on oxide regions
- **Cause**: Insufficient wet etch time, poor selectivity
- **Solution**: Etch optimization, selectivity improvement

## Reliability Considerations
### Thermal Cycling
- **Test condition**: -55°C to 150°C
- **Failure mode**: Interface delamination, resistance increase
- **Requirement**: <10% resistance change

### Electromigration
- **Current density**: High current stress test
- **Failure criterion**: 10% resistance increase
- **Design rule**: Current density < 10⁶ A/cm²

## 관련 공정
- **전단계**: [[17.0 SCONT]], Surface preparation
- **후단계**: [[23.0 Front Metal]], Metal interconnect

---
#SiC #PowerMOSFET #Silicide #NickelSilicide #OhmicContact #ContactResistance #RTA #SALICIDE #TLM #CarbonCluster #PhaseControl #ProcessIntegration #FailureAnalysis