#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56532888e4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56532887cd90 .scope module, "regression_1_tb" "regression_1_tb" 3 1;
 .timescale 0 0;
v0x5653288d4a90_0 .var "a", 31 0;
v0x5653288d4b70_0 .var "b", 31 0;
v0x5653288d4c10_0 .var "clk", 0 0;
v0x5653288d4ce0_0 .var "expected", 32 0;
v0x5653288d4d80_0 .var "op", 1 0;
v0x5653288d4e20_0 .net "r", 31 0, v0x5653288d4830_0;  1 drivers
S_0x56532887cf20 .scope module, "dut" "alu" 3 16, 4 1 0, S_0x56532887cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "r";
L_0x5653288a8050 .functor NOT 33, L_0x5653288e53a0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
v0x5653288a8170_0 .net *"_ivl_0", 32 0, L_0x5653288d4ef0;  1 drivers
v0x5653288a9350_0 .net *"_ivl_10", 0 0, L_0x5653288e5230;  1 drivers
v0x5653288d3a20_0 .net *"_ivl_12", 32 0, L_0x5653288e53a0;  1 drivers
L_0x7fa92d4130f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5653288d3ae0_0 .net *"_ivl_15", 0 0, L_0x7fa92d4130f0;  1 drivers
v0x5653288d3bc0_0 .net *"_ivl_16", 32 0, L_0x5653288a8050;  1 drivers
L_0x7fa92d413138 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5653288d3cf0_0 .net/2u *"_ivl_18", 32 0, L_0x7fa92d413138;  1 drivers
v0x5653288d3dd0_0 .net *"_ivl_20", 32 0, L_0x5653288e55b0;  1 drivers
v0x5653288d3eb0_0 .net *"_ivl_22", 32 0, L_0x5653288e56f0;  1 drivers
L_0x7fa92d413180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5653288d3f90_0 .net *"_ivl_25", 0 0, L_0x7fa92d413180;  1 drivers
v0x5653288d4070_0 .net *"_ivl_26", 32 0, L_0x5653288e5820;  1 drivers
L_0x7fa92d413018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5653288d4150_0 .net *"_ivl_3", 0 0, L_0x7fa92d413018;  1 drivers
v0x5653288d4230_0 .net *"_ivl_4", 31 0, L_0x5653288d5060;  1 drivers
L_0x7fa92d413060 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653288d4310_0 .net *"_ivl_7", 29 0, L_0x7fa92d413060;  1 drivers
L_0x7fa92d4130a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5653288d43f0_0 .net/2u *"_ivl_8", 31 0, L_0x7fa92d4130a8;  1 drivers
v0x5653288d44d0_0 .net "a", 31 0, v0x5653288d4a90_0;  1 drivers
v0x5653288d45b0_0 .net "b", 31 0, v0x5653288d4b70_0;  1 drivers
v0x5653288d4690_0 .net "clk", 0 0, v0x5653288d4c10_0;  1 drivers
v0x5653288d4750_0 .net "op", 1 0, v0x5653288d4d80_0;  1 drivers
v0x5653288d4830_0 .var "r", 31 0;
v0x5653288d4910_0 .net "sum", 32 0, L_0x5653288e59b0;  1 drivers
E_0x5653288ba830 .event posedge, v0x5653288d4690_0;
L_0x5653288d4ef0 .concat [ 32 1 0 0], v0x5653288d4a90_0, L_0x7fa92d413018;
L_0x5653288d5060 .concat [ 2 30 0 0], v0x5653288d4d80_0, L_0x7fa92d413060;
L_0x5653288e5230 .cmp/eq 32, L_0x5653288d5060, L_0x7fa92d4130a8;
L_0x5653288e53a0 .concat [ 32 1 0 0], v0x5653288d4b70_0, L_0x7fa92d4130f0;
L_0x5653288e55b0 .arith/sum 33, L_0x5653288a8050, L_0x7fa92d413138;
L_0x5653288e56f0 .concat [ 32 1 0 0], v0x5653288d4b70_0, L_0x7fa92d413180;
L_0x5653288e5820 .functor MUXZ 33, L_0x5653288e56f0, L_0x5653288e55b0, L_0x5653288e5230, C4<>;
L_0x5653288e59b0 .arith/sum 33, L_0x5653288d4ef0, L_0x5653288e5820;
    .scope S_0x56532887cf20;
T_0 ;
    %wait E_0x5653288ba830;
    %load/vec4 v0x5653288d4750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5653288d4910_0;
    %pad/u 32;
    %assign/vec4 v0x5653288d4830_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5653288d4750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5653288d44d0_0;
    %load/vec4 v0x5653288d45b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5653288d4830_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5653288d4750_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x5653288d4910_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x5653288d4830_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5653288d44d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5653288d45b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %pad/u 32;
    %assign/vec4 v0x5653288d4830_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56532887cd90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653288d4c10_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 4, 0;
    %load/vec4 v0x5653288d4c10_0;
    %nor/r;
    %store/vec4 v0x5653288d4c10_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %end;
    .thread T_1;
    .scope S_0x56532887cd90;
T_2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5653288d4d80_0, 0, 2;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5653288d4a90_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5653288d4b70_0, 0, 32;
    %wait E_0x5653288ba830;
    %delay 1, 0;
    %load/vec4 v0x5653288d4a90_0;
    %pad/u 33;
    %load/vec4 v0x5653288d4b70_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0x5653288d4ce0_0, 0, 33;
    %vpi_call/w 3 25 "$display", "a = %d, b = %d, r = %d, expected = %d", v0x5653288d4a90_0, v0x5653288d4b70_0, v0x5653288d4e20_0, v0x5653288d4ce0_0 {0 0 0};
    %load/vec4 v0x5653288d4ce0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x5653288d4e20_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %jmp T_2.1;
T_2.0 ;
    %vpi_call/w 3 26 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_2.1 ;
    %delay 1, 0;
    %pushi/vec4 4083, 0, 32;
    %store/vec4 v0x5653288d4a90_0, 0, 32;
    %pushi/vec4 243, 0, 32;
    %store/vec4 v0x5653288d4b70_0, 0, 32;
    %wait E_0x5653288ba830;
    %delay 1, 0;
    %load/vec4 v0x5653288d4a90_0;
    %pad/u 33;
    %load/vec4 v0x5653288d4b70_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0x5653288d4ce0_0, 0, 33;
    %vpi_call/w 3 34 "$display", "a = %d, b = %d, r = %d, expected = %d", v0x5653288d4a90_0, v0x5653288d4b70_0, v0x5653288d4e20_0, v0x5653288d4ce0_0 {0 0 0};
    %load/vec4 v0x5653288d4ce0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x5653288d4e20_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 3 35 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_2.3 ;
    %vpi_call/w 3 38 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "bt_regression/regression_1_tb.v";
    "alu.v";
