
Practica3Fase4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a594  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  0800a728  0800a728  0001a728  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab0c  0800ab0c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab0c  0800ab0c  0001ab0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab14  0800ab14  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab14  0800ab14  0001ab14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ab18  0800ab18  0001ab18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800ab1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000978  200001d4  0800acf0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b4c  0800acf0  00020b4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d37e  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003bb7  00000000  00000000  0003d5c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ad8  00000000  00000000  00041180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014cb  00000000  00000000  00042c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b5d3  00000000  00000000  00044123  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fbda  00000000  00000000  0006f6f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00108ea7  00000000  00000000  0008f2d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000083b8  00000000  00000000  00198178  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001a0530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a70c 	.word	0x0800a70c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800a70c 	.word	0x0800a70c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <HTS221_UpdateCalibration>:

#define HTS_T1_OUT_LSB 0x3E
#define HTS_T1_OUT_MSB 0x3F


void HTS221_UpdateCalibration(){
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af04      	add	r7, sp, #16
	uint8_t buffer;
	uint8_t tempMSB;


	HAL_I2C_Mem_Read(&hi2c2, I2C_TH, HTS_H0_rH_x2, I2C_MEMADD_SIZE_8BIT, &buffer, 1, 1000);
 8000eaa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eae:	9302      	str	r3, [sp, #8]
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	9301      	str	r3, [sp, #4]
 8000eb4:	1dfb      	adds	r3, r7, #7
 8000eb6:	9300      	str	r3, [sp, #0]
 8000eb8:	2301      	movs	r3, #1
 8000eba:	2230      	movs	r2, #48	; 0x30
 8000ebc:	21be      	movs	r1, #190	; 0xbe
 8000ebe:	48ad      	ldr	r0, [pc, #692]	; (8001174 <HTS221_UpdateCalibration+0x2d0>)
 8000ec0:	f003 fcb6 	bl	8004830 <HAL_I2C_Mem_Read>
	hts_cal.H0_rH_x2 = buffer / 2.0f;
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	ee07 3a90 	vmov	s15, r3
 8000eca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ece:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000ed2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ed6:	4ba8      	ldr	r3, [pc, #672]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 8000ed8:	edc3 7a00 	vstr	s15, [r3]

	HAL_I2C_Mem_Read(&hi2c2, I2C_TH, HTS_H1_rH_x2, I2C_MEMADD_SIZE_8BIT, &buffer, 1, 1000);
 8000edc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ee0:	9302      	str	r3, [sp, #8]
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	9301      	str	r3, [sp, #4]
 8000ee6:	1dfb      	adds	r3, r7, #7
 8000ee8:	9300      	str	r3, [sp, #0]
 8000eea:	2301      	movs	r3, #1
 8000eec:	2231      	movs	r2, #49	; 0x31
 8000eee:	21be      	movs	r1, #190	; 0xbe
 8000ef0:	48a0      	ldr	r0, [pc, #640]	; (8001174 <HTS221_UpdateCalibration+0x2d0>)
 8000ef2:	f003 fc9d 	bl	8004830 <HAL_I2C_Mem_Read>
	hts_cal.H1_rH_x2 = buffer / 2.0f;
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	ee07 3a90 	vmov	s15, r3
 8000efc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f00:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000f04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f08:	4b9b      	ldr	r3, [pc, #620]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 8000f0a:	edc3 7a01 	vstr	s15, [r3, #4]

	HAL_I2C_Mem_Read(&hi2c2, I2C_TH, HTS_T1_T0_MSB, I2C_MEMADD_SIZE_8BIT, &tempMSB, 1, 1000);
 8000f0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f12:	9302      	str	r3, [sp, #8]
 8000f14:	2301      	movs	r3, #1
 8000f16:	9301      	str	r3, [sp, #4]
 8000f18:	1dbb      	adds	r3, r7, #6
 8000f1a:	9300      	str	r3, [sp, #0]
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	2235      	movs	r2, #53	; 0x35
 8000f20:	21be      	movs	r1, #190	; 0xbe
 8000f22:	4894      	ldr	r0, [pc, #592]	; (8001174 <HTS221_UpdateCalibration+0x2d0>)
 8000f24:	f003 fc84 	bl	8004830 <HAL_I2C_Mem_Read>

	HAL_I2C_Mem_Read(&hi2c2, I2C_TH, HTS_T0_degC_x8, I2C_MEMADD_SIZE_8BIT, &buffer, 1, 1000);
 8000f28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f2c:	9302      	str	r3, [sp, #8]
 8000f2e:	2301      	movs	r3, #1
 8000f30:	9301      	str	r3, [sp, #4]
 8000f32:	1dfb      	adds	r3, r7, #7
 8000f34:	9300      	str	r3, [sp, #0]
 8000f36:	2301      	movs	r3, #1
 8000f38:	2232      	movs	r2, #50	; 0x32
 8000f3a:	21be      	movs	r1, #190	; 0xbe
 8000f3c:	488d      	ldr	r0, [pc, #564]	; (8001174 <HTS221_UpdateCalibration+0x2d0>)
 8000f3e:	f003 fc77 	bl	8004830 <HAL_I2C_Mem_Read>
	hts_cal.T0_degC_x8 = (((tempMSB & 0x03) <<8) |  buffer) / 8.0f ;
 8000f42:	79bb      	ldrb	r3, [r7, #6]
 8000f44:	021b      	lsls	r3, r3, #8
 8000f46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000f4a:	79fa      	ldrb	r2, [r7, #7]
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	ee07 3a90 	vmov	s15, r3
 8000f52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f56:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8000f5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f5e:	4b86      	ldr	r3, [pc, #536]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 8000f60:	edc3 7a02 	vstr	s15, [r3, #8]

	HAL_I2C_Mem_Read(&hi2c2, I2C_TH, HTS_T1_degC_x8, I2C_MEMADD_SIZE_8BIT, &buffer, 1, 1000);
 8000f64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f68:	9302      	str	r3, [sp, #8]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	9301      	str	r3, [sp, #4]
 8000f6e:	1dfb      	adds	r3, r7, #7
 8000f70:	9300      	str	r3, [sp, #0]
 8000f72:	2301      	movs	r3, #1
 8000f74:	2233      	movs	r2, #51	; 0x33
 8000f76:	21be      	movs	r1, #190	; 0xbe
 8000f78:	487e      	ldr	r0, [pc, #504]	; (8001174 <HTS221_UpdateCalibration+0x2d0>)
 8000f7a:	f003 fc59 	bl	8004830 <HAL_I2C_Mem_Read>
	hts_cal.T1_degC_x8 =  (((tempMSB & 0x0C) <<6) |  buffer) / 8.0f ;
 8000f7e:	79bb      	ldrb	r3, [r7, #6]
 8000f80:	019b      	lsls	r3, r3, #6
 8000f82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000f86:	79fa      	ldrb	r2, [r7, #7]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	ee07 3a90 	vmov	s15, r3
 8000f8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f92:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8000f96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f9a:	4b77      	ldr	r3, [pc, #476]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 8000f9c:	edc3 7a03 	vstr	s15, [r3, #12]

	HAL_I2C_Mem_Read(&hi2c2, I2C_TH, HTS_H0_T0_OUT_LSB, I2C_MEMADD_SIZE_8BIT, &buffer, 1, 1000);
 8000fa0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fa4:	9302      	str	r3, [sp, #8]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	9301      	str	r3, [sp, #4]
 8000faa:	1dfb      	adds	r3, r7, #7
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	2301      	movs	r3, #1
 8000fb0:	2236      	movs	r2, #54	; 0x36
 8000fb2:	21be      	movs	r1, #190	; 0xbe
 8000fb4:	486f      	ldr	r0, [pc, #444]	; (8001174 <HTS221_UpdateCalibration+0x2d0>)
 8000fb6:	f003 fc3b 	bl	8004830 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c2, I2C_TH, HTS_H0_T0_OUT_MSB, I2C_MEMADD_SIZE_8BIT, &tempMSB, 1, 1000);
 8000fba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fbe:	9302      	str	r3, [sp, #8]
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	9301      	str	r3, [sp, #4]
 8000fc4:	1dbb      	adds	r3, r7, #6
 8000fc6:	9300      	str	r3, [sp, #0]
 8000fc8:	2301      	movs	r3, #1
 8000fca:	2237      	movs	r2, #55	; 0x37
 8000fcc:	21be      	movs	r1, #190	; 0xbe
 8000fce:	4869      	ldr	r0, [pc, #420]	; (8001174 <HTS221_UpdateCalibration+0x2d0>)
 8000fd0:	f003 fc2e 	bl	8004830 <HAL_I2C_Mem_Read>
	hts_cal.H0_T0_OUT = (tempMSB <<8) |  buffer;
 8000fd4:	79bb      	ldrb	r3, [r7, #6]
 8000fd6:	021b      	lsls	r3, r3, #8
 8000fd8:	b21a      	sxth	r2, r3
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	b21b      	sxth	r3, r3
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	b21a      	sxth	r2, r3
 8000fe2:	4b65      	ldr	r3, [pc, #404]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 8000fe4:	821a      	strh	r2, [r3, #16]

	HAL_I2C_Mem_Read(&hi2c2, I2C_TH, HTS_H1_T0_OUT_LSB, I2C_MEMADD_SIZE_8BIT, &buffer, 1, 1000);
 8000fe6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fea:	9302      	str	r3, [sp, #8]
 8000fec:	2301      	movs	r3, #1
 8000fee:	9301      	str	r3, [sp, #4]
 8000ff0:	1dfb      	adds	r3, r7, #7
 8000ff2:	9300      	str	r3, [sp, #0]
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	223a      	movs	r2, #58	; 0x3a
 8000ff8:	21be      	movs	r1, #190	; 0xbe
 8000ffa:	485e      	ldr	r0, [pc, #376]	; (8001174 <HTS221_UpdateCalibration+0x2d0>)
 8000ffc:	f003 fc18 	bl	8004830 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c2, I2C_TH, HTS_H1_T0_OUT_MSB, I2C_MEMADD_SIZE_8BIT, &tempMSB, 1, 1000);
 8001000:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001004:	9302      	str	r3, [sp, #8]
 8001006:	2301      	movs	r3, #1
 8001008:	9301      	str	r3, [sp, #4]
 800100a:	1dbb      	adds	r3, r7, #6
 800100c:	9300      	str	r3, [sp, #0]
 800100e:	2301      	movs	r3, #1
 8001010:	223b      	movs	r2, #59	; 0x3b
 8001012:	21be      	movs	r1, #190	; 0xbe
 8001014:	4857      	ldr	r0, [pc, #348]	; (8001174 <HTS221_UpdateCalibration+0x2d0>)
 8001016:	f003 fc0b 	bl	8004830 <HAL_I2C_Mem_Read>
	hts_cal.H1_T0_OUT = (tempMSB <<8) |  buffer;
 800101a:	79bb      	ldrb	r3, [r7, #6]
 800101c:	021b      	lsls	r3, r3, #8
 800101e:	b21a      	sxth	r2, r3
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	b21b      	sxth	r3, r3
 8001024:	4313      	orrs	r3, r2
 8001026:	b21a      	sxth	r2, r3
 8001028:	4b53      	ldr	r3, [pc, #332]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 800102a:	825a      	strh	r2, [r3, #18]

	HAL_I2C_Mem_Read(&hi2c2, I2C_TH, HTS_T0_OUT_LSB, I2C_MEMADD_SIZE_8BIT, &buffer, 1, 1000);
 800102c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001030:	9302      	str	r3, [sp, #8]
 8001032:	2301      	movs	r3, #1
 8001034:	9301      	str	r3, [sp, #4]
 8001036:	1dfb      	adds	r3, r7, #7
 8001038:	9300      	str	r3, [sp, #0]
 800103a:	2301      	movs	r3, #1
 800103c:	223c      	movs	r2, #60	; 0x3c
 800103e:	21be      	movs	r1, #190	; 0xbe
 8001040:	484c      	ldr	r0, [pc, #304]	; (8001174 <HTS221_UpdateCalibration+0x2d0>)
 8001042:	f003 fbf5 	bl	8004830 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c2, I2C_TH, HTS_T0_OUT_MSB, I2C_MEMADD_SIZE_8BIT, &tempMSB, 1, 1000);
 8001046:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800104a:	9302      	str	r3, [sp, #8]
 800104c:	2301      	movs	r3, #1
 800104e:	9301      	str	r3, [sp, #4]
 8001050:	1dbb      	adds	r3, r7, #6
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	2301      	movs	r3, #1
 8001056:	223d      	movs	r2, #61	; 0x3d
 8001058:	21be      	movs	r1, #190	; 0xbe
 800105a:	4846      	ldr	r0, [pc, #280]	; (8001174 <HTS221_UpdateCalibration+0x2d0>)
 800105c:	f003 fbe8 	bl	8004830 <HAL_I2C_Mem_Read>
	hts_cal.T0_OUT = (tempMSB <<8) |  buffer;
 8001060:	79bb      	ldrb	r3, [r7, #6]
 8001062:	021b      	lsls	r3, r3, #8
 8001064:	b21a      	sxth	r2, r3
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	b21b      	sxth	r3, r3
 800106a:	4313      	orrs	r3, r2
 800106c:	b21a      	sxth	r2, r3
 800106e:	4b42      	ldr	r3, [pc, #264]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 8001070:	829a      	strh	r2, [r3, #20]

	HAL_I2C_Mem_Read(&hi2c2, I2C_TH, HTS_T1_OUT_LSB, I2C_MEMADD_SIZE_8BIT, &buffer, 1, 1000);
 8001072:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001076:	9302      	str	r3, [sp, #8]
 8001078:	2301      	movs	r3, #1
 800107a:	9301      	str	r3, [sp, #4]
 800107c:	1dfb      	adds	r3, r7, #7
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	2301      	movs	r3, #1
 8001082:	223e      	movs	r2, #62	; 0x3e
 8001084:	21be      	movs	r1, #190	; 0xbe
 8001086:	483b      	ldr	r0, [pc, #236]	; (8001174 <HTS221_UpdateCalibration+0x2d0>)
 8001088:	f003 fbd2 	bl	8004830 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c2, I2C_TH, HTS_T1_OUT_MSB, I2C_MEMADD_SIZE_8BIT, &tempMSB, 1, 1000);
 800108c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001090:	9302      	str	r3, [sp, #8]
 8001092:	2301      	movs	r3, #1
 8001094:	9301      	str	r3, [sp, #4]
 8001096:	1dbb      	adds	r3, r7, #6
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	2301      	movs	r3, #1
 800109c:	223f      	movs	r2, #63	; 0x3f
 800109e:	21be      	movs	r1, #190	; 0xbe
 80010a0:	4834      	ldr	r0, [pc, #208]	; (8001174 <HTS221_UpdateCalibration+0x2d0>)
 80010a2:	f003 fbc5 	bl	8004830 <HAL_I2C_Mem_Read>
	hts_cal.T1_OUT = (tempMSB <<8) |  buffer;
 80010a6:	79bb      	ldrb	r3, [r7, #6]
 80010a8:	021b      	lsls	r3, r3, #8
 80010aa:	b21a      	sxth	r2, r3
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	b21b      	sxth	r3, r3
 80010b0:	4313      	orrs	r3, r2
 80010b2:	b21a      	sxth	r2, r3
 80010b4:	4b30      	ldr	r3, [pc, #192]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 80010b6:	82da      	strh	r2, [r3, #22]


	hts_cal.ha = (hts_cal.H1_rH_x2 - hts_cal.H0_rH_x2) / (hts_cal.H1_T0_OUT - hts_cal.H0_T0_OUT);
 80010b8:	4b2f      	ldr	r3, [pc, #188]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 80010ba:	ed93 7a01 	vldr	s14, [r3, #4]
 80010be:	4b2e      	ldr	r3, [pc, #184]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 80010c0:	edd3 7a00 	vldr	s15, [r3]
 80010c4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80010c8:	4b2b      	ldr	r3, [pc, #172]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 80010ca:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80010ce:	461a      	mov	r2, r3
 80010d0:	4b29      	ldr	r3, [pc, #164]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 80010d2:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80010d6:	1ad3      	subs	r3, r2, r3
 80010d8:	ee07 3a90 	vmov	s15, r3
 80010dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010e4:	4b24      	ldr	r3, [pc, #144]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 80010e6:	edc3 7a06 	vstr	s15, [r3, #24]

	hts_cal.hb = hts_cal.H0_rH_x2 - hts_cal.ha*hts_cal.H0_T0_OUT;
 80010ea:	4b23      	ldr	r3, [pc, #140]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 80010ec:	ed93 7a00 	vldr	s14, [r3]
 80010f0:	4b21      	ldr	r3, [pc, #132]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 80010f2:	edd3 6a06 	vldr	s13, [r3, #24]
 80010f6:	4b20      	ldr	r3, [pc, #128]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 80010f8:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80010fc:	ee07 3a90 	vmov	s15, r3
 8001100:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001104:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001108:	ee77 7a67 	vsub.f32	s15, s14, s15
 800110c:	4b1a      	ldr	r3, [pc, #104]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 800110e:	edc3 7a07 	vstr	s15, [r3, #28]

	hts_cal.ta = (hts_cal.T1_degC_x8 - hts_cal.T0_degC_x8) / (hts_cal.T1_OUT - hts_cal.T0_OUT);
 8001112:	4b19      	ldr	r3, [pc, #100]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 8001114:	ed93 7a03 	vldr	s14, [r3, #12]
 8001118:	4b17      	ldr	r3, [pc, #92]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 800111a:	edd3 7a02 	vldr	s15, [r3, #8]
 800111e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001122:	4b15      	ldr	r3, [pc, #84]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 8001124:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001128:	461a      	mov	r2, r3
 800112a:	4b13      	ldr	r3, [pc, #76]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 800112c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	ee07 3a90 	vmov	s15, r3
 8001136:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800113a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800113e:	4b0e      	ldr	r3, [pc, #56]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 8001140:	edc3 7a08 	vstr	s15, [r3, #32]

	hts_cal.tb = hts_cal.T0_degC_x8 - hts_cal.ha*hts_cal.T0_OUT;
 8001144:	4b0c      	ldr	r3, [pc, #48]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 8001146:	ed93 7a02 	vldr	s14, [r3, #8]
 800114a:	4b0b      	ldr	r3, [pc, #44]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 800114c:	edd3 6a06 	vldr	s13, [r3, #24]
 8001150:	4b09      	ldr	r3, [pc, #36]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 8001152:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001156:	ee07 3a90 	vmov	s15, r3
 800115a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800115e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001162:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001166:	4b04      	ldr	r3, [pc, #16]	; (8001178 <HTS221_UpdateCalibration+0x2d4>)
 8001168:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	200002b8 	.word	0x200002b8
 8001178:	200001f0 	.word	0x200001f0

0800117c <HTS221_Init>:

	void HTS221_Init() {
 800117c:	b580      	push	{r7, lr}
 800117e:	b086      	sub	sp, #24
 8001180:	af04      	add	r7, sp, #16
		//0x28
		// los registros de calibracin que no se deben modificaar
		// dir ox30 a 0x3F
		// en total 0x87
		uint8_t buffer[1];
		buffer[0] = 0x87;
 8001182:	2387      	movs	r3, #135	; 0x87
 8001184:	713b      	strb	r3, [r7, #4]
		HAL_I2C_Mem_Write(&hi2c2, 0xBE, 0x20, I2C_MEMADD_SIZE_8BIT, buffer, 1,
 8001186:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800118a:	9302      	str	r3, [sp, #8]
 800118c:	2301      	movs	r3, #1
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	1d3b      	adds	r3, r7, #4
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2301      	movs	r3, #1
 8001196:	2220      	movs	r2, #32
 8001198:	21be      	movs	r1, #190	; 0xbe
 800119a:	4804      	ldr	r0, [pc, #16]	; (80011ac <HTS221_Init+0x30>)
 800119c:	f003 fa34 	bl	8004608 <HAL_I2C_Mem_Write>
				1000);
		HTS221_UpdateCalibration();
 80011a0:	f7ff fe80 	bl	8000ea4 <HTS221_UpdateCalibration>
	}
 80011a4:	bf00      	nop
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	200002b8 	.word	0x200002b8

080011b0 <HTS221_Read>:
	THSample HTS221_Read() {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08c      	sub	sp, #48	; 0x30
 80011b4:	af04      	add	r7, sp, #16
		THSample ths;
		// leemos registros de datos
		uint8_t buffer[4];
		HAL_I2C_Mem_Read(&hi2c2, 0XBE, 0x80 | 0x28, I2C_MEMADD_SIZE_8BIT,
 80011b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ba:	9302      	str	r3, [sp, #8]
 80011bc:	2304      	movs	r3, #4
 80011be:	9301      	str	r3, [sp, #4]
 80011c0:	f107 0308 	add.w	r3, r7, #8
 80011c4:	9300      	str	r3, [sp, #0]
 80011c6:	2301      	movs	r3, #1
 80011c8:	22a8      	movs	r2, #168	; 0xa8
 80011ca:	21be      	movs	r1, #190	; 0xbe
 80011cc:	4824      	ldr	r0, [pc, #144]	; (8001260 <HTS221_Read+0xb0>)
 80011ce:	f003 fb2f 	bl	8004830 <HAL_I2C_Mem_Read>
				buffer, 4, 1000);
		// Ensamblar medidas  en alores de 16 bits
		int16_t hum;
		int16_t temp;
		hum = (buffer[1] << 8) | buffer[0];
 80011d2:	7a7b      	ldrb	r3, [r7, #9]
 80011d4:	021b      	lsls	r3, r3, #8
 80011d6:	b21a      	sxth	r2, r3
 80011d8:	7a3b      	ldrb	r3, [r7, #8]
 80011da:	b21b      	sxth	r3, r3
 80011dc:	4313      	orrs	r3, r2
 80011de:	83fb      	strh	r3, [r7, #30]
		temp = (buffer[3] << 8) | buffer[2];
 80011e0:	7afb      	ldrb	r3, [r7, #11]
 80011e2:	021b      	lsls	r3, r3, #8
 80011e4:	b21a      	sxth	r2, r3
 80011e6:	7abb      	ldrb	r3, [r7, #10]
 80011e8:	b21b      	sxth	r3, r3
 80011ea:	4313      	orrs	r3, r2
 80011ec:	83bb      	strh	r3, [r7, #28]
		// aplicar calibracion
		ths.hum = hts_cal.ha*hum +hts_cal.hb;
 80011ee:	4b1d      	ldr	r3, [pc, #116]	; (8001264 <HTS221_Read+0xb4>)
 80011f0:	ed93 7a06 	vldr	s14, [r3, #24]
 80011f4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80011f8:	ee07 3a90 	vmov	s15, r3
 80011fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001200:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001204:	4b17      	ldr	r3, [pc, #92]	; (8001264 <HTS221_Read+0xb4>)
 8001206:	edd3 7a07 	vldr	s15, [r3, #28]
 800120a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800120e:	edc7 7a04 	vstr	s15, [r7, #16]
		ths.temp = hts_cal.ta *temp + hts_cal.tb;
 8001212:	4b14      	ldr	r3, [pc, #80]	; (8001264 <HTS221_Read+0xb4>)
 8001214:	ed93 7a08 	vldr	s14, [r3, #32]
 8001218:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800121c:	ee07 3a90 	vmov	s15, r3
 8001220:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001224:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001228:	4b0e      	ldr	r3, [pc, #56]	; (8001264 <HTS221_Read+0xb4>)
 800122a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800122e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001232:	edc7 7a03 	vstr	s15, [r7, #12]
		// Retornar el resultado
		return ths;
 8001236:	f107 0314 	add.w	r3, r7, #20
 800123a:	f107 020c 	add.w	r2, r7, #12
 800123e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001242:	e883 0003 	stmia.w	r3, {r0, r1}
 8001246:	697a      	ldr	r2, [r7, #20]
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	ee07 2a10 	vmov	s14, r2
 800124e:	ee07 3a90 	vmov	s15, r3
	}
 8001252:	eeb0 0a47 	vmov.f32	s0, s14
 8001256:	eef0 0a67 	vmov.f32	s1, s15
 800125a:	3720      	adds	r7, #32
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	200002b8 	.word	0x200002b8
 8001264:	200001f0 	.word	0x200001f0

08001268 <LPS22_Init>:
 *      Author: jesus
 */
#include "stm32l4xx_hal.h"
extern I2C_HandleTypeDef hi2c2;

void LPS22_Init(){
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af04      	add	r7, sp, #16
// inicializamos de tal forma que la frecuenca de muestrea sea 50 hz
	// atcualizacon post lectida  mSB y LSB
	// odr2 = 1 y bd1 = 1 resto a 0
	uint8_t buffer[1];
	buffer[0] = 0x42;
 800126e:	2342      	movs	r3, #66	; 0x42
 8001270:	713b      	strb	r3, [r7, #4]

	HAL_I2C_Mem_Write(&hi2c2,0xBA,0x10, I2C_MEMADD_SIZE_8BIT,buffer,1,1000);
 8001272:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001276:	9302      	str	r3, [sp, #8]
 8001278:	2301      	movs	r3, #1
 800127a:	9301      	str	r3, [sp, #4]
 800127c:	1d3b      	adds	r3, r7, #4
 800127e:	9300      	str	r3, [sp, #0]
 8001280:	2301      	movs	r3, #1
 8001282:	2210      	movs	r2, #16
 8001284:	21ba      	movs	r1, #186	; 0xba
 8001286:	4803      	ldr	r0, [pc, #12]	; (8001294 <LPS22_Init+0x2c>)
 8001288:	f003 f9be 	bl	8004608 <HAL_I2C_Mem_Write>
	// escribmos en la direccion 0x10, que el esclabvo 0xBa en un buffer de 8 bits,la orden
}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	200002b8 	.word	0x200002b8

08001298 <LPS22_ReadPress>:
float LPS22_ReadPress(){
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af04      	add	r7, sp, #16
	float press;
	// 1 - Declarar buffer de lectura de 3 bytes.
	uint8_t buffer[3];
	// 2 - Leer los 3 bytes de la presion
	// que empiezan en la direccion ram dn 28 en hex
	HAL_I2C_Mem_Read(&hi2c2,0xBA,0x28, I2C_MEMADD_SIZE_8BIT,buffer,3,1000);
 800129e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012a2:	9302      	str	r3, [sp, #8]
 80012a4:	2303      	movs	r3, #3
 80012a6:	9301      	str	r3, [sp, #4]
 80012a8:	1d3b      	adds	r3, r7, #4
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	2301      	movs	r3, #1
 80012ae:	2228      	movs	r2, #40	; 0x28
 80012b0:	21ba      	movs	r1, #186	; 0xba
 80012b2:	480f      	ldr	r0, [pc, #60]	; (80012f0 <LPS22_ReadPress+0x58>)
 80012b4:	f003 fabc 	bl	8004830 <HAL_I2C_Mem_Read>
	// 3 ensamblar 3 bytes como palabra de 24 bits.
	// bitwise or |
	uint32_t press_raw = (buffer[2]<<16) |(buffer[1]<<8) |buffer [0];
 80012b8:	79bb      	ldrb	r3, [r7, #6]
 80012ba:	041a      	lsls	r2, r3, #16
 80012bc:	797b      	ldrb	r3, [r7, #5]
 80012be:	021b      	lsls	r3, r3, #8
 80012c0:	4313      	orrs	r3, r2
 80012c2:	793a      	ldrb	r2, [r7, #4]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	60fb      	str	r3, [r7, #12]
	// escalar la presion
	// .0F indica float ?
	press = press_raw / 4096.0f;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	ee07 3a90 	vmov	s15, r3
 80012ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012d2:	eddf 6a08 	vldr	s13, [pc, #32]	; 80012f4 <LPS22_ReadPress+0x5c>
 80012d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012da:	edc7 7a02 	vstr	s15, [r7, #8]
	return press;
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	ee07 3a90 	vmov	s15, r3
}
 80012e4:	eeb0 0a67 	vmov.f32	s0, s15
 80012e8:	3710      	adds	r7, #16
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	200002b8 	.word	0x200002b8
 80012f4:	45800000 	.word	0x45800000

080012f8 <lcd_clock>:
uint8_t _lcd_line = 0;



void lcd_clock(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
    // Pulse clock
	HAL_GPIO_WritePin(CLOCK_PORT, LCD_CLOCK, 1);
 80012fc:	2201      	movs	r2, #1
 80012fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001302:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001306:	f003 f8a9 	bl	800445c <HAL_GPIO_WritePin>

	HAL_Delay(1);
 800130a:	2001      	movs	r0, #1
 800130c:	f001 fa98 	bl	8002840 <HAL_Delay>
    HAL_GPIO_WritePin(CLOCK_PORT, LCD_CLOCK, 0);
 8001310:	2200      	movs	r2, #0
 8001312:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001316:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800131a:	f003 f89f 	bl	800445c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800131e:	2001      	movs	r0, #1
 8001320:	f001 fa8e 	bl	8002840 <HAL_Delay>
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}

08001328 <lcd_reset>:

void lcd_reset(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
    // Resets display from any state to 4-bit mode, first nibble.

    // Set everything low first
	HAL_GPIO_WritePin(RS_PORT, LCD_RS, 0);
 800132c:	2200      	movs	r2, #0
 800132e:	2104      	movs	r1, #4
 8001330:	4820      	ldr	r0, [pc, #128]	; (80013b4 <lcd_reset+0x8c>)
 8001332:	f003 f893 	bl	800445c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LCD_PORT7, LCD_7, 0);
 8001336:	2200      	movs	r2, #0
 8001338:	2110      	movs	r1, #16
 800133a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800133e:	f003 f88d 	bl	800445c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_PORT4, LCD_4, 0);
 8001342:	2200      	movs	r2, #0
 8001344:	2108      	movs	r1, #8
 8001346:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800134a:	f003 f887 	bl	800445c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_PORT56, LCD_5, 0);
 800134e:	2200      	movs	r2, #0
 8001350:	2110      	movs	r1, #16
 8001352:	4818      	ldr	r0, [pc, #96]	; (80013b4 <lcd_reset+0x8c>)
 8001354:	f003 f882 	bl	800445c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_PORT56, LCD_6, 0);
 8001358:	2200      	movs	r2, #0
 800135a:	2102      	movs	r1, #2
 800135c:	4815      	ldr	r0, [pc, #84]	; (80013b4 <lcd_reset+0x8c>)
 800135e:	f003 f87d 	bl	800445c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CLOCK_PORT, LCD_CLOCK, 0);
 8001362:	2200      	movs	r2, #0
 8001364:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001368:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800136c:	f003 f876 	bl	800445c <HAL_GPIO_WritePin>
    // from any setting

    // Write 0b0011 three times
    // (Everyday Practical Electronics says 3 times, Wikipedia says 2 times,
    // 3 seems to work better).
	HAL_GPIO_WritePin(LCD_PORT4, LCD_4, 1);
 8001370:	2201      	movs	r2, #1
 8001372:	2108      	movs	r1, #8
 8001374:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001378:	f003 f870 	bl	800445c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_PORT56, LCD_5, 1);
 800137c:	2201      	movs	r2, #1
 800137e:	2110      	movs	r1, #16
 8001380:	480c      	ldr	r0, [pc, #48]	; (80013b4 <lcd_reset+0x8c>)
 8001382:	f003 f86b 	bl	800445c <HAL_GPIO_WritePin>
    lcd_clock();
 8001386:	f7ff ffb7 	bl	80012f8 <lcd_clock>
    lcd_clock();
 800138a:	f7ff ffb5 	bl	80012f8 <lcd_clock>
    lcd_clock();
 800138e:	f7ff ffb3 	bl	80012f8 <lcd_clock>
    // LCD now guaranteed to be in 8-bit state
    // Now write 0b0010 (set to 4-bit mode, ready for first nibble)
    HAL_GPIO_WritePin(LCD_PORT4, LCD_4, 0);
 8001392:	2200      	movs	r2, #0
 8001394:	2108      	movs	r1, #8
 8001396:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800139a:	f003 f85f 	bl	800445c <HAL_GPIO_WritePin>
    lcd_clock();
 800139e:	f7ff ffab 	bl	80012f8 <lcd_clock>

    HAL_GPIO_WritePin(Led_LCD_GPIO_Port, Led_LCD_Pin, 1);
 80013a2:	2201      	movs	r2, #1
 80013a4:	2104      	movs	r1, #4
 80013a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013aa:	f003 f857 	bl	800445c <HAL_GPIO_WritePin>
}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	48000400 	.word	0x48000400

080013b8 <lcd_write>:
 * for proper masks to be calculated.
 * Aside from this, setting the RS bit seems to go wrong.
*/

void lcd_write(uint8_t byte, uint8_t rs)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	460a      	mov	r2, r1
 80013c2:	71fb      	strb	r3, [r7, #7]
 80013c4:	4613      	mov	r3, r2
 80013c6:	71bb      	strb	r3, [r7, #6]
    // Writes a byte to the display (rs must be either 0 or 1)
	//rs=0 comando;; rs=1 dato
    // Write second nibble and set RS

    if((byte >> 4 ) & 1)
 80013c8:	79fb      	ldrb	r3, [r7, #7]
 80013ca:	091b      	lsrs	r3, r3, #4
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	f003 0301 	and.w	r3, r3, #1
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d006      	beq.n	80013e4 <lcd_write+0x2c>
    	HAL_GPIO_WritePin(LCD_PORT4, LCD_4, 1);
 80013d6:	2201      	movs	r2, #1
 80013d8:	2108      	movs	r1, #8
 80013da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013de:	f003 f83d 	bl	800445c <HAL_GPIO_WritePin>
 80013e2:	e005      	b.n	80013f0 <lcd_write+0x38>
    else
    	HAL_GPIO_WritePin(LCD_PORT4, LCD_4, 0);
 80013e4:	2200      	movs	r2, #0
 80013e6:	2108      	movs	r1, #8
 80013e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ec:	f003 f836 	bl	800445c <HAL_GPIO_WritePin>

    if((byte >> 5 ) & 1)
 80013f0:	79fb      	ldrb	r3, [r7, #7]
 80013f2:	095b      	lsrs	r3, r3, #5
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d005      	beq.n	800140a <lcd_write+0x52>
    	HAL_GPIO_WritePin(LCD_PORT56, LCD_5, 1);
 80013fe:	2201      	movs	r2, #1
 8001400:	2110      	movs	r1, #16
 8001402:	4847      	ldr	r0, [pc, #284]	; (8001520 <lcd_write+0x168>)
 8001404:	f003 f82a 	bl	800445c <HAL_GPIO_WritePin>
 8001408:	e004      	b.n	8001414 <lcd_write+0x5c>
    else
    	HAL_GPIO_WritePin(LCD_PORT56, LCD_5, 0);
 800140a:	2200      	movs	r2, #0
 800140c:	2110      	movs	r1, #16
 800140e:	4844      	ldr	r0, [pc, #272]	; (8001520 <lcd_write+0x168>)
 8001410:	f003 f824 	bl	800445c <HAL_GPIO_WritePin>

    if((byte >> 6 ) & 1)
 8001414:	79fb      	ldrb	r3, [r7, #7]
 8001416:	099b      	lsrs	r3, r3, #6
 8001418:	b2db      	uxtb	r3, r3
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	2b00      	cmp	r3, #0
 8001420:	d005      	beq.n	800142e <lcd_write+0x76>
    	HAL_GPIO_WritePin(LCD_PORT56, LCD_6, 1);
 8001422:	2201      	movs	r2, #1
 8001424:	2102      	movs	r1, #2
 8001426:	483e      	ldr	r0, [pc, #248]	; (8001520 <lcd_write+0x168>)
 8001428:	f003 f818 	bl	800445c <HAL_GPIO_WritePin>
 800142c:	e004      	b.n	8001438 <lcd_write+0x80>
    else
    	HAL_GPIO_WritePin(LCD_PORT56, LCD_6, 0);
 800142e:	2200      	movs	r2, #0
 8001430:	2102      	movs	r1, #2
 8001432:	483b      	ldr	r0, [pc, #236]	; (8001520 <lcd_write+0x168>)
 8001434:	f003 f812 	bl	800445c <HAL_GPIO_WritePin>

    if((byte >> 7 ) & 1)
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	09db      	lsrs	r3, r3, #7
 800143c:	b2db      	uxtb	r3, r3
 800143e:	f003 0301 	and.w	r3, r3, #1
 8001442:	2b00      	cmp	r3, #0
 8001444:	d006      	beq.n	8001454 <lcd_write+0x9c>
    	HAL_GPIO_WritePin(LCD_PORT7, LCD_7, 1);
 8001446:	2201      	movs	r2, #1
 8001448:	2110      	movs	r1, #16
 800144a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800144e:	f003 f805 	bl	800445c <HAL_GPIO_WritePin>
 8001452:	e005      	b.n	8001460 <lcd_write+0xa8>
    else
    	HAL_GPIO_WritePin(LCD_PORT7, LCD_7, 0);
 8001454:	2200      	movs	r2, #0
 8001456:	2110      	movs	r1, #16
 8001458:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800145c:	f002 fffe 	bl	800445c <HAL_GPIO_WritePin>

    if(rs)
 8001460:	79bb      	ldrb	r3, [r7, #6]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d005      	beq.n	8001472 <lcd_write+0xba>
    	HAL_GPIO_WritePin(RS_PORT, LCD_RS, 1);
 8001466:	2201      	movs	r2, #1
 8001468:	2104      	movs	r1, #4
 800146a:	482d      	ldr	r0, [pc, #180]	; (8001520 <lcd_write+0x168>)
 800146c:	f002 fff6 	bl	800445c <HAL_GPIO_WritePin>
 8001470:	e004      	b.n	800147c <lcd_write+0xc4>
    else
    	HAL_GPIO_WritePin(RS_PORT, LCD_RS, 0);
 8001472:	2200      	movs	r2, #0
 8001474:	2104      	movs	r1, #4
 8001476:	482a      	ldr	r0, [pc, #168]	; (8001520 <lcd_write+0x168>)
 8001478:	f002 fff0 	bl	800445c <HAL_GPIO_WritePin>

    lcd_clock();
 800147c:	f7ff ff3c 	bl	80012f8 <lcd_clock>

    // Write first nibble

    if(byte & 1)
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	2b00      	cmp	r3, #0
 8001488:	d006      	beq.n	8001498 <lcd_write+0xe0>
    	HAL_GPIO_WritePin(LCD_PORT4, LCD_4, 1);
 800148a:	2201      	movs	r2, #1
 800148c:	2108      	movs	r1, #8
 800148e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001492:	f002 ffe3 	bl	800445c <HAL_GPIO_WritePin>
 8001496:	e005      	b.n	80014a4 <lcd_write+0xec>
    else
    	HAL_GPIO_WritePin(LCD_PORT4, LCD_4, 0);
 8001498:	2200      	movs	r2, #0
 800149a:	2108      	movs	r1, #8
 800149c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014a0:	f002 ffdc 	bl	800445c <HAL_GPIO_WritePin>

    if((byte >> 1 ) & 1)
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	085b      	lsrs	r3, r3, #1
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d005      	beq.n	80014be <lcd_write+0x106>
    	HAL_GPIO_WritePin(LCD_PORT56, LCD_5, 1);
 80014b2:	2201      	movs	r2, #1
 80014b4:	2110      	movs	r1, #16
 80014b6:	481a      	ldr	r0, [pc, #104]	; (8001520 <lcd_write+0x168>)
 80014b8:	f002 ffd0 	bl	800445c <HAL_GPIO_WritePin>
 80014bc:	e004      	b.n	80014c8 <lcd_write+0x110>
    else
    	HAL_GPIO_WritePin(LCD_PORT56, LCD_5, 0);
 80014be:	2200      	movs	r2, #0
 80014c0:	2110      	movs	r1, #16
 80014c2:	4817      	ldr	r0, [pc, #92]	; (8001520 <lcd_write+0x168>)
 80014c4:	f002 ffca 	bl	800445c <HAL_GPIO_WritePin>

    if((byte >> 2 ) & 1)
 80014c8:	79fb      	ldrb	r3, [r7, #7]
 80014ca:	089b      	lsrs	r3, r3, #2
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d005      	beq.n	80014e2 <lcd_write+0x12a>
    	HAL_GPIO_WritePin(LCD_PORT56, LCD_6, 1);
 80014d6:	2201      	movs	r2, #1
 80014d8:	2102      	movs	r1, #2
 80014da:	4811      	ldr	r0, [pc, #68]	; (8001520 <lcd_write+0x168>)
 80014dc:	f002 ffbe 	bl	800445c <HAL_GPIO_WritePin>
 80014e0:	e004      	b.n	80014ec <lcd_write+0x134>
    else
    	HAL_GPIO_WritePin(LCD_PORT56, LCD_6, 0);
 80014e2:	2200      	movs	r2, #0
 80014e4:	2102      	movs	r1, #2
 80014e6:	480e      	ldr	r0, [pc, #56]	; (8001520 <lcd_write+0x168>)
 80014e8:	f002 ffb8 	bl	800445c <HAL_GPIO_WritePin>

    if((byte >> 3 ) & 1)
 80014ec:	79fb      	ldrb	r3, [r7, #7]
 80014ee:	08db      	lsrs	r3, r3, #3
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	f003 0301 	and.w	r3, r3, #1
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d006      	beq.n	8001508 <lcd_write+0x150>
    	HAL_GPIO_WritePin(LCD_PORT7, LCD_7, 1);
 80014fa:	2201      	movs	r2, #1
 80014fc:	2110      	movs	r1, #16
 80014fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001502:	f002 ffab 	bl	800445c <HAL_GPIO_WritePin>
 8001506:	e005      	b.n	8001514 <lcd_write+0x15c>
    else
    	HAL_GPIO_WritePin(LCD_PORT7, LCD_7, 0);
 8001508:	2200      	movs	r2, #0
 800150a:	2110      	movs	r1, #16
 800150c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001510:	f002 ffa4 	bl	800445c <HAL_GPIO_WritePin>

    lcd_clock();
 8001514:	f7ff fef0 	bl	80012f8 <lcd_clock>
}
 8001518:	bf00      	nop
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	48000400 	.word	0x48000400

08001524 <lcd_clear>:

void lcd_clear(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
    // Clears display, resets cursor
    lcd_write(0b00000001, 0);
 8001528:	2100      	movs	r1, #0
 800152a:	2001      	movs	r0, #1
 800152c:	f7ff ff44 	bl	80013b8 <lcd_write>
    _lcd_char = 0;
 8001530:	4b03      	ldr	r3, [pc, #12]	; (8001540 <lcd_clear+0x1c>)
 8001532:	2200      	movs	r2, #0
 8001534:	701a      	strb	r2, [r3, #0]
    _lcd_line = 0;
 8001536:	4b03      	ldr	r3, [pc, #12]	; (8001544 <lcd_clear+0x20>)
 8001538:	2200      	movs	r2, #0
 800153a:	701a      	strb	r2, [r3, #0]
}
 800153c:	bf00      	nop
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000218 	.word	0x20000218
 8001544:	20000219 	.word	0x20000219

08001548 <lcd_display_settings>:

void lcd_display_settings(uint8_t on, uint8_t underline, uint8_t blink)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	71fb      	strb	r3, [r7, #7]
 8001552:	460b      	mov	r3, r1
 8001554:	71bb      	strb	r3, [r7, #6]
 8001556:	4613      	mov	r3, r2
 8001558:	717b      	strb	r3, [r7, #5]
    // "Display On/Off & Cursor" command. All parameters must be either 0 or 1

    lcd_write(0b00001000 | (on << 2) | (underline << 1) | blink, 0);
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	b25b      	sxtb	r3, r3
 8001560:	f043 0308 	orr.w	r3, r3, #8
 8001564:	b25a      	sxtb	r2, r3
 8001566:	79bb      	ldrb	r3, [r7, #6]
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	b25b      	sxtb	r3, r3
 800156c:	4313      	orrs	r3, r2
 800156e:	b25a      	sxtb	r2, r3
 8001570:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001574:	4313      	orrs	r3, r2
 8001576:	b25b      	sxtb	r3, r3
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2100      	movs	r1, #0
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff ff1b 	bl	80013b8 <lcd_write>
}
 8001582:	bf00      	nop
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
	...

0800158c <__io_putchar>:
set to 'Yes') calls __io_putchar() */
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart1,(uint8_t *) &ch,1,2);
 8001594:	1d39      	adds	r1, r7, #4
 8001596:	2302      	movs	r3, #2
 8001598:	2201      	movs	r2, #1
 800159a:	4804      	ldr	r0, [pc, #16]	; (80015ac <__io_putchar+0x20>)
 800159c:	f005 fbf7 	bl	8006d8e <HAL_UART_Transmit>
return ch;
 80015a0:	687b      	ldr	r3, [r7, #4]
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	200003b4 	.word	0x200003b4

080015b0 <ini_lcd>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void ini_lcd() {
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
	lcd_reset();
 80015b4:	f7ff feb8 	bl	8001328 <lcd_reset>
	lcd_display_settings(1, 0, 0);
 80015b8:	2200      	movs	r2, #0
 80015ba:	2100      	movs	r1, #0
 80015bc:	2001      	movs	r0, #1
 80015be:	f7ff ffc3 	bl	8001548 <lcd_display_settings>
	lcd_clear();
 80015c2:	f7ff ffaf 	bl	8001524 <lcd_clear>
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}

080015ca <getButton>:
uint8_t getButton(uint16_t sample) {
 80015ca:	b480      	push	{r7}
 80015cc:	b085      	sub	sp, #20
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	4603      	mov	r3, r0
 80015d2:	80fb      	strh	r3, [r7, #6]
	// uint8_t getButton(uint32_t sample)
	// uint8_t getButton(uint16_t sample)
	//da errores si las declaramos de esta forma
	uint8_t res = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	73fb      	strb	r3, [r7, #15]
	if (sample == 4095) {
 80015d8:	88fb      	ldrh	r3, [r7, #6]
 80015da:	f640 72ff 	movw	r2, #4095	; 0xfff
 80015de:	4293      	cmp	r3, r2
 80015e0:	d102      	bne.n	80015e8 <getButton+0x1e>
		res = 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	73fb      	strb	r3, [r7, #15]
 80015e6:	e035      	b.n	8001654 <getButton+0x8a>
	} else if (sample >= 700 && sample <= 720) {
 80015e8:	88fb      	ldrh	r3, [r7, #6]
 80015ea:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80015ee:	d306      	bcc.n	80015fe <getButton+0x34>
 80015f0:	88fb      	ldrh	r3, [r7, #6]
 80015f2:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 80015f6:	d802      	bhi.n	80015fe <getButton+0x34>
		// boton up
		res = 2;
 80015f8:	2302      	movs	r3, #2
 80015fa:	73fb      	strb	r3, [r7, #15]
 80015fc:	e02a      	b.n	8001654 <getButton+0x8a>
	} else if (sample >= 1618 && sample <= 1630) {
 80015fe:	88fb      	ldrh	r3, [r7, #6]
 8001600:	f240 6251 	movw	r2, #1617	; 0x651
 8001604:	4293      	cmp	r3, r2
 8001606:	d907      	bls.n	8001618 <getButton+0x4e>
 8001608:	88fb      	ldrh	r3, [r7, #6]
 800160a:	f240 625e 	movw	r2, #1630	; 0x65e
 800160e:	4293      	cmp	r3, r2
 8001610:	d802      	bhi.n	8001618 <getButton+0x4e>
		//boton down
		res = 3;
 8001612:	2303      	movs	r3, #3
 8001614:	73fb      	strb	r3, [r7, #15]
 8001616:	e01d      	b.n	8001654 <getButton+0x8a>
	} else if (sample >= 2380 && sample <= 2400) {
 8001618:	88fb      	ldrh	r3, [r7, #6]
 800161a:	f640 124b 	movw	r2, #2379	; 0x94b
 800161e:	4293      	cmp	r3, r2
 8001620:	d906      	bls.n	8001630 <getButton+0x66>
 8001622:	88fb      	ldrh	r3, [r7, #6]
 8001624:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
 8001628:	d802      	bhi.n	8001630 <getButton+0x66>
		// boton left
		res = 4;
 800162a:	2304      	movs	r3, #4
 800162c:	73fb      	strb	r3, [r7, #15]
 800162e:	e011      	b.n	8001654 <getButton+0x8a>
	} else if (sample >= 3350 && sample <= 3380) {
 8001630:	88fb      	ldrh	r3, [r7, #6]
 8001632:	f640 5215 	movw	r2, #3349	; 0xd15
 8001636:	4293      	cmp	r3, r2
 8001638:	d907      	bls.n	800164a <getButton+0x80>
 800163a:	88fb      	ldrh	r3, [r7, #6]
 800163c:	f640 5234 	movw	r2, #3380	; 0xd34
 8001640:	4293      	cmp	r3, r2
 8001642:	d802      	bhi.n	800164a <getButton+0x80>
		// select 3366
		res = 5;
 8001644:	2305      	movs	r3, #5
 8001646:	73fb      	strb	r3, [r7, #15]
 8001648:	e004      	b.n	8001654 <getButton+0x8a>
	} else if (sample >= 0 && sample <= 100) {
 800164a:	88fb      	ldrh	r3, [r7, #6]
 800164c:	2b64      	cmp	r3, #100	; 0x64
 800164e:	d801      	bhi.n	8001654 <getButton+0x8a>
		//boton right 000
		res = 1;
 8001650:	2301      	movs	r3, #1
 8001652:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 8001654:	7bfb      	ldrb	r3, [r7, #15]
}
 8001656:	4618      	mov	r0, r3
 8001658:	3714      	adds	r7, #20
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
	...

08001664 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001664:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001668:	b096      	sub	sp, #88	; 0x58
 800166a:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800166c:	f001 f873 	bl	8002756 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001670:	f000 f872 	bl	8001758 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001674:	f000 f8d2 	bl	800181c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001678:	f000 fade 	bl	8001c38 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 800167c:	f000 f972 	bl	8001964 <MX_DFSDM1_Init>
  MX_QUADSPI_Init();
 8001680:	f000 f9e8 	bl	8001a54 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8001684:	f000 fa0c 	bl	8001aa0 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 8001688:	f000 fa78 	bl	8001b7c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800168c:	f000 faa6 	bl	8001bdc <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8001690:	f000 f8f2 	bl	8001878 <MX_ADC1_Init>
  MX_I2C2_Init();
 8001694:	f000 f99e 	bl	80019d4 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8001698:	f000 fa40 	bl	8001b1c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  // inicializamos el lcd
  	ini_lcd();
 800169c:	f7ff ff88 	bl	80015b0 <ini_lcd>
  //inicializamos el LPS22H
  	LPS22_Init();
 80016a0:	f7ff fde2 	bl	8001268 <LPS22_Init>
  	//inicializamos el HTS221_InitSs
  	HTS221_Init();
 80016a4:	f7ff fd6a 	bl	800117c <HTS221_Init>
	  float temp;
	  float hum;
	  char str[40];

	  // leemos el boton
		HAL_ADC_Start(&hadc1);
 80016a8:	4828      	ldr	r0, [pc, #160]	; (800174c <main+0xe8>)
 80016aa:	f001 fc21 	bl	8002ef0 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 80016ae:	2164      	movs	r1, #100	; 0x64
 80016b0:	4826      	ldr	r0, [pc, #152]	; (800174c <main+0xe8>)
 80016b2:	f001 fcd7 	bl	8003064 <HAL_ADC_PollForConversion>
		uint16_t sample = HAL_ADC_GetValue(&hadc1);
 80016b6:	4825      	ldr	r0, [pc, #148]	; (800174c <main+0xe8>)
 80016b8:	f001 fdac 	bl	8003214 <HAL_ADC_GetValue>
 80016bc:	4603      	mov	r3, r0
 80016be:	87fb      	strh	r3, [r7, #62]	; 0x3e
		uint8_t boton = getButton(sample);
 80016c0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff ff81 	bl	80015ca <getButton>
 80016c8:	4603      	mov	r3, r0
 80016ca:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	  // leemos la presion
		press = LPS22_ReadPress();
 80016ce:	f7ff fde3 	bl	8001298 <LPS22_ReadPress>
 80016d2:	ed87 0a0e 	vstr	s0, [r7, #56]	; 0x38
	  // leemos la temp y humedad
		THSample aux = HTS221_Read();
 80016d6:	f7ff fd6b 	bl	80011b0 <HTS221_Read>
 80016da:	eeb0 7a40 	vmov.f32	s14, s0
 80016de:	eef0 7a60 	vmov.f32	s15, s1
 80016e2:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 80016e6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		temp = aux.temp;
 80016ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016ec:	637b      	str	r3, [r7, #52]	; 0x34
		hum = aux.hum;
 80016ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016f0:	633b      	str	r3, [r7, #48]	; 0x30
		// formateamos y enviamos
	  printf("Pres:%.1hfPA T:%1fC H:%.1f%% B: %d\r\n",press,temp,hum,boton);
 80016f2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80016f4:	f7fe ff28 	bl	8000548 <__aeabi_f2d>
 80016f8:	4680      	mov	r8, r0
 80016fa:	4689      	mov	r9, r1
 80016fc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80016fe:	f7fe ff23 	bl	8000548 <__aeabi_f2d>
 8001702:	4604      	mov	r4, r0
 8001704:	460d      	mov	r5, r1
 8001706:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001708:	f7fe ff1e 	bl	8000548 <__aeabi_f2d>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	f897 103d 	ldrb.w	r1, [r7, #61]	; 0x3d
 8001714:	9104      	str	r1, [sp, #16]
 8001716:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800171a:	e9cd 4500 	strd	r4, r5, [sp]
 800171e:	4642      	mov	r2, r8
 8001720:	464b      	mov	r3, r9
 8001722:	480b      	ldr	r0, [pc, #44]	; (8001750 <main+0xec>)
 8001724:	f007 f84c 	bl	80087c0 <iprintf>
	  HAL_UART_Transmit(&huart1, str, strlen(str), 1000);
 8001728:	463b      	mov	r3, r7
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe fda0 	bl	8000270 <strlen>
 8001730:	4603      	mov	r3, r0
 8001732:	b29a      	uxth	r2, r3
 8001734:	4639      	mov	r1, r7
 8001736:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800173a:	4806      	ldr	r0, [pc, #24]	; (8001754 <main+0xf0>)
 800173c:	f005 fb27 	bl	8006d8e <HAL_UART_Transmit>
	  // esperamos
	  	  HAL_Delay(500);
 8001740:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001744:	f001 f87c 	bl	8002840 <HAL_Delay>
  {
 8001748:	e7ae      	b.n	80016a8 <main+0x44>
 800174a:	bf00      	nop
 800174c:	2000021c 	.word	0x2000021c
 8001750:	0800a728 	.word	0x0800a728
 8001754:	200003b4 	.word	0x200003b4

08001758 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b096      	sub	sp, #88	; 0x58
 800175c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	2244      	movs	r2, #68	; 0x44
 8001764:	2100      	movs	r1, #0
 8001766:	4618      	mov	r0, r3
 8001768:	f007 f87f 	bl	800886a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800176c:	463b      	mov	r3, r7
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
 8001778:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800177a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800177e:	f003 fe27 	bl	80053d0 <HAL_PWREx_ControlVoltageScaling>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001788:	f000 fbce 	bl	8001f28 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800178c:	f003 fe02 	bl	8005394 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001790:	4b21      	ldr	r3, [pc, #132]	; (8001818 <SystemClock_Config+0xc0>)
 8001792:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001796:	4a20      	ldr	r2, [pc, #128]	; (8001818 <SystemClock_Config+0xc0>)
 8001798:	f023 0318 	bic.w	r3, r3, #24
 800179c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80017a0:	2314      	movs	r3, #20
 80017a2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80017a4:	2301      	movs	r3, #1
 80017a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80017a8:	2301      	movs	r3, #1
 80017aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80017b0:	2360      	movs	r3, #96	; 0x60
 80017b2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017b4:	2302      	movs	r3, #2
 80017b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80017b8:	2301      	movs	r3, #1
 80017ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80017bc:	2301      	movs	r3, #1
 80017be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80017c0:	2328      	movs	r3, #40	; 0x28
 80017c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80017c4:	2307      	movs	r3, #7
 80017c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017c8:	2302      	movs	r3, #2
 80017ca:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017cc:	2302      	movs	r3, #2
 80017ce:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017d0:	f107 0314 	add.w	r3, r7, #20
 80017d4:	4618      	mov	r0, r3
 80017d6:	f003 ff1d 	bl	8005614 <HAL_RCC_OscConfig>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80017e0:	f000 fba2 	bl	8001f28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017e4:	230f      	movs	r3, #15
 80017e6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017e8:	2303      	movs	r3, #3
 80017ea:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017ec:	2300      	movs	r3, #0
 80017ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017f0:	2300      	movs	r3, #0
 80017f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017f4:	2300      	movs	r3, #0
 80017f6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80017f8:	463b      	mov	r3, r7
 80017fa:	2104      	movs	r1, #4
 80017fc:	4618      	mov	r0, r3
 80017fe:	f004 fae5 	bl	8005dcc <HAL_RCC_ClockConfig>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001808:	f000 fb8e 	bl	8001f28 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800180c:	f004 ffec 	bl	80067e8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001810:	bf00      	nop
 8001812:	3758      	adds	r7, #88	; 0x58
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40021000 	.word	0x40021000

0800181c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b0a2      	sub	sp, #136	; 0x88
 8001820:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001822:	463b      	mov	r3, r7
 8001824:	2288      	movs	r2, #136	; 0x88
 8001826:	2100      	movs	r1, #0
 8001828:	4618      	mov	r0, r3
 800182a:	f007 f81e 	bl	800886a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 800182e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001832:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001834:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001838:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800183a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800183e:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001840:	2301      	movs	r3, #1
 8001842:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001844:	2301      	movs	r3, #1
 8001846:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001848:	2318      	movs	r3, #24
 800184a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800184c:	2307      	movs	r3, #7
 800184e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001850:	2302      	movs	r3, #2
 8001852:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001854:	2302      	movs	r3, #2
 8001856:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8001858:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 800185c:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800185e:	463b      	mov	r3, r7
 8001860:	4618      	mov	r0, r3
 8001862:	f004 fcd7 	bl	8006214 <HAL_RCCEx_PeriphCLKConfig>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <PeriphCommonClock_Config+0x54>
  {
    Error_Handler();
 800186c:	f000 fb5c 	bl	8001f28 <Error_Handler>
  }
}
 8001870:	bf00      	nop
 8001872:	3788      	adds	r7, #136	; 0x88
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b08a      	sub	sp, #40	; 0x28
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800187e:	f107 031c 	add.w	r3, r7, #28
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	605a      	str	r2, [r3, #4]
 8001888:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800188a:	1d3b      	adds	r3, r7, #4
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
 8001898:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800189a:	4b2f      	ldr	r3, [pc, #188]	; (8001958 <MX_ADC1_Init+0xe0>)
 800189c:	4a2f      	ldr	r2, [pc, #188]	; (800195c <MX_ADC1_Init+0xe4>)
 800189e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80018a0:	4b2d      	ldr	r3, [pc, #180]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018a6:	4b2c      	ldr	r3, [pc, #176]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018ac:	4b2a      	ldr	r3, [pc, #168]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80018b2:	4b29      	ldr	r3, [pc, #164]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018b8:	4b27      	ldr	r3, [pc, #156]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018ba:	2204      	movs	r2, #4
 80018bc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80018be:	4b26      	ldr	r3, [pc, #152]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018c4:	4b24      	ldr	r3, [pc, #144]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80018ca:	4b23      	ldr	r3, [pc, #140]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018d0:	4b21      	ldr	r3, [pc, #132]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018d8:	4b1f      	ldr	r3, [pc, #124]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018da:	2200      	movs	r2, #0
 80018dc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018de:	4b1e      	ldr	r3, [pc, #120]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80018e4:	4b1c      	ldr	r3, [pc, #112]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80018ec:	4b1a      	ldr	r3, [pc, #104]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80018f2:	4b19      	ldr	r3, [pc, #100]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018fa:	4817      	ldr	r0, [pc, #92]	; (8001958 <MX_ADC1_Init+0xe0>)
 80018fc:	f001 f9a8 	bl	8002c50 <HAL_ADC_Init>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001906:	f000 fb0f 	bl	8001f28 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800190a:	2300      	movs	r3, #0
 800190c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800190e:	f107 031c 	add.w	r3, r7, #28
 8001912:	4619      	mov	r1, r3
 8001914:	4810      	ldr	r0, [pc, #64]	; (8001958 <MX_ADC1_Init+0xe0>)
 8001916:	f002 f929 	bl	8003b6c <HAL_ADCEx_MultiModeConfigChannel>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001920:	f000 fb02 	bl	8001f28 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001924:	4b0e      	ldr	r3, [pc, #56]	; (8001960 <MX_ADC1_Init+0xe8>)
 8001926:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001928:	2306      	movs	r3, #6
 800192a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001930:	237f      	movs	r3, #127	; 0x7f
 8001932:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001934:	2304      	movs	r3, #4
 8001936:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001938:	2300      	movs	r3, #0
 800193a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800193c:	1d3b      	adds	r3, r7, #4
 800193e:	4619      	mov	r1, r3
 8001940:	4805      	ldr	r0, [pc, #20]	; (8001958 <MX_ADC1_Init+0xe0>)
 8001942:	f001 fc75 	bl	8003230 <HAL_ADC_ConfigChannel>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 800194c:	f000 faec 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001950:	bf00      	nop
 8001952:	3728      	adds	r7, #40	; 0x28
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	2000021c 	.word	0x2000021c
 800195c:	50040000 	.word	0x50040000
 8001960:	3ac04000 	.word	0x3ac04000

08001964 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8001968:	4b18      	ldr	r3, [pc, #96]	; (80019cc <MX_DFSDM1_Init+0x68>)
 800196a:	4a19      	ldr	r2, [pc, #100]	; (80019d0 <MX_DFSDM1_Init+0x6c>)
 800196c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800196e:	4b17      	ldr	r3, [pc, #92]	; (80019cc <MX_DFSDM1_Init+0x68>)
 8001970:	2201      	movs	r2, #1
 8001972:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001974:	4b15      	ldr	r3, [pc, #84]	; (80019cc <MX_DFSDM1_Init+0x68>)
 8001976:	2200      	movs	r2, #0
 8001978:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800197a:	4b14      	ldr	r3, [pc, #80]	; (80019cc <MX_DFSDM1_Init+0x68>)
 800197c:	2202      	movs	r2, #2
 800197e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001980:	4b12      	ldr	r3, [pc, #72]	; (80019cc <MX_DFSDM1_Init+0x68>)
 8001982:	2200      	movs	r2, #0
 8001984:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001986:	4b11      	ldr	r3, [pc, #68]	; (80019cc <MX_DFSDM1_Init+0x68>)
 8001988:	2200      	movs	r2, #0
 800198a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 800198c:	4b0f      	ldr	r3, [pc, #60]	; (80019cc <MX_DFSDM1_Init+0x68>)
 800198e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001992:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8001994:	4b0d      	ldr	r3, [pc, #52]	; (80019cc <MX_DFSDM1_Init+0x68>)
 8001996:	2200      	movs	r2, #0
 8001998:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800199a:	4b0c      	ldr	r3, [pc, #48]	; (80019cc <MX_DFSDM1_Init+0x68>)
 800199c:	2204      	movs	r2, #4
 800199e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80019a0:	4b0a      	ldr	r3, [pc, #40]	; (80019cc <MX_DFSDM1_Init+0x68>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80019a6:	4b09      	ldr	r3, [pc, #36]	; (80019cc <MX_DFSDM1_Init+0x68>)
 80019a8:	2201      	movs	r2, #1
 80019aa:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80019ac:	4b07      	ldr	r3, [pc, #28]	; (80019cc <MX_DFSDM1_Init+0x68>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80019b2:	4b06      	ldr	r3, [pc, #24]	; (80019cc <MX_DFSDM1_Init+0x68>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80019b8:	4804      	ldr	r0, [pc, #16]	; (80019cc <MX_DFSDM1_Init+0x68>)
 80019ba:	f002 fa99 	bl	8003ef0 <HAL_DFSDM_ChannelInit>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80019c4:	f000 fab0 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80019c8:	bf00      	nop
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20000280 	.word	0x20000280
 80019d0:	40016020 	.word	0x40016020

080019d4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80019d8:	4b1b      	ldr	r3, [pc, #108]	; (8001a48 <MX_I2C2_Init+0x74>)
 80019da:	4a1c      	ldr	r2, [pc, #112]	; (8001a4c <MX_I2C2_Init+0x78>)
 80019dc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80019de:	4b1a      	ldr	r3, [pc, #104]	; (8001a48 <MX_I2C2_Init+0x74>)
 80019e0:	4a1b      	ldr	r2, [pc, #108]	; (8001a50 <MX_I2C2_Init+0x7c>)
 80019e2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80019e4:	4b18      	ldr	r3, [pc, #96]	; (8001a48 <MX_I2C2_Init+0x74>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019ea:	4b17      	ldr	r3, [pc, #92]	; (8001a48 <MX_I2C2_Init+0x74>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019f0:	4b15      	ldr	r3, [pc, #84]	; (8001a48 <MX_I2C2_Init+0x74>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80019f6:	4b14      	ldr	r3, [pc, #80]	; (8001a48 <MX_I2C2_Init+0x74>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019fc:	4b12      	ldr	r3, [pc, #72]	; (8001a48 <MX_I2C2_Init+0x74>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a02:	4b11      	ldr	r3, [pc, #68]	; (8001a48 <MX_I2C2_Init+0x74>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a08:	4b0f      	ldr	r3, [pc, #60]	; (8001a48 <MX_I2C2_Init+0x74>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001a0e:	480e      	ldr	r0, [pc, #56]	; (8001a48 <MX_I2C2_Init+0x74>)
 8001a10:	f002 fd5f 	bl	80044d2 <HAL_I2C_Init>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001a1a:	f000 fa85 	bl	8001f28 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a1e:	2100      	movs	r1, #0
 8001a20:	4809      	ldr	r0, [pc, #36]	; (8001a48 <MX_I2C2_Init+0x74>)
 8001a22:	f003 fad7 	bl	8004fd4 <HAL_I2CEx_ConfigAnalogFilter>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001a2c:	f000 fa7c 	bl	8001f28 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001a30:	2100      	movs	r1, #0
 8001a32:	4805      	ldr	r0, [pc, #20]	; (8001a48 <MX_I2C2_Init+0x74>)
 8001a34:	f003 fb19 	bl	800506a <HAL_I2CEx_ConfigDigitalFilter>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001a3e:	f000 fa73 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	200002b8 	.word	0x200002b8
 8001a4c:	40005800 	.word	0x40005800
 8001a50:	10909cec 	.word	0x10909cec

08001a54 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001a58:	4b0f      	ldr	r3, [pc, #60]	; (8001a98 <MX_QUADSPI_Init+0x44>)
 8001a5a:	4a10      	ldr	r2, [pc, #64]	; (8001a9c <MX_QUADSPI_Init+0x48>)
 8001a5c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8001a5e:	4b0e      	ldr	r3, [pc, #56]	; (8001a98 <MX_QUADSPI_Init+0x44>)
 8001a60:	2202      	movs	r2, #2
 8001a62:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001a64:	4b0c      	ldr	r3, [pc, #48]	; (8001a98 <MX_QUADSPI_Init+0x44>)
 8001a66:	2204      	movs	r2, #4
 8001a68:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001a6a:	4b0b      	ldr	r3, [pc, #44]	; (8001a98 <MX_QUADSPI_Init+0x44>)
 8001a6c:	2210      	movs	r2, #16
 8001a6e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8001a70:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <MX_QUADSPI_Init+0x44>)
 8001a72:	2217      	movs	r2, #23
 8001a74:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001a76:	4b08      	ldr	r3, [pc, #32]	; (8001a98 <MX_QUADSPI_Init+0x44>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001a7c:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <MX_QUADSPI_Init+0x44>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001a82:	4805      	ldr	r0, [pc, #20]	; (8001a98 <MX_QUADSPI_Init+0x44>)
 8001a84:	f003 fd0a 	bl	800549c <HAL_QSPI_Init>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001a8e:	f000 fa4b 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	2000030c 	.word	0x2000030c
 8001a9c:	a0001000 	.word	0xa0001000

08001aa0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001aa4:	4b1b      	ldr	r3, [pc, #108]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001aa6:	4a1c      	ldr	r2, [pc, #112]	; (8001b18 <MX_SPI3_Init+0x78>)
 8001aa8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001aaa:	4b1a      	ldr	r3, [pc, #104]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001aac:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ab0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001ab2:	4b18      	ldr	r3, [pc, #96]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001ab8:	4b16      	ldr	r3, [pc, #88]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001aba:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001abe:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ac0:	4b14      	ldr	r3, [pc, #80]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ac6:	4b13      	ldr	r3, [pc, #76]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001acc:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001ace:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ad2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ad4:	4b0f      	ldr	r3, [pc, #60]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ada:	4b0e      	ldr	r3, [pc, #56]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ae0:	4b0c      	ldr	r3, [pc, #48]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ae6:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001aec:	4b09      	ldr	r3, [pc, #36]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001aee:	2207      	movs	r2, #7
 8001af0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001af2:	4b08      	ldr	r3, [pc, #32]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001af8:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001afa:	2208      	movs	r2, #8
 8001afc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001afe:	4805      	ldr	r0, [pc, #20]	; (8001b14 <MX_SPI3_Init+0x74>)
 8001b00:	f005 f854 	bl	8006bac <HAL_SPI_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001b0a:	f000 fa0d 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20000350 	.word	0x20000350
 8001b18:	40003c00 	.word	0x40003c00

08001b1c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b20:	4b14      	ldr	r3, [pc, #80]	; (8001b74 <MX_USART1_UART_Init+0x58>)
 8001b22:	4a15      	ldr	r2, [pc, #84]	; (8001b78 <MX_USART1_UART_Init+0x5c>)
 8001b24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b26:	4b13      	ldr	r3, [pc, #76]	; (8001b74 <MX_USART1_UART_Init+0x58>)
 8001b28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b2e:	4b11      	ldr	r3, [pc, #68]	; (8001b74 <MX_USART1_UART_Init+0x58>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b34:	4b0f      	ldr	r3, [pc, #60]	; (8001b74 <MX_USART1_UART_Init+0x58>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b3a:	4b0e      	ldr	r3, [pc, #56]	; (8001b74 <MX_USART1_UART_Init+0x58>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b40:	4b0c      	ldr	r3, [pc, #48]	; (8001b74 <MX_USART1_UART_Init+0x58>)
 8001b42:	220c      	movs	r2, #12
 8001b44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b46:	4b0b      	ldr	r3, [pc, #44]	; (8001b74 <MX_USART1_UART_Init+0x58>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b4c:	4b09      	ldr	r3, [pc, #36]	; (8001b74 <MX_USART1_UART_Init+0x58>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b52:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <MX_USART1_UART_Init+0x58>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b58:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <MX_USART1_UART_Init+0x58>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b5e:	4805      	ldr	r0, [pc, #20]	; (8001b74 <MX_USART1_UART_Init+0x58>)
 8001b60:	f005 f8c7 	bl	8006cf2 <HAL_UART_Init>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001b6a:	f000 f9dd 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	200003b4 	.word	0x200003b4
 8001b78:	40013800 	.word	0x40013800

08001b7c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b80:	4b14      	ldr	r3, [pc, #80]	; (8001bd4 <MX_USART3_UART_Init+0x58>)
 8001b82:	4a15      	ldr	r2, [pc, #84]	; (8001bd8 <MX_USART3_UART_Init+0x5c>)
 8001b84:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b86:	4b13      	ldr	r3, [pc, #76]	; (8001bd4 <MX_USART3_UART_Init+0x58>)
 8001b88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b8c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b8e:	4b11      	ldr	r3, [pc, #68]	; (8001bd4 <MX_USART3_UART_Init+0x58>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b94:	4b0f      	ldr	r3, [pc, #60]	; (8001bd4 <MX_USART3_UART_Init+0x58>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b9a:	4b0e      	ldr	r3, [pc, #56]	; (8001bd4 <MX_USART3_UART_Init+0x58>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ba0:	4b0c      	ldr	r3, [pc, #48]	; (8001bd4 <MX_USART3_UART_Init+0x58>)
 8001ba2:	220c      	movs	r2, #12
 8001ba4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ba6:	4b0b      	ldr	r3, [pc, #44]	; (8001bd4 <MX_USART3_UART_Init+0x58>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bac:	4b09      	ldr	r3, [pc, #36]	; (8001bd4 <MX_USART3_UART_Init+0x58>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bb2:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <MX_USART3_UART_Init+0x58>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bb8:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <MX_USART3_UART_Init+0x58>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bbe:	4805      	ldr	r0, [pc, #20]	; (8001bd4 <MX_USART3_UART_Init+0x58>)
 8001bc0:	f005 f897 	bl	8006cf2 <HAL_UART_Init>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001bca:	f000 f9ad 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	2000043c 	.word	0x2000043c
 8001bd8:	40004800 	.word	0x40004800

08001bdc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001be0:	4b14      	ldr	r3, [pc, #80]	; (8001c34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001be2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001be6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001be8:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bea:	2206      	movs	r2, #6
 8001bec:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001bee:	4b11      	ldr	r3, [pc, #68]	; (8001c34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001bf4:	4b0f      	ldr	r3, [pc, #60]	; (8001c34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bf6:	2202      	movs	r2, #2
 8001bf8:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001bfa:	4b0e      	ldr	r3, [pc, #56]	; (8001c34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001c00:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001c06:	4b0b      	ldr	r3, [pc, #44]	; (8001c34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8001c0c:	4b09      	ldr	r3, [pc, #36]	; (8001c34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001c12:	4b08      	ldr	r3, [pc, #32]	; (8001c34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001c18:	4b06      	ldr	r3, [pc, #24]	; (8001c34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001c1e:	4805      	ldr	r0, [pc, #20]	; (8001c34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c20:	f003 fa6f 	bl	8005102 <HAL_PCD_Init>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001c2a:	f000 f97d 	bl	8001f28 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001c2e:	bf00      	nop
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	200004c4 	.word	0x200004c4

08001c38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08a      	sub	sp, #40	; 0x28
 8001c3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3e:	f107 0314 	add.w	r3, r7, #20
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]
 8001c48:	609a      	str	r2, [r3, #8]
 8001c4a:	60da      	str	r2, [r3, #12]
 8001c4c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c4e:	4bb1      	ldr	r3, [pc, #708]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c52:	4ab0      	ldr	r2, [pc, #704]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001c54:	f043 0310 	orr.w	r3, r3, #16
 8001c58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c5a:	4bae      	ldr	r3, [pc, #696]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c5e:	f003 0310 	and.w	r3, r3, #16
 8001c62:	613b      	str	r3, [r7, #16]
 8001c64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c66:	4bab      	ldr	r3, [pc, #684]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c6a:	4aaa      	ldr	r2, [pc, #680]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001c6c:	f043 0304 	orr.w	r3, r3, #4
 8001c70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c72:	4ba8      	ldr	r3, [pc, #672]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c76:	f003 0304 	and.w	r3, r3, #4
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c7e:	4ba5      	ldr	r3, [pc, #660]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c82:	4aa4      	ldr	r2, [pc, #656]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001c84:	f043 0301 	orr.w	r3, r3, #1
 8001c88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c8a:	4ba2      	ldr	r3, [pc, #648]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	60bb      	str	r3, [r7, #8]
 8001c94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c96:	4b9f      	ldr	r3, [pc, #636]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c9a:	4a9e      	ldr	r2, [pc, #632]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001c9c:	f043 0302 	orr.w	r3, r3, #2
 8001ca0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ca2:	4b9c      	ldr	r3, [pc, #624]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca6:	f003 0302 	and.w	r3, r3, #2
 8001caa:	607b      	str	r3, [r7, #4]
 8001cac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cae:	4b99      	ldr	r3, [pc, #612]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001cb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cb2:	4a98      	ldr	r2, [pc, #608]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001cb4:	f043 0308 	orr.w	r3, r3, #8
 8001cb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cba:	4b96      	ldr	r3, [pc, #600]	; (8001f14 <MX_GPIO_Init+0x2dc>)
 8001cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cbe:	f003 0308 	and.w	r3, r3, #8
 8001cc2:	603b      	str	r3, [r7, #0]
 8001cc4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	f44f 718a 	mov.w	r1, #276	; 0x114
 8001ccc:	4892      	ldr	r0, [pc, #584]	; (8001f18 <MX_GPIO_Init+0x2e0>)
 8001cce:	f002 fbc5 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Led_LCD_Pin|D4_LCD_Pin|D7_LCD_Pin|SPBTLE_RF_RST_Pin
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	f248 111c 	movw	r1, #33052	; 0x811c
 8001cd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cdc:	f002 fbbe 	bl	800445c <HAL_GPIO_WritePin>
                          |E_LCD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_LCD_Pin|RS_LCD_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	f24f 0116 	movw	r1, #61462	; 0xf016
 8001ce6:	488d      	ldr	r0, [pc, #564]	; (8001f1c <MX_GPIO_Init+0x2e4>)
 8001ce8:	f002 fbb8 	bl	800445c <HAL_GPIO_WritePin>
                          |LED2_Pin|SPSGRF_915_SDN_Pin|D5_LCD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8001cec:	2200      	movs	r2, #0
 8001cee:	f241 0181 	movw	r1, #4225	; 0x1081
 8001cf2:	488b      	ldr	r0, [pc, #556]	; (8001f20 <MX_GPIO_Init+0x2e8>)
 8001cf4:	f002 fbb2 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cfe:	4888      	ldr	r0, [pc, #544]	; (8001f20 <MX_GPIO_Init+0x2e8>)
 8001d00:	f002 fbac 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001d04:	2200      	movs	r2, #0
 8001d06:	f44f 7110 	mov.w	r1, #576	; 0x240
 8001d0a:	4886      	ldr	r0, [pc, #536]	; (8001f24 <MX_GPIO_Init+0x2ec>)
 8001d0c:	f002 fba6 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001d10:	2201      	movs	r2, #1
 8001d12:	2120      	movs	r1, #32
 8001d14:	4881      	ldr	r0, [pc, #516]	; (8001f1c <MX_GPIO_Init+0x2e4>)
 8001d16:	f002 fba1 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	487e      	ldr	r0, [pc, #504]	; (8001f18 <MX_GPIO_Init+0x2e0>)
 8001d20:	f002 fb9c 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001d24:	f240 1315 	movw	r3, #277	; 0x115
 8001d28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d32:	2300      	movs	r3, #0
 8001d34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d36:	f107 0314 	add.w	r3, r7, #20
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4876      	ldr	r0, [pc, #472]	; (8001f18 <MX_GPIO_Init+0x2e0>)
 8001d3e:	f002 f9e3 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8001d42:	236a      	movs	r3, #106	; 0x6a
 8001d44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d46:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001d4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d50:	f107 0314 	add.w	r3, r7, #20
 8001d54:	4619      	mov	r1, r3
 8001d56:	4870      	ldr	r0, [pc, #448]	; (8001f18 <MX_GPIO_Init+0x2e0>)
 8001d58:	f002 f9d6 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8001d5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d62:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001d66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	4619      	mov	r1, r3
 8001d72:	486c      	ldr	r0, [pc, #432]	; (8001f24 <MX_GPIO_Init+0x2ec>)
 8001d74:	f002 f9c8 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d80:	2300      	movs	r3, #0
 8001d82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d84:	2303      	movs	r3, #3
 8001d86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001d88:	2308      	movs	r3, #8
 8001d8a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8c:	f107 0314 	add.w	r3, r7, #20
 8001d90:	4619      	mov	r1, r3
 8001d92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d96:	f002 f9b7 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pins : Led_LCD_Pin D4_LCD_Pin D7_LCD_Pin SPBTLE_RF_RST_Pin
                           E_LCD_Pin */
  GPIO_InitStruct.Pin = Led_LCD_Pin|D4_LCD_Pin|D7_LCD_Pin|SPBTLE_RF_RST_Pin
 8001d9a:	f248 131c 	movw	r3, #33052	; 0x811c
 8001d9e:	617b      	str	r3, [r7, #20]
                          |E_LCD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da0:	2301      	movs	r3, #1
 8001da2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da8:	2300      	movs	r3, #0
 8001daa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	4619      	mov	r1, r3
 8001db2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001db6:	f002 f9a7 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8001dba:	23e0      	movs	r3, #224	; 0xe0
 8001dbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001dca:	2305      	movs	r3, #5
 8001dcc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dce:	f107 0314 	add.w	r3, r7, #20
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dd8:	f002 f996 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001de0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001de4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de6:	2300      	movs	r3, #0
 8001de8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001dea:	f107 0314 	add.w	r3, r7, #20
 8001dee:	4619      	mov	r1, r3
 8001df0:	484a      	ldr	r0, [pc, #296]	; (8001f1c <MX_GPIO_Init+0x2e4>)
 8001df2:	f002 f989 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_LCD_Pin RS_LCD_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin
                           LED2_Pin SPSGRF_915_SDN_Pin D5_LCD_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = D6_LCD_Pin|RS_LCD_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin
 8001df6:	f24f 0336 	movw	r3, #61494	; 0xf036
 8001dfa:	617b      	str	r3, [r7, #20]
                          |LED2_Pin|SPSGRF_915_SDN_Pin|D5_LCD_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e04:	2300      	movs	r3, #0
 8001e06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4843      	ldr	r0, [pc, #268]	; (8001f1c <MX_GPIO_Init+0x2e4>)
 8001e10:	f002 f97a 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8001e14:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8001e18:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e1a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	4619      	mov	r1, r3
 8001e2a:	483d      	ldr	r0, [pc, #244]	; (8001f20 <MX_GPIO_Init+0x2e8>)
 8001e2c:	f002 f96c 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8001e30:	f243 0381 	movw	r3, #12417	; 0x3081
 8001e34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e36:	2301      	movs	r3, #1
 8001e38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e42:	f107 0314 	add.w	r3, r7, #20
 8001e46:	4619      	mov	r1, r3
 8001e48:	4835      	ldr	r0, [pc, #212]	; (8001f20 <MX_GPIO_Init+0x2e8>)
 8001e4a:	f002 f95d 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001e4e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001e52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e54:	2301      	movs	r3, #1
 8001e56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e60:	f107 0314 	add.w	r3, r7, #20
 8001e64:	4619      	mov	r1, r3
 8001e66:	482f      	ldr	r0, [pc, #188]	; (8001f24 <MX_GPIO_Init+0x2ec>)
 8001e68:	f002 f94e 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001e6c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001e70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e72:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e7c:	f107 0314 	add.w	r3, r7, #20
 8001e80:	4619      	mov	r1, r3
 8001e82:	4828      	ldr	r0, [pc, #160]	; (8001f24 <MX_GPIO_Init+0x2ec>)
 8001e84:	f002 f940 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e94:	2303      	movs	r3, #3
 8001e96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e98:	2305      	movs	r3, #5
 8001e9a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001e9c:	f107 0314 	add.w	r3, r7, #20
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	481f      	ldr	r0, [pc, #124]	; (8001f20 <MX_GPIO_Init+0x2e8>)
 8001ea4:	f002 f930 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001ea8:	2378      	movs	r3, #120	; 0x78
 8001eaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eac:	2302      	movs	r3, #2
 8001eae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001eb8:	2307      	movs	r3, #7
 8001eba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ebc:	f107 0314 	add.w	r3, r7, #20
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	4817      	ldr	r0, [pc, #92]	; (8001f20 <MX_GPIO_Init+0x2e8>)
 8001ec4:	f002 f920 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D14_Pin;
 8001ec8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ecc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ece:	2312      	movs	r3, #18
 8001ed0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001eda:	2304      	movs	r3, #4
 8001edc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D14_GPIO_Port, &GPIO_InitStruct);
 8001ede:	f107 0314 	add.w	r3, r7, #20
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	480d      	ldr	r0, [pc, #52]	; (8001f1c <MX_GPIO_Init+0x2e4>)
 8001ee6:	f002 f90f 	bl	8004108 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001eea:	2200      	movs	r2, #0
 8001eec:	2100      	movs	r1, #0
 8001eee:	2017      	movs	r0, #23
 8001ef0:	f001 ffc7 	bl	8003e82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001ef4:	2017      	movs	r0, #23
 8001ef6:	f001 ffe0 	bl	8003eba <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001efa:	2200      	movs	r2, #0
 8001efc:	2100      	movs	r1, #0
 8001efe:	2028      	movs	r0, #40	; 0x28
 8001f00:	f001 ffbf 	bl	8003e82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001f04:	2028      	movs	r0, #40	; 0x28
 8001f06:	f001 ffd8 	bl	8003eba <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f0a:	bf00      	nop
 8001f0c:	3728      	adds	r7, #40	; 0x28
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40021000 	.word	0x40021000
 8001f18:	48001000 	.word	0x48001000
 8001f1c:	48000400 	.word	0x48000400
 8001f20:	48000c00 	.word	0x48000c00
 8001f24:	48000800 	.word	0x48000800

08001f28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f2c:	b672      	cpsid	i
}
 8001f2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f30:	e7fe      	b.n	8001f30 <Error_Handler+0x8>
	...

08001f34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f3a:	4b0f      	ldr	r3, [pc, #60]	; (8001f78 <HAL_MspInit+0x44>)
 8001f3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f3e:	4a0e      	ldr	r2, [pc, #56]	; (8001f78 <HAL_MspInit+0x44>)
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	6613      	str	r3, [r2, #96]	; 0x60
 8001f46:	4b0c      	ldr	r3, [pc, #48]	; (8001f78 <HAL_MspInit+0x44>)
 8001f48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	607b      	str	r3, [r7, #4]
 8001f50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f52:	4b09      	ldr	r3, [pc, #36]	; (8001f78 <HAL_MspInit+0x44>)
 8001f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f56:	4a08      	ldr	r2, [pc, #32]	; (8001f78 <HAL_MspInit+0x44>)
 8001f58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f5c:	6593      	str	r3, [r2, #88]	; 0x58
 8001f5e:	4b06      	ldr	r3, [pc, #24]	; (8001f78 <HAL_MspInit+0x44>)
 8001f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f66:	603b      	str	r3, [r7, #0]
 8001f68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	40021000 	.word	0x40021000

08001f7c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08a      	sub	sp, #40	; 0x28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f84:	f107 0314 	add.w	r3, r7, #20
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	605a      	str	r2, [r3, #4]
 8001f8e:	609a      	str	r2, [r3, #8]
 8001f90:	60da      	str	r2, [r3, #12]
 8001f92:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a15      	ldr	r2, [pc, #84]	; (8001ff0 <HAL_ADC_MspInit+0x74>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d123      	bne.n	8001fe6 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001f9e:	4b15      	ldr	r3, [pc, #84]	; (8001ff4 <HAL_ADC_MspInit+0x78>)
 8001fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fa2:	4a14      	ldr	r2, [pc, #80]	; (8001ff4 <HAL_ADC_MspInit+0x78>)
 8001fa4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001fa8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001faa:	4b12      	ldr	r3, [pc, #72]	; (8001ff4 <HAL_ADC_MspInit+0x78>)
 8001fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fb6:	4b0f      	ldr	r3, [pc, #60]	; (8001ff4 <HAL_ADC_MspInit+0x78>)
 8001fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fba:	4a0e      	ldr	r2, [pc, #56]	; (8001ff4 <HAL_ADC_MspInit+0x78>)
 8001fbc:	f043 0304 	orr.w	r3, r3, #4
 8001fc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fc2:	4b0c      	ldr	r3, [pc, #48]	; (8001ff4 <HAL_ADC_MspInit+0x78>)
 8001fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc6:	f003 0304 	and.w	r3, r3, #4
 8001fca:	60fb      	str	r3, [r7, #12]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001fce:	232f      	movs	r3, #47	; 0x2f
 8001fd0:	617b      	str	r3, [r7, #20]
                          |ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001fd2:	230b      	movs	r3, #11
 8001fd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fda:	f107 0314 	add.w	r3, r7, #20
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4805      	ldr	r0, [pc, #20]	; (8001ff8 <HAL_ADC_MspInit+0x7c>)
 8001fe2:	f002 f891 	bl	8004108 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001fe6:	bf00      	nop
 8001fe8:	3728      	adds	r7, #40	; 0x28
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	50040000 	.word	0x50040000
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	48000800 	.word	0x48000800

08001ffc <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b0ac      	sub	sp, #176	; 0xb0
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002004:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]
 800200c:	605a      	str	r2, [r3, #4]
 800200e:	609a      	str	r2, [r3, #8]
 8002010:	60da      	str	r2, [r3, #12]
 8002012:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	2288      	movs	r2, #136	; 0x88
 800201a:	2100      	movs	r1, #0
 800201c:	4618      	mov	r0, r3
 800201e:	f006 fc24 	bl	800886a <memset>
  if(DFSDM1_Init == 0)
 8002022:	4b25      	ldr	r3, [pc, #148]	; (80020b8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d142      	bne.n	80020b0 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800202a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800202e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8002030:	2300      	movs	r3, #0
 8002032:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002036:	f107 0314 	add.w	r3, r7, #20
 800203a:	4618      	mov	r0, r3
 800203c:	f004 f8ea 	bl	8006214 <HAL_RCCEx_PeriphCLKConfig>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8002046:	f7ff ff6f 	bl	8001f28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800204a:	4b1c      	ldr	r3, [pc, #112]	; (80020bc <HAL_DFSDM_ChannelMspInit+0xc0>)
 800204c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800204e:	4a1b      	ldr	r2, [pc, #108]	; (80020bc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002050:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002054:	6613      	str	r3, [r2, #96]	; 0x60
 8002056:	4b19      	ldr	r3, [pc, #100]	; (80020bc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002058:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800205a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800205e:	613b      	str	r3, [r7, #16]
 8002060:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002062:	4b16      	ldr	r3, [pc, #88]	; (80020bc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002066:	4a15      	ldr	r2, [pc, #84]	; (80020bc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002068:	f043 0310 	orr.w	r3, r3, #16
 800206c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800206e:	4b13      	ldr	r3, [pc, #76]	; (80020bc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002072:	f003 0310 	and.w	r3, r3, #16
 8002076:	60fb      	str	r3, [r7, #12]
 8002078:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800207a:	f44f 7320 	mov.w	r3, #640	; 0x280
 800207e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002082:	2302      	movs	r3, #2
 8002084:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002088:	2300      	movs	r3, #0
 800208a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208e:	2300      	movs	r3, #0
 8002090:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8002094:	2306      	movs	r3, #6
 8002096:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800209a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800209e:	4619      	mov	r1, r3
 80020a0:	4807      	ldr	r0, [pc, #28]	; (80020c0 <HAL_DFSDM_ChannelMspInit+0xc4>)
 80020a2:	f002 f831 	bl	8004108 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80020a6:	4b04      	ldr	r3, [pc, #16]	; (80020b8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	3301      	adds	r3, #1
 80020ac:	4a02      	ldr	r2, [pc, #8]	; (80020b8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80020ae:	6013      	str	r3, [r2, #0]
  }

}
 80020b0:	bf00      	nop
 80020b2:	37b0      	adds	r7, #176	; 0xb0
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	200009d0 	.word	0x200009d0
 80020bc:	40021000 	.word	0x40021000
 80020c0:	48001000 	.word	0x48001000

080020c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b0ac      	sub	sp, #176	; 0xb0
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020cc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020dc:	f107 0314 	add.w	r3, r7, #20
 80020e0:	2288      	movs	r2, #136	; 0x88
 80020e2:	2100      	movs	r1, #0
 80020e4:	4618      	mov	r0, r3
 80020e6:	f006 fbc0 	bl	800886a <memset>
  if(hi2c->Instance==I2C2)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a21      	ldr	r2, [pc, #132]	; (8002174 <HAL_I2C_MspInit+0xb0>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d13b      	bne.n	800216c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80020f4:	2380      	movs	r3, #128	; 0x80
 80020f6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80020f8:	2300      	movs	r3, #0
 80020fa:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020fc:	f107 0314 	add.w	r3, r7, #20
 8002100:	4618      	mov	r0, r3
 8002102:	f004 f887 	bl	8006214 <HAL_RCCEx_PeriphCLKConfig>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800210c:	f7ff ff0c 	bl	8001f28 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002110:	4b19      	ldr	r3, [pc, #100]	; (8002178 <HAL_I2C_MspInit+0xb4>)
 8002112:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002114:	4a18      	ldr	r2, [pc, #96]	; (8002178 <HAL_I2C_MspInit+0xb4>)
 8002116:	f043 0302 	orr.w	r3, r3, #2
 800211a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800211c:	4b16      	ldr	r3, [pc, #88]	; (8002178 <HAL_I2C_MspInit+0xb4>)
 800211e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	613b      	str	r3, [r7, #16]
 8002126:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002128:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800212c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002130:	2312      	movs	r3, #18
 8002132:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002136:	2300      	movs	r3, #0
 8002138:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800213c:	2303      	movs	r3, #3
 800213e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002142:	2304      	movs	r3, #4
 8002144:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002148:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800214c:	4619      	mov	r1, r3
 800214e:	480b      	ldr	r0, [pc, #44]	; (800217c <HAL_I2C_MspInit+0xb8>)
 8002150:	f001 ffda 	bl	8004108 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002154:	4b08      	ldr	r3, [pc, #32]	; (8002178 <HAL_I2C_MspInit+0xb4>)
 8002156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002158:	4a07      	ldr	r2, [pc, #28]	; (8002178 <HAL_I2C_MspInit+0xb4>)
 800215a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800215e:	6593      	str	r3, [r2, #88]	; 0x58
 8002160:	4b05      	ldr	r3, [pc, #20]	; (8002178 <HAL_I2C_MspInit+0xb4>)
 8002162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002164:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800216c:	bf00      	nop
 800216e:	37b0      	adds	r7, #176	; 0xb0
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40005800 	.word	0x40005800
 8002178:	40021000 	.word	0x40021000
 800217c:	48000400 	.word	0x48000400

08002180 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08a      	sub	sp, #40	; 0x28
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002188:	f107 0314 	add.w	r3, r7, #20
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a17      	ldr	r2, [pc, #92]	; (80021fc <HAL_QSPI_MspInit+0x7c>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d128      	bne.n	80021f4 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80021a2:	4b17      	ldr	r3, [pc, #92]	; (8002200 <HAL_QSPI_MspInit+0x80>)
 80021a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021a6:	4a16      	ldr	r2, [pc, #88]	; (8002200 <HAL_QSPI_MspInit+0x80>)
 80021a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ac:	6513      	str	r3, [r2, #80]	; 0x50
 80021ae:	4b14      	ldr	r3, [pc, #80]	; (8002200 <HAL_QSPI_MspInit+0x80>)
 80021b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021b6:	613b      	str	r3, [r7, #16]
 80021b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021ba:	4b11      	ldr	r3, [pc, #68]	; (8002200 <HAL_QSPI_MspInit+0x80>)
 80021bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021be:	4a10      	ldr	r2, [pc, #64]	; (8002200 <HAL_QSPI_MspInit+0x80>)
 80021c0:	f043 0310 	orr.w	r3, r3, #16
 80021c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021c6:	4b0e      	ldr	r3, [pc, #56]	; (8002200 <HAL_QSPI_MspInit+0x80>)
 80021c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ca:	f003 0310 	and.w	r3, r3, #16
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80021d2:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80021d6:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d8:	2302      	movs	r3, #2
 80021da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021dc:	2300      	movs	r3, #0
 80021de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e0:	2303      	movs	r3, #3
 80021e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80021e4:	230a      	movs	r3, #10
 80021e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021e8:	f107 0314 	add.w	r3, r7, #20
 80021ec:	4619      	mov	r1, r3
 80021ee:	4805      	ldr	r0, [pc, #20]	; (8002204 <HAL_QSPI_MspInit+0x84>)
 80021f0:	f001 ff8a 	bl	8004108 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 80021f4:	bf00      	nop
 80021f6:	3728      	adds	r7, #40	; 0x28
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	a0001000 	.word	0xa0001000
 8002200:	40021000 	.word	0x40021000
 8002204:	48001000 	.word	0x48001000

08002208 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b08a      	sub	sp, #40	; 0x28
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002210:	f107 0314 	add.w	r3, r7, #20
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]
 800221e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a17      	ldr	r2, [pc, #92]	; (8002284 <HAL_SPI_MspInit+0x7c>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d128      	bne.n	800227c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800222a:	4b17      	ldr	r3, [pc, #92]	; (8002288 <HAL_SPI_MspInit+0x80>)
 800222c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800222e:	4a16      	ldr	r2, [pc, #88]	; (8002288 <HAL_SPI_MspInit+0x80>)
 8002230:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002234:	6593      	str	r3, [r2, #88]	; 0x58
 8002236:	4b14      	ldr	r3, [pc, #80]	; (8002288 <HAL_SPI_MspInit+0x80>)
 8002238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800223a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800223e:	613b      	str	r3, [r7, #16]
 8002240:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002242:	4b11      	ldr	r3, [pc, #68]	; (8002288 <HAL_SPI_MspInit+0x80>)
 8002244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002246:	4a10      	ldr	r2, [pc, #64]	; (8002288 <HAL_SPI_MspInit+0x80>)
 8002248:	f043 0304 	orr.w	r3, r3, #4
 800224c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800224e:	4b0e      	ldr	r3, [pc, #56]	; (8002288 <HAL_SPI_MspInit+0x80>)
 8002250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002252:	f003 0304 	and.w	r3, r3, #4
 8002256:	60fb      	str	r3, [r7, #12]
 8002258:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800225a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800225e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002260:	2302      	movs	r3, #2
 8002262:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002264:	2300      	movs	r3, #0
 8002266:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002268:	2303      	movs	r3, #3
 800226a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800226c:	2306      	movs	r3, #6
 800226e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002270:	f107 0314 	add.w	r3, r7, #20
 8002274:	4619      	mov	r1, r3
 8002276:	4805      	ldr	r0, [pc, #20]	; (800228c <HAL_SPI_MspInit+0x84>)
 8002278:	f001 ff46 	bl	8004108 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800227c:	bf00      	nop
 800227e:	3728      	adds	r7, #40	; 0x28
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	40003c00 	.word	0x40003c00
 8002288:	40021000 	.word	0x40021000
 800228c:	48000800 	.word	0x48000800

08002290 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b0ae      	sub	sp, #184	; 0xb8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002298:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	605a      	str	r2, [r3, #4]
 80022a2:	609a      	str	r2, [r3, #8]
 80022a4:	60da      	str	r2, [r3, #12]
 80022a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022a8:	f107 031c 	add.w	r3, r7, #28
 80022ac:	2288      	movs	r2, #136	; 0x88
 80022ae:	2100      	movs	r1, #0
 80022b0:	4618      	mov	r0, r3
 80022b2:	f006 fada 	bl	800886a <memset>
  if(huart->Instance==USART1)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a42      	ldr	r2, [pc, #264]	; (80023c4 <HAL_UART_MspInit+0x134>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d13b      	bne.n	8002338 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80022c0:	2301      	movs	r3, #1
 80022c2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80022c4:	2300      	movs	r3, #0
 80022c6:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022c8:	f107 031c 	add.w	r3, r7, #28
 80022cc:	4618      	mov	r0, r3
 80022ce:	f003 ffa1 	bl	8006214 <HAL_RCCEx_PeriphCLKConfig>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80022d8:	f7ff fe26 	bl	8001f28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80022dc:	4b3a      	ldr	r3, [pc, #232]	; (80023c8 <HAL_UART_MspInit+0x138>)
 80022de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022e0:	4a39      	ldr	r2, [pc, #228]	; (80023c8 <HAL_UART_MspInit+0x138>)
 80022e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022e6:	6613      	str	r3, [r2, #96]	; 0x60
 80022e8:	4b37      	ldr	r3, [pc, #220]	; (80023c8 <HAL_UART_MspInit+0x138>)
 80022ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022f0:	61bb      	str	r3, [r7, #24]
 80022f2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f4:	4b34      	ldr	r3, [pc, #208]	; (80023c8 <HAL_UART_MspInit+0x138>)
 80022f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022f8:	4a33      	ldr	r2, [pc, #204]	; (80023c8 <HAL_UART_MspInit+0x138>)
 80022fa:	f043 0302 	orr.w	r3, r3, #2
 80022fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002300:	4b31      	ldr	r3, [pc, #196]	; (80023c8 <HAL_UART_MspInit+0x138>)
 8002302:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002304:	f003 0302 	and.w	r3, r3, #2
 8002308:	617b      	str	r3, [r7, #20]
 800230a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800230c:	23c0      	movs	r3, #192	; 0xc0
 800230e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002312:	2302      	movs	r3, #2
 8002314:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002318:	2300      	movs	r3, #0
 800231a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231e:	2303      	movs	r3, #3
 8002320:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002324:	2307      	movs	r3, #7
 8002326:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800232a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800232e:	4619      	mov	r1, r3
 8002330:	4826      	ldr	r0, [pc, #152]	; (80023cc <HAL_UART_MspInit+0x13c>)
 8002332:	f001 fee9 	bl	8004108 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002336:	e040      	b.n	80023ba <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a24      	ldr	r2, [pc, #144]	; (80023d0 <HAL_UART_MspInit+0x140>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d13b      	bne.n	80023ba <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002342:	2304      	movs	r3, #4
 8002344:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002346:	2300      	movs	r3, #0
 8002348:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800234a:	f107 031c 	add.w	r3, r7, #28
 800234e:	4618      	mov	r0, r3
 8002350:	f003 ff60 	bl	8006214 <HAL_RCCEx_PeriphCLKConfig>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <HAL_UART_MspInit+0xce>
      Error_Handler();
 800235a:	f7ff fde5 	bl	8001f28 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800235e:	4b1a      	ldr	r3, [pc, #104]	; (80023c8 <HAL_UART_MspInit+0x138>)
 8002360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002362:	4a19      	ldr	r2, [pc, #100]	; (80023c8 <HAL_UART_MspInit+0x138>)
 8002364:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002368:	6593      	str	r3, [r2, #88]	; 0x58
 800236a:	4b17      	ldr	r3, [pc, #92]	; (80023c8 <HAL_UART_MspInit+0x138>)
 800236c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800236e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002372:	613b      	str	r3, [r7, #16]
 8002374:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002376:	4b14      	ldr	r3, [pc, #80]	; (80023c8 <HAL_UART_MspInit+0x138>)
 8002378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800237a:	4a13      	ldr	r2, [pc, #76]	; (80023c8 <HAL_UART_MspInit+0x138>)
 800237c:	f043 0308 	orr.w	r3, r3, #8
 8002380:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002382:	4b11      	ldr	r3, [pc, #68]	; (80023c8 <HAL_UART_MspInit+0x138>)
 8002384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002386:	f003 0308 	and.w	r3, r3, #8
 800238a:	60fb      	str	r3, [r7, #12]
 800238c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 800238e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002392:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002396:	2302      	movs	r3, #2
 8002398:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239c:	2300      	movs	r3, #0
 800239e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a2:	2303      	movs	r3, #3
 80023a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80023a8:	2307      	movs	r3, #7
 80023aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023ae:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80023b2:	4619      	mov	r1, r3
 80023b4:	4807      	ldr	r0, [pc, #28]	; (80023d4 <HAL_UART_MspInit+0x144>)
 80023b6:	f001 fea7 	bl	8004108 <HAL_GPIO_Init>
}
 80023ba:	bf00      	nop
 80023bc:	37b8      	adds	r7, #184	; 0xb8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40013800 	.word	0x40013800
 80023c8:	40021000 	.word	0x40021000
 80023cc:	48000400 	.word	0x48000400
 80023d0:	40004800 	.word	0x40004800
 80023d4:	48000c00 	.word	0x48000c00

080023d8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b08a      	sub	sp, #40	; 0x28
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e0:	f107 0314 	add.w	r3, r7, #20
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	605a      	str	r2, [r3, #4]
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	60da      	str	r2, [r3, #12]
 80023ee:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023f8:	d154      	bne.n	80024a4 <HAL_PCD_MspInit+0xcc>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023fa:	4b2c      	ldr	r3, [pc, #176]	; (80024ac <HAL_PCD_MspInit+0xd4>)
 80023fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023fe:	4a2b      	ldr	r2, [pc, #172]	; (80024ac <HAL_PCD_MspInit+0xd4>)
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002406:	4b29      	ldr	r3, [pc, #164]	; (80024ac <HAL_PCD_MspInit+0xd4>)
 8002408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	613b      	str	r3, [r7, #16]
 8002410:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8002412:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002416:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002418:	2300      	movs	r3, #0
 800241a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241c:	2300      	movs	r3, #0
 800241e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002420:	f107 0314 	add.w	r3, r7, #20
 8002424:	4619      	mov	r1, r3
 8002426:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800242a:	f001 fe6d 	bl	8004108 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800242e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002432:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002434:	2302      	movs	r3, #2
 8002436:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002438:	2300      	movs	r3, #0
 800243a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800243c:	2303      	movs	r3, #3
 800243e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002440:	230a      	movs	r3, #10
 8002442:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002444:	f107 0314 	add.w	r3, r7, #20
 8002448:	4619      	mov	r1, r3
 800244a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800244e:	f001 fe5b 	bl	8004108 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002452:	4b16      	ldr	r3, [pc, #88]	; (80024ac <HAL_PCD_MspInit+0xd4>)
 8002454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002456:	4a15      	ldr	r2, [pc, #84]	; (80024ac <HAL_PCD_MspInit+0xd4>)
 8002458:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800245c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800245e:	4b13      	ldr	r3, [pc, #76]	; (80024ac <HAL_PCD_MspInit+0xd4>)
 8002460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002462:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002466:	60fb      	str	r3, [r7, #12]
 8002468:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800246a:	4b10      	ldr	r3, [pc, #64]	; (80024ac <HAL_PCD_MspInit+0xd4>)
 800246c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800246e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d114      	bne.n	80024a0 <HAL_PCD_MspInit+0xc8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002476:	4b0d      	ldr	r3, [pc, #52]	; (80024ac <HAL_PCD_MspInit+0xd4>)
 8002478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800247a:	4a0c      	ldr	r2, [pc, #48]	; (80024ac <HAL_PCD_MspInit+0xd4>)
 800247c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002480:	6593      	str	r3, [r2, #88]	; 0x58
 8002482:	4b0a      	ldr	r3, [pc, #40]	; (80024ac <HAL_PCD_MspInit+0xd4>)
 8002484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800248a:	60bb      	str	r3, [r7, #8]
 800248c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800248e:	f002 fff5 	bl	800547c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002492:	4b06      	ldr	r3, [pc, #24]	; (80024ac <HAL_PCD_MspInit+0xd4>)
 8002494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002496:	4a05      	ldr	r2, [pc, #20]	; (80024ac <HAL_PCD_MspInit+0xd4>)
 8002498:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800249c:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800249e:	e001      	b.n	80024a4 <HAL_PCD_MspInit+0xcc>
      HAL_PWREx_EnableVddUSB();
 80024a0:	f002 ffec 	bl	800547c <HAL_PWREx_EnableVddUSB>
}
 80024a4:	bf00      	nop
 80024a6:	3728      	adds	r7, #40	; 0x28
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40021000 	.word	0x40021000

080024b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024b4:	e7fe      	b.n	80024b4 <NMI_Handler+0x4>

080024b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024b6:	b480      	push	{r7}
 80024b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024ba:	e7fe      	b.n	80024ba <HardFault_Handler+0x4>

080024bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024c0:	e7fe      	b.n	80024c0 <MemManage_Handler+0x4>

080024c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024c2:	b480      	push	{r7}
 80024c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024c6:	e7fe      	b.n	80024c6 <BusFault_Handler+0x4>

080024c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024cc:	e7fe      	b.n	80024cc <UsageFault_Handler+0x4>

080024ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024ce:	b480      	push	{r7}
 80024d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024d2:	bf00      	nop
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024e0:	bf00      	nop
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr

080024ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024ea:	b480      	push	{r7}
 80024ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024ee:	bf00      	nop
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024fc:	f000 f980 	bl	8002800 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002500:	bf00      	nop
 8002502:	bd80      	pop	{r7, pc}

08002504 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8002508:	2020      	movs	r0, #32
 800250a:	f001 ffbf 	bl	800448c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 800250e:	2040      	movs	r0, #64	; 0x40
 8002510:	f001 ffbc 	bl	800448c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8002514:	2080      	movs	r0, #128	; 0x80
 8002516:	f001 ffb9 	bl	800448c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800251a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800251e:	f001 ffb5 	bl	800448c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002522:	bf00      	nop
 8002524:	bd80      	pop	{r7, pc}

08002526 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 800252a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800252e:	f001 ffad 	bl	800448c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8002532:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002536:	f001 ffa9 	bl	800448c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 800253a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800253e:	f001 ffa5 	bl	800448c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8002542:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002546:	f001 ffa1 	bl	800448c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800254a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800254e:	f001 ff9d 	bl	800448c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}

08002556 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002556:	b480      	push	{r7}
 8002558:	af00      	add	r7, sp, #0
  return 1;
 800255a:	2301      	movs	r3, #1
}
 800255c:	4618      	mov	r0, r3
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr

08002566 <_kill>:

int _kill(int pid, int sig)
{
 8002566:	b580      	push	{r7, lr}
 8002568:	b082      	sub	sp, #8
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
 800256e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002570:	f006 f9ce 	bl	8008910 <__errno>
 8002574:	4603      	mov	r3, r0
 8002576:	2216      	movs	r2, #22
 8002578:	601a      	str	r2, [r3, #0]
  return -1;
 800257a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800257e:	4618      	mov	r0, r3
 8002580:	3708      	adds	r7, #8
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <_exit>:

void _exit (int status)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b082      	sub	sp, #8
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800258e:	f04f 31ff 	mov.w	r1, #4294967295
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f7ff ffe7 	bl	8002566 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002598:	e7fe      	b.n	8002598 <_exit+0x12>

0800259a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b086      	sub	sp, #24
 800259e:	af00      	add	r7, sp, #0
 80025a0:	60f8      	str	r0, [r7, #12]
 80025a2:	60b9      	str	r1, [r7, #8]
 80025a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a6:	2300      	movs	r3, #0
 80025a8:	617b      	str	r3, [r7, #20]
 80025aa:	e00a      	b.n	80025c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025ac:	f3af 8000 	nop.w
 80025b0:	4601      	mov	r1, r0
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	1c5a      	adds	r2, r3, #1
 80025b6:	60ba      	str	r2, [r7, #8]
 80025b8:	b2ca      	uxtb	r2, r1
 80025ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	3301      	adds	r3, #1
 80025c0:	617b      	str	r3, [r7, #20]
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	429a      	cmp	r2, r3
 80025c8:	dbf0      	blt.n	80025ac <_read+0x12>
  }

  return len;
 80025ca:	687b      	ldr	r3, [r7, #4]
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3718      	adds	r7, #24
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b086      	sub	sp, #24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	60b9      	str	r1, [r7, #8]
 80025de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025e0:	2300      	movs	r3, #0
 80025e2:	617b      	str	r3, [r7, #20]
 80025e4:	e009      	b.n	80025fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	1c5a      	adds	r2, r3, #1
 80025ea:	60ba      	str	r2, [r7, #8]
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7fe ffcc 	bl	800158c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	3301      	adds	r3, #1
 80025f8:	617b      	str	r3, [r7, #20]
 80025fa:	697a      	ldr	r2, [r7, #20]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	429a      	cmp	r2, r3
 8002600:	dbf1      	blt.n	80025e6 <_write+0x12>
  }
  return len;
 8002602:	687b      	ldr	r3, [r7, #4]
}
 8002604:	4618      	mov	r0, r3
 8002606:	3718      	adds	r7, #24
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <_close>:

int _close(int file)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002614:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002618:	4618      	mov	r0, r3
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002634:	605a      	str	r2, [r3, #4]
  return 0;
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <_isatty>:

int _isatty(int file)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800264c:	2301      	movs	r3, #1
}
 800264e:	4618      	mov	r0, r3
 8002650:	370c      	adds	r7, #12
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr

0800265a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800265a:	b480      	push	{r7}
 800265c:	b085      	sub	sp, #20
 800265e:	af00      	add	r7, sp, #0
 8002660:	60f8      	str	r0, [r7, #12]
 8002662:	60b9      	str	r1, [r7, #8]
 8002664:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002666:	2300      	movs	r3, #0
}
 8002668:	4618      	mov	r0, r3
 800266a:	3714      	adds	r7, #20
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800267c:	4a14      	ldr	r2, [pc, #80]	; (80026d0 <_sbrk+0x5c>)
 800267e:	4b15      	ldr	r3, [pc, #84]	; (80026d4 <_sbrk+0x60>)
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002688:	4b13      	ldr	r3, [pc, #76]	; (80026d8 <_sbrk+0x64>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d102      	bne.n	8002696 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002690:	4b11      	ldr	r3, [pc, #68]	; (80026d8 <_sbrk+0x64>)
 8002692:	4a12      	ldr	r2, [pc, #72]	; (80026dc <_sbrk+0x68>)
 8002694:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002696:	4b10      	ldr	r3, [pc, #64]	; (80026d8 <_sbrk+0x64>)
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4413      	add	r3, r2
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d207      	bcs.n	80026b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026a4:	f006 f934 	bl	8008910 <__errno>
 80026a8:	4603      	mov	r3, r0
 80026aa:	220c      	movs	r2, #12
 80026ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026ae:	f04f 33ff 	mov.w	r3, #4294967295
 80026b2:	e009      	b.n	80026c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026b4:	4b08      	ldr	r3, [pc, #32]	; (80026d8 <_sbrk+0x64>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026ba:	4b07      	ldr	r3, [pc, #28]	; (80026d8 <_sbrk+0x64>)
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4413      	add	r3, r2
 80026c2:	4a05      	ldr	r2, [pc, #20]	; (80026d8 <_sbrk+0x64>)
 80026c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026c6:	68fb      	ldr	r3, [r7, #12]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	20018000 	.word	0x20018000
 80026d4:	00000400 	.word	0x00000400
 80026d8:	200009d4 	.word	0x200009d4
 80026dc:	20000b50 	.word	0x20000b50

080026e0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80026e4:	4b06      	ldr	r3, [pc, #24]	; (8002700 <SystemInit+0x20>)
 80026e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ea:	4a05      	ldr	r2, [pc, #20]	; (8002700 <SystemInit+0x20>)
 80026ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80026f4:	bf00      	nop
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	e000ed00 	.word	0xe000ed00

08002704 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002704:	f8df d034 	ldr.w	sp, [pc, #52]	; 800273c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002708:	f7ff ffea 	bl	80026e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800270c:	480c      	ldr	r0, [pc, #48]	; (8002740 <LoopForever+0x6>)
  ldr r1, =_edata
 800270e:	490d      	ldr	r1, [pc, #52]	; (8002744 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002710:	4a0d      	ldr	r2, [pc, #52]	; (8002748 <LoopForever+0xe>)
  movs r3, #0
 8002712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002714:	e002      	b.n	800271c <LoopCopyDataInit>

08002716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800271a:	3304      	adds	r3, #4

0800271c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800271c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800271e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002720:	d3f9      	bcc.n	8002716 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002722:	4a0a      	ldr	r2, [pc, #40]	; (800274c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002724:	4c0a      	ldr	r4, [pc, #40]	; (8002750 <LoopForever+0x16>)
  movs r3, #0
 8002726:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002728:	e001      	b.n	800272e <LoopFillZerobss>

0800272a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800272a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800272c:	3204      	adds	r2, #4

0800272e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800272e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002730:	d3fb      	bcc.n	800272a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002732:	f006 f8f3 	bl	800891c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002736:	f7fe ff95 	bl	8001664 <main>

0800273a <LoopForever>:

LoopForever:
    b LoopForever
 800273a:	e7fe      	b.n	800273a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800273c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002740:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002744:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002748:	0800ab1c 	.word	0x0800ab1c
  ldr r2, =_sbss
 800274c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002750:	20000b4c 	.word	0x20000b4c

08002754 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002754:	e7fe      	b.n	8002754 <ADC1_2_IRQHandler>

08002756 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b082      	sub	sp, #8
 800275a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800275c:	2300      	movs	r3, #0
 800275e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002760:	2003      	movs	r0, #3
 8002762:	f001 fb83 	bl	8003e6c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002766:	2000      	movs	r0, #0
 8002768:	f000 f80e 	bl	8002788 <HAL_InitTick>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d002      	beq.n	8002778 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	71fb      	strb	r3, [r7, #7]
 8002776:	e001      	b.n	800277c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002778:	f7ff fbdc 	bl	8001f34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800277c:	79fb      	ldrb	r3, [r7, #7]
}
 800277e:	4618      	mov	r0, r3
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
	...

08002788 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002790:	2300      	movs	r3, #0
 8002792:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002794:	4b17      	ldr	r3, [pc, #92]	; (80027f4 <HAL_InitTick+0x6c>)
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d023      	beq.n	80027e4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800279c:	4b16      	ldr	r3, [pc, #88]	; (80027f8 <HAL_InitTick+0x70>)
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	4b14      	ldr	r3, [pc, #80]	; (80027f4 <HAL_InitTick+0x6c>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	4619      	mov	r1, r3
 80027a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80027ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b2:	4618      	mov	r0, r3
 80027b4:	f001 fb8f 	bl	8003ed6 <HAL_SYSTICK_Config>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d10f      	bne.n	80027de <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2b0f      	cmp	r3, #15
 80027c2:	d809      	bhi.n	80027d8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027c4:	2200      	movs	r2, #0
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	f04f 30ff 	mov.w	r0, #4294967295
 80027cc:	f001 fb59 	bl	8003e82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80027d0:	4a0a      	ldr	r2, [pc, #40]	; (80027fc <HAL_InitTick+0x74>)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6013      	str	r3, [r2, #0]
 80027d6:	e007      	b.n	80027e8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	73fb      	strb	r3, [r7, #15]
 80027dc:	e004      	b.n	80027e8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	73fb      	strb	r3, [r7, #15]
 80027e2:	e001      	b.n	80027e8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80027e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	20000008 	.word	0x20000008
 80027f8:	20000000 	.word	0x20000000
 80027fc:	20000004 	.word	0x20000004

08002800 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002804:	4b06      	ldr	r3, [pc, #24]	; (8002820 <HAL_IncTick+0x20>)
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	461a      	mov	r2, r3
 800280a:	4b06      	ldr	r3, [pc, #24]	; (8002824 <HAL_IncTick+0x24>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4413      	add	r3, r2
 8002810:	4a04      	ldr	r2, [pc, #16]	; (8002824 <HAL_IncTick+0x24>)
 8002812:	6013      	str	r3, [r2, #0]
}
 8002814:	bf00      	nop
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	20000008 	.word	0x20000008
 8002824:	200009d8 	.word	0x200009d8

08002828 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0
  return uwTick;
 800282c:	4b03      	ldr	r3, [pc, #12]	; (800283c <HAL_GetTick+0x14>)
 800282e:	681b      	ldr	r3, [r3, #0]
}
 8002830:	4618      	mov	r0, r3
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	200009d8 	.word	0x200009d8

08002840 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002848:	f7ff ffee 	bl	8002828 <HAL_GetTick>
 800284c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002858:	d005      	beq.n	8002866 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800285a:	4b0a      	ldr	r3, [pc, #40]	; (8002884 <HAL_Delay+0x44>)
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	461a      	mov	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	4413      	add	r3, r2
 8002864:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002866:	bf00      	nop
 8002868:	f7ff ffde 	bl	8002828 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	429a      	cmp	r2, r3
 8002876:	d8f7      	bhi.n	8002868 <HAL_Delay+0x28>
  {
  }
}
 8002878:	bf00      	nop
 800287a:	bf00      	nop
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	20000008 	.word	0x20000008

08002888 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	431a      	orrs	r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	609a      	str	r2, [r3, #8]
}
 80028a2:	bf00      	nop
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr

080028ae <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80028ae:	b480      	push	{r7}
 80028b0:	b083      	sub	sp, #12
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
 80028b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	431a      	orrs	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	609a      	str	r2, [r3, #8]
}
 80028c8:	bf00      	nop
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b087      	sub	sp, #28
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	607a      	str	r2, [r7, #4]
 80028fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	3360      	adds	r3, #96	; 0x60
 8002902:	461a      	mov	r2, r3
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	4413      	add	r3, r2
 800290a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	4b08      	ldr	r3, [pc, #32]	; (8002934 <LL_ADC_SetOffset+0x44>)
 8002912:	4013      	ands	r3, r2
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	430a      	orrs	r2, r1
 800291e:	4313      	orrs	r3, r2
 8002920:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002928:	bf00      	nop
 800292a:	371c      	adds	r7, #28
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	03fff000 	.word	0x03fff000

08002938 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002938:	b480      	push	{r7}
 800293a:	b085      	sub	sp, #20
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	3360      	adds	r3, #96	; 0x60
 8002946:	461a      	mov	r2, r3
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	4413      	add	r3, r2
 800294e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002958:	4618      	mov	r0, r3
 800295a:	3714      	adds	r7, #20
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002964:	b480      	push	{r7}
 8002966:	b087      	sub	sp, #28
 8002968:	af00      	add	r7, sp, #0
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	60b9      	str	r1, [r7, #8]
 800296e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	3360      	adds	r3, #96	; 0x60
 8002974:	461a      	mov	r2, r3
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	4413      	add	r3, r2
 800297c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	431a      	orrs	r2, r3
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800298e:	bf00      	nop
 8002990:	371c      	adds	r7, #28
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr

0800299a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800299a:	b480      	push	{r7}
 800299c:	b083      	sub	sp, #12
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80029ae:	2301      	movs	r3, #1
 80029b0:	e000      	b.n	80029b4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80029b2:	2300      	movs	r3, #0
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b087      	sub	sp, #28
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	3330      	adds	r3, #48	; 0x30
 80029d0:	461a      	mov	r2, r3
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	0a1b      	lsrs	r3, r3, #8
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	f003 030c 	and.w	r3, r3, #12
 80029dc:	4413      	add	r3, r2
 80029de:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	f003 031f 	and.w	r3, r3, #31
 80029ea:	211f      	movs	r1, #31
 80029ec:	fa01 f303 	lsl.w	r3, r1, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	401a      	ands	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	0e9b      	lsrs	r3, r3, #26
 80029f8:	f003 011f 	and.w	r1, r3, #31
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	f003 031f 	and.w	r3, r3, #31
 8002a02:	fa01 f303 	lsl.w	r3, r1, r3
 8002a06:	431a      	orrs	r2, r3
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002a0c:	bf00      	nop
 8002a0e:	371c      	adds	r7, #28
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b087      	sub	sp, #28
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	3314      	adds	r3, #20
 8002a28:	461a      	mov	r2, r3
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	0e5b      	lsrs	r3, r3, #25
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	f003 0304 	and.w	r3, r3, #4
 8002a34:	4413      	add	r3, r2
 8002a36:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	0d1b      	lsrs	r3, r3, #20
 8002a40:	f003 031f 	and.w	r3, r3, #31
 8002a44:	2107      	movs	r1, #7
 8002a46:	fa01 f303 	lsl.w	r3, r1, r3
 8002a4a:	43db      	mvns	r3, r3
 8002a4c:	401a      	ands	r2, r3
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	0d1b      	lsrs	r3, r3, #20
 8002a52:	f003 031f 	and.w	r3, r3, #31
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	fa01 f303 	lsl.w	r3, r1, r3
 8002a5c:	431a      	orrs	r2, r3
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002a62:	bf00      	nop
 8002a64:	371c      	adds	r7, #28
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
	...

08002a70 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	60f8      	str	r0, [r7, #12]
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	401a      	ands	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f003 0318 	and.w	r3, r3, #24
 8002a92:	4908      	ldr	r1, [pc, #32]	; (8002ab4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002a94:	40d9      	lsrs	r1, r3
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	400b      	ands	r3, r1
 8002a9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002aa6:	bf00      	nop
 8002aa8:	3714      	adds	r7, #20
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	0007ffff 	.word	0x0007ffff

08002ab8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f003 031f 	and.w	r3, r3, #31
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002b00:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	6093      	str	r3, [r2, #8]
}
 8002b08:	bf00      	nop
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b24:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b28:	d101      	bne.n	8002b2e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e000      	b.n	8002b30 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002b2e:	2300      	movs	r3, #0
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002b4c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b50:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b78:	d101      	bne.n	8002b7e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e000      	b.n	8002b80 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002b7e:	2300      	movs	r3, #0
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b9c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ba0:	f043 0201 	orr.w	r2, r3, #1
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002ba8:	bf00      	nop
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d101      	bne.n	8002bcc <LL_ADC_IsEnabled+0x18>
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e000      	b.n	8002bce <LL_ADC_IsEnabled+0x1a>
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr

08002bda <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002bda:	b480      	push	{r7}
 8002bdc:	b083      	sub	sp, #12
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002bea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bee:	f043 0204 	orr.w	r2, r3, #4
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr

08002c02 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002c02:	b480      	push	{r7}
 8002c04:	b083      	sub	sp, #12
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f003 0304 	and.w	r3, r3, #4
 8002c12:	2b04      	cmp	r3, #4
 8002c14:	d101      	bne.n	8002c1a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c16:	2301      	movs	r3, #1
 8002c18:	e000      	b.n	8002c1c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	370c      	adds	r7, #12
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 0308 	and.w	r3, r3, #8
 8002c38:	2b08      	cmp	r3, #8
 8002c3a:	d101      	bne.n	8002c40 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e000      	b.n	8002c42 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
	...

08002c50 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c50:	b590      	push	{r4, r7, lr}
 8002c52:	b089      	sub	sp, #36	; 0x24
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e130      	b.n	8002ecc <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	691b      	ldr	r3, [r3, #16]
 8002c6e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d109      	bne.n	8002c8c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f7ff f97f 	bl	8001f7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7ff ff3f 	bl	8002b14 <LL_ADC_IsDeepPowerDownEnabled>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d004      	beq.n	8002ca6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7ff ff25 	bl	8002af0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7ff ff5a 	bl	8002b64 <LL_ADC_IsInternalRegulatorEnabled>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d115      	bne.n	8002ce2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff ff3e 	bl	8002b3c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cc0:	4b84      	ldr	r3, [pc, #528]	; (8002ed4 <HAL_ADC_Init+0x284>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	099b      	lsrs	r3, r3, #6
 8002cc6:	4a84      	ldr	r2, [pc, #528]	; (8002ed8 <HAL_ADC_Init+0x288>)
 8002cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ccc:	099b      	lsrs	r3, r3, #6
 8002cce:	3301      	adds	r3, #1
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002cd4:	e002      	b.n	8002cdc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1f9      	bne.n	8002cd6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff ff3c 	bl	8002b64 <LL_ADC_IsInternalRegulatorEnabled>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d10d      	bne.n	8002d0e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cf6:	f043 0210 	orr.w	r2, r3, #16
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d02:	f043 0201 	orr.w	r2, r3, #1
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7ff ff75 	bl	8002c02 <LL_ADC_REG_IsConversionOngoing>
 8002d18:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d1e:	f003 0310 	and.w	r3, r3, #16
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	f040 80c9 	bne.w	8002eba <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f040 80c5 	bne.w	8002eba <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d34:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002d38:	f043 0202 	orr.w	r2, r3, #2
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff ff35 	bl	8002bb4 <LL_ADC_IsEnabled>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d115      	bne.n	8002d7c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d50:	4862      	ldr	r0, [pc, #392]	; (8002edc <HAL_ADC_Init+0x28c>)
 8002d52:	f7ff ff2f 	bl	8002bb4 <LL_ADC_IsEnabled>
 8002d56:	4604      	mov	r4, r0
 8002d58:	4861      	ldr	r0, [pc, #388]	; (8002ee0 <HAL_ADC_Init+0x290>)
 8002d5a:	f7ff ff2b 	bl	8002bb4 <LL_ADC_IsEnabled>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	431c      	orrs	r4, r3
 8002d62:	4860      	ldr	r0, [pc, #384]	; (8002ee4 <HAL_ADC_Init+0x294>)
 8002d64:	f7ff ff26 	bl	8002bb4 <LL_ADC_IsEnabled>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	4323      	orrs	r3, r4
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d105      	bne.n	8002d7c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	4619      	mov	r1, r3
 8002d76:	485c      	ldr	r0, [pc, #368]	; (8002ee8 <HAL_ADC_Init+0x298>)
 8002d78:	f7ff fd86 	bl	8002888 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	7e5b      	ldrb	r3, [r3, #25]
 8002d80:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d86:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002d8c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002d92:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d9a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d106      	bne.n	8002db8 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dae:	3b01      	subs	r3, #1
 8002db0:	045b      	lsls	r3, r3, #17
 8002db2:	69ba      	ldr	r2, [r7, #24]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d009      	beq.n	8002dd4 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dcc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	68da      	ldr	r2, [r3, #12]
 8002dda:	4b44      	ldr	r3, [pc, #272]	; (8002eec <HAL_ADC_Init+0x29c>)
 8002ddc:	4013      	ands	r3, r2
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	6812      	ldr	r2, [r2, #0]
 8002de2:	69b9      	ldr	r1, [r7, #24]
 8002de4:	430b      	orrs	r3, r1
 8002de6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7ff ff1b 	bl	8002c28 <LL_ADC_INJ_IsConversionOngoing>
 8002df2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d13d      	bne.n	8002e76 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d13a      	bne.n	8002e76 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e04:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002e0c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e1c:	f023 0302 	bic.w	r3, r3, #2
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	6812      	ldr	r2, [r2, #0]
 8002e24:	69b9      	ldr	r1, [r7, #24]
 8002e26:	430b      	orrs	r3, r1
 8002e28:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d118      	bne.n	8002e66 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002e3e:	f023 0304 	bic.w	r3, r3, #4
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002e4a:	4311      	orrs	r1, r2
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002e50:	4311      	orrs	r1, r2
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002e56:	430a      	orrs	r2, r1
 8002e58:	431a      	orrs	r2, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f042 0201 	orr.w	r2, r2, #1
 8002e62:	611a      	str	r2, [r3, #16]
 8002e64:	e007      	b.n	8002e76 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	691a      	ldr	r2, [r3, #16]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 0201 	bic.w	r2, r2, #1
 8002e74:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d10c      	bne.n	8002e98 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e84:	f023 010f 	bic.w	r1, r3, #15
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	69db      	ldr	r3, [r3, #28]
 8002e8c:	1e5a      	subs	r2, r3, #1
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	430a      	orrs	r2, r1
 8002e94:	631a      	str	r2, [r3, #48]	; 0x30
 8002e96:	e007      	b.n	8002ea8 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 020f 	bic.w	r2, r2, #15
 8002ea6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eac:	f023 0303 	bic.w	r3, r3, #3
 8002eb0:	f043 0201 	orr.w	r2, r3, #1
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	655a      	str	r2, [r3, #84]	; 0x54
 8002eb8:	e007      	b.n	8002eca <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ebe:	f043 0210 	orr.w	r2, r3, #16
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002eca:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3724      	adds	r7, #36	; 0x24
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd90      	pop	{r4, r7, pc}
 8002ed4:	20000000 	.word	0x20000000
 8002ed8:	053e2d63 	.word	0x053e2d63
 8002edc:	50040000 	.word	0x50040000
 8002ee0:	50040100 	.word	0x50040100
 8002ee4:	50040200 	.word	0x50040200
 8002ee8:	50040300 	.word	0x50040300
 8002eec:	fff0c007 	.word	0xfff0c007

08002ef0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b086      	sub	sp, #24
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ef8:	4857      	ldr	r0, [pc, #348]	; (8003058 <HAL_ADC_Start+0x168>)
 8002efa:	f7ff fddd 	bl	8002ab8 <LL_ADC_GetMultimode>
 8002efe:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7ff fe7c 	bl	8002c02 <LL_ADC_REG_IsConversionOngoing>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	f040 809c 	bne.w	800304a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d101      	bne.n	8002f20 <HAL_ADC_Start+0x30>
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	e097      	b.n	8003050 <HAL_ADC_Start+0x160>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 fd73 	bl	8003a14 <ADC_Enable>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f32:	7dfb      	ldrb	r3, [r7, #23]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	f040 8083 	bne.w	8003040 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f3e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f42:	f023 0301 	bic.w	r3, r3, #1
 8002f46:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a42      	ldr	r2, [pc, #264]	; (800305c <HAL_ADC_Start+0x16c>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d002      	beq.n	8002f5e <HAL_ADC_Start+0x6e>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	e000      	b.n	8002f60 <HAL_ADC_Start+0x70>
 8002f5e:	4b40      	ldr	r3, [pc, #256]	; (8003060 <HAL_ADC_Start+0x170>)
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	6812      	ldr	r2, [r2, #0]
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d002      	beq.n	8002f6e <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d105      	bne.n	8002f7a <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f72:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f86:	d106      	bne.n	8002f96 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f8c:	f023 0206 	bic.w	r2, r3, #6
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	659a      	str	r2, [r3, #88]	; 0x58
 8002f94:	e002      	b.n	8002f9c <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	221c      	movs	r2, #28
 8002fa2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a2a      	ldr	r2, [pc, #168]	; (800305c <HAL_ADC_Start+0x16c>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d002      	beq.n	8002fbc <HAL_ADC_Start+0xcc>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	e000      	b.n	8002fbe <HAL_ADC_Start+0xce>
 8002fbc:	4b28      	ldr	r3, [pc, #160]	; (8003060 <HAL_ADC_Start+0x170>)
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	6812      	ldr	r2, [r2, #0]
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d008      	beq.n	8002fd8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d005      	beq.n	8002fd8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	2b05      	cmp	r3, #5
 8002fd0:	d002      	beq.n	8002fd8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	2b09      	cmp	r3, #9
 8002fd6:	d114      	bne.n	8003002 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d007      	beq.n	8002ff6 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fea:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002fee:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7ff fded 	bl	8002bda <LL_ADC_REG_StartConversion>
 8003000:	e025      	b.n	800304e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003006:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a12      	ldr	r2, [pc, #72]	; (800305c <HAL_ADC_Start+0x16c>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d002      	beq.n	800301e <HAL_ADC_Start+0x12e>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	e000      	b.n	8003020 <HAL_ADC_Start+0x130>
 800301e:	4b10      	ldr	r3, [pc, #64]	; (8003060 <HAL_ADC_Start+0x170>)
 8003020:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00f      	beq.n	800304e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003032:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003036:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	655a      	str	r2, [r3, #84]	; 0x54
 800303e:	e006      	b.n	800304e <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003048:	e001      	b.n	800304e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800304a:	2302      	movs	r3, #2
 800304c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800304e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003050:	4618      	mov	r0, r3
 8003052:	3718      	adds	r7, #24
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	50040300 	.word	0x50040300
 800305c:	50040100 	.word	0x50040100
 8003060:	50040000 	.word	0x50040000

08003064 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b088      	sub	sp, #32
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800306e:	4866      	ldr	r0, [pc, #408]	; (8003208 <HAL_ADC_PollForConversion+0x1a4>)
 8003070:	f7ff fd22 	bl	8002ab8 <LL_ADC_GetMultimode>
 8003074:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	2b08      	cmp	r3, #8
 800307c:	d102      	bne.n	8003084 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800307e:	2308      	movs	r3, #8
 8003080:	61fb      	str	r3, [r7, #28]
 8003082:	e02a      	b.n	80030da <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d005      	beq.n	8003096 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	2b05      	cmp	r3, #5
 800308e:	d002      	beq.n	8003096 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	2b09      	cmp	r3, #9
 8003094:	d111      	bne.n	80030ba <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	f003 0301 	and.w	r3, r3, #1
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d007      	beq.n	80030b4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a8:	f043 0220 	orr.w	r2, r3, #32
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e0a4      	b.n	80031fe <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80030b4:	2304      	movs	r3, #4
 80030b6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80030b8:	e00f      	b.n	80030da <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80030ba:	4853      	ldr	r0, [pc, #332]	; (8003208 <HAL_ADC_PollForConversion+0x1a4>)
 80030bc:	f7ff fd0a 	bl	8002ad4 <LL_ADC_GetMultiDMATransfer>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d007      	beq.n	80030d6 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ca:	f043 0220 	orr.w	r2, r3, #32
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e093      	b.n	80031fe <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80030d6:	2304      	movs	r3, #4
 80030d8:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80030da:	f7ff fba5 	bl	8002828 <HAL_GetTick>
 80030de:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80030e0:	e021      	b.n	8003126 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030e8:	d01d      	beq.n	8003126 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80030ea:	f7ff fb9d 	bl	8002828 <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	683a      	ldr	r2, [r7, #0]
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d302      	bcc.n	8003100 <HAL_ADC_PollForConversion+0x9c>
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d112      	bne.n	8003126 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	4013      	ands	r3, r2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d10b      	bne.n	8003126 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003112:	f043 0204 	orr.w	r2, r3, #4
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e06b      	b.n	80031fe <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	4013      	ands	r3, r2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d0d6      	beq.n	80030e2 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003138:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff fc28 	bl	800299a <LL_ADC_REG_IsTriggerSourceSWStart>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d01c      	beq.n	800318a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	7e5b      	ldrb	r3, [r3, #25]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d118      	bne.n	800318a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0308 	and.w	r3, r3, #8
 8003162:	2b08      	cmp	r3, #8
 8003164:	d111      	bne.n	800318a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800316a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003176:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d105      	bne.n	800318a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003182:	f043 0201 	orr.w	r2, r3, #1
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a1f      	ldr	r2, [pc, #124]	; (800320c <HAL_ADC_PollForConversion+0x1a8>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d002      	beq.n	800319a <HAL_ADC_PollForConversion+0x136>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	e000      	b.n	800319c <HAL_ADC_PollForConversion+0x138>
 800319a:	4b1d      	ldr	r3, [pc, #116]	; (8003210 <HAL_ADC_PollForConversion+0x1ac>)
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6812      	ldr	r2, [r2, #0]
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d008      	beq.n	80031b6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d005      	beq.n	80031b6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2b05      	cmp	r3, #5
 80031ae:	d002      	beq.n	80031b6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	2b09      	cmp	r3, #9
 80031b4:	d104      	bne.n	80031c0 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	61bb      	str	r3, [r7, #24]
 80031be:	e00c      	b.n	80031da <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a11      	ldr	r2, [pc, #68]	; (800320c <HAL_ADC_PollForConversion+0x1a8>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d002      	beq.n	80031d0 <HAL_ADC_PollForConversion+0x16c>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	e000      	b.n	80031d2 <HAL_ADC_PollForConversion+0x16e>
 80031d0:	4b0f      	ldr	r3, [pc, #60]	; (8003210 <HAL_ADC_PollForConversion+0x1ac>)
 80031d2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	2b08      	cmp	r3, #8
 80031de:	d104      	bne.n	80031ea <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2208      	movs	r2, #8
 80031e6:	601a      	str	r2, [r3, #0]
 80031e8:	e008      	b.n	80031fc <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d103      	bne.n	80031fc <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	220c      	movs	r2, #12
 80031fa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3720      	adds	r7, #32
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	50040300 	.word	0x50040300
 800320c:	50040100 	.word	0x50040100
 8003210:	50040000 	.word	0x50040000

08003214 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003222:	4618      	mov	r0, r3
 8003224:	370c      	adds	r7, #12
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
	...

08003230 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b0b6      	sub	sp, #216	; 0xd8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800323a:	2300      	movs	r3, #0
 800323c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003240:	2300      	movs	r3, #0
 8003242:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800324a:	2b01      	cmp	r3, #1
 800324c:	d101      	bne.n	8003252 <HAL_ADC_ConfigChannel+0x22>
 800324e:	2302      	movs	r3, #2
 8003250:	e3c9      	b.n	80039e6 <HAL_ADC_ConfigChannel+0x7b6>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4618      	mov	r0, r3
 8003260:	f7ff fccf 	bl	8002c02 <LL_ADC_REG_IsConversionOngoing>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	f040 83aa 	bne.w	80039c0 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	2b05      	cmp	r3, #5
 800327a:	d824      	bhi.n	80032c6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	3b02      	subs	r3, #2
 8003282:	2b03      	cmp	r3, #3
 8003284:	d81b      	bhi.n	80032be <HAL_ADC_ConfigChannel+0x8e>
 8003286:	a201      	add	r2, pc, #4	; (adr r2, 800328c <HAL_ADC_ConfigChannel+0x5c>)
 8003288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800328c:	0800329d 	.word	0x0800329d
 8003290:	080032a5 	.word	0x080032a5
 8003294:	080032ad 	.word	0x080032ad
 8003298:	080032b5 	.word	0x080032b5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800329c:	230c      	movs	r3, #12
 800329e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80032a2:	e010      	b.n	80032c6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80032a4:	2312      	movs	r3, #18
 80032a6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80032aa:	e00c      	b.n	80032c6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80032ac:	2318      	movs	r3, #24
 80032ae:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80032b2:	e008      	b.n	80032c6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80032b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80032bc:	e003      	b.n	80032c6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80032be:	2306      	movs	r3, #6
 80032c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80032c4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6818      	ldr	r0, [r3, #0]
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	461a      	mov	r2, r3
 80032d0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80032d4:	f7ff fb74 	bl	80029c0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4618      	mov	r0, r3
 80032de:	f7ff fc90 	bl	8002c02 <LL_ADC_REG_IsConversionOngoing>
 80032e2:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7ff fc9c 	bl	8002c28 <LL_ADC_INJ_IsConversionOngoing>
 80032f0:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80032f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f040 81a4 	bne.w	8003646 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80032fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003302:	2b00      	cmp	r3, #0
 8003304:	f040 819f 	bne.w	8003646 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6818      	ldr	r0, [r3, #0]
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	6819      	ldr	r1, [r3, #0]
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	461a      	mov	r2, r3
 8003316:	f7ff fb7f 	bl	8002a18 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	695a      	ldr	r2, [r3, #20]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	08db      	lsrs	r3, r3, #3
 8003326:	f003 0303 	and.w	r3, r3, #3
 800332a:	005b      	lsls	r3, r3, #1
 800332c:	fa02 f303 	lsl.w	r3, r2, r3
 8003330:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	691b      	ldr	r3, [r3, #16]
 8003338:	2b04      	cmp	r3, #4
 800333a:	d00a      	beq.n	8003352 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6818      	ldr	r0, [r3, #0]
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	6919      	ldr	r1, [r3, #16]
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800334c:	f7ff fad0 	bl	80028f0 <LL_ADC_SetOffset>
 8003350:	e179      	b.n	8003646 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2100      	movs	r1, #0
 8003358:	4618      	mov	r0, r3
 800335a:	f7ff faed 	bl	8002938 <LL_ADC_GetOffsetChannel>
 800335e:	4603      	mov	r3, r0
 8003360:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003364:	2b00      	cmp	r3, #0
 8003366:	d10a      	bne.n	800337e <HAL_ADC_ConfigChannel+0x14e>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2100      	movs	r1, #0
 800336e:	4618      	mov	r0, r3
 8003370:	f7ff fae2 	bl	8002938 <LL_ADC_GetOffsetChannel>
 8003374:	4603      	mov	r3, r0
 8003376:	0e9b      	lsrs	r3, r3, #26
 8003378:	f003 021f 	and.w	r2, r3, #31
 800337c:	e01e      	b.n	80033bc <HAL_ADC_ConfigChannel+0x18c>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2100      	movs	r1, #0
 8003384:	4618      	mov	r0, r3
 8003386:	f7ff fad7 	bl	8002938 <LL_ADC_GetOffsetChannel>
 800338a:	4603      	mov	r3, r0
 800338c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003390:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003394:	fa93 f3a3 	rbit	r3, r3
 8003398:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800339c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80033a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80033a4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d101      	bne.n	80033b0 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80033ac:	2320      	movs	r3, #32
 80033ae:	e004      	b.n	80033ba <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80033b0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80033b4:	fab3 f383 	clz	r3, r3
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d105      	bne.n	80033d4 <HAL_ADC_ConfigChannel+0x1a4>
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	0e9b      	lsrs	r3, r3, #26
 80033ce:	f003 031f 	and.w	r3, r3, #31
 80033d2:	e018      	b.n	8003406 <HAL_ADC_ConfigChannel+0x1d6>
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80033e0:	fa93 f3a3 	rbit	r3, r3
 80033e4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80033e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80033ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80033f0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d101      	bne.n	80033fc <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80033f8:	2320      	movs	r3, #32
 80033fa:	e004      	b.n	8003406 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80033fc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003400:	fab3 f383 	clz	r3, r3
 8003404:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003406:	429a      	cmp	r2, r3
 8003408:	d106      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	2200      	movs	r2, #0
 8003410:	2100      	movs	r1, #0
 8003412:	4618      	mov	r0, r3
 8003414:	f7ff faa6 	bl	8002964 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2101      	movs	r1, #1
 800341e:	4618      	mov	r0, r3
 8003420:	f7ff fa8a 	bl	8002938 <LL_ADC_GetOffsetChannel>
 8003424:	4603      	mov	r3, r0
 8003426:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800342a:	2b00      	cmp	r3, #0
 800342c:	d10a      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x214>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	2101      	movs	r1, #1
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff fa7f 	bl	8002938 <LL_ADC_GetOffsetChannel>
 800343a:	4603      	mov	r3, r0
 800343c:	0e9b      	lsrs	r3, r3, #26
 800343e:	f003 021f 	and.w	r2, r3, #31
 8003442:	e01e      	b.n	8003482 <HAL_ADC_ConfigChannel+0x252>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	2101      	movs	r1, #1
 800344a:	4618      	mov	r0, r3
 800344c:	f7ff fa74 	bl	8002938 <LL_ADC_GetOffsetChannel>
 8003450:	4603      	mov	r3, r0
 8003452:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003456:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800345a:	fa93 f3a3 	rbit	r3, r3
 800345e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8003462:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003466:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 800346a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8003472:	2320      	movs	r3, #32
 8003474:	e004      	b.n	8003480 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8003476:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800347a:	fab3 f383 	clz	r3, r3
 800347e:	b2db      	uxtb	r3, r3
 8003480:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800348a:	2b00      	cmp	r3, #0
 800348c:	d105      	bne.n	800349a <HAL_ADC_ConfigChannel+0x26a>
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	0e9b      	lsrs	r3, r3, #26
 8003494:	f003 031f 	and.w	r3, r3, #31
 8003498:	e018      	b.n	80034cc <HAL_ADC_ConfigChannel+0x29c>
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80034a6:	fa93 f3a3 	rbit	r3, r3
 80034aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 80034ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80034b2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 80034b6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d101      	bne.n	80034c2 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80034be:	2320      	movs	r3, #32
 80034c0:	e004      	b.n	80034cc <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80034c2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80034c6:	fab3 f383 	clz	r3, r3
 80034ca:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d106      	bne.n	80034de <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2200      	movs	r2, #0
 80034d6:	2101      	movs	r1, #1
 80034d8:	4618      	mov	r0, r3
 80034da:	f7ff fa43 	bl	8002964 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2102      	movs	r1, #2
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7ff fa27 	bl	8002938 <LL_ADC_GetOffsetChannel>
 80034ea:	4603      	mov	r3, r0
 80034ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10a      	bne.n	800350a <HAL_ADC_ConfigChannel+0x2da>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2102      	movs	r1, #2
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7ff fa1c 	bl	8002938 <LL_ADC_GetOffsetChannel>
 8003500:	4603      	mov	r3, r0
 8003502:	0e9b      	lsrs	r3, r3, #26
 8003504:	f003 021f 	and.w	r2, r3, #31
 8003508:	e01e      	b.n	8003548 <HAL_ADC_ConfigChannel+0x318>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2102      	movs	r1, #2
 8003510:	4618      	mov	r0, r3
 8003512:	f7ff fa11 	bl	8002938 <LL_ADC_GetOffsetChannel>
 8003516:	4603      	mov	r3, r0
 8003518:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003520:	fa93 f3a3 	rbit	r3, r3
 8003524:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8003528:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800352c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8003530:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003534:	2b00      	cmp	r3, #0
 8003536:	d101      	bne.n	800353c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8003538:	2320      	movs	r3, #32
 800353a:	e004      	b.n	8003546 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800353c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003540:	fab3 f383 	clz	r3, r3
 8003544:	b2db      	uxtb	r3, r3
 8003546:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003550:	2b00      	cmp	r3, #0
 8003552:	d105      	bne.n	8003560 <HAL_ADC_ConfigChannel+0x330>
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	0e9b      	lsrs	r3, r3, #26
 800355a:	f003 031f 	and.w	r3, r3, #31
 800355e:	e014      	b.n	800358a <HAL_ADC_ConfigChannel+0x35a>
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003566:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003568:	fa93 f3a3 	rbit	r3, r3
 800356c:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 800356e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003570:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8003574:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003578:	2b00      	cmp	r3, #0
 800357a:	d101      	bne.n	8003580 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 800357c:	2320      	movs	r3, #32
 800357e:	e004      	b.n	800358a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003580:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003584:	fab3 f383 	clz	r3, r3
 8003588:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800358a:	429a      	cmp	r2, r3
 800358c:	d106      	bne.n	800359c <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2200      	movs	r2, #0
 8003594:	2102      	movs	r1, #2
 8003596:	4618      	mov	r0, r3
 8003598:	f7ff f9e4 	bl	8002964 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2103      	movs	r1, #3
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7ff f9c8 	bl	8002938 <LL_ADC_GetOffsetChannel>
 80035a8:	4603      	mov	r3, r0
 80035aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d10a      	bne.n	80035c8 <HAL_ADC_ConfigChannel+0x398>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	2103      	movs	r1, #3
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7ff f9bd 	bl	8002938 <LL_ADC_GetOffsetChannel>
 80035be:	4603      	mov	r3, r0
 80035c0:	0e9b      	lsrs	r3, r3, #26
 80035c2:	f003 021f 	and.w	r2, r3, #31
 80035c6:	e017      	b.n	80035f8 <HAL_ADC_ConfigChannel+0x3c8>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	2103      	movs	r1, #3
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7ff f9b2 	bl	8002938 <LL_ADC_GetOffsetChannel>
 80035d4:	4603      	mov	r3, r0
 80035d6:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80035da:	fa93 f3a3 	rbit	r3, r3
 80035de:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80035e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035e2:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 80035e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d101      	bne.n	80035ee <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80035ea:	2320      	movs	r3, #32
 80035ec:	e003      	b.n	80035f6 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80035ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80035f0:	fab3 f383 	clz	r3, r3
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003600:	2b00      	cmp	r3, #0
 8003602:	d105      	bne.n	8003610 <HAL_ADC_ConfigChannel+0x3e0>
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	0e9b      	lsrs	r3, r3, #26
 800360a:	f003 031f 	and.w	r3, r3, #31
 800360e:	e011      	b.n	8003634 <HAL_ADC_ConfigChannel+0x404>
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003616:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003618:	fa93 f3a3 	rbit	r3, r3
 800361c:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 800361e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003620:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8003622:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003624:	2b00      	cmp	r3, #0
 8003626:	d101      	bne.n	800362c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003628:	2320      	movs	r3, #32
 800362a:	e003      	b.n	8003634 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800362c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800362e:	fab3 f383 	clz	r3, r3
 8003632:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003634:	429a      	cmp	r2, r3
 8003636:	d106      	bne.n	8003646 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2200      	movs	r2, #0
 800363e:	2103      	movs	r1, #3
 8003640:	4618      	mov	r0, r3
 8003642:	f7ff f98f 	bl	8002964 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4618      	mov	r0, r3
 800364c:	f7ff fab2 	bl	8002bb4 <LL_ADC_IsEnabled>
 8003650:	4603      	mov	r3, r0
 8003652:	2b00      	cmp	r3, #0
 8003654:	f040 8140 	bne.w	80038d8 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6818      	ldr	r0, [r3, #0]
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	6819      	ldr	r1, [r3, #0]
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	461a      	mov	r2, r3
 8003666:	f7ff fa03 	bl	8002a70 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	68db      	ldr	r3, [r3, #12]
 800366e:	4a8f      	ldr	r2, [pc, #572]	; (80038ac <HAL_ADC_ConfigChannel+0x67c>)
 8003670:	4293      	cmp	r3, r2
 8003672:	f040 8131 	bne.w	80038d8 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003682:	2b00      	cmp	r3, #0
 8003684:	d10b      	bne.n	800369e <HAL_ADC_ConfigChannel+0x46e>
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	0e9b      	lsrs	r3, r3, #26
 800368c:	3301      	adds	r3, #1
 800368e:	f003 031f 	and.w	r3, r3, #31
 8003692:	2b09      	cmp	r3, #9
 8003694:	bf94      	ite	ls
 8003696:	2301      	movls	r3, #1
 8003698:	2300      	movhi	r3, #0
 800369a:	b2db      	uxtb	r3, r3
 800369c:	e019      	b.n	80036d2 <HAL_ADC_ConfigChannel+0x4a2>
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036a6:	fa93 f3a3 	rbit	r3, r3
 80036aa:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80036ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036ae:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80036b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d101      	bne.n	80036ba <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80036b6:	2320      	movs	r3, #32
 80036b8:	e003      	b.n	80036c2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80036ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036bc:	fab3 f383 	clz	r3, r3
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	3301      	adds	r3, #1
 80036c4:	f003 031f 	and.w	r3, r3, #31
 80036c8:	2b09      	cmp	r3, #9
 80036ca:	bf94      	ite	ls
 80036cc:	2301      	movls	r3, #1
 80036ce:	2300      	movhi	r3, #0
 80036d0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d079      	beq.n	80037ca <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d107      	bne.n	80036f2 <HAL_ADC_ConfigChannel+0x4c2>
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	0e9b      	lsrs	r3, r3, #26
 80036e8:	3301      	adds	r3, #1
 80036ea:	069b      	lsls	r3, r3, #26
 80036ec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80036f0:	e015      	b.n	800371e <HAL_ADC_ConfigChannel+0x4ee>
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036fa:	fa93 f3a3 	rbit	r3, r3
 80036fe:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8003700:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003702:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8003704:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003706:	2b00      	cmp	r3, #0
 8003708:	d101      	bne.n	800370e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800370a:	2320      	movs	r3, #32
 800370c:	e003      	b.n	8003716 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800370e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003710:	fab3 f383 	clz	r3, r3
 8003714:	b2db      	uxtb	r3, r3
 8003716:	3301      	adds	r3, #1
 8003718:	069b      	lsls	r3, r3, #26
 800371a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003726:	2b00      	cmp	r3, #0
 8003728:	d109      	bne.n	800373e <HAL_ADC_ConfigChannel+0x50e>
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	0e9b      	lsrs	r3, r3, #26
 8003730:	3301      	adds	r3, #1
 8003732:	f003 031f 	and.w	r3, r3, #31
 8003736:	2101      	movs	r1, #1
 8003738:	fa01 f303 	lsl.w	r3, r1, r3
 800373c:	e017      	b.n	800376e <HAL_ADC_ConfigChannel+0x53e>
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003744:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003746:	fa93 f3a3 	rbit	r3, r3
 800374a:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800374c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800374e:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8003750:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003752:	2b00      	cmp	r3, #0
 8003754:	d101      	bne.n	800375a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8003756:	2320      	movs	r3, #32
 8003758:	e003      	b.n	8003762 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800375a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800375c:	fab3 f383 	clz	r3, r3
 8003760:	b2db      	uxtb	r3, r3
 8003762:	3301      	adds	r3, #1
 8003764:	f003 031f 	and.w	r3, r3, #31
 8003768:	2101      	movs	r1, #1
 800376a:	fa01 f303 	lsl.w	r3, r1, r3
 800376e:	ea42 0103 	orr.w	r1, r2, r3
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800377a:	2b00      	cmp	r3, #0
 800377c:	d10a      	bne.n	8003794 <HAL_ADC_ConfigChannel+0x564>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	0e9b      	lsrs	r3, r3, #26
 8003784:	3301      	adds	r3, #1
 8003786:	f003 021f 	and.w	r2, r3, #31
 800378a:	4613      	mov	r3, r2
 800378c:	005b      	lsls	r3, r3, #1
 800378e:	4413      	add	r3, r2
 8003790:	051b      	lsls	r3, r3, #20
 8003792:	e018      	b.n	80037c6 <HAL_ADC_ConfigChannel+0x596>
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800379c:	fa93 f3a3 	rbit	r3, r3
 80037a0:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80037a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037a4:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80037a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d101      	bne.n	80037b0 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80037ac:	2320      	movs	r3, #32
 80037ae:	e003      	b.n	80037b8 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80037b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037b2:	fab3 f383 	clz	r3, r3
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	3301      	adds	r3, #1
 80037ba:	f003 021f 	and.w	r2, r3, #31
 80037be:	4613      	mov	r3, r2
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	4413      	add	r3, r2
 80037c4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037c6:	430b      	orrs	r3, r1
 80037c8:	e081      	b.n	80038ce <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d107      	bne.n	80037e6 <HAL_ADC_ConfigChannel+0x5b6>
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	0e9b      	lsrs	r3, r3, #26
 80037dc:	3301      	adds	r3, #1
 80037de:	069b      	lsls	r3, r3, #26
 80037e0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80037e4:	e015      	b.n	8003812 <HAL_ADC_ConfigChannel+0x5e2>
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ee:	fa93 f3a3 	rbit	r3, r3
 80037f2:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80037f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80037f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80037fe:	2320      	movs	r3, #32
 8003800:	e003      	b.n	800380a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8003802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003804:	fab3 f383 	clz	r3, r3
 8003808:	b2db      	uxtb	r3, r3
 800380a:	3301      	adds	r3, #1
 800380c:	069b      	lsls	r3, r3, #26
 800380e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800381a:	2b00      	cmp	r3, #0
 800381c:	d109      	bne.n	8003832 <HAL_ADC_ConfigChannel+0x602>
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	0e9b      	lsrs	r3, r3, #26
 8003824:	3301      	adds	r3, #1
 8003826:	f003 031f 	and.w	r3, r3, #31
 800382a:	2101      	movs	r1, #1
 800382c:	fa01 f303 	lsl.w	r3, r1, r3
 8003830:	e017      	b.n	8003862 <HAL_ADC_ConfigChannel+0x632>
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	fa93 f3a3 	rbit	r3, r3
 800383e:	61bb      	str	r3, [r7, #24]
  return result;
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003844:	6a3b      	ldr	r3, [r7, #32]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800384a:	2320      	movs	r3, #32
 800384c:	e003      	b.n	8003856 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800384e:	6a3b      	ldr	r3, [r7, #32]
 8003850:	fab3 f383 	clz	r3, r3
 8003854:	b2db      	uxtb	r3, r3
 8003856:	3301      	adds	r3, #1
 8003858:	f003 031f 	and.w	r3, r3, #31
 800385c:	2101      	movs	r1, #1
 800385e:	fa01 f303 	lsl.w	r3, r1, r3
 8003862:	ea42 0103 	orr.w	r1, r2, r3
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10d      	bne.n	800388e <HAL_ADC_ConfigChannel+0x65e>
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	0e9b      	lsrs	r3, r3, #26
 8003878:	3301      	adds	r3, #1
 800387a:	f003 021f 	and.w	r2, r3, #31
 800387e:	4613      	mov	r3, r2
 8003880:	005b      	lsls	r3, r3, #1
 8003882:	4413      	add	r3, r2
 8003884:	3b1e      	subs	r3, #30
 8003886:	051b      	lsls	r3, r3, #20
 8003888:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800388c:	e01e      	b.n	80038cc <HAL_ADC_ConfigChannel+0x69c>
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	fa93 f3a3 	rbit	r3, r3
 800389a:	60fb      	str	r3, [r7, #12]
  return result;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d104      	bne.n	80038b0 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80038a6:	2320      	movs	r3, #32
 80038a8:	e006      	b.n	80038b8 <HAL_ADC_ConfigChannel+0x688>
 80038aa:	bf00      	nop
 80038ac:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	fab3 f383 	clz	r3, r3
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	3301      	adds	r3, #1
 80038ba:	f003 021f 	and.w	r2, r3, #31
 80038be:	4613      	mov	r3, r2
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	4413      	add	r3, r2
 80038c4:	3b1e      	subs	r3, #30
 80038c6:	051b      	lsls	r3, r3, #20
 80038c8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038cc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038d2:	4619      	mov	r1, r3
 80038d4:	f7ff f8a0 	bl	8002a18 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	4b44      	ldr	r3, [pc, #272]	; (80039f0 <HAL_ADC_ConfigChannel+0x7c0>)
 80038de:	4013      	ands	r3, r2
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d07a      	beq.n	80039da <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038e4:	4843      	ldr	r0, [pc, #268]	; (80039f4 <HAL_ADC_ConfigChannel+0x7c4>)
 80038e6:	f7fe fff5 	bl	80028d4 <LL_ADC_GetCommonPathInternalCh>
 80038ea:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a41      	ldr	r2, [pc, #260]	; (80039f8 <HAL_ADC_ConfigChannel+0x7c8>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d12c      	bne.n	8003952 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80038f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80038fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d126      	bne.n	8003952 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a3c      	ldr	r2, [pc, #240]	; (80039fc <HAL_ADC_ConfigChannel+0x7cc>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d004      	beq.n	8003918 <HAL_ADC_ConfigChannel+0x6e8>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a3b      	ldr	r2, [pc, #236]	; (8003a00 <HAL_ADC_ConfigChannel+0x7d0>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d15d      	bne.n	80039d4 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003918:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800391c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003920:	4619      	mov	r1, r3
 8003922:	4834      	ldr	r0, [pc, #208]	; (80039f4 <HAL_ADC_ConfigChannel+0x7c4>)
 8003924:	f7fe ffc3 	bl	80028ae <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003928:	4b36      	ldr	r3, [pc, #216]	; (8003a04 <HAL_ADC_ConfigChannel+0x7d4>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	099b      	lsrs	r3, r3, #6
 800392e:	4a36      	ldr	r2, [pc, #216]	; (8003a08 <HAL_ADC_ConfigChannel+0x7d8>)
 8003930:	fba2 2303 	umull	r2, r3, r2, r3
 8003934:	099b      	lsrs	r3, r3, #6
 8003936:	1c5a      	adds	r2, r3, #1
 8003938:	4613      	mov	r3, r2
 800393a:	005b      	lsls	r3, r3, #1
 800393c:	4413      	add	r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003942:	e002      	b.n	800394a <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	3b01      	subs	r3, #1
 8003948:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d1f9      	bne.n	8003944 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003950:	e040      	b.n	80039d4 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a2d      	ldr	r2, [pc, #180]	; (8003a0c <HAL_ADC_ConfigChannel+0x7dc>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d118      	bne.n	800398e <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800395c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003960:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d112      	bne.n	800398e <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a23      	ldr	r2, [pc, #140]	; (80039fc <HAL_ADC_ConfigChannel+0x7cc>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d004      	beq.n	800397c <HAL_ADC_ConfigChannel+0x74c>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a22      	ldr	r2, [pc, #136]	; (8003a00 <HAL_ADC_ConfigChannel+0x7d0>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d12d      	bne.n	80039d8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800397c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003980:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003984:	4619      	mov	r1, r3
 8003986:	481b      	ldr	r0, [pc, #108]	; (80039f4 <HAL_ADC_ConfigChannel+0x7c4>)
 8003988:	f7fe ff91 	bl	80028ae <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800398c:	e024      	b.n	80039d8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a1f      	ldr	r2, [pc, #124]	; (8003a10 <HAL_ADC_ConfigChannel+0x7e0>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d120      	bne.n	80039da <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003998:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800399c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d11a      	bne.n	80039da <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a14      	ldr	r2, [pc, #80]	; (80039fc <HAL_ADC_ConfigChannel+0x7cc>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d115      	bne.n	80039da <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80039b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80039b6:	4619      	mov	r1, r3
 80039b8:	480e      	ldr	r0, [pc, #56]	; (80039f4 <HAL_ADC_ConfigChannel+0x7c4>)
 80039ba:	f7fe ff78 	bl	80028ae <LL_ADC_SetCommonPathInternalCh>
 80039be:	e00c      	b.n	80039da <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039c4:	f043 0220 	orr.w	r2, r3, #32
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80039d2:	e002      	b.n	80039da <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80039d4:	bf00      	nop
 80039d6:	e000      	b.n	80039da <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80039e2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	37d8      	adds	r7, #216	; 0xd8
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	80080000 	.word	0x80080000
 80039f4:	50040300 	.word	0x50040300
 80039f8:	c7520000 	.word	0xc7520000
 80039fc:	50040000 	.word	0x50040000
 8003a00:	50040200 	.word	0x50040200
 8003a04:	20000000 	.word	0x20000000
 8003a08:	053e2d63 	.word	0x053e2d63
 8003a0c:	cb840000 	.word	0xcb840000
 8003a10:	80000001 	.word	0x80000001

08003a14 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7ff f8c5 	bl	8002bb4 <LL_ADC_IsEnabled>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d169      	bne.n	8003b04 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689a      	ldr	r2, [r3, #8]
 8003a36:	4b36      	ldr	r3, [pc, #216]	; (8003b10 <ADC_Enable+0xfc>)
 8003a38:	4013      	ands	r3, r2
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00d      	beq.n	8003a5a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a42:	f043 0210 	orr.w	r2, r3, #16
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a4e:	f043 0201 	orr.w	r2, r3, #1
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e055      	b.n	8003b06 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7ff f894 	bl	8002b8c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a64:	482b      	ldr	r0, [pc, #172]	; (8003b14 <ADC_Enable+0x100>)
 8003a66:	f7fe ff35 	bl	80028d4 <LL_ADC_GetCommonPathInternalCh>
 8003a6a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003a6c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d013      	beq.n	8003a9c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a74:	4b28      	ldr	r3, [pc, #160]	; (8003b18 <ADC_Enable+0x104>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	099b      	lsrs	r3, r3, #6
 8003a7a:	4a28      	ldr	r2, [pc, #160]	; (8003b1c <ADC_Enable+0x108>)
 8003a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a80:	099b      	lsrs	r3, r3, #6
 8003a82:	1c5a      	adds	r2, r3, #1
 8003a84:	4613      	mov	r3, r2
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	4413      	add	r3, r2
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003a8e:	e002      	b.n	8003a96 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	3b01      	subs	r3, #1
 8003a94:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1f9      	bne.n	8003a90 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003a9c:	f7fe fec4 	bl	8002828 <HAL_GetTick>
 8003aa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003aa2:	e028      	b.n	8003af6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7ff f883 	bl	8002bb4 <LL_ADC_IsEnabled>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d104      	bne.n	8003abe <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7ff f867 	bl	8002b8c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003abe:	f7fe feb3 	bl	8002828 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d914      	bls.n	8003af6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0301 	and.w	r3, r3, #1
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d00d      	beq.n	8003af6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ade:	f043 0210 	orr.w	r2, r3, #16
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aea:	f043 0201 	orr.w	r2, r3, #1
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e007      	b.n	8003b06 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d1cf      	bne.n	8003aa4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3710      	adds	r7, #16
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	8000003f 	.word	0x8000003f
 8003b14:	50040300 	.word	0x50040300
 8003b18:	20000000 	.word	0x20000000
 8003b1c:	053e2d63 	.word	0x053e2d63

08003b20 <LL_ADC_IsEnabled>:
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d101      	bne.n	8003b38 <LL_ADC_IsEnabled+0x18>
 8003b34:	2301      	movs	r3, #1
 8003b36:	e000      	b.n	8003b3a <LL_ADC_IsEnabled+0x1a>
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	370c      	adds	r7, #12
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr

08003b46 <LL_ADC_REG_IsConversionOngoing>:
{
 8003b46:	b480      	push	{r7}
 8003b48:	b083      	sub	sp, #12
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 0304 	and.w	r3, r3, #4
 8003b56:	2b04      	cmp	r3, #4
 8003b58:	d101      	bne.n	8003b5e <LL_ADC_REG_IsConversionOngoing+0x18>
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e000      	b.n	8003b60 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003b6c:	b590      	push	{r4, r7, lr}
 8003b6e:	b09f      	sub	sp, #124	; 0x7c
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b76:	2300      	movs	r3, #0
 8003b78:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d101      	bne.n	8003b8a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003b86:	2302      	movs	r3, #2
 8003b88:	e093      	b.n	8003cb2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003b92:	2300      	movs	r3, #0
 8003b94:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003b96:	2300      	movs	r3, #0
 8003b98:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a47      	ldr	r2, [pc, #284]	; (8003cbc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d102      	bne.n	8003baa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003ba4:	4b46      	ldr	r3, [pc, #280]	; (8003cc0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003ba6:	60bb      	str	r3, [r7, #8]
 8003ba8:	e001      	b.n	8003bae <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003baa:	2300      	movs	r3, #0
 8003bac:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d10b      	bne.n	8003bcc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bb8:	f043 0220 	orr.w	r2, r3, #32
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e072      	b.n	8003cb2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f7ff ffb9 	bl	8003b46 <LL_ADC_REG_IsConversionOngoing>
 8003bd4:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7ff ffb3 	bl	8003b46 <LL_ADC_REG_IsConversionOngoing>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d154      	bne.n	8003c90 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003be6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d151      	bne.n	8003c90 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003bec:	4b35      	ldr	r3, [pc, #212]	; (8003cc4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003bee:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d02c      	beq.n	8003c52 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003bf8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	6859      	ldr	r1, [r3, #4]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c0a:	035b      	lsls	r3, r3, #13
 8003c0c:	430b      	orrs	r3, r1
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c12:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c14:	4829      	ldr	r0, [pc, #164]	; (8003cbc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003c16:	f7ff ff83 	bl	8003b20 <LL_ADC_IsEnabled>
 8003c1a:	4604      	mov	r4, r0
 8003c1c:	4828      	ldr	r0, [pc, #160]	; (8003cc0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003c1e:	f7ff ff7f 	bl	8003b20 <LL_ADC_IsEnabled>
 8003c22:	4603      	mov	r3, r0
 8003c24:	431c      	orrs	r4, r3
 8003c26:	4828      	ldr	r0, [pc, #160]	; (8003cc8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003c28:	f7ff ff7a 	bl	8003b20 <LL_ADC_IsEnabled>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	4323      	orrs	r3, r4
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d137      	bne.n	8003ca4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003c34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003c3c:	f023 030f 	bic.w	r3, r3, #15
 8003c40:	683a      	ldr	r2, [r7, #0]
 8003c42:	6811      	ldr	r1, [r2, #0]
 8003c44:	683a      	ldr	r2, [r7, #0]
 8003c46:	6892      	ldr	r2, [r2, #8]
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	431a      	orrs	r2, r3
 8003c4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c4e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003c50:	e028      	b.n	8003ca4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003c52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c5c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c5e:	4817      	ldr	r0, [pc, #92]	; (8003cbc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003c60:	f7ff ff5e 	bl	8003b20 <LL_ADC_IsEnabled>
 8003c64:	4604      	mov	r4, r0
 8003c66:	4816      	ldr	r0, [pc, #88]	; (8003cc0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003c68:	f7ff ff5a 	bl	8003b20 <LL_ADC_IsEnabled>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	431c      	orrs	r4, r3
 8003c70:	4815      	ldr	r0, [pc, #84]	; (8003cc8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003c72:	f7ff ff55 	bl	8003b20 <LL_ADC_IsEnabled>
 8003c76:	4603      	mov	r3, r0
 8003c78:	4323      	orrs	r3, r4
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d112      	bne.n	8003ca4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003c7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003c86:	f023 030f 	bic.w	r3, r3, #15
 8003c8a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003c8c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003c8e:	e009      	b.n	8003ca4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c94:	f043 0220 	orr.w	r2, r3, #32
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003ca2:	e000      	b.n	8003ca6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ca4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003cae:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	377c      	adds	r7, #124	; 0x7c
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd90      	pop	{r4, r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	50040000 	.word	0x50040000
 8003cc0:	50040100 	.word	0x50040100
 8003cc4:	50040300 	.word	0x50040300
 8003cc8:	50040200 	.word	0x50040200

08003ccc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b085      	sub	sp, #20
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f003 0307 	and.w	r3, r3, #7
 8003cda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cdc:	4b0c      	ldr	r3, [pc, #48]	; (8003d10 <__NVIC_SetPriorityGrouping+0x44>)
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ce2:	68ba      	ldr	r2, [r7, #8]
 8003ce4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ce8:	4013      	ands	r3, r2
 8003cea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cf4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003cf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cfe:	4a04      	ldr	r2, [pc, #16]	; (8003d10 <__NVIC_SetPriorityGrouping+0x44>)
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	60d3      	str	r3, [r2, #12]
}
 8003d04:	bf00      	nop
 8003d06:	3714      	adds	r7, #20
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr
 8003d10:	e000ed00 	.word	0xe000ed00

08003d14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d14:	b480      	push	{r7}
 8003d16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d18:	4b04      	ldr	r3, [pc, #16]	; (8003d2c <__NVIC_GetPriorityGrouping+0x18>)
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	0a1b      	lsrs	r3, r3, #8
 8003d1e:	f003 0307 	and.w	r3, r3, #7
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	e000ed00 	.word	0xe000ed00

08003d30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	4603      	mov	r3, r0
 8003d38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	db0b      	blt.n	8003d5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d42:	79fb      	ldrb	r3, [r7, #7]
 8003d44:	f003 021f 	and.w	r2, r3, #31
 8003d48:	4907      	ldr	r1, [pc, #28]	; (8003d68 <__NVIC_EnableIRQ+0x38>)
 8003d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d4e:	095b      	lsrs	r3, r3, #5
 8003d50:	2001      	movs	r0, #1
 8003d52:	fa00 f202 	lsl.w	r2, r0, r2
 8003d56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d5a:	bf00      	nop
 8003d5c:	370c      	adds	r7, #12
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop
 8003d68:	e000e100 	.word	0xe000e100

08003d6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	4603      	mov	r3, r0
 8003d74:	6039      	str	r1, [r7, #0]
 8003d76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	db0a      	blt.n	8003d96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	b2da      	uxtb	r2, r3
 8003d84:	490c      	ldr	r1, [pc, #48]	; (8003db8 <__NVIC_SetPriority+0x4c>)
 8003d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d8a:	0112      	lsls	r2, r2, #4
 8003d8c:	b2d2      	uxtb	r2, r2
 8003d8e:	440b      	add	r3, r1
 8003d90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d94:	e00a      	b.n	8003dac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	b2da      	uxtb	r2, r3
 8003d9a:	4908      	ldr	r1, [pc, #32]	; (8003dbc <__NVIC_SetPriority+0x50>)
 8003d9c:	79fb      	ldrb	r3, [r7, #7]
 8003d9e:	f003 030f 	and.w	r3, r3, #15
 8003da2:	3b04      	subs	r3, #4
 8003da4:	0112      	lsls	r2, r2, #4
 8003da6:	b2d2      	uxtb	r2, r2
 8003da8:	440b      	add	r3, r1
 8003daa:	761a      	strb	r2, [r3, #24]
}
 8003dac:	bf00      	nop
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr
 8003db8:	e000e100 	.word	0xe000e100
 8003dbc:	e000ed00 	.word	0xe000ed00

08003dc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b089      	sub	sp, #36	; 0x24
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	60f8      	str	r0, [r7, #12]
 8003dc8:	60b9      	str	r1, [r7, #8]
 8003dca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f003 0307 	and.w	r3, r3, #7
 8003dd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dd4:	69fb      	ldr	r3, [r7, #28]
 8003dd6:	f1c3 0307 	rsb	r3, r3, #7
 8003dda:	2b04      	cmp	r3, #4
 8003ddc:	bf28      	it	cs
 8003dde:	2304      	movcs	r3, #4
 8003de0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	3304      	adds	r3, #4
 8003de6:	2b06      	cmp	r3, #6
 8003de8:	d902      	bls.n	8003df0 <NVIC_EncodePriority+0x30>
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	3b03      	subs	r3, #3
 8003dee:	e000      	b.n	8003df2 <NVIC_EncodePriority+0x32>
 8003df0:	2300      	movs	r3, #0
 8003df2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003df4:	f04f 32ff 	mov.w	r2, #4294967295
 8003df8:	69bb      	ldr	r3, [r7, #24]
 8003dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfe:	43da      	mvns	r2, r3
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	401a      	ands	r2, r3
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e08:	f04f 31ff 	mov.w	r1, #4294967295
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e12:	43d9      	mvns	r1, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e18:	4313      	orrs	r3, r2
         );
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3724      	adds	r7, #36	; 0x24
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr
	...

08003e28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	3b01      	subs	r3, #1
 8003e34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e38:	d301      	bcc.n	8003e3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e00f      	b.n	8003e5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e3e:	4a0a      	ldr	r2, [pc, #40]	; (8003e68 <SysTick_Config+0x40>)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	3b01      	subs	r3, #1
 8003e44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e46:	210f      	movs	r1, #15
 8003e48:	f04f 30ff 	mov.w	r0, #4294967295
 8003e4c:	f7ff ff8e 	bl	8003d6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e50:	4b05      	ldr	r3, [pc, #20]	; (8003e68 <SysTick_Config+0x40>)
 8003e52:	2200      	movs	r2, #0
 8003e54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e56:	4b04      	ldr	r3, [pc, #16]	; (8003e68 <SysTick_Config+0x40>)
 8003e58:	2207      	movs	r2, #7
 8003e5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3708      	adds	r7, #8
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	e000e010 	.word	0xe000e010

08003e6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f7ff ff29 	bl	8003ccc <__NVIC_SetPriorityGrouping>
}
 8003e7a:	bf00      	nop
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}

08003e82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b086      	sub	sp, #24
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	4603      	mov	r3, r0
 8003e8a:	60b9      	str	r1, [r7, #8]
 8003e8c:	607a      	str	r2, [r7, #4]
 8003e8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003e90:	2300      	movs	r3, #0
 8003e92:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e94:	f7ff ff3e 	bl	8003d14 <__NVIC_GetPriorityGrouping>
 8003e98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	68b9      	ldr	r1, [r7, #8]
 8003e9e:	6978      	ldr	r0, [r7, #20]
 8003ea0:	f7ff ff8e 	bl	8003dc0 <NVIC_EncodePriority>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003eaa:	4611      	mov	r1, r2
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7ff ff5d 	bl	8003d6c <__NVIC_SetPriority>
}
 8003eb2:	bf00      	nop
 8003eb4:	3718      	adds	r7, #24
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b082      	sub	sp, #8
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f7ff ff31 	bl	8003d30 <__NVIC_EnableIRQ>
}
 8003ece:	bf00      	nop
 8003ed0:	3708      	adds	r7, #8
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	b082      	sub	sp, #8
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f7ff ffa2 	bl	8003e28 <SysTick_Config>
 8003ee4:	4603      	mov	r3, r0
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3708      	adds	r7, #8
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
	...

08003ef0 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e0ac      	b.n	800405c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f000 f8b2 	bl	8004070 <DFSDM_GetChannelFromInstance>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	4a55      	ldr	r2, [pc, #340]	; (8004064 <HAL_DFSDM_ChannelInit+0x174>)
 8003f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d001      	beq.n	8003f1c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e09f      	b.n	800405c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f7fe f86d 	bl	8001ffc <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8003f22:	4b51      	ldr	r3, [pc, #324]	; (8004068 <HAL_DFSDM_ChannelInit+0x178>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	3301      	adds	r3, #1
 8003f28:	4a4f      	ldr	r2, [pc, #316]	; (8004068 <HAL_DFSDM_ChannelInit+0x178>)
 8003f2a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8003f2c:	4b4e      	ldr	r3, [pc, #312]	; (8004068 <HAL_DFSDM_ChannelInit+0x178>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d125      	bne.n	8003f80 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003f34:	4b4d      	ldr	r3, [pc, #308]	; (800406c <HAL_DFSDM_ChannelInit+0x17c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a4c      	ldr	r2, [pc, #304]	; (800406c <HAL_DFSDM_ChannelInit+0x17c>)
 8003f3a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003f3e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003f40:	4b4a      	ldr	r3, [pc, #296]	; (800406c <HAL_DFSDM_ChannelInit+0x17c>)
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	4948      	ldr	r1, [pc, #288]	; (800406c <HAL_DFSDM_ChannelInit+0x17c>)
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8003f4e:	4b47      	ldr	r3, [pc, #284]	; (800406c <HAL_DFSDM_ChannelInit+0x17c>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a46      	ldr	r2, [pc, #280]	; (800406c <HAL_DFSDM_ChannelInit+0x17c>)
 8003f54:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8003f58:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	791b      	ldrb	r3, [r3, #4]
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d108      	bne.n	8003f74 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003f62:	4b42      	ldr	r3, [pc, #264]	; (800406c <HAL_DFSDM_ChannelInit+0x17c>)
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	041b      	lsls	r3, r3, #16
 8003f6e:	493f      	ldr	r1, [pc, #252]	; (800406c <HAL_DFSDM_ChannelInit+0x17c>)
 8003f70:	4313      	orrs	r3, r2
 8003f72:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003f74:	4b3d      	ldr	r3, [pc, #244]	; (800406c <HAL_DFSDM_ChannelInit+0x17c>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a3c      	ldr	r2, [pc, #240]	; (800406c <HAL_DFSDM_ChannelInit+0x17c>)
 8003f7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003f7e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8003f8e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	6819      	ldr	r1, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003f9e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003fa4:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	430a      	orrs	r2, r1
 8003fac:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 020f 	bic.w	r2, r2, #15
 8003fbc:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	6819      	ldr	r1, [r3, #0]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003fcc:	431a      	orrs	r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	430a      	orrs	r2, r1
 8003fd4:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	689a      	ldr	r2, [r3, #8]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8003fe4:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	6899      	ldr	r1, [r3, #8]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	430a      	orrs	r2, r1
 8004000:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	685a      	ldr	r2, [r3, #4]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f002 0207 	and.w	r2, r2, #7
 8004010:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	6859      	ldr	r1, [r3, #4]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800401c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004022:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004024:	431a      	orrs	r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	430a      	orrs	r2, r1
 800402c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800403c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2201      	movs	r2, #1
 8004042:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4618      	mov	r0, r3
 800404c:	f000 f810 	bl	8004070 <DFSDM_GetChannelFromInstance>
 8004050:	4602      	mov	r2, r0
 8004052:	4904      	ldr	r1, [pc, #16]	; (8004064 <HAL_DFSDM_ChannelInit+0x174>)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 800405a:	2300      	movs	r3, #0
}
 800405c:	4618      	mov	r0, r3
 800405e:	3708      	adds	r7, #8
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}
 8004064:	200009e0 	.word	0x200009e0
 8004068:	200009dc 	.word	0x200009dc
 800406c:	40016000 	.word	0x40016000

08004070 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8004070:	b480      	push	{r7}
 8004072:	b085      	sub	sp, #20
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a1c      	ldr	r2, [pc, #112]	; (80040ec <DFSDM_GetChannelFromInstance+0x7c>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d102      	bne.n	8004086 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8004080:	2300      	movs	r3, #0
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	e02b      	b.n	80040de <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a19      	ldr	r2, [pc, #100]	; (80040f0 <DFSDM_GetChannelFromInstance+0x80>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d102      	bne.n	8004094 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800408e:	2301      	movs	r3, #1
 8004090:	60fb      	str	r3, [r7, #12]
 8004092:	e024      	b.n	80040de <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	4a17      	ldr	r2, [pc, #92]	; (80040f4 <DFSDM_GetChannelFromInstance+0x84>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d102      	bne.n	80040a2 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 800409c:	2302      	movs	r3, #2
 800409e:	60fb      	str	r3, [r7, #12]
 80040a0:	e01d      	b.n	80040de <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a14      	ldr	r2, [pc, #80]	; (80040f8 <DFSDM_GetChannelFromInstance+0x88>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d102      	bne.n	80040b0 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80040aa:	2304      	movs	r3, #4
 80040ac:	60fb      	str	r3, [r7, #12]
 80040ae:	e016      	b.n	80040de <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a12      	ldr	r2, [pc, #72]	; (80040fc <DFSDM_GetChannelFromInstance+0x8c>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d102      	bne.n	80040be <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80040b8:	2305      	movs	r3, #5
 80040ba:	60fb      	str	r3, [r7, #12]
 80040bc:	e00f      	b.n	80040de <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a0f      	ldr	r2, [pc, #60]	; (8004100 <DFSDM_GetChannelFromInstance+0x90>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d102      	bne.n	80040cc <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80040c6:	2306      	movs	r3, #6
 80040c8:	60fb      	str	r3, [r7, #12]
 80040ca:	e008      	b.n	80040de <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	4a0d      	ldr	r2, [pc, #52]	; (8004104 <DFSDM_GetChannelFromInstance+0x94>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d102      	bne.n	80040da <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80040d4:	2307      	movs	r3, #7
 80040d6:	60fb      	str	r3, [r7, #12]
 80040d8:	e001      	b.n	80040de <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80040da:	2303      	movs	r3, #3
 80040dc:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80040de:	68fb      	ldr	r3, [r7, #12]
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3714      	adds	r7, #20
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr
 80040ec:	40016000 	.word	0x40016000
 80040f0:	40016020 	.word	0x40016020
 80040f4:	40016040 	.word	0x40016040
 80040f8:	40016080 	.word	0x40016080
 80040fc:	400160a0 	.word	0x400160a0
 8004100:	400160c0 	.word	0x400160c0
 8004104:	400160e0 	.word	0x400160e0

08004108 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004108:	b480      	push	{r7}
 800410a:	b087      	sub	sp, #28
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004112:	2300      	movs	r3, #0
 8004114:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004116:	e17f      	b.n	8004418 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	2101      	movs	r1, #1
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	fa01 f303 	lsl.w	r3, r1, r3
 8004124:	4013      	ands	r3, r2
 8004126:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2b00      	cmp	r3, #0
 800412c:	f000 8171 	beq.w	8004412 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f003 0303 	and.w	r3, r3, #3
 8004138:	2b01      	cmp	r3, #1
 800413a:	d005      	beq.n	8004148 <HAL_GPIO_Init+0x40>
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f003 0303 	and.w	r3, r3, #3
 8004144:	2b02      	cmp	r3, #2
 8004146:	d130      	bne.n	80041aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	005b      	lsls	r3, r3, #1
 8004152:	2203      	movs	r2, #3
 8004154:	fa02 f303 	lsl.w	r3, r2, r3
 8004158:	43db      	mvns	r3, r3
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	4013      	ands	r3, r2
 800415e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	68da      	ldr	r2, [r3, #12]
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	005b      	lsls	r3, r3, #1
 8004168:	fa02 f303 	lsl.w	r3, r2, r3
 800416c:	693a      	ldr	r2, [r7, #16]
 800416e:	4313      	orrs	r3, r2
 8004170:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	693a      	ldr	r2, [r7, #16]
 8004176:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800417e:	2201      	movs	r2, #1
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	fa02 f303 	lsl.w	r3, r2, r3
 8004186:	43db      	mvns	r3, r3
 8004188:	693a      	ldr	r2, [r7, #16]
 800418a:	4013      	ands	r3, r2
 800418c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	091b      	lsrs	r3, r3, #4
 8004194:	f003 0201 	and.w	r2, r3, #1
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	fa02 f303 	lsl.w	r3, r2, r3
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f003 0303 	and.w	r3, r3, #3
 80041b2:	2b03      	cmp	r3, #3
 80041b4:	d118      	bne.n	80041e8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80041bc:	2201      	movs	r2, #1
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	fa02 f303 	lsl.w	r3, r2, r3
 80041c4:	43db      	mvns	r3, r3
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	4013      	ands	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	08db      	lsrs	r3, r3, #3
 80041d2:	f003 0201 	and.w	r2, r3, #1
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	fa02 f303 	lsl.w	r3, r2, r3
 80041dc:	693a      	ldr	r2, [r7, #16]
 80041de:	4313      	orrs	r3, r2
 80041e0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f003 0303 	and.w	r3, r3, #3
 80041f0:	2b03      	cmp	r3, #3
 80041f2:	d017      	beq.n	8004224 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	005b      	lsls	r3, r3, #1
 80041fe:	2203      	movs	r2, #3
 8004200:	fa02 f303 	lsl.w	r3, r2, r3
 8004204:	43db      	mvns	r3, r3
 8004206:	693a      	ldr	r2, [r7, #16]
 8004208:	4013      	ands	r3, r2
 800420a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	689a      	ldr	r2, [r3, #8]
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	005b      	lsls	r3, r3, #1
 8004214:	fa02 f303 	lsl.w	r3, r2, r3
 8004218:	693a      	ldr	r2, [r7, #16]
 800421a:	4313      	orrs	r3, r2
 800421c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	693a      	ldr	r2, [r7, #16]
 8004222:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f003 0303 	and.w	r3, r3, #3
 800422c:	2b02      	cmp	r3, #2
 800422e:	d123      	bne.n	8004278 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	08da      	lsrs	r2, r3, #3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3208      	adds	r2, #8
 8004238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800423c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	f003 0307 	and.w	r3, r3, #7
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	220f      	movs	r2, #15
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	43db      	mvns	r3, r3
 800424e:	693a      	ldr	r2, [r7, #16]
 8004250:	4013      	ands	r3, r2
 8004252:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	691a      	ldr	r2, [r3, #16]
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	f003 0307 	and.w	r3, r3, #7
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	693a      	ldr	r2, [r7, #16]
 8004266:	4313      	orrs	r3, r2
 8004268:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	08da      	lsrs	r2, r3, #3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	3208      	adds	r2, #8
 8004272:	6939      	ldr	r1, [r7, #16]
 8004274:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	005b      	lsls	r3, r3, #1
 8004282:	2203      	movs	r2, #3
 8004284:	fa02 f303 	lsl.w	r3, r2, r3
 8004288:	43db      	mvns	r3, r3
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	4013      	ands	r3, r2
 800428e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f003 0203 	and.w	r2, r3, #3
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	fa02 f303 	lsl.w	r3, r2, r3
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f000 80ac 	beq.w	8004412 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042ba:	4b5f      	ldr	r3, [pc, #380]	; (8004438 <HAL_GPIO_Init+0x330>)
 80042bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042be:	4a5e      	ldr	r2, [pc, #376]	; (8004438 <HAL_GPIO_Init+0x330>)
 80042c0:	f043 0301 	orr.w	r3, r3, #1
 80042c4:	6613      	str	r3, [r2, #96]	; 0x60
 80042c6:	4b5c      	ldr	r3, [pc, #368]	; (8004438 <HAL_GPIO_Init+0x330>)
 80042c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	60bb      	str	r3, [r7, #8]
 80042d0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80042d2:	4a5a      	ldr	r2, [pc, #360]	; (800443c <HAL_GPIO_Init+0x334>)
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	089b      	lsrs	r3, r3, #2
 80042d8:	3302      	adds	r3, #2
 80042da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042de:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	f003 0303 	and.w	r3, r3, #3
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	220f      	movs	r2, #15
 80042ea:	fa02 f303 	lsl.w	r3, r2, r3
 80042ee:	43db      	mvns	r3, r3
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	4013      	ands	r3, r2
 80042f4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80042fc:	d025      	beq.n	800434a <HAL_GPIO_Init+0x242>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a4f      	ldr	r2, [pc, #316]	; (8004440 <HAL_GPIO_Init+0x338>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d01f      	beq.n	8004346 <HAL_GPIO_Init+0x23e>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a4e      	ldr	r2, [pc, #312]	; (8004444 <HAL_GPIO_Init+0x33c>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d019      	beq.n	8004342 <HAL_GPIO_Init+0x23a>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a4d      	ldr	r2, [pc, #308]	; (8004448 <HAL_GPIO_Init+0x340>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d013      	beq.n	800433e <HAL_GPIO_Init+0x236>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a4c      	ldr	r2, [pc, #304]	; (800444c <HAL_GPIO_Init+0x344>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d00d      	beq.n	800433a <HAL_GPIO_Init+0x232>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a4b      	ldr	r2, [pc, #300]	; (8004450 <HAL_GPIO_Init+0x348>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d007      	beq.n	8004336 <HAL_GPIO_Init+0x22e>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a4a      	ldr	r2, [pc, #296]	; (8004454 <HAL_GPIO_Init+0x34c>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d101      	bne.n	8004332 <HAL_GPIO_Init+0x22a>
 800432e:	2306      	movs	r3, #6
 8004330:	e00c      	b.n	800434c <HAL_GPIO_Init+0x244>
 8004332:	2307      	movs	r3, #7
 8004334:	e00a      	b.n	800434c <HAL_GPIO_Init+0x244>
 8004336:	2305      	movs	r3, #5
 8004338:	e008      	b.n	800434c <HAL_GPIO_Init+0x244>
 800433a:	2304      	movs	r3, #4
 800433c:	e006      	b.n	800434c <HAL_GPIO_Init+0x244>
 800433e:	2303      	movs	r3, #3
 8004340:	e004      	b.n	800434c <HAL_GPIO_Init+0x244>
 8004342:	2302      	movs	r3, #2
 8004344:	e002      	b.n	800434c <HAL_GPIO_Init+0x244>
 8004346:	2301      	movs	r3, #1
 8004348:	e000      	b.n	800434c <HAL_GPIO_Init+0x244>
 800434a:	2300      	movs	r3, #0
 800434c:	697a      	ldr	r2, [r7, #20]
 800434e:	f002 0203 	and.w	r2, r2, #3
 8004352:	0092      	lsls	r2, r2, #2
 8004354:	4093      	lsls	r3, r2
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	4313      	orrs	r3, r2
 800435a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800435c:	4937      	ldr	r1, [pc, #220]	; (800443c <HAL_GPIO_Init+0x334>)
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	089b      	lsrs	r3, r3, #2
 8004362:	3302      	adds	r3, #2
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800436a:	4b3b      	ldr	r3, [pc, #236]	; (8004458 <HAL_GPIO_Init+0x350>)
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	43db      	mvns	r3, r3
 8004374:	693a      	ldr	r2, [r7, #16]
 8004376:	4013      	ands	r3, r2
 8004378:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d003      	beq.n	800438e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	4313      	orrs	r3, r2
 800438c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800438e:	4a32      	ldr	r2, [pc, #200]	; (8004458 <HAL_GPIO_Init+0x350>)
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004394:	4b30      	ldr	r3, [pc, #192]	; (8004458 <HAL_GPIO_Init+0x350>)
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	43db      	mvns	r3, r3
 800439e:	693a      	ldr	r2, [r7, #16]
 80043a0:	4013      	ands	r3, r2
 80043a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d003      	beq.n	80043b8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80043b0:	693a      	ldr	r2, [r7, #16]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80043b8:	4a27      	ldr	r2, [pc, #156]	; (8004458 <HAL_GPIO_Init+0x350>)
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80043be:	4b26      	ldr	r3, [pc, #152]	; (8004458 <HAL_GPIO_Init+0x350>)
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	43db      	mvns	r3, r3
 80043c8:	693a      	ldr	r2, [r7, #16]
 80043ca:	4013      	ands	r3, r2
 80043cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d003      	beq.n	80043e2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	4313      	orrs	r3, r2
 80043e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80043e2:	4a1d      	ldr	r2, [pc, #116]	; (8004458 <HAL_GPIO_Init+0x350>)
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80043e8:	4b1b      	ldr	r3, [pc, #108]	; (8004458 <HAL_GPIO_Init+0x350>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	43db      	mvns	r3, r3
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	4013      	ands	r3, r2
 80043f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d003      	beq.n	800440c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004404:	693a      	ldr	r2, [r7, #16]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	4313      	orrs	r3, r2
 800440a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800440c:	4a12      	ldr	r2, [pc, #72]	; (8004458 <HAL_GPIO_Init+0x350>)
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	3301      	adds	r3, #1
 8004416:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	fa22 f303 	lsr.w	r3, r2, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	f47f ae78 	bne.w	8004118 <HAL_GPIO_Init+0x10>
  }
}
 8004428:	bf00      	nop
 800442a:	bf00      	nop
 800442c:	371c      	adds	r7, #28
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	40021000 	.word	0x40021000
 800443c:	40010000 	.word	0x40010000
 8004440:	48000400 	.word	0x48000400
 8004444:	48000800 	.word	0x48000800
 8004448:	48000c00 	.word	0x48000c00
 800444c:	48001000 	.word	0x48001000
 8004450:	48001400 	.word	0x48001400
 8004454:	48001800 	.word	0x48001800
 8004458:	40010400 	.word	0x40010400

0800445c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	460b      	mov	r3, r1
 8004466:	807b      	strh	r3, [r7, #2]
 8004468:	4613      	mov	r3, r2
 800446a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800446c:	787b      	ldrb	r3, [r7, #1]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004472:	887a      	ldrh	r2, [r7, #2]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004478:	e002      	b.n	8004480 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800447a:	887a      	ldrh	r2, [r7, #2]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004480:	bf00      	nop
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
 8004492:	4603      	mov	r3, r0
 8004494:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004496:	4b08      	ldr	r3, [pc, #32]	; (80044b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004498:	695a      	ldr	r2, [r3, #20]
 800449a:	88fb      	ldrh	r3, [r7, #6]
 800449c:	4013      	ands	r3, r2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d006      	beq.n	80044b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80044a2:	4a05      	ldr	r2, [pc, #20]	; (80044b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044a4:	88fb      	ldrh	r3, [r7, #6]
 80044a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80044a8:	88fb      	ldrh	r3, [r7, #6]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f000 f806 	bl	80044bc <HAL_GPIO_EXTI_Callback>
  }
}
 80044b0:	bf00      	nop
 80044b2:	3708      	adds	r7, #8
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40010400 	.word	0x40010400

080044bc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	4603      	mov	r3, r0
 80044c4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80044c6:	bf00      	nop
 80044c8:	370c      	adds	r7, #12
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr

080044d2 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044d2:	b580      	push	{r7, lr}
 80044d4:	b082      	sub	sp, #8
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d101      	bne.n	80044e4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e08d      	b.n	8004600 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d106      	bne.n	80044fe <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f7fd fde3 	bl	80020c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2224      	movs	r2, #36	; 0x24
 8004502:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f022 0201 	bic.w	r2, r2, #1
 8004514:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685a      	ldr	r2, [r3, #4]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004522:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	689a      	ldr	r2, [r3, #8]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004532:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	2b01      	cmp	r3, #1
 800453a:	d107      	bne.n	800454c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	689a      	ldr	r2, [r3, #8]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004548:	609a      	str	r2, [r3, #8]
 800454a:	e006      	b.n	800455a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	689a      	ldr	r2, [r3, #8]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004558:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	2b02      	cmp	r3, #2
 8004560:	d108      	bne.n	8004574 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	685a      	ldr	r2, [r3, #4]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004570:	605a      	str	r2, [r3, #4]
 8004572:	e007      	b.n	8004584 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	685a      	ldr	r2, [r3, #4]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004582:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	6812      	ldr	r2, [r2, #0]
 800458e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004592:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004596:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68da      	ldr	r2, [r3, #12]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045a6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	691a      	ldr	r2, [r3, #16]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	695b      	ldr	r3, [r3, #20]
 80045b0:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	699b      	ldr	r3, [r3, #24]
 80045b8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	430a      	orrs	r2, r1
 80045c0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	69d9      	ldr	r1, [r3, #28]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6a1a      	ldr	r2, [r3, #32]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	430a      	orrs	r2, r1
 80045d0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f042 0201 	orr.w	r2, r2, #1
 80045e0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2220      	movs	r2, #32
 80045ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80045fe:	2300      	movs	r3, #0
}
 8004600:	4618      	mov	r0, r3
 8004602:	3708      	adds	r7, #8
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}

08004608 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b088      	sub	sp, #32
 800460c:	af02      	add	r7, sp, #8
 800460e:	60f8      	str	r0, [r7, #12]
 8004610:	4608      	mov	r0, r1
 8004612:	4611      	mov	r1, r2
 8004614:	461a      	mov	r2, r3
 8004616:	4603      	mov	r3, r0
 8004618:	817b      	strh	r3, [r7, #10]
 800461a:	460b      	mov	r3, r1
 800461c:	813b      	strh	r3, [r7, #8]
 800461e:	4613      	mov	r3, r2
 8004620:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004628:	b2db      	uxtb	r3, r3
 800462a:	2b20      	cmp	r3, #32
 800462c:	f040 80f9 	bne.w	8004822 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004630:	6a3b      	ldr	r3, [r7, #32]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d002      	beq.n	800463c <HAL_I2C_Mem_Write+0x34>
 8004636:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004638:	2b00      	cmp	r3, #0
 800463a:	d105      	bne.n	8004648 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004642:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e0ed      	b.n	8004824 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800464e:	2b01      	cmp	r3, #1
 8004650:	d101      	bne.n	8004656 <HAL_I2C_Mem_Write+0x4e>
 8004652:	2302      	movs	r3, #2
 8004654:	e0e6      	b.n	8004824 <HAL_I2C_Mem_Write+0x21c>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2201      	movs	r2, #1
 800465a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800465e:	f7fe f8e3 	bl	8002828 <HAL_GetTick>
 8004662:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	9300      	str	r3, [sp, #0]
 8004668:	2319      	movs	r3, #25
 800466a:	2201      	movs	r2, #1
 800466c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004670:	68f8      	ldr	r0, [r7, #12]
 8004672:	f000 fac3 	bl	8004bfc <I2C_WaitOnFlagUntilTimeout>
 8004676:	4603      	mov	r3, r0
 8004678:	2b00      	cmp	r3, #0
 800467a:	d001      	beq.n	8004680 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e0d1      	b.n	8004824 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2221      	movs	r2, #33	; 0x21
 8004684:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2240      	movs	r2, #64	; 0x40
 800468c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6a3a      	ldr	r2, [r7, #32]
 800469a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80046a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2200      	movs	r2, #0
 80046a6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046a8:	88f8      	ldrh	r0, [r7, #6]
 80046aa:	893a      	ldrh	r2, [r7, #8]
 80046ac:	8979      	ldrh	r1, [r7, #10]
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	9301      	str	r3, [sp, #4]
 80046b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046b4:	9300      	str	r3, [sp, #0]
 80046b6:	4603      	mov	r3, r0
 80046b8:	68f8      	ldr	r0, [r7, #12]
 80046ba:	f000 f9d3 	bl	8004a64 <I2C_RequestMemoryWrite>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d005      	beq.n	80046d0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e0a9      	b.n	8004824 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	2bff      	cmp	r3, #255	; 0xff
 80046d8:	d90e      	bls.n	80046f8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	22ff      	movs	r2, #255	; 0xff
 80046de:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046e4:	b2da      	uxtb	r2, r3
 80046e6:	8979      	ldrh	r1, [r7, #10]
 80046e8:	2300      	movs	r3, #0
 80046ea:	9300      	str	r3, [sp, #0]
 80046ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80046f0:	68f8      	ldr	r0, [r7, #12]
 80046f2:	f000 fc3d 	bl	8004f70 <I2C_TransferConfig>
 80046f6:	e00f      	b.n	8004718 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046fc:	b29a      	uxth	r2, r3
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004706:	b2da      	uxtb	r2, r3
 8004708:	8979      	ldrh	r1, [r7, #10]
 800470a:	2300      	movs	r3, #0
 800470c:	9300      	str	r3, [sp, #0]
 800470e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004712:	68f8      	ldr	r0, [r7, #12]
 8004714:	f000 fc2c 	bl	8004f70 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004718:	697a      	ldr	r2, [r7, #20]
 800471a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800471c:	68f8      	ldr	r0, [r7, #12]
 800471e:	f000 fabc 	bl	8004c9a <I2C_WaitOnTXISFlagUntilTimeout>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d001      	beq.n	800472c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e07b      	b.n	8004824 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004730:	781a      	ldrb	r2, [r3, #0]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473c:	1c5a      	adds	r2, r3, #1
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004746:	b29b      	uxth	r3, r3
 8004748:	3b01      	subs	r3, #1
 800474a:	b29a      	uxth	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004754:	3b01      	subs	r3, #1
 8004756:	b29a      	uxth	r2, r3
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004760:	b29b      	uxth	r3, r3
 8004762:	2b00      	cmp	r3, #0
 8004764:	d034      	beq.n	80047d0 <HAL_I2C_Mem_Write+0x1c8>
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800476a:	2b00      	cmp	r3, #0
 800476c:	d130      	bne.n	80047d0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	9300      	str	r3, [sp, #0]
 8004772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004774:	2200      	movs	r2, #0
 8004776:	2180      	movs	r1, #128	; 0x80
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 fa3f 	bl	8004bfc <I2C_WaitOnFlagUntilTimeout>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d001      	beq.n	8004788 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e04d      	b.n	8004824 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800478c:	b29b      	uxth	r3, r3
 800478e:	2bff      	cmp	r3, #255	; 0xff
 8004790:	d90e      	bls.n	80047b0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	22ff      	movs	r2, #255	; 0xff
 8004796:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800479c:	b2da      	uxtb	r2, r3
 800479e:	8979      	ldrh	r1, [r7, #10]
 80047a0:	2300      	movs	r3, #0
 80047a2:	9300      	str	r3, [sp, #0]
 80047a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047a8:	68f8      	ldr	r0, [r7, #12]
 80047aa:	f000 fbe1 	bl	8004f70 <I2C_TransferConfig>
 80047ae:	e00f      	b.n	80047d0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047b4:	b29a      	uxth	r2, r3
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047be:	b2da      	uxtb	r2, r3
 80047c0:	8979      	ldrh	r1, [r7, #10]
 80047c2:	2300      	movs	r3, #0
 80047c4:	9300      	str	r3, [sp, #0]
 80047c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80047ca:	68f8      	ldr	r0, [r7, #12]
 80047cc:	f000 fbd0 	bl	8004f70 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d19e      	bne.n	8004718 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047de:	68f8      	ldr	r0, [r7, #12]
 80047e0:	f000 faa2 	bl	8004d28 <I2C_WaitOnSTOPFlagUntilTimeout>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d001      	beq.n	80047ee <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e01a      	b.n	8004824 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	2220      	movs	r2, #32
 80047f4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	6859      	ldr	r1, [r3, #4]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	4b0a      	ldr	r3, [pc, #40]	; (800482c <HAL_I2C_Mem_Write+0x224>)
 8004802:	400b      	ands	r3, r1
 8004804:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2220      	movs	r2, #32
 800480a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800481e:	2300      	movs	r3, #0
 8004820:	e000      	b.n	8004824 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004822:	2302      	movs	r3, #2
  }
}
 8004824:	4618      	mov	r0, r3
 8004826:	3718      	adds	r7, #24
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	fe00e800 	.word	0xfe00e800

08004830 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b088      	sub	sp, #32
 8004834:	af02      	add	r7, sp, #8
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	4608      	mov	r0, r1
 800483a:	4611      	mov	r1, r2
 800483c:	461a      	mov	r2, r3
 800483e:	4603      	mov	r3, r0
 8004840:	817b      	strh	r3, [r7, #10]
 8004842:	460b      	mov	r3, r1
 8004844:	813b      	strh	r3, [r7, #8]
 8004846:	4613      	mov	r3, r2
 8004848:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b20      	cmp	r3, #32
 8004854:	f040 80fd 	bne.w	8004a52 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004858:	6a3b      	ldr	r3, [r7, #32]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d002      	beq.n	8004864 <HAL_I2C_Mem_Read+0x34>
 800485e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004860:	2b00      	cmp	r3, #0
 8004862:	d105      	bne.n	8004870 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f44f 7200 	mov.w	r2, #512	; 0x200
 800486a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	e0f1      	b.n	8004a54 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004876:	2b01      	cmp	r3, #1
 8004878:	d101      	bne.n	800487e <HAL_I2C_Mem_Read+0x4e>
 800487a:	2302      	movs	r3, #2
 800487c:	e0ea      	b.n	8004a54 <HAL_I2C_Mem_Read+0x224>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2201      	movs	r2, #1
 8004882:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004886:	f7fd ffcf 	bl	8002828 <HAL_GetTick>
 800488a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	9300      	str	r3, [sp, #0]
 8004890:	2319      	movs	r3, #25
 8004892:	2201      	movs	r2, #1
 8004894:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004898:	68f8      	ldr	r0, [r7, #12]
 800489a:	f000 f9af 	bl	8004bfc <I2C_WaitOnFlagUntilTimeout>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d001      	beq.n	80048a8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e0d5      	b.n	8004a54 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2222      	movs	r2, #34	; 0x22
 80048ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2240      	movs	r2, #64	; 0x40
 80048b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2200      	movs	r2, #0
 80048bc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6a3a      	ldr	r2, [r7, #32]
 80048c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80048c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80048d0:	88f8      	ldrh	r0, [r7, #6]
 80048d2:	893a      	ldrh	r2, [r7, #8]
 80048d4:	8979      	ldrh	r1, [r7, #10]
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	9301      	str	r3, [sp, #4]
 80048da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048dc:	9300      	str	r3, [sp, #0]
 80048de:	4603      	mov	r3, r0
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f000 f913 	bl	8004b0c <I2C_RequestMemoryRead>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d005      	beq.n	80048f8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e0ad      	b.n	8004a54 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	2bff      	cmp	r3, #255	; 0xff
 8004900:	d90e      	bls.n	8004920 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	22ff      	movs	r2, #255	; 0xff
 8004906:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800490c:	b2da      	uxtb	r2, r3
 800490e:	8979      	ldrh	r1, [r7, #10]
 8004910:	4b52      	ldr	r3, [pc, #328]	; (8004a5c <HAL_I2C_Mem_Read+0x22c>)
 8004912:	9300      	str	r3, [sp, #0]
 8004914:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004918:	68f8      	ldr	r0, [r7, #12]
 800491a:	f000 fb29 	bl	8004f70 <I2C_TransferConfig>
 800491e:	e00f      	b.n	8004940 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004924:	b29a      	uxth	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800492e:	b2da      	uxtb	r2, r3
 8004930:	8979      	ldrh	r1, [r7, #10]
 8004932:	4b4a      	ldr	r3, [pc, #296]	; (8004a5c <HAL_I2C_Mem_Read+0x22c>)
 8004934:	9300      	str	r3, [sp, #0]
 8004936:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800493a:	68f8      	ldr	r0, [r7, #12]
 800493c:	f000 fb18 	bl	8004f70 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	9300      	str	r3, [sp, #0]
 8004944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004946:	2200      	movs	r2, #0
 8004948:	2104      	movs	r1, #4
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	f000 f956 	bl	8004bfc <I2C_WaitOnFlagUntilTimeout>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d001      	beq.n	800495a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e07c      	b.n	8004a54 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004964:	b2d2      	uxtb	r2, r2
 8004966:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496c:	1c5a      	adds	r2, r3, #1
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004976:	3b01      	subs	r3, #1
 8004978:	b29a      	uxth	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004982:	b29b      	uxth	r3, r3
 8004984:	3b01      	subs	r3, #1
 8004986:	b29a      	uxth	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004990:	b29b      	uxth	r3, r3
 8004992:	2b00      	cmp	r3, #0
 8004994:	d034      	beq.n	8004a00 <HAL_I2C_Mem_Read+0x1d0>
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800499a:	2b00      	cmp	r3, #0
 800499c:	d130      	bne.n	8004a00 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	9300      	str	r3, [sp, #0]
 80049a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a4:	2200      	movs	r2, #0
 80049a6:	2180      	movs	r1, #128	; 0x80
 80049a8:	68f8      	ldr	r0, [r7, #12]
 80049aa:	f000 f927 	bl	8004bfc <I2C_WaitOnFlagUntilTimeout>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d001      	beq.n	80049b8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e04d      	b.n	8004a54 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049bc:	b29b      	uxth	r3, r3
 80049be:	2bff      	cmp	r3, #255	; 0xff
 80049c0:	d90e      	bls.n	80049e0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	22ff      	movs	r2, #255	; 0xff
 80049c6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049cc:	b2da      	uxtb	r2, r3
 80049ce:	8979      	ldrh	r1, [r7, #10]
 80049d0:	2300      	movs	r3, #0
 80049d2:	9300      	str	r3, [sp, #0]
 80049d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80049d8:	68f8      	ldr	r0, [r7, #12]
 80049da:	f000 fac9 	bl	8004f70 <I2C_TransferConfig>
 80049de:	e00f      	b.n	8004a00 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049e4:	b29a      	uxth	r2, r3
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ee:	b2da      	uxtb	r2, r3
 80049f0:	8979      	ldrh	r1, [r7, #10]
 80049f2:	2300      	movs	r3, #0
 80049f4:	9300      	str	r3, [sp, #0]
 80049f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049fa:	68f8      	ldr	r0, [r7, #12]
 80049fc:	f000 fab8 	bl	8004f70 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d19a      	bne.n	8004940 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f000 f98a 	bl	8004d28 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d001      	beq.n	8004a1e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e01a      	b.n	8004a54 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	2220      	movs	r2, #32
 8004a24:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	6859      	ldr	r1, [r3, #4]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	4b0b      	ldr	r3, [pc, #44]	; (8004a60 <HAL_I2C_Mem_Read+0x230>)
 8004a32:	400b      	ands	r3, r1
 8004a34:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2220      	movs	r2, #32
 8004a3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	e000      	b.n	8004a54 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004a52:	2302      	movs	r3, #2
  }
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3718      	adds	r7, #24
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	80002400 	.word	0x80002400
 8004a60:	fe00e800 	.word	0xfe00e800

08004a64 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b086      	sub	sp, #24
 8004a68:	af02      	add	r7, sp, #8
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	4608      	mov	r0, r1
 8004a6e:	4611      	mov	r1, r2
 8004a70:	461a      	mov	r2, r3
 8004a72:	4603      	mov	r3, r0
 8004a74:	817b      	strh	r3, [r7, #10]
 8004a76:	460b      	mov	r3, r1
 8004a78:	813b      	strh	r3, [r7, #8]
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004a7e:	88fb      	ldrh	r3, [r7, #6]
 8004a80:	b2da      	uxtb	r2, r3
 8004a82:	8979      	ldrh	r1, [r7, #10]
 8004a84:	4b20      	ldr	r3, [pc, #128]	; (8004b08 <I2C_RequestMemoryWrite+0xa4>)
 8004a86:	9300      	str	r3, [sp, #0]
 8004a88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a8c:	68f8      	ldr	r0, [r7, #12]
 8004a8e:	f000 fa6f 	bl	8004f70 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a92:	69fa      	ldr	r2, [r7, #28]
 8004a94:	69b9      	ldr	r1, [r7, #24]
 8004a96:	68f8      	ldr	r0, [r7, #12]
 8004a98:	f000 f8ff 	bl	8004c9a <I2C_WaitOnTXISFlagUntilTimeout>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d001      	beq.n	8004aa6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e02c      	b.n	8004b00 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004aa6:	88fb      	ldrh	r3, [r7, #6]
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d105      	bne.n	8004ab8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004aac:	893b      	ldrh	r3, [r7, #8]
 8004aae:	b2da      	uxtb	r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	629a      	str	r2, [r3, #40]	; 0x28
 8004ab6:	e015      	b.n	8004ae4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004ab8:	893b      	ldrh	r3, [r7, #8]
 8004aba:	0a1b      	lsrs	r3, r3, #8
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	b2da      	uxtb	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ac6:	69fa      	ldr	r2, [r7, #28]
 8004ac8:	69b9      	ldr	r1, [r7, #24]
 8004aca:	68f8      	ldr	r0, [r7, #12]
 8004acc:	f000 f8e5 	bl	8004c9a <I2C_WaitOnTXISFlagUntilTimeout>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d001      	beq.n	8004ada <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e012      	b.n	8004b00 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ada:	893b      	ldrh	r3, [r7, #8]
 8004adc:	b2da      	uxtb	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	9300      	str	r3, [sp, #0]
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	2200      	movs	r2, #0
 8004aec:	2180      	movs	r1, #128	; 0x80
 8004aee:	68f8      	ldr	r0, [r7, #12]
 8004af0:	f000 f884 	bl	8004bfc <I2C_WaitOnFlagUntilTimeout>
 8004af4:	4603      	mov	r3, r0
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d001      	beq.n	8004afe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e000      	b.n	8004b00 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3710      	adds	r7, #16
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	80002000 	.word	0x80002000

08004b0c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b086      	sub	sp, #24
 8004b10:	af02      	add	r7, sp, #8
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	4608      	mov	r0, r1
 8004b16:	4611      	mov	r1, r2
 8004b18:	461a      	mov	r2, r3
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	817b      	strh	r3, [r7, #10]
 8004b1e:	460b      	mov	r3, r1
 8004b20:	813b      	strh	r3, [r7, #8]
 8004b22:	4613      	mov	r3, r2
 8004b24:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004b26:	88fb      	ldrh	r3, [r7, #6]
 8004b28:	b2da      	uxtb	r2, r3
 8004b2a:	8979      	ldrh	r1, [r7, #10]
 8004b2c:	4b20      	ldr	r3, [pc, #128]	; (8004bb0 <I2C_RequestMemoryRead+0xa4>)
 8004b2e:	9300      	str	r3, [sp, #0]
 8004b30:	2300      	movs	r3, #0
 8004b32:	68f8      	ldr	r0, [r7, #12]
 8004b34:	f000 fa1c 	bl	8004f70 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b38:	69fa      	ldr	r2, [r7, #28]
 8004b3a:	69b9      	ldr	r1, [r7, #24]
 8004b3c:	68f8      	ldr	r0, [r7, #12]
 8004b3e:	f000 f8ac 	bl	8004c9a <I2C_WaitOnTXISFlagUntilTimeout>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d001      	beq.n	8004b4c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e02c      	b.n	8004ba6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b4c:	88fb      	ldrh	r3, [r7, #6]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d105      	bne.n	8004b5e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b52:	893b      	ldrh	r3, [r7, #8]
 8004b54:	b2da      	uxtb	r2, r3
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	629a      	str	r2, [r3, #40]	; 0x28
 8004b5c:	e015      	b.n	8004b8a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004b5e:	893b      	ldrh	r3, [r7, #8]
 8004b60:	0a1b      	lsrs	r3, r3, #8
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	b2da      	uxtb	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b6c:	69fa      	ldr	r2, [r7, #28]
 8004b6e:	69b9      	ldr	r1, [r7, #24]
 8004b70:	68f8      	ldr	r0, [r7, #12]
 8004b72:	f000 f892 	bl	8004c9a <I2C_WaitOnTXISFlagUntilTimeout>
 8004b76:	4603      	mov	r3, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d001      	beq.n	8004b80 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e012      	b.n	8004ba6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b80:	893b      	ldrh	r3, [r7, #8]
 8004b82:	b2da      	uxtb	r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004b8a:	69fb      	ldr	r3, [r7, #28]
 8004b8c:	9300      	str	r3, [sp, #0]
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	2200      	movs	r2, #0
 8004b92:	2140      	movs	r1, #64	; 0x40
 8004b94:	68f8      	ldr	r0, [r7, #12]
 8004b96:	f000 f831 	bl	8004bfc <I2C_WaitOnFlagUntilTimeout>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d001      	beq.n	8004ba4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e000      	b.n	8004ba6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3710      	adds	r7, #16
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	80002000 	.word	0x80002000

08004bb4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b083      	sub	sp, #12
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	f003 0302 	and.w	r3, r3, #2
 8004bc6:	2b02      	cmp	r3, #2
 8004bc8:	d103      	bne.n	8004bd2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	699b      	ldr	r3, [r3, #24]
 8004bd8:	f003 0301 	and.w	r3, r3, #1
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d007      	beq.n	8004bf0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	699a      	ldr	r2, [r3, #24]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0201 	orr.w	r2, r2, #1
 8004bee:	619a      	str	r2, [r3, #24]
  }
}
 8004bf0:	bf00      	nop
 8004bf2:	370c      	adds	r7, #12
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfa:	4770      	bx	lr

08004bfc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	60f8      	str	r0, [r7, #12]
 8004c04:	60b9      	str	r1, [r7, #8]
 8004c06:	603b      	str	r3, [r7, #0]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c0c:	e031      	b.n	8004c72 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c14:	d02d      	beq.n	8004c72 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c16:	f7fd fe07 	bl	8002828 <HAL_GetTick>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	683a      	ldr	r2, [r7, #0]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d302      	bcc.n	8004c2c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d122      	bne.n	8004c72 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699a      	ldr	r2, [r3, #24]
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	4013      	ands	r3, r2
 8004c36:	68ba      	ldr	r2, [r7, #8]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	bf0c      	ite	eq
 8004c3c:	2301      	moveq	r3, #1
 8004c3e:	2300      	movne	r3, #0
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	461a      	mov	r2, r3
 8004c44:	79fb      	ldrb	r3, [r7, #7]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d113      	bne.n	8004c72 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c4e:	f043 0220 	orr.w	r2, r3, #32
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2220      	movs	r2, #32
 8004c5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e00f      	b.n	8004c92 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	699a      	ldr	r2, [r3, #24]
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	68ba      	ldr	r2, [r7, #8]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	bf0c      	ite	eq
 8004c82:	2301      	moveq	r3, #1
 8004c84:	2300      	movne	r3, #0
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	461a      	mov	r2, r3
 8004c8a:	79fb      	ldrb	r3, [r7, #7]
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d0be      	beq.n	8004c0e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3710      	adds	r7, #16
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}

08004c9a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004c9a:	b580      	push	{r7, lr}
 8004c9c:	b084      	sub	sp, #16
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	60f8      	str	r0, [r7, #12]
 8004ca2:	60b9      	str	r1, [r7, #8]
 8004ca4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ca6:	e033      	b.n	8004d10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	68b9      	ldr	r1, [r7, #8]
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f000 f87f 	bl	8004db0 <I2C_IsErrorOccurred>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d001      	beq.n	8004cbc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e031      	b.n	8004d20 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc2:	d025      	beq.n	8004d10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cc4:	f7fd fdb0 	bl	8002828 <HAL_GetTick>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	1ad3      	subs	r3, r2, r3
 8004cce:	68ba      	ldr	r2, [r7, #8]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d302      	bcc.n	8004cda <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d11a      	bne.n	8004d10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	699b      	ldr	r3, [r3, #24]
 8004ce0:	f003 0302 	and.w	r3, r3, #2
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	d013      	beq.n	8004d10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cec:	f043 0220 	orr.w	r2, r3, #32
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e007      	b.n	8004d20 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	699b      	ldr	r3, [r3, #24]
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d1c4      	bne.n	8004ca8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3710      	adds	r7, #16
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d34:	e02f      	b.n	8004d96 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	68b9      	ldr	r1, [r7, #8]
 8004d3a:	68f8      	ldr	r0, [r7, #12]
 8004d3c:	f000 f838 	bl	8004db0 <I2C_IsErrorOccurred>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d001      	beq.n	8004d4a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e02d      	b.n	8004da6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d4a:	f7fd fd6d 	bl	8002828 <HAL_GetTick>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	68ba      	ldr	r2, [r7, #8]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d302      	bcc.n	8004d60 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d11a      	bne.n	8004d96 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	f003 0320 	and.w	r3, r3, #32
 8004d6a:	2b20      	cmp	r3, #32
 8004d6c:	d013      	beq.n	8004d96 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d72:	f043 0220 	orr.w	r2, r3, #32
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e007      	b.n	8004da6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	699b      	ldr	r3, [r3, #24]
 8004d9c:	f003 0320 	and.w	r3, r3, #32
 8004da0:	2b20      	cmp	r3, #32
 8004da2:	d1c8      	bne.n	8004d36 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
	...

08004db0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b08a      	sub	sp, #40	; 0x28
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	f003 0310 	and.w	r3, r3, #16
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d068      	beq.n	8004eae <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2210      	movs	r2, #16
 8004de2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004de4:	e049      	b.n	8004e7a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dec:	d045      	beq.n	8004e7a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004dee:	f7fd fd1b 	bl	8002828 <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	68ba      	ldr	r2, [r7, #8]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d302      	bcc.n	8004e04 <I2C_IsErrorOccurred+0x54>
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d13a      	bne.n	8004e7a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e0e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e16:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e26:	d121      	bne.n	8004e6c <I2C_IsErrorOccurred+0xbc>
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e2e:	d01d      	beq.n	8004e6c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004e30:	7cfb      	ldrb	r3, [r7, #19]
 8004e32:	2b20      	cmp	r3, #32
 8004e34:	d01a      	beq.n	8004e6c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	685a      	ldr	r2, [r3, #4]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e44:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004e46:	f7fd fcef 	bl	8002828 <HAL_GetTick>
 8004e4a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e4c:	e00e      	b.n	8004e6c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004e4e:	f7fd fceb 	bl	8002828 <HAL_GetTick>
 8004e52:	4602      	mov	r2, r0
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	2b19      	cmp	r3, #25
 8004e5a:	d907      	bls.n	8004e6c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004e5c:	6a3b      	ldr	r3, [r7, #32]
 8004e5e:	f043 0320 	orr.w	r3, r3, #32
 8004e62:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004e6a:	e006      	b.n	8004e7a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	f003 0320 	and.w	r3, r3, #32
 8004e76:	2b20      	cmp	r3, #32
 8004e78:	d1e9      	bne.n	8004e4e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	699b      	ldr	r3, [r3, #24]
 8004e80:	f003 0320 	and.w	r3, r3, #32
 8004e84:	2b20      	cmp	r3, #32
 8004e86:	d003      	beq.n	8004e90 <I2C_IsErrorOccurred+0xe0>
 8004e88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d0aa      	beq.n	8004de6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004e90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d103      	bne.n	8004ea0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2220      	movs	r2, #32
 8004e9e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004ea0:	6a3b      	ldr	r3, [r7, #32]
 8004ea2:	f043 0304 	orr.w	r3, r3, #4
 8004ea6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	699b      	ldr	r3, [r3, #24]
 8004eb4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d00b      	beq.n	8004ed8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004ec0:	6a3b      	ldr	r3, [r7, #32]
 8004ec2:	f043 0301 	orr.w	r3, r3, #1
 8004ec6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ed0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00b      	beq.n	8004efa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004ee2:	6a3b      	ldr	r3, [r7, #32]
 8004ee4:	f043 0308 	orr.w	r3, r3, #8
 8004ee8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ef2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d00b      	beq.n	8004f1c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004f04:	6a3b      	ldr	r3, [r7, #32]
 8004f06:	f043 0302 	orr.w	r3, r3, #2
 8004f0a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f14:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004f1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d01c      	beq.n	8004f5e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004f24:	68f8      	ldr	r0, [r7, #12]
 8004f26:	f7ff fe45 	bl	8004bb4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	6859      	ldr	r1, [r3, #4]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	4b0d      	ldr	r3, [pc, #52]	; (8004f6c <I2C_IsErrorOccurred+0x1bc>)
 8004f36:	400b      	ands	r3, r1
 8004f38:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f3e:	6a3b      	ldr	r3, [r7, #32]
 8004f40:	431a      	orrs	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2220      	movs	r2, #32
 8004f4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004f5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3728      	adds	r7, #40	; 0x28
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	bf00      	nop
 8004f6c:	fe00e800 	.word	0xfe00e800

08004f70 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b087      	sub	sp, #28
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	607b      	str	r3, [r7, #4]
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	817b      	strh	r3, [r7, #10]
 8004f7e:	4613      	mov	r3, r2
 8004f80:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f82:	897b      	ldrh	r3, [r7, #10]
 8004f84:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f88:	7a7b      	ldrb	r3, [r7, #9]
 8004f8a:	041b      	lsls	r3, r3, #16
 8004f8c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f90:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f96:	6a3b      	ldr	r3, [r7, #32]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f9e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	685a      	ldr	r2, [r3, #4]
 8004fa6:	6a3b      	ldr	r3, [r7, #32]
 8004fa8:	0d5b      	lsrs	r3, r3, #21
 8004faa:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004fae:	4b08      	ldr	r3, [pc, #32]	; (8004fd0 <I2C_TransferConfig+0x60>)
 8004fb0:	430b      	orrs	r3, r1
 8004fb2:	43db      	mvns	r3, r3
 8004fb4:	ea02 0103 	and.w	r1, r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	697a      	ldr	r2, [r7, #20]
 8004fbe:	430a      	orrs	r2, r1
 8004fc0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004fc2:	bf00      	nop
 8004fc4:	371c      	adds	r7, #28
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	03ff63ff 	.word	0x03ff63ff

08004fd4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	2b20      	cmp	r3, #32
 8004fe8:	d138      	bne.n	800505c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d101      	bne.n	8004ff8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	e032      	b.n	800505e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2224      	movs	r2, #36	; 0x24
 8005004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f022 0201 	bic.w	r2, r2, #1
 8005016:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005026:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	6819      	ldr	r1, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	683a      	ldr	r2, [r7, #0]
 8005034:	430a      	orrs	r2, r1
 8005036:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f042 0201 	orr.w	r2, r2, #1
 8005046:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2220      	movs	r2, #32
 800504c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005058:	2300      	movs	r3, #0
 800505a:	e000      	b.n	800505e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800505c:	2302      	movs	r3, #2
  }
}
 800505e:	4618      	mov	r0, r3
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr

0800506a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800506a:	b480      	push	{r7}
 800506c:	b085      	sub	sp, #20
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
 8005072:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b20      	cmp	r3, #32
 800507e:	d139      	bne.n	80050f4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005086:	2b01      	cmp	r3, #1
 8005088:	d101      	bne.n	800508e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800508a:	2302      	movs	r3, #2
 800508c:	e033      	b.n	80050f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2201      	movs	r2, #1
 8005092:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2224      	movs	r2, #36	; 0x24
 800509a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f022 0201 	bic.w	r2, r2, #1
 80050ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80050bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	021b      	lsls	r3, r3, #8
 80050c2:	68fa      	ldr	r2, [r7, #12]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f042 0201 	orr.w	r2, r2, #1
 80050de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2220      	movs	r2, #32
 80050e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80050f0:	2300      	movs	r3, #0
 80050f2:	e000      	b.n	80050f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80050f4:	2302      	movs	r3, #2
  }
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3714      	adds	r7, #20
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr

08005102 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005102:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005104:	b08f      	sub	sp, #60	; 0x3c
 8005106:	af0a      	add	r7, sp, #40	; 0x28
 8005108:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d101      	bne.n	8005114 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e116      	b.n	8005342 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8005120:	b2db      	uxtb	r3, r3
 8005122:	2b00      	cmp	r3, #0
 8005124:	d106      	bne.n	8005134 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f7fd f952 	bl	80023d8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2203      	movs	r2, #3
 8005138:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005140:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005144:	2b00      	cmp	r3, #0
 8005146:	d102      	bne.n	800514e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4618      	mov	r0, r3
 8005154:	f002 fb9f 	bl	8007896 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	603b      	str	r3, [r7, #0]
 800515e:	687e      	ldr	r6, [r7, #4]
 8005160:	466d      	mov	r5, sp
 8005162:	f106 0410 	add.w	r4, r6, #16
 8005166:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005168:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800516a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800516c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800516e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005172:	e885 0003 	stmia.w	r5, {r0, r1}
 8005176:	1d33      	adds	r3, r6, #4
 8005178:	cb0e      	ldmia	r3, {r1, r2, r3}
 800517a:	6838      	ldr	r0, [r7, #0]
 800517c:	f002 fb5f 	bl	800783e <USB_CoreInit>
 8005180:	4603      	mov	r3, r0
 8005182:	2b00      	cmp	r3, #0
 8005184:	d005      	beq.n	8005192 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2202      	movs	r2, #2
 800518a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e0d7      	b.n	8005342 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2100      	movs	r1, #0
 8005198:	4618      	mov	r0, r3
 800519a:	f002 fb8d 	bl	80078b8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800519e:	2300      	movs	r3, #0
 80051a0:	73fb      	strb	r3, [r7, #15]
 80051a2:	e04a      	b.n	800523a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80051a4:	7bfa      	ldrb	r2, [r7, #15]
 80051a6:	6879      	ldr	r1, [r7, #4]
 80051a8:	4613      	mov	r3, r2
 80051aa:	00db      	lsls	r3, r3, #3
 80051ac:	4413      	add	r3, r2
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	440b      	add	r3, r1
 80051b2:	333d      	adds	r3, #61	; 0x3d
 80051b4:	2201      	movs	r2, #1
 80051b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80051b8:	7bfa      	ldrb	r2, [r7, #15]
 80051ba:	6879      	ldr	r1, [r7, #4]
 80051bc:	4613      	mov	r3, r2
 80051be:	00db      	lsls	r3, r3, #3
 80051c0:	4413      	add	r3, r2
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	440b      	add	r3, r1
 80051c6:	333c      	adds	r3, #60	; 0x3c
 80051c8:	7bfa      	ldrb	r2, [r7, #15]
 80051ca:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80051cc:	7bfa      	ldrb	r2, [r7, #15]
 80051ce:	7bfb      	ldrb	r3, [r7, #15]
 80051d0:	b298      	uxth	r0, r3
 80051d2:	6879      	ldr	r1, [r7, #4]
 80051d4:	4613      	mov	r3, r2
 80051d6:	00db      	lsls	r3, r3, #3
 80051d8:	4413      	add	r3, r2
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	440b      	add	r3, r1
 80051de:	3356      	adds	r3, #86	; 0x56
 80051e0:	4602      	mov	r2, r0
 80051e2:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80051e4:	7bfa      	ldrb	r2, [r7, #15]
 80051e6:	6879      	ldr	r1, [r7, #4]
 80051e8:	4613      	mov	r3, r2
 80051ea:	00db      	lsls	r3, r3, #3
 80051ec:	4413      	add	r3, r2
 80051ee:	009b      	lsls	r3, r3, #2
 80051f0:	440b      	add	r3, r1
 80051f2:	3340      	adds	r3, #64	; 0x40
 80051f4:	2200      	movs	r2, #0
 80051f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80051f8:	7bfa      	ldrb	r2, [r7, #15]
 80051fa:	6879      	ldr	r1, [r7, #4]
 80051fc:	4613      	mov	r3, r2
 80051fe:	00db      	lsls	r3, r3, #3
 8005200:	4413      	add	r3, r2
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	440b      	add	r3, r1
 8005206:	3344      	adds	r3, #68	; 0x44
 8005208:	2200      	movs	r2, #0
 800520a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800520c:	7bfa      	ldrb	r2, [r7, #15]
 800520e:	6879      	ldr	r1, [r7, #4]
 8005210:	4613      	mov	r3, r2
 8005212:	00db      	lsls	r3, r3, #3
 8005214:	4413      	add	r3, r2
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	440b      	add	r3, r1
 800521a:	3348      	adds	r3, #72	; 0x48
 800521c:	2200      	movs	r2, #0
 800521e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005220:	7bfa      	ldrb	r2, [r7, #15]
 8005222:	6879      	ldr	r1, [r7, #4]
 8005224:	4613      	mov	r3, r2
 8005226:	00db      	lsls	r3, r3, #3
 8005228:	4413      	add	r3, r2
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	440b      	add	r3, r1
 800522e:	334c      	adds	r3, #76	; 0x4c
 8005230:	2200      	movs	r2, #0
 8005232:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005234:	7bfb      	ldrb	r3, [r7, #15]
 8005236:	3301      	adds	r3, #1
 8005238:	73fb      	strb	r3, [r7, #15]
 800523a:	7bfa      	ldrb	r2, [r7, #15]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	429a      	cmp	r2, r3
 8005242:	d3af      	bcc.n	80051a4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005244:	2300      	movs	r3, #0
 8005246:	73fb      	strb	r3, [r7, #15]
 8005248:	e044      	b.n	80052d4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800524a:	7bfa      	ldrb	r2, [r7, #15]
 800524c:	6879      	ldr	r1, [r7, #4]
 800524e:	4613      	mov	r3, r2
 8005250:	00db      	lsls	r3, r3, #3
 8005252:	4413      	add	r3, r2
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	440b      	add	r3, r1
 8005258:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800525c:	2200      	movs	r2, #0
 800525e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005260:	7bfa      	ldrb	r2, [r7, #15]
 8005262:	6879      	ldr	r1, [r7, #4]
 8005264:	4613      	mov	r3, r2
 8005266:	00db      	lsls	r3, r3, #3
 8005268:	4413      	add	r3, r2
 800526a:	009b      	lsls	r3, r3, #2
 800526c:	440b      	add	r3, r1
 800526e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8005272:	7bfa      	ldrb	r2, [r7, #15]
 8005274:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005276:	7bfa      	ldrb	r2, [r7, #15]
 8005278:	6879      	ldr	r1, [r7, #4]
 800527a:	4613      	mov	r3, r2
 800527c:	00db      	lsls	r3, r3, #3
 800527e:	4413      	add	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	440b      	add	r3, r1
 8005284:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005288:	2200      	movs	r2, #0
 800528a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800528c:	7bfa      	ldrb	r2, [r7, #15]
 800528e:	6879      	ldr	r1, [r7, #4]
 8005290:	4613      	mov	r3, r2
 8005292:	00db      	lsls	r3, r3, #3
 8005294:	4413      	add	r3, r2
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	440b      	add	r3, r1
 800529a:	f503 7321 	add.w	r3, r3, #644	; 0x284
 800529e:	2200      	movs	r2, #0
 80052a0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80052a2:	7bfa      	ldrb	r2, [r7, #15]
 80052a4:	6879      	ldr	r1, [r7, #4]
 80052a6:	4613      	mov	r3, r2
 80052a8:	00db      	lsls	r3, r3, #3
 80052aa:	4413      	add	r3, r2
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	440b      	add	r3, r1
 80052b0:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80052b4:	2200      	movs	r2, #0
 80052b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80052b8:	7bfa      	ldrb	r2, [r7, #15]
 80052ba:	6879      	ldr	r1, [r7, #4]
 80052bc:	4613      	mov	r3, r2
 80052be:	00db      	lsls	r3, r3, #3
 80052c0:	4413      	add	r3, r2
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	440b      	add	r3, r1
 80052c6:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80052ca:	2200      	movs	r2, #0
 80052cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052ce:	7bfb      	ldrb	r3, [r7, #15]
 80052d0:	3301      	adds	r3, #1
 80052d2:	73fb      	strb	r3, [r7, #15]
 80052d4:	7bfa      	ldrb	r2, [r7, #15]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	429a      	cmp	r2, r3
 80052dc:	d3b5      	bcc.n	800524a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	603b      	str	r3, [r7, #0]
 80052e4:	687e      	ldr	r6, [r7, #4]
 80052e6:	466d      	mov	r5, sp
 80052e8:	f106 0410 	add.w	r4, r6, #16
 80052ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052f4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80052f8:	e885 0003 	stmia.w	r5, {r0, r1}
 80052fc:	1d33      	adds	r3, r6, #4
 80052fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005300:	6838      	ldr	r0, [r7, #0]
 8005302:	f002 fb25 	bl	8007950 <USB_DevInit>
 8005306:	4603      	mov	r3, r0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d005      	beq.n	8005318 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2202      	movs	r2, #2
 8005310:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e014      	b.n	8005342 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532c:	2b01      	cmp	r3, #1
 800532e:	d102      	bne.n	8005336 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f000 f80a 	bl	800534a <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4618      	mov	r0, r3
 800533c:	f002 fcc7 	bl	8007cce <USB_DevDisconnect>

  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3714      	adds	r7, #20
 8005346:	46bd      	mov	sp, r7
 8005348:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800534a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800534a:	b480      	push	{r7}
 800534c:	b085      	sub	sp, #20
 800534e:	af00      	add	r7, sp, #0
 8005350:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005378:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800537c:	f043 0303 	orr.w	r3, r3, #3
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8005384:	2300      	movs	r3, #0
}
 8005386:	4618      	mov	r0, r3
 8005388:	3714      	adds	r7, #20
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr
	...

08005394 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005398:	4b05      	ldr	r3, [pc, #20]	; (80053b0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a04      	ldr	r2, [pc, #16]	; (80053b0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800539e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053a2:	6013      	str	r3, [r2, #0]
}
 80053a4:	bf00      	nop
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	40007000 	.word	0x40007000

080053b4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80053b4:	b480      	push	{r7}
 80053b6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80053b8:	4b04      	ldr	r3, [pc, #16]	; (80053cc <HAL_PWREx_GetVoltageRange+0x18>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	40007000 	.word	0x40007000

080053d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b085      	sub	sp, #20
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053de:	d130      	bne.n	8005442 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80053e0:	4b23      	ldr	r3, [pc, #140]	; (8005470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80053e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053ec:	d038      	beq.n	8005460 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80053ee:	4b20      	ldr	r3, [pc, #128]	; (8005470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80053f6:	4a1e      	ldr	r2, [pc, #120]	; (8005470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80053f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80053fc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80053fe:	4b1d      	ldr	r3, [pc, #116]	; (8005474 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2232      	movs	r2, #50	; 0x32
 8005404:	fb02 f303 	mul.w	r3, r2, r3
 8005408:	4a1b      	ldr	r2, [pc, #108]	; (8005478 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800540a:	fba2 2303 	umull	r2, r3, r2, r3
 800540e:	0c9b      	lsrs	r3, r3, #18
 8005410:	3301      	adds	r3, #1
 8005412:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005414:	e002      	b.n	800541c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	3b01      	subs	r3, #1
 800541a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800541c:	4b14      	ldr	r3, [pc, #80]	; (8005470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800541e:	695b      	ldr	r3, [r3, #20]
 8005420:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005424:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005428:	d102      	bne.n	8005430 <HAL_PWREx_ControlVoltageScaling+0x60>
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1f2      	bne.n	8005416 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005430:	4b0f      	ldr	r3, [pc, #60]	; (8005470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005432:	695b      	ldr	r3, [r3, #20]
 8005434:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005438:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800543c:	d110      	bne.n	8005460 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800543e:	2303      	movs	r3, #3
 8005440:	e00f      	b.n	8005462 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005442:	4b0b      	ldr	r3, [pc, #44]	; (8005470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800544a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800544e:	d007      	beq.n	8005460 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005450:	4b07      	ldr	r3, [pc, #28]	; (8005470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005458:	4a05      	ldr	r2, [pc, #20]	; (8005470 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800545a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800545e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3714      	adds	r7, #20
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	40007000 	.word	0x40007000
 8005474:	20000000 	.word	0x20000000
 8005478:	431bde83 	.word	0x431bde83

0800547c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800547c:	b480      	push	{r7}
 800547e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8005480:	4b05      	ldr	r3, [pc, #20]	; (8005498 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	4a04      	ldr	r2, [pc, #16]	; (8005498 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005486:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800548a:	6053      	str	r3, [r2, #4]
}
 800548c:	bf00      	nop
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	40007000 	.word	0x40007000

0800549c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af02      	add	r7, sp, #8
 80054a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80054a4:	f7fd f9c0 	bl	8002828 <HAL_GetTick>
 80054a8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d101      	bne.n	80054b4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e063      	b.n	800557c <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d10b      	bne.n	80054d8 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f7fc fe59 	bl	8002180 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80054ce:	f241 3188 	movw	r1, #5000	; 0x1388
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 f858 	bl	8005588 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	3b01      	subs	r3, #1
 80054e8:	021a      	lsls	r2, r3, #8
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	430a      	orrs	r2, r1
 80054f0:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f6:	9300      	str	r3, [sp, #0]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	2120      	movs	r1, #32
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 f850 	bl	80055a4 <QSPI_WaitFlagStateUntilTimeout>
 8005504:	4603      	mov	r3, r0
 8005506:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005508:	7afb      	ldrb	r3, [r7, #11]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d131      	bne.n	8005572 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005518:	f023 0310 	bic.w	r3, r3, #16
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	6852      	ldr	r2, [r2, #4]
 8005520:	0611      	lsls	r1, r2, #24
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	68d2      	ldr	r2, [r2, #12]
 8005526:	4311      	orrs	r1, r2
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	6812      	ldr	r2, [r2, #0]
 800552c:	430b      	orrs	r3, r1
 800552e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	685a      	ldr	r2, [r3, #4]
 8005536:	4b13      	ldr	r3, [pc, #76]	; (8005584 <HAL_QSPI_Init+0xe8>)
 8005538:	4013      	ands	r3, r2
 800553a:	687a      	ldr	r2, [r7, #4]
 800553c:	6912      	ldr	r2, [r2, #16]
 800553e:	0411      	lsls	r1, r2, #16
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	6952      	ldr	r2, [r2, #20]
 8005544:	4311      	orrs	r1, r2
 8005546:	687a      	ldr	r2, [r7, #4]
 8005548:	6992      	ldr	r2, [r2, #24]
 800554a:	4311      	orrs	r1, r2
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	6812      	ldr	r2, [r2, #0]
 8005550:	430b      	orrs	r3, r1
 8005552:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f042 0201 	orr.w	r2, r2, #1
 8005562:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2201      	movs	r2, #1
 800556e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800557a:	7afb      	ldrb	r3, [r7, #11]
}
 800557c:	4618      	mov	r0, r3
 800557e:	3710      	adds	r7, #16
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}
 8005584:	ffe0f8fe 	.word	0xffe0f8fe

08005588 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	683a      	ldr	r2, [r7, #0]
 8005596:	641a      	str	r2, [r3, #64]	; 0x40
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	603b      	str	r3, [r7, #0]
 80055b0:	4613      	mov	r3, r2
 80055b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80055b4:	e01a      	b.n	80055ec <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055b6:	69bb      	ldr	r3, [r7, #24]
 80055b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055bc:	d016      	beq.n	80055ec <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055be:	f7fd f933 	bl	8002828 <HAL_GetTick>
 80055c2:	4602      	mov	r2, r0
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	1ad3      	subs	r3, r2, r3
 80055c8:	69ba      	ldr	r2, [r7, #24]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d302      	bcc.n	80055d4 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d10b      	bne.n	80055ec <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2204      	movs	r2, #4
 80055d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055e0:	f043 0201 	orr.w	r2, r3, #1
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	e00e      	b.n	800560a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	689a      	ldr	r2, [r3, #8]
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	4013      	ands	r3, r2
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	bf14      	ite	ne
 80055fa:	2301      	movne	r3, #1
 80055fc:	2300      	moveq	r3, #0
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	461a      	mov	r2, r3
 8005602:	79fb      	ldrb	r3, [r7, #7]
 8005604:	429a      	cmp	r2, r3
 8005606:	d1d6      	bne.n	80055b6 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005608:	2300      	movs	r3, #0
}
 800560a:	4618      	mov	r0, r3
 800560c:	3710      	adds	r7, #16
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
	...

08005614 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b088      	sub	sp, #32
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d101      	bne.n	8005626 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e3ca      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005626:	4b97      	ldr	r3, [pc, #604]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	f003 030c 	and.w	r3, r3, #12
 800562e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005630:	4b94      	ldr	r3, [pc, #592]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	f003 0303 	and.w	r3, r3, #3
 8005638:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 0310 	and.w	r3, r3, #16
 8005642:	2b00      	cmp	r3, #0
 8005644:	f000 80e4 	beq.w	8005810 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d007      	beq.n	800565e <HAL_RCC_OscConfig+0x4a>
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	2b0c      	cmp	r3, #12
 8005652:	f040 808b 	bne.w	800576c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	2b01      	cmp	r3, #1
 800565a:	f040 8087 	bne.w	800576c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800565e:	4b89      	ldr	r3, [pc, #548]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0302 	and.w	r3, r3, #2
 8005666:	2b00      	cmp	r3, #0
 8005668:	d005      	beq.n	8005676 <HAL_RCC_OscConfig+0x62>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	699b      	ldr	r3, [r3, #24]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d101      	bne.n	8005676 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	e3a2      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a1a      	ldr	r2, [r3, #32]
 800567a:	4b82      	ldr	r3, [pc, #520]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0308 	and.w	r3, r3, #8
 8005682:	2b00      	cmp	r3, #0
 8005684:	d004      	beq.n	8005690 <HAL_RCC_OscConfig+0x7c>
 8005686:	4b7f      	ldr	r3, [pc, #508]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800568e:	e005      	b.n	800569c <HAL_RCC_OscConfig+0x88>
 8005690:	4b7c      	ldr	r3, [pc, #496]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 8005692:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005696:	091b      	lsrs	r3, r3, #4
 8005698:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800569c:	4293      	cmp	r3, r2
 800569e:	d223      	bcs.n	80056e8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6a1b      	ldr	r3, [r3, #32]
 80056a4:	4618      	mov	r0, r3
 80056a6:	f000 fd55 	bl	8006154 <RCC_SetFlashLatencyFromMSIRange>
 80056aa:	4603      	mov	r3, r0
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d001      	beq.n	80056b4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e383      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80056b4:	4b73      	ldr	r3, [pc, #460]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a72      	ldr	r2, [pc, #456]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80056ba:	f043 0308 	orr.w	r3, r3, #8
 80056be:	6013      	str	r3, [r2, #0]
 80056c0:	4b70      	ldr	r3, [pc, #448]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6a1b      	ldr	r3, [r3, #32]
 80056cc:	496d      	ldr	r1, [pc, #436]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80056ce:	4313      	orrs	r3, r2
 80056d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80056d2:	4b6c      	ldr	r3, [pc, #432]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	69db      	ldr	r3, [r3, #28]
 80056de:	021b      	lsls	r3, r3, #8
 80056e0:	4968      	ldr	r1, [pc, #416]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80056e2:	4313      	orrs	r3, r2
 80056e4:	604b      	str	r3, [r1, #4]
 80056e6:	e025      	b.n	8005734 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80056e8:	4b66      	ldr	r3, [pc, #408]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a65      	ldr	r2, [pc, #404]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80056ee:	f043 0308 	orr.w	r3, r3, #8
 80056f2:	6013      	str	r3, [r2, #0]
 80056f4:	4b63      	ldr	r3, [pc, #396]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6a1b      	ldr	r3, [r3, #32]
 8005700:	4960      	ldr	r1, [pc, #384]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 8005702:	4313      	orrs	r3, r2
 8005704:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005706:	4b5f      	ldr	r3, [pc, #380]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	69db      	ldr	r3, [r3, #28]
 8005712:	021b      	lsls	r3, r3, #8
 8005714:	495b      	ldr	r1, [pc, #364]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 8005716:	4313      	orrs	r3, r2
 8005718:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800571a:	69bb      	ldr	r3, [r7, #24]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d109      	bne.n	8005734 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6a1b      	ldr	r3, [r3, #32]
 8005724:	4618      	mov	r0, r3
 8005726:	f000 fd15 	bl	8006154 <RCC_SetFlashLatencyFromMSIRange>
 800572a:	4603      	mov	r3, r0
 800572c:	2b00      	cmp	r3, #0
 800572e:	d001      	beq.n	8005734 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e343      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005734:	f000 fc4a 	bl	8005fcc <HAL_RCC_GetSysClockFreq>
 8005738:	4602      	mov	r2, r0
 800573a:	4b52      	ldr	r3, [pc, #328]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	091b      	lsrs	r3, r3, #4
 8005740:	f003 030f 	and.w	r3, r3, #15
 8005744:	4950      	ldr	r1, [pc, #320]	; (8005888 <HAL_RCC_OscConfig+0x274>)
 8005746:	5ccb      	ldrb	r3, [r1, r3]
 8005748:	f003 031f 	and.w	r3, r3, #31
 800574c:	fa22 f303 	lsr.w	r3, r2, r3
 8005750:	4a4e      	ldr	r2, [pc, #312]	; (800588c <HAL_RCC_OscConfig+0x278>)
 8005752:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005754:	4b4e      	ldr	r3, [pc, #312]	; (8005890 <HAL_RCC_OscConfig+0x27c>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4618      	mov	r0, r3
 800575a:	f7fd f815 	bl	8002788 <HAL_InitTick>
 800575e:	4603      	mov	r3, r0
 8005760:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005762:	7bfb      	ldrb	r3, [r7, #15]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d052      	beq.n	800580e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005768:	7bfb      	ldrb	r3, [r7, #15]
 800576a:	e327      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	699b      	ldr	r3, [r3, #24]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d032      	beq.n	80057da <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005774:	4b43      	ldr	r3, [pc, #268]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a42      	ldr	r2, [pc, #264]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 800577a:	f043 0301 	orr.w	r3, r3, #1
 800577e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005780:	f7fd f852 	bl	8002828 <HAL_GetTick>
 8005784:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005786:	e008      	b.n	800579a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005788:	f7fd f84e 	bl	8002828 <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	2b02      	cmp	r3, #2
 8005794:	d901      	bls.n	800579a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e310      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800579a:	4b3a      	ldr	r3, [pc, #232]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f003 0302 	and.w	r3, r3, #2
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d0f0      	beq.n	8005788 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80057a6:	4b37      	ldr	r3, [pc, #220]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a36      	ldr	r2, [pc, #216]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80057ac:	f043 0308 	orr.w	r3, r3, #8
 80057b0:	6013      	str	r3, [r2, #0]
 80057b2:	4b34      	ldr	r3, [pc, #208]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6a1b      	ldr	r3, [r3, #32]
 80057be:	4931      	ldr	r1, [pc, #196]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80057c0:	4313      	orrs	r3, r2
 80057c2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80057c4:	4b2f      	ldr	r3, [pc, #188]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	69db      	ldr	r3, [r3, #28]
 80057d0:	021b      	lsls	r3, r3, #8
 80057d2:	492c      	ldr	r1, [pc, #176]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80057d4:	4313      	orrs	r3, r2
 80057d6:	604b      	str	r3, [r1, #4]
 80057d8:	e01a      	b.n	8005810 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80057da:	4b2a      	ldr	r3, [pc, #168]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a29      	ldr	r2, [pc, #164]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 80057e0:	f023 0301 	bic.w	r3, r3, #1
 80057e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80057e6:	f7fd f81f 	bl	8002828 <HAL_GetTick>
 80057ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80057ec:	e008      	b.n	8005800 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80057ee:	f7fd f81b 	bl	8002828 <HAL_GetTick>
 80057f2:	4602      	mov	r2, r0
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	1ad3      	subs	r3, r2, r3
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d901      	bls.n	8005800 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80057fc:	2303      	movs	r3, #3
 80057fe:	e2dd      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005800:	4b20      	ldr	r3, [pc, #128]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 0302 	and.w	r3, r3, #2
 8005808:	2b00      	cmp	r3, #0
 800580a:	d1f0      	bne.n	80057ee <HAL_RCC_OscConfig+0x1da>
 800580c:	e000      	b.n	8005810 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800580e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f003 0301 	and.w	r3, r3, #1
 8005818:	2b00      	cmp	r3, #0
 800581a:	d074      	beq.n	8005906 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	2b08      	cmp	r3, #8
 8005820:	d005      	beq.n	800582e <HAL_RCC_OscConfig+0x21a>
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	2b0c      	cmp	r3, #12
 8005826:	d10e      	bne.n	8005846 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	2b03      	cmp	r3, #3
 800582c:	d10b      	bne.n	8005846 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800582e:	4b15      	ldr	r3, [pc, #84]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005836:	2b00      	cmp	r3, #0
 8005838:	d064      	beq.n	8005904 <HAL_RCC_OscConfig+0x2f0>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d160      	bne.n	8005904 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e2ba      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800584e:	d106      	bne.n	800585e <HAL_RCC_OscConfig+0x24a>
 8005850:	4b0c      	ldr	r3, [pc, #48]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a0b      	ldr	r2, [pc, #44]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 8005856:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800585a:	6013      	str	r3, [r2, #0]
 800585c:	e026      	b.n	80058ac <HAL_RCC_OscConfig+0x298>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005866:	d115      	bne.n	8005894 <HAL_RCC_OscConfig+0x280>
 8005868:	4b06      	ldr	r3, [pc, #24]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a05      	ldr	r2, [pc, #20]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 800586e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005872:	6013      	str	r3, [r2, #0]
 8005874:	4b03      	ldr	r3, [pc, #12]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a02      	ldr	r2, [pc, #8]	; (8005884 <HAL_RCC_OscConfig+0x270>)
 800587a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800587e:	6013      	str	r3, [r2, #0]
 8005880:	e014      	b.n	80058ac <HAL_RCC_OscConfig+0x298>
 8005882:	bf00      	nop
 8005884:	40021000 	.word	0x40021000
 8005888:	0800a750 	.word	0x0800a750
 800588c:	20000000 	.word	0x20000000
 8005890:	20000004 	.word	0x20000004
 8005894:	4ba0      	ldr	r3, [pc, #640]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a9f      	ldr	r2, [pc, #636]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 800589a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800589e:	6013      	str	r3, [r2, #0]
 80058a0:	4b9d      	ldr	r3, [pc, #628]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a9c      	ldr	r2, [pc, #624]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 80058a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d013      	beq.n	80058dc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058b4:	f7fc ffb8 	bl	8002828 <HAL_GetTick>
 80058b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80058ba:	e008      	b.n	80058ce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058bc:	f7fc ffb4 	bl	8002828 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	2b64      	cmp	r3, #100	; 0x64
 80058c8:	d901      	bls.n	80058ce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80058ca:	2303      	movs	r3, #3
 80058cc:	e276      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80058ce:	4b92      	ldr	r3, [pc, #584]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d0f0      	beq.n	80058bc <HAL_RCC_OscConfig+0x2a8>
 80058da:	e014      	b.n	8005906 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058dc:	f7fc ffa4 	bl	8002828 <HAL_GetTick>
 80058e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80058e2:	e008      	b.n	80058f6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058e4:	f7fc ffa0 	bl	8002828 <HAL_GetTick>
 80058e8:	4602      	mov	r2, r0
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	2b64      	cmp	r3, #100	; 0x64
 80058f0:	d901      	bls.n	80058f6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80058f2:	2303      	movs	r3, #3
 80058f4:	e262      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80058f6:	4b88      	ldr	r3, [pc, #544]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d1f0      	bne.n	80058e4 <HAL_RCC_OscConfig+0x2d0>
 8005902:	e000      	b.n	8005906 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005904:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 0302 	and.w	r3, r3, #2
 800590e:	2b00      	cmp	r3, #0
 8005910:	d060      	beq.n	80059d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	2b04      	cmp	r3, #4
 8005916:	d005      	beq.n	8005924 <HAL_RCC_OscConfig+0x310>
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	2b0c      	cmp	r3, #12
 800591c:	d119      	bne.n	8005952 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	2b02      	cmp	r3, #2
 8005922:	d116      	bne.n	8005952 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005924:	4b7c      	ldr	r3, [pc, #496]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800592c:	2b00      	cmp	r3, #0
 800592e:	d005      	beq.n	800593c <HAL_RCC_OscConfig+0x328>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d101      	bne.n	800593c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	e23f      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800593c:	4b76      	ldr	r3, [pc, #472]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	691b      	ldr	r3, [r3, #16]
 8005948:	061b      	lsls	r3, r3, #24
 800594a:	4973      	ldr	r1, [pc, #460]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 800594c:	4313      	orrs	r3, r2
 800594e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005950:	e040      	b.n	80059d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	68db      	ldr	r3, [r3, #12]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d023      	beq.n	80059a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800595a:	4b6f      	ldr	r3, [pc, #444]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a6e      	ldr	r2, [pc, #440]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005960:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005964:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005966:	f7fc ff5f 	bl	8002828 <HAL_GetTick>
 800596a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800596c:	e008      	b.n	8005980 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800596e:	f7fc ff5b 	bl	8002828 <HAL_GetTick>
 8005972:	4602      	mov	r2, r0
 8005974:	693b      	ldr	r3, [r7, #16]
 8005976:	1ad3      	subs	r3, r2, r3
 8005978:	2b02      	cmp	r3, #2
 800597a:	d901      	bls.n	8005980 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800597c:	2303      	movs	r3, #3
 800597e:	e21d      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005980:	4b65      	ldr	r3, [pc, #404]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005988:	2b00      	cmp	r3, #0
 800598a:	d0f0      	beq.n	800596e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800598c:	4b62      	ldr	r3, [pc, #392]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	061b      	lsls	r3, r3, #24
 800599a:	495f      	ldr	r1, [pc, #380]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 800599c:	4313      	orrs	r3, r2
 800599e:	604b      	str	r3, [r1, #4]
 80059a0:	e018      	b.n	80059d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059a2:	4b5d      	ldr	r3, [pc, #372]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a5c      	ldr	r2, [pc, #368]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 80059a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ae:	f7fc ff3b 	bl	8002828 <HAL_GetTick>
 80059b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80059b4:	e008      	b.n	80059c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059b6:	f7fc ff37 	bl	8002828 <HAL_GetTick>
 80059ba:	4602      	mov	r2, r0
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	2b02      	cmp	r3, #2
 80059c2:	d901      	bls.n	80059c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80059c4:	2303      	movs	r3, #3
 80059c6:	e1f9      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80059c8:	4b53      	ldr	r3, [pc, #332]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d1f0      	bne.n	80059b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0308 	and.w	r3, r3, #8
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d03c      	beq.n	8005a5a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	695b      	ldr	r3, [r3, #20]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d01c      	beq.n	8005a22 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059e8:	4b4b      	ldr	r3, [pc, #300]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 80059ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80059ee:	4a4a      	ldr	r2, [pc, #296]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 80059f0:	f043 0301 	orr.w	r3, r3, #1
 80059f4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059f8:	f7fc ff16 	bl	8002828 <HAL_GetTick>
 80059fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80059fe:	e008      	b.n	8005a12 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a00:	f7fc ff12 	bl	8002828 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d901      	bls.n	8005a12 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e1d4      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a12:	4b41      	ldr	r3, [pc, #260]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d0ef      	beq.n	8005a00 <HAL_RCC_OscConfig+0x3ec>
 8005a20:	e01b      	b.n	8005a5a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a22:	4b3d      	ldr	r3, [pc, #244]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a28:	4a3b      	ldr	r2, [pc, #236]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a2a:	f023 0301 	bic.w	r3, r3, #1
 8005a2e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a32:	f7fc fef9 	bl	8002828 <HAL_GetTick>
 8005a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a38:	e008      	b.n	8005a4c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a3a:	f7fc fef5 	bl	8002828 <HAL_GetTick>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d901      	bls.n	8005a4c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005a48:	2303      	movs	r3, #3
 8005a4a:	e1b7      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a4c:	4b32      	ldr	r3, [pc, #200]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a52:	f003 0302 	and.w	r3, r3, #2
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1ef      	bne.n	8005a3a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0304 	and.w	r3, r3, #4
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	f000 80a6 	beq.w	8005bb4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005a6c:	4b2a      	ldr	r3, [pc, #168]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d10d      	bne.n	8005a94 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a78:	4b27      	ldr	r3, [pc, #156]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a7c:	4a26      	ldr	r2, [pc, #152]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a82:	6593      	str	r3, [r2, #88]	; 0x58
 8005a84:	4b24      	ldr	r3, [pc, #144]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a8c:	60bb      	str	r3, [r7, #8]
 8005a8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a90:	2301      	movs	r3, #1
 8005a92:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a94:	4b21      	ldr	r3, [pc, #132]	; (8005b1c <HAL_RCC_OscConfig+0x508>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d118      	bne.n	8005ad2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005aa0:	4b1e      	ldr	r3, [pc, #120]	; (8005b1c <HAL_RCC_OscConfig+0x508>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a1d      	ldr	r2, [pc, #116]	; (8005b1c <HAL_RCC_OscConfig+0x508>)
 8005aa6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005aaa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005aac:	f7fc febc 	bl	8002828 <HAL_GetTick>
 8005ab0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ab2:	e008      	b.n	8005ac6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ab4:	f7fc feb8 	bl	8002828 <HAL_GetTick>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d901      	bls.n	8005ac6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	e17a      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ac6:	4b15      	ldr	r3, [pc, #84]	; (8005b1c <HAL_RCC_OscConfig+0x508>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d0f0      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d108      	bne.n	8005aec <HAL_RCC_OscConfig+0x4d8>
 8005ada:	4b0f      	ldr	r3, [pc, #60]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ae0:	4a0d      	ldr	r2, [pc, #52]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005ae2:	f043 0301 	orr.w	r3, r3, #1
 8005ae6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005aea:	e029      	b.n	8005b40 <HAL_RCC_OscConfig+0x52c>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	2b05      	cmp	r3, #5
 8005af2:	d115      	bne.n	8005b20 <HAL_RCC_OscConfig+0x50c>
 8005af4:	4b08      	ldr	r3, [pc, #32]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005afa:	4a07      	ldr	r2, [pc, #28]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005afc:	f043 0304 	orr.w	r3, r3, #4
 8005b00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005b04:	4b04      	ldr	r3, [pc, #16]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b0a:	4a03      	ldr	r2, [pc, #12]	; (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005b0c:	f043 0301 	orr.w	r3, r3, #1
 8005b10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005b14:	e014      	b.n	8005b40 <HAL_RCC_OscConfig+0x52c>
 8005b16:	bf00      	nop
 8005b18:	40021000 	.word	0x40021000
 8005b1c:	40007000 	.word	0x40007000
 8005b20:	4b9c      	ldr	r3, [pc, #624]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b26:	4a9b      	ldr	r2, [pc, #620]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005b28:	f023 0301 	bic.w	r3, r3, #1
 8005b2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005b30:	4b98      	ldr	r3, [pc, #608]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b36:	4a97      	ldr	r2, [pc, #604]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005b38:	f023 0304 	bic.w	r3, r3, #4
 8005b3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d016      	beq.n	8005b76 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b48:	f7fc fe6e 	bl	8002828 <HAL_GetTick>
 8005b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b4e:	e00a      	b.n	8005b66 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b50:	f7fc fe6a 	bl	8002828 <HAL_GetTick>
 8005b54:	4602      	mov	r2, r0
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d901      	bls.n	8005b66 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e12a      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b66:	4b8b      	ldr	r3, [pc, #556]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b6c:	f003 0302 	and.w	r3, r3, #2
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d0ed      	beq.n	8005b50 <HAL_RCC_OscConfig+0x53c>
 8005b74:	e015      	b.n	8005ba2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b76:	f7fc fe57 	bl	8002828 <HAL_GetTick>
 8005b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b7c:	e00a      	b.n	8005b94 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b7e:	f7fc fe53 	bl	8002828 <HAL_GetTick>
 8005b82:	4602      	mov	r2, r0
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	1ad3      	subs	r3, r2, r3
 8005b88:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d901      	bls.n	8005b94 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005b90:	2303      	movs	r3, #3
 8005b92:	e113      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b94:	4b7f      	ldr	r3, [pc, #508]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b9a:	f003 0302 	and.w	r3, r3, #2
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1ed      	bne.n	8005b7e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ba2:	7ffb      	ldrb	r3, [r7, #31]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d105      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ba8:	4b7a      	ldr	r3, [pc, #488]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005baa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bac:	4a79      	ldr	r2, [pc, #484]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005bae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bb2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	f000 80fe 	beq.w	8005dba <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc2:	2b02      	cmp	r3, #2
 8005bc4:	f040 80d0 	bne.w	8005d68 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005bc8:	4b72      	ldr	r3, [pc, #456]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	f003 0203 	and.w	r2, r3, #3
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d130      	bne.n	8005c3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be6:	3b01      	subs	r3, #1
 8005be8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d127      	bne.n	8005c3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bf8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d11f      	bne.n	8005c3e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c04:	687a      	ldr	r2, [r7, #4]
 8005c06:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c08:	2a07      	cmp	r2, #7
 8005c0a:	bf14      	ite	ne
 8005c0c:	2201      	movne	r2, #1
 8005c0e:	2200      	moveq	r2, #0
 8005c10:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d113      	bne.n	8005c3e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c20:	085b      	lsrs	r3, r3, #1
 8005c22:	3b01      	subs	r3, #1
 8005c24:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d109      	bne.n	8005c3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c34:	085b      	lsrs	r3, r3, #1
 8005c36:	3b01      	subs	r3, #1
 8005c38:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	d06e      	beq.n	8005d1c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	2b0c      	cmp	r3, #12
 8005c42:	d069      	beq.n	8005d18 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005c44:	4b53      	ldr	r3, [pc, #332]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d105      	bne.n	8005c5c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005c50:	4b50      	ldr	r3, [pc, #320]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d001      	beq.n	8005c60 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e0ad      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005c60:	4b4c      	ldr	r3, [pc, #304]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a4b      	ldr	r2, [pc, #300]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005c66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c6a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005c6c:	f7fc fddc 	bl	8002828 <HAL_GetTick>
 8005c70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c72:	e008      	b.n	8005c86 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c74:	f7fc fdd8 	bl	8002828 <HAL_GetTick>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	2b02      	cmp	r3, #2
 8005c80:	d901      	bls.n	8005c86 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005c82:	2303      	movs	r3, #3
 8005c84:	e09a      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c86:	4b43      	ldr	r3, [pc, #268]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d1f0      	bne.n	8005c74 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c92:	4b40      	ldr	r3, [pc, #256]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005c94:	68da      	ldr	r2, [r3, #12]
 8005c96:	4b40      	ldr	r3, [pc, #256]	; (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005c98:	4013      	ands	r3, r2
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005ca2:	3a01      	subs	r2, #1
 8005ca4:	0112      	lsls	r2, r2, #4
 8005ca6:	4311      	orrs	r1, r2
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005cac:	0212      	lsls	r2, r2, #8
 8005cae:	4311      	orrs	r1, r2
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005cb4:	0852      	lsrs	r2, r2, #1
 8005cb6:	3a01      	subs	r2, #1
 8005cb8:	0552      	lsls	r2, r2, #21
 8005cba:	4311      	orrs	r1, r2
 8005cbc:	687a      	ldr	r2, [r7, #4]
 8005cbe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005cc0:	0852      	lsrs	r2, r2, #1
 8005cc2:	3a01      	subs	r2, #1
 8005cc4:	0652      	lsls	r2, r2, #25
 8005cc6:	4311      	orrs	r1, r2
 8005cc8:	687a      	ldr	r2, [r7, #4]
 8005cca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ccc:	0912      	lsrs	r2, r2, #4
 8005cce:	0452      	lsls	r2, r2, #17
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	4930      	ldr	r1, [pc, #192]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005cd8:	4b2e      	ldr	r3, [pc, #184]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a2d      	ldr	r2, [pc, #180]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005cde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ce2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ce4:	4b2b      	ldr	r3, [pc, #172]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	4a2a      	ldr	r2, [pc, #168]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005cea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005cee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005cf0:	f7fc fd9a 	bl	8002828 <HAL_GetTick>
 8005cf4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cf6:	e008      	b.n	8005d0a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cf8:	f7fc fd96 	bl	8002828 <HAL_GetTick>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	2b02      	cmp	r3, #2
 8005d04:	d901      	bls.n	8005d0a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005d06:	2303      	movs	r3, #3
 8005d08:	e058      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d0a:	4b22      	ldr	r3, [pc, #136]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d0f0      	beq.n	8005cf8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005d16:	e050      	b.n	8005dba <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e04f      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d1c:	4b1d      	ldr	r3, [pc, #116]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d148      	bne.n	8005dba <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005d28:	4b1a      	ldr	r3, [pc, #104]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a19      	ldr	r2, [pc, #100]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005d2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d32:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005d34:	4b17      	ldr	r3, [pc, #92]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	4a16      	ldr	r2, [pc, #88]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005d3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d3e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005d40:	f7fc fd72 	bl	8002828 <HAL_GetTick>
 8005d44:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d46:	e008      	b.n	8005d5a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d48:	f7fc fd6e 	bl	8002828 <HAL_GetTick>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	2b02      	cmp	r3, #2
 8005d54:	d901      	bls.n	8005d5a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	e030      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d5a:	4b0e      	ldr	r3, [pc, #56]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d0f0      	beq.n	8005d48 <HAL_RCC_OscConfig+0x734>
 8005d66:	e028      	b.n	8005dba <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	2b0c      	cmp	r3, #12
 8005d6c:	d023      	beq.n	8005db6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d6e:	4b09      	ldr	r3, [pc, #36]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a08      	ldr	r2, [pc, #32]	; (8005d94 <HAL_RCC_OscConfig+0x780>)
 8005d74:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005d78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d7a:	f7fc fd55 	bl	8002828 <HAL_GetTick>
 8005d7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d80:	e00c      	b.n	8005d9c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d82:	f7fc fd51 	bl	8002828 <HAL_GetTick>
 8005d86:	4602      	mov	r2, r0
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	2b02      	cmp	r3, #2
 8005d8e:	d905      	bls.n	8005d9c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005d90:	2303      	movs	r3, #3
 8005d92:	e013      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
 8005d94:	40021000 	.word	0x40021000
 8005d98:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d9c:	4b09      	ldr	r3, [pc, #36]	; (8005dc4 <HAL_RCC_OscConfig+0x7b0>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d1ec      	bne.n	8005d82 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005da8:	4b06      	ldr	r3, [pc, #24]	; (8005dc4 <HAL_RCC_OscConfig+0x7b0>)
 8005daa:	68da      	ldr	r2, [r3, #12]
 8005dac:	4905      	ldr	r1, [pc, #20]	; (8005dc4 <HAL_RCC_OscConfig+0x7b0>)
 8005dae:	4b06      	ldr	r3, [pc, #24]	; (8005dc8 <HAL_RCC_OscConfig+0x7b4>)
 8005db0:	4013      	ands	r3, r2
 8005db2:	60cb      	str	r3, [r1, #12]
 8005db4:	e001      	b.n	8005dba <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e000      	b.n	8005dbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3720      	adds	r7, #32
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}
 8005dc4:	40021000 	.word	0x40021000
 8005dc8:	feeefffc 	.word	0xfeeefffc

08005dcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b084      	sub	sp, #16
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d101      	bne.n	8005de0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e0e7      	b.n	8005fb0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005de0:	4b75      	ldr	r3, [pc, #468]	; (8005fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0307 	and.w	r3, r3, #7
 8005de8:	683a      	ldr	r2, [r7, #0]
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d910      	bls.n	8005e10 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dee:	4b72      	ldr	r3, [pc, #456]	; (8005fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f023 0207 	bic.w	r2, r3, #7
 8005df6:	4970      	ldr	r1, [pc, #448]	; (8005fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dfe:	4b6e      	ldr	r3, [pc, #440]	; (8005fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 0307 	and.w	r3, r3, #7
 8005e06:	683a      	ldr	r2, [r7, #0]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d001      	beq.n	8005e10 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e0cf      	b.n	8005fb0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f003 0302 	and.w	r3, r3, #2
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d010      	beq.n	8005e3e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	689a      	ldr	r2, [r3, #8]
 8005e20:	4b66      	ldr	r3, [pc, #408]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d908      	bls.n	8005e3e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e2c:	4b63      	ldr	r3, [pc, #396]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	4960      	ldr	r1, [pc, #384]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 0301 	and.w	r3, r3, #1
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d04c      	beq.n	8005ee4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	2b03      	cmp	r3, #3
 8005e50:	d107      	bne.n	8005e62 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e52:	4b5a      	ldr	r3, [pc, #360]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d121      	bne.n	8005ea2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e0a6      	b.n	8005fb0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	2b02      	cmp	r3, #2
 8005e68:	d107      	bne.n	8005e7a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e6a:	4b54      	ldr	r3, [pc, #336]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d115      	bne.n	8005ea2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e09a      	b.n	8005fb0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d107      	bne.n	8005e92 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005e82:	4b4e      	ldr	r3, [pc, #312]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0302 	and.w	r3, r3, #2
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d109      	bne.n	8005ea2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e08e      	b.n	8005fb0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e92:	4b4a      	ldr	r3, [pc, #296]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d101      	bne.n	8005ea2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e086      	b.n	8005fb0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ea2:	4b46      	ldr	r3, [pc, #280]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f023 0203 	bic.w	r2, r3, #3
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	4943      	ldr	r1, [pc, #268]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005eb4:	f7fc fcb8 	bl	8002828 <HAL_GetTick>
 8005eb8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eba:	e00a      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ebc:	f7fc fcb4 	bl	8002828 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d901      	bls.n	8005ed2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	e06e      	b.n	8005fb0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ed2:	4b3a      	ldr	r3, [pc, #232]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	f003 020c 	and.w	r2, r3, #12
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d1eb      	bne.n	8005ebc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f003 0302 	and.w	r3, r3, #2
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d010      	beq.n	8005f12 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	689a      	ldr	r2, [r3, #8]
 8005ef4:	4b31      	ldr	r3, [pc, #196]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d208      	bcs.n	8005f12 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f00:	4b2e      	ldr	r3, [pc, #184]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	492b      	ldr	r1, [pc, #172]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f12:	4b29      	ldr	r3, [pc, #164]	; (8005fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 0307 	and.w	r3, r3, #7
 8005f1a:	683a      	ldr	r2, [r7, #0]
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d210      	bcs.n	8005f42 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f20:	4b25      	ldr	r3, [pc, #148]	; (8005fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f023 0207 	bic.w	r2, r3, #7
 8005f28:	4923      	ldr	r1, [pc, #140]	; (8005fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f30:	4b21      	ldr	r3, [pc, #132]	; (8005fb8 <HAL_RCC_ClockConfig+0x1ec>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f003 0307 	and.w	r3, r3, #7
 8005f38:	683a      	ldr	r2, [r7, #0]
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d001      	beq.n	8005f42 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e036      	b.n	8005fb0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 0304 	and.w	r3, r3, #4
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d008      	beq.n	8005f60 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f4e:	4b1b      	ldr	r3, [pc, #108]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	4918      	ldr	r1, [pc, #96]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0308 	and.w	r3, r3, #8
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d009      	beq.n	8005f80 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f6c:	4b13      	ldr	r3, [pc, #76]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	00db      	lsls	r3, r3, #3
 8005f7a:	4910      	ldr	r1, [pc, #64]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005f80:	f000 f824 	bl	8005fcc <HAL_RCC_GetSysClockFreq>
 8005f84:	4602      	mov	r2, r0
 8005f86:	4b0d      	ldr	r3, [pc, #52]	; (8005fbc <HAL_RCC_ClockConfig+0x1f0>)
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	091b      	lsrs	r3, r3, #4
 8005f8c:	f003 030f 	and.w	r3, r3, #15
 8005f90:	490b      	ldr	r1, [pc, #44]	; (8005fc0 <HAL_RCC_ClockConfig+0x1f4>)
 8005f92:	5ccb      	ldrb	r3, [r1, r3]
 8005f94:	f003 031f 	and.w	r3, r3, #31
 8005f98:	fa22 f303 	lsr.w	r3, r2, r3
 8005f9c:	4a09      	ldr	r2, [pc, #36]	; (8005fc4 <HAL_RCC_ClockConfig+0x1f8>)
 8005f9e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005fa0:	4b09      	ldr	r3, [pc, #36]	; (8005fc8 <HAL_RCC_ClockConfig+0x1fc>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f7fc fbef 	bl	8002788 <HAL_InitTick>
 8005faa:	4603      	mov	r3, r0
 8005fac:	72fb      	strb	r3, [r7, #11]

  return status;
 8005fae:	7afb      	ldrb	r3, [r7, #11]
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3710      	adds	r7, #16
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}
 8005fb8:	40022000 	.word	0x40022000
 8005fbc:	40021000 	.word	0x40021000
 8005fc0:	0800a750 	.word	0x0800a750
 8005fc4:	20000000 	.word	0x20000000
 8005fc8:	20000004 	.word	0x20000004

08005fcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b089      	sub	sp, #36	; 0x24
 8005fd0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	61fb      	str	r3, [r7, #28]
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fda:	4b3e      	ldr	r3, [pc, #248]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	f003 030c 	and.w	r3, r3, #12
 8005fe2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005fe4:	4b3b      	ldr	r3, [pc, #236]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	f003 0303 	and.w	r3, r3, #3
 8005fec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d005      	beq.n	8006000 <HAL_RCC_GetSysClockFreq+0x34>
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	2b0c      	cmp	r3, #12
 8005ff8:	d121      	bne.n	800603e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d11e      	bne.n	800603e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006000:	4b34      	ldr	r3, [pc, #208]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0308 	and.w	r3, r3, #8
 8006008:	2b00      	cmp	r3, #0
 800600a:	d107      	bne.n	800601c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800600c:	4b31      	ldr	r3, [pc, #196]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800600e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006012:	0a1b      	lsrs	r3, r3, #8
 8006014:	f003 030f 	and.w	r3, r3, #15
 8006018:	61fb      	str	r3, [r7, #28]
 800601a:	e005      	b.n	8006028 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800601c:	4b2d      	ldr	r3, [pc, #180]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	091b      	lsrs	r3, r3, #4
 8006022:	f003 030f 	and.w	r3, r3, #15
 8006026:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006028:	4a2b      	ldr	r2, [pc, #172]	; (80060d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006030:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d10d      	bne.n	8006054 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800603c:	e00a      	b.n	8006054 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	2b04      	cmp	r3, #4
 8006042:	d102      	bne.n	800604a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006044:	4b25      	ldr	r3, [pc, #148]	; (80060dc <HAL_RCC_GetSysClockFreq+0x110>)
 8006046:	61bb      	str	r3, [r7, #24]
 8006048:	e004      	b.n	8006054 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	2b08      	cmp	r3, #8
 800604e:	d101      	bne.n	8006054 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006050:	4b23      	ldr	r3, [pc, #140]	; (80060e0 <HAL_RCC_GetSysClockFreq+0x114>)
 8006052:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	2b0c      	cmp	r3, #12
 8006058:	d134      	bne.n	80060c4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800605a:	4b1e      	ldr	r3, [pc, #120]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	f003 0303 	and.w	r3, r3, #3
 8006062:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	2b02      	cmp	r3, #2
 8006068:	d003      	beq.n	8006072 <HAL_RCC_GetSysClockFreq+0xa6>
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	2b03      	cmp	r3, #3
 800606e:	d003      	beq.n	8006078 <HAL_RCC_GetSysClockFreq+0xac>
 8006070:	e005      	b.n	800607e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006072:	4b1a      	ldr	r3, [pc, #104]	; (80060dc <HAL_RCC_GetSysClockFreq+0x110>)
 8006074:	617b      	str	r3, [r7, #20]
      break;
 8006076:	e005      	b.n	8006084 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006078:	4b19      	ldr	r3, [pc, #100]	; (80060e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800607a:	617b      	str	r3, [r7, #20]
      break;
 800607c:	e002      	b.n	8006084 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	617b      	str	r3, [r7, #20]
      break;
 8006082:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006084:	4b13      	ldr	r3, [pc, #76]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	091b      	lsrs	r3, r3, #4
 800608a:	f003 0307 	and.w	r3, r3, #7
 800608e:	3301      	adds	r3, #1
 8006090:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006092:	4b10      	ldr	r3, [pc, #64]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	0a1b      	lsrs	r3, r3, #8
 8006098:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800609c:	697a      	ldr	r2, [r7, #20]
 800609e:	fb03 f202 	mul.w	r2, r3, r2
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80060a8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80060aa:	4b0a      	ldr	r3, [pc, #40]	; (80060d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	0e5b      	lsrs	r3, r3, #25
 80060b0:	f003 0303 	and.w	r3, r3, #3
 80060b4:	3301      	adds	r3, #1
 80060b6:	005b      	lsls	r3, r3, #1
 80060b8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80060ba:	697a      	ldr	r2, [r7, #20]
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	fbb2 f3f3 	udiv	r3, r2, r3
 80060c2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80060c4:	69bb      	ldr	r3, [r7, #24]
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3724      	adds	r7, #36	; 0x24
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr
 80060d2:	bf00      	nop
 80060d4:	40021000 	.word	0x40021000
 80060d8:	0800a768 	.word	0x0800a768
 80060dc:	00f42400 	.word	0x00f42400
 80060e0:	007a1200 	.word	0x007a1200

080060e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060e4:	b480      	push	{r7}
 80060e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060e8:	4b03      	ldr	r3, [pc, #12]	; (80060f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80060ea:	681b      	ldr	r3, [r3, #0]
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr
 80060f6:	bf00      	nop
 80060f8:	20000000 	.word	0x20000000

080060fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006100:	f7ff fff0 	bl	80060e4 <HAL_RCC_GetHCLKFreq>
 8006104:	4602      	mov	r2, r0
 8006106:	4b06      	ldr	r3, [pc, #24]	; (8006120 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	0a1b      	lsrs	r3, r3, #8
 800610c:	f003 0307 	and.w	r3, r3, #7
 8006110:	4904      	ldr	r1, [pc, #16]	; (8006124 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006112:	5ccb      	ldrb	r3, [r1, r3]
 8006114:	f003 031f 	and.w	r3, r3, #31
 8006118:	fa22 f303 	lsr.w	r3, r2, r3
}
 800611c:	4618      	mov	r0, r3
 800611e:	bd80      	pop	{r7, pc}
 8006120:	40021000 	.word	0x40021000
 8006124:	0800a760 	.word	0x0800a760

08006128 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800612c:	f7ff ffda 	bl	80060e4 <HAL_RCC_GetHCLKFreq>
 8006130:	4602      	mov	r2, r0
 8006132:	4b06      	ldr	r3, [pc, #24]	; (800614c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	0adb      	lsrs	r3, r3, #11
 8006138:	f003 0307 	and.w	r3, r3, #7
 800613c:	4904      	ldr	r1, [pc, #16]	; (8006150 <HAL_RCC_GetPCLK2Freq+0x28>)
 800613e:	5ccb      	ldrb	r3, [r1, r3]
 8006140:	f003 031f 	and.w	r3, r3, #31
 8006144:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006148:	4618      	mov	r0, r3
 800614a:	bd80      	pop	{r7, pc}
 800614c:	40021000 	.word	0x40021000
 8006150:	0800a760 	.word	0x0800a760

08006154 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b086      	sub	sp, #24
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800615c:	2300      	movs	r3, #0
 800615e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006160:	4b2a      	ldr	r3, [pc, #168]	; (800620c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006164:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d003      	beq.n	8006174 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800616c:	f7ff f922 	bl	80053b4 <HAL_PWREx_GetVoltageRange>
 8006170:	6178      	str	r0, [r7, #20]
 8006172:	e014      	b.n	800619e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006174:	4b25      	ldr	r3, [pc, #148]	; (800620c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006176:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006178:	4a24      	ldr	r2, [pc, #144]	; (800620c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800617a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800617e:	6593      	str	r3, [r2, #88]	; 0x58
 8006180:	4b22      	ldr	r3, [pc, #136]	; (800620c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006182:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006184:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006188:	60fb      	str	r3, [r7, #12]
 800618a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800618c:	f7ff f912 	bl	80053b4 <HAL_PWREx_GetVoltageRange>
 8006190:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006192:	4b1e      	ldr	r3, [pc, #120]	; (800620c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006196:	4a1d      	ldr	r2, [pc, #116]	; (800620c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006198:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800619c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061a4:	d10b      	bne.n	80061be <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2b80      	cmp	r3, #128	; 0x80
 80061aa:	d919      	bls.n	80061e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2ba0      	cmp	r3, #160	; 0xa0
 80061b0:	d902      	bls.n	80061b8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80061b2:	2302      	movs	r3, #2
 80061b4:	613b      	str	r3, [r7, #16]
 80061b6:	e013      	b.n	80061e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80061b8:	2301      	movs	r3, #1
 80061ba:	613b      	str	r3, [r7, #16]
 80061bc:	e010      	b.n	80061e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2b80      	cmp	r3, #128	; 0x80
 80061c2:	d902      	bls.n	80061ca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80061c4:	2303      	movs	r3, #3
 80061c6:	613b      	str	r3, [r7, #16]
 80061c8:	e00a      	b.n	80061e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2b80      	cmp	r3, #128	; 0x80
 80061ce:	d102      	bne.n	80061d6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80061d0:	2302      	movs	r3, #2
 80061d2:	613b      	str	r3, [r7, #16]
 80061d4:	e004      	b.n	80061e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2b70      	cmp	r3, #112	; 0x70
 80061da:	d101      	bne.n	80061e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80061dc:	2301      	movs	r3, #1
 80061de:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80061e0:	4b0b      	ldr	r3, [pc, #44]	; (8006210 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f023 0207 	bic.w	r2, r3, #7
 80061e8:	4909      	ldr	r1, [pc, #36]	; (8006210 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80061f0:	4b07      	ldr	r3, [pc, #28]	; (8006210 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 0307 	and.w	r3, r3, #7
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d001      	beq.n	8006202 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e000      	b.n	8006204 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006202:	2300      	movs	r3, #0
}
 8006204:	4618      	mov	r0, r3
 8006206:	3718      	adds	r7, #24
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}
 800620c:	40021000 	.word	0x40021000
 8006210:	40022000 	.word	0x40022000

08006214 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b086      	sub	sp, #24
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800621c:	2300      	movs	r3, #0
 800621e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006220:	2300      	movs	r3, #0
 8006222:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800622c:	2b00      	cmp	r3, #0
 800622e:	d041      	beq.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006234:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006238:	d02a      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800623a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800623e:	d824      	bhi.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006240:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006244:	d008      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006246:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800624a:	d81e      	bhi.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00a      	beq.n	8006266 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006250:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006254:	d010      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006256:	e018      	b.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006258:	4b86      	ldr	r3, [pc, #536]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	4a85      	ldr	r2, [pc, #532]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800625e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006262:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006264:	e015      	b.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	3304      	adds	r3, #4
 800626a:	2100      	movs	r1, #0
 800626c:	4618      	mov	r0, r3
 800626e:	f000 facb 	bl	8006808 <RCCEx_PLLSAI1_Config>
 8006272:	4603      	mov	r3, r0
 8006274:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006276:	e00c      	b.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	3320      	adds	r3, #32
 800627c:	2100      	movs	r1, #0
 800627e:	4618      	mov	r0, r3
 8006280:	f000 fbb6 	bl	80069f0 <RCCEx_PLLSAI2_Config>
 8006284:	4603      	mov	r3, r0
 8006286:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006288:	e003      	b.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	74fb      	strb	r3, [r7, #19]
      break;
 800628e:	e000      	b.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006290:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006292:	7cfb      	ldrb	r3, [r7, #19]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10b      	bne.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006298:	4b76      	ldr	r3, [pc, #472]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800629a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800629e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062a6:	4973      	ldr	r1, [pc, #460]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062a8:	4313      	orrs	r3, r2
 80062aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80062ae:	e001      	b.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062b0:	7cfb      	ldrb	r3, [r7, #19]
 80062b2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d041      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80062c4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80062c8:	d02a      	beq.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80062ca:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80062ce:	d824      	bhi.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80062d0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80062d4:	d008      	beq.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80062d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80062da:	d81e      	bhi.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d00a      	beq.n	80062f6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80062e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80062e4:	d010      	beq.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80062e6:	e018      	b.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80062e8:	4b62      	ldr	r3, [pc, #392]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	4a61      	ldr	r2, [pc, #388]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062f2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80062f4:	e015      	b.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	3304      	adds	r3, #4
 80062fa:	2100      	movs	r1, #0
 80062fc:	4618      	mov	r0, r3
 80062fe:	f000 fa83 	bl	8006808 <RCCEx_PLLSAI1_Config>
 8006302:	4603      	mov	r3, r0
 8006304:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006306:	e00c      	b.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	3320      	adds	r3, #32
 800630c:	2100      	movs	r1, #0
 800630e:	4618      	mov	r0, r3
 8006310:	f000 fb6e 	bl	80069f0 <RCCEx_PLLSAI2_Config>
 8006314:	4603      	mov	r3, r0
 8006316:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006318:	e003      	b.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	74fb      	strb	r3, [r7, #19]
      break;
 800631e:	e000      	b.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006320:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006322:	7cfb      	ldrb	r3, [r7, #19]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d10b      	bne.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006328:	4b52      	ldr	r3, [pc, #328]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800632a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800632e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006336:	494f      	ldr	r1, [pc, #316]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006338:	4313      	orrs	r3, r2
 800633a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800633e:	e001      	b.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006340:	7cfb      	ldrb	r3, [r7, #19]
 8006342:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800634c:	2b00      	cmp	r3, #0
 800634e:	f000 80a0 	beq.w	8006492 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006352:	2300      	movs	r3, #0
 8006354:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006356:	4b47      	ldr	r3, [pc, #284]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006358:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800635a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800635e:	2b00      	cmp	r3, #0
 8006360:	d101      	bne.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006362:	2301      	movs	r3, #1
 8006364:	e000      	b.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006366:	2300      	movs	r3, #0
 8006368:	2b00      	cmp	r3, #0
 800636a:	d00d      	beq.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800636c:	4b41      	ldr	r3, [pc, #260]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800636e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006370:	4a40      	ldr	r2, [pc, #256]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006372:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006376:	6593      	str	r3, [r2, #88]	; 0x58
 8006378:	4b3e      	ldr	r3, [pc, #248]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800637a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800637c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006380:	60bb      	str	r3, [r7, #8]
 8006382:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006384:	2301      	movs	r3, #1
 8006386:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006388:	4b3b      	ldr	r3, [pc, #236]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a3a      	ldr	r2, [pc, #232]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800638e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006392:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006394:	f7fc fa48 	bl	8002828 <HAL_GetTick>
 8006398:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800639a:	e009      	b.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800639c:	f7fc fa44 	bl	8002828 <HAL_GetTick>
 80063a0:	4602      	mov	r2, r0
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	1ad3      	subs	r3, r2, r3
 80063a6:	2b02      	cmp	r3, #2
 80063a8:	d902      	bls.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80063aa:	2303      	movs	r3, #3
 80063ac:	74fb      	strb	r3, [r7, #19]
        break;
 80063ae:	e005      	b.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80063b0:	4b31      	ldr	r3, [pc, #196]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d0ef      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80063bc:	7cfb      	ldrb	r3, [r7, #19]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d15c      	bne.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80063c2:	4b2c      	ldr	r3, [pc, #176]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80063c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063cc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d01f      	beq.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063da:	697a      	ldr	r2, [r7, #20]
 80063dc:	429a      	cmp	r2, r3
 80063de:	d019      	beq.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80063e0:	4b24      	ldr	r3, [pc, #144]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80063e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063ea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80063ec:	4b21      	ldr	r3, [pc, #132]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80063ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063f2:	4a20      	ldr	r2, [pc, #128]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80063f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80063fc:	4b1d      	ldr	r3, [pc, #116]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80063fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006402:	4a1c      	ldr	r2, [pc, #112]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006404:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006408:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800640c:	4a19      	ldr	r2, [pc, #100]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	f003 0301 	and.w	r3, r3, #1
 800641a:	2b00      	cmp	r3, #0
 800641c:	d016      	beq.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800641e:	f7fc fa03 	bl	8002828 <HAL_GetTick>
 8006422:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006424:	e00b      	b.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006426:	f7fc f9ff 	bl	8002828 <HAL_GetTick>
 800642a:	4602      	mov	r2, r0
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	1ad3      	subs	r3, r2, r3
 8006430:	f241 3288 	movw	r2, #5000	; 0x1388
 8006434:	4293      	cmp	r3, r2
 8006436:	d902      	bls.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8006438:	2303      	movs	r3, #3
 800643a:	74fb      	strb	r3, [r7, #19]
            break;
 800643c:	e006      	b.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800643e:	4b0d      	ldr	r3, [pc, #52]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006440:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006444:	f003 0302 	and.w	r3, r3, #2
 8006448:	2b00      	cmp	r3, #0
 800644a:	d0ec      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800644c:	7cfb      	ldrb	r3, [r7, #19]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d10c      	bne.n	800646c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006452:	4b08      	ldr	r3, [pc, #32]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006454:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006458:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006462:	4904      	ldr	r1, [pc, #16]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006464:	4313      	orrs	r3, r2
 8006466:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800646a:	e009      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800646c:	7cfb      	ldrb	r3, [r7, #19]
 800646e:	74bb      	strb	r3, [r7, #18]
 8006470:	e006      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006472:	bf00      	nop
 8006474:	40021000 	.word	0x40021000
 8006478:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800647c:	7cfb      	ldrb	r3, [r7, #19]
 800647e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006480:	7c7b      	ldrb	r3, [r7, #17]
 8006482:	2b01      	cmp	r3, #1
 8006484:	d105      	bne.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006486:	4b9e      	ldr	r3, [pc, #632]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800648a:	4a9d      	ldr	r2, [pc, #628]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800648c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006490:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 0301 	and.w	r3, r3, #1
 800649a:	2b00      	cmp	r3, #0
 800649c:	d00a      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800649e:	4b98      	ldr	r3, [pc, #608]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064a4:	f023 0203 	bic.w	r2, r3, #3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ac:	4994      	ldr	r1, [pc, #592]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064ae:	4313      	orrs	r3, r2
 80064b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 0302 	and.w	r3, r3, #2
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d00a      	beq.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80064c0:	4b8f      	ldr	r3, [pc, #572]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064c6:	f023 020c 	bic.w	r2, r3, #12
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064ce:	498c      	ldr	r1, [pc, #560]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064d0:	4313      	orrs	r3, r2
 80064d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f003 0304 	and.w	r3, r3, #4
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d00a      	beq.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80064e2:	4b87      	ldr	r3, [pc, #540]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064e8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f0:	4983      	ldr	r1, [pc, #524]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064f2:	4313      	orrs	r3, r2
 80064f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0308 	and.w	r3, r3, #8
 8006500:	2b00      	cmp	r3, #0
 8006502:	d00a      	beq.n	800651a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006504:	4b7e      	ldr	r3, [pc, #504]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800650a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006512:	497b      	ldr	r1, [pc, #492]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006514:	4313      	orrs	r3, r2
 8006516:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 0310 	and.w	r3, r3, #16
 8006522:	2b00      	cmp	r3, #0
 8006524:	d00a      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006526:	4b76      	ldr	r3, [pc, #472]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006528:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800652c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006534:	4972      	ldr	r1, [pc, #456]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006536:	4313      	orrs	r3, r2
 8006538:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f003 0320 	and.w	r3, r3, #32
 8006544:	2b00      	cmp	r3, #0
 8006546:	d00a      	beq.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006548:	4b6d      	ldr	r3, [pc, #436]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800654a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800654e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006556:	496a      	ldr	r1, [pc, #424]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006558:	4313      	orrs	r3, r2
 800655a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006566:	2b00      	cmp	r3, #0
 8006568:	d00a      	beq.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800656a:	4b65      	ldr	r3, [pc, #404]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800656c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006570:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006578:	4961      	ldr	r1, [pc, #388]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800657a:	4313      	orrs	r3, r2
 800657c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006588:	2b00      	cmp	r3, #0
 800658a:	d00a      	beq.n	80065a2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800658c:	4b5c      	ldr	r3, [pc, #368]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800658e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006592:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800659a:	4959      	ldr	r1, [pc, #356]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800659c:	4313      	orrs	r3, r2
 800659e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d00a      	beq.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80065ae:	4b54      	ldr	r3, [pc, #336]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80065b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065b4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065bc:	4950      	ldr	r1, [pc, #320]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80065be:	4313      	orrs	r3, r2
 80065c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00a      	beq.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80065d0:	4b4b      	ldr	r3, [pc, #300]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80065d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065d6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065de:	4948      	ldr	r1, [pc, #288]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80065e0:	4313      	orrs	r3, r2
 80065e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d00a      	beq.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80065f2:	4b43      	ldr	r3, [pc, #268]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80065f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006600:	493f      	ldr	r1, [pc, #252]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006602:	4313      	orrs	r3, r2
 8006604:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006610:	2b00      	cmp	r3, #0
 8006612:	d028      	beq.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006614:	4b3a      	ldr	r3, [pc, #232]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006616:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800661a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006622:	4937      	ldr	r1, [pc, #220]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006624:	4313      	orrs	r3, r2
 8006626:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800662e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006632:	d106      	bne.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006634:	4b32      	ldr	r3, [pc, #200]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	4a31      	ldr	r2, [pc, #196]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800663a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800663e:	60d3      	str	r3, [r2, #12]
 8006640:	e011      	b.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006646:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800664a:	d10c      	bne.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	3304      	adds	r3, #4
 8006650:	2101      	movs	r1, #1
 8006652:	4618      	mov	r0, r3
 8006654:	f000 f8d8 	bl	8006808 <RCCEx_PLLSAI1_Config>
 8006658:	4603      	mov	r3, r0
 800665a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800665c:	7cfb      	ldrb	r3, [r7, #19]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d001      	beq.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8006662:	7cfb      	ldrb	r3, [r7, #19]
 8006664:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800666e:	2b00      	cmp	r3, #0
 8006670:	d028      	beq.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006672:	4b23      	ldr	r3, [pc, #140]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006674:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006678:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006680:	491f      	ldr	r1, [pc, #124]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006682:	4313      	orrs	r3, r2
 8006684:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800668c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006690:	d106      	bne.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006692:	4b1b      	ldr	r3, [pc, #108]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	4a1a      	ldr	r2, [pc, #104]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006698:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800669c:	60d3      	str	r3, [r2, #12]
 800669e:	e011      	b.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066a4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80066a8:	d10c      	bne.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	3304      	adds	r3, #4
 80066ae:	2101      	movs	r1, #1
 80066b0:	4618      	mov	r0, r3
 80066b2:	f000 f8a9 	bl	8006808 <RCCEx_PLLSAI1_Config>
 80066b6:	4603      	mov	r3, r0
 80066b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80066ba:	7cfb      	ldrb	r3, [r7, #19]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d001      	beq.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80066c0:	7cfb      	ldrb	r3, [r7, #19]
 80066c2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d02b      	beq.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80066d0:	4b0b      	ldr	r3, [pc, #44]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80066d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066d6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066de:	4908      	ldr	r1, [pc, #32]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80066e0:	4313      	orrs	r3, r2
 80066e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80066ee:	d109      	bne.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80066f0:	4b03      	ldr	r3, [pc, #12]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	4a02      	ldr	r2, [pc, #8]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80066f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80066fa:	60d3      	str	r3, [r2, #12]
 80066fc:	e014      	b.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80066fe:	bf00      	nop
 8006700:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006708:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800670c:	d10c      	bne.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	3304      	adds	r3, #4
 8006712:	2101      	movs	r1, #1
 8006714:	4618      	mov	r0, r3
 8006716:	f000 f877 	bl	8006808 <RCCEx_PLLSAI1_Config>
 800671a:	4603      	mov	r3, r0
 800671c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800671e:	7cfb      	ldrb	r3, [r7, #19]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d001      	beq.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006724:	7cfb      	ldrb	r3, [r7, #19]
 8006726:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006730:	2b00      	cmp	r3, #0
 8006732:	d02f      	beq.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006734:	4b2b      	ldr	r3, [pc, #172]	; (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006736:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800673a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006742:	4928      	ldr	r1, [pc, #160]	; (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006744:	4313      	orrs	r3, r2
 8006746:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800674e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006752:	d10d      	bne.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	3304      	adds	r3, #4
 8006758:	2102      	movs	r1, #2
 800675a:	4618      	mov	r0, r3
 800675c:	f000 f854 	bl	8006808 <RCCEx_PLLSAI1_Config>
 8006760:	4603      	mov	r3, r0
 8006762:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006764:	7cfb      	ldrb	r3, [r7, #19]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d014      	beq.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800676a:	7cfb      	ldrb	r3, [r7, #19]
 800676c:	74bb      	strb	r3, [r7, #18]
 800676e:	e011      	b.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006774:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006778:	d10c      	bne.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	3320      	adds	r3, #32
 800677e:	2102      	movs	r1, #2
 8006780:	4618      	mov	r0, r3
 8006782:	f000 f935 	bl	80069f0 <RCCEx_PLLSAI2_Config>
 8006786:	4603      	mov	r3, r0
 8006788:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800678a:	7cfb      	ldrb	r3, [r7, #19]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d001      	beq.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006790:	7cfb      	ldrb	r3, [r7, #19]
 8006792:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800679c:	2b00      	cmp	r3, #0
 800679e:	d00a      	beq.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80067a0:	4b10      	ldr	r3, [pc, #64]	; (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80067a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067a6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80067ae:	490d      	ldr	r1, [pc, #52]	; (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80067b0:	4313      	orrs	r3, r2
 80067b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00b      	beq.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80067c2:	4b08      	ldr	r3, [pc, #32]	; (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80067c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067c8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80067d2:	4904      	ldr	r1, [pc, #16]	; (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80067d4:	4313      	orrs	r3, r2
 80067d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80067da:	7cbb      	ldrb	r3, [r7, #18]
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3718      	adds	r7, #24
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}
 80067e4:	40021000 	.word	0x40021000

080067e8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80067e8:	b480      	push	{r7}
 80067ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80067ec:	4b05      	ldr	r3, [pc, #20]	; (8006804 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a04      	ldr	r2, [pc, #16]	; (8006804 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80067f2:	f043 0304 	orr.w	r3, r3, #4
 80067f6:	6013      	str	r3, [r2, #0]
}
 80067f8:	bf00      	nop
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	40021000 	.word	0x40021000

08006808 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006812:	2300      	movs	r3, #0
 8006814:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006816:	4b75      	ldr	r3, [pc, #468]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	f003 0303 	and.w	r3, r3, #3
 800681e:	2b00      	cmp	r3, #0
 8006820:	d018      	beq.n	8006854 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006822:	4b72      	ldr	r3, [pc, #456]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8006824:	68db      	ldr	r3, [r3, #12]
 8006826:	f003 0203 	and.w	r2, r3, #3
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	429a      	cmp	r2, r3
 8006830:	d10d      	bne.n	800684e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
       ||
 8006836:	2b00      	cmp	r3, #0
 8006838:	d009      	beq.n	800684e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800683a:	4b6c      	ldr	r3, [pc, #432]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	091b      	lsrs	r3, r3, #4
 8006840:	f003 0307 	and.w	r3, r3, #7
 8006844:	1c5a      	adds	r2, r3, #1
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	685b      	ldr	r3, [r3, #4]
       ||
 800684a:	429a      	cmp	r2, r3
 800684c:	d047      	beq.n	80068de <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	73fb      	strb	r3, [r7, #15]
 8006852:	e044      	b.n	80068de <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2b03      	cmp	r3, #3
 800685a:	d018      	beq.n	800688e <RCCEx_PLLSAI1_Config+0x86>
 800685c:	2b03      	cmp	r3, #3
 800685e:	d825      	bhi.n	80068ac <RCCEx_PLLSAI1_Config+0xa4>
 8006860:	2b01      	cmp	r3, #1
 8006862:	d002      	beq.n	800686a <RCCEx_PLLSAI1_Config+0x62>
 8006864:	2b02      	cmp	r3, #2
 8006866:	d009      	beq.n	800687c <RCCEx_PLLSAI1_Config+0x74>
 8006868:	e020      	b.n	80068ac <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800686a:	4b60      	ldr	r3, [pc, #384]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f003 0302 	and.w	r3, r3, #2
 8006872:	2b00      	cmp	r3, #0
 8006874:	d11d      	bne.n	80068b2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800687a:	e01a      	b.n	80068b2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800687c:	4b5b      	ldr	r3, [pc, #364]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006884:	2b00      	cmp	r3, #0
 8006886:	d116      	bne.n	80068b6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800688c:	e013      	b.n	80068b6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800688e:	4b57      	ldr	r3, [pc, #348]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006896:	2b00      	cmp	r3, #0
 8006898:	d10f      	bne.n	80068ba <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800689a:	4b54      	ldr	r3, [pc, #336]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d109      	bne.n	80068ba <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80068aa:	e006      	b.n	80068ba <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	73fb      	strb	r3, [r7, #15]
      break;
 80068b0:	e004      	b.n	80068bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80068b2:	bf00      	nop
 80068b4:	e002      	b.n	80068bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80068b6:	bf00      	nop
 80068b8:	e000      	b.n	80068bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80068ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80068bc:	7bfb      	ldrb	r3, [r7, #15]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d10d      	bne.n	80068de <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80068c2:	4b4a      	ldr	r3, [pc, #296]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6819      	ldr	r1, [r3, #0]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	3b01      	subs	r3, #1
 80068d4:	011b      	lsls	r3, r3, #4
 80068d6:	430b      	orrs	r3, r1
 80068d8:	4944      	ldr	r1, [pc, #272]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80068da:	4313      	orrs	r3, r2
 80068dc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80068de:	7bfb      	ldrb	r3, [r7, #15]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d17d      	bne.n	80069e0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80068e4:	4b41      	ldr	r3, [pc, #260]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a40      	ldr	r2, [pc, #256]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80068ea:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80068ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068f0:	f7fb ff9a 	bl	8002828 <HAL_GetTick>
 80068f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80068f6:	e009      	b.n	800690c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80068f8:	f7fb ff96 	bl	8002828 <HAL_GetTick>
 80068fc:	4602      	mov	r2, r0
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	2b02      	cmp	r3, #2
 8006904:	d902      	bls.n	800690c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006906:	2303      	movs	r3, #3
 8006908:	73fb      	strb	r3, [r7, #15]
        break;
 800690a:	e005      	b.n	8006918 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800690c:	4b37      	ldr	r3, [pc, #220]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006914:	2b00      	cmp	r3, #0
 8006916:	d1ef      	bne.n	80068f8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006918:	7bfb      	ldrb	r3, [r7, #15]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d160      	bne.n	80069e0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d111      	bne.n	8006948 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006924:	4b31      	ldr	r3, [pc, #196]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8006926:	691b      	ldr	r3, [r3, #16]
 8006928:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800692c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	6892      	ldr	r2, [r2, #8]
 8006934:	0211      	lsls	r1, r2, #8
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	68d2      	ldr	r2, [r2, #12]
 800693a:	0912      	lsrs	r2, r2, #4
 800693c:	0452      	lsls	r2, r2, #17
 800693e:	430a      	orrs	r2, r1
 8006940:	492a      	ldr	r1, [pc, #168]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8006942:	4313      	orrs	r3, r2
 8006944:	610b      	str	r3, [r1, #16]
 8006946:	e027      	b.n	8006998 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	2b01      	cmp	r3, #1
 800694c:	d112      	bne.n	8006974 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800694e:	4b27      	ldr	r3, [pc, #156]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8006950:	691b      	ldr	r3, [r3, #16]
 8006952:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006956:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	6892      	ldr	r2, [r2, #8]
 800695e:	0211      	lsls	r1, r2, #8
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	6912      	ldr	r2, [r2, #16]
 8006964:	0852      	lsrs	r2, r2, #1
 8006966:	3a01      	subs	r2, #1
 8006968:	0552      	lsls	r2, r2, #21
 800696a:	430a      	orrs	r2, r1
 800696c:	491f      	ldr	r1, [pc, #124]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800696e:	4313      	orrs	r3, r2
 8006970:	610b      	str	r3, [r1, #16]
 8006972:	e011      	b.n	8006998 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006974:	4b1d      	ldr	r3, [pc, #116]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8006976:	691b      	ldr	r3, [r3, #16]
 8006978:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800697c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	6892      	ldr	r2, [r2, #8]
 8006984:	0211      	lsls	r1, r2, #8
 8006986:	687a      	ldr	r2, [r7, #4]
 8006988:	6952      	ldr	r2, [r2, #20]
 800698a:	0852      	lsrs	r2, r2, #1
 800698c:	3a01      	subs	r2, #1
 800698e:	0652      	lsls	r2, r2, #25
 8006990:	430a      	orrs	r2, r1
 8006992:	4916      	ldr	r1, [pc, #88]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8006994:	4313      	orrs	r3, r2
 8006996:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006998:	4b14      	ldr	r3, [pc, #80]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a13      	ldr	r2, [pc, #76]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800699e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80069a2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069a4:	f7fb ff40 	bl	8002828 <HAL_GetTick>
 80069a8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80069aa:	e009      	b.n	80069c0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80069ac:	f7fb ff3c 	bl	8002828 <HAL_GetTick>
 80069b0:	4602      	mov	r2, r0
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	1ad3      	subs	r3, r2, r3
 80069b6:	2b02      	cmp	r3, #2
 80069b8:	d902      	bls.n	80069c0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80069ba:	2303      	movs	r3, #3
 80069bc:	73fb      	strb	r3, [r7, #15]
          break;
 80069be:	e005      	b.n	80069cc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80069c0:	4b0a      	ldr	r3, [pc, #40]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d0ef      	beq.n	80069ac <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80069cc:	7bfb      	ldrb	r3, [r7, #15]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d106      	bne.n	80069e0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80069d2:	4b06      	ldr	r3, [pc, #24]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80069d4:	691a      	ldr	r2, [r3, #16]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	699b      	ldr	r3, [r3, #24]
 80069da:	4904      	ldr	r1, [pc, #16]	; (80069ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80069dc:	4313      	orrs	r3, r2
 80069de:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80069e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3710      	adds	r7, #16
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	40021000 	.word	0x40021000

080069f0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b084      	sub	sp, #16
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80069fa:	2300      	movs	r3, #0
 80069fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80069fe:	4b6a      	ldr	r3, [pc, #424]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a00:	68db      	ldr	r3, [r3, #12]
 8006a02:	f003 0303 	and.w	r3, r3, #3
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d018      	beq.n	8006a3c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006a0a:	4b67      	ldr	r3, [pc, #412]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a0c:	68db      	ldr	r3, [r3, #12]
 8006a0e:	f003 0203 	and.w	r2, r3, #3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d10d      	bne.n	8006a36 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
       ||
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d009      	beq.n	8006a36 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006a22:	4b61      	ldr	r3, [pc, #388]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a24:	68db      	ldr	r3, [r3, #12]
 8006a26:	091b      	lsrs	r3, r3, #4
 8006a28:	f003 0307 	and.w	r3, r3, #7
 8006a2c:	1c5a      	adds	r2, r3, #1
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	685b      	ldr	r3, [r3, #4]
       ||
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d047      	beq.n	8006ac6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	73fb      	strb	r3, [r7, #15]
 8006a3a:	e044      	b.n	8006ac6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	2b03      	cmp	r3, #3
 8006a42:	d018      	beq.n	8006a76 <RCCEx_PLLSAI2_Config+0x86>
 8006a44:	2b03      	cmp	r3, #3
 8006a46:	d825      	bhi.n	8006a94 <RCCEx_PLLSAI2_Config+0xa4>
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d002      	beq.n	8006a52 <RCCEx_PLLSAI2_Config+0x62>
 8006a4c:	2b02      	cmp	r3, #2
 8006a4e:	d009      	beq.n	8006a64 <RCCEx_PLLSAI2_Config+0x74>
 8006a50:	e020      	b.n	8006a94 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006a52:	4b55      	ldr	r3, [pc, #340]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 0302 	and.w	r3, r3, #2
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d11d      	bne.n	8006a9a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006a62:	e01a      	b.n	8006a9a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006a64:	4b50      	ldr	r3, [pc, #320]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d116      	bne.n	8006a9e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006a74:	e013      	b.n	8006a9e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006a76:	4b4c      	ldr	r3, [pc, #304]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d10f      	bne.n	8006aa2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006a82:	4b49      	ldr	r3, [pc, #292]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d109      	bne.n	8006aa2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006a92:	e006      	b.n	8006aa2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006a94:	2301      	movs	r3, #1
 8006a96:	73fb      	strb	r3, [r7, #15]
      break;
 8006a98:	e004      	b.n	8006aa4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006a9a:	bf00      	nop
 8006a9c:	e002      	b.n	8006aa4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006a9e:	bf00      	nop
 8006aa0:	e000      	b.n	8006aa4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006aa2:	bf00      	nop
    }

    if(status == HAL_OK)
 8006aa4:	7bfb      	ldrb	r3, [r7, #15]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d10d      	bne.n	8006ac6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006aaa:	4b3f      	ldr	r3, [pc, #252]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006aac:	68db      	ldr	r3, [r3, #12]
 8006aae:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6819      	ldr	r1, [r3, #0]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	3b01      	subs	r3, #1
 8006abc:	011b      	lsls	r3, r3, #4
 8006abe:	430b      	orrs	r3, r1
 8006ac0:	4939      	ldr	r1, [pc, #228]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006ac6:	7bfb      	ldrb	r3, [r7, #15]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d167      	bne.n	8006b9c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006acc:	4b36      	ldr	r3, [pc, #216]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a35      	ldr	r2, [pc, #212]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006ad2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ad6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ad8:	f7fb fea6 	bl	8002828 <HAL_GetTick>
 8006adc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006ade:	e009      	b.n	8006af4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006ae0:	f7fb fea2 	bl	8002828 <HAL_GetTick>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	2b02      	cmp	r3, #2
 8006aec:	d902      	bls.n	8006af4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006aee:	2303      	movs	r3, #3
 8006af0:	73fb      	strb	r3, [r7, #15]
        break;
 8006af2:	e005      	b.n	8006b00 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006af4:	4b2c      	ldr	r3, [pc, #176]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d1ef      	bne.n	8006ae0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006b00:	7bfb      	ldrb	r3, [r7, #15]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d14a      	bne.n	8006b9c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d111      	bne.n	8006b30 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006b0c:	4b26      	ldr	r3, [pc, #152]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b0e:	695b      	ldr	r3, [r3, #20]
 8006b10:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006b14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b18:	687a      	ldr	r2, [r7, #4]
 8006b1a:	6892      	ldr	r2, [r2, #8]
 8006b1c:	0211      	lsls	r1, r2, #8
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	68d2      	ldr	r2, [r2, #12]
 8006b22:	0912      	lsrs	r2, r2, #4
 8006b24:	0452      	lsls	r2, r2, #17
 8006b26:	430a      	orrs	r2, r1
 8006b28:	491f      	ldr	r1, [pc, #124]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	614b      	str	r3, [r1, #20]
 8006b2e:	e011      	b.n	8006b54 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006b30:	4b1d      	ldr	r3, [pc, #116]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b32:	695b      	ldr	r3, [r3, #20]
 8006b34:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006b38:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006b3c:	687a      	ldr	r2, [r7, #4]
 8006b3e:	6892      	ldr	r2, [r2, #8]
 8006b40:	0211      	lsls	r1, r2, #8
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	6912      	ldr	r2, [r2, #16]
 8006b46:	0852      	lsrs	r2, r2, #1
 8006b48:	3a01      	subs	r2, #1
 8006b4a:	0652      	lsls	r2, r2, #25
 8006b4c:	430a      	orrs	r2, r1
 8006b4e:	4916      	ldr	r1, [pc, #88]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b50:	4313      	orrs	r3, r2
 8006b52:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006b54:	4b14      	ldr	r3, [pc, #80]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4a13      	ldr	r2, [pc, #76]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b5e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b60:	f7fb fe62 	bl	8002828 <HAL_GetTick>
 8006b64:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006b66:	e009      	b.n	8006b7c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006b68:	f7fb fe5e 	bl	8002828 <HAL_GetTick>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	1ad3      	subs	r3, r2, r3
 8006b72:	2b02      	cmp	r3, #2
 8006b74:	d902      	bls.n	8006b7c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006b76:	2303      	movs	r3, #3
 8006b78:	73fb      	strb	r3, [r7, #15]
          break;
 8006b7a:	e005      	b.n	8006b88 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006b7c:	4b0a      	ldr	r3, [pc, #40]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d0ef      	beq.n	8006b68 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006b88:	7bfb      	ldrb	r3, [r7, #15]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d106      	bne.n	8006b9c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006b8e:	4b06      	ldr	r3, [pc, #24]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b90:	695a      	ldr	r2, [r3, #20]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	695b      	ldr	r3, [r3, #20]
 8006b96:	4904      	ldr	r1, [pc, #16]	; (8006ba8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	3710      	adds	r7, #16
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}
 8006ba6:	bf00      	nop
 8006ba8:	40021000 	.word	0x40021000

08006bac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d101      	bne.n	8006bbe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	e095      	b.n	8006cea <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d108      	bne.n	8006bd8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bce:	d009      	beq.n	8006be4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	61da      	str	r2, [r3, #28]
 8006bd6:	e005      	b.n	8006be4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2200      	movs	r2, #0
 8006be2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2200      	movs	r2, #0
 8006be8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d106      	bne.n	8006c04 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f7fb fb02 	bl	8002208 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2202      	movs	r2, #2
 8006c08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c1a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006c24:	d902      	bls.n	8006c2c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006c26:	2300      	movs	r3, #0
 8006c28:	60fb      	str	r3, [r7, #12]
 8006c2a:	e002      	b.n	8006c32 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006c2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c30:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006c3a:	d007      	beq.n	8006c4c <HAL_SPI_Init+0xa0>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006c44:	d002      	beq.n	8006c4c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006c5c:	431a      	orrs	r2, r3
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	691b      	ldr	r3, [r3, #16]
 8006c62:	f003 0302 	and.w	r3, r3, #2
 8006c66:	431a      	orrs	r2, r3
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	695b      	ldr	r3, [r3, #20]
 8006c6c:	f003 0301 	and.w	r3, r3, #1
 8006c70:	431a      	orrs	r2, r3
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	699b      	ldr	r3, [r3, #24]
 8006c76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c7a:	431a      	orrs	r2, r3
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	69db      	ldr	r3, [r3, #28]
 8006c80:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c84:	431a      	orrs	r2, r3
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a1b      	ldr	r3, [r3, #32]
 8006c8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c8e:	ea42 0103 	orr.w	r1, r2, r3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c96:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	430a      	orrs	r2, r1
 8006ca0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	699b      	ldr	r3, [r3, #24]
 8006ca6:	0c1b      	lsrs	r3, r3, #16
 8006ca8:	f003 0204 	and.w	r2, r3, #4
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb0:	f003 0310 	and.w	r3, r3, #16
 8006cb4:	431a      	orrs	r2, r3
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cba:	f003 0308 	and.w	r3, r3, #8
 8006cbe:	431a      	orrs	r2, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006cc8:	ea42 0103 	orr.w	r1, r2, r3
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	430a      	orrs	r2, r1
 8006cd8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006ce8:	2300      	movs	r3, #0
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3710      	adds	r7, #16
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}

08006cf2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006cf2:	b580      	push	{r7, lr}
 8006cf4:	b082      	sub	sp, #8
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d101      	bne.n	8006d04 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	e040      	b.n	8006d86 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d106      	bne.n	8006d1a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f7fb fabb 	bl	8002290 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2224      	movs	r2, #36	; 0x24
 8006d1e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f022 0201 	bic.w	r2, r2, #1
 8006d2e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d002      	beq.n	8006d3e <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f000 fb6b 	bl	8007414 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 f8b0 	bl	8006ea4 <UART_SetConfig>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d101      	bne.n	8006d4e <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e01b      	b.n	8006d86 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	685a      	ldr	r2, [r3, #4]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006d5c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	689a      	ldr	r2, [r3, #8]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d6c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f042 0201 	orr.w	r2, r2, #1
 8006d7c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 fbea 	bl	8007558 <UART_CheckIdleState>
 8006d84:	4603      	mov	r3, r0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3708      	adds	r7, #8
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}

08006d8e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d8e:	b580      	push	{r7, lr}
 8006d90:	b08a      	sub	sp, #40	; 0x28
 8006d92:	af02      	add	r7, sp, #8
 8006d94:	60f8      	str	r0, [r7, #12]
 8006d96:	60b9      	str	r1, [r7, #8]
 8006d98:	603b      	str	r3, [r7, #0]
 8006d9a:	4613      	mov	r3, r2
 8006d9c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006da2:	2b20      	cmp	r3, #32
 8006da4:	d178      	bne.n	8006e98 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d002      	beq.n	8006db2 <HAL_UART_Transmit+0x24>
 8006dac:	88fb      	ldrh	r3, [r7, #6]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d101      	bne.n	8006db6 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e071      	b.n	8006e9a <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2221      	movs	r2, #33	; 0x21
 8006dc2:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006dc4:	f7fb fd30 	bl	8002828 <HAL_GetTick>
 8006dc8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	88fa      	ldrh	r2, [r7, #6]
 8006dce:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	88fa      	ldrh	r2, [r7, #6]
 8006dd6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006de2:	d108      	bne.n	8006df6 <HAL_UART_Transmit+0x68>
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	691b      	ldr	r3, [r3, #16]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d104      	bne.n	8006df6 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006dec:	2300      	movs	r3, #0
 8006dee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	61bb      	str	r3, [r7, #24]
 8006df4:	e003      	b.n	8006dfe <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006dfe:	e030      	b.n	8006e62 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	9300      	str	r3, [sp, #0]
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	2200      	movs	r2, #0
 8006e08:	2180      	movs	r1, #128	; 0x80
 8006e0a:	68f8      	ldr	r0, [r7, #12]
 8006e0c:	f000 fc4c 	bl	80076a8 <UART_WaitOnFlagUntilTimeout>
 8006e10:	4603      	mov	r3, r0
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d004      	beq.n	8006e20 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2220      	movs	r2, #32
 8006e1a:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006e1c:	2303      	movs	r3, #3
 8006e1e:	e03c      	b.n	8006e9a <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8006e20:	69fb      	ldr	r3, [r7, #28]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d10b      	bne.n	8006e3e <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e26:	69bb      	ldr	r3, [r7, #24]
 8006e28:	881a      	ldrh	r2, [r3, #0]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e32:	b292      	uxth	r2, r2
 8006e34:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	3302      	adds	r3, #2
 8006e3a:	61bb      	str	r3, [r7, #24]
 8006e3c:	e008      	b.n	8006e50 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006e3e:	69fb      	ldr	r3, [r7, #28]
 8006e40:	781a      	ldrb	r2, [r3, #0]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	b292      	uxth	r2, r2
 8006e48:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006e4a:	69fb      	ldr	r3, [r7, #28]
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	3b01      	subs	r3, #1
 8006e5a:	b29a      	uxth	r2, r3
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1c8      	bne.n	8006e00 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	9300      	str	r3, [sp, #0]
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	2200      	movs	r2, #0
 8006e76:	2140      	movs	r1, #64	; 0x40
 8006e78:	68f8      	ldr	r0, [r7, #12]
 8006e7a:	f000 fc15 	bl	80076a8 <UART_WaitOnFlagUntilTimeout>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d004      	beq.n	8006e8e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	2220      	movs	r2, #32
 8006e88:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8006e8a:	2303      	movs	r3, #3
 8006e8c:	e005      	b.n	8006e9a <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2220      	movs	r2, #32
 8006e92:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006e94:	2300      	movs	r3, #0
 8006e96:	e000      	b.n	8006e9a <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8006e98:	2302      	movs	r3, #2
  }
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3720      	adds	r7, #32
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
	...

08006ea4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ea4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ea8:	b08a      	sub	sp, #40	; 0x28
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	689a      	ldr	r2, [r3, #8]
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	691b      	ldr	r3, [r3, #16]
 8006ebc:	431a      	orrs	r2, r3
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	695b      	ldr	r3, [r3, #20]
 8006ec2:	431a      	orrs	r2, r3
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	69db      	ldr	r3, [r3, #28]
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	4ba4      	ldr	r3, [pc, #656]	; (8007164 <UART_SetConfig+0x2c0>)
 8006ed4:	4013      	ands	r3, r2
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	6812      	ldr	r2, [r2, #0]
 8006eda:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006edc:	430b      	orrs	r3, r1
 8006ede:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	68da      	ldr	r2, [r3, #12]
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	430a      	orrs	r2, r1
 8006ef4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	699b      	ldr	r3, [r3, #24]
 8006efa:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a99      	ldr	r2, [pc, #612]	; (8007168 <UART_SetConfig+0x2c4>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d004      	beq.n	8006f10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6a1b      	ldr	r3, [r3, #32]
 8006f0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f20:	430a      	orrs	r2, r1
 8006f22:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a90      	ldr	r2, [pc, #576]	; (800716c <UART_SetConfig+0x2c8>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d126      	bne.n	8006f7c <UART_SetConfig+0xd8>
 8006f2e:	4b90      	ldr	r3, [pc, #576]	; (8007170 <UART_SetConfig+0x2cc>)
 8006f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f34:	f003 0303 	and.w	r3, r3, #3
 8006f38:	2b03      	cmp	r3, #3
 8006f3a:	d81b      	bhi.n	8006f74 <UART_SetConfig+0xd0>
 8006f3c:	a201      	add	r2, pc, #4	; (adr r2, 8006f44 <UART_SetConfig+0xa0>)
 8006f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f42:	bf00      	nop
 8006f44:	08006f55 	.word	0x08006f55
 8006f48:	08006f65 	.word	0x08006f65
 8006f4c:	08006f5d 	.word	0x08006f5d
 8006f50:	08006f6d 	.word	0x08006f6d
 8006f54:	2301      	movs	r3, #1
 8006f56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f5a:	e116      	b.n	800718a <UART_SetConfig+0x2e6>
 8006f5c:	2302      	movs	r3, #2
 8006f5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f62:	e112      	b.n	800718a <UART_SetConfig+0x2e6>
 8006f64:	2304      	movs	r3, #4
 8006f66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f6a:	e10e      	b.n	800718a <UART_SetConfig+0x2e6>
 8006f6c:	2308      	movs	r3, #8
 8006f6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f72:	e10a      	b.n	800718a <UART_SetConfig+0x2e6>
 8006f74:	2310      	movs	r3, #16
 8006f76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f7a:	e106      	b.n	800718a <UART_SetConfig+0x2e6>
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a7c      	ldr	r2, [pc, #496]	; (8007174 <UART_SetConfig+0x2d0>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d138      	bne.n	8006ff8 <UART_SetConfig+0x154>
 8006f86:	4b7a      	ldr	r3, [pc, #488]	; (8007170 <UART_SetConfig+0x2cc>)
 8006f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f8c:	f003 030c 	and.w	r3, r3, #12
 8006f90:	2b0c      	cmp	r3, #12
 8006f92:	d82d      	bhi.n	8006ff0 <UART_SetConfig+0x14c>
 8006f94:	a201      	add	r2, pc, #4	; (adr r2, 8006f9c <UART_SetConfig+0xf8>)
 8006f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f9a:	bf00      	nop
 8006f9c:	08006fd1 	.word	0x08006fd1
 8006fa0:	08006ff1 	.word	0x08006ff1
 8006fa4:	08006ff1 	.word	0x08006ff1
 8006fa8:	08006ff1 	.word	0x08006ff1
 8006fac:	08006fe1 	.word	0x08006fe1
 8006fb0:	08006ff1 	.word	0x08006ff1
 8006fb4:	08006ff1 	.word	0x08006ff1
 8006fb8:	08006ff1 	.word	0x08006ff1
 8006fbc:	08006fd9 	.word	0x08006fd9
 8006fc0:	08006ff1 	.word	0x08006ff1
 8006fc4:	08006ff1 	.word	0x08006ff1
 8006fc8:	08006ff1 	.word	0x08006ff1
 8006fcc:	08006fe9 	.word	0x08006fe9
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fd6:	e0d8      	b.n	800718a <UART_SetConfig+0x2e6>
 8006fd8:	2302      	movs	r3, #2
 8006fda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fde:	e0d4      	b.n	800718a <UART_SetConfig+0x2e6>
 8006fe0:	2304      	movs	r3, #4
 8006fe2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fe6:	e0d0      	b.n	800718a <UART_SetConfig+0x2e6>
 8006fe8:	2308      	movs	r3, #8
 8006fea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fee:	e0cc      	b.n	800718a <UART_SetConfig+0x2e6>
 8006ff0:	2310      	movs	r3, #16
 8006ff2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ff6:	e0c8      	b.n	800718a <UART_SetConfig+0x2e6>
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a5e      	ldr	r2, [pc, #376]	; (8007178 <UART_SetConfig+0x2d4>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d125      	bne.n	800704e <UART_SetConfig+0x1aa>
 8007002:	4b5b      	ldr	r3, [pc, #364]	; (8007170 <UART_SetConfig+0x2cc>)
 8007004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007008:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800700c:	2b30      	cmp	r3, #48	; 0x30
 800700e:	d016      	beq.n	800703e <UART_SetConfig+0x19a>
 8007010:	2b30      	cmp	r3, #48	; 0x30
 8007012:	d818      	bhi.n	8007046 <UART_SetConfig+0x1a2>
 8007014:	2b20      	cmp	r3, #32
 8007016:	d00a      	beq.n	800702e <UART_SetConfig+0x18a>
 8007018:	2b20      	cmp	r3, #32
 800701a:	d814      	bhi.n	8007046 <UART_SetConfig+0x1a2>
 800701c:	2b00      	cmp	r3, #0
 800701e:	d002      	beq.n	8007026 <UART_SetConfig+0x182>
 8007020:	2b10      	cmp	r3, #16
 8007022:	d008      	beq.n	8007036 <UART_SetConfig+0x192>
 8007024:	e00f      	b.n	8007046 <UART_SetConfig+0x1a2>
 8007026:	2300      	movs	r3, #0
 8007028:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800702c:	e0ad      	b.n	800718a <UART_SetConfig+0x2e6>
 800702e:	2302      	movs	r3, #2
 8007030:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007034:	e0a9      	b.n	800718a <UART_SetConfig+0x2e6>
 8007036:	2304      	movs	r3, #4
 8007038:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800703c:	e0a5      	b.n	800718a <UART_SetConfig+0x2e6>
 800703e:	2308      	movs	r3, #8
 8007040:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007044:	e0a1      	b.n	800718a <UART_SetConfig+0x2e6>
 8007046:	2310      	movs	r3, #16
 8007048:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800704c:	e09d      	b.n	800718a <UART_SetConfig+0x2e6>
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a4a      	ldr	r2, [pc, #296]	; (800717c <UART_SetConfig+0x2d8>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d125      	bne.n	80070a4 <UART_SetConfig+0x200>
 8007058:	4b45      	ldr	r3, [pc, #276]	; (8007170 <UART_SetConfig+0x2cc>)
 800705a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800705e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007062:	2bc0      	cmp	r3, #192	; 0xc0
 8007064:	d016      	beq.n	8007094 <UART_SetConfig+0x1f0>
 8007066:	2bc0      	cmp	r3, #192	; 0xc0
 8007068:	d818      	bhi.n	800709c <UART_SetConfig+0x1f8>
 800706a:	2b80      	cmp	r3, #128	; 0x80
 800706c:	d00a      	beq.n	8007084 <UART_SetConfig+0x1e0>
 800706e:	2b80      	cmp	r3, #128	; 0x80
 8007070:	d814      	bhi.n	800709c <UART_SetConfig+0x1f8>
 8007072:	2b00      	cmp	r3, #0
 8007074:	d002      	beq.n	800707c <UART_SetConfig+0x1d8>
 8007076:	2b40      	cmp	r3, #64	; 0x40
 8007078:	d008      	beq.n	800708c <UART_SetConfig+0x1e8>
 800707a:	e00f      	b.n	800709c <UART_SetConfig+0x1f8>
 800707c:	2300      	movs	r3, #0
 800707e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007082:	e082      	b.n	800718a <UART_SetConfig+0x2e6>
 8007084:	2302      	movs	r3, #2
 8007086:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800708a:	e07e      	b.n	800718a <UART_SetConfig+0x2e6>
 800708c:	2304      	movs	r3, #4
 800708e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007092:	e07a      	b.n	800718a <UART_SetConfig+0x2e6>
 8007094:	2308      	movs	r3, #8
 8007096:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800709a:	e076      	b.n	800718a <UART_SetConfig+0x2e6>
 800709c:	2310      	movs	r3, #16
 800709e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070a2:	e072      	b.n	800718a <UART_SetConfig+0x2e6>
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a35      	ldr	r2, [pc, #212]	; (8007180 <UART_SetConfig+0x2dc>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d12a      	bne.n	8007104 <UART_SetConfig+0x260>
 80070ae:	4b30      	ldr	r3, [pc, #192]	; (8007170 <UART_SetConfig+0x2cc>)
 80070b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070bc:	d01a      	beq.n	80070f4 <UART_SetConfig+0x250>
 80070be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070c2:	d81b      	bhi.n	80070fc <UART_SetConfig+0x258>
 80070c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070c8:	d00c      	beq.n	80070e4 <UART_SetConfig+0x240>
 80070ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070ce:	d815      	bhi.n	80070fc <UART_SetConfig+0x258>
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d003      	beq.n	80070dc <UART_SetConfig+0x238>
 80070d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070d8:	d008      	beq.n	80070ec <UART_SetConfig+0x248>
 80070da:	e00f      	b.n	80070fc <UART_SetConfig+0x258>
 80070dc:	2300      	movs	r3, #0
 80070de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070e2:	e052      	b.n	800718a <UART_SetConfig+0x2e6>
 80070e4:	2302      	movs	r3, #2
 80070e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070ea:	e04e      	b.n	800718a <UART_SetConfig+0x2e6>
 80070ec:	2304      	movs	r3, #4
 80070ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070f2:	e04a      	b.n	800718a <UART_SetConfig+0x2e6>
 80070f4:	2308      	movs	r3, #8
 80070f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070fa:	e046      	b.n	800718a <UART_SetConfig+0x2e6>
 80070fc:	2310      	movs	r3, #16
 80070fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007102:	e042      	b.n	800718a <UART_SetConfig+0x2e6>
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a17      	ldr	r2, [pc, #92]	; (8007168 <UART_SetConfig+0x2c4>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d13a      	bne.n	8007184 <UART_SetConfig+0x2e0>
 800710e:	4b18      	ldr	r3, [pc, #96]	; (8007170 <UART_SetConfig+0x2cc>)
 8007110:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007114:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007118:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800711c:	d01a      	beq.n	8007154 <UART_SetConfig+0x2b0>
 800711e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007122:	d81b      	bhi.n	800715c <UART_SetConfig+0x2b8>
 8007124:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007128:	d00c      	beq.n	8007144 <UART_SetConfig+0x2a0>
 800712a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800712e:	d815      	bhi.n	800715c <UART_SetConfig+0x2b8>
 8007130:	2b00      	cmp	r3, #0
 8007132:	d003      	beq.n	800713c <UART_SetConfig+0x298>
 8007134:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007138:	d008      	beq.n	800714c <UART_SetConfig+0x2a8>
 800713a:	e00f      	b.n	800715c <UART_SetConfig+0x2b8>
 800713c:	2300      	movs	r3, #0
 800713e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007142:	e022      	b.n	800718a <UART_SetConfig+0x2e6>
 8007144:	2302      	movs	r3, #2
 8007146:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800714a:	e01e      	b.n	800718a <UART_SetConfig+0x2e6>
 800714c:	2304      	movs	r3, #4
 800714e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007152:	e01a      	b.n	800718a <UART_SetConfig+0x2e6>
 8007154:	2308      	movs	r3, #8
 8007156:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800715a:	e016      	b.n	800718a <UART_SetConfig+0x2e6>
 800715c:	2310      	movs	r3, #16
 800715e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007162:	e012      	b.n	800718a <UART_SetConfig+0x2e6>
 8007164:	efff69f3 	.word	0xefff69f3
 8007168:	40008000 	.word	0x40008000
 800716c:	40013800 	.word	0x40013800
 8007170:	40021000 	.word	0x40021000
 8007174:	40004400 	.word	0x40004400
 8007178:	40004800 	.word	0x40004800
 800717c:	40004c00 	.word	0x40004c00
 8007180:	40005000 	.word	0x40005000
 8007184:	2310      	movs	r3, #16
 8007186:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a9f      	ldr	r2, [pc, #636]	; (800740c <UART_SetConfig+0x568>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d17a      	bne.n	800728a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007194:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007198:	2b08      	cmp	r3, #8
 800719a:	d824      	bhi.n	80071e6 <UART_SetConfig+0x342>
 800719c:	a201      	add	r2, pc, #4	; (adr r2, 80071a4 <UART_SetConfig+0x300>)
 800719e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071a2:	bf00      	nop
 80071a4:	080071c9 	.word	0x080071c9
 80071a8:	080071e7 	.word	0x080071e7
 80071ac:	080071d1 	.word	0x080071d1
 80071b0:	080071e7 	.word	0x080071e7
 80071b4:	080071d7 	.word	0x080071d7
 80071b8:	080071e7 	.word	0x080071e7
 80071bc:	080071e7 	.word	0x080071e7
 80071c0:	080071e7 	.word	0x080071e7
 80071c4:	080071df 	.word	0x080071df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071c8:	f7fe ff98 	bl	80060fc <HAL_RCC_GetPCLK1Freq>
 80071cc:	61f8      	str	r0, [r7, #28]
        break;
 80071ce:	e010      	b.n	80071f2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071d0:	4b8f      	ldr	r3, [pc, #572]	; (8007410 <UART_SetConfig+0x56c>)
 80071d2:	61fb      	str	r3, [r7, #28]
        break;
 80071d4:	e00d      	b.n	80071f2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071d6:	f7fe fef9 	bl	8005fcc <HAL_RCC_GetSysClockFreq>
 80071da:	61f8      	str	r0, [r7, #28]
        break;
 80071dc:	e009      	b.n	80071f2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071e2:	61fb      	str	r3, [r7, #28]
        break;
 80071e4:	e005      	b.n	80071f2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80071e6:	2300      	movs	r3, #0
 80071e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80071ea:	2301      	movs	r3, #1
 80071ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80071f0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80071f2:	69fb      	ldr	r3, [r7, #28]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	f000 80fb 	beq.w	80073f0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	685a      	ldr	r2, [r3, #4]
 80071fe:	4613      	mov	r3, r2
 8007200:	005b      	lsls	r3, r3, #1
 8007202:	4413      	add	r3, r2
 8007204:	69fa      	ldr	r2, [r7, #28]
 8007206:	429a      	cmp	r2, r3
 8007208:	d305      	bcc.n	8007216 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007210:	69fa      	ldr	r2, [r7, #28]
 8007212:	429a      	cmp	r2, r3
 8007214:	d903      	bls.n	800721e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007216:	2301      	movs	r3, #1
 8007218:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800721c:	e0e8      	b.n	80073f0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800721e:	69fb      	ldr	r3, [r7, #28]
 8007220:	2200      	movs	r2, #0
 8007222:	461c      	mov	r4, r3
 8007224:	4615      	mov	r5, r2
 8007226:	f04f 0200 	mov.w	r2, #0
 800722a:	f04f 0300 	mov.w	r3, #0
 800722e:	022b      	lsls	r3, r5, #8
 8007230:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007234:	0222      	lsls	r2, r4, #8
 8007236:	68f9      	ldr	r1, [r7, #12]
 8007238:	6849      	ldr	r1, [r1, #4]
 800723a:	0849      	lsrs	r1, r1, #1
 800723c:	2000      	movs	r0, #0
 800723e:	4688      	mov	r8, r1
 8007240:	4681      	mov	r9, r0
 8007242:	eb12 0a08 	adds.w	sl, r2, r8
 8007246:	eb43 0b09 	adc.w	fp, r3, r9
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	603b      	str	r3, [r7, #0]
 8007252:	607a      	str	r2, [r7, #4]
 8007254:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007258:	4650      	mov	r0, sl
 800725a:	4659      	mov	r1, fp
 800725c:	f7f9 fca4 	bl	8000ba8 <__aeabi_uldivmod>
 8007260:	4602      	mov	r2, r0
 8007262:	460b      	mov	r3, r1
 8007264:	4613      	mov	r3, r2
 8007266:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007268:	69bb      	ldr	r3, [r7, #24]
 800726a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800726e:	d308      	bcc.n	8007282 <UART_SetConfig+0x3de>
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007276:	d204      	bcs.n	8007282 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	69ba      	ldr	r2, [r7, #24]
 800727e:	60da      	str	r2, [r3, #12]
 8007280:	e0b6      	b.n	80073f0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007282:	2301      	movs	r3, #1
 8007284:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007288:	e0b2      	b.n	80073f0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	69db      	ldr	r3, [r3, #28]
 800728e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007292:	d15e      	bne.n	8007352 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007294:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007298:	2b08      	cmp	r3, #8
 800729a:	d828      	bhi.n	80072ee <UART_SetConfig+0x44a>
 800729c:	a201      	add	r2, pc, #4	; (adr r2, 80072a4 <UART_SetConfig+0x400>)
 800729e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072a2:	bf00      	nop
 80072a4:	080072c9 	.word	0x080072c9
 80072a8:	080072d1 	.word	0x080072d1
 80072ac:	080072d9 	.word	0x080072d9
 80072b0:	080072ef 	.word	0x080072ef
 80072b4:	080072df 	.word	0x080072df
 80072b8:	080072ef 	.word	0x080072ef
 80072bc:	080072ef 	.word	0x080072ef
 80072c0:	080072ef 	.word	0x080072ef
 80072c4:	080072e7 	.word	0x080072e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072c8:	f7fe ff18 	bl	80060fc <HAL_RCC_GetPCLK1Freq>
 80072cc:	61f8      	str	r0, [r7, #28]
        break;
 80072ce:	e014      	b.n	80072fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072d0:	f7fe ff2a 	bl	8006128 <HAL_RCC_GetPCLK2Freq>
 80072d4:	61f8      	str	r0, [r7, #28]
        break;
 80072d6:	e010      	b.n	80072fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072d8:	4b4d      	ldr	r3, [pc, #308]	; (8007410 <UART_SetConfig+0x56c>)
 80072da:	61fb      	str	r3, [r7, #28]
        break;
 80072dc:	e00d      	b.n	80072fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072de:	f7fe fe75 	bl	8005fcc <HAL_RCC_GetSysClockFreq>
 80072e2:	61f8      	str	r0, [r7, #28]
        break;
 80072e4:	e009      	b.n	80072fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80072ea:	61fb      	str	r3, [r7, #28]
        break;
 80072ec:	e005      	b.n	80072fa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80072ee:	2300      	movs	r3, #0
 80072f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80072f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80072fa:	69fb      	ldr	r3, [r7, #28]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d077      	beq.n	80073f0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	005a      	lsls	r2, r3, #1
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	085b      	lsrs	r3, r3, #1
 800730a:	441a      	add	r2, r3
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	fbb2 f3f3 	udiv	r3, r2, r3
 8007314:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	2b0f      	cmp	r3, #15
 800731a:	d916      	bls.n	800734a <UART_SetConfig+0x4a6>
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007322:	d212      	bcs.n	800734a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007324:	69bb      	ldr	r3, [r7, #24]
 8007326:	b29b      	uxth	r3, r3
 8007328:	f023 030f 	bic.w	r3, r3, #15
 800732c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	085b      	lsrs	r3, r3, #1
 8007332:	b29b      	uxth	r3, r3
 8007334:	f003 0307 	and.w	r3, r3, #7
 8007338:	b29a      	uxth	r2, r3
 800733a:	8afb      	ldrh	r3, [r7, #22]
 800733c:	4313      	orrs	r3, r2
 800733e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	8afa      	ldrh	r2, [r7, #22]
 8007346:	60da      	str	r2, [r3, #12]
 8007348:	e052      	b.n	80073f0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007350:	e04e      	b.n	80073f0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007352:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007356:	2b08      	cmp	r3, #8
 8007358:	d827      	bhi.n	80073aa <UART_SetConfig+0x506>
 800735a:	a201      	add	r2, pc, #4	; (adr r2, 8007360 <UART_SetConfig+0x4bc>)
 800735c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007360:	08007385 	.word	0x08007385
 8007364:	0800738d 	.word	0x0800738d
 8007368:	08007395 	.word	0x08007395
 800736c:	080073ab 	.word	0x080073ab
 8007370:	0800739b 	.word	0x0800739b
 8007374:	080073ab 	.word	0x080073ab
 8007378:	080073ab 	.word	0x080073ab
 800737c:	080073ab 	.word	0x080073ab
 8007380:	080073a3 	.word	0x080073a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007384:	f7fe feba 	bl	80060fc <HAL_RCC_GetPCLK1Freq>
 8007388:	61f8      	str	r0, [r7, #28]
        break;
 800738a:	e014      	b.n	80073b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800738c:	f7fe fecc 	bl	8006128 <HAL_RCC_GetPCLK2Freq>
 8007390:	61f8      	str	r0, [r7, #28]
        break;
 8007392:	e010      	b.n	80073b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007394:	4b1e      	ldr	r3, [pc, #120]	; (8007410 <UART_SetConfig+0x56c>)
 8007396:	61fb      	str	r3, [r7, #28]
        break;
 8007398:	e00d      	b.n	80073b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800739a:	f7fe fe17 	bl	8005fcc <HAL_RCC_GetSysClockFreq>
 800739e:	61f8      	str	r0, [r7, #28]
        break;
 80073a0:	e009      	b.n	80073b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073a6:	61fb      	str	r3, [r7, #28]
        break;
 80073a8:	e005      	b.n	80073b6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80073aa:	2300      	movs	r3, #0
 80073ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80073ae:	2301      	movs	r3, #1
 80073b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80073b4:	bf00      	nop
    }

    if (pclk != 0U)
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d019      	beq.n	80073f0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	085a      	lsrs	r2, r3, #1
 80073c2:	69fb      	ldr	r3, [r7, #28]
 80073c4:	441a      	add	r2, r3
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80073ce:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073d0:	69bb      	ldr	r3, [r7, #24]
 80073d2:	2b0f      	cmp	r3, #15
 80073d4:	d909      	bls.n	80073ea <UART_SetConfig+0x546>
 80073d6:	69bb      	ldr	r3, [r7, #24]
 80073d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073dc:	d205      	bcs.n	80073ea <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80073de:	69bb      	ldr	r3, [r7, #24]
 80073e0:	b29a      	uxth	r2, r3
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	60da      	str	r2, [r3, #12]
 80073e8:	e002      	b.n	80073f0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2200      	movs	r2, #0
 80073f4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2200      	movs	r2, #0
 80073fa:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80073fc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007400:	4618      	mov	r0, r3
 8007402:	3728      	adds	r7, #40	; 0x28
 8007404:	46bd      	mov	sp, r7
 8007406:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800740a:	bf00      	nop
 800740c:	40008000 	.word	0x40008000
 8007410:	00f42400 	.word	0x00f42400

08007414 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007414:	b480      	push	{r7}
 8007416:	b083      	sub	sp, #12
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007420:	f003 0308 	and.w	r3, r3, #8
 8007424:	2b00      	cmp	r3, #0
 8007426:	d00a      	beq.n	800743e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	430a      	orrs	r2, r1
 800743c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007442:	f003 0301 	and.w	r3, r3, #1
 8007446:	2b00      	cmp	r3, #0
 8007448:	d00a      	beq.n	8007460 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	430a      	orrs	r2, r1
 800745e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007464:	f003 0302 	and.w	r3, r3, #2
 8007468:	2b00      	cmp	r3, #0
 800746a:	d00a      	beq.n	8007482 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	430a      	orrs	r2, r1
 8007480:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007486:	f003 0304 	and.w	r3, r3, #4
 800748a:	2b00      	cmp	r3, #0
 800748c:	d00a      	beq.n	80074a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	430a      	orrs	r2, r1
 80074a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a8:	f003 0310 	and.w	r3, r3, #16
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00a      	beq.n	80074c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	689b      	ldr	r3, [r3, #8]
 80074b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	430a      	orrs	r2, r1
 80074c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ca:	f003 0320 	and.w	r3, r3, #32
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d00a      	beq.n	80074e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	430a      	orrs	r2, r1
 80074e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d01a      	beq.n	800752a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	430a      	orrs	r2, r1
 8007508:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800750e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007512:	d10a      	bne.n	800752a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	430a      	orrs	r2, r1
 8007528:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007532:	2b00      	cmp	r3, #0
 8007534:	d00a      	beq.n	800754c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	430a      	orrs	r2, r1
 800754a:	605a      	str	r2, [r3, #4]
  }
}
 800754c:	bf00      	nop
 800754e:	370c      	adds	r7, #12
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b098      	sub	sp, #96	; 0x60
 800755c:	af02      	add	r7, sp, #8
 800755e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007568:	f7fb f95e 	bl	8002828 <HAL_GetTick>
 800756c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f003 0308 	and.w	r3, r3, #8
 8007578:	2b08      	cmp	r3, #8
 800757a:	d12e      	bne.n	80075da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800757c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007580:	9300      	str	r3, [sp, #0]
 8007582:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007584:	2200      	movs	r2, #0
 8007586:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f000 f88c 	bl	80076a8 <UART_WaitOnFlagUntilTimeout>
 8007590:	4603      	mov	r3, r0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d021      	beq.n	80075da <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800759c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800759e:	e853 3f00 	ldrex	r3, [r3]
 80075a2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80075a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80075aa:	653b      	str	r3, [r7, #80]	; 0x50
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	461a      	mov	r2, r3
 80075b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075b4:	647b      	str	r3, [r7, #68]	; 0x44
 80075b6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80075ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80075bc:	e841 2300 	strex	r3, r2, [r1]
 80075c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80075c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d1e6      	bne.n	8007596 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2220      	movs	r2, #32
 80075cc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075d6:	2303      	movs	r3, #3
 80075d8:	e062      	b.n	80076a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f003 0304 	and.w	r3, r3, #4
 80075e4:	2b04      	cmp	r3, #4
 80075e6:	d149      	bne.n	800767c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80075ec:	9300      	str	r3, [sp, #0]
 80075ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80075f0:	2200      	movs	r2, #0
 80075f2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 f856 	bl	80076a8 <UART_WaitOnFlagUntilTimeout>
 80075fc:	4603      	mov	r3, r0
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d03c      	beq.n	800767c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800760a:	e853 3f00 	ldrex	r3, [r3]
 800760e:	623b      	str	r3, [r7, #32]
   return(result);
 8007610:	6a3b      	ldr	r3, [r7, #32]
 8007612:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007616:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	461a      	mov	r2, r3
 800761e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007620:	633b      	str	r3, [r7, #48]	; 0x30
 8007622:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007624:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007626:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007628:	e841 2300 	strex	r3, r2, [r1]
 800762c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800762e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007630:	2b00      	cmp	r3, #0
 8007632:	d1e6      	bne.n	8007602 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	3308      	adds	r3, #8
 800763a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	e853 3f00 	ldrex	r3, [r3]
 8007642:	60fb      	str	r3, [r7, #12]
   return(result);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f023 0301 	bic.w	r3, r3, #1
 800764a:	64bb      	str	r3, [r7, #72]	; 0x48
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	3308      	adds	r3, #8
 8007652:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007654:	61fa      	str	r2, [r7, #28]
 8007656:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007658:	69b9      	ldr	r1, [r7, #24]
 800765a:	69fa      	ldr	r2, [r7, #28]
 800765c:	e841 2300 	strex	r3, r2, [r1]
 8007660:	617b      	str	r3, [r7, #20]
   return(result);
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d1e5      	bne.n	8007634 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2220      	movs	r2, #32
 800766c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2200      	movs	r2, #0
 8007674:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007678:	2303      	movs	r3, #3
 800767a:	e011      	b.n	80076a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2220      	movs	r2, #32
 8007680:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2220      	movs	r2, #32
 8007686:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2200      	movs	r2, #0
 8007694:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800769e:	2300      	movs	r3, #0
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3758      	adds	r7, #88	; 0x58
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	60f8      	str	r0, [r7, #12]
 80076b0:	60b9      	str	r1, [r7, #8]
 80076b2:	603b      	str	r3, [r7, #0]
 80076b4:	4613      	mov	r3, r2
 80076b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076b8:	e049      	b.n	800774e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076ba:	69bb      	ldr	r3, [r7, #24]
 80076bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c0:	d045      	beq.n	800774e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076c2:	f7fb f8b1 	bl	8002828 <HAL_GetTick>
 80076c6:	4602      	mov	r2, r0
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	1ad3      	subs	r3, r2, r3
 80076cc:	69ba      	ldr	r2, [r7, #24]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d302      	bcc.n	80076d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80076d2:	69bb      	ldr	r3, [r7, #24]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d101      	bne.n	80076dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80076d8:	2303      	movs	r3, #3
 80076da:	e048      	b.n	800776e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f003 0304 	and.w	r3, r3, #4
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d031      	beq.n	800774e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	69db      	ldr	r3, [r3, #28]
 80076f0:	f003 0308 	and.w	r3, r3, #8
 80076f4:	2b08      	cmp	r3, #8
 80076f6:	d110      	bne.n	800771a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	2208      	movs	r2, #8
 80076fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007700:	68f8      	ldr	r0, [r7, #12]
 8007702:	f000 f838 	bl	8007776 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2208      	movs	r2, #8
 800770a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2200      	movs	r2, #0
 8007712:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8007716:	2301      	movs	r3, #1
 8007718:	e029      	b.n	800776e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	69db      	ldr	r3, [r3, #28]
 8007720:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007724:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007728:	d111      	bne.n	800774e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007732:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007734:	68f8      	ldr	r0, [r7, #12]
 8007736:	f000 f81e 	bl	8007776 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2220      	movs	r2, #32
 800773e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2200      	movs	r2, #0
 8007746:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800774a:	2303      	movs	r3, #3
 800774c:	e00f      	b.n	800776e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	69da      	ldr	r2, [r3, #28]
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	4013      	ands	r3, r2
 8007758:	68ba      	ldr	r2, [r7, #8]
 800775a:	429a      	cmp	r2, r3
 800775c:	bf0c      	ite	eq
 800775e:	2301      	moveq	r3, #1
 8007760:	2300      	movne	r3, #0
 8007762:	b2db      	uxtb	r3, r3
 8007764:	461a      	mov	r2, r3
 8007766:	79fb      	ldrb	r3, [r7, #7]
 8007768:	429a      	cmp	r2, r3
 800776a:	d0a6      	beq.n	80076ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800776c:	2300      	movs	r3, #0
}
 800776e:	4618      	mov	r0, r3
 8007770:	3710      	adds	r7, #16
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}

08007776 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007776:	b480      	push	{r7}
 8007778:	b095      	sub	sp, #84	; 0x54
 800777a:	af00      	add	r7, sp, #0
 800777c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007786:	e853 3f00 	ldrex	r3, [r3]
 800778a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800778c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800778e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007792:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	461a      	mov	r2, r3
 800779a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800779c:	643b      	str	r3, [r7, #64]	; 0x40
 800779e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80077a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80077a4:	e841 2300 	strex	r3, r2, [r1]
 80077a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80077aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d1e6      	bne.n	800777e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	3308      	adds	r3, #8
 80077b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b8:	6a3b      	ldr	r3, [r7, #32]
 80077ba:	e853 3f00 	ldrex	r3, [r3]
 80077be:	61fb      	str	r3, [r7, #28]
   return(result);
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	f023 0301 	bic.w	r3, r3, #1
 80077c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	3308      	adds	r3, #8
 80077ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80077d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80077d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80077d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077d8:	e841 2300 	strex	r3, r2, [r1]
 80077dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80077de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d1e5      	bne.n	80077b0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d118      	bne.n	800781e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	e853 3f00 	ldrex	r3, [r3]
 80077f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	f023 0310 	bic.w	r3, r3, #16
 8007800:	647b      	str	r3, [r7, #68]	; 0x44
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	461a      	mov	r2, r3
 8007808:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800780a:	61bb      	str	r3, [r7, #24]
 800780c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780e:	6979      	ldr	r1, [r7, #20]
 8007810:	69ba      	ldr	r2, [r7, #24]
 8007812:	e841 2300 	strex	r3, r2, [r1]
 8007816:	613b      	str	r3, [r7, #16]
   return(result);
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d1e6      	bne.n	80077ec <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2220      	movs	r2, #32
 8007822:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007832:	bf00      	nop
 8007834:	3754      	adds	r7, #84	; 0x54
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr

0800783e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800783e:	b084      	sub	sp, #16
 8007840:	b580      	push	{r7, lr}
 8007842:	b084      	sub	sp, #16
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	f107 001c 	add.w	r0, r7, #28
 800784c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	68db      	ldr	r3, [r3, #12]
 8007854:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f000 fa65 	bl	8007d2c <USB_CoreReset>
 8007862:	4603      	mov	r3, r0
 8007864:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8007866:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007868:	2b00      	cmp	r3, #0
 800786a:	d106      	bne.n	800787a <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007870:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	639a      	str	r2, [r3, #56]	; 0x38
 8007878:	e005      	b.n	8007886 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800787e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8007886:	7bfb      	ldrb	r3, [r7, #15]
}
 8007888:	4618      	mov	r0, r3
 800788a:	3710      	adds	r7, #16
 800788c:	46bd      	mov	sp, r7
 800788e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007892:	b004      	add	sp, #16
 8007894:	4770      	bx	lr

08007896 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007896:	b480      	push	{r7}
 8007898:	b083      	sub	sp, #12
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	689b      	ldr	r3, [r3, #8]
 80078a2:	f023 0201 	bic.w	r2, r3, #1
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80078aa:	2300      	movs	r3, #0
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	370c      	adds	r7, #12
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	460b      	mov	r3, r1
 80078c2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80078c4:	2300      	movs	r3, #0
 80078c6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	68db      	ldr	r3, [r3, #12]
 80078cc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80078d4:	78fb      	ldrb	r3, [r7, #3]
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d115      	bne.n	8007906 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	68db      	ldr	r3, [r3, #12]
 80078de:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80078e6:	2001      	movs	r0, #1
 80078e8:	f7fa ffaa 	bl	8002840 <HAL_Delay>
      ms++;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	3301      	adds	r3, #1
 80078f0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f000 fa0c 	bl	8007d10 <USB_GetMode>
 80078f8:	4603      	mov	r3, r0
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	d01e      	beq.n	800793c <USB_SetCurrentMode+0x84>
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2b31      	cmp	r3, #49	; 0x31
 8007902:	d9f0      	bls.n	80078e6 <USB_SetCurrentMode+0x2e>
 8007904:	e01a      	b.n	800793c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007906:	78fb      	ldrb	r3, [r7, #3]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d115      	bne.n	8007938 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	68db      	ldr	r3, [r3, #12]
 8007910:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007918:	2001      	movs	r0, #1
 800791a:	f7fa ff91 	bl	8002840 <HAL_Delay>
      ms++;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	3301      	adds	r3, #1
 8007922:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f000 f9f3 	bl	8007d10 <USB_GetMode>
 800792a:	4603      	mov	r3, r0
 800792c:	2b00      	cmp	r3, #0
 800792e:	d005      	beq.n	800793c <USB_SetCurrentMode+0x84>
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2b31      	cmp	r3, #49	; 0x31
 8007934:	d9f0      	bls.n	8007918 <USB_SetCurrentMode+0x60>
 8007936:	e001      	b.n	800793c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007938:	2301      	movs	r3, #1
 800793a:	e005      	b.n	8007948 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2b32      	cmp	r3, #50	; 0x32
 8007940:	d101      	bne.n	8007946 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007942:	2301      	movs	r3, #1
 8007944:	e000      	b.n	8007948 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007946:	2300      	movs	r3, #0
}
 8007948:	4618      	mov	r0, r3
 800794a:	3710      	adds	r7, #16
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}

08007950 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007950:	b084      	sub	sp, #16
 8007952:	b580      	push	{r7, lr}
 8007954:	b086      	sub	sp, #24
 8007956:	af00      	add	r7, sp, #0
 8007958:	6078      	str	r0, [r7, #4]
 800795a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800795e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007962:	2300      	movs	r3, #0
 8007964:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800796a:	2300      	movs	r3, #0
 800796c:	613b      	str	r3, [r7, #16]
 800796e:	e009      	b.n	8007984 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007970:	687a      	ldr	r2, [r7, #4]
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	3340      	adds	r3, #64	; 0x40
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	4413      	add	r3, r2
 800797a:	2200      	movs	r2, #0
 800797c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800797e:	693b      	ldr	r3, [r7, #16]
 8007980:	3301      	adds	r3, #1
 8007982:	613b      	str	r3, [r7, #16]
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	2b0e      	cmp	r3, #14
 8007988:	d9f2      	bls.n	8007970 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800798a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800798c:	2b00      	cmp	r3, #0
 800798e:	d11c      	bne.n	80079ca <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	68fa      	ldr	r2, [r7, #12]
 800799a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800799e:	f043 0302 	orr.w	r3, r3, #2
 80079a2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079a8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	601a      	str	r2, [r3, #0]
 80079c8:	e005      	b.n	80079d6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ce:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80079dc:	461a      	mov	r2, r3
 80079de:	2300      	movs	r3, #0
 80079e0:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80079e2:	2103      	movs	r1, #3
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f000 f959 	bl	8007c9c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80079ea:	2110      	movs	r1, #16
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f000 f8f1 	bl	8007bd4 <USB_FlushTxFifo>
 80079f2:	4603      	mov	r3, r0
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d001      	beq.n	80079fc <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 80079f8:	2301      	movs	r3, #1
 80079fa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	f000 f91d 	bl	8007c3c <USB_FlushRxFifo>
 8007a02:	4603      	mov	r3, r0
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d001      	beq.n	8007a0c <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8007a08:	2301      	movs	r3, #1
 8007a0a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a12:	461a      	mov	r2, r3
 8007a14:	2300      	movs	r3, #0
 8007a16:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a1e:	461a      	mov	r2, r3
 8007a20:	2300      	movs	r3, #0
 8007a22:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a2a:	461a      	mov	r2, r3
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a30:	2300      	movs	r3, #0
 8007a32:	613b      	str	r3, [r7, #16]
 8007a34:	e043      	b.n	8007abe <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	015a      	lsls	r2, r3, #5
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	4413      	add	r3, r2
 8007a3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a4c:	d118      	bne.n	8007a80 <USB_DevInit+0x130>
    {
      if (i == 0U)
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10a      	bne.n	8007a6a <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	015a      	lsls	r2, r3, #5
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	4413      	add	r3, r2
 8007a5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a60:	461a      	mov	r2, r3
 8007a62:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a66:	6013      	str	r3, [r2, #0]
 8007a68:	e013      	b.n	8007a92 <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	015a      	lsls	r2, r3, #5
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	4413      	add	r3, r2
 8007a72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a76:	461a      	mov	r2, r3
 8007a78:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007a7c:	6013      	str	r3, [r2, #0]
 8007a7e:	e008      	b.n	8007a92 <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	015a      	lsls	r2, r3, #5
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	4413      	add	r3, r2
 8007a88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a8c:	461a      	mov	r2, r3
 8007a8e:	2300      	movs	r3, #0
 8007a90:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	015a      	lsls	r2, r3, #5
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	4413      	add	r3, r2
 8007a9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	015a      	lsls	r2, r3, #5
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	4413      	add	r3, r2
 8007aac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007ab6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	3301      	adds	r3, #1
 8007abc:	613b      	str	r3, [r7, #16]
 8007abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac0:	693a      	ldr	r2, [r7, #16]
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d3b7      	bcc.n	8007a36 <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	613b      	str	r3, [r7, #16]
 8007aca:	e043      	b.n	8007b54 <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	015a      	lsls	r2, r3, #5
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ade:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ae2:	d118      	bne.n	8007b16 <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d10a      	bne.n	8007b00 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	015a      	lsls	r2, r3, #5
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	4413      	add	r3, r2
 8007af2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007af6:	461a      	mov	r2, r3
 8007af8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007afc:	6013      	str	r3, [r2, #0]
 8007afe:	e013      	b.n	8007b28 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	015a      	lsls	r2, r3, #5
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	4413      	add	r3, r2
 8007b08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b0c:	461a      	mov	r2, r3
 8007b0e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007b12:	6013      	str	r3, [r2, #0]
 8007b14:	e008      	b.n	8007b28 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	015a      	lsls	r2, r3, #5
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	4413      	add	r3, r2
 8007b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b22:	461a      	mov	r2, r3
 8007b24:	2300      	movs	r3, #0
 8007b26:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	015a      	lsls	r2, r3, #5
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	4413      	add	r3, r2
 8007b30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b34:	461a      	mov	r2, r3
 8007b36:	2300      	movs	r3, #0
 8007b38:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	015a      	lsls	r2, r3, #5
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	4413      	add	r3, r2
 8007b42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b46:	461a      	mov	r2, r3
 8007b48:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007b4c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	3301      	adds	r3, #1
 8007b52:	613b      	str	r3, [r7, #16]
 8007b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b56:	693a      	ldr	r2, [r7, #16]
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d3b7      	bcc.n	8007acc <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b62:	691b      	ldr	r3, [r3, #16]
 8007b64:	68fa      	ldr	r2, [r7, #12]
 8007b66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b6a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b6e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2200      	movs	r2, #0
 8007b74:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007b7c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	699b      	ldr	r3, [r3, #24]
 8007b82:	f043 0210 	orr.w	r2, r3, #16
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	699a      	ldr	r2, [r3, #24]
 8007b8e:	4b10      	ldr	r3, [pc, #64]	; (8007bd0 <USB_DevInit+0x280>)
 8007b90:	4313      	orrs	r3, r2
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007b96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d005      	beq.n	8007ba8 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	699b      	ldr	r3, [r3, #24]
 8007ba0:	f043 0208 	orr.w	r2, r3, #8
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007ba8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	d107      	bne.n	8007bbe <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	699b      	ldr	r3, [r3, #24]
 8007bb2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007bb6:	f043 0304 	orr.w	r3, r3, #4
 8007bba:	687a      	ldr	r2, [r7, #4]
 8007bbc:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007bbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3718      	adds	r7, #24
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007bca:	b004      	add	sp, #16
 8007bcc:	4770      	bx	lr
 8007bce:	bf00      	nop
 8007bd0:	803c3800 	.word	0x803c3800

08007bd4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b085      	sub	sp, #20
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007bde:	2300      	movs	r3, #0
 8007be0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	3301      	adds	r3, #1
 8007be6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	4a13      	ldr	r2, [pc, #76]	; (8007c38 <USB_FlushTxFifo+0x64>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d901      	bls.n	8007bf4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007bf0:	2303      	movs	r3, #3
 8007bf2:	e01b      	b.n	8007c2c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	691b      	ldr	r3, [r3, #16]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	daf2      	bge.n	8007be2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	019b      	lsls	r3, r3, #6
 8007c04:	f043 0220 	orr.w	r2, r3, #32
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	3301      	adds	r3, #1
 8007c10:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	4a08      	ldr	r2, [pc, #32]	; (8007c38 <USB_FlushTxFifo+0x64>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d901      	bls.n	8007c1e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007c1a:	2303      	movs	r3, #3
 8007c1c:	e006      	b.n	8007c2c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	f003 0320 	and.w	r3, r3, #32
 8007c26:	2b20      	cmp	r3, #32
 8007c28:	d0f0      	beq.n	8007c0c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007c2a:	2300      	movs	r3, #0
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3714      	adds	r7, #20
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr
 8007c38:	00030d40 	.word	0x00030d40

08007c3c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b085      	sub	sp, #20
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c44:	2300      	movs	r3, #0
 8007c46:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	3301      	adds	r3, #1
 8007c4c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	4a11      	ldr	r2, [pc, #68]	; (8007c98 <USB_FlushRxFifo+0x5c>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d901      	bls.n	8007c5a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007c56:	2303      	movs	r3, #3
 8007c58:	e018      	b.n	8007c8c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	daf2      	bge.n	8007c48 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007c62:	2300      	movs	r3, #0
 8007c64:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2210      	movs	r2, #16
 8007c6a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	3301      	adds	r3, #1
 8007c70:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	4a08      	ldr	r2, [pc, #32]	; (8007c98 <USB_FlushRxFifo+0x5c>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d901      	bls.n	8007c7e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007c7a:	2303      	movs	r3, #3
 8007c7c:	e006      	b.n	8007c8c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	691b      	ldr	r3, [r3, #16]
 8007c82:	f003 0310 	and.w	r3, r3, #16
 8007c86:	2b10      	cmp	r3, #16
 8007c88:	d0f0      	beq.n	8007c6c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007c8a:	2300      	movs	r3, #0
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3714      	adds	r7, #20
 8007c90:	46bd      	mov	sp, r7
 8007c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c96:	4770      	bx	lr
 8007c98:	00030d40 	.word	0x00030d40

08007c9c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b085      	sub	sp, #20
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	78fb      	ldrb	r3, [r7, #3]
 8007cb6:	68f9      	ldr	r1, [r7, #12]
 8007cb8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3714      	adds	r7, #20
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr

08007cce <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007cce:	b480      	push	{r7}
 8007cd0:	b085      	sub	sp, #20
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	68fa      	ldr	r2, [r7, #12]
 8007ce4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007ce8:	f023 0303 	bic.w	r3, r3, #3
 8007cec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	68fa      	ldr	r2, [r7, #12]
 8007cf8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007cfc:	f043 0302 	orr.w	r3, r3, #2
 8007d00:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007d02:	2300      	movs	r3, #0
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3714      	adds	r7, #20
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr

08007d10 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b083      	sub	sp, #12
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	695b      	ldr	r3, [r3, #20]
 8007d1c:	f003 0301 	and.w	r3, r3, #1
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	370c      	adds	r7, #12
 8007d24:	46bd      	mov	sp, r7
 8007d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2a:	4770      	bx	lr

08007d2c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b085      	sub	sp, #20
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d34:	2300      	movs	r3, #0
 8007d36:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	4a13      	ldr	r2, [pc, #76]	; (8007d90 <USB_CoreReset+0x64>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d901      	bls.n	8007d4a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007d46:	2303      	movs	r3, #3
 8007d48:	e01b      	b.n	8007d82 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	691b      	ldr	r3, [r3, #16]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	daf2      	bge.n	8007d38 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007d52:	2300      	movs	r3, #0
 8007d54:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	691b      	ldr	r3, [r3, #16]
 8007d5a:	f043 0201 	orr.w	r2, r3, #1
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	3301      	adds	r3, #1
 8007d66:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	4a09      	ldr	r2, [pc, #36]	; (8007d90 <USB_CoreReset+0x64>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d901      	bls.n	8007d74 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007d70:	2303      	movs	r3, #3
 8007d72:	e006      	b.n	8007d82 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	691b      	ldr	r3, [r3, #16]
 8007d78:	f003 0301 	and.w	r3, r3, #1
 8007d7c:	2b01      	cmp	r3, #1
 8007d7e:	d0f0      	beq.n	8007d62 <USB_CoreReset+0x36>

  return HAL_OK;
 8007d80:	2300      	movs	r3, #0
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3714      	adds	r7, #20
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr
 8007d8e:	bf00      	nop
 8007d90:	00030d40 	.word	0x00030d40

08007d94 <__cvt>:
 8007d94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d98:	ec55 4b10 	vmov	r4, r5, d0
 8007d9c:	2d00      	cmp	r5, #0
 8007d9e:	460e      	mov	r6, r1
 8007da0:	4619      	mov	r1, r3
 8007da2:	462b      	mov	r3, r5
 8007da4:	bfbb      	ittet	lt
 8007da6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007daa:	461d      	movlt	r5, r3
 8007dac:	2300      	movge	r3, #0
 8007dae:	232d      	movlt	r3, #45	; 0x2d
 8007db0:	700b      	strb	r3, [r1, #0]
 8007db2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007db4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007db8:	4691      	mov	r9, r2
 8007dba:	f023 0820 	bic.w	r8, r3, #32
 8007dbe:	bfbc      	itt	lt
 8007dc0:	4622      	movlt	r2, r4
 8007dc2:	4614      	movlt	r4, r2
 8007dc4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007dc8:	d005      	beq.n	8007dd6 <__cvt+0x42>
 8007dca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007dce:	d100      	bne.n	8007dd2 <__cvt+0x3e>
 8007dd0:	3601      	adds	r6, #1
 8007dd2:	2102      	movs	r1, #2
 8007dd4:	e000      	b.n	8007dd8 <__cvt+0x44>
 8007dd6:	2103      	movs	r1, #3
 8007dd8:	ab03      	add	r3, sp, #12
 8007dda:	9301      	str	r3, [sp, #4]
 8007ddc:	ab02      	add	r3, sp, #8
 8007dde:	9300      	str	r3, [sp, #0]
 8007de0:	ec45 4b10 	vmov	d0, r4, r5
 8007de4:	4653      	mov	r3, sl
 8007de6:	4632      	mov	r2, r6
 8007de8:	f000 fe46 	bl	8008a78 <_dtoa_r>
 8007dec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007df0:	4607      	mov	r7, r0
 8007df2:	d102      	bne.n	8007dfa <__cvt+0x66>
 8007df4:	f019 0f01 	tst.w	r9, #1
 8007df8:	d022      	beq.n	8007e40 <__cvt+0xac>
 8007dfa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007dfe:	eb07 0906 	add.w	r9, r7, r6
 8007e02:	d110      	bne.n	8007e26 <__cvt+0x92>
 8007e04:	783b      	ldrb	r3, [r7, #0]
 8007e06:	2b30      	cmp	r3, #48	; 0x30
 8007e08:	d10a      	bne.n	8007e20 <__cvt+0x8c>
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	4620      	mov	r0, r4
 8007e10:	4629      	mov	r1, r5
 8007e12:	f7f8 fe59 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e16:	b918      	cbnz	r0, 8007e20 <__cvt+0x8c>
 8007e18:	f1c6 0601 	rsb	r6, r6, #1
 8007e1c:	f8ca 6000 	str.w	r6, [sl]
 8007e20:	f8da 3000 	ldr.w	r3, [sl]
 8007e24:	4499      	add	r9, r3
 8007e26:	2200      	movs	r2, #0
 8007e28:	2300      	movs	r3, #0
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	4629      	mov	r1, r5
 8007e2e:	f7f8 fe4b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e32:	b108      	cbz	r0, 8007e38 <__cvt+0xa4>
 8007e34:	f8cd 900c 	str.w	r9, [sp, #12]
 8007e38:	2230      	movs	r2, #48	; 0x30
 8007e3a:	9b03      	ldr	r3, [sp, #12]
 8007e3c:	454b      	cmp	r3, r9
 8007e3e:	d307      	bcc.n	8007e50 <__cvt+0xbc>
 8007e40:	9b03      	ldr	r3, [sp, #12]
 8007e42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007e44:	1bdb      	subs	r3, r3, r7
 8007e46:	4638      	mov	r0, r7
 8007e48:	6013      	str	r3, [r2, #0]
 8007e4a:	b004      	add	sp, #16
 8007e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e50:	1c59      	adds	r1, r3, #1
 8007e52:	9103      	str	r1, [sp, #12]
 8007e54:	701a      	strb	r2, [r3, #0]
 8007e56:	e7f0      	b.n	8007e3a <__cvt+0xa6>

08007e58 <__exponent>:
 8007e58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	2900      	cmp	r1, #0
 8007e5e:	bfb8      	it	lt
 8007e60:	4249      	neglt	r1, r1
 8007e62:	f803 2b02 	strb.w	r2, [r3], #2
 8007e66:	bfb4      	ite	lt
 8007e68:	222d      	movlt	r2, #45	; 0x2d
 8007e6a:	222b      	movge	r2, #43	; 0x2b
 8007e6c:	2909      	cmp	r1, #9
 8007e6e:	7042      	strb	r2, [r0, #1]
 8007e70:	dd2a      	ble.n	8007ec8 <__exponent+0x70>
 8007e72:	f10d 0207 	add.w	r2, sp, #7
 8007e76:	4617      	mov	r7, r2
 8007e78:	260a      	movs	r6, #10
 8007e7a:	4694      	mov	ip, r2
 8007e7c:	fb91 f5f6 	sdiv	r5, r1, r6
 8007e80:	fb06 1415 	mls	r4, r6, r5, r1
 8007e84:	3430      	adds	r4, #48	; 0x30
 8007e86:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	2c63      	cmp	r4, #99	; 0x63
 8007e8e:	f102 32ff 	add.w	r2, r2, #4294967295
 8007e92:	4629      	mov	r1, r5
 8007e94:	dcf1      	bgt.n	8007e7a <__exponent+0x22>
 8007e96:	3130      	adds	r1, #48	; 0x30
 8007e98:	f1ac 0402 	sub.w	r4, ip, #2
 8007e9c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007ea0:	1c41      	adds	r1, r0, #1
 8007ea2:	4622      	mov	r2, r4
 8007ea4:	42ba      	cmp	r2, r7
 8007ea6:	d30a      	bcc.n	8007ebe <__exponent+0x66>
 8007ea8:	f10d 0209 	add.w	r2, sp, #9
 8007eac:	eba2 020c 	sub.w	r2, r2, ip
 8007eb0:	42bc      	cmp	r4, r7
 8007eb2:	bf88      	it	hi
 8007eb4:	2200      	movhi	r2, #0
 8007eb6:	4413      	add	r3, r2
 8007eb8:	1a18      	subs	r0, r3, r0
 8007eba:	b003      	add	sp, #12
 8007ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ebe:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007ec2:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007ec6:	e7ed      	b.n	8007ea4 <__exponent+0x4c>
 8007ec8:	2330      	movs	r3, #48	; 0x30
 8007eca:	3130      	adds	r1, #48	; 0x30
 8007ecc:	7083      	strb	r3, [r0, #2]
 8007ece:	70c1      	strb	r1, [r0, #3]
 8007ed0:	1d03      	adds	r3, r0, #4
 8007ed2:	e7f1      	b.n	8007eb8 <__exponent+0x60>

08007ed4 <_printf_float>:
 8007ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ed8:	ed2d 8b02 	vpush	{d8}
 8007edc:	b08d      	sub	sp, #52	; 0x34
 8007ede:	460c      	mov	r4, r1
 8007ee0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007ee4:	4616      	mov	r6, r2
 8007ee6:	461f      	mov	r7, r3
 8007ee8:	4605      	mov	r5, r0
 8007eea:	f000 fcc7 	bl	800887c <_localeconv_r>
 8007eee:	f8d0 a000 	ldr.w	sl, [r0]
 8007ef2:	4650      	mov	r0, sl
 8007ef4:	f7f8 f9bc 	bl	8000270 <strlen>
 8007ef8:	2300      	movs	r3, #0
 8007efa:	930a      	str	r3, [sp, #40]	; 0x28
 8007efc:	6823      	ldr	r3, [r4, #0]
 8007efe:	9305      	str	r3, [sp, #20]
 8007f00:	f8d8 3000 	ldr.w	r3, [r8]
 8007f04:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007f08:	3307      	adds	r3, #7
 8007f0a:	f023 0307 	bic.w	r3, r3, #7
 8007f0e:	f103 0208 	add.w	r2, r3, #8
 8007f12:	f8c8 2000 	str.w	r2, [r8]
 8007f16:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007f1a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007f1e:	9307      	str	r3, [sp, #28]
 8007f20:	f8cd 8018 	str.w	r8, [sp, #24]
 8007f24:	ee08 0a10 	vmov	s16, r0
 8007f28:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007f2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007f30:	4b9e      	ldr	r3, [pc, #632]	; (80081ac <_printf_float+0x2d8>)
 8007f32:	f04f 32ff 	mov.w	r2, #4294967295
 8007f36:	f7f8 fdf9 	bl	8000b2c <__aeabi_dcmpun>
 8007f3a:	bb88      	cbnz	r0, 8007fa0 <_printf_float+0xcc>
 8007f3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007f40:	4b9a      	ldr	r3, [pc, #616]	; (80081ac <_printf_float+0x2d8>)
 8007f42:	f04f 32ff 	mov.w	r2, #4294967295
 8007f46:	f7f8 fdd3 	bl	8000af0 <__aeabi_dcmple>
 8007f4a:	bb48      	cbnz	r0, 8007fa0 <_printf_float+0xcc>
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	2300      	movs	r3, #0
 8007f50:	4640      	mov	r0, r8
 8007f52:	4649      	mov	r1, r9
 8007f54:	f7f8 fdc2 	bl	8000adc <__aeabi_dcmplt>
 8007f58:	b110      	cbz	r0, 8007f60 <_printf_float+0x8c>
 8007f5a:	232d      	movs	r3, #45	; 0x2d
 8007f5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f60:	4a93      	ldr	r2, [pc, #588]	; (80081b0 <_printf_float+0x2dc>)
 8007f62:	4b94      	ldr	r3, [pc, #592]	; (80081b4 <_printf_float+0x2e0>)
 8007f64:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007f68:	bf94      	ite	ls
 8007f6a:	4690      	movls	r8, r2
 8007f6c:	4698      	movhi	r8, r3
 8007f6e:	2303      	movs	r3, #3
 8007f70:	6123      	str	r3, [r4, #16]
 8007f72:	9b05      	ldr	r3, [sp, #20]
 8007f74:	f023 0304 	bic.w	r3, r3, #4
 8007f78:	6023      	str	r3, [r4, #0]
 8007f7a:	f04f 0900 	mov.w	r9, #0
 8007f7e:	9700      	str	r7, [sp, #0]
 8007f80:	4633      	mov	r3, r6
 8007f82:	aa0b      	add	r2, sp, #44	; 0x2c
 8007f84:	4621      	mov	r1, r4
 8007f86:	4628      	mov	r0, r5
 8007f88:	f000 f9da 	bl	8008340 <_printf_common>
 8007f8c:	3001      	adds	r0, #1
 8007f8e:	f040 8090 	bne.w	80080b2 <_printf_float+0x1de>
 8007f92:	f04f 30ff 	mov.w	r0, #4294967295
 8007f96:	b00d      	add	sp, #52	; 0x34
 8007f98:	ecbd 8b02 	vpop	{d8}
 8007f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fa0:	4642      	mov	r2, r8
 8007fa2:	464b      	mov	r3, r9
 8007fa4:	4640      	mov	r0, r8
 8007fa6:	4649      	mov	r1, r9
 8007fa8:	f7f8 fdc0 	bl	8000b2c <__aeabi_dcmpun>
 8007fac:	b140      	cbz	r0, 8007fc0 <_printf_float+0xec>
 8007fae:	464b      	mov	r3, r9
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	bfbc      	itt	lt
 8007fb4:	232d      	movlt	r3, #45	; 0x2d
 8007fb6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007fba:	4a7f      	ldr	r2, [pc, #508]	; (80081b8 <_printf_float+0x2e4>)
 8007fbc:	4b7f      	ldr	r3, [pc, #508]	; (80081bc <_printf_float+0x2e8>)
 8007fbe:	e7d1      	b.n	8007f64 <_printf_float+0x90>
 8007fc0:	6863      	ldr	r3, [r4, #4]
 8007fc2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007fc6:	9206      	str	r2, [sp, #24]
 8007fc8:	1c5a      	adds	r2, r3, #1
 8007fca:	d13f      	bne.n	800804c <_printf_float+0x178>
 8007fcc:	2306      	movs	r3, #6
 8007fce:	6063      	str	r3, [r4, #4]
 8007fd0:	9b05      	ldr	r3, [sp, #20]
 8007fd2:	6861      	ldr	r1, [r4, #4]
 8007fd4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007fd8:	2300      	movs	r3, #0
 8007fda:	9303      	str	r3, [sp, #12]
 8007fdc:	ab0a      	add	r3, sp, #40	; 0x28
 8007fde:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007fe2:	ab09      	add	r3, sp, #36	; 0x24
 8007fe4:	ec49 8b10 	vmov	d0, r8, r9
 8007fe8:	9300      	str	r3, [sp, #0]
 8007fea:	6022      	str	r2, [r4, #0]
 8007fec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	f7ff fecf 	bl	8007d94 <__cvt>
 8007ff6:	9b06      	ldr	r3, [sp, #24]
 8007ff8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007ffa:	2b47      	cmp	r3, #71	; 0x47
 8007ffc:	4680      	mov	r8, r0
 8007ffe:	d108      	bne.n	8008012 <_printf_float+0x13e>
 8008000:	1cc8      	adds	r0, r1, #3
 8008002:	db02      	blt.n	800800a <_printf_float+0x136>
 8008004:	6863      	ldr	r3, [r4, #4]
 8008006:	4299      	cmp	r1, r3
 8008008:	dd41      	ble.n	800808e <_printf_float+0x1ba>
 800800a:	f1ab 0302 	sub.w	r3, fp, #2
 800800e:	fa5f fb83 	uxtb.w	fp, r3
 8008012:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008016:	d820      	bhi.n	800805a <_printf_float+0x186>
 8008018:	3901      	subs	r1, #1
 800801a:	465a      	mov	r2, fp
 800801c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008020:	9109      	str	r1, [sp, #36]	; 0x24
 8008022:	f7ff ff19 	bl	8007e58 <__exponent>
 8008026:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008028:	1813      	adds	r3, r2, r0
 800802a:	2a01      	cmp	r2, #1
 800802c:	4681      	mov	r9, r0
 800802e:	6123      	str	r3, [r4, #16]
 8008030:	dc02      	bgt.n	8008038 <_printf_float+0x164>
 8008032:	6822      	ldr	r2, [r4, #0]
 8008034:	07d2      	lsls	r2, r2, #31
 8008036:	d501      	bpl.n	800803c <_printf_float+0x168>
 8008038:	3301      	adds	r3, #1
 800803a:	6123      	str	r3, [r4, #16]
 800803c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008040:	2b00      	cmp	r3, #0
 8008042:	d09c      	beq.n	8007f7e <_printf_float+0xaa>
 8008044:	232d      	movs	r3, #45	; 0x2d
 8008046:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800804a:	e798      	b.n	8007f7e <_printf_float+0xaa>
 800804c:	9a06      	ldr	r2, [sp, #24]
 800804e:	2a47      	cmp	r2, #71	; 0x47
 8008050:	d1be      	bne.n	8007fd0 <_printf_float+0xfc>
 8008052:	2b00      	cmp	r3, #0
 8008054:	d1bc      	bne.n	8007fd0 <_printf_float+0xfc>
 8008056:	2301      	movs	r3, #1
 8008058:	e7b9      	b.n	8007fce <_printf_float+0xfa>
 800805a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800805e:	d118      	bne.n	8008092 <_printf_float+0x1be>
 8008060:	2900      	cmp	r1, #0
 8008062:	6863      	ldr	r3, [r4, #4]
 8008064:	dd0b      	ble.n	800807e <_printf_float+0x1aa>
 8008066:	6121      	str	r1, [r4, #16]
 8008068:	b913      	cbnz	r3, 8008070 <_printf_float+0x19c>
 800806a:	6822      	ldr	r2, [r4, #0]
 800806c:	07d0      	lsls	r0, r2, #31
 800806e:	d502      	bpl.n	8008076 <_printf_float+0x1a2>
 8008070:	3301      	adds	r3, #1
 8008072:	440b      	add	r3, r1
 8008074:	6123      	str	r3, [r4, #16]
 8008076:	65a1      	str	r1, [r4, #88]	; 0x58
 8008078:	f04f 0900 	mov.w	r9, #0
 800807c:	e7de      	b.n	800803c <_printf_float+0x168>
 800807e:	b913      	cbnz	r3, 8008086 <_printf_float+0x1b2>
 8008080:	6822      	ldr	r2, [r4, #0]
 8008082:	07d2      	lsls	r2, r2, #31
 8008084:	d501      	bpl.n	800808a <_printf_float+0x1b6>
 8008086:	3302      	adds	r3, #2
 8008088:	e7f4      	b.n	8008074 <_printf_float+0x1a0>
 800808a:	2301      	movs	r3, #1
 800808c:	e7f2      	b.n	8008074 <_printf_float+0x1a0>
 800808e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008092:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008094:	4299      	cmp	r1, r3
 8008096:	db05      	blt.n	80080a4 <_printf_float+0x1d0>
 8008098:	6823      	ldr	r3, [r4, #0]
 800809a:	6121      	str	r1, [r4, #16]
 800809c:	07d8      	lsls	r0, r3, #31
 800809e:	d5ea      	bpl.n	8008076 <_printf_float+0x1a2>
 80080a0:	1c4b      	adds	r3, r1, #1
 80080a2:	e7e7      	b.n	8008074 <_printf_float+0x1a0>
 80080a4:	2900      	cmp	r1, #0
 80080a6:	bfd4      	ite	le
 80080a8:	f1c1 0202 	rsble	r2, r1, #2
 80080ac:	2201      	movgt	r2, #1
 80080ae:	4413      	add	r3, r2
 80080b0:	e7e0      	b.n	8008074 <_printf_float+0x1a0>
 80080b2:	6823      	ldr	r3, [r4, #0]
 80080b4:	055a      	lsls	r2, r3, #21
 80080b6:	d407      	bmi.n	80080c8 <_printf_float+0x1f4>
 80080b8:	6923      	ldr	r3, [r4, #16]
 80080ba:	4642      	mov	r2, r8
 80080bc:	4631      	mov	r1, r6
 80080be:	4628      	mov	r0, r5
 80080c0:	47b8      	blx	r7
 80080c2:	3001      	adds	r0, #1
 80080c4:	d12c      	bne.n	8008120 <_printf_float+0x24c>
 80080c6:	e764      	b.n	8007f92 <_printf_float+0xbe>
 80080c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80080cc:	f240 80e0 	bls.w	8008290 <_printf_float+0x3bc>
 80080d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80080d4:	2200      	movs	r2, #0
 80080d6:	2300      	movs	r3, #0
 80080d8:	f7f8 fcf6 	bl	8000ac8 <__aeabi_dcmpeq>
 80080dc:	2800      	cmp	r0, #0
 80080de:	d034      	beq.n	800814a <_printf_float+0x276>
 80080e0:	4a37      	ldr	r2, [pc, #220]	; (80081c0 <_printf_float+0x2ec>)
 80080e2:	2301      	movs	r3, #1
 80080e4:	4631      	mov	r1, r6
 80080e6:	4628      	mov	r0, r5
 80080e8:	47b8      	blx	r7
 80080ea:	3001      	adds	r0, #1
 80080ec:	f43f af51 	beq.w	8007f92 <_printf_float+0xbe>
 80080f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80080f4:	429a      	cmp	r2, r3
 80080f6:	db02      	blt.n	80080fe <_printf_float+0x22a>
 80080f8:	6823      	ldr	r3, [r4, #0]
 80080fa:	07d8      	lsls	r0, r3, #31
 80080fc:	d510      	bpl.n	8008120 <_printf_float+0x24c>
 80080fe:	ee18 3a10 	vmov	r3, s16
 8008102:	4652      	mov	r2, sl
 8008104:	4631      	mov	r1, r6
 8008106:	4628      	mov	r0, r5
 8008108:	47b8      	blx	r7
 800810a:	3001      	adds	r0, #1
 800810c:	f43f af41 	beq.w	8007f92 <_printf_float+0xbe>
 8008110:	f04f 0800 	mov.w	r8, #0
 8008114:	f104 091a 	add.w	r9, r4, #26
 8008118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800811a:	3b01      	subs	r3, #1
 800811c:	4543      	cmp	r3, r8
 800811e:	dc09      	bgt.n	8008134 <_printf_float+0x260>
 8008120:	6823      	ldr	r3, [r4, #0]
 8008122:	079b      	lsls	r3, r3, #30
 8008124:	f100 8107 	bmi.w	8008336 <_printf_float+0x462>
 8008128:	68e0      	ldr	r0, [r4, #12]
 800812a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800812c:	4298      	cmp	r0, r3
 800812e:	bfb8      	it	lt
 8008130:	4618      	movlt	r0, r3
 8008132:	e730      	b.n	8007f96 <_printf_float+0xc2>
 8008134:	2301      	movs	r3, #1
 8008136:	464a      	mov	r2, r9
 8008138:	4631      	mov	r1, r6
 800813a:	4628      	mov	r0, r5
 800813c:	47b8      	blx	r7
 800813e:	3001      	adds	r0, #1
 8008140:	f43f af27 	beq.w	8007f92 <_printf_float+0xbe>
 8008144:	f108 0801 	add.w	r8, r8, #1
 8008148:	e7e6      	b.n	8008118 <_printf_float+0x244>
 800814a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800814c:	2b00      	cmp	r3, #0
 800814e:	dc39      	bgt.n	80081c4 <_printf_float+0x2f0>
 8008150:	4a1b      	ldr	r2, [pc, #108]	; (80081c0 <_printf_float+0x2ec>)
 8008152:	2301      	movs	r3, #1
 8008154:	4631      	mov	r1, r6
 8008156:	4628      	mov	r0, r5
 8008158:	47b8      	blx	r7
 800815a:	3001      	adds	r0, #1
 800815c:	f43f af19 	beq.w	8007f92 <_printf_float+0xbe>
 8008160:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008164:	4313      	orrs	r3, r2
 8008166:	d102      	bne.n	800816e <_printf_float+0x29a>
 8008168:	6823      	ldr	r3, [r4, #0]
 800816a:	07d9      	lsls	r1, r3, #31
 800816c:	d5d8      	bpl.n	8008120 <_printf_float+0x24c>
 800816e:	ee18 3a10 	vmov	r3, s16
 8008172:	4652      	mov	r2, sl
 8008174:	4631      	mov	r1, r6
 8008176:	4628      	mov	r0, r5
 8008178:	47b8      	blx	r7
 800817a:	3001      	adds	r0, #1
 800817c:	f43f af09 	beq.w	8007f92 <_printf_float+0xbe>
 8008180:	f04f 0900 	mov.w	r9, #0
 8008184:	f104 0a1a 	add.w	sl, r4, #26
 8008188:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800818a:	425b      	negs	r3, r3
 800818c:	454b      	cmp	r3, r9
 800818e:	dc01      	bgt.n	8008194 <_printf_float+0x2c0>
 8008190:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008192:	e792      	b.n	80080ba <_printf_float+0x1e6>
 8008194:	2301      	movs	r3, #1
 8008196:	4652      	mov	r2, sl
 8008198:	4631      	mov	r1, r6
 800819a:	4628      	mov	r0, r5
 800819c:	47b8      	blx	r7
 800819e:	3001      	adds	r0, #1
 80081a0:	f43f aef7 	beq.w	8007f92 <_printf_float+0xbe>
 80081a4:	f109 0901 	add.w	r9, r9, #1
 80081a8:	e7ee      	b.n	8008188 <_printf_float+0x2b4>
 80081aa:	bf00      	nop
 80081ac:	7fefffff 	.word	0x7fefffff
 80081b0:	0800a798 	.word	0x0800a798
 80081b4:	0800a79c 	.word	0x0800a79c
 80081b8:	0800a7a0 	.word	0x0800a7a0
 80081bc:	0800a7a4 	.word	0x0800a7a4
 80081c0:	0800a7a8 	.word	0x0800a7a8
 80081c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80081c8:	429a      	cmp	r2, r3
 80081ca:	bfa8      	it	ge
 80081cc:	461a      	movge	r2, r3
 80081ce:	2a00      	cmp	r2, #0
 80081d0:	4691      	mov	r9, r2
 80081d2:	dc37      	bgt.n	8008244 <_printf_float+0x370>
 80081d4:	f04f 0b00 	mov.w	fp, #0
 80081d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80081dc:	f104 021a 	add.w	r2, r4, #26
 80081e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80081e2:	9305      	str	r3, [sp, #20]
 80081e4:	eba3 0309 	sub.w	r3, r3, r9
 80081e8:	455b      	cmp	r3, fp
 80081ea:	dc33      	bgt.n	8008254 <_printf_float+0x380>
 80081ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80081f0:	429a      	cmp	r2, r3
 80081f2:	db3b      	blt.n	800826c <_printf_float+0x398>
 80081f4:	6823      	ldr	r3, [r4, #0]
 80081f6:	07da      	lsls	r2, r3, #31
 80081f8:	d438      	bmi.n	800826c <_printf_float+0x398>
 80081fa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80081fe:	eba2 0903 	sub.w	r9, r2, r3
 8008202:	9b05      	ldr	r3, [sp, #20]
 8008204:	1ad2      	subs	r2, r2, r3
 8008206:	4591      	cmp	r9, r2
 8008208:	bfa8      	it	ge
 800820a:	4691      	movge	r9, r2
 800820c:	f1b9 0f00 	cmp.w	r9, #0
 8008210:	dc35      	bgt.n	800827e <_printf_float+0x3aa>
 8008212:	f04f 0800 	mov.w	r8, #0
 8008216:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800821a:	f104 0a1a 	add.w	sl, r4, #26
 800821e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008222:	1a9b      	subs	r3, r3, r2
 8008224:	eba3 0309 	sub.w	r3, r3, r9
 8008228:	4543      	cmp	r3, r8
 800822a:	f77f af79 	ble.w	8008120 <_printf_float+0x24c>
 800822e:	2301      	movs	r3, #1
 8008230:	4652      	mov	r2, sl
 8008232:	4631      	mov	r1, r6
 8008234:	4628      	mov	r0, r5
 8008236:	47b8      	blx	r7
 8008238:	3001      	adds	r0, #1
 800823a:	f43f aeaa 	beq.w	8007f92 <_printf_float+0xbe>
 800823e:	f108 0801 	add.w	r8, r8, #1
 8008242:	e7ec      	b.n	800821e <_printf_float+0x34a>
 8008244:	4613      	mov	r3, r2
 8008246:	4631      	mov	r1, r6
 8008248:	4642      	mov	r2, r8
 800824a:	4628      	mov	r0, r5
 800824c:	47b8      	blx	r7
 800824e:	3001      	adds	r0, #1
 8008250:	d1c0      	bne.n	80081d4 <_printf_float+0x300>
 8008252:	e69e      	b.n	8007f92 <_printf_float+0xbe>
 8008254:	2301      	movs	r3, #1
 8008256:	4631      	mov	r1, r6
 8008258:	4628      	mov	r0, r5
 800825a:	9205      	str	r2, [sp, #20]
 800825c:	47b8      	blx	r7
 800825e:	3001      	adds	r0, #1
 8008260:	f43f ae97 	beq.w	8007f92 <_printf_float+0xbe>
 8008264:	9a05      	ldr	r2, [sp, #20]
 8008266:	f10b 0b01 	add.w	fp, fp, #1
 800826a:	e7b9      	b.n	80081e0 <_printf_float+0x30c>
 800826c:	ee18 3a10 	vmov	r3, s16
 8008270:	4652      	mov	r2, sl
 8008272:	4631      	mov	r1, r6
 8008274:	4628      	mov	r0, r5
 8008276:	47b8      	blx	r7
 8008278:	3001      	adds	r0, #1
 800827a:	d1be      	bne.n	80081fa <_printf_float+0x326>
 800827c:	e689      	b.n	8007f92 <_printf_float+0xbe>
 800827e:	9a05      	ldr	r2, [sp, #20]
 8008280:	464b      	mov	r3, r9
 8008282:	4442      	add	r2, r8
 8008284:	4631      	mov	r1, r6
 8008286:	4628      	mov	r0, r5
 8008288:	47b8      	blx	r7
 800828a:	3001      	adds	r0, #1
 800828c:	d1c1      	bne.n	8008212 <_printf_float+0x33e>
 800828e:	e680      	b.n	8007f92 <_printf_float+0xbe>
 8008290:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008292:	2a01      	cmp	r2, #1
 8008294:	dc01      	bgt.n	800829a <_printf_float+0x3c6>
 8008296:	07db      	lsls	r3, r3, #31
 8008298:	d53a      	bpl.n	8008310 <_printf_float+0x43c>
 800829a:	2301      	movs	r3, #1
 800829c:	4642      	mov	r2, r8
 800829e:	4631      	mov	r1, r6
 80082a0:	4628      	mov	r0, r5
 80082a2:	47b8      	blx	r7
 80082a4:	3001      	adds	r0, #1
 80082a6:	f43f ae74 	beq.w	8007f92 <_printf_float+0xbe>
 80082aa:	ee18 3a10 	vmov	r3, s16
 80082ae:	4652      	mov	r2, sl
 80082b0:	4631      	mov	r1, r6
 80082b2:	4628      	mov	r0, r5
 80082b4:	47b8      	blx	r7
 80082b6:	3001      	adds	r0, #1
 80082b8:	f43f ae6b 	beq.w	8007f92 <_printf_float+0xbe>
 80082bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80082c0:	2200      	movs	r2, #0
 80082c2:	2300      	movs	r3, #0
 80082c4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80082c8:	f7f8 fbfe 	bl	8000ac8 <__aeabi_dcmpeq>
 80082cc:	b9d8      	cbnz	r0, 8008306 <_printf_float+0x432>
 80082ce:	f10a 33ff 	add.w	r3, sl, #4294967295
 80082d2:	f108 0201 	add.w	r2, r8, #1
 80082d6:	4631      	mov	r1, r6
 80082d8:	4628      	mov	r0, r5
 80082da:	47b8      	blx	r7
 80082dc:	3001      	adds	r0, #1
 80082de:	d10e      	bne.n	80082fe <_printf_float+0x42a>
 80082e0:	e657      	b.n	8007f92 <_printf_float+0xbe>
 80082e2:	2301      	movs	r3, #1
 80082e4:	4652      	mov	r2, sl
 80082e6:	4631      	mov	r1, r6
 80082e8:	4628      	mov	r0, r5
 80082ea:	47b8      	blx	r7
 80082ec:	3001      	adds	r0, #1
 80082ee:	f43f ae50 	beq.w	8007f92 <_printf_float+0xbe>
 80082f2:	f108 0801 	add.w	r8, r8, #1
 80082f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082f8:	3b01      	subs	r3, #1
 80082fa:	4543      	cmp	r3, r8
 80082fc:	dcf1      	bgt.n	80082e2 <_printf_float+0x40e>
 80082fe:	464b      	mov	r3, r9
 8008300:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008304:	e6da      	b.n	80080bc <_printf_float+0x1e8>
 8008306:	f04f 0800 	mov.w	r8, #0
 800830a:	f104 0a1a 	add.w	sl, r4, #26
 800830e:	e7f2      	b.n	80082f6 <_printf_float+0x422>
 8008310:	2301      	movs	r3, #1
 8008312:	4642      	mov	r2, r8
 8008314:	e7df      	b.n	80082d6 <_printf_float+0x402>
 8008316:	2301      	movs	r3, #1
 8008318:	464a      	mov	r2, r9
 800831a:	4631      	mov	r1, r6
 800831c:	4628      	mov	r0, r5
 800831e:	47b8      	blx	r7
 8008320:	3001      	adds	r0, #1
 8008322:	f43f ae36 	beq.w	8007f92 <_printf_float+0xbe>
 8008326:	f108 0801 	add.w	r8, r8, #1
 800832a:	68e3      	ldr	r3, [r4, #12]
 800832c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800832e:	1a5b      	subs	r3, r3, r1
 8008330:	4543      	cmp	r3, r8
 8008332:	dcf0      	bgt.n	8008316 <_printf_float+0x442>
 8008334:	e6f8      	b.n	8008128 <_printf_float+0x254>
 8008336:	f04f 0800 	mov.w	r8, #0
 800833a:	f104 0919 	add.w	r9, r4, #25
 800833e:	e7f4      	b.n	800832a <_printf_float+0x456>

08008340 <_printf_common>:
 8008340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008344:	4616      	mov	r6, r2
 8008346:	4699      	mov	r9, r3
 8008348:	688a      	ldr	r2, [r1, #8]
 800834a:	690b      	ldr	r3, [r1, #16]
 800834c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008350:	4293      	cmp	r3, r2
 8008352:	bfb8      	it	lt
 8008354:	4613      	movlt	r3, r2
 8008356:	6033      	str	r3, [r6, #0]
 8008358:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800835c:	4607      	mov	r7, r0
 800835e:	460c      	mov	r4, r1
 8008360:	b10a      	cbz	r2, 8008366 <_printf_common+0x26>
 8008362:	3301      	adds	r3, #1
 8008364:	6033      	str	r3, [r6, #0]
 8008366:	6823      	ldr	r3, [r4, #0]
 8008368:	0699      	lsls	r1, r3, #26
 800836a:	bf42      	ittt	mi
 800836c:	6833      	ldrmi	r3, [r6, #0]
 800836e:	3302      	addmi	r3, #2
 8008370:	6033      	strmi	r3, [r6, #0]
 8008372:	6825      	ldr	r5, [r4, #0]
 8008374:	f015 0506 	ands.w	r5, r5, #6
 8008378:	d106      	bne.n	8008388 <_printf_common+0x48>
 800837a:	f104 0a19 	add.w	sl, r4, #25
 800837e:	68e3      	ldr	r3, [r4, #12]
 8008380:	6832      	ldr	r2, [r6, #0]
 8008382:	1a9b      	subs	r3, r3, r2
 8008384:	42ab      	cmp	r3, r5
 8008386:	dc26      	bgt.n	80083d6 <_printf_common+0x96>
 8008388:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800838c:	1e13      	subs	r3, r2, #0
 800838e:	6822      	ldr	r2, [r4, #0]
 8008390:	bf18      	it	ne
 8008392:	2301      	movne	r3, #1
 8008394:	0692      	lsls	r2, r2, #26
 8008396:	d42b      	bmi.n	80083f0 <_printf_common+0xb0>
 8008398:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800839c:	4649      	mov	r1, r9
 800839e:	4638      	mov	r0, r7
 80083a0:	47c0      	blx	r8
 80083a2:	3001      	adds	r0, #1
 80083a4:	d01e      	beq.n	80083e4 <_printf_common+0xa4>
 80083a6:	6823      	ldr	r3, [r4, #0]
 80083a8:	6922      	ldr	r2, [r4, #16]
 80083aa:	f003 0306 	and.w	r3, r3, #6
 80083ae:	2b04      	cmp	r3, #4
 80083b0:	bf02      	ittt	eq
 80083b2:	68e5      	ldreq	r5, [r4, #12]
 80083b4:	6833      	ldreq	r3, [r6, #0]
 80083b6:	1aed      	subeq	r5, r5, r3
 80083b8:	68a3      	ldr	r3, [r4, #8]
 80083ba:	bf0c      	ite	eq
 80083bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80083c0:	2500      	movne	r5, #0
 80083c2:	4293      	cmp	r3, r2
 80083c4:	bfc4      	itt	gt
 80083c6:	1a9b      	subgt	r3, r3, r2
 80083c8:	18ed      	addgt	r5, r5, r3
 80083ca:	2600      	movs	r6, #0
 80083cc:	341a      	adds	r4, #26
 80083ce:	42b5      	cmp	r5, r6
 80083d0:	d11a      	bne.n	8008408 <_printf_common+0xc8>
 80083d2:	2000      	movs	r0, #0
 80083d4:	e008      	b.n	80083e8 <_printf_common+0xa8>
 80083d6:	2301      	movs	r3, #1
 80083d8:	4652      	mov	r2, sl
 80083da:	4649      	mov	r1, r9
 80083dc:	4638      	mov	r0, r7
 80083de:	47c0      	blx	r8
 80083e0:	3001      	adds	r0, #1
 80083e2:	d103      	bne.n	80083ec <_printf_common+0xac>
 80083e4:	f04f 30ff 	mov.w	r0, #4294967295
 80083e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083ec:	3501      	adds	r5, #1
 80083ee:	e7c6      	b.n	800837e <_printf_common+0x3e>
 80083f0:	18e1      	adds	r1, r4, r3
 80083f2:	1c5a      	adds	r2, r3, #1
 80083f4:	2030      	movs	r0, #48	; 0x30
 80083f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80083fa:	4422      	add	r2, r4
 80083fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008400:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008404:	3302      	adds	r3, #2
 8008406:	e7c7      	b.n	8008398 <_printf_common+0x58>
 8008408:	2301      	movs	r3, #1
 800840a:	4622      	mov	r2, r4
 800840c:	4649      	mov	r1, r9
 800840e:	4638      	mov	r0, r7
 8008410:	47c0      	blx	r8
 8008412:	3001      	adds	r0, #1
 8008414:	d0e6      	beq.n	80083e4 <_printf_common+0xa4>
 8008416:	3601      	adds	r6, #1
 8008418:	e7d9      	b.n	80083ce <_printf_common+0x8e>
	...

0800841c <_printf_i>:
 800841c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008420:	7e0f      	ldrb	r7, [r1, #24]
 8008422:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008424:	2f78      	cmp	r7, #120	; 0x78
 8008426:	4691      	mov	r9, r2
 8008428:	4680      	mov	r8, r0
 800842a:	460c      	mov	r4, r1
 800842c:	469a      	mov	sl, r3
 800842e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008432:	d807      	bhi.n	8008444 <_printf_i+0x28>
 8008434:	2f62      	cmp	r7, #98	; 0x62
 8008436:	d80a      	bhi.n	800844e <_printf_i+0x32>
 8008438:	2f00      	cmp	r7, #0
 800843a:	f000 80d4 	beq.w	80085e6 <_printf_i+0x1ca>
 800843e:	2f58      	cmp	r7, #88	; 0x58
 8008440:	f000 80c0 	beq.w	80085c4 <_printf_i+0x1a8>
 8008444:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008448:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800844c:	e03a      	b.n	80084c4 <_printf_i+0xa8>
 800844e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008452:	2b15      	cmp	r3, #21
 8008454:	d8f6      	bhi.n	8008444 <_printf_i+0x28>
 8008456:	a101      	add	r1, pc, #4	; (adr r1, 800845c <_printf_i+0x40>)
 8008458:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800845c:	080084b5 	.word	0x080084b5
 8008460:	080084c9 	.word	0x080084c9
 8008464:	08008445 	.word	0x08008445
 8008468:	08008445 	.word	0x08008445
 800846c:	08008445 	.word	0x08008445
 8008470:	08008445 	.word	0x08008445
 8008474:	080084c9 	.word	0x080084c9
 8008478:	08008445 	.word	0x08008445
 800847c:	08008445 	.word	0x08008445
 8008480:	08008445 	.word	0x08008445
 8008484:	08008445 	.word	0x08008445
 8008488:	080085cd 	.word	0x080085cd
 800848c:	080084f5 	.word	0x080084f5
 8008490:	08008587 	.word	0x08008587
 8008494:	08008445 	.word	0x08008445
 8008498:	08008445 	.word	0x08008445
 800849c:	080085ef 	.word	0x080085ef
 80084a0:	08008445 	.word	0x08008445
 80084a4:	080084f5 	.word	0x080084f5
 80084a8:	08008445 	.word	0x08008445
 80084ac:	08008445 	.word	0x08008445
 80084b0:	0800858f 	.word	0x0800858f
 80084b4:	682b      	ldr	r3, [r5, #0]
 80084b6:	1d1a      	adds	r2, r3, #4
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	602a      	str	r2, [r5, #0]
 80084bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80084c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80084c4:	2301      	movs	r3, #1
 80084c6:	e09f      	b.n	8008608 <_printf_i+0x1ec>
 80084c8:	6820      	ldr	r0, [r4, #0]
 80084ca:	682b      	ldr	r3, [r5, #0]
 80084cc:	0607      	lsls	r7, r0, #24
 80084ce:	f103 0104 	add.w	r1, r3, #4
 80084d2:	6029      	str	r1, [r5, #0]
 80084d4:	d501      	bpl.n	80084da <_printf_i+0xbe>
 80084d6:	681e      	ldr	r6, [r3, #0]
 80084d8:	e003      	b.n	80084e2 <_printf_i+0xc6>
 80084da:	0646      	lsls	r6, r0, #25
 80084dc:	d5fb      	bpl.n	80084d6 <_printf_i+0xba>
 80084de:	f9b3 6000 	ldrsh.w	r6, [r3]
 80084e2:	2e00      	cmp	r6, #0
 80084e4:	da03      	bge.n	80084ee <_printf_i+0xd2>
 80084e6:	232d      	movs	r3, #45	; 0x2d
 80084e8:	4276      	negs	r6, r6
 80084ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084ee:	485a      	ldr	r0, [pc, #360]	; (8008658 <_printf_i+0x23c>)
 80084f0:	230a      	movs	r3, #10
 80084f2:	e012      	b.n	800851a <_printf_i+0xfe>
 80084f4:	682b      	ldr	r3, [r5, #0]
 80084f6:	6820      	ldr	r0, [r4, #0]
 80084f8:	1d19      	adds	r1, r3, #4
 80084fa:	6029      	str	r1, [r5, #0]
 80084fc:	0605      	lsls	r5, r0, #24
 80084fe:	d501      	bpl.n	8008504 <_printf_i+0xe8>
 8008500:	681e      	ldr	r6, [r3, #0]
 8008502:	e002      	b.n	800850a <_printf_i+0xee>
 8008504:	0641      	lsls	r1, r0, #25
 8008506:	d5fb      	bpl.n	8008500 <_printf_i+0xe4>
 8008508:	881e      	ldrh	r6, [r3, #0]
 800850a:	4853      	ldr	r0, [pc, #332]	; (8008658 <_printf_i+0x23c>)
 800850c:	2f6f      	cmp	r7, #111	; 0x6f
 800850e:	bf0c      	ite	eq
 8008510:	2308      	moveq	r3, #8
 8008512:	230a      	movne	r3, #10
 8008514:	2100      	movs	r1, #0
 8008516:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800851a:	6865      	ldr	r5, [r4, #4]
 800851c:	60a5      	str	r5, [r4, #8]
 800851e:	2d00      	cmp	r5, #0
 8008520:	bfa2      	ittt	ge
 8008522:	6821      	ldrge	r1, [r4, #0]
 8008524:	f021 0104 	bicge.w	r1, r1, #4
 8008528:	6021      	strge	r1, [r4, #0]
 800852a:	b90e      	cbnz	r6, 8008530 <_printf_i+0x114>
 800852c:	2d00      	cmp	r5, #0
 800852e:	d04b      	beq.n	80085c8 <_printf_i+0x1ac>
 8008530:	4615      	mov	r5, r2
 8008532:	fbb6 f1f3 	udiv	r1, r6, r3
 8008536:	fb03 6711 	mls	r7, r3, r1, r6
 800853a:	5dc7      	ldrb	r7, [r0, r7]
 800853c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008540:	4637      	mov	r7, r6
 8008542:	42bb      	cmp	r3, r7
 8008544:	460e      	mov	r6, r1
 8008546:	d9f4      	bls.n	8008532 <_printf_i+0x116>
 8008548:	2b08      	cmp	r3, #8
 800854a:	d10b      	bne.n	8008564 <_printf_i+0x148>
 800854c:	6823      	ldr	r3, [r4, #0]
 800854e:	07de      	lsls	r6, r3, #31
 8008550:	d508      	bpl.n	8008564 <_printf_i+0x148>
 8008552:	6923      	ldr	r3, [r4, #16]
 8008554:	6861      	ldr	r1, [r4, #4]
 8008556:	4299      	cmp	r1, r3
 8008558:	bfde      	ittt	le
 800855a:	2330      	movle	r3, #48	; 0x30
 800855c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008560:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008564:	1b52      	subs	r2, r2, r5
 8008566:	6122      	str	r2, [r4, #16]
 8008568:	f8cd a000 	str.w	sl, [sp]
 800856c:	464b      	mov	r3, r9
 800856e:	aa03      	add	r2, sp, #12
 8008570:	4621      	mov	r1, r4
 8008572:	4640      	mov	r0, r8
 8008574:	f7ff fee4 	bl	8008340 <_printf_common>
 8008578:	3001      	adds	r0, #1
 800857a:	d14a      	bne.n	8008612 <_printf_i+0x1f6>
 800857c:	f04f 30ff 	mov.w	r0, #4294967295
 8008580:	b004      	add	sp, #16
 8008582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008586:	6823      	ldr	r3, [r4, #0]
 8008588:	f043 0320 	orr.w	r3, r3, #32
 800858c:	6023      	str	r3, [r4, #0]
 800858e:	4833      	ldr	r0, [pc, #204]	; (800865c <_printf_i+0x240>)
 8008590:	2778      	movs	r7, #120	; 0x78
 8008592:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008596:	6823      	ldr	r3, [r4, #0]
 8008598:	6829      	ldr	r1, [r5, #0]
 800859a:	061f      	lsls	r7, r3, #24
 800859c:	f851 6b04 	ldr.w	r6, [r1], #4
 80085a0:	d402      	bmi.n	80085a8 <_printf_i+0x18c>
 80085a2:	065f      	lsls	r7, r3, #25
 80085a4:	bf48      	it	mi
 80085a6:	b2b6      	uxthmi	r6, r6
 80085a8:	07df      	lsls	r7, r3, #31
 80085aa:	bf48      	it	mi
 80085ac:	f043 0320 	orrmi.w	r3, r3, #32
 80085b0:	6029      	str	r1, [r5, #0]
 80085b2:	bf48      	it	mi
 80085b4:	6023      	strmi	r3, [r4, #0]
 80085b6:	b91e      	cbnz	r6, 80085c0 <_printf_i+0x1a4>
 80085b8:	6823      	ldr	r3, [r4, #0]
 80085ba:	f023 0320 	bic.w	r3, r3, #32
 80085be:	6023      	str	r3, [r4, #0]
 80085c0:	2310      	movs	r3, #16
 80085c2:	e7a7      	b.n	8008514 <_printf_i+0xf8>
 80085c4:	4824      	ldr	r0, [pc, #144]	; (8008658 <_printf_i+0x23c>)
 80085c6:	e7e4      	b.n	8008592 <_printf_i+0x176>
 80085c8:	4615      	mov	r5, r2
 80085ca:	e7bd      	b.n	8008548 <_printf_i+0x12c>
 80085cc:	682b      	ldr	r3, [r5, #0]
 80085ce:	6826      	ldr	r6, [r4, #0]
 80085d0:	6961      	ldr	r1, [r4, #20]
 80085d2:	1d18      	adds	r0, r3, #4
 80085d4:	6028      	str	r0, [r5, #0]
 80085d6:	0635      	lsls	r5, r6, #24
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	d501      	bpl.n	80085e0 <_printf_i+0x1c4>
 80085dc:	6019      	str	r1, [r3, #0]
 80085de:	e002      	b.n	80085e6 <_printf_i+0x1ca>
 80085e0:	0670      	lsls	r0, r6, #25
 80085e2:	d5fb      	bpl.n	80085dc <_printf_i+0x1c0>
 80085e4:	8019      	strh	r1, [r3, #0]
 80085e6:	2300      	movs	r3, #0
 80085e8:	6123      	str	r3, [r4, #16]
 80085ea:	4615      	mov	r5, r2
 80085ec:	e7bc      	b.n	8008568 <_printf_i+0x14c>
 80085ee:	682b      	ldr	r3, [r5, #0]
 80085f0:	1d1a      	adds	r2, r3, #4
 80085f2:	602a      	str	r2, [r5, #0]
 80085f4:	681d      	ldr	r5, [r3, #0]
 80085f6:	6862      	ldr	r2, [r4, #4]
 80085f8:	2100      	movs	r1, #0
 80085fa:	4628      	mov	r0, r5
 80085fc:	f7f7 fde8 	bl	80001d0 <memchr>
 8008600:	b108      	cbz	r0, 8008606 <_printf_i+0x1ea>
 8008602:	1b40      	subs	r0, r0, r5
 8008604:	6060      	str	r0, [r4, #4]
 8008606:	6863      	ldr	r3, [r4, #4]
 8008608:	6123      	str	r3, [r4, #16]
 800860a:	2300      	movs	r3, #0
 800860c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008610:	e7aa      	b.n	8008568 <_printf_i+0x14c>
 8008612:	6923      	ldr	r3, [r4, #16]
 8008614:	462a      	mov	r2, r5
 8008616:	4649      	mov	r1, r9
 8008618:	4640      	mov	r0, r8
 800861a:	47d0      	blx	sl
 800861c:	3001      	adds	r0, #1
 800861e:	d0ad      	beq.n	800857c <_printf_i+0x160>
 8008620:	6823      	ldr	r3, [r4, #0]
 8008622:	079b      	lsls	r3, r3, #30
 8008624:	d413      	bmi.n	800864e <_printf_i+0x232>
 8008626:	68e0      	ldr	r0, [r4, #12]
 8008628:	9b03      	ldr	r3, [sp, #12]
 800862a:	4298      	cmp	r0, r3
 800862c:	bfb8      	it	lt
 800862e:	4618      	movlt	r0, r3
 8008630:	e7a6      	b.n	8008580 <_printf_i+0x164>
 8008632:	2301      	movs	r3, #1
 8008634:	4632      	mov	r2, r6
 8008636:	4649      	mov	r1, r9
 8008638:	4640      	mov	r0, r8
 800863a:	47d0      	blx	sl
 800863c:	3001      	adds	r0, #1
 800863e:	d09d      	beq.n	800857c <_printf_i+0x160>
 8008640:	3501      	adds	r5, #1
 8008642:	68e3      	ldr	r3, [r4, #12]
 8008644:	9903      	ldr	r1, [sp, #12]
 8008646:	1a5b      	subs	r3, r3, r1
 8008648:	42ab      	cmp	r3, r5
 800864a:	dcf2      	bgt.n	8008632 <_printf_i+0x216>
 800864c:	e7eb      	b.n	8008626 <_printf_i+0x20a>
 800864e:	2500      	movs	r5, #0
 8008650:	f104 0619 	add.w	r6, r4, #25
 8008654:	e7f5      	b.n	8008642 <_printf_i+0x226>
 8008656:	bf00      	nop
 8008658:	0800a7aa 	.word	0x0800a7aa
 800865c:	0800a7bb 	.word	0x0800a7bb

08008660 <std>:
 8008660:	2300      	movs	r3, #0
 8008662:	b510      	push	{r4, lr}
 8008664:	4604      	mov	r4, r0
 8008666:	e9c0 3300 	strd	r3, r3, [r0]
 800866a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800866e:	6083      	str	r3, [r0, #8]
 8008670:	8181      	strh	r1, [r0, #12]
 8008672:	6643      	str	r3, [r0, #100]	; 0x64
 8008674:	81c2      	strh	r2, [r0, #14]
 8008676:	6183      	str	r3, [r0, #24]
 8008678:	4619      	mov	r1, r3
 800867a:	2208      	movs	r2, #8
 800867c:	305c      	adds	r0, #92	; 0x5c
 800867e:	f000 f8f4 	bl	800886a <memset>
 8008682:	4b05      	ldr	r3, [pc, #20]	; (8008698 <std+0x38>)
 8008684:	6263      	str	r3, [r4, #36]	; 0x24
 8008686:	4b05      	ldr	r3, [pc, #20]	; (800869c <std+0x3c>)
 8008688:	62a3      	str	r3, [r4, #40]	; 0x28
 800868a:	4b05      	ldr	r3, [pc, #20]	; (80086a0 <std+0x40>)
 800868c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800868e:	4b05      	ldr	r3, [pc, #20]	; (80086a4 <std+0x44>)
 8008690:	6224      	str	r4, [r4, #32]
 8008692:	6323      	str	r3, [r4, #48]	; 0x30
 8008694:	bd10      	pop	{r4, pc}
 8008696:	bf00      	nop
 8008698:	080087e5 	.word	0x080087e5
 800869c:	08008807 	.word	0x08008807
 80086a0:	0800883f 	.word	0x0800883f
 80086a4:	08008863 	.word	0x08008863

080086a8 <stdio_exit_handler>:
 80086a8:	4a02      	ldr	r2, [pc, #8]	; (80086b4 <stdio_exit_handler+0xc>)
 80086aa:	4903      	ldr	r1, [pc, #12]	; (80086b8 <stdio_exit_handler+0x10>)
 80086ac:	4803      	ldr	r0, [pc, #12]	; (80086bc <stdio_exit_handler+0x14>)
 80086ae:	f000 b869 	b.w	8008784 <_fwalk_sglue>
 80086b2:	bf00      	nop
 80086b4:	2000000c 	.word	0x2000000c
 80086b8:	0800a2e9 	.word	0x0800a2e9
 80086bc:	20000018 	.word	0x20000018

080086c0 <cleanup_stdio>:
 80086c0:	6841      	ldr	r1, [r0, #4]
 80086c2:	4b0c      	ldr	r3, [pc, #48]	; (80086f4 <cleanup_stdio+0x34>)
 80086c4:	4299      	cmp	r1, r3
 80086c6:	b510      	push	{r4, lr}
 80086c8:	4604      	mov	r4, r0
 80086ca:	d001      	beq.n	80086d0 <cleanup_stdio+0x10>
 80086cc:	f001 fe0c 	bl	800a2e8 <_fflush_r>
 80086d0:	68a1      	ldr	r1, [r4, #8]
 80086d2:	4b09      	ldr	r3, [pc, #36]	; (80086f8 <cleanup_stdio+0x38>)
 80086d4:	4299      	cmp	r1, r3
 80086d6:	d002      	beq.n	80086de <cleanup_stdio+0x1e>
 80086d8:	4620      	mov	r0, r4
 80086da:	f001 fe05 	bl	800a2e8 <_fflush_r>
 80086de:	68e1      	ldr	r1, [r4, #12]
 80086e0:	4b06      	ldr	r3, [pc, #24]	; (80086fc <cleanup_stdio+0x3c>)
 80086e2:	4299      	cmp	r1, r3
 80086e4:	d004      	beq.n	80086f0 <cleanup_stdio+0x30>
 80086e6:	4620      	mov	r0, r4
 80086e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086ec:	f001 bdfc 	b.w	800a2e8 <_fflush_r>
 80086f0:	bd10      	pop	{r4, pc}
 80086f2:	bf00      	nop
 80086f4:	20000a00 	.word	0x20000a00
 80086f8:	20000a68 	.word	0x20000a68
 80086fc:	20000ad0 	.word	0x20000ad0

08008700 <global_stdio_init.part.0>:
 8008700:	b510      	push	{r4, lr}
 8008702:	4b0b      	ldr	r3, [pc, #44]	; (8008730 <global_stdio_init.part.0+0x30>)
 8008704:	4c0b      	ldr	r4, [pc, #44]	; (8008734 <global_stdio_init.part.0+0x34>)
 8008706:	4a0c      	ldr	r2, [pc, #48]	; (8008738 <global_stdio_init.part.0+0x38>)
 8008708:	601a      	str	r2, [r3, #0]
 800870a:	4620      	mov	r0, r4
 800870c:	2200      	movs	r2, #0
 800870e:	2104      	movs	r1, #4
 8008710:	f7ff ffa6 	bl	8008660 <std>
 8008714:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008718:	2201      	movs	r2, #1
 800871a:	2109      	movs	r1, #9
 800871c:	f7ff ffa0 	bl	8008660 <std>
 8008720:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008724:	2202      	movs	r2, #2
 8008726:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800872a:	2112      	movs	r1, #18
 800872c:	f7ff bf98 	b.w	8008660 <std>
 8008730:	20000b38 	.word	0x20000b38
 8008734:	20000a00 	.word	0x20000a00
 8008738:	080086a9 	.word	0x080086a9

0800873c <__sfp_lock_acquire>:
 800873c:	4801      	ldr	r0, [pc, #4]	; (8008744 <__sfp_lock_acquire+0x8>)
 800873e:	f000 b911 	b.w	8008964 <__retarget_lock_acquire_recursive>
 8008742:	bf00      	nop
 8008744:	20000b41 	.word	0x20000b41

08008748 <__sfp_lock_release>:
 8008748:	4801      	ldr	r0, [pc, #4]	; (8008750 <__sfp_lock_release+0x8>)
 800874a:	f000 b90c 	b.w	8008966 <__retarget_lock_release_recursive>
 800874e:	bf00      	nop
 8008750:	20000b41 	.word	0x20000b41

08008754 <__sinit>:
 8008754:	b510      	push	{r4, lr}
 8008756:	4604      	mov	r4, r0
 8008758:	f7ff fff0 	bl	800873c <__sfp_lock_acquire>
 800875c:	6a23      	ldr	r3, [r4, #32]
 800875e:	b11b      	cbz	r3, 8008768 <__sinit+0x14>
 8008760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008764:	f7ff bff0 	b.w	8008748 <__sfp_lock_release>
 8008768:	4b04      	ldr	r3, [pc, #16]	; (800877c <__sinit+0x28>)
 800876a:	6223      	str	r3, [r4, #32]
 800876c:	4b04      	ldr	r3, [pc, #16]	; (8008780 <__sinit+0x2c>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d1f5      	bne.n	8008760 <__sinit+0xc>
 8008774:	f7ff ffc4 	bl	8008700 <global_stdio_init.part.0>
 8008778:	e7f2      	b.n	8008760 <__sinit+0xc>
 800877a:	bf00      	nop
 800877c:	080086c1 	.word	0x080086c1
 8008780:	20000b38 	.word	0x20000b38

08008784 <_fwalk_sglue>:
 8008784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008788:	4607      	mov	r7, r0
 800878a:	4688      	mov	r8, r1
 800878c:	4614      	mov	r4, r2
 800878e:	2600      	movs	r6, #0
 8008790:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008794:	f1b9 0901 	subs.w	r9, r9, #1
 8008798:	d505      	bpl.n	80087a6 <_fwalk_sglue+0x22>
 800879a:	6824      	ldr	r4, [r4, #0]
 800879c:	2c00      	cmp	r4, #0
 800879e:	d1f7      	bne.n	8008790 <_fwalk_sglue+0xc>
 80087a0:	4630      	mov	r0, r6
 80087a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087a6:	89ab      	ldrh	r3, [r5, #12]
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	d907      	bls.n	80087bc <_fwalk_sglue+0x38>
 80087ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80087b0:	3301      	adds	r3, #1
 80087b2:	d003      	beq.n	80087bc <_fwalk_sglue+0x38>
 80087b4:	4629      	mov	r1, r5
 80087b6:	4638      	mov	r0, r7
 80087b8:	47c0      	blx	r8
 80087ba:	4306      	orrs	r6, r0
 80087bc:	3568      	adds	r5, #104	; 0x68
 80087be:	e7e9      	b.n	8008794 <_fwalk_sglue+0x10>

080087c0 <iprintf>:
 80087c0:	b40f      	push	{r0, r1, r2, r3}
 80087c2:	b507      	push	{r0, r1, r2, lr}
 80087c4:	4906      	ldr	r1, [pc, #24]	; (80087e0 <iprintf+0x20>)
 80087c6:	ab04      	add	r3, sp, #16
 80087c8:	6808      	ldr	r0, [r1, #0]
 80087ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80087ce:	6881      	ldr	r1, [r0, #8]
 80087d0:	9301      	str	r3, [sp, #4]
 80087d2:	f001 fbe9 	bl	8009fa8 <_vfiprintf_r>
 80087d6:	b003      	add	sp, #12
 80087d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80087dc:	b004      	add	sp, #16
 80087de:	4770      	bx	lr
 80087e0:	20000064 	.word	0x20000064

080087e4 <__sread>:
 80087e4:	b510      	push	{r4, lr}
 80087e6:	460c      	mov	r4, r1
 80087e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087ec:	f000 f86c 	bl	80088c8 <_read_r>
 80087f0:	2800      	cmp	r0, #0
 80087f2:	bfab      	itete	ge
 80087f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80087f6:	89a3      	ldrhlt	r3, [r4, #12]
 80087f8:	181b      	addge	r3, r3, r0
 80087fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80087fe:	bfac      	ite	ge
 8008800:	6563      	strge	r3, [r4, #84]	; 0x54
 8008802:	81a3      	strhlt	r3, [r4, #12]
 8008804:	bd10      	pop	{r4, pc}

08008806 <__swrite>:
 8008806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800880a:	461f      	mov	r7, r3
 800880c:	898b      	ldrh	r3, [r1, #12]
 800880e:	05db      	lsls	r3, r3, #23
 8008810:	4605      	mov	r5, r0
 8008812:	460c      	mov	r4, r1
 8008814:	4616      	mov	r6, r2
 8008816:	d505      	bpl.n	8008824 <__swrite+0x1e>
 8008818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800881c:	2302      	movs	r3, #2
 800881e:	2200      	movs	r2, #0
 8008820:	f000 f840 	bl	80088a4 <_lseek_r>
 8008824:	89a3      	ldrh	r3, [r4, #12]
 8008826:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800882a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800882e:	81a3      	strh	r3, [r4, #12]
 8008830:	4632      	mov	r2, r6
 8008832:	463b      	mov	r3, r7
 8008834:	4628      	mov	r0, r5
 8008836:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800883a:	f000 b857 	b.w	80088ec <_write_r>

0800883e <__sseek>:
 800883e:	b510      	push	{r4, lr}
 8008840:	460c      	mov	r4, r1
 8008842:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008846:	f000 f82d 	bl	80088a4 <_lseek_r>
 800884a:	1c43      	adds	r3, r0, #1
 800884c:	89a3      	ldrh	r3, [r4, #12]
 800884e:	bf15      	itete	ne
 8008850:	6560      	strne	r0, [r4, #84]	; 0x54
 8008852:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008856:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800885a:	81a3      	strheq	r3, [r4, #12]
 800885c:	bf18      	it	ne
 800885e:	81a3      	strhne	r3, [r4, #12]
 8008860:	bd10      	pop	{r4, pc}

08008862 <__sclose>:
 8008862:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008866:	f000 b80d 	b.w	8008884 <_close_r>

0800886a <memset>:
 800886a:	4402      	add	r2, r0
 800886c:	4603      	mov	r3, r0
 800886e:	4293      	cmp	r3, r2
 8008870:	d100      	bne.n	8008874 <memset+0xa>
 8008872:	4770      	bx	lr
 8008874:	f803 1b01 	strb.w	r1, [r3], #1
 8008878:	e7f9      	b.n	800886e <memset+0x4>
	...

0800887c <_localeconv_r>:
 800887c:	4800      	ldr	r0, [pc, #0]	; (8008880 <_localeconv_r+0x4>)
 800887e:	4770      	bx	lr
 8008880:	20000158 	.word	0x20000158

08008884 <_close_r>:
 8008884:	b538      	push	{r3, r4, r5, lr}
 8008886:	4d06      	ldr	r5, [pc, #24]	; (80088a0 <_close_r+0x1c>)
 8008888:	2300      	movs	r3, #0
 800888a:	4604      	mov	r4, r0
 800888c:	4608      	mov	r0, r1
 800888e:	602b      	str	r3, [r5, #0]
 8008890:	f7f9 febc 	bl	800260c <_close>
 8008894:	1c43      	adds	r3, r0, #1
 8008896:	d102      	bne.n	800889e <_close_r+0x1a>
 8008898:	682b      	ldr	r3, [r5, #0]
 800889a:	b103      	cbz	r3, 800889e <_close_r+0x1a>
 800889c:	6023      	str	r3, [r4, #0]
 800889e:	bd38      	pop	{r3, r4, r5, pc}
 80088a0:	20000b3c 	.word	0x20000b3c

080088a4 <_lseek_r>:
 80088a4:	b538      	push	{r3, r4, r5, lr}
 80088a6:	4d07      	ldr	r5, [pc, #28]	; (80088c4 <_lseek_r+0x20>)
 80088a8:	4604      	mov	r4, r0
 80088aa:	4608      	mov	r0, r1
 80088ac:	4611      	mov	r1, r2
 80088ae:	2200      	movs	r2, #0
 80088b0:	602a      	str	r2, [r5, #0]
 80088b2:	461a      	mov	r2, r3
 80088b4:	f7f9 fed1 	bl	800265a <_lseek>
 80088b8:	1c43      	adds	r3, r0, #1
 80088ba:	d102      	bne.n	80088c2 <_lseek_r+0x1e>
 80088bc:	682b      	ldr	r3, [r5, #0]
 80088be:	b103      	cbz	r3, 80088c2 <_lseek_r+0x1e>
 80088c0:	6023      	str	r3, [r4, #0]
 80088c2:	bd38      	pop	{r3, r4, r5, pc}
 80088c4:	20000b3c 	.word	0x20000b3c

080088c8 <_read_r>:
 80088c8:	b538      	push	{r3, r4, r5, lr}
 80088ca:	4d07      	ldr	r5, [pc, #28]	; (80088e8 <_read_r+0x20>)
 80088cc:	4604      	mov	r4, r0
 80088ce:	4608      	mov	r0, r1
 80088d0:	4611      	mov	r1, r2
 80088d2:	2200      	movs	r2, #0
 80088d4:	602a      	str	r2, [r5, #0]
 80088d6:	461a      	mov	r2, r3
 80088d8:	f7f9 fe5f 	bl	800259a <_read>
 80088dc:	1c43      	adds	r3, r0, #1
 80088de:	d102      	bne.n	80088e6 <_read_r+0x1e>
 80088e0:	682b      	ldr	r3, [r5, #0]
 80088e2:	b103      	cbz	r3, 80088e6 <_read_r+0x1e>
 80088e4:	6023      	str	r3, [r4, #0]
 80088e6:	bd38      	pop	{r3, r4, r5, pc}
 80088e8:	20000b3c 	.word	0x20000b3c

080088ec <_write_r>:
 80088ec:	b538      	push	{r3, r4, r5, lr}
 80088ee:	4d07      	ldr	r5, [pc, #28]	; (800890c <_write_r+0x20>)
 80088f0:	4604      	mov	r4, r0
 80088f2:	4608      	mov	r0, r1
 80088f4:	4611      	mov	r1, r2
 80088f6:	2200      	movs	r2, #0
 80088f8:	602a      	str	r2, [r5, #0]
 80088fa:	461a      	mov	r2, r3
 80088fc:	f7f9 fe6a 	bl	80025d4 <_write>
 8008900:	1c43      	adds	r3, r0, #1
 8008902:	d102      	bne.n	800890a <_write_r+0x1e>
 8008904:	682b      	ldr	r3, [r5, #0]
 8008906:	b103      	cbz	r3, 800890a <_write_r+0x1e>
 8008908:	6023      	str	r3, [r4, #0]
 800890a:	bd38      	pop	{r3, r4, r5, pc}
 800890c:	20000b3c 	.word	0x20000b3c

08008910 <__errno>:
 8008910:	4b01      	ldr	r3, [pc, #4]	; (8008918 <__errno+0x8>)
 8008912:	6818      	ldr	r0, [r3, #0]
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop
 8008918:	20000064 	.word	0x20000064

0800891c <__libc_init_array>:
 800891c:	b570      	push	{r4, r5, r6, lr}
 800891e:	4d0d      	ldr	r5, [pc, #52]	; (8008954 <__libc_init_array+0x38>)
 8008920:	4c0d      	ldr	r4, [pc, #52]	; (8008958 <__libc_init_array+0x3c>)
 8008922:	1b64      	subs	r4, r4, r5
 8008924:	10a4      	asrs	r4, r4, #2
 8008926:	2600      	movs	r6, #0
 8008928:	42a6      	cmp	r6, r4
 800892a:	d109      	bne.n	8008940 <__libc_init_array+0x24>
 800892c:	4d0b      	ldr	r5, [pc, #44]	; (800895c <__libc_init_array+0x40>)
 800892e:	4c0c      	ldr	r4, [pc, #48]	; (8008960 <__libc_init_array+0x44>)
 8008930:	f001 feec 	bl	800a70c <_init>
 8008934:	1b64      	subs	r4, r4, r5
 8008936:	10a4      	asrs	r4, r4, #2
 8008938:	2600      	movs	r6, #0
 800893a:	42a6      	cmp	r6, r4
 800893c:	d105      	bne.n	800894a <__libc_init_array+0x2e>
 800893e:	bd70      	pop	{r4, r5, r6, pc}
 8008940:	f855 3b04 	ldr.w	r3, [r5], #4
 8008944:	4798      	blx	r3
 8008946:	3601      	adds	r6, #1
 8008948:	e7ee      	b.n	8008928 <__libc_init_array+0xc>
 800894a:	f855 3b04 	ldr.w	r3, [r5], #4
 800894e:	4798      	blx	r3
 8008950:	3601      	adds	r6, #1
 8008952:	e7f2      	b.n	800893a <__libc_init_array+0x1e>
 8008954:	0800ab14 	.word	0x0800ab14
 8008958:	0800ab14 	.word	0x0800ab14
 800895c:	0800ab14 	.word	0x0800ab14
 8008960:	0800ab18 	.word	0x0800ab18

08008964 <__retarget_lock_acquire_recursive>:
 8008964:	4770      	bx	lr

08008966 <__retarget_lock_release_recursive>:
 8008966:	4770      	bx	lr

08008968 <quorem>:
 8008968:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800896c:	6903      	ldr	r3, [r0, #16]
 800896e:	690c      	ldr	r4, [r1, #16]
 8008970:	42a3      	cmp	r3, r4
 8008972:	4607      	mov	r7, r0
 8008974:	db7e      	blt.n	8008a74 <quorem+0x10c>
 8008976:	3c01      	subs	r4, #1
 8008978:	f101 0814 	add.w	r8, r1, #20
 800897c:	f100 0514 	add.w	r5, r0, #20
 8008980:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008984:	9301      	str	r3, [sp, #4]
 8008986:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800898a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800898e:	3301      	adds	r3, #1
 8008990:	429a      	cmp	r2, r3
 8008992:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008996:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800899a:	fbb2 f6f3 	udiv	r6, r2, r3
 800899e:	d331      	bcc.n	8008a04 <quorem+0x9c>
 80089a0:	f04f 0e00 	mov.w	lr, #0
 80089a4:	4640      	mov	r0, r8
 80089a6:	46ac      	mov	ip, r5
 80089a8:	46f2      	mov	sl, lr
 80089aa:	f850 2b04 	ldr.w	r2, [r0], #4
 80089ae:	b293      	uxth	r3, r2
 80089b0:	fb06 e303 	mla	r3, r6, r3, lr
 80089b4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80089b8:	0c1a      	lsrs	r2, r3, #16
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	ebaa 0303 	sub.w	r3, sl, r3
 80089c0:	f8dc a000 	ldr.w	sl, [ip]
 80089c4:	fa13 f38a 	uxtah	r3, r3, sl
 80089c8:	fb06 220e 	mla	r2, r6, lr, r2
 80089cc:	9300      	str	r3, [sp, #0]
 80089ce:	9b00      	ldr	r3, [sp, #0]
 80089d0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80089d4:	b292      	uxth	r2, r2
 80089d6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80089da:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80089de:	f8bd 3000 	ldrh.w	r3, [sp]
 80089e2:	4581      	cmp	r9, r0
 80089e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089e8:	f84c 3b04 	str.w	r3, [ip], #4
 80089ec:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80089f0:	d2db      	bcs.n	80089aa <quorem+0x42>
 80089f2:	f855 300b 	ldr.w	r3, [r5, fp]
 80089f6:	b92b      	cbnz	r3, 8008a04 <quorem+0x9c>
 80089f8:	9b01      	ldr	r3, [sp, #4]
 80089fa:	3b04      	subs	r3, #4
 80089fc:	429d      	cmp	r5, r3
 80089fe:	461a      	mov	r2, r3
 8008a00:	d32c      	bcc.n	8008a5c <quorem+0xf4>
 8008a02:	613c      	str	r4, [r7, #16]
 8008a04:	4638      	mov	r0, r7
 8008a06:	f001 f9a5 	bl	8009d54 <__mcmp>
 8008a0a:	2800      	cmp	r0, #0
 8008a0c:	db22      	blt.n	8008a54 <quorem+0xec>
 8008a0e:	3601      	adds	r6, #1
 8008a10:	4629      	mov	r1, r5
 8008a12:	2000      	movs	r0, #0
 8008a14:	f858 2b04 	ldr.w	r2, [r8], #4
 8008a18:	f8d1 c000 	ldr.w	ip, [r1]
 8008a1c:	b293      	uxth	r3, r2
 8008a1e:	1ac3      	subs	r3, r0, r3
 8008a20:	0c12      	lsrs	r2, r2, #16
 8008a22:	fa13 f38c 	uxtah	r3, r3, ip
 8008a26:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008a2a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008a2e:	b29b      	uxth	r3, r3
 8008a30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a34:	45c1      	cmp	r9, r8
 8008a36:	f841 3b04 	str.w	r3, [r1], #4
 8008a3a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008a3e:	d2e9      	bcs.n	8008a14 <quorem+0xac>
 8008a40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a48:	b922      	cbnz	r2, 8008a54 <quorem+0xec>
 8008a4a:	3b04      	subs	r3, #4
 8008a4c:	429d      	cmp	r5, r3
 8008a4e:	461a      	mov	r2, r3
 8008a50:	d30a      	bcc.n	8008a68 <quorem+0x100>
 8008a52:	613c      	str	r4, [r7, #16]
 8008a54:	4630      	mov	r0, r6
 8008a56:	b003      	add	sp, #12
 8008a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a5c:	6812      	ldr	r2, [r2, #0]
 8008a5e:	3b04      	subs	r3, #4
 8008a60:	2a00      	cmp	r2, #0
 8008a62:	d1ce      	bne.n	8008a02 <quorem+0x9a>
 8008a64:	3c01      	subs	r4, #1
 8008a66:	e7c9      	b.n	80089fc <quorem+0x94>
 8008a68:	6812      	ldr	r2, [r2, #0]
 8008a6a:	3b04      	subs	r3, #4
 8008a6c:	2a00      	cmp	r2, #0
 8008a6e:	d1f0      	bne.n	8008a52 <quorem+0xea>
 8008a70:	3c01      	subs	r4, #1
 8008a72:	e7eb      	b.n	8008a4c <quorem+0xe4>
 8008a74:	2000      	movs	r0, #0
 8008a76:	e7ee      	b.n	8008a56 <quorem+0xee>

08008a78 <_dtoa_r>:
 8008a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a7c:	ed2d 8b04 	vpush	{d8-d9}
 8008a80:	69c5      	ldr	r5, [r0, #28]
 8008a82:	b093      	sub	sp, #76	; 0x4c
 8008a84:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008a88:	ec57 6b10 	vmov	r6, r7, d0
 8008a8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008a90:	9107      	str	r1, [sp, #28]
 8008a92:	4604      	mov	r4, r0
 8008a94:	920a      	str	r2, [sp, #40]	; 0x28
 8008a96:	930d      	str	r3, [sp, #52]	; 0x34
 8008a98:	b975      	cbnz	r5, 8008ab8 <_dtoa_r+0x40>
 8008a9a:	2010      	movs	r0, #16
 8008a9c:	f000 fe2a 	bl	80096f4 <malloc>
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	61e0      	str	r0, [r4, #28]
 8008aa4:	b920      	cbnz	r0, 8008ab0 <_dtoa_r+0x38>
 8008aa6:	4bae      	ldr	r3, [pc, #696]	; (8008d60 <_dtoa_r+0x2e8>)
 8008aa8:	21ef      	movs	r1, #239	; 0xef
 8008aaa:	48ae      	ldr	r0, [pc, #696]	; (8008d64 <_dtoa_r+0x2ec>)
 8008aac:	f001 fcf8 	bl	800a4a0 <__assert_func>
 8008ab0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008ab4:	6005      	str	r5, [r0, #0]
 8008ab6:	60c5      	str	r5, [r0, #12]
 8008ab8:	69e3      	ldr	r3, [r4, #28]
 8008aba:	6819      	ldr	r1, [r3, #0]
 8008abc:	b151      	cbz	r1, 8008ad4 <_dtoa_r+0x5c>
 8008abe:	685a      	ldr	r2, [r3, #4]
 8008ac0:	604a      	str	r2, [r1, #4]
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	4093      	lsls	r3, r2
 8008ac6:	608b      	str	r3, [r1, #8]
 8008ac8:	4620      	mov	r0, r4
 8008aca:	f000 ff07 	bl	80098dc <_Bfree>
 8008ace:	69e3      	ldr	r3, [r4, #28]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	601a      	str	r2, [r3, #0]
 8008ad4:	1e3b      	subs	r3, r7, #0
 8008ad6:	bfbb      	ittet	lt
 8008ad8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008adc:	9303      	strlt	r3, [sp, #12]
 8008ade:	2300      	movge	r3, #0
 8008ae0:	2201      	movlt	r2, #1
 8008ae2:	bfac      	ite	ge
 8008ae4:	f8c8 3000 	strge.w	r3, [r8]
 8008ae8:	f8c8 2000 	strlt.w	r2, [r8]
 8008aec:	4b9e      	ldr	r3, [pc, #632]	; (8008d68 <_dtoa_r+0x2f0>)
 8008aee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008af2:	ea33 0308 	bics.w	r3, r3, r8
 8008af6:	d11b      	bne.n	8008b30 <_dtoa_r+0xb8>
 8008af8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008afa:	f242 730f 	movw	r3, #9999	; 0x270f
 8008afe:	6013      	str	r3, [r2, #0]
 8008b00:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008b04:	4333      	orrs	r3, r6
 8008b06:	f000 8593 	beq.w	8009630 <_dtoa_r+0xbb8>
 8008b0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b0c:	b963      	cbnz	r3, 8008b28 <_dtoa_r+0xb0>
 8008b0e:	4b97      	ldr	r3, [pc, #604]	; (8008d6c <_dtoa_r+0x2f4>)
 8008b10:	e027      	b.n	8008b62 <_dtoa_r+0xea>
 8008b12:	4b97      	ldr	r3, [pc, #604]	; (8008d70 <_dtoa_r+0x2f8>)
 8008b14:	9300      	str	r3, [sp, #0]
 8008b16:	3308      	adds	r3, #8
 8008b18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008b1a:	6013      	str	r3, [r2, #0]
 8008b1c:	9800      	ldr	r0, [sp, #0]
 8008b1e:	b013      	add	sp, #76	; 0x4c
 8008b20:	ecbd 8b04 	vpop	{d8-d9}
 8008b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b28:	4b90      	ldr	r3, [pc, #576]	; (8008d6c <_dtoa_r+0x2f4>)
 8008b2a:	9300      	str	r3, [sp, #0]
 8008b2c:	3303      	adds	r3, #3
 8008b2e:	e7f3      	b.n	8008b18 <_dtoa_r+0xa0>
 8008b30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008b34:	2200      	movs	r2, #0
 8008b36:	ec51 0b17 	vmov	r0, r1, d7
 8008b3a:	eeb0 8a47 	vmov.f32	s16, s14
 8008b3e:	eef0 8a67 	vmov.f32	s17, s15
 8008b42:	2300      	movs	r3, #0
 8008b44:	f7f7 ffc0 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b48:	4681      	mov	r9, r0
 8008b4a:	b160      	cbz	r0, 8008b66 <_dtoa_r+0xee>
 8008b4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008b4e:	2301      	movs	r3, #1
 8008b50:	6013      	str	r3, [r2, #0]
 8008b52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	f000 8568 	beq.w	800962a <_dtoa_r+0xbb2>
 8008b5a:	4b86      	ldr	r3, [pc, #536]	; (8008d74 <_dtoa_r+0x2fc>)
 8008b5c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008b5e:	6013      	str	r3, [r2, #0]
 8008b60:	3b01      	subs	r3, #1
 8008b62:	9300      	str	r3, [sp, #0]
 8008b64:	e7da      	b.n	8008b1c <_dtoa_r+0xa4>
 8008b66:	aa10      	add	r2, sp, #64	; 0x40
 8008b68:	a911      	add	r1, sp, #68	; 0x44
 8008b6a:	4620      	mov	r0, r4
 8008b6c:	eeb0 0a48 	vmov.f32	s0, s16
 8008b70:	eef0 0a68 	vmov.f32	s1, s17
 8008b74:	f001 f994 	bl	8009ea0 <__d2b>
 8008b78:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008b7c:	4682      	mov	sl, r0
 8008b7e:	2d00      	cmp	r5, #0
 8008b80:	d07f      	beq.n	8008c82 <_dtoa_r+0x20a>
 8008b82:	ee18 3a90 	vmov	r3, s17
 8008b86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b8a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008b8e:	ec51 0b18 	vmov	r0, r1, d8
 8008b92:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008b96:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008b9a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008b9e:	4619      	mov	r1, r3
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	4b75      	ldr	r3, [pc, #468]	; (8008d78 <_dtoa_r+0x300>)
 8008ba4:	f7f7 fb70 	bl	8000288 <__aeabi_dsub>
 8008ba8:	a367      	add	r3, pc, #412	; (adr r3, 8008d48 <_dtoa_r+0x2d0>)
 8008baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bae:	f7f7 fd23 	bl	80005f8 <__aeabi_dmul>
 8008bb2:	a367      	add	r3, pc, #412	; (adr r3, 8008d50 <_dtoa_r+0x2d8>)
 8008bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bb8:	f7f7 fb68 	bl	800028c <__adddf3>
 8008bbc:	4606      	mov	r6, r0
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	460f      	mov	r7, r1
 8008bc2:	f7f7 fcaf 	bl	8000524 <__aeabi_i2d>
 8008bc6:	a364      	add	r3, pc, #400	; (adr r3, 8008d58 <_dtoa_r+0x2e0>)
 8008bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bcc:	f7f7 fd14 	bl	80005f8 <__aeabi_dmul>
 8008bd0:	4602      	mov	r2, r0
 8008bd2:	460b      	mov	r3, r1
 8008bd4:	4630      	mov	r0, r6
 8008bd6:	4639      	mov	r1, r7
 8008bd8:	f7f7 fb58 	bl	800028c <__adddf3>
 8008bdc:	4606      	mov	r6, r0
 8008bde:	460f      	mov	r7, r1
 8008be0:	f7f7 ffba 	bl	8000b58 <__aeabi_d2iz>
 8008be4:	2200      	movs	r2, #0
 8008be6:	4683      	mov	fp, r0
 8008be8:	2300      	movs	r3, #0
 8008bea:	4630      	mov	r0, r6
 8008bec:	4639      	mov	r1, r7
 8008bee:	f7f7 ff75 	bl	8000adc <__aeabi_dcmplt>
 8008bf2:	b148      	cbz	r0, 8008c08 <_dtoa_r+0x190>
 8008bf4:	4658      	mov	r0, fp
 8008bf6:	f7f7 fc95 	bl	8000524 <__aeabi_i2d>
 8008bfa:	4632      	mov	r2, r6
 8008bfc:	463b      	mov	r3, r7
 8008bfe:	f7f7 ff63 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c02:	b908      	cbnz	r0, 8008c08 <_dtoa_r+0x190>
 8008c04:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008c08:	f1bb 0f16 	cmp.w	fp, #22
 8008c0c:	d857      	bhi.n	8008cbe <_dtoa_r+0x246>
 8008c0e:	4b5b      	ldr	r3, [pc, #364]	; (8008d7c <_dtoa_r+0x304>)
 8008c10:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c18:	ec51 0b18 	vmov	r0, r1, d8
 8008c1c:	f7f7 ff5e 	bl	8000adc <__aeabi_dcmplt>
 8008c20:	2800      	cmp	r0, #0
 8008c22:	d04e      	beq.n	8008cc2 <_dtoa_r+0x24a>
 8008c24:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008c28:	2300      	movs	r3, #0
 8008c2a:	930c      	str	r3, [sp, #48]	; 0x30
 8008c2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c2e:	1b5b      	subs	r3, r3, r5
 8008c30:	1e5a      	subs	r2, r3, #1
 8008c32:	bf45      	ittet	mi
 8008c34:	f1c3 0301 	rsbmi	r3, r3, #1
 8008c38:	9305      	strmi	r3, [sp, #20]
 8008c3a:	2300      	movpl	r3, #0
 8008c3c:	2300      	movmi	r3, #0
 8008c3e:	9206      	str	r2, [sp, #24]
 8008c40:	bf54      	ite	pl
 8008c42:	9305      	strpl	r3, [sp, #20]
 8008c44:	9306      	strmi	r3, [sp, #24]
 8008c46:	f1bb 0f00 	cmp.w	fp, #0
 8008c4a:	db3c      	blt.n	8008cc6 <_dtoa_r+0x24e>
 8008c4c:	9b06      	ldr	r3, [sp, #24]
 8008c4e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008c52:	445b      	add	r3, fp
 8008c54:	9306      	str	r3, [sp, #24]
 8008c56:	2300      	movs	r3, #0
 8008c58:	9308      	str	r3, [sp, #32]
 8008c5a:	9b07      	ldr	r3, [sp, #28]
 8008c5c:	2b09      	cmp	r3, #9
 8008c5e:	d868      	bhi.n	8008d32 <_dtoa_r+0x2ba>
 8008c60:	2b05      	cmp	r3, #5
 8008c62:	bfc4      	itt	gt
 8008c64:	3b04      	subgt	r3, #4
 8008c66:	9307      	strgt	r3, [sp, #28]
 8008c68:	9b07      	ldr	r3, [sp, #28]
 8008c6a:	f1a3 0302 	sub.w	r3, r3, #2
 8008c6e:	bfcc      	ite	gt
 8008c70:	2500      	movgt	r5, #0
 8008c72:	2501      	movle	r5, #1
 8008c74:	2b03      	cmp	r3, #3
 8008c76:	f200 8085 	bhi.w	8008d84 <_dtoa_r+0x30c>
 8008c7a:	e8df f003 	tbb	[pc, r3]
 8008c7e:	3b2e      	.short	0x3b2e
 8008c80:	5839      	.short	0x5839
 8008c82:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008c86:	441d      	add	r5, r3
 8008c88:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008c8c:	2b20      	cmp	r3, #32
 8008c8e:	bfc1      	itttt	gt
 8008c90:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008c94:	fa08 f803 	lslgt.w	r8, r8, r3
 8008c98:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008c9c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008ca0:	bfd6      	itet	le
 8008ca2:	f1c3 0320 	rsble	r3, r3, #32
 8008ca6:	ea48 0003 	orrgt.w	r0, r8, r3
 8008caa:	fa06 f003 	lslle.w	r0, r6, r3
 8008cae:	f7f7 fc29 	bl	8000504 <__aeabi_ui2d>
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008cb8:	3d01      	subs	r5, #1
 8008cba:	920e      	str	r2, [sp, #56]	; 0x38
 8008cbc:	e76f      	b.n	8008b9e <_dtoa_r+0x126>
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	e7b3      	b.n	8008c2a <_dtoa_r+0x1b2>
 8008cc2:	900c      	str	r0, [sp, #48]	; 0x30
 8008cc4:	e7b2      	b.n	8008c2c <_dtoa_r+0x1b4>
 8008cc6:	9b05      	ldr	r3, [sp, #20]
 8008cc8:	eba3 030b 	sub.w	r3, r3, fp
 8008ccc:	9305      	str	r3, [sp, #20]
 8008cce:	f1cb 0300 	rsb	r3, fp, #0
 8008cd2:	9308      	str	r3, [sp, #32]
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cd8:	e7bf      	b.n	8008c5a <_dtoa_r+0x1e2>
 8008cda:	2300      	movs	r3, #0
 8008cdc:	9309      	str	r3, [sp, #36]	; 0x24
 8008cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	dc52      	bgt.n	8008d8a <_dtoa_r+0x312>
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	9301      	str	r3, [sp, #4]
 8008ce8:	9304      	str	r3, [sp, #16]
 8008cea:	461a      	mov	r2, r3
 8008cec:	920a      	str	r2, [sp, #40]	; 0x28
 8008cee:	e00b      	b.n	8008d08 <_dtoa_r+0x290>
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e7f3      	b.n	8008cdc <_dtoa_r+0x264>
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	9309      	str	r3, [sp, #36]	; 0x24
 8008cf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cfa:	445b      	add	r3, fp
 8008cfc:	9301      	str	r3, [sp, #4]
 8008cfe:	3301      	adds	r3, #1
 8008d00:	2b01      	cmp	r3, #1
 8008d02:	9304      	str	r3, [sp, #16]
 8008d04:	bfb8      	it	lt
 8008d06:	2301      	movlt	r3, #1
 8008d08:	69e0      	ldr	r0, [r4, #28]
 8008d0a:	2100      	movs	r1, #0
 8008d0c:	2204      	movs	r2, #4
 8008d0e:	f102 0614 	add.w	r6, r2, #20
 8008d12:	429e      	cmp	r6, r3
 8008d14:	d93d      	bls.n	8008d92 <_dtoa_r+0x31a>
 8008d16:	6041      	str	r1, [r0, #4]
 8008d18:	4620      	mov	r0, r4
 8008d1a:	f000 fd9f 	bl	800985c <_Balloc>
 8008d1e:	9000      	str	r0, [sp, #0]
 8008d20:	2800      	cmp	r0, #0
 8008d22:	d139      	bne.n	8008d98 <_dtoa_r+0x320>
 8008d24:	4b16      	ldr	r3, [pc, #88]	; (8008d80 <_dtoa_r+0x308>)
 8008d26:	4602      	mov	r2, r0
 8008d28:	f240 11af 	movw	r1, #431	; 0x1af
 8008d2c:	e6bd      	b.n	8008aaa <_dtoa_r+0x32>
 8008d2e:	2301      	movs	r3, #1
 8008d30:	e7e1      	b.n	8008cf6 <_dtoa_r+0x27e>
 8008d32:	2501      	movs	r5, #1
 8008d34:	2300      	movs	r3, #0
 8008d36:	9307      	str	r3, [sp, #28]
 8008d38:	9509      	str	r5, [sp, #36]	; 0x24
 8008d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8008d3e:	9301      	str	r3, [sp, #4]
 8008d40:	9304      	str	r3, [sp, #16]
 8008d42:	2200      	movs	r2, #0
 8008d44:	2312      	movs	r3, #18
 8008d46:	e7d1      	b.n	8008cec <_dtoa_r+0x274>
 8008d48:	636f4361 	.word	0x636f4361
 8008d4c:	3fd287a7 	.word	0x3fd287a7
 8008d50:	8b60c8b3 	.word	0x8b60c8b3
 8008d54:	3fc68a28 	.word	0x3fc68a28
 8008d58:	509f79fb 	.word	0x509f79fb
 8008d5c:	3fd34413 	.word	0x3fd34413
 8008d60:	0800a7d9 	.word	0x0800a7d9
 8008d64:	0800a7f0 	.word	0x0800a7f0
 8008d68:	7ff00000 	.word	0x7ff00000
 8008d6c:	0800a7d5 	.word	0x0800a7d5
 8008d70:	0800a7cc 	.word	0x0800a7cc
 8008d74:	0800a7a9 	.word	0x0800a7a9
 8008d78:	3ff80000 	.word	0x3ff80000
 8008d7c:	0800a8e0 	.word	0x0800a8e0
 8008d80:	0800a848 	.word	0x0800a848
 8008d84:	2301      	movs	r3, #1
 8008d86:	9309      	str	r3, [sp, #36]	; 0x24
 8008d88:	e7d7      	b.n	8008d3a <_dtoa_r+0x2c2>
 8008d8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d8c:	9301      	str	r3, [sp, #4]
 8008d8e:	9304      	str	r3, [sp, #16]
 8008d90:	e7ba      	b.n	8008d08 <_dtoa_r+0x290>
 8008d92:	3101      	adds	r1, #1
 8008d94:	0052      	lsls	r2, r2, #1
 8008d96:	e7ba      	b.n	8008d0e <_dtoa_r+0x296>
 8008d98:	69e3      	ldr	r3, [r4, #28]
 8008d9a:	9a00      	ldr	r2, [sp, #0]
 8008d9c:	601a      	str	r2, [r3, #0]
 8008d9e:	9b04      	ldr	r3, [sp, #16]
 8008da0:	2b0e      	cmp	r3, #14
 8008da2:	f200 80a8 	bhi.w	8008ef6 <_dtoa_r+0x47e>
 8008da6:	2d00      	cmp	r5, #0
 8008da8:	f000 80a5 	beq.w	8008ef6 <_dtoa_r+0x47e>
 8008dac:	f1bb 0f00 	cmp.w	fp, #0
 8008db0:	dd38      	ble.n	8008e24 <_dtoa_r+0x3ac>
 8008db2:	4bc0      	ldr	r3, [pc, #768]	; (80090b4 <_dtoa_r+0x63c>)
 8008db4:	f00b 020f 	and.w	r2, fp, #15
 8008db8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dbc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008dc0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008dc4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008dc8:	d019      	beq.n	8008dfe <_dtoa_r+0x386>
 8008dca:	4bbb      	ldr	r3, [pc, #748]	; (80090b8 <_dtoa_r+0x640>)
 8008dcc:	ec51 0b18 	vmov	r0, r1, d8
 8008dd0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008dd4:	f7f7 fd3a 	bl	800084c <__aeabi_ddiv>
 8008dd8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ddc:	f008 080f 	and.w	r8, r8, #15
 8008de0:	2503      	movs	r5, #3
 8008de2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80090b8 <_dtoa_r+0x640>
 8008de6:	f1b8 0f00 	cmp.w	r8, #0
 8008dea:	d10a      	bne.n	8008e02 <_dtoa_r+0x38a>
 8008dec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008df0:	4632      	mov	r2, r6
 8008df2:	463b      	mov	r3, r7
 8008df4:	f7f7 fd2a 	bl	800084c <__aeabi_ddiv>
 8008df8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008dfc:	e02b      	b.n	8008e56 <_dtoa_r+0x3de>
 8008dfe:	2502      	movs	r5, #2
 8008e00:	e7ef      	b.n	8008de2 <_dtoa_r+0x36a>
 8008e02:	f018 0f01 	tst.w	r8, #1
 8008e06:	d008      	beq.n	8008e1a <_dtoa_r+0x3a2>
 8008e08:	4630      	mov	r0, r6
 8008e0a:	4639      	mov	r1, r7
 8008e0c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008e10:	f7f7 fbf2 	bl	80005f8 <__aeabi_dmul>
 8008e14:	3501      	adds	r5, #1
 8008e16:	4606      	mov	r6, r0
 8008e18:	460f      	mov	r7, r1
 8008e1a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008e1e:	f109 0908 	add.w	r9, r9, #8
 8008e22:	e7e0      	b.n	8008de6 <_dtoa_r+0x36e>
 8008e24:	f000 809f 	beq.w	8008f66 <_dtoa_r+0x4ee>
 8008e28:	f1cb 0600 	rsb	r6, fp, #0
 8008e2c:	4ba1      	ldr	r3, [pc, #644]	; (80090b4 <_dtoa_r+0x63c>)
 8008e2e:	4fa2      	ldr	r7, [pc, #648]	; (80090b8 <_dtoa_r+0x640>)
 8008e30:	f006 020f 	and.w	r2, r6, #15
 8008e34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e3c:	ec51 0b18 	vmov	r0, r1, d8
 8008e40:	f7f7 fbda 	bl	80005f8 <__aeabi_dmul>
 8008e44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e48:	1136      	asrs	r6, r6, #4
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	2502      	movs	r5, #2
 8008e4e:	2e00      	cmp	r6, #0
 8008e50:	d17e      	bne.n	8008f50 <_dtoa_r+0x4d8>
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d1d0      	bne.n	8008df8 <_dtoa_r+0x380>
 8008e56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e58:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	f000 8084 	beq.w	8008f6a <_dtoa_r+0x4f2>
 8008e62:	4b96      	ldr	r3, [pc, #600]	; (80090bc <_dtoa_r+0x644>)
 8008e64:	2200      	movs	r2, #0
 8008e66:	4640      	mov	r0, r8
 8008e68:	4649      	mov	r1, r9
 8008e6a:	f7f7 fe37 	bl	8000adc <__aeabi_dcmplt>
 8008e6e:	2800      	cmp	r0, #0
 8008e70:	d07b      	beq.n	8008f6a <_dtoa_r+0x4f2>
 8008e72:	9b04      	ldr	r3, [sp, #16]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d078      	beq.n	8008f6a <_dtoa_r+0x4f2>
 8008e78:	9b01      	ldr	r3, [sp, #4]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	dd39      	ble.n	8008ef2 <_dtoa_r+0x47a>
 8008e7e:	4b90      	ldr	r3, [pc, #576]	; (80090c0 <_dtoa_r+0x648>)
 8008e80:	2200      	movs	r2, #0
 8008e82:	4640      	mov	r0, r8
 8008e84:	4649      	mov	r1, r9
 8008e86:	f7f7 fbb7 	bl	80005f8 <__aeabi_dmul>
 8008e8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e8e:	9e01      	ldr	r6, [sp, #4]
 8008e90:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008e94:	3501      	adds	r5, #1
 8008e96:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008e9a:	4628      	mov	r0, r5
 8008e9c:	f7f7 fb42 	bl	8000524 <__aeabi_i2d>
 8008ea0:	4642      	mov	r2, r8
 8008ea2:	464b      	mov	r3, r9
 8008ea4:	f7f7 fba8 	bl	80005f8 <__aeabi_dmul>
 8008ea8:	4b86      	ldr	r3, [pc, #536]	; (80090c4 <_dtoa_r+0x64c>)
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f7f7 f9ee 	bl	800028c <__adddf3>
 8008eb0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008eb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008eb8:	9303      	str	r3, [sp, #12]
 8008eba:	2e00      	cmp	r6, #0
 8008ebc:	d158      	bne.n	8008f70 <_dtoa_r+0x4f8>
 8008ebe:	4b82      	ldr	r3, [pc, #520]	; (80090c8 <_dtoa_r+0x650>)
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	4640      	mov	r0, r8
 8008ec4:	4649      	mov	r1, r9
 8008ec6:	f7f7 f9df 	bl	8000288 <__aeabi_dsub>
 8008eca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ece:	4680      	mov	r8, r0
 8008ed0:	4689      	mov	r9, r1
 8008ed2:	f7f7 fe21 	bl	8000b18 <__aeabi_dcmpgt>
 8008ed6:	2800      	cmp	r0, #0
 8008ed8:	f040 8296 	bne.w	8009408 <_dtoa_r+0x990>
 8008edc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008ee0:	4640      	mov	r0, r8
 8008ee2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ee6:	4649      	mov	r1, r9
 8008ee8:	f7f7 fdf8 	bl	8000adc <__aeabi_dcmplt>
 8008eec:	2800      	cmp	r0, #0
 8008eee:	f040 8289 	bne.w	8009404 <_dtoa_r+0x98c>
 8008ef2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008ef6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	f2c0 814e 	blt.w	800919a <_dtoa_r+0x722>
 8008efe:	f1bb 0f0e 	cmp.w	fp, #14
 8008f02:	f300 814a 	bgt.w	800919a <_dtoa_r+0x722>
 8008f06:	4b6b      	ldr	r3, [pc, #428]	; (80090b4 <_dtoa_r+0x63c>)
 8008f08:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008f0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008f10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	f280 80dc 	bge.w	80090d0 <_dtoa_r+0x658>
 8008f18:	9b04      	ldr	r3, [sp, #16]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	f300 80d8 	bgt.w	80090d0 <_dtoa_r+0x658>
 8008f20:	f040 826f 	bne.w	8009402 <_dtoa_r+0x98a>
 8008f24:	4b68      	ldr	r3, [pc, #416]	; (80090c8 <_dtoa_r+0x650>)
 8008f26:	2200      	movs	r2, #0
 8008f28:	4640      	mov	r0, r8
 8008f2a:	4649      	mov	r1, r9
 8008f2c:	f7f7 fb64 	bl	80005f8 <__aeabi_dmul>
 8008f30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f34:	f7f7 fde6 	bl	8000b04 <__aeabi_dcmpge>
 8008f38:	9e04      	ldr	r6, [sp, #16]
 8008f3a:	4637      	mov	r7, r6
 8008f3c:	2800      	cmp	r0, #0
 8008f3e:	f040 8245 	bne.w	80093cc <_dtoa_r+0x954>
 8008f42:	9d00      	ldr	r5, [sp, #0]
 8008f44:	2331      	movs	r3, #49	; 0x31
 8008f46:	f805 3b01 	strb.w	r3, [r5], #1
 8008f4a:	f10b 0b01 	add.w	fp, fp, #1
 8008f4e:	e241      	b.n	80093d4 <_dtoa_r+0x95c>
 8008f50:	07f2      	lsls	r2, r6, #31
 8008f52:	d505      	bpl.n	8008f60 <_dtoa_r+0x4e8>
 8008f54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f58:	f7f7 fb4e 	bl	80005f8 <__aeabi_dmul>
 8008f5c:	3501      	adds	r5, #1
 8008f5e:	2301      	movs	r3, #1
 8008f60:	1076      	asrs	r6, r6, #1
 8008f62:	3708      	adds	r7, #8
 8008f64:	e773      	b.n	8008e4e <_dtoa_r+0x3d6>
 8008f66:	2502      	movs	r5, #2
 8008f68:	e775      	b.n	8008e56 <_dtoa_r+0x3de>
 8008f6a:	9e04      	ldr	r6, [sp, #16]
 8008f6c:	465f      	mov	r7, fp
 8008f6e:	e792      	b.n	8008e96 <_dtoa_r+0x41e>
 8008f70:	9900      	ldr	r1, [sp, #0]
 8008f72:	4b50      	ldr	r3, [pc, #320]	; (80090b4 <_dtoa_r+0x63c>)
 8008f74:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008f78:	4431      	add	r1, r6
 8008f7a:	9102      	str	r1, [sp, #8]
 8008f7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f7e:	eeb0 9a47 	vmov.f32	s18, s14
 8008f82:	eef0 9a67 	vmov.f32	s19, s15
 8008f86:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008f8a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008f8e:	2900      	cmp	r1, #0
 8008f90:	d044      	beq.n	800901c <_dtoa_r+0x5a4>
 8008f92:	494e      	ldr	r1, [pc, #312]	; (80090cc <_dtoa_r+0x654>)
 8008f94:	2000      	movs	r0, #0
 8008f96:	f7f7 fc59 	bl	800084c <__aeabi_ddiv>
 8008f9a:	ec53 2b19 	vmov	r2, r3, d9
 8008f9e:	f7f7 f973 	bl	8000288 <__aeabi_dsub>
 8008fa2:	9d00      	ldr	r5, [sp, #0]
 8008fa4:	ec41 0b19 	vmov	d9, r0, r1
 8008fa8:	4649      	mov	r1, r9
 8008faa:	4640      	mov	r0, r8
 8008fac:	f7f7 fdd4 	bl	8000b58 <__aeabi_d2iz>
 8008fb0:	4606      	mov	r6, r0
 8008fb2:	f7f7 fab7 	bl	8000524 <__aeabi_i2d>
 8008fb6:	4602      	mov	r2, r0
 8008fb8:	460b      	mov	r3, r1
 8008fba:	4640      	mov	r0, r8
 8008fbc:	4649      	mov	r1, r9
 8008fbe:	f7f7 f963 	bl	8000288 <__aeabi_dsub>
 8008fc2:	3630      	adds	r6, #48	; 0x30
 8008fc4:	f805 6b01 	strb.w	r6, [r5], #1
 8008fc8:	ec53 2b19 	vmov	r2, r3, d9
 8008fcc:	4680      	mov	r8, r0
 8008fce:	4689      	mov	r9, r1
 8008fd0:	f7f7 fd84 	bl	8000adc <__aeabi_dcmplt>
 8008fd4:	2800      	cmp	r0, #0
 8008fd6:	d164      	bne.n	80090a2 <_dtoa_r+0x62a>
 8008fd8:	4642      	mov	r2, r8
 8008fda:	464b      	mov	r3, r9
 8008fdc:	4937      	ldr	r1, [pc, #220]	; (80090bc <_dtoa_r+0x644>)
 8008fde:	2000      	movs	r0, #0
 8008fe0:	f7f7 f952 	bl	8000288 <__aeabi_dsub>
 8008fe4:	ec53 2b19 	vmov	r2, r3, d9
 8008fe8:	f7f7 fd78 	bl	8000adc <__aeabi_dcmplt>
 8008fec:	2800      	cmp	r0, #0
 8008fee:	f040 80b6 	bne.w	800915e <_dtoa_r+0x6e6>
 8008ff2:	9b02      	ldr	r3, [sp, #8]
 8008ff4:	429d      	cmp	r5, r3
 8008ff6:	f43f af7c 	beq.w	8008ef2 <_dtoa_r+0x47a>
 8008ffa:	4b31      	ldr	r3, [pc, #196]	; (80090c0 <_dtoa_r+0x648>)
 8008ffc:	ec51 0b19 	vmov	r0, r1, d9
 8009000:	2200      	movs	r2, #0
 8009002:	f7f7 faf9 	bl	80005f8 <__aeabi_dmul>
 8009006:	4b2e      	ldr	r3, [pc, #184]	; (80090c0 <_dtoa_r+0x648>)
 8009008:	ec41 0b19 	vmov	d9, r0, r1
 800900c:	2200      	movs	r2, #0
 800900e:	4640      	mov	r0, r8
 8009010:	4649      	mov	r1, r9
 8009012:	f7f7 faf1 	bl	80005f8 <__aeabi_dmul>
 8009016:	4680      	mov	r8, r0
 8009018:	4689      	mov	r9, r1
 800901a:	e7c5      	b.n	8008fa8 <_dtoa_r+0x530>
 800901c:	ec51 0b17 	vmov	r0, r1, d7
 8009020:	f7f7 faea 	bl	80005f8 <__aeabi_dmul>
 8009024:	9b02      	ldr	r3, [sp, #8]
 8009026:	9d00      	ldr	r5, [sp, #0]
 8009028:	930f      	str	r3, [sp, #60]	; 0x3c
 800902a:	ec41 0b19 	vmov	d9, r0, r1
 800902e:	4649      	mov	r1, r9
 8009030:	4640      	mov	r0, r8
 8009032:	f7f7 fd91 	bl	8000b58 <__aeabi_d2iz>
 8009036:	4606      	mov	r6, r0
 8009038:	f7f7 fa74 	bl	8000524 <__aeabi_i2d>
 800903c:	3630      	adds	r6, #48	; 0x30
 800903e:	4602      	mov	r2, r0
 8009040:	460b      	mov	r3, r1
 8009042:	4640      	mov	r0, r8
 8009044:	4649      	mov	r1, r9
 8009046:	f7f7 f91f 	bl	8000288 <__aeabi_dsub>
 800904a:	f805 6b01 	strb.w	r6, [r5], #1
 800904e:	9b02      	ldr	r3, [sp, #8]
 8009050:	429d      	cmp	r5, r3
 8009052:	4680      	mov	r8, r0
 8009054:	4689      	mov	r9, r1
 8009056:	f04f 0200 	mov.w	r2, #0
 800905a:	d124      	bne.n	80090a6 <_dtoa_r+0x62e>
 800905c:	4b1b      	ldr	r3, [pc, #108]	; (80090cc <_dtoa_r+0x654>)
 800905e:	ec51 0b19 	vmov	r0, r1, d9
 8009062:	f7f7 f913 	bl	800028c <__adddf3>
 8009066:	4602      	mov	r2, r0
 8009068:	460b      	mov	r3, r1
 800906a:	4640      	mov	r0, r8
 800906c:	4649      	mov	r1, r9
 800906e:	f7f7 fd53 	bl	8000b18 <__aeabi_dcmpgt>
 8009072:	2800      	cmp	r0, #0
 8009074:	d173      	bne.n	800915e <_dtoa_r+0x6e6>
 8009076:	ec53 2b19 	vmov	r2, r3, d9
 800907a:	4914      	ldr	r1, [pc, #80]	; (80090cc <_dtoa_r+0x654>)
 800907c:	2000      	movs	r0, #0
 800907e:	f7f7 f903 	bl	8000288 <__aeabi_dsub>
 8009082:	4602      	mov	r2, r0
 8009084:	460b      	mov	r3, r1
 8009086:	4640      	mov	r0, r8
 8009088:	4649      	mov	r1, r9
 800908a:	f7f7 fd27 	bl	8000adc <__aeabi_dcmplt>
 800908e:	2800      	cmp	r0, #0
 8009090:	f43f af2f 	beq.w	8008ef2 <_dtoa_r+0x47a>
 8009094:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009096:	1e6b      	subs	r3, r5, #1
 8009098:	930f      	str	r3, [sp, #60]	; 0x3c
 800909a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800909e:	2b30      	cmp	r3, #48	; 0x30
 80090a0:	d0f8      	beq.n	8009094 <_dtoa_r+0x61c>
 80090a2:	46bb      	mov	fp, r7
 80090a4:	e04a      	b.n	800913c <_dtoa_r+0x6c4>
 80090a6:	4b06      	ldr	r3, [pc, #24]	; (80090c0 <_dtoa_r+0x648>)
 80090a8:	f7f7 faa6 	bl	80005f8 <__aeabi_dmul>
 80090ac:	4680      	mov	r8, r0
 80090ae:	4689      	mov	r9, r1
 80090b0:	e7bd      	b.n	800902e <_dtoa_r+0x5b6>
 80090b2:	bf00      	nop
 80090b4:	0800a8e0 	.word	0x0800a8e0
 80090b8:	0800a8b8 	.word	0x0800a8b8
 80090bc:	3ff00000 	.word	0x3ff00000
 80090c0:	40240000 	.word	0x40240000
 80090c4:	401c0000 	.word	0x401c0000
 80090c8:	40140000 	.word	0x40140000
 80090cc:	3fe00000 	.word	0x3fe00000
 80090d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80090d4:	9d00      	ldr	r5, [sp, #0]
 80090d6:	4642      	mov	r2, r8
 80090d8:	464b      	mov	r3, r9
 80090da:	4630      	mov	r0, r6
 80090dc:	4639      	mov	r1, r7
 80090de:	f7f7 fbb5 	bl	800084c <__aeabi_ddiv>
 80090e2:	f7f7 fd39 	bl	8000b58 <__aeabi_d2iz>
 80090e6:	9001      	str	r0, [sp, #4]
 80090e8:	f7f7 fa1c 	bl	8000524 <__aeabi_i2d>
 80090ec:	4642      	mov	r2, r8
 80090ee:	464b      	mov	r3, r9
 80090f0:	f7f7 fa82 	bl	80005f8 <__aeabi_dmul>
 80090f4:	4602      	mov	r2, r0
 80090f6:	460b      	mov	r3, r1
 80090f8:	4630      	mov	r0, r6
 80090fa:	4639      	mov	r1, r7
 80090fc:	f7f7 f8c4 	bl	8000288 <__aeabi_dsub>
 8009100:	9e01      	ldr	r6, [sp, #4]
 8009102:	9f04      	ldr	r7, [sp, #16]
 8009104:	3630      	adds	r6, #48	; 0x30
 8009106:	f805 6b01 	strb.w	r6, [r5], #1
 800910a:	9e00      	ldr	r6, [sp, #0]
 800910c:	1bae      	subs	r6, r5, r6
 800910e:	42b7      	cmp	r7, r6
 8009110:	4602      	mov	r2, r0
 8009112:	460b      	mov	r3, r1
 8009114:	d134      	bne.n	8009180 <_dtoa_r+0x708>
 8009116:	f7f7 f8b9 	bl	800028c <__adddf3>
 800911a:	4642      	mov	r2, r8
 800911c:	464b      	mov	r3, r9
 800911e:	4606      	mov	r6, r0
 8009120:	460f      	mov	r7, r1
 8009122:	f7f7 fcf9 	bl	8000b18 <__aeabi_dcmpgt>
 8009126:	b9c8      	cbnz	r0, 800915c <_dtoa_r+0x6e4>
 8009128:	4642      	mov	r2, r8
 800912a:	464b      	mov	r3, r9
 800912c:	4630      	mov	r0, r6
 800912e:	4639      	mov	r1, r7
 8009130:	f7f7 fcca 	bl	8000ac8 <__aeabi_dcmpeq>
 8009134:	b110      	cbz	r0, 800913c <_dtoa_r+0x6c4>
 8009136:	9b01      	ldr	r3, [sp, #4]
 8009138:	07db      	lsls	r3, r3, #31
 800913a:	d40f      	bmi.n	800915c <_dtoa_r+0x6e4>
 800913c:	4651      	mov	r1, sl
 800913e:	4620      	mov	r0, r4
 8009140:	f000 fbcc 	bl	80098dc <_Bfree>
 8009144:	2300      	movs	r3, #0
 8009146:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009148:	702b      	strb	r3, [r5, #0]
 800914a:	f10b 0301 	add.w	r3, fp, #1
 800914e:	6013      	str	r3, [r2, #0]
 8009150:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009152:	2b00      	cmp	r3, #0
 8009154:	f43f ace2 	beq.w	8008b1c <_dtoa_r+0xa4>
 8009158:	601d      	str	r5, [r3, #0]
 800915a:	e4df      	b.n	8008b1c <_dtoa_r+0xa4>
 800915c:	465f      	mov	r7, fp
 800915e:	462b      	mov	r3, r5
 8009160:	461d      	mov	r5, r3
 8009162:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009166:	2a39      	cmp	r2, #57	; 0x39
 8009168:	d106      	bne.n	8009178 <_dtoa_r+0x700>
 800916a:	9a00      	ldr	r2, [sp, #0]
 800916c:	429a      	cmp	r2, r3
 800916e:	d1f7      	bne.n	8009160 <_dtoa_r+0x6e8>
 8009170:	9900      	ldr	r1, [sp, #0]
 8009172:	2230      	movs	r2, #48	; 0x30
 8009174:	3701      	adds	r7, #1
 8009176:	700a      	strb	r2, [r1, #0]
 8009178:	781a      	ldrb	r2, [r3, #0]
 800917a:	3201      	adds	r2, #1
 800917c:	701a      	strb	r2, [r3, #0]
 800917e:	e790      	b.n	80090a2 <_dtoa_r+0x62a>
 8009180:	4ba3      	ldr	r3, [pc, #652]	; (8009410 <_dtoa_r+0x998>)
 8009182:	2200      	movs	r2, #0
 8009184:	f7f7 fa38 	bl	80005f8 <__aeabi_dmul>
 8009188:	2200      	movs	r2, #0
 800918a:	2300      	movs	r3, #0
 800918c:	4606      	mov	r6, r0
 800918e:	460f      	mov	r7, r1
 8009190:	f7f7 fc9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009194:	2800      	cmp	r0, #0
 8009196:	d09e      	beq.n	80090d6 <_dtoa_r+0x65e>
 8009198:	e7d0      	b.n	800913c <_dtoa_r+0x6c4>
 800919a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800919c:	2a00      	cmp	r2, #0
 800919e:	f000 80ca 	beq.w	8009336 <_dtoa_r+0x8be>
 80091a2:	9a07      	ldr	r2, [sp, #28]
 80091a4:	2a01      	cmp	r2, #1
 80091a6:	f300 80ad 	bgt.w	8009304 <_dtoa_r+0x88c>
 80091aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80091ac:	2a00      	cmp	r2, #0
 80091ae:	f000 80a5 	beq.w	80092fc <_dtoa_r+0x884>
 80091b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80091b6:	9e08      	ldr	r6, [sp, #32]
 80091b8:	9d05      	ldr	r5, [sp, #20]
 80091ba:	9a05      	ldr	r2, [sp, #20]
 80091bc:	441a      	add	r2, r3
 80091be:	9205      	str	r2, [sp, #20]
 80091c0:	9a06      	ldr	r2, [sp, #24]
 80091c2:	2101      	movs	r1, #1
 80091c4:	441a      	add	r2, r3
 80091c6:	4620      	mov	r0, r4
 80091c8:	9206      	str	r2, [sp, #24]
 80091ca:	f000 fc3d 	bl	8009a48 <__i2b>
 80091ce:	4607      	mov	r7, r0
 80091d0:	b165      	cbz	r5, 80091ec <_dtoa_r+0x774>
 80091d2:	9b06      	ldr	r3, [sp, #24]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	dd09      	ble.n	80091ec <_dtoa_r+0x774>
 80091d8:	42ab      	cmp	r3, r5
 80091da:	9a05      	ldr	r2, [sp, #20]
 80091dc:	bfa8      	it	ge
 80091de:	462b      	movge	r3, r5
 80091e0:	1ad2      	subs	r2, r2, r3
 80091e2:	9205      	str	r2, [sp, #20]
 80091e4:	9a06      	ldr	r2, [sp, #24]
 80091e6:	1aed      	subs	r5, r5, r3
 80091e8:	1ad3      	subs	r3, r2, r3
 80091ea:	9306      	str	r3, [sp, #24]
 80091ec:	9b08      	ldr	r3, [sp, #32]
 80091ee:	b1f3      	cbz	r3, 800922e <_dtoa_r+0x7b6>
 80091f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	f000 80a3 	beq.w	800933e <_dtoa_r+0x8c6>
 80091f8:	2e00      	cmp	r6, #0
 80091fa:	dd10      	ble.n	800921e <_dtoa_r+0x7a6>
 80091fc:	4639      	mov	r1, r7
 80091fe:	4632      	mov	r2, r6
 8009200:	4620      	mov	r0, r4
 8009202:	f000 fce1 	bl	8009bc8 <__pow5mult>
 8009206:	4652      	mov	r2, sl
 8009208:	4601      	mov	r1, r0
 800920a:	4607      	mov	r7, r0
 800920c:	4620      	mov	r0, r4
 800920e:	f000 fc31 	bl	8009a74 <__multiply>
 8009212:	4651      	mov	r1, sl
 8009214:	4680      	mov	r8, r0
 8009216:	4620      	mov	r0, r4
 8009218:	f000 fb60 	bl	80098dc <_Bfree>
 800921c:	46c2      	mov	sl, r8
 800921e:	9b08      	ldr	r3, [sp, #32]
 8009220:	1b9a      	subs	r2, r3, r6
 8009222:	d004      	beq.n	800922e <_dtoa_r+0x7b6>
 8009224:	4651      	mov	r1, sl
 8009226:	4620      	mov	r0, r4
 8009228:	f000 fcce 	bl	8009bc8 <__pow5mult>
 800922c:	4682      	mov	sl, r0
 800922e:	2101      	movs	r1, #1
 8009230:	4620      	mov	r0, r4
 8009232:	f000 fc09 	bl	8009a48 <__i2b>
 8009236:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009238:	2b00      	cmp	r3, #0
 800923a:	4606      	mov	r6, r0
 800923c:	f340 8081 	ble.w	8009342 <_dtoa_r+0x8ca>
 8009240:	461a      	mov	r2, r3
 8009242:	4601      	mov	r1, r0
 8009244:	4620      	mov	r0, r4
 8009246:	f000 fcbf 	bl	8009bc8 <__pow5mult>
 800924a:	9b07      	ldr	r3, [sp, #28]
 800924c:	2b01      	cmp	r3, #1
 800924e:	4606      	mov	r6, r0
 8009250:	dd7a      	ble.n	8009348 <_dtoa_r+0x8d0>
 8009252:	f04f 0800 	mov.w	r8, #0
 8009256:	6933      	ldr	r3, [r6, #16]
 8009258:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800925c:	6918      	ldr	r0, [r3, #16]
 800925e:	f000 fba5 	bl	80099ac <__hi0bits>
 8009262:	f1c0 0020 	rsb	r0, r0, #32
 8009266:	9b06      	ldr	r3, [sp, #24]
 8009268:	4418      	add	r0, r3
 800926a:	f010 001f 	ands.w	r0, r0, #31
 800926e:	f000 8094 	beq.w	800939a <_dtoa_r+0x922>
 8009272:	f1c0 0320 	rsb	r3, r0, #32
 8009276:	2b04      	cmp	r3, #4
 8009278:	f340 8085 	ble.w	8009386 <_dtoa_r+0x90e>
 800927c:	9b05      	ldr	r3, [sp, #20]
 800927e:	f1c0 001c 	rsb	r0, r0, #28
 8009282:	4403      	add	r3, r0
 8009284:	9305      	str	r3, [sp, #20]
 8009286:	9b06      	ldr	r3, [sp, #24]
 8009288:	4403      	add	r3, r0
 800928a:	4405      	add	r5, r0
 800928c:	9306      	str	r3, [sp, #24]
 800928e:	9b05      	ldr	r3, [sp, #20]
 8009290:	2b00      	cmp	r3, #0
 8009292:	dd05      	ble.n	80092a0 <_dtoa_r+0x828>
 8009294:	4651      	mov	r1, sl
 8009296:	461a      	mov	r2, r3
 8009298:	4620      	mov	r0, r4
 800929a:	f000 fcef 	bl	8009c7c <__lshift>
 800929e:	4682      	mov	sl, r0
 80092a0:	9b06      	ldr	r3, [sp, #24]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	dd05      	ble.n	80092b2 <_dtoa_r+0x83a>
 80092a6:	4631      	mov	r1, r6
 80092a8:	461a      	mov	r2, r3
 80092aa:	4620      	mov	r0, r4
 80092ac:	f000 fce6 	bl	8009c7c <__lshift>
 80092b0:	4606      	mov	r6, r0
 80092b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d072      	beq.n	800939e <_dtoa_r+0x926>
 80092b8:	4631      	mov	r1, r6
 80092ba:	4650      	mov	r0, sl
 80092bc:	f000 fd4a 	bl	8009d54 <__mcmp>
 80092c0:	2800      	cmp	r0, #0
 80092c2:	da6c      	bge.n	800939e <_dtoa_r+0x926>
 80092c4:	2300      	movs	r3, #0
 80092c6:	4651      	mov	r1, sl
 80092c8:	220a      	movs	r2, #10
 80092ca:	4620      	mov	r0, r4
 80092cc:	f000 fb28 	bl	8009920 <__multadd>
 80092d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80092d6:	4682      	mov	sl, r0
 80092d8:	2b00      	cmp	r3, #0
 80092da:	f000 81b0 	beq.w	800963e <_dtoa_r+0xbc6>
 80092de:	2300      	movs	r3, #0
 80092e0:	4639      	mov	r1, r7
 80092e2:	220a      	movs	r2, #10
 80092e4:	4620      	mov	r0, r4
 80092e6:	f000 fb1b 	bl	8009920 <__multadd>
 80092ea:	9b01      	ldr	r3, [sp, #4]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	4607      	mov	r7, r0
 80092f0:	f300 8096 	bgt.w	8009420 <_dtoa_r+0x9a8>
 80092f4:	9b07      	ldr	r3, [sp, #28]
 80092f6:	2b02      	cmp	r3, #2
 80092f8:	dc59      	bgt.n	80093ae <_dtoa_r+0x936>
 80092fa:	e091      	b.n	8009420 <_dtoa_r+0x9a8>
 80092fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80092fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009302:	e758      	b.n	80091b6 <_dtoa_r+0x73e>
 8009304:	9b04      	ldr	r3, [sp, #16]
 8009306:	1e5e      	subs	r6, r3, #1
 8009308:	9b08      	ldr	r3, [sp, #32]
 800930a:	42b3      	cmp	r3, r6
 800930c:	bfbf      	itttt	lt
 800930e:	9b08      	ldrlt	r3, [sp, #32]
 8009310:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009312:	9608      	strlt	r6, [sp, #32]
 8009314:	1af3      	sublt	r3, r6, r3
 8009316:	bfb4      	ite	lt
 8009318:	18d2      	addlt	r2, r2, r3
 800931a:	1b9e      	subge	r6, r3, r6
 800931c:	9b04      	ldr	r3, [sp, #16]
 800931e:	bfbc      	itt	lt
 8009320:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009322:	2600      	movlt	r6, #0
 8009324:	2b00      	cmp	r3, #0
 8009326:	bfb7      	itett	lt
 8009328:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800932c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009330:	1a9d      	sublt	r5, r3, r2
 8009332:	2300      	movlt	r3, #0
 8009334:	e741      	b.n	80091ba <_dtoa_r+0x742>
 8009336:	9e08      	ldr	r6, [sp, #32]
 8009338:	9d05      	ldr	r5, [sp, #20]
 800933a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800933c:	e748      	b.n	80091d0 <_dtoa_r+0x758>
 800933e:	9a08      	ldr	r2, [sp, #32]
 8009340:	e770      	b.n	8009224 <_dtoa_r+0x7ac>
 8009342:	9b07      	ldr	r3, [sp, #28]
 8009344:	2b01      	cmp	r3, #1
 8009346:	dc19      	bgt.n	800937c <_dtoa_r+0x904>
 8009348:	9b02      	ldr	r3, [sp, #8]
 800934a:	b9bb      	cbnz	r3, 800937c <_dtoa_r+0x904>
 800934c:	9b03      	ldr	r3, [sp, #12]
 800934e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009352:	b99b      	cbnz	r3, 800937c <_dtoa_r+0x904>
 8009354:	9b03      	ldr	r3, [sp, #12]
 8009356:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800935a:	0d1b      	lsrs	r3, r3, #20
 800935c:	051b      	lsls	r3, r3, #20
 800935e:	b183      	cbz	r3, 8009382 <_dtoa_r+0x90a>
 8009360:	9b05      	ldr	r3, [sp, #20]
 8009362:	3301      	adds	r3, #1
 8009364:	9305      	str	r3, [sp, #20]
 8009366:	9b06      	ldr	r3, [sp, #24]
 8009368:	3301      	adds	r3, #1
 800936a:	9306      	str	r3, [sp, #24]
 800936c:	f04f 0801 	mov.w	r8, #1
 8009370:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009372:	2b00      	cmp	r3, #0
 8009374:	f47f af6f 	bne.w	8009256 <_dtoa_r+0x7de>
 8009378:	2001      	movs	r0, #1
 800937a:	e774      	b.n	8009266 <_dtoa_r+0x7ee>
 800937c:	f04f 0800 	mov.w	r8, #0
 8009380:	e7f6      	b.n	8009370 <_dtoa_r+0x8f8>
 8009382:	4698      	mov	r8, r3
 8009384:	e7f4      	b.n	8009370 <_dtoa_r+0x8f8>
 8009386:	d082      	beq.n	800928e <_dtoa_r+0x816>
 8009388:	9a05      	ldr	r2, [sp, #20]
 800938a:	331c      	adds	r3, #28
 800938c:	441a      	add	r2, r3
 800938e:	9205      	str	r2, [sp, #20]
 8009390:	9a06      	ldr	r2, [sp, #24]
 8009392:	441a      	add	r2, r3
 8009394:	441d      	add	r5, r3
 8009396:	9206      	str	r2, [sp, #24]
 8009398:	e779      	b.n	800928e <_dtoa_r+0x816>
 800939a:	4603      	mov	r3, r0
 800939c:	e7f4      	b.n	8009388 <_dtoa_r+0x910>
 800939e:	9b04      	ldr	r3, [sp, #16]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	dc37      	bgt.n	8009414 <_dtoa_r+0x99c>
 80093a4:	9b07      	ldr	r3, [sp, #28]
 80093a6:	2b02      	cmp	r3, #2
 80093a8:	dd34      	ble.n	8009414 <_dtoa_r+0x99c>
 80093aa:	9b04      	ldr	r3, [sp, #16]
 80093ac:	9301      	str	r3, [sp, #4]
 80093ae:	9b01      	ldr	r3, [sp, #4]
 80093b0:	b963      	cbnz	r3, 80093cc <_dtoa_r+0x954>
 80093b2:	4631      	mov	r1, r6
 80093b4:	2205      	movs	r2, #5
 80093b6:	4620      	mov	r0, r4
 80093b8:	f000 fab2 	bl	8009920 <__multadd>
 80093bc:	4601      	mov	r1, r0
 80093be:	4606      	mov	r6, r0
 80093c0:	4650      	mov	r0, sl
 80093c2:	f000 fcc7 	bl	8009d54 <__mcmp>
 80093c6:	2800      	cmp	r0, #0
 80093c8:	f73f adbb 	bgt.w	8008f42 <_dtoa_r+0x4ca>
 80093cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093ce:	9d00      	ldr	r5, [sp, #0]
 80093d0:	ea6f 0b03 	mvn.w	fp, r3
 80093d4:	f04f 0800 	mov.w	r8, #0
 80093d8:	4631      	mov	r1, r6
 80093da:	4620      	mov	r0, r4
 80093dc:	f000 fa7e 	bl	80098dc <_Bfree>
 80093e0:	2f00      	cmp	r7, #0
 80093e2:	f43f aeab 	beq.w	800913c <_dtoa_r+0x6c4>
 80093e6:	f1b8 0f00 	cmp.w	r8, #0
 80093ea:	d005      	beq.n	80093f8 <_dtoa_r+0x980>
 80093ec:	45b8      	cmp	r8, r7
 80093ee:	d003      	beq.n	80093f8 <_dtoa_r+0x980>
 80093f0:	4641      	mov	r1, r8
 80093f2:	4620      	mov	r0, r4
 80093f4:	f000 fa72 	bl	80098dc <_Bfree>
 80093f8:	4639      	mov	r1, r7
 80093fa:	4620      	mov	r0, r4
 80093fc:	f000 fa6e 	bl	80098dc <_Bfree>
 8009400:	e69c      	b.n	800913c <_dtoa_r+0x6c4>
 8009402:	2600      	movs	r6, #0
 8009404:	4637      	mov	r7, r6
 8009406:	e7e1      	b.n	80093cc <_dtoa_r+0x954>
 8009408:	46bb      	mov	fp, r7
 800940a:	4637      	mov	r7, r6
 800940c:	e599      	b.n	8008f42 <_dtoa_r+0x4ca>
 800940e:	bf00      	nop
 8009410:	40240000 	.word	0x40240000
 8009414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009416:	2b00      	cmp	r3, #0
 8009418:	f000 80c8 	beq.w	80095ac <_dtoa_r+0xb34>
 800941c:	9b04      	ldr	r3, [sp, #16]
 800941e:	9301      	str	r3, [sp, #4]
 8009420:	2d00      	cmp	r5, #0
 8009422:	dd05      	ble.n	8009430 <_dtoa_r+0x9b8>
 8009424:	4639      	mov	r1, r7
 8009426:	462a      	mov	r2, r5
 8009428:	4620      	mov	r0, r4
 800942a:	f000 fc27 	bl	8009c7c <__lshift>
 800942e:	4607      	mov	r7, r0
 8009430:	f1b8 0f00 	cmp.w	r8, #0
 8009434:	d05b      	beq.n	80094ee <_dtoa_r+0xa76>
 8009436:	6879      	ldr	r1, [r7, #4]
 8009438:	4620      	mov	r0, r4
 800943a:	f000 fa0f 	bl	800985c <_Balloc>
 800943e:	4605      	mov	r5, r0
 8009440:	b928      	cbnz	r0, 800944e <_dtoa_r+0x9d6>
 8009442:	4b83      	ldr	r3, [pc, #524]	; (8009650 <_dtoa_r+0xbd8>)
 8009444:	4602      	mov	r2, r0
 8009446:	f240 21ef 	movw	r1, #751	; 0x2ef
 800944a:	f7ff bb2e 	b.w	8008aaa <_dtoa_r+0x32>
 800944e:	693a      	ldr	r2, [r7, #16]
 8009450:	3202      	adds	r2, #2
 8009452:	0092      	lsls	r2, r2, #2
 8009454:	f107 010c 	add.w	r1, r7, #12
 8009458:	300c      	adds	r0, #12
 800945a:	f001 f813 	bl	800a484 <memcpy>
 800945e:	2201      	movs	r2, #1
 8009460:	4629      	mov	r1, r5
 8009462:	4620      	mov	r0, r4
 8009464:	f000 fc0a 	bl	8009c7c <__lshift>
 8009468:	9b00      	ldr	r3, [sp, #0]
 800946a:	3301      	adds	r3, #1
 800946c:	9304      	str	r3, [sp, #16]
 800946e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009472:	4413      	add	r3, r2
 8009474:	9308      	str	r3, [sp, #32]
 8009476:	9b02      	ldr	r3, [sp, #8]
 8009478:	f003 0301 	and.w	r3, r3, #1
 800947c:	46b8      	mov	r8, r7
 800947e:	9306      	str	r3, [sp, #24]
 8009480:	4607      	mov	r7, r0
 8009482:	9b04      	ldr	r3, [sp, #16]
 8009484:	4631      	mov	r1, r6
 8009486:	3b01      	subs	r3, #1
 8009488:	4650      	mov	r0, sl
 800948a:	9301      	str	r3, [sp, #4]
 800948c:	f7ff fa6c 	bl	8008968 <quorem>
 8009490:	4641      	mov	r1, r8
 8009492:	9002      	str	r0, [sp, #8]
 8009494:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009498:	4650      	mov	r0, sl
 800949a:	f000 fc5b 	bl	8009d54 <__mcmp>
 800949e:	463a      	mov	r2, r7
 80094a0:	9005      	str	r0, [sp, #20]
 80094a2:	4631      	mov	r1, r6
 80094a4:	4620      	mov	r0, r4
 80094a6:	f000 fc71 	bl	8009d8c <__mdiff>
 80094aa:	68c2      	ldr	r2, [r0, #12]
 80094ac:	4605      	mov	r5, r0
 80094ae:	bb02      	cbnz	r2, 80094f2 <_dtoa_r+0xa7a>
 80094b0:	4601      	mov	r1, r0
 80094b2:	4650      	mov	r0, sl
 80094b4:	f000 fc4e 	bl	8009d54 <__mcmp>
 80094b8:	4602      	mov	r2, r0
 80094ba:	4629      	mov	r1, r5
 80094bc:	4620      	mov	r0, r4
 80094be:	9209      	str	r2, [sp, #36]	; 0x24
 80094c0:	f000 fa0c 	bl	80098dc <_Bfree>
 80094c4:	9b07      	ldr	r3, [sp, #28]
 80094c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094c8:	9d04      	ldr	r5, [sp, #16]
 80094ca:	ea43 0102 	orr.w	r1, r3, r2
 80094ce:	9b06      	ldr	r3, [sp, #24]
 80094d0:	4319      	orrs	r1, r3
 80094d2:	d110      	bne.n	80094f6 <_dtoa_r+0xa7e>
 80094d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80094d8:	d029      	beq.n	800952e <_dtoa_r+0xab6>
 80094da:	9b05      	ldr	r3, [sp, #20]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	dd02      	ble.n	80094e6 <_dtoa_r+0xa6e>
 80094e0:	9b02      	ldr	r3, [sp, #8]
 80094e2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80094e6:	9b01      	ldr	r3, [sp, #4]
 80094e8:	f883 9000 	strb.w	r9, [r3]
 80094ec:	e774      	b.n	80093d8 <_dtoa_r+0x960>
 80094ee:	4638      	mov	r0, r7
 80094f0:	e7ba      	b.n	8009468 <_dtoa_r+0x9f0>
 80094f2:	2201      	movs	r2, #1
 80094f4:	e7e1      	b.n	80094ba <_dtoa_r+0xa42>
 80094f6:	9b05      	ldr	r3, [sp, #20]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	db04      	blt.n	8009506 <_dtoa_r+0xa8e>
 80094fc:	9907      	ldr	r1, [sp, #28]
 80094fe:	430b      	orrs	r3, r1
 8009500:	9906      	ldr	r1, [sp, #24]
 8009502:	430b      	orrs	r3, r1
 8009504:	d120      	bne.n	8009548 <_dtoa_r+0xad0>
 8009506:	2a00      	cmp	r2, #0
 8009508:	dded      	ble.n	80094e6 <_dtoa_r+0xa6e>
 800950a:	4651      	mov	r1, sl
 800950c:	2201      	movs	r2, #1
 800950e:	4620      	mov	r0, r4
 8009510:	f000 fbb4 	bl	8009c7c <__lshift>
 8009514:	4631      	mov	r1, r6
 8009516:	4682      	mov	sl, r0
 8009518:	f000 fc1c 	bl	8009d54 <__mcmp>
 800951c:	2800      	cmp	r0, #0
 800951e:	dc03      	bgt.n	8009528 <_dtoa_r+0xab0>
 8009520:	d1e1      	bne.n	80094e6 <_dtoa_r+0xa6e>
 8009522:	f019 0f01 	tst.w	r9, #1
 8009526:	d0de      	beq.n	80094e6 <_dtoa_r+0xa6e>
 8009528:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800952c:	d1d8      	bne.n	80094e0 <_dtoa_r+0xa68>
 800952e:	9a01      	ldr	r2, [sp, #4]
 8009530:	2339      	movs	r3, #57	; 0x39
 8009532:	7013      	strb	r3, [r2, #0]
 8009534:	462b      	mov	r3, r5
 8009536:	461d      	mov	r5, r3
 8009538:	3b01      	subs	r3, #1
 800953a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800953e:	2a39      	cmp	r2, #57	; 0x39
 8009540:	d06c      	beq.n	800961c <_dtoa_r+0xba4>
 8009542:	3201      	adds	r2, #1
 8009544:	701a      	strb	r2, [r3, #0]
 8009546:	e747      	b.n	80093d8 <_dtoa_r+0x960>
 8009548:	2a00      	cmp	r2, #0
 800954a:	dd07      	ble.n	800955c <_dtoa_r+0xae4>
 800954c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009550:	d0ed      	beq.n	800952e <_dtoa_r+0xab6>
 8009552:	9a01      	ldr	r2, [sp, #4]
 8009554:	f109 0301 	add.w	r3, r9, #1
 8009558:	7013      	strb	r3, [r2, #0]
 800955a:	e73d      	b.n	80093d8 <_dtoa_r+0x960>
 800955c:	9b04      	ldr	r3, [sp, #16]
 800955e:	9a08      	ldr	r2, [sp, #32]
 8009560:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009564:	4293      	cmp	r3, r2
 8009566:	d043      	beq.n	80095f0 <_dtoa_r+0xb78>
 8009568:	4651      	mov	r1, sl
 800956a:	2300      	movs	r3, #0
 800956c:	220a      	movs	r2, #10
 800956e:	4620      	mov	r0, r4
 8009570:	f000 f9d6 	bl	8009920 <__multadd>
 8009574:	45b8      	cmp	r8, r7
 8009576:	4682      	mov	sl, r0
 8009578:	f04f 0300 	mov.w	r3, #0
 800957c:	f04f 020a 	mov.w	r2, #10
 8009580:	4641      	mov	r1, r8
 8009582:	4620      	mov	r0, r4
 8009584:	d107      	bne.n	8009596 <_dtoa_r+0xb1e>
 8009586:	f000 f9cb 	bl	8009920 <__multadd>
 800958a:	4680      	mov	r8, r0
 800958c:	4607      	mov	r7, r0
 800958e:	9b04      	ldr	r3, [sp, #16]
 8009590:	3301      	adds	r3, #1
 8009592:	9304      	str	r3, [sp, #16]
 8009594:	e775      	b.n	8009482 <_dtoa_r+0xa0a>
 8009596:	f000 f9c3 	bl	8009920 <__multadd>
 800959a:	4639      	mov	r1, r7
 800959c:	4680      	mov	r8, r0
 800959e:	2300      	movs	r3, #0
 80095a0:	220a      	movs	r2, #10
 80095a2:	4620      	mov	r0, r4
 80095a4:	f000 f9bc 	bl	8009920 <__multadd>
 80095a8:	4607      	mov	r7, r0
 80095aa:	e7f0      	b.n	800958e <_dtoa_r+0xb16>
 80095ac:	9b04      	ldr	r3, [sp, #16]
 80095ae:	9301      	str	r3, [sp, #4]
 80095b0:	9d00      	ldr	r5, [sp, #0]
 80095b2:	4631      	mov	r1, r6
 80095b4:	4650      	mov	r0, sl
 80095b6:	f7ff f9d7 	bl	8008968 <quorem>
 80095ba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80095be:	9b00      	ldr	r3, [sp, #0]
 80095c0:	f805 9b01 	strb.w	r9, [r5], #1
 80095c4:	1aea      	subs	r2, r5, r3
 80095c6:	9b01      	ldr	r3, [sp, #4]
 80095c8:	4293      	cmp	r3, r2
 80095ca:	dd07      	ble.n	80095dc <_dtoa_r+0xb64>
 80095cc:	4651      	mov	r1, sl
 80095ce:	2300      	movs	r3, #0
 80095d0:	220a      	movs	r2, #10
 80095d2:	4620      	mov	r0, r4
 80095d4:	f000 f9a4 	bl	8009920 <__multadd>
 80095d8:	4682      	mov	sl, r0
 80095da:	e7ea      	b.n	80095b2 <_dtoa_r+0xb3a>
 80095dc:	9b01      	ldr	r3, [sp, #4]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	bfc8      	it	gt
 80095e2:	461d      	movgt	r5, r3
 80095e4:	9b00      	ldr	r3, [sp, #0]
 80095e6:	bfd8      	it	le
 80095e8:	2501      	movle	r5, #1
 80095ea:	441d      	add	r5, r3
 80095ec:	f04f 0800 	mov.w	r8, #0
 80095f0:	4651      	mov	r1, sl
 80095f2:	2201      	movs	r2, #1
 80095f4:	4620      	mov	r0, r4
 80095f6:	f000 fb41 	bl	8009c7c <__lshift>
 80095fa:	4631      	mov	r1, r6
 80095fc:	4682      	mov	sl, r0
 80095fe:	f000 fba9 	bl	8009d54 <__mcmp>
 8009602:	2800      	cmp	r0, #0
 8009604:	dc96      	bgt.n	8009534 <_dtoa_r+0xabc>
 8009606:	d102      	bne.n	800960e <_dtoa_r+0xb96>
 8009608:	f019 0f01 	tst.w	r9, #1
 800960c:	d192      	bne.n	8009534 <_dtoa_r+0xabc>
 800960e:	462b      	mov	r3, r5
 8009610:	461d      	mov	r5, r3
 8009612:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009616:	2a30      	cmp	r2, #48	; 0x30
 8009618:	d0fa      	beq.n	8009610 <_dtoa_r+0xb98>
 800961a:	e6dd      	b.n	80093d8 <_dtoa_r+0x960>
 800961c:	9a00      	ldr	r2, [sp, #0]
 800961e:	429a      	cmp	r2, r3
 8009620:	d189      	bne.n	8009536 <_dtoa_r+0xabe>
 8009622:	f10b 0b01 	add.w	fp, fp, #1
 8009626:	2331      	movs	r3, #49	; 0x31
 8009628:	e796      	b.n	8009558 <_dtoa_r+0xae0>
 800962a:	4b0a      	ldr	r3, [pc, #40]	; (8009654 <_dtoa_r+0xbdc>)
 800962c:	f7ff ba99 	b.w	8008b62 <_dtoa_r+0xea>
 8009630:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009632:	2b00      	cmp	r3, #0
 8009634:	f47f aa6d 	bne.w	8008b12 <_dtoa_r+0x9a>
 8009638:	4b07      	ldr	r3, [pc, #28]	; (8009658 <_dtoa_r+0xbe0>)
 800963a:	f7ff ba92 	b.w	8008b62 <_dtoa_r+0xea>
 800963e:	9b01      	ldr	r3, [sp, #4]
 8009640:	2b00      	cmp	r3, #0
 8009642:	dcb5      	bgt.n	80095b0 <_dtoa_r+0xb38>
 8009644:	9b07      	ldr	r3, [sp, #28]
 8009646:	2b02      	cmp	r3, #2
 8009648:	f73f aeb1 	bgt.w	80093ae <_dtoa_r+0x936>
 800964c:	e7b0      	b.n	80095b0 <_dtoa_r+0xb38>
 800964e:	bf00      	nop
 8009650:	0800a848 	.word	0x0800a848
 8009654:	0800a7a8 	.word	0x0800a7a8
 8009658:	0800a7cc 	.word	0x0800a7cc

0800965c <_free_r>:
 800965c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800965e:	2900      	cmp	r1, #0
 8009660:	d044      	beq.n	80096ec <_free_r+0x90>
 8009662:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009666:	9001      	str	r0, [sp, #4]
 8009668:	2b00      	cmp	r3, #0
 800966a:	f1a1 0404 	sub.w	r4, r1, #4
 800966e:	bfb8      	it	lt
 8009670:	18e4      	addlt	r4, r4, r3
 8009672:	f000 f8e7 	bl	8009844 <__malloc_lock>
 8009676:	4a1e      	ldr	r2, [pc, #120]	; (80096f0 <_free_r+0x94>)
 8009678:	9801      	ldr	r0, [sp, #4]
 800967a:	6813      	ldr	r3, [r2, #0]
 800967c:	b933      	cbnz	r3, 800968c <_free_r+0x30>
 800967e:	6063      	str	r3, [r4, #4]
 8009680:	6014      	str	r4, [r2, #0]
 8009682:	b003      	add	sp, #12
 8009684:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009688:	f000 b8e2 	b.w	8009850 <__malloc_unlock>
 800968c:	42a3      	cmp	r3, r4
 800968e:	d908      	bls.n	80096a2 <_free_r+0x46>
 8009690:	6825      	ldr	r5, [r4, #0]
 8009692:	1961      	adds	r1, r4, r5
 8009694:	428b      	cmp	r3, r1
 8009696:	bf01      	itttt	eq
 8009698:	6819      	ldreq	r1, [r3, #0]
 800969a:	685b      	ldreq	r3, [r3, #4]
 800969c:	1949      	addeq	r1, r1, r5
 800969e:	6021      	streq	r1, [r4, #0]
 80096a0:	e7ed      	b.n	800967e <_free_r+0x22>
 80096a2:	461a      	mov	r2, r3
 80096a4:	685b      	ldr	r3, [r3, #4]
 80096a6:	b10b      	cbz	r3, 80096ac <_free_r+0x50>
 80096a8:	42a3      	cmp	r3, r4
 80096aa:	d9fa      	bls.n	80096a2 <_free_r+0x46>
 80096ac:	6811      	ldr	r1, [r2, #0]
 80096ae:	1855      	adds	r5, r2, r1
 80096b0:	42a5      	cmp	r5, r4
 80096b2:	d10b      	bne.n	80096cc <_free_r+0x70>
 80096b4:	6824      	ldr	r4, [r4, #0]
 80096b6:	4421      	add	r1, r4
 80096b8:	1854      	adds	r4, r2, r1
 80096ba:	42a3      	cmp	r3, r4
 80096bc:	6011      	str	r1, [r2, #0]
 80096be:	d1e0      	bne.n	8009682 <_free_r+0x26>
 80096c0:	681c      	ldr	r4, [r3, #0]
 80096c2:	685b      	ldr	r3, [r3, #4]
 80096c4:	6053      	str	r3, [r2, #4]
 80096c6:	440c      	add	r4, r1
 80096c8:	6014      	str	r4, [r2, #0]
 80096ca:	e7da      	b.n	8009682 <_free_r+0x26>
 80096cc:	d902      	bls.n	80096d4 <_free_r+0x78>
 80096ce:	230c      	movs	r3, #12
 80096d0:	6003      	str	r3, [r0, #0]
 80096d2:	e7d6      	b.n	8009682 <_free_r+0x26>
 80096d4:	6825      	ldr	r5, [r4, #0]
 80096d6:	1961      	adds	r1, r4, r5
 80096d8:	428b      	cmp	r3, r1
 80096da:	bf04      	itt	eq
 80096dc:	6819      	ldreq	r1, [r3, #0]
 80096de:	685b      	ldreq	r3, [r3, #4]
 80096e0:	6063      	str	r3, [r4, #4]
 80096e2:	bf04      	itt	eq
 80096e4:	1949      	addeq	r1, r1, r5
 80096e6:	6021      	streq	r1, [r4, #0]
 80096e8:	6054      	str	r4, [r2, #4]
 80096ea:	e7ca      	b.n	8009682 <_free_r+0x26>
 80096ec:	b003      	add	sp, #12
 80096ee:	bd30      	pop	{r4, r5, pc}
 80096f0:	20000b44 	.word	0x20000b44

080096f4 <malloc>:
 80096f4:	4b02      	ldr	r3, [pc, #8]	; (8009700 <malloc+0xc>)
 80096f6:	4601      	mov	r1, r0
 80096f8:	6818      	ldr	r0, [r3, #0]
 80096fa:	f000 b823 	b.w	8009744 <_malloc_r>
 80096fe:	bf00      	nop
 8009700:	20000064 	.word	0x20000064

08009704 <sbrk_aligned>:
 8009704:	b570      	push	{r4, r5, r6, lr}
 8009706:	4e0e      	ldr	r6, [pc, #56]	; (8009740 <sbrk_aligned+0x3c>)
 8009708:	460c      	mov	r4, r1
 800970a:	6831      	ldr	r1, [r6, #0]
 800970c:	4605      	mov	r5, r0
 800970e:	b911      	cbnz	r1, 8009716 <sbrk_aligned+0x12>
 8009710:	f000 fea8 	bl	800a464 <_sbrk_r>
 8009714:	6030      	str	r0, [r6, #0]
 8009716:	4621      	mov	r1, r4
 8009718:	4628      	mov	r0, r5
 800971a:	f000 fea3 	bl	800a464 <_sbrk_r>
 800971e:	1c43      	adds	r3, r0, #1
 8009720:	d00a      	beq.n	8009738 <sbrk_aligned+0x34>
 8009722:	1cc4      	adds	r4, r0, #3
 8009724:	f024 0403 	bic.w	r4, r4, #3
 8009728:	42a0      	cmp	r0, r4
 800972a:	d007      	beq.n	800973c <sbrk_aligned+0x38>
 800972c:	1a21      	subs	r1, r4, r0
 800972e:	4628      	mov	r0, r5
 8009730:	f000 fe98 	bl	800a464 <_sbrk_r>
 8009734:	3001      	adds	r0, #1
 8009736:	d101      	bne.n	800973c <sbrk_aligned+0x38>
 8009738:	f04f 34ff 	mov.w	r4, #4294967295
 800973c:	4620      	mov	r0, r4
 800973e:	bd70      	pop	{r4, r5, r6, pc}
 8009740:	20000b48 	.word	0x20000b48

08009744 <_malloc_r>:
 8009744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009748:	1ccd      	adds	r5, r1, #3
 800974a:	f025 0503 	bic.w	r5, r5, #3
 800974e:	3508      	adds	r5, #8
 8009750:	2d0c      	cmp	r5, #12
 8009752:	bf38      	it	cc
 8009754:	250c      	movcc	r5, #12
 8009756:	2d00      	cmp	r5, #0
 8009758:	4607      	mov	r7, r0
 800975a:	db01      	blt.n	8009760 <_malloc_r+0x1c>
 800975c:	42a9      	cmp	r1, r5
 800975e:	d905      	bls.n	800976c <_malloc_r+0x28>
 8009760:	230c      	movs	r3, #12
 8009762:	603b      	str	r3, [r7, #0]
 8009764:	2600      	movs	r6, #0
 8009766:	4630      	mov	r0, r6
 8009768:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800976c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009840 <_malloc_r+0xfc>
 8009770:	f000 f868 	bl	8009844 <__malloc_lock>
 8009774:	f8d8 3000 	ldr.w	r3, [r8]
 8009778:	461c      	mov	r4, r3
 800977a:	bb5c      	cbnz	r4, 80097d4 <_malloc_r+0x90>
 800977c:	4629      	mov	r1, r5
 800977e:	4638      	mov	r0, r7
 8009780:	f7ff ffc0 	bl	8009704 <sbrk_aligned>
 8009784:	1c43      	adds	r3, r0, #1
 8009786:	4604      	mov	r4, r0
 8009788:	d155      	bne.n	8009836 <_malloc_r+0xf2>
 800978a:	f8d8 4000 	ldr.w	r4, [r8]
 800978e:	4626      	mov	r6, r4
 8009790:	2e00      	cmp	r6, #0
 8009792:	d145      	bne.n	8009820 <_malloc_r+0xdc>
 8009794:	2c00      	cmp	r4, #0
 8009796:	d048      	beq.n	800982a <_malloc_r+0xe6>
 8009798:	6823      	ldr	r3, [r4, #0]
 800979a:	4631      	mov	r1, r6
 800979c:	4638      	mov	r0, r7
 800979e:	eb04 0903 	add.w	r9, r4, r3
 80097a2:	f000 fe5f 	bl	800a464 <_sbrk_r>
 80097a6:	4581      	cmp	r9, r0
 80097a8:	d13f      	bne.n	800982a <_malloc_r+0xe6>
 80097aa:	6821      	ldr	r1, [r4, #0]
 80097ac:	1a6d      	subs	r5, r5, r1
 80097ae:	4629      	mov	r1, r5
 80097b0:	4638      	mov	r0, r7
 80097b2:	f7ff ffa7 	bl	8009704 <sbrk_aligned>
 80097b6:	3001      	adds	r0, #1
 80097b8:	d037      	beq.n	800982a <_malloc_r+0xe6>
 80097ba:	6823      	ldr	r3, [r4, #0]
 80097bc:	442b      	add	r3, r5
 80097be:	6023      	str	r3, [r4, #0]
 80097c0:	f8d8 3000 	ldr.w	r3, [r8]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d038      	beq.n	800983a <_malloc_r+0xf6>
 80097c8:	685a      	ldr	r2, [r3, #4]
 80097ca:	42a2      	cmp	r2, r4
 80097cc:	d12b      	bne.n	8009826 <_malloc_r+0xe2>
 80097ce:	2200      	movs	r2, #0
 80097d0:	605a      	str	r2, [r3, #4]
 80097d2:	e00f      	b.n	80097f4 <_malloc_r+0xb0>
 80097d4:	6822      	ldr	r2, [r4, #0]
 80097d6:	1b52      	subs	r2, r2, r5
 80097d8:	d41f      	bmi.n	800981a <_malloc_r+0xd6>
 80097da:	2a0b      	cmp	r2, #11
 80097dc:	d917      	bls.n	800980e <_malloc_r+0xca>
 80097de:	1961      	adds	r1, r4, r5
 80097e0:	42a3      	cmp	r3, r4
 80097e2:	6025      	str	r5, [r4, #0]
 80097e4:	bf18      	it	ne
 80097e6:	6059      	strne	r1, [r3, #4]
 80097e8:	6863      	ldr	r3, [r4, #4]
 80097ea:	bf08      	it	eq
 80097ec:	f8c8 1000 	streq.w	r1, [r8]
 80097f0:	5162      	str	r2, [r4, r5]
 80097f2:	604b      	str	r3, [r1, #4]
 80097f4:	4638      	mov	r0, r7
 80097f6:	f104 060b 	add.w	r6, r4, #11
 80097fa:	f000 f829 	bl	8009850 <__malloc_unlock>
 80097fe:	f026 0607 	bic.w	r6, r6, #7
 8009802:	1d23      	adds	r3, r4, #4
 8009804:	1af2      	subs	r2, r6, r3
 8009806:	d0ae      	beq.n	8009766 <_malloc_r+0x22>
 8009808:	1b9b      	subs	r3, r3, r6
 800980a:	50a3      	str	r3, [r4, r2]
 800980c:	e7ab      	b.n	8009766 <_malloc_r+0x22>
 800980e:	42a3      	cmp	r3, r4
 8009810:	6862      	ldr	r2, [r4, #4]
 8009812:	d1dd      	bne.n	80097d0 <_malloc_r+0x8c>
 8009814:	f8c8 2000 	str.w	r2, [r8]
 8009818:	e7ec      	b.n	80097f4 <_malloc_r+0xb0>
 800981a:	4623      	mov	r3, r4
 800981c:	6864      	ldr	r4, [r4, #4]
 800981e:	e7ac      	b.n	800977a <_malloc_r+0x36>
 8009820:	4634      	mov	r4, r6
 8009822:	6876      	ldr	r6, [r6, #4]
 8009824:	e7b4      	b.n	8009790 <_malloc_r+0x4c>
 8009826:	4613      	mov	r3, r2
 8009828:	e7cc      	b.n	80097c4 <_malloc_r+0x80>
 800982a:	230c      	movs	r3, #12
 800982c:	603b      	str	r3, [r7, #0]
 800982e:	4638      	mov	r0, r7
 8009830:	f000 f80e 	bl	8009850 <__malloc_unlock>
 8009834:	e797      	b.n	8009766 <_malloc_r+0x22>
 8009836:	6025      	str	r5, [r4, #0]
 8009838:	e7dc      	b.n	80097f4 <_malloc_r+0xb0>
 800983a:	605b      	str	r3, [r3, #4]
 800983c:	deff      	udf	#255	; 0xff
 800983e:	bf00      	nop
 8009840:	20000b44 	.word	0x20000b44

08009844 <__malloc_lock>:
 8009844:	4801      	ldr	r0, [pc, #4]	; (800984c <__malloc_lock+0x8>)
 8009846:	f7ff b88d 	b.w	8008964 <__retarget_lock_acquire_recursive>
 800984a:	bf00      	nop
 800984c:	20000b40 	.word	0x20000b40

08009850 <__malloc_unlock>:
 8009850:	4801      	ldr	r0, [pc, #4]	; (8009858 <__malloc_unlock+0x8>)
 8009852:	f7ff b888 	b.w	8008966 <__retarget_lock_release_recursive>
 8009856:	bf00      	nop
 8009858:	20000b40 	.word	0x20000b40

0800985c <_Balloc>:
 800985c:	b570      	push	{r4, r5, r6, lr}
 800985e:	69c6      	ldr	r6, [r0, #28]
 8009860:	4604      	mov	r4, r0
 8009862:	460d      	mov	r5, r1
 8009864:	b976      	cbnz	r6, 8009884 <_Balloc+0x28>
 8009866:	2010      	movs	r0, #16
 8009868:	f7ff ff44 	bl	80096f4 <malloc>
 800986c:	4602      	mov	r2, r0
 800986e:	61e0      	str	r0, [r4, #28]
 8009870:	b920      	cbnz	r0, 800987c <_Balloc+0x20>
 8009872:	4b18      	ldr	r3, [pc, #96]	; (80098d4 <_Balloc+0x78>)
 8009874:	4818      	ldr	r0, [pc, #96]	; (80098d8 <_Balloc+0x7c>)
 8009876:	216b      	movs	r1, #107	; 0x6b
 8009878:	f000 fe12 	bl	800a4a0 <__assert_func>
 800987c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009880:	6006      	str	r6, [r0, #0]
 8009882:	60c6      	str	r6, [r0, #12]
 8009884:	69e6      	ldr	r6, [r4, #28]
 8009886:	68f3      	ldr	r3, [r6, #12]
 8009888:	b183      	cbz	r3, 80098ac <_Balloc+0x50>
 800988a:	69e3      	ldr	r3, [r4, #28]
 800988c:	68db      	ldr	r3, [r3, #12]
 800988e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009892:	b9b8      	cbnz	r0, 80098c4 <_Balloc+0x68>
 8009894:	2101      	movs	r1, #1
 8009896:	fa01 f605 	lsl.w	r6, r1, r5
 800989a:	1d72      	adds	r2, r6, #5
 800989c:	0092      	lsls	r2, r2, #2
 800989e:	4620      	mov	r0, r4
 80098a0:	f000 fe1c 	bl	800a4dc <_calloc_r>
 80098a4:	b160      	cbz	r0, 80098c0 <_Balloc+0x64>
 80098a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80098aa:	e00e      	b.n	80098ca <_Balloc+0x6e>
 80098ac:	2221      	movs	r2, #33	; 0x21
 80098ae:	2104      	movs	r1, #4
 80098b0:	4620      	mov	r0, r4
 80098b2:	f000 fe13 	bl	800a4dc <_calloc_r>
 80098b6:	69e3      	ldr	r3, [r4, #28]
 80098b8:	60f0      	str	r0, [r6, #12]
 80098ba:	68db      	ldr	r3, [r3, #12]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d1e4      	bne.n	800988a <_Balloc+0x2e>
 80098c0:	2000      	movs	r0, #0
 80098c2:	bd70      	pop	{r4, r5, r6, pc}
 80098c4:	6802      	ldr	r2, [r0, #0]
 80098c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80098ca:	2300      	movs	r3, #0
 80098cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80098d0:	e7f7      	b.n	80098c2 <_Balloc+0x66>
 80098d2:	bf00      	nop
 80098d4:	0800a7d9 	.word	0x0800a7d9
 80098d8:	0800a859 	.word	0x0800a859

080098dc <_Bfree>:
 80098dc:	b570      	push	{r4, r5, r6, lr}
 80098de:	69c6      	ldr	r6, [r0, #28]
 80098e0:	4605      	mov	r5, r0
 80098e2:	460c      	mov	r4, r1
 80098e4:	b976      	cbnz	r6, 8009904 <_Bfree+0x28>
 80098e6:	2010      	movs	r0, #16
 80098e8:	f7ff ff04 	bl	80096f4 <malloc>
 80098ec:	4602      	mov	r2, r0
 80098ee:	61e8      	str	r0, [r5, #28]
 80098f0:	b920      	cbnz	r0, 80098fc <_Bfree+0x20>
 80098f2:	4b09      	ldr	r3, [pc, #36]	; (8009918 <_Bfree+0x3c>)
 80098f4:	4809      	ldr	r0, [pc, #36]	; (800991c <_Bfree+0x40>)
 80098f6:	218f      	movs	r1, #143	; 0x8f
 80098f8:	f000 fdd2 	bl	800a4a0 <__assert_func>
 80098fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009900:	6006      	str	r6, [r0, #0]
 8009902:	60c6      	str	r6, [r0, #12]
 8009904:	b13c      	cbz	r4, 8009916 <_Bfree+0x3a>
 8009906:	69eb      	ldr	r3, [r5, #28]
 8009908:	6862      	ldr	r2, [r4, #4]
 800990a:	68db      	ldr	r3, [r3, #12]
 800990c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009910:	6021      	str	r1, [r4, #0]
 8009912:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009916:	bd70      	pop	{r4, r5, r6, pc}
 8009918:	0800a7d9 	.word	0x0800a7d9
 800991c:	0800a859 	.word	0x0800a859

08009920 <__multadd>:
 8009920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009924:	690d      	ldr	r5, [r1, #16]
 8009926:	4607      	mov	r7, r0
 8009928:	460c      	mov	r4, r1
 800992a:	461e      	mov	r6, r3
 800992c:	f101 0c14 	add.w	ip, r1, #20
 8009930:	2000      	movs	r0, #0
 8009932:	f8dc 3000 	ldr.w	r3, [ip]
 8009936:	b299      	uxth	r1, r3
 8009938:	fb02 6101 	mla	r1, r2, r1, r6
 800993c:	0c1e      	lsrs	r6, r3, #16
 800993e:	0c0b      	lsrs	r3, r1, #16
 8009940:	fb02 3306 	mla	r3, r2, r6, r3
 8009944:	b289      	uxth	r1, r1
 8009946:	3001      	adds	r0, #1
 8009948:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800994c:	4285      	cmp	r5, r0
 800994e:	f84c 1b04 	str.w	r1, [ip], #4
 8009952:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009956:	dcec      	bgt.n	8009932 <__multadd+0x12>
 8009958:	b30e      	cbz	r6, 800999e <__multadd+0x7e>
 800995a:	68a3      	ldr	r3, [r4, #8]
 800995c:	42ab      	cmp	r3, r5
 800995e:	dc19      	bgt.n	8009994 <__multadd+0x74>
 8009960:	6861      	ldr	r1, [r4, #4]
 8009962:	4638      	mov	r0, r7
 8009964:	3101      	adds	r1, #1
 8009966:	f7ff ff79 	bl	800985c <_Balloc>
 800996a:	4680      	mov	r8, r0
 800996c:	b928      	cbnz	r0, 800997a <__multadd+0x5a>
 800996e:	4602      	mov	r2, r0
 8009970:	4b0c      	ldr	r3, [pc, #48]	; (80099a4 <__multadd+0x84>)
 8009972:	480d      	ldr	r0, [pc, #52]	; (80099a8 <__multadd+0x88>)
 8009974:	21ba      	movs	r1, #186	; 0xba
 8009976:	f000 fd93 	bl	800a4a0 <__assert_func>
 800997a:	6922      	ldr	r2, [r4, #16]
 800997c:	3202      	adds	r2, #2
 800997e:	f104 010c 	add.w	r1, r4, #12
 8009982:	0092      	lsls	r2, r2, #2
 8009984:	300c      	adds	r0, #12
 8009986:	f000 fd7d 	bl	800a484 <memcpy>
 800998a:	4621      	mov	r1, r4
 800998c:	4638      	mov	r0, r7
 800998e:	f7ff ffa5 	bl	80098dc <_Bfree>
 8009992:	4644      	mov	r4, r8
 8009994:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009998:	3501      	adds	r5, #1
 800999a:	615e      	str	r6, [r3, #20]
 800999c:	6125      	str	r5, [r4, #16]
 800999e:	4620      	mov	r0, r4
 80099a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099a4:	0800a848 	.word	0x0800a848
 80099a8:	0800a859 	.word	0x0800a859

080099ac <__hi0bits>:
 80099ac:	0c03      	lsrs	r3, r0, #16
 80099ae:	041b      	lsls	r3, r3, #16
 80099b0:	b9d3      	cbnz	r3, 80099e8 <__hi0bits+0x3c>
 80099b2:	0400      	lsls	r0, r0, #16
 80099b4:	2310      	movs	r3, #16
 80099b6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80099ba:	bf04      	itt	eq
 80099bc:	0200      	lsleq	r0, r0, #8
 80099be:	3308      	addeq	r3, #8
 80099c0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80099c4:	bf04      	itt	eq
 80099c6:	0100      	lsleq	r0, r0, #4
 80099c8:	3304      	addeq	r3, #4
 80099ca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80099ce:	bf04      	itt	eq
 80099d0:	0080      	lsleq	r0, r0, #2
 80099d2:	3302      	addeq	r3, #2
 80099d4:	2800      	cmp	r0, #0
 80099d6:	db05      	blt.n	80099e4 <__hi0bits+0x38>
 80099d8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80099dc:	f103 0301 	add.w	r3, r3, #1
 80099e0:	bf08      	it	eq
 80099e2:	2320      	moveq	r3, #32
 80099e4:	4618      	mov	r0, r3
 80099e6:	4770      	bx	lr
 80099e8:	2300      	movs	r3, #0
 80099ea:	e7e4      	b.n	80099b6 <__hi0bits+0xa>

080099ec <__lo0bits>:
 80099ec:	6803      	ldr	r3, [r0, #0]
 80099ee:	f013 0207 	ands.w	r2, r3, #7
 80099f2:	d00c      	beq.n	8009a0e <__lo0bits+0x22>
 80099f4:	07d9      	lsls	r1, r3, #31
 80099f6:	d422      	bmi.n	8009a3e <__lo0bits+0x52>
 80099f8:	079a      	lsls	r2, r3, #30
 80099fa:	bf49      	itett	mi
 80099fc:	085b      	lsrmi	r3, r3, #1
 80099fe:	089b      	lsrpl	r3, r3, #2
 8009a00:	6003      	strmi	r3, [r0, #0]
 8009a02:	2201      	movmi	r2, #1
 8009a04:	bf5c      	itt	pl
 8009a06:	6003      	strpl	r3, [r0, #0]
 8009a08:	2202      	movpl	r2, #2
 8009a0a:	4610      	mov	r0, r2
 8009a0c:	4770      	bx	lr
 8009a0e:	b299      	uxth	r1, r3
 8009a10:	b909      	cbnz	r1, 8009a16 <__lo0bits+0x2a>
 8009a12:	0c1b      	lsrs	r3, r3, #16
 8009a14:	2210      	movs	r2, #16
 8009a16:	b2d9      	uxtb	r1, r3
 8009a18:	b909      	cbnz	r1, 8009a1e <__lo0bits+0x32>
 8009a1a:	3208      	adds	r2, #8
 8009a1c:	0a1b      	lsrs	r3, r3, #8
 8009a1e:	0719      	lsls	r1, r3, #28
 8009a20:	bf04      	itt	eq
 8009a22:	091b      	lsreq	r3, r3, #4
 8009a24:	3204      	addeq	r2, #4
 8009a26:	0799      	lsls	r1, r3, #30
 8009a28:	bf04      	itt	eq
 8009a2a:	089b      	lsreq	r3, r3, #2
 8009a2c:	3202      	addeq	r2, #2
 8009a2e:	07d9      	lsls	r1, r3, #31
 8009a30:	d403      	bmi.n	8009a3a <__lo0bits+0x4e>
 8009a32:	085b      	lsrs	r3, r3, #1
 8009a34:	f102 0201 	add.w	r2, r2, #1
 8009a38:	d003      	beq.n	8009a42 <__lo0bits+0x56>
 8009a3a:	6003      	str	r3, [r0, #0]
 8009a3c:	e7e5      	b.n	8009a0a <__lo0bits+0x1e>
 8009a3e:	2200      	movs	r2, #0
 8009a40:	e7e3      	b.n	8009a0a <__lo0bits+0x1e>
 8009a42:	2220      	movs	r2, #32
 8009a44:	e7e1      	b.n	8009a0a <__lo0bits+0x1e>
	...

08009a48 <__i2b>:
 8009a48:	b510      	push	{r4, lr}
 8009a4a:	460c      	mov	r4, r1
 8009a4c:	2101      	movs	r1, #1
 8009a4e:	f7ff ff05 	bl	800985c <_Balloc>
 8009a52:	4602      	mov	r2, r0
 8009a54:	b928      	cbnz	r0, 8009a62 <__i2b+0x1a>
 8009a56:	4b05      	ldr	r3, [pc, #20]	; (8009a6c <__i2b+0x24>)
 8009a58:	4805      	ldr	r0, [pc, #20]	; (8009a70 <__i2b+0x28>)
 8009a5a:	f240 1145 	movw	r1, #325	; 0x145
 8009a5e:	f000 fd1f 	bl	800a4a0 <__assert_func>
 8009a62:	2301      	movs	r3, #1
 8009a64:	6144      	str	r4, [r0, #20]
 8009a66:	6103      	str	r3, [r0, #16]
 8009a68:	bd10      	pop	{r4, pc}
 8009a6a:	bf00      	nop
 8009a6c:	0800a848 	.word	0x0800a848
 8009a70:	0800a859 	.word	0x0800a859

08009a74 <__multiply>:
 8009a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a78:	4691      	mov	r9, r2
 8009a7a:	690a      	ldr	r2, [r1, #16]
 8009a7c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009a80:	429a      	cmp	r2, r3
 8009a82:	bfb8      	it	lt
 8009a84:	460b      	movlt	r3, r1
 8009a86:	460c      	mov	r4, r1
 8009a88:	bfbc      	itt	lt
 8009a8a:	464c      	movlt	r4, r9
 8009a8c:	4699      	movlt	r9, r3
 8009a8e:	6927      	ldr	r7, [r4, #16]
 8009a90:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009a94:	68a3      	ldr	r3, [r4, #8]
 8009a96:	6861      	ldr	r1, [r4, #4]
 8009a98:	eb07 060a 	add.w	r6, r7, sl
 8009a9c:	42b3      	cmp	r3, r6
 8009a9e:	b085      	sub	sp, #20
 8009aa0:	bfb8      	it	lt
 8009aa2:	3101      	addlt	r1, #1
 8009aa4:	f7ff feda 	bl	800985c <_Balloc>
 8009aa8:	b930      	cbnz	r0, 8009ab8 <__multiply+0x44>
 8009aaa:	4602      	mov	r2, r0
 8009aac:	4b44      	ldr	r3, [pc, #272]	; (8009bc0 <__multiply+0x14c>)
 8009aae:	4845      	ldr	r0, [pc, #276]	; (8009bc4 <__multiply+0x150>)
 8009ab0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009ab4:	f000 fcf4 	bl	800a4a0 <__assert_func>
 8009ab8:	f100 0514 	add.w	r5, r0, #20
 8009abc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009ac0:	462b      	mov	r3, r5
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	4543      	cmp	r3, r8
 8009ac6:	d321      	bcc.n	8009b0c <__multiply+0x98>
 8009ac8:	f104 0314 	add.w	r3, r4, #20
 8009acc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009ad0:	f109 0314 	add.w	r3, r9, #20
 8009ad4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009ad8:	9202      	str	r2, [sp, #8]
 8009ada:	1b3a      	subs	r2, r7, r4
 8009adc:	3a15      	subs	r2, #21
 8009ade:	f022 0203 	bic.w	r2, r2, #3
 8009ae2:	3204      	adds	r2, #4
 8009ae4:	f104 0115 	add.w	r1, r4, #21
 8009ae8:	428f      	cmp	r7, r1
 8009aea:	bf38      	it	cc
 8009aec:	2204      	movcc	r2, #4
 8009aee:	9201      	str	r2, [sp, #4]
 8009af0:	9a02      	ldr	r2, [sp, #8]
 8009af2:	9303      	str	r3, [sp, #12]
 8009af4:	429a      	cmp	r2, r3
 8009af6:	d80c      	bhi.n	8009b12 <__multiply+0x9e>
 8009af8:	2e00      	cmp	r6, #0
 8009afa:	dd03      	ble.n	8009b04 <__multiply+0x90>
 8009afc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d05b      	beq.n	8009bbc <__multiply+0x148>
 8009b04:	6106      	str	r6, [r0, #16]
 8009b06:	b005      	add	sp, #20
 8009b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b0c:	f843 2b04 	str.w	r2, [r3], #4
 8009b10:	e7d8      	b.n	8009ac4 <__multiply+0x50>
 8009b12:	f8b3 a000 	ldrh.w	sl, [r3]
 8009b16:	f1ba 0f00 	cmp.w	sl, #0
 8009b1a:	d024      	beq.n	8009b66 <__multiply+0xf2>
 8009b1c:	f104 0e14 	add.w	lr, r4, #20
 8009b20:	46a9      	mov	r9, r5
 8009b22:	f04f 0c00 	mov.w	ip, #0
 8009b26:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009b2a:	f8d9 1000 	ldr.w	r1, [r9]
 8009b2e:	fa1f fb82 	uxth.w	fp, r2
 8009b32:	b289      	uxth	r1, r1
 8009b34:	fb0a 110b 	mla	r1, sl, fp, r1
 8009b38:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009b3c:	f8d9 2000 	ldr.w	r2, [r9]
 8009b40:	4461      	add	r1, ip
 8009b42:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009b46:	fb0a c20b 	mla	r2, sl, fp, ip
 8009b4a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009b4e:	b289      	uxth	r1, r1
 8009b50:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009b54:	4577      	cmp	r7, lr
 8009b56:	f849 1b04 	str.w	r1, [r9], #4
 8009b5a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009b5e:	d8e2      	bhi.n	8009b26 <__multiply+0xb2>
 8009b60:	9a01      	ldr	r2, [sp, #4]
 8009b62:	f845 c002 	str.w	ip, [r5, r2]
 8009b66:	9a03      	ldr	r2, [sp, #12]
 8009b68:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009b6c:	3304      	adds	r3, #4
 8009b6e:	f1b9 0f00 	cmp.w	r9, #0
 8009b72:	d021      	beq.n	8009bb8 <__multiply+0x144>
 8009b74:	6829      	ldr	r1, [r5, #0]
 8009b76:	f104 0c14 	add.w	ip, r4, #20
 8009b7a:	46ae      	mov	lr, r5
 8009b7c:	f04f 0a00 	mov.w	sl, #0
 8009b80:	f8bc b000 	ldrh.w	fp, [ip]
 8009b84:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009b88:	fb09 220b 	mla	r2, r9, fp, r2
 8009b8c:	4452      	add	r2, sl
 8009b8e:	b289      	uxth	r1, r1
 8009b90:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009b94:	f84e 1b04 	str.w	r1, [lr], #4
 8009b98:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009b9c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009ba0:	f8be 1000 	ldrh.w	r1, [lr]
 8009ba4:	fb09 110a 	mla	r1, r9, sl, r1
 8009ba8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009bac:	4567      	cmp	r7, ip
 8009bae:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009bb2:	d8e5      	bhi.n	8009b80 <__multiply+0x10c>
 8009bb4:	9a01      	ldr	r2, [sp, #4]
 8009bb6:	50a9      	str	r1, [r5, r2]
 8009bb8:	3504      	adds	r5, #4
 8009bba:	e799      	b.n	8009af0 <__multiply+0x7c>
 8009bbc:	3e01      	subs	r6, #1
 8009bbe:	e79b      	b.n	8009af8 <__multiply+0x84>
 8009bc0:	0800a848 	.word	0x0800a848
 8009bc4:	0800a859 	.word	0x0800a859

08009bc8 <__pow5mult>:
 8009bc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bcc:	4615      	mov	r5, r2
 8009bce:	f012 0203 	ands.w	r2, r2, #3
 8009bd2:	4606      	mov	r6, r0
 8009bd4:	460f      	mov	r7, r1
 8009bd6:	d007      	beq.n	8009be8 <__pow5mult+0x20>
 8009bd8:	4c25      	ldr	r4, [pc, #148]	; (8009c70 <__pow5mult+0xa8>)
 8009bda:	3a01      	subs	r2, #1
 8009bdc:	2300      	movs	r3, #0
 8009bde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009be2:	f7ff fe9d 	bl	8009920 <__multadd>
 8009be6:	4607      	mov	r7, r0
 8009be8:	10ad      	asrs	r5, r5, #2
 8009bea:	d03d      	beq.n	8009c68 <__pow5mult+0xa0>
 8009bec:	69f4      	ldr	r4, [r6, #28]
 8009bee:	b97c      	cbnz	r4, 8009c10 <__pow5mult+0x48>
 8009bf0:	2010      	movs	r0, #16
 8009bf2:	f7ff fd7f 	bl	80096f4 <malloc>
 8009bf6:	4602      	mov	r2, r0
 8009bf8:	61f0      	str	r0, [r6, #28]
 8009bfa:	b928      	cbnz	r0, 8009c08 <__pow5mult+0x40>
 8009bfc:	4b1d      	ldr	r3, [pc, #116]	; (8009c74 <__pow5mult+0xac>)
 8009bfe:	481e      	ldr	r0, [pc, #120]	; (8009c78 <__pow5mult+0xb0>)
 8009c00:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009c04:	f000 fc4c 	bl	800a4a0 <__assert_func>
 8009c08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009c0c:	6004      	str	r4, [r0, #0]
 8009c0e:	60c4      	str	r4, [r0, #12]
 8009c10:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009c14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009c18:	b94c      	cbnz	r4, 8009c2e <__pow5mult+0x66>
 8009c1a:	f240 2171 	movw	r1, #625	; 0x271
 8009c1e:	4630      	mov	r0, r6
 8009c20:	f7ff ff12 	bl	8009a48 <__i2b>
 8009c24:	2300      	movs	r3, #0
 8009c26:	f8c8 0008 	str.w	r0, [r8, #8]
 8009c2a:	4604      	mov	r4, r0
 8009c2c:	6003      	str	r3, [r0, #0]
 8009c2e:	f04f 0900 	mov.w	r9, #0
 8009c32:	07eb      	lsls	r3, r5, #31
 8009c34:	d50a      	bpl.n	8009c4c <__pow5mult+0x84>
 8009c36:	4639      	mov	r1, r7
 8009c38:	4622      	mov	r2, r4
 8009c3a:	4630      	mov	r0, r6
 8009c3c:	f7ff ff1a 	bl	8009a74 <__multiply>
 8009c40:	4639      	mov	r1, r7
 8009c42:	4680      	mov	r8, r0
 8009c44:	4630      	mov	r0, r6
 8009c46:	f7ff fe49 	bl	80098dc <_Bfree>
 8009c4a:	4647      	mov	r7, r8
 8009c4c:	106d      	asrs	r5, r5, #1
 8009c4e:	d00b      	beq.n	8009c68 <__pow5mult+0xa0>
 8009c50:	6820      	ldr	r0, [r4, #0]
 8009c52:	b938      	cbnz	r0, 8009c64 <__pow5mult+0x9c>
 8009c54:	4622      	mov	r2, r4
 8009c56:	4621      	mov	r1, r4
 8009c58:	4630      	mov	r0, r6
 8009c5a:	f7ff ff0b 	bl	8009a74 <__multiply>
 8009c5e:	6020      	str	r0, [r4, #0]
 8009c60:	f8c0 9000 	str.w	r9, [r0]
 8009c64:	4604      	mov	r4, r0
 8009c66:	e7e4      	b.n	8009c32 <__pow5mult+0x6a>
 8009c68:	4638      	mov	r0, r7
 8009c6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c6e:	bf00      	nop
 8009c70:	0800a9a8 	.word	0x0800a9a8
 8009c74:	0800a7d9 	.word	0x0800a7d9
 8009c78:	0800a859 	.word	0x0800a859

08009c7c <__lshift>:
 8009c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c80:	460c      	mov	r4, r1
 8009c82:	6849      	ldr	r1, [r1, #4]
 8009c84:	6923      	ldr	r3, [r4, #16]
 8009c86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009c8a:	68a3      	ldr	r3, [r4, #8]
 8009c8c:	4607      	mov	r7, r0
 8009c8e:	4691      	mov	r9, r2
 8009c90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009c94:	f108 0601 	add.w	r6, r8, #1
 8009c98:	42b3      	cmp	r3, r6
 8009c9a:	db0b      	blt.n	8009cb4 <__lshift+0x38>
 8009c9c:	4638      	mov	r0, r7
 8009c9e:	f7ff fddd 	bl	800985c <_Balloc>
 8009ca2:	4605      	mov	r5, r0
 8009ca4:	b948      	cbnz	r0, 8009cba <__lshift+0x3e>
 8009ca6:	4602      	mov	r2, r0
 8009ca8:	4b28      	ldr	r3, [pc, #160]	; (8009d4c <__lshift+0xd0>)
 8009caa:	4829      	ldr	r0, [pc, #164]	; (8009d50 <__lshift+0xd4>)
 8009cac:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009cb0:	f000 fbf6 	bl	800a4a0 <__assert_func>
 8009cb4:	3101      	adds	r1, #1
 8009cb6:	005b      	lsls	r3, r3, #1
 8009cb8:	e7ee      	b.n	8009c98 <__lshift+0x1c>
 8009cba:	2300      	movs	r3, #0
 8009cbc:	f100 0114 	add.w	r1, r0, #20
 8009cc0:	f100 0210 	add.w	r2, r0, #16
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	4553      	cmp	r3, sl
 8009cc8:	db33      	blt.n	8009d32 <__lshift+0xb6>
 8009cca:	6920      	ldr	r0, [r4, #16]
 8009ccc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009cd0:	f104 0314 	add.w	r3, r4, #20
 8009cd4:	f019 091f 	ands.w	r9, r9, #31
 8009cd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009cdc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009ce0:	d02b      	beq.n	8009d3a <__lshift+0xbe>
 8009ce2:	f1c9 0e20 	rsb	lr, r9, #32
 8009ce6:	468a      	mov	sl, r1
 8009ce8:	2200      	movs	r2, #0
 8009cea:	6818      	ldr	r0, [r3, #0]
 8009cec:	fa00 f009 	lsl.w	r0, r0, r9
 8009cf0:	4310      	orrs	r0, r2
 8009cf2:	f84a 0b04 	str.w	r0, [sl], #4
 8009cf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cfa:	459c      	cmp	ip, r3
 8009cfc:	fa22 f20e 	lsr.w	r2, r2, lr
 8009d00:	d8f3      	bhi.n	8009cea <__lshift+0x6e>
 8009d02:	ebac 0304 	sub.w	r3, ip, r4
 8009d06:	3b15      	subs	r3, #21
 8009d08:	f023 0303 	bic.w	r3, r3, #3
 8009d0c:	3304      	adds	r3, #4
 8009d0e:	f104 0015 	add.w	r0, r4, #21
 8009d12:	4584      	cmp	ip, r0
 8009d14:	bf38      	it	cc
 8009d16:	2304      	movcc	r3, #4
 8009d18:	50ca      	str	r2, [r1, r3]
 8009d1a:	b10a      	cbz	r2, 8009d20 <__lshift+0xa4>
 8009d1c:	f108 0602 	add.w	r6, r8, #2
 8009d20:	3e01      	subs	r6, #1
 8009d22:	4638      	mov	r0, r7
 8009d24:	612e      	str	r6, [r5, #16]
 8009d26:	4621      	mov	r1, r4
 8009d28:	f7ff fdd8 	bl	80098dc <_Bfree>
 8009d2c:	4628      	mov	r0, r5
 8009d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d32:	f842 0f04 	str.w	r0, [r2, #4]!
 8009d36:	3301      	adds	r3, #1
 8009d38:	e7c5      	b.n	8009cc6 <__lshift+0x4a>
 8009d3a:	3904      	subs	r1, #4
 8009d3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d40:	f841 2f04 	str.w	r2, [r1, #4]!
 8009d44:	459c      	cmp	ip, r3
 8009d46:	d8f9      	bhi.n	8009d3c <__lshift+0xc0>
 8009d48:	e7ea      	b.n	8009d20 <__lshift+0xa4>
 8009d4a:	bf00      	nop
 8009d4c:	0800a848 	.word	0x0800a848
 8009d50:	0800a859 	.word	0x0800a859

08009d54 <__mcmp>:
 8009d54:	b530      	push	{r4, r5, lr}
 8009d56:	6902      	ldr	r2, [r0, #16]
 8009d58:	690c      	ldr	r4, [r1, #16]
 8009d5a:	1b12      	subs	r2, r2, r4
 8009d5c:	d10e      	bne.n	8009d7c <__mcmp+0x28>
 8009d5e:	f100 0314 	add.w	r3, r0, #20
 8009d62:	3114      	adds	r1, #20
 8009d64:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009d68:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009d6c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009d70:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009d74:	42a5      	cmp	r5, r4
 8009d76:	d003      	beq.n	8009d80 <__mcmp+0x2c>
 8009d78:	d305      	bcc.n	8009d86 <__mcmp+0x32>
 8009d7a:	2201      	movs	r2, #1
 8009d7c:	4610      	mov	r0, r2
 8009d7e:	bd30      	pop	{r4, r5, pc}
 8009d80:	4283      	cmp	r3, r0
 8009d82:	d3f3      	bcc.n	8009d6c <__mcmp+0x18>
 8009d84:	e7fa      	b.n	8009d7c <__mcmp+0x28>
 8009d86:	f04f 32ff 	mov.w	r2, #4294967295
 8009d8a:	e7f7      	b.n	8009d7c <__mcmp+0x28>

08009d8c <__mdiff>:
 8009d8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d90:	460c      	mov	r4, r1
 8009d92:	4606      	mov	r6, r0
 8009d94:	4611      	mov	r1, r2
 8009d96:	4620      	mov	r0, r4
 8009d98:	4690      	mov	r8, r2
 8009d9a:	f7ff ffdb 	bl	8009d54 <__mcmp>
 8009d9e:	1e05      	subs	r5, r0, #0
 8009da0:	d110      	bne.n	8009dc4 <__mdiff+0x38>
 8009da2:	4629      	mov	r1, r5
 8009da4:	4630      	mov	r0, r6
 8009da6:	f7ff fd59 	bl	800985c <_Balloc>
 8009daa:	b930      	cbnz	r0, 8009dba <__mdiff+0x2e>
 8009dac:	4b3a      	ldr	r3, [pc, #232]	; (8009e98 <__mdiff+0x10c>)
 8009dae:	4602      	mov	r2, r0
 8009db0:	f240 2137 	movw	r1, #567	; 0x237
 8009db4:	4839      	ldr	r0, [pc, #228]	; (8009e9c <__mdiff+0x110>)
 8009db6:	f000 fb73 	bl	800a4a0 <__assert_func>
 8009dba:	2301      	movs	r3, #1
 8009dbc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009dc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dc4:	bfa4      	itt	ge
 8009dc6:	4643      	movge	r3, r8
 8009dc8:	46a0      	movge	r8, r4
 8009dca:	4630      	mov	r0, r6
 8009dcc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009dd0:	bfa6      	itte	ge
 8009dd2:	461c      	movge	r4, r3
 8009dd4:	2500      	movge	r5, #0
 8009dd6:	2501      	movlt	r5, #1
 8009dd8:	f7ff fd40 	bl	800985c <_Balloc>
 8009ddc:	b920      	cbnz	r0, 8009de8 <__mdiff+0x5c>
 8009dde:	4b2e      	ldr	r3, [pc, #184]	; (8009e98 <__mdiff+0x10c>)
 8009de0:	4602      	mov	r2, r0
 8009de2:	f240 2145 	movw	r1, #581	; 0x245
 8009de6:	e7e5      	b.n	8009db4 <__mdiff+0x28>
 8009de8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009dec:	6926      	ldr	r6, [r4, #16]
 8009dee:	60c5      	str	r5, [r0, #12]
 8009df0:	f104 0914 	add.w	r9, r4, #20
 8009df4:	f108 0514 	add.w	r5, r8, #20
 8009df8:	f100 0e14 	add.w	lr, r0, #20
 8009dfc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009e00:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009e04:	f108 0210 	add.w	r2, r8, #16
 8009e08:	46f2      	mov	sl, lr
 8009e0a:	2100      	movs	r1, #0
 8009e0c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009e10:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009e14:	fa11 f88b 	uxtah	r8, r1, fp
 8009e18:	b299      	uxth	r1, r3
 8009e1a:	0c1b      	lsrs	r3, r3, #16
 8009e1c:	eba8 0801 	sub.w	r8, r8, r1
 8009e20:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009e24:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009e28:	fa1f f888 	uxth.w	r8, r8
 8009e2c:	1419      	asrs	r1, r3, #16
 8009e2e:	454e      	cmp	r6, r9
 8009e30:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009e34:	f84a 3b04 	str.w	r3, [sl], #4
 8009e38:	d8e8      	bhi.n	8009e0c <__mdiff+0x80>
 8009e3a:	1b33      	subs	r3, r6, r4
 8009e3c:	3b15      	subs	r3, #21
 8009e3e:	f023 0303 	bic.w	r3, r3, #3
 8009e42:	3304      	adds	r3, #4
 8009e44:	3415      	adds	r4, #21
 8009e46:	42a6      	cmp	r6, r4
 8009e48:	bf38      	it	cc
 8009e4a:	2304      	movcc	r3, #4
 8009e4c:	441d      	add	r5, r3
 8009e4e:	4473      	add	r3, lr
 8009e50:	469e      	mov	lr, r3
 8009e52:	462e      	mov	r6, r5
 8009e54:	4566      	cmp	r6, ip
 8009e56:	d30e      	bcc.n	8009e76 <__mdiff+0xea>
 8009e58:	f10c 0203 	add.w	r2, ip, #3
 8009e5c:	1b52      	subs	r2, r2, r5
 8009e5e:	f022 0203 	bic.w	r2, r2, #3
 8009e62:	3d03      	subs	r5, #3
 8009e64:	45ac      	cmp	ip, r5
 8009e66:	bf38      	it	cc
 8009e68:	2200      	movcc	r2, #0
 8009e6a:	4413      	add	r3, r2
 8009e6c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009e70:	b17a      	cbz	r2, 8009e92 <__mdiff+0x106>
 8009e72:	6107      	str	r7, [r0, #16]
 8009e74:	e7a4      	b.n	8009dc0 <__mdiff+0x34>
 8009e76:	f856 8b04 	ldr.w	r8, [r6], #4
 8009e7a:	fa11 f288 	uxtah	r2, r1, r8
 8009e7e:	1414      	asrs	r4, r2, #16
 8009e80:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009e84:	b292      	uxth	r2, r2
 8009e86:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009e8a:	f84e 2b04 	str.w	r2, [lr], #4
 8009e8e:	1421      	asrs	r1, r4, #16
 8009e90:	e7e0      	b.n	8009e54 <__mdiff+0xc8>
 8009e92:	3f01      	subs	r7, #1
 8009e94:	e7ea      	b.n	8009e6c <__mdiff+0xe0>
 8009e96:	bf00      	nop
 8009e98:	0800a848 	.word	0x0800a848
 8009e9c:	0800a859 	.word	0x0800a859

08009ea0 <__d2b>:
 8009ea0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ea4:	460f      	mov	r7, r1
 8009ea6:	2101      	movs	r1, #1
 8009ea8:	ec59 8b10 	vmov	r8, r9, d0
 8009eac:	4616      	mov	r6, r2
 8009eae:	f7ff fcd5 	bl	800985c <_Balloc>
 8009eb2:	4604      	mov	r4, r0
 8009eb4:	b930      	cbnz	r0, 8009ec4 <__d2b+0x24>
 8009eb6:	4602      	mov	r2, r0
 8009eb8:	4b24      	ldr	r3, [pc, #144]	; (8009f4c <__d2b+0xac>)
 8009eba:	4825      	ldr	r0, [pc, #148]	; (8009f50 <__d2b+0xb0>)
 8009ebc:	f240 310f 	movw	r1, #783	; 0x30f
 8009ec0:	f000 faee 	bl	800a4a0 <__assert_func>
 8009ec4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009ec8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ecc:	bb2d      	cbnz	r5, 8009f1a <__d2b+0x7a>
 8009ece:	9301      	str	r3, [sp, #4]
 8009ed0:	f1b8 0300 	subs.w	r3, r8, #0
 8009ed4:	d026      	beq.n	8009f24 <__d2b+0x84>
 8009ed6:	4668      	mov	r0, sp
 8009ed8:	9300      	str	r3, [sp, #0]
 8009eda:	f7ff fd87 	bl	80099ec <__lo0bits>
 8009ede:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009ee2:	b1e8      	cbz	r0, 8009f20 <__d2b+0x80>
 8009ee4:	f1c0 0320 	rsb	r3, r0, #32
 8009ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8009eec:	430b      	orrs	r3, r1
 8009eee:	40c2      	lsrs	r2, r0
 8009ef0:	6163      	str	r3, [r4, #20]
 8009ef2:	9201      	str	r2, [sp, #4]
 8009ef4:	9b01      	ldr	r3, [sp, #4]
 8009ef6:	61a3      	str	r3, [r4, #24]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	bf14      	ite	ne
 8009efc:	2202      	movne	r2, #2
 8009efe:	2201      	moveq	r2, #1
 8009f00:	6122      	str	r2, [r4, #16]
 8009f02:	b1bd      	cbz	r5, 8009f34 <__d2b+0x94>
 8009f04:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009f08:	4405      	add	r5, r0
 8009f0a:	603d      	str	r5, [r7, #0]
 8009f0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009f10:	6030      	str	r0, [r6, #0]
 8009f12:	4620      	mov	r0, r4
 8009f14:	b003      	add	sp, #12
 8009f16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009f1e:	e7d6      	b.n	8009ece <__d2b+0x2e>
 8009f20:	6161      	str	r1, [r4, #20]
 8009f22:	e7e7      	b.n	8009ef4 <__d2b+0x54>
 8009f24:	a801      	add	r0, sp, #4
 8009f26:	f7ff fd61 	bl	80099ec <__lo0bits>
 8009f2a:	9b01      	ldr	r3, [sp, #4]
 8009f2c:	6163      	str	r3, [r4, #20]
 8009f2e:	3020      	adds	r0, #32
 8009f30:	2201      	movs	r2, #1
 8009f32:	e7e5      	b.n	8009f00 <__d2b+0x60>
 8009f34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009f38:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009f3c:	6038      	str	r0, [r7, #0]
 8009f3e:	6918      	ldr	r0, [r3, #16]
 8009f40:	f7ff fd34 	bl	80099ac <__hi0bits>
 8009f44:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009f48:	e7e2      	b.n	8009f10 <__d2b+0x70>
 8009f4a:	bf00      	nop
 8009f4c:	0800a848 	.word	0x0800a848
 8009f50:	0800a859 	.word	0x0800a859

08009f54 <__sfputc_r>:
 8009f54:	6893      	ldr	r3, [r2, #8]
 8009f56:	3b01      	subs	r3, #1
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	b410      	push	{r4}
 8009f5c:	6093      	str	r3, [r2, #8]
 8009f5e:	da08      	bge.n	8009f72 <__sfputc_r+0x1e>
 8009f60:	6994      	ldr	r4, [r2, #24]
 8009f62:	42a3      	cmp	r3, r4
 8009f64:	db01      	blt.n	8009f6a <__sfputc_r+0x16>
 8009f66:	290a      	cmp	r1, #10
 8009f68:	d103      	bne.n	8009f72 <__sfputc_r+0x1e>
 8009f6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f6e:	f000 b9e3 	b.w	800a338 <__swbuf_r>
 8009f72:	6813      	ldr	r3, [r2, #0]
 8009f74:	1c58      	adds	r0, r3, #1
 8009f76:	6010      	str	r0, [r2, #0]
 8009f78:	7019      	strb	r1, [r3, #0]
 8009f7a:	4608      	mov	r0, r1
 8009f7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f80:	4770      	bx	lr

08009f82 <__sfputs_r>:
 8009f82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f84:	4606      	mov	r6, r0
 8009f86:	460f      	mov	r7, r1
 8009f88:	4614      	mov	r4, r2
 8009f8a:	18d5      	adds	r5, r2, r3
 8009f8c:	42ac      	cmp	r4, r5
 8009f8e:	d101      	bne.n	8009f94 <__sfputs_r+0x12>
 8009f90:	2000      	movs	r0, #0
 8009f92:	e007      	b.n	8009fa4 <__sfputs_r+0x22>
 8009f94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f98:	463a      	mov	r2, r7
 8009f9a:	4630      	mov	r0, r6
 8009f9c:	f7ff ffda 	bl	8009f54 <__sfputc_r>
 8009fa0:	1c43      	adds	r3, r0, #1
 8009fa2:	d1f3      	bne.n	8009f8c <__sfputs_r+0xa>
 8009fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009fa8 <_vfiprintf_r>:
 8009fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fac:	460d      	mov	r5, r1
 8009fae:	b09d      	sub	sp, #116	; 0x74
 8009fb0:	4614      	mov	r4, r2
 8009fb2:	4698      	mov	r8, r3
 8009fb4:	4606      	mov	r6, r0
 8009fb6:	b118      	cbz	r0, 8009fc0 <_vfiprintf_r+0x18>
 8009fb8:	6a03      	ldr	r3, [r0, #32]
 8009fba:	b90b      	cbnz	r3, 8009fc0 <_vfiprintf_r+0x18>
 8009fbc:	f7fe fbca 	bl	8008754 <__sinit>
 8009fc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009fc2:	07d9      	lsls	r1, r3, #31
 8009fc4:	d405      	bmi.n	8009fd2 <_vfiprintf_r+0x2a>
 8009fc6:	89ab      	ldrh	r3, [r5, #12]
 8009fc8:	059a      	lsls	r2, r3, #22
 8009fca:	d402      	bmi.n	8009fd2 <_vfiprintf_r+0x2a>
 8009fcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009fce:	f7fe fcc9 	bl	8008964 <__retarget_lock_acquire_recursive>
 8009fd2:	89ab      	ldrh	r3, [r5, #12]
 8009fd4:	071b      	lsls	r3, r3, #28
 8009fd6:	d501      	bpl.n	8009fdc <_vfiprintf_r+0x34>
 8009fd8:	692b      	ldr	r3, [r5, #16]
 8009fda:	b99b      	cbnz	r3, 800a004 <_vfiprintf_r+0x5c>
 8009fdc:	4629      	mov	r1, r5
 8009fde:	4630      	mov	r0, r6
 8009fe0:	f000 f9e8 	bl	800a3b4 <__swsetup_r>
 8009fe4:	b170      	cbz	r0, 800a004 <_vfiprintf_r+0x5c>
 8009fe6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009fe8:	07dc      	lsls	r4, r3, #31
 8009fea:	d504      	bpl.n	8009ff6 <_vfiprintf_r+0x4e>
 8009fec:	f04f 30ff 	mov.w	r0, #4294967295
 8009ff0:	b01d      	add	sp, #116	; 0x74
 8009ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ff6:	89ab      	ldrh	r3, [r5, #12]
 8009ff8:	0598      	lsls	r0, r3, #22
 8009ffa:	d4f7      	bmi.n	8009fec <_vfiprintf_r+0x44>
 8009ffc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ffe:	f7fe fcb2 	bl	8008966 <__retarget_lock_release_recursive>
 800a002:	e7f3      	b.n	8009fec <_vfiprintf_r+0x44>
 800a004:	2300      	movs	r3, #0
 800a006:	9309      	str	r3, [sp, #36]	; 0x24
 800a008:	2320      	movs	r3, #32
 800a00a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a00e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a012:	2330      	movs	r3, #48	; 0x30
 800a014:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a1c8 <_vfiprintf_r+0x220>
 800a018:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a01c:	f04f 0901 	mov.w	r9, #1
 800a020:	4623      	mov	r3, r4
 800a022:	469a      	mov	sl, r3
 800a024:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a028:	b10a      	cbz	r2, 800a02e <_vfiprintf_r+0x86>
 800a02a:	2a25      	cmp	r2, #37	; 0x25
 800a02c:	d1f9      	bne.n	800a022 <_vfiprintf_r+0x7a>
 800a02e:	ebba 0b04 	subs.w	fp, sl, r4
 800a032:	d00b      	beq.n	800a04c <_vfiprintf_r+0xa4>
 800a034:	465b      	mov	r3, fp
 800a036:	4622      	mov	r2, r4
 800a038:	4629      	mov	r1, r5
 800a03a:	4630      	mov	r0, r6
 800a03c:	f7ff ffa1 	bl	8009f82 <__sfputs_r>
 800a040:	3001      	adds	r0, #1
 800a042:	f000 80a9 	beq.w	800a198 <_vfiprintf_r+0x1f0>
 800a046:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a048:	445a      	add	r2, fp
 800a04a:	9209      	str	r2, [sp, #36]	; 0x24
 800a04c:	f89a 3000 	ldrb.w	r3, [sl]
 800a050:	2b00      	cmp	r3, #0
 800a052:	f000 80a1 	beq.w	800a198 <_vfiprintf_r+0x1f0>
 800a056:	2300      	movs	r3, #0
 800a058:	f04f 32ff 	mov.w	r2, #4294967295
 800a05c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a060:	f10a 0a01 	add.w	sl, sl, #1
 800a064:	9304      	str	r3, [sp, #16]
 800a066:	9307      	str	r3, [sp, #28]
 800a068:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a06c:	931a      	str	r3, [sp, #104]	; 0x68
 800a06e:	4654      	mov	r4, sl
 800a070:	2205      	movs	r2, #5
 800a072:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a076:	4854      	ldr	r0, [pc, #336]	; (800a1c8 <_vfiprintf_r+0x220>)
 800a078:	f7f6 f8aa 	bl	80001d0 <memchr>
 800a07c:	9a04      	ldr	r2, [sp, #16]
 800a07e:	b9d8      	cbnz	r0, 800a0b8 <_vfiprintf_r+0x110>
 800a080:	06d1      	lsls	r1, r2, #27
 800a082:	bf44      	itt	mi
 800a084:	2320      	movmi	r3, #32
 800a086:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a08a:	0713      	lsls	r3, r2, #28
 800a08c:	bf44      	itt	mi
 800a08e:	232b      	movmi	r3, #43	; 0x2b
 800a090:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a094:	f89a 3000 	ldrb.w	r3, [sl]
 800a098:	2b2a      	cmp	r3, #42	; 0x2a
 800a09a:	d015      	beq.n	800a0c8 <_vfiprintf_r+0x120>
 800a09c:	9a07      	ldr	r2, [sp, #28]
 800a09e:	4654      	mov	r4, sl
 800a0a0:	2000      	movs	r0, #0
 800a0a2:	f04f 0c0a 	mov.w	ip, #10
 800a0a6:	4621      	mov	r1, r4
 800a0a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a0ac:	3b30      	subs	r3, #48	; 0x30
 800a0ae:	2b09      	cmp	r3, #9
 800a0b0:	d94d      	bls.n	800a14e <_vfiprintf_r+0x1a6>
 800a0b2:	b1b0      	cbz	r0, 800a0e2 <_vfiprintf_r+0x13a>
 800a0b4:	9207      	str	r2, [sp, #28]
 800a0b6:	e014      	b.n	800a0e2 <_vfiprintf_r+0x13a>
 800a0b8:	eba0 0308 	sub.w	r3, r0, r8
 800a0bc:	fa09 f303 	lsl.w	r3, r9, r3
 800a0c0:	4313      	orrs	r3, r2
 800a0c2:	9304      	str	r3, [sp, #16]
 800a0c4:	46a2      	mov	sl, r4
 800a0c6:	e7d2      	b.n	800a06e <_vfiprintf_r+0xc6>
 800a0c8:	9b03      	ldr	r3, [sp, #12]
 800a0ca:	1d19      	adds	r1, r3, #4
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	9103      	str	r1, [sp, #12]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	bfbb      	ittet	lt
 800a0d4:	425b      	neglt	r3, r3
 800a0d6:	f042 0202 	orrlt.w	r2, r2, #2
 800a0da:	9307      	strge	r3, [sp, #28]
 800a0dc:	9307      	strlt	r3, [sp, #28]
 800a0de:	bfb8      	it	lt
 800a0e0:	9204      	strlt	r2, [sp, #16]
 800a0e2:	7823      	ldrb	r3, [r4, #0]
 800a0e4:	2b2e      	cmp	r3, #46	; 0x2e
 800a0e6:	d10c      	bne.n	800a102 <_vfiprintf_r+0x15a>
 800a0e8:	7863      	ldrb	r3, [r4, #1]
 800a0ea:	2b2a      	cmp	r3, #42	; 0x2a
 800a0ec:	d134      	bne.n	800a158 <_vfiprintf_r+0x1b0>
 800a0ee:	9b03      	ldr	r3, [sp, #12]
 800a0f0:	1d1a      	adds	r2, r3, #4
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	9203      	str	r2, [sp, #12]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	bfb8      	it	lt
 800a0fa:	f04f 33ff 	movlt.w	r3, #4294967295
 800a0fe:	3402      	adds	r4, #2
 800a100:	9305      	str	r3, [sp, #20]
 800a102:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a1d8 <_vfiprintf_r+0x230>
 800a106:	7821      	ldrb	r1, [r4, #0]
 800a108:	2203      	movs	r2, #3
 800a10a:	4650      	mov	r0, sl
 800a10c:	f7f6 f860 	bl	80001d0 <memchr>
 800a110:	b138      	cbz	r0, 800a122 <_vfiprintf_r+0x17a>
 800a112:	9b04      	ldr	r3, [sp, #16]
 800a114:	eba0 000a 	sub.w	r0, r0, sl
 800a118:	2240      	movs	r2, #64	; 0x40
 800a11a:	4082      	lsls	r2, r0
 800a11c:	4313      	orrs	r3, r2
 800a11e:	3401      	adds	r4, #1
 800a120:	9304      	str	r3, [sp, #16]
 800a122:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a126:	4829      	ldr	r0, [pc, #164]	; (800a1cc <_vfiprintf_r+0x224>)
 800a128:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a12c:	2206      	movs	r2, #6
 800a12e:	f7f6 f84f 	bl	80001d0 <memchr>
 800a132:	2800      	cmp	r0, #0
 800a134:	d03f      	beq.n	800a1b6 <_vfiprintf_r+0x20e>
 800a136:	4b26      	ldr	r3, [pc, #152]	; (800a1d0 <_vfiprintf_r+0x228>)
 800a138:	bb1b      	cbnz	r3, 800a182 <_vfiprintf_r+0x1da>
 800a13a:	9b03      	ldr	r3, [sp, #12]
 800a13c:	3307      	adds	r3, #7
 800a13e:	f023 0307 	bic.w	r3, r3, #7
 800a142:	3308      	adds	r3, #8
 800a144:	9303      	str	r3, [sp, #12]
 800a146:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a148:	443b      	add	r3, r7
 800a14a:	9309      	str	r3, [sp, #36]	; 0x24
 800a14c:	e768      	b.n	800a020 <_vfiprintf_r+0x78>
 800a14e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a152:	460c      	mov	r4, r1
 800a154:	2001      	movs	r0, #1
 800a156:	e7a6      	b.n	800a0a6 <_vfiprintf_r+0xfe>
 800a158:	2300      	movs	r3, #0
 800a15a:	3401      	adds	r4, #1
 800a15c:	9305      	str	r3, [sp, #20]
 800a15e:	4619      	mov	r1, r3
 800a160:	f04f 0c0a 	mov.w	ip, #10
 800a164:	4620      	mov	r0, r4
 800a166:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a16a:	3a30      	subs	r2, #48	; 0x30
 800a16c:	2a09      	cmp	r2, #9
 800a16e:	d903      	bls.n	800a178 <_vfiprintf_r+0x1d0>
 800a170:	2b00      	cmp	r3, #0
 800a172:	d0c6      	beq.n	800a102 <_vfiprintf_r+0x15a>
 800a174:	9105      	str	r1, [sp, #20]
 800a176:	e7c4      	b.n	800a102 <_vfiprintf_r+0x15a>
 800a178:	fb0c 2101 	mla	r1, ip, r1, r2
 800a17c:	4604      	mov	r4, r0
 800a17e:	2301      	movs	r3, #1
 800a180:	e7f0      	b.n	800a164 <_vfiprintf_r+0x1bc>
 800a182:	ab03      	add	r3, sp, #12
 800a184:	9300      	str	r3, [sp, #0]
 800a186:	462a      	mov	r2, r5
 800a188:	4b12      	ldr	r3, [pc, #72]	; (800a1d4 <_vfiprintf_r+0x22c>)
 800a18a:	a904      	add	r1, sp, #16
 800a18c:	4630      	mov	r0, r6
 800a18e:	f7fd fea1 	bl	8007ed4 <_printf_float>
 800a192:	4607      	mov	r7, r0
 800a194:	1c78      	adds	r0, r7, #1
 800a196:	d1d6      	bne.n	800a146 <_vfiprintf_r+0x19e>
 800a198:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a19a:	07d9      	lsls	r1, r3, #31
 800a19c:	d405      	bmi.n	800a1aa <_vfiprintf_r+0x202>
 800a19e:	89ab      	ldrh	r3, [r5, #12]
 800a1a0:	059a      	lsls	r2, r3, #22
 800a1a2:	d402      	bmi.n	800a1aa <_vfiprintf_r+0x202>
 800a1a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a1a6:	f7fe fbde 	bl	8008966 <__retarget_lock_release_recursive>
 800a1aa:	89ab      	ldrh	r3, [r5, #12]
 800a1ac:	065b      	lsls	r3, r3, #25
 800a1ae:	f53f af1d 	bmi.w	8009fec <_vfiprintf_r+0x44>
 800a1b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a1b4:	e71c      	b.n	8009ff0 <_vfiprintf_r+0x48>
 800a1b6:	ab03      	add	r3, sp, #12
 800a1b8:	9300      	str	r3, [sp, #0]
 800a1ba:	462a      	mov	r2, r5
 800a1bc:	4b05      	ldr	r3, [pc, #20]	; (800a1d4 <_vfiprintf_r+0x22c>)
 800a1be:	a904      	add	r1, sp, #16
 800a1c0:	4630      	mov	r0, r6
 800a1c2:	f7fe f92b 	bl	800841c <_printf_i>
 800a1c6:	e7e4      	b.n	800a192 <_vfiprintf_r+0x1ea>
 800a1c8:	0800a9b4 	.word	0x0800a9b4
 800a1cc:	0800a9be 	.word	0x0800a9be
 800a1d0:	08007ed5 	.word	0x08007ed5
 800a1d4:	08009f83 	.word	0x08009f83
 800a1d8:	0800a9ba 	.word	0x0800a9ba

0800a1dc <__sflush_r>:
 800a1dc:	898a      	ldrh	r2, [r1, #12]
 800a1de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1e2:	4605      	mov	r5, r0
 800a1e4:	0710      	lsls	r0, r2, #28
 800a1e6:	460c      	mov	r4, r1
 800a1e8:	d458      	bmi.n	800a29c <__sflush_r+0xc0>
 800a1ea:	684b      	ldr	r3, [r1, #4]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	dc05      	bgt.n	800a1fc <__sflush_r+0x20>
 800a1f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	dc02      	bgt.n	800a1fc <__sflush_r+0x20>
 800a1f6:	2000      	movs	r0, #0
 800a1f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a1fe:	2e00      	cmp	r6, #0
 800a200:	d0f9      	beq.n	800a1f6 <__sflush_r+0x1a>
 800a202:	2300      	movs	r3, #0
 800a204:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a208:	682f      	ldr	r7, [r5, #0]
 800a20a:	6a21      	ldr	r1, [r4, #32]
 800a20c:	602b      	str	r3, [r5, #0]
 800a20e:	d032      	beq.n	800a276 <__sflush_r+0x9a>
 800a210:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a212:	89a3      	ldrh	r3, [r4, #12]
 800a214:	075a      	lsls	r2, r3, #29
 800a216:	d505      	bpl.n	800a224 <__sflush_r+0x48>
 800a218:	6863      	ldr	r3, [r4, #4]
 800a21a:	1ac0      	subs	r0, r0, r3
 800a21c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a21e:	b10b      	cbz	r3, 800a224 <__sflush_r+0x48>
 800a220:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a222:	1ac0      	subs	r0, r0, r3
 800a224:	2300      	movs	r3, #0
 800a226:	4602      	mov	r2, r0
 800a228:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a22a:	6a21      	ldr	r1, [r4, #32]
 800a22c:	4628      	mov	r0, r5
 800a22e:	47b0      	blx	r6
 800a230:	1c43      	adds	r3, r0, #1
 800a232:	89a3      	ldrh	r3, [r4, #12]
 800a234:	d106      	bne.n	800a244 <__sflush_r+0x68>
 800a236:	6829      	ldr	r1, [r5, #0]
 800a238:	291d      	cmp	r1, #29
 800a23a:	d82b      	bhi.n	800a294 <__sflush_r+0xb8>
 800a23c:	4a29      	ldr	r2, [pc, #164]	; (800a2e4 <__sflush_r+0x108>)
 800a23e:	410a      	asrs	r2, r1
 800a240:	07d6      	lsls	r6, r2, #31
 800a242:	d427      	bmi.n	800a294 <__sflush_r+0xb8>
 800a244:	2200      	movs	r2, #0
 800a246:	6062      	str	r2, [r4, #4]
 800a248:	04d9      	lsls	r1, r3, #19
 800a24a:	6922      	ldr	r2, [r4, #16]
 800a24c:	6022      	str	r2, [r4, #0]
 800a24e:	d504      	bpl.n	800a25a <__sflush_r+0x7e>
 800a250:	1c42      	adds	r2, r0, #1
 800a252:	d101      	bne.n	800a258 <__sflush_r+0x7c>
 800a254:	682b      	ldr	r3, [r5, #0]
 800a256:	b903      	cbnz	r3, 800a25a <__sflush_r+0x7e>
 800a258:	6560      	str	r0, [r4, #84]	; 0x54
 800a25a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a25c:	602f      	str	r7, [r5, #0]
 800a25e:	2900      	cmp	r1, #0
 800a260:	d0c9      	beq.n	800a1f6 <__sflush_r+0x1a>
 800a262:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a266:	4299      	cmp	r1, r3
 800a268:	d002      	beq.n	800a270 <__sflush_r+0x94>
 800a26a:	4628      	mov	r0, r5
 800a26c:	f7ff f9f6 	bl	800965c <_free_r>
 800a270:	2000      	movs	r0, #0
 800a272:	6360      	str	r0, [r4, #52]	; 0x34
 800a274:	e7c0      	b.n	800a1f8 <__sflush_r+0x1c>
 800a276:	2301      	movs	r3, #1
 800a278:	4628      	mov	r0, r5
 800a27a:	47b0      	blx	r6
 800a27c:	1c41      	adds	r1, r0, #1
 800a27e:	d1c8      	bne.n	800a212 <__sflush_r+0x36>
 800a280:	682b      	ldr	r3, [r5, #0]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d0c5      	beq.n	800a212 <__sflush_r+0x36>
 800a286:	2b1d      	cmp	r3, #29
 800a288:	d001      	beq.n	800a28e <__sflush_r+0xb2>
 800a28a:	2b16      	cmp	r3, #22
 800a28c:	d101      	bne.n	800a292 <__sflush_r+0xb6>
 800a28e:	602f      	str	r7, [r5, #0]
 800a290:	e7b1      	b.n	800a1f6 <__sflush_r+0x1a>
 800a292:	89a3      	ldrh	r3, [r4, #12]
 800a294:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a298:	81a3      	strh	r3, [r4, #12]
 800a29a:	e7ad      	b.n	800a1f8 <__sflush_r+0x1c>
 800a29c:	690f      	ldr	r7, [r1, #16]
 800a29e:	2f00      	cmp	r7, #0
 800a2a0:	d0a9      	beq.n	800a1f6 <__sflush_r+0x1a>
 800a2a2:	0793      	lsls	r3, r2, #30
 800a2a4:	680e      	ldr	r6, [r1, #0]
 800a2a6:	bf08      	it	eq
 800a2a8:	694b      	ldreq	r3, [r1, #20]
 800a2aa:	600f      	str	r7, [r1, #0]
 800a2ac:	bf18      	it	ne
 800a2ae:	2300      	movne	r3, #0
 800a2b0:	eba6 0807 	sub.w	r8, r6, r7
 800a2b4:	608b      	str	r3, [r1, #8]
 800a2b6:	f1b8 0f00 	cmp.w	r8, #0
 800a2ba:	dd9c      	ble.n	800a1f6 <__sflush_r+0x1a>
 800a2bc:	6a21      	ldr	r1, [r4, #32]
 800a2be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a2c0:	4643      	mov	r3, r8
 800a2c2:	463a      	mov	r2, r7
 800a2c4:	4628      	mov	r0, r5
 800a2c6:	47b0      	blx	r6
 800a2c8:	2800      	cmp	r0, #0
 800a2ca:	dc06      	bgt.n	800a2da <__sflush_r+0xfe>
 800a2cc:	89a3      	ldrh	r3, [r4, #12]
 800a2ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a2d2:	81a3      	strh	r3, [r4, #12]
 800a2d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a2d8:	e78e      	b.n	800a1f8 <__sflush_r+0x1c>
 800a2da:	4407      	add	r7, r0
 800a2dc:	eba8 0800 	sub.w	r8, r8, r0
 800a2e0:	e7e9      	b.n	800a2b6 <__sflush_r+0xda>
 800a2e2:	bf00      	nop
 800a2e4:	dfbffffe 	.word	0xdfbffffe

0800a2e8 <_fflush_r>:
 800a2e8:	b538      	push	{r3, r4, r5, lr}
 800a2ea:	690b      	ldr	r3, [r1, #16]
 800a2ec:	4605      	mov	r5, r0
 800a2ee:	460c      	mov	r4, r1
 800a2f0:	b913      	cbnz	r3, 800a2f8 <_fflush_r+0x10>
 800a2f2:	2500      	movs	r5, #0
 800a2f4:	4628      	mov	r0, r5
 800a2f6:	bd38      	pop	{r3, r4, r5, pc}
 800a2f8:	b118      	cbz	r0, 800a302 <_fflush_r+0x1a>
 800a2fa:	6a03      	ldr	r3, [r0, #32]
 800a2fc:	b90b      	cbnz	r3, 800a302 <_fflush_r+0x1a>
 800a2fe:	f7fe fa29 	bl	8008754 <__sinit>
 800a302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d0f3      	beq.n	800a2f2 <_fflush_r+0xa>
 800a30a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a30c:	07d0      	lsls	r0, r2, #31
 800a30e:	d404      	bmi.n	800a31a <_fflush_r+0x32>
 800a310:	0599      	lsls	r1, r3, #22
 800a312:	d402      	bmi.n	800a31a <_fflush_r+0x32>
 800a314:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a316:	f7fe fb25 	bl	8008964 <__retarget_lock_acquire_recursive>
 800a31a:	4628      	mov	r0, r5
 800a31c:	4621      	mov	r1, r4
 800a31e:	f7ff ff5d 	bl	800a1dc <__sflush_r>
 800a322:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a324:	07da      	lsls	r2, r3, #31
 800a326:	4605      	mov	r5, r0
 800a328:	d4e4      	bmi.n	800a2f4 <_fflush_r+0xc>
 800a32a:	89a3      	ldrh	r3, [r4, #12]
 800a32c:	059b      	lsls	r3, r3, #22
 800a32e:	d4e1      	bmi.n	800a2f4 <_fflush_r+0xc>
 800a330:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a332:	f7fe fb18 	bl	8008966 <__retarget_lock_release_recursive>
 800a336:	e7dd      	b.n	800a2f4 <_fflush_r+0xc>

0800a338 <__swbuf_r>:
 800a338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a33a:	460e      	mov	r6, r1
 800a33c:	4614      	mov	r4, r2
 800a33e:	4605      	mov	r5, r0
 800a340:	b118      	cbz	r0, 800a34a <__swbuf_r+0x12>
 800a342:	6a03      	ldr	r3, [r0, #32]
 800a344:	b90b      	cbnz	r3, 800a34a <__swbuf_r+0x12>
 800a346:	f7fe fa05 	bl	8008754 <__sinit>
 800a34a:	69a3      	ldr	r3, [r4, #24]
 800a34c:	60a3      	str	r3, [r4, #8]
 800a34e:	89a3      	ldrh	r3, [r4, #12]
 800a350:	071a      	lsls	r2, r3, #28
 800a352:	d525      	bpl.n	800a3a0 <__swbuf_r+0x68>
 800a354:	6923      	ldr	r3, [r4, #16]
 800a356:	b31b      	cbz	r3, 800a3a0 <__swbuf_r+0x68>
 800a358:	6823      	ldr	r3, [r4, #0]
 800a35a:	6922      	ldr	r2, [r4, #16]
 800a35c:	1a98      	subs	r0, r3, r2
 800a35e:	6963      	ldr	r3, [r4, #20]
 800a360:	b2f6      	uxtb	r6, r6
 800a362:	4283      	cmp	r3, r0
 800a364:	4637      	mov	r7, r6
 800a366:	dc04      	bgt.n	800a372 <__swbuf_r+0x3a>
 800a368:	4621      	mov	r1, r4
 800a36a:	4628      	mov	r0, r5
 800a36c:	f7ff ffbc 	bl	800a2e8 <_fflush_r>
 800a370:	b9e0      	cbnz	r0, 800a3ac <__swbuf_r+0x74>
 800a372:	68a3      	ldr	r3, [r4, #8]
 800a374:	3b01      	subs	r3, #1
 800a376:	60a3      	str	r3, [r4, #8]
 800a378:	6823      	ldr	r3, [r4, #0]
 800a37a:	1c5a      	adds	r2, r3, #1
 800a37c:	6022      	str	r2, [r4, #0]
 800a37e:	701e      	strb	r6, [r3, #0]
 800a380:	6962      	ldr	r2, [r4, #20]
 800a382:	1c43      	adds	r3, r0, #1
 800a384:	429a      	cmp	r2, r3
 800a386:	d004      	beq.n	800a392 <__swbuf_r+0x5a>
 800a388:	89a3      	ldrh	r3, [r4, #12]
 800a38a:	07db      	lsls	r3, r3, #31
 800a38c:	d506      	bpl.n	800a39c <__swbuf_r+0x64>
 800a38e:	2e0a      	cmp	r6, #10
 800a390:	d104      	bne.n	800a39c <__swbuf_r+0x64>
 800a392:	4621      	mov	r1, r4
 800a394:	4628      	mov	r0, r5
 800a396:	f7ff ffa7 	bl	800a2e8 <_fflush_r>
 800a39a:	b938      	cbnz	r0, 800a3ac <__swbuf_r+0x74>
 800a39c:	4638      	mov	r0, r7
 800a39e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3a0:	4621      	mov	r1, r4
 800a3a2:	4628      	mov	r0, r5
 800a3a4:	f000 f806 	bl	800a3b4 <__swsetup_r>
 800a3a8:	2800      	cmp	r0, #0
 800a3aa:	d0d5      	beq.n	800a358 <__swbuf_r+0x20>
 800a3ac:	f04f 37ff 	mov.w	r7, #4294967295
 800a3b0:	e7f4      	b.n	800a39c <__swbuf_r+0x64>
	...

0800a3b4 <__swsetup_r>:
 800a3b4:	b538      	push	{r3, r4, r5, lr}
 800a3b6:	4b2a      	ldr	r3, [pc, #168]	; (800a460 <__swsetup_r+0xac>)
 800a3b8:	4605      	mov	r5, r0
 800a3ba:	6818      	ldr	r0, [r3, #0]
 800a3bc:	460c      	mov	r4, r1
 800a3be:	b118      	cbz	r0, 800a3c8 <__swsetup_r+0x14>
 800a3c0:	6a03      	ldr	r3, [r0, #32]
 800a3c2:	b90b      	cbnz	r3, 800a3c8 <__swsetup_r+0x14>
 800a3c4:	f7fe f9c6 	bl	8008754 <__sinit>
 800a3c8:	89a3      	ldrh	r3, [r4, #12]
 800a3ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a3ce:	0718      	lsls	r0, r3, #28
 800a3d0:	d422      	bmi.n	800a418 <__swsetup_r+0x64>
 800a3d2:	06d9      	lsls	r1, r3, #27
 800a3d4:	d407      	bmi.n	800a3e6 <__swsetup_r+0x32>
 800a3d6:	2309      	movs	r3, #9
 800a3d8:	602b      	str	r3, [r5, #0]
 800a3da:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a3de:	81a3      	strh	r3, [r4, #12]
 800a3e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a3e4:	e034      	b.n	800a450 <__swsetup_r+0x9c>
 800a3e6:	0758      	lsls	r0, r3, #29
 800a3e8:	d512      	bpl.n	800a410 <__swsetup_r+0x5c>
 800a3ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a3ec:	b141      	cbz	r1, 800a400 <__swsetup_r+0x4c>
 800a3ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a3f2:	4299      	cmp	r1, r3
 800a3f4:	d002      	beq.n	800a3fc <__swsetup_r+0x48>
 800a3f6:	4628      	mov	r0, r5
 800a3f8:	f7ff f930 	bl	800965c <_free_r>
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	6363      	str	r3, [r4, #52]	; 0x34
 800a400:	89a3      	ldrh	r3, [r4, #12]
 800a402:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a406:	81a3      	strh	r3, [r4, #12]
 800a408:	2300      	movs	r3, #0
 800a40a:	6063      	str	r3, [r4, #4]
 800a40c:	6923      	ldr	r3, [r4, #16]
 800a40e:	6023      	str	r3, [r4, #0]
 800a410:	89a3      	ldrh	r3, [r4, #12]
 800a412:	f043 0308 	orr.w	r3, r3, #8
 800a416:	81a3      	strh	r3, [r4, #12]
 800a418:	6923      	ldr	r3, [r4, #16]
 800a41a:	b94b      	cbnz	r3, 800a430 <__swsetup_r+0x7c>
 800a41c:	89a3      	ldrh	r3, [r4, #12]
 800a41e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a422:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a426:	d003      	beq.n	800a430 <__swsetup_r+0x7c>
 800a428:	4621      	mov	r1, r4
 800a42a:	4628      	mov	r0, r5
 800a42c:	f000 f8c4 	bl	800a5b8 <__smakebuf_r>
 800a430:	89a0      	ldrh	r0, [r4, #12]
 800a432:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a436:	f010 0301 	ands.w	r3, r0, #1
 800a43a:	d00a      	beq.n	800a452 <__swsetup_r+0x9e>
 800a43c:	2300      	movs	r3, #0
 800a43e:	60a3      	str	r3, [r4, #8]
 800a440:	6963      	ldr	r3, [r4, #20]
 800a442:	425b      	negs	r3, r3
 800a444:	61a3      	str	r3, [r4, #24]
 800a446:	6923      	ldr	r3, [r4, #16]
 800a448:	b943      	cbnz	r3, 800a45c <__swsetup_r+0xa8>
 800a44a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a44e:	d1c4      	bne.n	800a3da <__swsetup_r+0x26>
 800a450:	bd38      	pop	{r3, r4, r5, pc}
 800a452:	0781      	lsls	r1, r0, #30
 800a454:	bf58      	it	pl
 800a456:	6963      	ldrpl	r3, [r4, #20]
 800a458:	60a3      	str	r3, [r4, #8]
 800a45a:	e7f4      	b.n	800a446 <__swsetup_r+0x92>
 800a45c:	2000      	movs	r0, #0
 800a45e:	e7f7      	b.n	800a450 <__swsetup_r+0x9c>
 800a460:	20000064 	.word	0x20000064

0800a464 <_sbrk_r>:
 800a464:	b538      	push	{r3, r4, r5, lr}
 800a466:	4d06      	ldr	r5, [pc, #24]	; (800a480 <_sbrk_r+0x1c>)
 800a468:	2300      	movs	r3, #0
 800a46a:	4604      	mov	r4, r0
 800a46c:	4608      	mov	r0, r1
 800a46e:	602b      	str	r3, [r5, #0]
 800a470:	f7f8 f900 	bl	8002674 <_sbrk>
 800a474:	1c43      	adds	r3, r0, #1
 800a476:	d102      	bne.n	800a47e <_sbrk_r+0x1a>
 800a478:	682b      	ldr	r3, [r5, #0]
 800a47a:	b103      	cbz	r3, 800a47e <_sbrk_r+0x1a>
 800a47c:	6023      	str	r3, [r4, #0]
 800a47e:	bd38      	pop	{r3, r4, r5, pc}
 800a480:	20000b3c 	.word	0x20000b3c

0800a484 <memcpy>:
 800a484:	440a      	add	r2, r1
 800a486:	4291      	cmp	r1, r2
 800a488:	f100 33ff 	add.w	r3, r0, #4294967295
 800a48c:	d100      	bne.n	800a490 <memcpy+0xc>
 800a48e:	4770      	bx	lr
 800a490:	b510      	push	{r4, lr}
 800a492:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a496:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a49a:	4291      	cmp	r1, r2
 800a49c:	d1f9      	bne.n	800a492 <memcpy+0xe>
 800a49e:	bd10      	pop	{r4, pc}

0800a4a0 <__assert_func>:
 800a4a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a4a2:	4614      	mov	r4, r2
 800a4a4:	461a      	mov	r2, r3
 800a4a6:	4b09      	ldr	r3, [pc, #36]	; (800a4cc <__assert_func+0x2c>)
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	4605      	mov	r5, r0
 800a4ac:	68d8      	ldr	r0, [r3, #12]
 800a4ae:	b14c      	cbz	r4, 800a4c4 <__assert_func+0x24>
 800a4b0:	4b07      	ldr	r3, [pc, #28]	; (800a4d0 <__assert_func+0x30>)
 800a4b2:	9100      	str	r1, [sp, #0]
 800a4b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a4b8:	4906      	ldr	r1, [pc, #24]	; (800a4d4 <__assert_func+0x34>)
 800a4ba:	462b      	mov	r3, r5
 800a4bc:	f000 f844 	bl	800a548 <fiprintf>
 800a4c0:	f000 f8d8 	bl	800a674 <abort>
 800a4c4:	4b04      	ldr	r3, [pc, #16]	; (800a4d8 <__assert_func+0x38>)
 800a4c6:	461c      	mov	r4, r3
 800a4c8:	e7f3      	b.n	800a4b2 <__assert_func+0x12>
 800a4ca:	bf00      	nop
 800a4cc:	20000064 	.word	0x20000064
 800a4d0:	0800a9cf 	.word	0x0800a9cf
 800a4d4:	0800a9dc 	.word	0x0800a9dc
 800a4d8:	0800aa0a 	.word	0x0800aa0a

0800a4dc <_calloc_r>:
 800a4dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a4de:	fba1 2402 	umull	r2, r4, r1, r2
 800a4e2:	b94c      	cbnz	r4, 800a4f8 <_calloc_r+0x1c>
 800a4e4:	4611      	mov	r1, r2
 800a4e6:	9201      	str	r2, [sp, #4]
 800a4e8:	f7ff f92c 	bl	8009744 <_malloc_r>
 800a4ec:	9a01      	ldr	r2, [sp, #4]
 800a4ee:	4605      	mov	r5, r0
 800a4f0:	b930      	cbnz	r0, 800a500 <_calloc_r+0x24>
 800a4f2:	4628      	mov	r0, r5
 800a4f4:	b003      	add	sp, #12
 800a4f6:	bd30      	pop	{r4, r5, pc}
 800a4f8:	220c      	movs	r2, #12
 800a4fa:	6002      	str	r2, [r0, #0]
 800a4fc:	2500      	movs	r5, #0
 800a4fe:	e7f8      	b.n	800a4f2 <_calloc_r+0x16>
 800a500:	4621      	mov	r1, r4
 800a502:	f7fe f9b2 	bl	800886a <memset>
 800a506:	e7f4      	b.n	800a4f2 <_calloc_r+0x16>

0800a508 <__ascii_mbtowc>:
 800a508:	b082      	sub	sp, #8
 800a50a:	b901      	cbnz	r1, 800a50e <__ascii_mbtowc+0x6>
 800a50c:	a901      	add	r1, sp, #4
 800a50e:	b142      	cbz	r2, 800a522 <__ascii_mbtowc+0x1a>
 800a510:	b14b      	cbz	r3, 800a526 <__ascii_mbtowc+0x1e>
 800a512:	7813      	ldrb	r3, [r2, #0]
 800a514:	600b      	str	r3, [r1, #0]
 800a516:	7812      	ldrb	r2, [r2, #0]
 800a518:	1e10      	subs	r0, r2, #0
 800a51a:	bf18      	it	ne
 800a51c:	2001      	movne	r0, #1
 800a51e:	b002      	add	sp, #8
 800a520:	4770      	bx	lr
 800a522:	4610      	mov	r0, r2
 800a524:	e7fb      	b.n	800a51e <__ascii_mbtowc+0x16>
 800a526:	f06f 0001 	mvn.w	r0, #1
 800a52a:	e7f8      	b.n	800a51e <__ascii_mbtowc+0x16>

0800a52c <__ascii_wctomb>:
 800a52c:	b149      	cbz	r1, 800a542 <__ascii_wctomb+0x16>
 800a52e:	2aff      	cmp	r2, #255	; 0xff
 800a530:	bf85      	ittet	hi
 800a532:	238a      	movhi	r3, #138	; 0x8a
 800a534:	6003      	strhi	r3, [r0, #0]
 800a536:	700a      	strbls	r2, [r1, #0]
 800a538:	f04f 30ff 	movhi.w	r0, #4294967295
 800a53c:	bf98      	it	ls
 800a53e:	2001      	movls	r0, #1
 800a540:	4770      	bx	lr
 800a542:	4608      	mov	r0, r1
 800a544:	4770      	bx	lr
	...

0800a548 <fiprintf>:
 800a548:	b40e      	push	{r1, r2, r3}
 800a54a:	b503      	push	{r0, r1, lr}
 800a54c:	4601      	mov	r1, r0
 800a54e:	ab03      	add	r3, sp, #12
 800a550:	4805      	ldr	r0, [pc, #20]	; (800a568 <fiprintf+0x20>)
 800a552:	f853 2b04 	ldr.w	r2, [r3], #4
 800a556:	6800      	ldr	r0, [r0, #0]
 800a558:	9301      	str	r3, [sp, #4]
 800a55a:	f7ff fd25 	bl	8009fa8 <_vfiprintf_r>
 800a55e:	b002      	add	sp, #8
 800a560:	f85d eb04 	ldr.w	lr, [sp], #4
 800a564:	b003      	add	sp, #12
 800a566:	4770      	bx	lr
 800a568:	20000064 	.word	0x20000064

0800a56c <__swhatbuf_r>:
 800a56c:	b570      	push	{r4, r5, r6, lr}
 800a56e:	460c      	mov	r4, r1
 800a570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a574:	2900      	cmp	r1, #0
 800a576:	b096      	sub	sp, #88	; 0x58
 800a578:	4615      	mov	r5, r2
 800a57a:	461e      	mov	r6, r3
 800a57c:	da0d      	bge.n	800a59a <__swhatbuf_r+0x2e>
 800a57e:	89a3      	ldrh	r3, [r4, #12]
 800a580:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a584:	f04f 0100 	mov.w	r1, #0
 800a588:	bf0c      	ite	eq
 800a58a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a58e:	2340      	movne	r3, #64	; 0x40
 800a590:	2000      	movs	r0, #0
 800a592:	6031      	str	r1, [r6, #0]
 800a594:	602b      	str	r3, [r5, #0]
 800a596:	b016      	add	sp, #88	; 0x58
 800a598:	bd70      	pop	{r4, r5, r6, pc}
 800a59a:	466a      	mov	r2, sp
 800a59c:	f000 f848 	bl	800a630 <_fstat_r>
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	dbec      	blt.n	800a57e <__swhatbuf_r+0x12>
 800a5a4:	9901      	ldr	r1, [sp, #4]
 800a5a6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a5aa:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a5ae:	4259      	negs	r1, r3
 800a5b0:	4159      	adcs	r1, r3
 800a5b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a5b6:	e7eb      	b.n	800a590 <__swhatbuf_r+0x24>

0800a5b8 <__smakebuf_r>:
 800a5b8:	898b      	ldrh	r3, [r1, #12]
 800a5ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a5bc:	079d      	lsls	r5, r3, #30
 800a5be:	4606      	mov	r6, r0
 800a5c0:	460c      	mov	r4, r1
 800a5c2:	d507      	bpl.n	800a5d4 <__smakebuf_r+0x1c>
 800a5c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a5c8:	6023      	str	r3, [r4, #0]
 800a5ca:	6123      	str	r3, [r4, #16]
 800a5cc:	2301      	movs	r3, #1
 800a5ce:	6163      	str	r3, [r4, #20]
 800a5d0:	b002      	add	sp, #8
 800a5d2:	bd70      	pop	{r4, r5, r6, pc}
 800a5d4:	ab01      	add	r3, sp, #4
 800a5d6:	466a      	mov	r2, sp
 800a5d8:	f7ff ffc8 	bl	800a56c <__swhatbuf_r>
 800a5dc:	9900      	ldr	r1, [sp, #0]
 800a5de:	4605      	mov	r5, r0
 800a5e0:	4630      	mov	r0, r6
 800a5e2:	f7ff f8af 	bl	8009744 <_malloc_r>
 800a5e6:	b948      	cbnz	r0, 800a5fc <__smakebuf_r+0x44>
 800a5e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5ec:	059a      	lsls	r2, r3, #22
 800a5ee:	d4ef      	bmi.n	800a5d0 <__smakebuf_r+0x18>
 800a5f0:	f023 0303 	bic.w	r3, r3, #3
 800a5f4:	f043 0302 	orr.w	r3, r3, #2
 800a5f8:	81a3      	strh	r3, [r4, #12]
 800a5fa:	e7e3      	b.n	800a5c4 <__smakebuf_r+0xc>
 800a5fc:	89a3      	ldrh	r3, [r4, #12]
 800a5fe:	6020      	str	r0, [r4, #0]
 800a600:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a604:	81a3      	strh	r3, [r4, #12]
 800a606:	9b00      	ldr	r3, [sp, #0]
 800a608:	6163      	str	r3, [r4, #20]
 800a60a:	9b01      	ldr	r3, [sp, #4]
 800a60c:	6120      	str	r0, [r4, #16]
 800a60e:	b15b      	cbz	r3, 800a628 <__smakebuf_r+0x70>
 800a610:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a614:	4630      	mov	r0, r6
 800a616:	f000 f81d 	bl	800a654 <_isatty_r>
 800a61a:	b128      	cbz	r0, 800a628 <__smakebuf_r+0x70>
 800a61c:	89a3      	ldrh	r3, [r4, #12]
 800a61e:	f023 0303 	bic.w	r3, r3, #3
 800a622:	f043 0301 	orr.w	r3, r3, #1
 800a626:	81a3      	strh	r3, [r4, #12]
 800a628:	89a3      	ldrh	r3, [r4, #12]
 800a62a:	431d      	orrs	r5, r3
 800a62c:	81a5      	strh	r5, [r4, #12]
 800a62e:	e7cf      	b.n	800a5d0 <__smakebuf_r+0x18>

0800a630 <_fstat_r>:
 800a630:	b538      	push	{r3, r4, r5, lr}
 800a632:	4d07      	ldr	r5, [pc, #28]	; (800a650 <_fstat_r+0x20>)
 800a634:	2300      	movs	r3, #0
 800a636:	4604      	mov	r4, r0
 800a638:	4608      	mov	r0, r1
 800a63a:	4611      	mov	r1, r2
 800a63c:	602b      	str	r3, [r5, #0]
 800a63e:	f7f7 fff1 	bl	8002624 <_fstat>
 800a642:	1c43      	adds	r3, r0, #1
 800a644:	d102      	bne.n	800a64c <_fstat_r+0x1c>
 800a646:	682b      	ldr	r3, [r5, #0]
 800a648:	b103      	cbz	r3, 800a64c <_fstat_r+0x1c>
 800a64a:	6023      	str	r3, [r4, #0]
 800a64c:	bd38      	pop	{r3, r4, r5, pc}
 800a64e:	bf00      	nop
 800a650:	20000b3c 	.word	0x20000b3c

0800a654 <_isatty_r>:
 800a654:	b538      	push	{r3, r4, r5, lr}
 800a656:	4d06      	ldr	r5, [pc, #24]	; (800a670 <_isatty_r+0x1c>)
 800a658:	2300      	movs	r3, #0
 800a65a:	4604      	mov	r4, r0
 800a65c:	4608      	mov	r0, r1
 800a65e:	602b      	str	r3, [r5, #0]
 800a660:	f7f7 fff0 	bl	8002644 <_isatty>
 800a664:	1c43      	adds	r3, r0, #1
 800a666:	d102      	bne.n	800a66e <_isatty_r+0x1a>
 800a668:	682b      	ldr	r3, [r5, #0]
 800a66a:	b103      	cbz	r3, 800a66e <_isatty_r+0x1a>
 800a66c:	6023      	str	r3, [r4, #0]
 800a66e:	bd38      	pop	{r3, r4, r5, pc}
 800a670:	20000b3c 	.word	0x20000b3c

0800a674 <abort>:
 800a674:	b508      	push	{r3, lr}
 800a676:	2006      	movs	r0, #6
 800a678:	f000 f82c 	bl	800a6d4 <raise>
 800a67c:	2001      	movs	r0, #1
 800a67e:	f7f7 ff82 	bl	8002586 <_exit>

0800a682 <_raise_r>:
 800a682:	291f      	cmp	r1, #31
 800a684:	b538      	push	{r3, r4, r5, lr}
 800a686:	4604      	mov	r4, r0
 800a688:	460d      	mov	r5, r1
 800a68a:	d904      	bls.n	800a696 <_raise_r+0x14>
 800a68c:	2316      	movs	r3, #22
 800a68e:	6003      	str	r3, [r0, #0]
 800a690:	f04f 30ff 	mov.w	r0, #4294967295
 800a694:	bd38      	pop	{r3, r4, r5, pc}
 800a696:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a698:	b112      	cbz	r2, 800a6a0 <_raise_r+0x1e>
 800a69a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a69e:	b94b      	cbnz	r3, 800a6b4 <_raise_r+0x32>
 800a6a0:	4620      	mov	r0, r4
 800a6a2:	f000 f831 	bl	800a708 <_getpid_r>
 800a6a6:	462a      	mov	r2, r5
 800a6a8:	4601      	mov	r1, r0
 800a6aa:	4620      	mov	r0, r4
 800a6ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6b0:	f000 b818 	b.w	800a6e4 <_kill_r>
 800a6b4:	2b01      	cmp	r3, #1
 800a6b6:	d00a      	beq.n	800a6ce <_raise_r+0x4c>
 800a6b8:	1c59      	adds	r1, r3, #1
 800a6ba:	d103      	bne.n	800a6c4 <_raise_r+0x42>
 800a6bc:	2316      	movs	r3, #22
 800a6be:	6003      	str	r3, [r0, #0]
 800a6c0:	2001      	movs	r0, #1
 800a6c2:	e7e7      	b.n	800a694 <_raise_r+0x12>
 800a6c4:	2400      	movs	r4, #0
 800a6c6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a6ca:	4628      	mov	r0, r5
 800a6cc:	4798      	blx	r3
 800a6ce:	2000      	movs	r0, #0
 800a6d0:	e7e0      	b.n	800a694 <_raise_r+0x12>
	...

0800a6d4 <raise>:
 800a6d4:	4b02      	ldr	r3, [pc, #8]	; (800a6e0 <raise+0xc>)
 800a6d6:	4601      	mov	r1, r0
 800a6d8:	6818      	ldr	r0, [r3, #0]
 800a6da:	f7ff bfd2 	b.w	800a682 <_raise_r>
 800a6de:	bf00      	nop
 800a6e0:	20000064 	.word	0x20000064

0800a6e4 <_kill_r>:
 800a6e4:	b538      	push	{r3, r4, r5, lr}
 800a6e6:	4d07      	ldr	r5, [pc, #28]	; (800a704 <_kill_r+0x20>)
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	4604      	mov	r4, r0
 800a6ec:	4608      	mov	r0, r1
 800a6ee:	4611      	mov	r1, r2
 800a6f0:	602b      	str	r3, [r5, #0]
 800a6f2:	f7f7 ff38 	bl	8002566 <_kill>
 800a6f6:	1c43      	adds	r3, r0, #1
 800a6f8:	d102      	bne.n	800a700 <_kill_r+0x1c>
 800a6fa:	682b      	ldr	r3, [r5, #0]
 800a6fc:	b103      	cbz	r3, 800a700 <_kill_r+0x1c>
 800a6fe:	6023      	str	r3, [r4, #0]
 800a700:	bd38      	pop	{r3, r4, r5, pc}
 800a702:	bf00      	nop
 800a704:	20000b3c 	.word	0x20000b3c

0800a708 <_getpid_r>:
 800a708:	f7f7 bf25 	b.w	8002556 <_getpid>

0800a70c <_init>:
 800a70c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a70e:	bf00      	nop
 800a710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a712:	bc08      	pop	{r3}
 800a714:	469e      	mov	lr, r3
 800a716:	4770      	bx	lr

0800a718 <_fini>:
 800a718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a71a:	bf00      	nop
 800a71c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a71e:	bc08      	pop	{r3}
 800a720:	469e      	mov	lr, r3
 800a722:	4770      	bx	lr
