Bailey, D. H., Barszcz, E., Barton, J. T., Browning, D. S., Carter, R. L., Dagum, D., Fatoohi, R. A., Frederickson, P. O., Lasinski, T. A., Schreiber, R. S., Simon, H. D., Venkatakrishnan, V., and Weeratunga, S. K. 1991. The NAS Parallel Benchmarks. The International Journal of Supercomputer Applications 5, 3 (Fall), 63--73.
Eric A. Brewer , Chrysanthos N. Dellarocas , Adrian Colbrook , William E. Weihl, PROTEUS: a high-performance parallel-architecture simulator, Proceedings of the 1992 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, p.247-248, June 01-05, 1992, Newport, Rhode Island, USA[doi>10.1145/133057.133146]
Bryan Buck , Jeffrey K. Hollingsworth, An API for Runtime Code Patching, International Journal of High Performance Computing Applications, v.14 n.4, p.317-329, November  2000[doi>10.1177/109434200001400404]
Bryan R. Buck , Jeffrey K. Hollingsworth, Using hardware performance monitors to isolate memory bottlenecks, Proceedings of the 2000 ACM/IEEE conference on Supercomputing, p.40-es, November 04-10, 2000, Dallas, Texas, USA
Bryan R. Buck , Jeffrey K. Hollingsworth, Data Centric Cache Measurement on the Intel ltanium 2 Processor, Proceedings of the 2004 ACM/IEEE conference on Supercomputing, p.58, November 06-12, 2004[doi>10.1109/SC.2004.21]
Burger, D., Austin, T. M., and Bennett, S. 1996. Evaluating future microprocessors: The simplescalar tool set. Technical Report CS-TR-1996-1308, University of Wisconsin, Madison.
Davis, H., Goldschmidt, S. R., and Hennessy, J. 1991. Multiprocessor simulation and tracing using tango. In Proceedings of the 1991 International Conference on Parallel Processing. Vol. II, Software. CRC Press, Boca Raton, FL. II--99--II--107.
Luiz DeRose , K. Ekanadham , Jeffrey K. Hollingsworth , Simone Sbaraglia, SIGMA: a simulator infrastructure to guide memory analysis, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-13, November 16, 2002, Baltimore, Maryland
Jeffrey Steven Gibson , John Hennessy, Memory profiling on shared-memory multiprocessors, Stanford University, Stanford, CA, 2002
Christopher J. Hughes , Vijay S. Pai , Parthasarathy Ranganathan , Sarita V. Adve, RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors, Computer, v.35 n.2, p.40-49, February 2002[doi>10.1109/2.982915]
Intel. 2004. Intel Itanium2 Processor Reference Manual for Software Development and Optimization. Vol. 1. Intel.
Intel Corp. 2004. Intel Itanium2 Processor---Reference Manual. Intel Corp.
Arvind Krishnamurthy , Katherine Yelick, Optimizing parallel programs with explicit synchronization, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.196-204, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207142]
Alvin R. Lebeck , David A. Wood, Cache Profiling and the SPEC Benchmarks: A Case Study, Computer, v.27 n.10, p.15-26, October 1994[doi>10.1109/2.318580]
Alvin R. Lebeck , David A. Wood, Active memory: a new abstraction for memory system simulation, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.7 n.1, p.42-77, Jan. 1997[doi>10.1145/244804.244806]
LLNL. 2002. Asci purple codes. http://www.llnl.gov/asci/purple.
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Jaydeep Marathe , Frank Mueller , Tushar Mohan , Bronis R. de Supinski , Sally A. McKee , Andy Yoo, METRIC: tracking down inefficiencies in the memory hierarchy via binary rewriting, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Jaydeep Marathe , Anita Nagarajan , Frank Mueller, Detailed cache coherence characterization for OpenMP benchmarks, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006250]
Jaydeep Marathe , Frank Mueller , Bronis de Supinski, A hybrid hardware/software approach to efficiently determine cache coherence Bottlenecks, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts[doi>10.1145/1088149.1088153]
Margaret Martonosi , Anoop Gupta , Thomas Anderson, MemSpy: analyzing memory system bottlenecks in programs, Proceedings of the 1992 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, p.1-12, June 01-05, 1992, Newport, Rhode Island, USA[doi>10.1145/133057.133079]
John Mellor-Crummey , Robert Fowler , David Whalley, Tools for application-oriented performance tuning, Proceedings of the 15th international conference on Supercomputing, p.154-165, June 2001, Sorrento, Italy[doi>10.1145/377792.377826]
Tushar Mohan , Bronis R.  de Supinski , Sally A. McKee , Frank Mueller , Andy Yoo , Martin Schulz, Identifying and Exploiting Spatial Regularity in Data Memory References, Proceedings of the 2003 ACM/IEEE conference on Supercomputing, p.49, November 15-21, 2003, Phoenix, AZ, USA[doi>10.1145/1048935.1050199]
Nethercote, N. and Seward, J. 2003. Valgrind: A program supervision framework. In Proceedings of the of the 3rd Workshop on Runtime Verification (Boulder).
Anthony-Trung Nguyen , Maged Michael , Arun Sharma , Josep Torrella, The Augmint multiprocessor simulation toolkit for Intel x86 architectures, Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors, p.486, October 07-09, 1996
Omni. 2003. C versions of nas-2.3 serial programs. http://phase.hpcc.jp/Omni/benchmarks/NPB.
Harish Patil , Robert Cohn , Mark Charney , Rajiv Kapoor , Andrew Sun , Anand Karunanidhi, Pinpointing Representative Portions of Large Intel® Itanium® Programs with Dynamic Instrumentation, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.81-92, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.28]
Mendel Rosenblum , Stephen A. Herrod , Emmett Witchel , Anoop Gupta, Complete Computer System Simulation: The SimOS Approach, IEEE Parallel & Distributed Technology: Systems & Technology, v.3 n.4, p.34-43, December 1995[doi>10.1109/88.473612]
Sato, M., Satoh, S., Kusano, K., and Tanaka, Y. 1999. Design of OpenMP compiler for an SMP cluster. In EWOMP '99 (Lund). 32--39.
Shigehisa Satoh , Kazuhiro Kusano , Mitsuhisa Sato, Compiler optimization techniques for OpenMP programs, Scientific Programming, v.9 n.2,3, p.131-142, August 2001
Jie Tao , Josef Weidendorfer, Cache Simulation Based on Runtime Instrumentation for OpenMP Applications, Proceedings of the 37th annual symposium on Simulation, p.97, April 18-22, 2004
Jie Tao , Martin Schulz , Wolfgang Karl, A Simulation Tool for Evaluating Shared Memory Systems, Proceedings of the 36th annual symposium on Simulation, p.335, March 30-April 02, 2003
Christian Thiffault , Michael Voss , Steven T. Healey , Seon Wook Kim, Dynamic Instrumentation of Large-Scale MPI and OpenMP Applications, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.65.2, April 22-26, 2003
Mustafa M. Tikir , Jeffrey K. Hollingsworth, Using Hardware Counters to Automatically Improve Memory Performance, Proceedings of the 2004 ACM/IEEE conference on Supercomputing, p.46, November 06-12, 2004[doi>10.1109/SC.2004.64]
Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.30-44, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113449]
