
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        ram_8_21 (SB_RAM40_4K) [clk] -> RDATA[3]: 2.246 ns
     2.246 ns net_31234 (memory.6.1.0_RDATA_1)
        odrv_8_22_31234_23218 (Odrv4) I -> O: 0.372 ns
        t3309 (Span4Mux_v4) I -> O: 0.372 ns
        t3308 (LocalMux) I -> O: 0.330 ns
        inmux_5_21_23002_23045 (InMux) I -> O: 0.260 ns
        lc40_5_21_3 (LogicCell40) in0 -> lcout: 0.449 ns
     4.028 ns net_18879 (memory.6.0.0_RDATA_1_SB_LUT4_I2_O)
        t2614 (LocalMux) I -> O: 0.330 ns
        inmux_6_20_26967_27023 (InMux) I -> O: 0.260 ns
        lc40_6_20_7 (LogicCell40) in0 -> lcout: 0.449 ns
     5.066 ns net_22837 (offset_SB_LUT4_O_11_I2_SB_LUT4_O_I1)
        t2896 (LocalMux) I -> O: 0.330 ns
        inmux_6_20_26979_26988 (InMux) I -> O: 0.260 ns
        lc40_6_20_1 (LogicCell40) in1 -> lcout: 0.400 ns
     6.054 ns net_22831 (offset_SB_LUT4_O_11_I2)
        odrv_6_20_22831_22974 (Odrv4) I -> O: 0.372 ns
        t2898 (Span4Mux_v4) I -> O: 0.372 ns
        t2897 (LocalMux) I -> O: 0.330 ns
        inmux_9_18_38285_38338 (InMux) I -> O: 0.260 ns
        lc40_9_18_7 (LogicCell40) in3 -> lcout: 0.316 ns
     7.703 ns net_34434 (offset[0])
        odrv_9_18_34434_26799 (Odrv4) I -> O: 0.372 ns
        t4250 (Span4Mux_v4) I -> O: 0.372 ns
        t4249 (LocalMux) I -> O: 0.330 ns
        inmux_6_16_26475_26490 (InMux) I -> O: 0.260 ns
        lc40_6_16_0 (LogicCell40) in1 -> carryout: 0.260 ns
     9.295 ns net_26488 (addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
        lc40_6_16_1 (LogicCell40) carryin -> carryout: 0.126 ns
     9.421 ns net_26494 (addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
        lc40_6_16_2 (LogicCell40) carryin -> carryout: 0.126 ns
     9.547 ns net_26500 (addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3])
        lc40_6_16_3 (LogicCell40) carryin -> carryout: 0.126 ns
     9.673 ns net_26506 (addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4])
        lc40_6_16_4 (LogicCell40) carryin -> carryout: 0.126 ns
     9.800 ns net_26512 (addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5])
        lc40_6_16_5 (LogicCell40) carryin -> carryout: 0.126 ns
     9.926 ns net_26518 (addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6])
        lc40_6_16_6 (LogicCell40) carryin -> carryout: 0.126 ns
    10.052 ns net_26524 (addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7])
        lc40_6_16_7 (LogicCell40) carryin -> carryout: 0.126 ns
    10.178 ns net_26530 (addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8])
        t274 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.196 ns
        lc40_6_17_0 (LogicCell40) carryin -> carryout: 0.126 ns
    10.501 ns net_26611 (addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[9])
        lc40_6_17_1 (LogicCell40) carryin -> carryout: 0.126 ns
    10.627 ns net_26617 (addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[10])
        lc40_6_17_2 (LogicCell40) carryin -> carryout: 0.126 ns
    10.753 ns net_26623 (addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[11])
        inmux_6_17_26623_26633 (InMux) I -> O: 0.260 ns
        lc40_6_17_3 (LogicCell40) in3 -> lcout: 0.316 ns
    11.329 ns net_22464 (addressI_SB_LUT4_O_I1_SB_LUT4_O_I2)
        t2827 (LocalMux) I -> O: 0.330 ns
        inmux_5_16_22398_22444 (InMux) I -> O: 0.260 ns
        t272 (CascadeMux) I -> O: 0.000 ns
        lc40_5_16_5 (LogicCell40) in2 -> lcout: 0.379 ns
    12.296 ns net_18266 (addressI_SB_LUT4_O_I1)
        odrv_5_16_18266_22475 (Odrv4) I -> O: 0.372 ns
        t2500 (Span4Mux_h4) I -> O: 0.316 ns
        t2499 (LocalMux) I -> O: 0.330 ns
        inmux_9_16_38015_38060 (InMux) I -> O: 0.260 ns
        lc40_9_16_2 (LogicCell40) in1 -> lcout: 0.400 ns
    13.973 ns net_34225 (addressI[11])
        t3869 (LocalMux) I -> O: 0.330 ns
        inmux_10_15_41986_42015 (InMux) I -> O: 0.260 ns
        t841 (CascadeMux) I -> O: 0.000 ns
        lc40_10_15_2 (LogicCell40) in2 -> lcout: 0.379 ns
    14.940 ns net_37852 (memory.0.0.0_RCLKE)
        odrv_10_15_37852_42068 (Odrv4) I -> O: 0.372 ns
        t5257 (Span4Mux_h4) I -> O: 0.316 ns
        t5256 (Span4Mux_h4) I -> O: 0.316 ns
        t5255 (Span4Mux_v4) I -> O: 0.372 ns
        t5254 (Span4Mux_h4) I -> O: 0.316 ns
        t5253 (Span4Mux_v4) I -> O: 0.372 ns
        t5252 (Span4Mux_v4) I -> O: 0.372 ns
        t5251 (Span4Mux_v4) I -> O: 0.372 ns
        t5250 (LocalMux) I -> O: 0.330 ns
        inmux_25_3_101619_101661 (CEMux) I -> O: 0.603 ns
    18.679 ns net_101661 (memory.0.0.0_RCLKE)
        ram_25_3 (SB_RAM40_4K) RCLKE [setup]: 0.267 ns
    18.945 ns dangling_wire_515

Resolvable net names on path:
     2.246 ns ..  3.579 ns memory.6.1.0_RDATA_1
     4.028 ns ..  4.617 ns memory.6.0.0_RDATA_1_SB_LUT4_I2_O
     5.066 ns ..  5.655 ns offset_SB_LUT4_O_11_I2_SB_LUT4_O_I1
     6.054 ns ..  7.387 ns offset_SB_LUT4_O_11_I2
     7.703 ns ..  9.035 ns offset[0]
     9.295 ns ..  9.295 ns addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
     9.421 ns ..  9.421 ns addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
     9.547 ns ..  9.547 ns addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
     9.673 ns ..  9.673 ns addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
     9.800 ns ..  9.800 ns addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
     9.926 ns ..  9.926 ns addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
    10.052 ns .. 10.052 ns addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
    10.178 ns .. 10.375 ns addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
    10.501 ns .. 10.501 ns addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
    10.627 ns .. 10.627 ns addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
    10.753 ns .. 11.013 ns addressI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
    11.329 ns .. 11.918 ns addressI_SB_LUT4_O_I1_SB_LUT4_O_I2
    12.296 ns .. 13.573 ns addressI_SB_LUT4_O_I1
    13.973 ns .. 14.562 ns addressI[11]
    14.940 ns .. 18.679 ns memory.0.0.0_RCLKE
              RDATA[11] -> memory.11.0.0_RDATA
               RDATA[3] -> memory.11.0.0_RDATA_1

Total number of logic levels: 20
Total path delay: 18.95 ns (52.78 MHz)

