Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/ra153277/Downloads/sdram/ --output-directory=C:/Users/ra153277/Downloads/sdram/hw/ --report-file=bsf:C:/Users/ra153277/Downloads/sdram/hw.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/ra153277/Downloads/sdram/hw.qsys
Progress: Loading sdram/hw.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding ext_ram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module ext_ram
Progress: Adding jtag [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag
Progress: Adding uart [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer
Progress: Adding lcd_display [altera_avalon_lcd_16207 13.0.1.99.2]
Progress: Parameterizing module lcd_display
Progress: Adding entrada [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada
Progress: Adding led_pio [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led_pio
Progress: Adding button1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button1
Progress: Adding button2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button2
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding button3 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button3
Progress: Adding button4 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button4
Progress: Adding button5 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button5
Progress: Adding button6 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button6
Progress: Adding button7 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button7
Progress: Adding button8 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button8
Progress: Adding button9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button9
Progress: Adding button10 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button10
Progress: Adding button11 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button11
Progress: Adding button12 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button12
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: hw.cpu: The address range of the slaves connected to the Nios II instruction masters exceeds 28 bits. Attempts to call functions across 28-bit boundaries is not supported by GCC and will result in linker errors.
Info: hw.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: hw.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/ra153277/Downloads/sdram/ --output-directory=C:/Users/ra153277/Downloads/sdram/hw/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/ra153277/Downloads/sdram/hw.sopcinfo --report-file=html:C:/Users/ra153277/Downloads/sdram/hw.html --report-file=qip:C:/Users/ra153277/Downloads/sdram/hw/synthesis/hw.qip --report-file=cmp:C:/Users/ra153277/Downloads/sdram/hw.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/ra153277/Downloads/sdram/hw.qsys --language=VERILOG
Progress: Loading sdram/hw.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding ext_ram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module ext_ram
Progress: Adding jtag [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag
Progress: Adding uart [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer
Progress: Adding lcd_display [altera_avalon_lcd_16207 13.0.1.99.2]
Progress: Parameterizing module lcd_display
Progress: Adding entrada [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module entrada
Progress: Adding led_pio [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led_pio
Progress: Adding button1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button1
Progress: Adding button2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button2
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding button3 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button3
Progress: Adding button4 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button4
Progress: Adding button5 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button5
Progress: Adding button6 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button6
Progress: Adding button7 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button7
Progress: Adding button8 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button8
Progress: Adding button9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button9
Progress: Adding button10 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button10
Progress: Adding button11 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button11
Progress: Adding button12 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button12
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: hw.cpu: The address range of the slaves connected to the Nios II instruction masters exceeds 28 bits. Attempts to call functions across 28-bit boundaries is not supported by GCC and will result in linker errors.
Info: hw.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: hw.sysid: Time stamp will be automatically updated when this component is generated.
Info: hw: Generating hw "hw" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 22 modules, 89 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 45 modules, 181 connections
Info: merlin_domain_transform: After transform: 90 modules, 491 connections
Info: merlin_router_transform: After transform: 113 modules, 583 connections
Info: merlin_traffic_limiter_transform: After transform: 115 modules, 593 connections
Info: reset_adaptation_transform: After transform: 116 modules, 460 connections
Info: merlin_network_to_switch_transform: After transform: 161 modules, 552 connections
Info: limiter_update_transform: After transform: 161 modules, 554 connections
Info: merlin_mm_transform: After transform: 161 modules, 554 connections
Info: merlin_interrupt_mapper_transform: After transform: 162 modules, 557 connections
Warning: hw: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: hw: "No matching role found for uart:s1:readyfordata (readyfordata)"
Info: cpu: Starting RTL generation for module 'hw_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=hw_cpu --dir=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0001_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0001_cpu_gen//hw_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2017.12.01 14:48:52 (*) Starting Nios II generation
Info: cpu: # 2017.12.01 14:48:52 (*)   Checking for plaintext license.
Info: cpu: # 2017.12.01 14:48:52 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2017.12.01 14:48:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.12.01 14:48:52 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.12.01 14:48:52 (*)   Plaintext license not found.
Info: cpu: # 2017.12.01 14:48:52 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.12.01 14:48:53 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2017.12.01 14:48:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.12.01 14:48:53 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.12.01 14:48:53 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.12.01 14:48:53 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.12.01 14:48:53 (*)   Creating all objects for CPU
Info: cpu: # 2017.12.01 14:48:53 (*)     Testbench
Info: cpu: # 2017.12.01 14:48:53 (*)     Instruction decoding
Info: cpu: # 2017.12.01 14:48:53 (*)       Instruction fields
Info: cpu: # 2017.12.01 14:48:53 (*)       Instruction decodes
Info: cpu: # 2017.12.01 14:48:53 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.12.01 14:48:54 (*)       Instruction controls
Info: cpu: # 2017.12.01 14:48:54 (*)     Pipeline frontend
Info: cpu: # 2017.12.01 14:48:54 (*)     Pipeline backend
Info: cpu: # 2017.12.01 14:48:56 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.12.01 14:48:59 (*)   Creating encrypted RTL
Info: cpu: # 2017.12.01 14:49:00 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'hw_cpu'
Info: cpu: "hw" instantiated altera_nios2_qsys "cpu"
Info: ext_ram: Starting RTL generation for module 'hw_ext_ram'
Info: ext_ram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=hw_ext_ram --dir=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0002_ext_ram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0002_ext_ram_gen//hw_ext_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ext_ram: Done RTL generation for module 'hw_ext_ram'
Info: ext_ram: "hw" instantiated altera_avalon_new_sdram_controller "ext_ram"
Info: jtag: Starting RTL generation for module 'hw_jtag'
Info: jtag:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=hw_jtag --dir=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0003_jtag_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0003_jtag_gen//hw_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'hw_jtag'
Info: jtag: "hw" instantiated altera_avalon_jtag_uart "jtag"
Info: uart: Starting RTL generation for module 'hw_uart'
Info: uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=hw_uart --dir=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0004_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0004_uart_gen//hw_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'hw_uart'
Info: uart: "hw" instantiated altera_avalon_uart "uart"
Info: timer: Starting RTL generation for module 'hw_timer'
Info: timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=hw_timer --dir=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0005_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0005_timer_gen//hw_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'hw_timer'
Info: timer: "hw" instantiated altera_avalon_timer "timer"
Info: lcd_display: Starting RTL generation for module 'hw_lcd_display'
Info: lcd_display:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=hw_lcd_display --dir=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0006_lcd_display_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0006_lcd_display_gen//hw_lcd_display_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_display: Done RTL generation for module 'hw_lcd_display'
Info: lcd_display: "hw" instantiated altera_avalon_lcd_16207 "lcd_display"
Info: entrada: Starting RTL generation for module 'hw_entrada'
Info: entrada:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hw_entrada --dir=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0007_entrada_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0007_entrada_gen//hw_entrada_component_configuration.pl  --do_build_sim=0  ]
Info: entrada: Done RTL generation for module 'hw_entrada'
Info: entrada: "hw" instantiated altera_avalon_pio "entrada"
Info: led_pio: Starting RTL generation for module 'hw_led_pio'
Info: led_pio:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hw_led_pio --dir=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0008_led_pio_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0008_led_pio_gen//hw_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'hw_led_pio'
Info: led_pio: "hw" instantiated altera_avalon_pio "led_pio"
Info: button1: Starting RTL generation for module 'hw_button1'
Info: button1:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hw_button1 --dir=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0009_button1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ra153277/AppData/Local/Temp/alt7501_6794870344737554254.dir/0009_button1_gen//hw_button1_component_configuration.pl  --do_build_sim=0  ]
Info: button1: Done RTL generation for module 'hw_button1'
Info: button1: "hw" instantiated altera_avalon_pio "button1"
Info: sysid: "hw" instantiated altera_avalon_sysid_qsys "sysid"
Info: cpu_instruction_master_translator: "hw" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "hw" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "hw" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "hw" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "hw" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "hw" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "hw" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "hw" instantiated altera_merlin_router "id_router"
Info: id_router_002: "hw" instantiated altera_merlin_router "id_router_002"
Info: limiter: "hw" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "hw" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "hw" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "hw" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "hw" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "hw" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "hw" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "hw" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "hw" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/ra153277/Downloads/sdram/hw/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "hw" instantiated altera_irq_mapper "irq_mapper"
Info: hw: Done hw" with 30 modules, 184 files, 3750348 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
