{"Source Block": ["verilog-ethernet/example/AU280/fpga_10g/rtl/fpga_core.v@343:353@HdlStmAssign", "        end\n    end\nend\n\n//assign led = sw;\nassign led = led_reg;\n\nassign qsfp0_txd_2 = 64'h0707070707070707;\nassign qsfp0_txc_2 = 8'hff;\nassign qsfp0_txd_3 = 64'h0707070707070707;\nassign qsfp0_txc_3 = 8'hff;\n"], "Clone Blocks": [["verilog-ethernet/example/AU250/fpga_10g/rtl/fpga_core.v@355:365", "        end\n    end\nend\n\n//assign led = sw;\nassign led = led_reg;\n\nassign qsfp0_txd_2 = 64'h0707070707070707;\nassign qsfp0_txc_2 = 8'hff;\nassign qsfp0_txd_3 = 64'h0707070707070707;\nassign qsfp0_txc_3 = 8'hff;\n"], ["verilog-ethernet/example/AU200/fpga_10g/rtl/fpga_core.v@358:368", "\n//assign led = sw;\nassign led = led_reg;\n\nassign qsfp0_txd_2 = 64'h0707070707070707;\nassign qsfp0_txc_2 = 8'hff;\nassign qsfp0_txd_3 = 64'h0707070707070707;\nassign qsfp0_txc_3 = 8'hff;\nassign qsfp0_txd_4 = 64'h0707070707070707;\nassign qsfp0_txc_4 = 8'hff;\n\n"], ["verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga_core.v@357:367", "end\n\n//assign led = sw;\nassign led = led_reg;\n\nassign qsfp0_txd_2 = 64'h0707070707070707;\nassign qsfp0_txc_2 = 8'hff;\nassign qsfp0_txd_3 = 64'h0707070707070707;\nassign qsfp0_txc_3 = 8'hff;\nassign qsfp0_txd_4 = 64'h0707070707070707;\nassign qsfp0_txc_4 = 8'hff;\n"], ["verilog-ethernet/example/S10MX_DK/fpga_10g/rtl/fpga_core.v@344:354", "            led_reg <= tx_udp_payload_axis_tdata;\n        end\n    end\nend\n\nassign user_led = led_reg;\n\nassign qsfp0_txd_2 = 64'h0707070707070707;\nassign qsfp0_txc_2 = 8'hff;\nassign qsfp0_txd_3 = 64'h0707070707070707;\nassign qsfp0_txc_3 = 8'hff;\n"], ["verilog-ethernet/example/AU250/fpga_10g/rtl/fpga_core.v@357:367", "end\n\n//assign led = sw;\nassign led = led_reg;\n\nassign qsfp0_txd_2 = 64'h0707070707070707;\nassign qsfp0_txc_2 = 8'hff;\nassign qsfp0_txd_3 = 64'h0707070707070707;\nassign qsfp0_txc_3 = 8'hff;\nassign qsfp0_txd_4 = 64'h0707070707070707;\nassign qsfp0_txc_4 = 8'hff;\n"], ["verilog-ethernet/example/AU250/fpga_10g/rtl/fpga_core.v@358:368", "\n//assign led = sw;\nassign led = led_reg;\n\nassign qsfp0_txd_2 = 64'h0707070707070707;\nassign qsfp0_txc_2 = 8'hff;\nassign qsfp0_txd_3 = 64'h0707070707070707;\nassign qsfp0_txc_3 = 8'hff;\nassign qsfp0_txd_4 = 64'h0707070707070707;\nassign qsfp0_txc_4 = 8'hff;\n\n"], ["verilog-ethernet/example/AU280/fpga_10g/rtl/fpga_core.v@346:356", "\n//assign led = sw;\nassign led = led_reg;\n\nassign qsfp0_txd_2 = 64'h0707070707070707;\nassign qsfp0_txc_2 = 8'hff;\nassign qsfp0_txd_3 = 64'h0707070707070707;\nassign qsfp0_txc_3 = 8'hff;\nassign qsfp0_txd_4 = 64'h0707070707070707;\nassign qsfp0_txc_4 = 8'hff;\n\n"], ["verilog-ethernet/example/AU200/fpga_10g/rtl/fpga_core.v@355:365", "        end\n    end\nend\n\n//assign led = sw;\nassign led = led_reg;\n\nassign qsfp0_txd_2 = 64'h0707070707070707;\nassign qsfp0_txc_2 = 8'hff;\nassign qsfp0_txd_3 = 64'h0707070707070707;\nassign qsfp0_txc_3 = 8'hff;\n"], ["verilog-ethernet/example/AU200/fpga_10g/rtl/fpga_core.v@357:367", "end\n\n//assign led = sw;\nassign led = led_reg;\n\nassign qsfp0_txd_2 = 64'h0707070707070707;\nassign qsfp0_txc_2 = 8'hff;\nassign qsfp0_txd_3 = 64'h0707070707070707;\nassign qsfp0_txc_3 = 8'hff;\nassign qsfp0_txd_4 = 64'h0707070707070707;\nassign qsfp0_txc_4 = 8'hff;\n"], ["verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga_core.v@358:368", "\n//assign led = sw;\nassign led = led_reg;\n\nassign qsfp0_txd_2 = 64'h0707070707070707;\nassign qsfp0_txc_2 = 8'hff;\nassign qsfp0_txd_3 = 64'h0707070707070707;\nassign qsfp0_txc_3 = 8'hff;\nassign qsfp0_txd_4 = 64'h0707070707070707;\nassign qsfp0_txc_4 = 8'hff;\n\n"], ["verilog-ethernet/example/AU280/fpga_10g/rtl/fpga_core.v@345:355", "end\n\n//assign led = sw;\nassign led = led_reg;\n\nassign qsfp0_txd_2 = 64'h0707070707070707;\nassign qsfp0_txc_2 = 8'hff;\nassign qsfp0_txd_3 = 64'h0707070707070707;\nassign qsfp0_txc_3 = 8'hff;\nassign qsfp0_txd_4 = 64'h0707070707070707;\nassign qsfp0_txc_4 = 8'hff;\n"], ["verilog-ethernet/example/HXT100G/fpga/rtl/fpga_core.v@415:425", "        end\n    end\nend\n\n//assign led = sw;\nassign led = led_reg;\n\nassign eth_r0_txd = 64'h0707070707070707;\nassign eth_r0_txc = 8'hff;\nassign eth_r1_txd = 64'h0707070707070707;\nassign eth_r1_txc = 8'hff;\n"], ["verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga_core.v@355:365", "        end\n    end\nend\n\n//assign led = sw;\nassign led = led_reg;\n\nassign qsfp0_txd_2 = 64'h0707070707070707;\nassign qsfp0_txc_2 = 8'hff;\nassign qsfp0_txd_3 = 64'h0707070707070707;\nassign qsfp0_txc_3 = 8'hff;\n"]], "Diff Content": {"Delete": [[348, "assign led = led_reg;\n"]], "Add": []}}