From e9ec10ce3eb772240ed9ee57b9bcb23c3c7e9c69 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Tue, 10 May 2022 15:43:59 +0300
Subject: [PATCH 52/64] arm: dts: s32cc: Make GIC part of the soc node

Issue: ALB-8823
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm/dts/s32cc.dtsi | 26 +++++++++++++-------------
 1 file changed, 13 insertions(+), 13 deletions(-)

diff --git a/arch/arm/dts/s32cc.dtsi b/arch/arm/dts/s32cc.dtsi
index 715e791e96..1c3e390bbd 100644
--- a/arch/arm/dts/s32cc.dtsi
+++ b/arch/arm/dts/s32cc.dtsi
@@ -435,20 +435,20 @@
 			num-lanes = <2>; /* supports max 2 lanes */
 			clocks = <&clks S32GEN1_SCMI_CLK_SERDES_REF>;
 		};
-	};
 
-	gic: interrupt-controller@50800000 {
-		compatible = "arm,gic-v3";
-		#interrupt-cells = <3>;
-		#address-cells = <2>;
-		#size-cells = <2>;
-		interrupt-controller;
-		reg = <0 0x50800000 0 0x10000>, /* GIC Dist */
-		      <0 0x50880000 0 0x200000>, /* GICR (RD_base + SGI_base) */
-		      <0 0x50400000 0 0x2000>, /* GICC */
-		      <0 0x50410000 0 0x2000>, /* GICH */
-		      <0 0x50420000 0 0x2000>; /* GICV */
-		interrupts = <1 9 0xf04>;
+		gic: interrupt-controller@50800000 {
+			compatible = "arm,gic-v3";
+			#interrupt-cells = <3>;
+			#address-cells = <2>;
+			#size-cells = <2>;
+			interrupt-controller;
+			reg = <0 0x50800000 0 0x10000>, /* GIC Dist */
+			      <0 0x50880000 0 0x80000>, /* GICR (RD_base + SGI_base) */
+			      <0 0x50400000 0 0x2000>, /* GICC */
+			      <0 0x50410000 0 0x2000>, /* GICH */
+			      <0 0x50420000 0 0x2000>; /* GICV */
+			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
+		};
 	};
 
 	binman {
-- 
2.17.1

