Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\elena\Documents\quartus_workspace\em_project_final\quartus\em_project_final.qsys --synthesis=VERILOG --output-directory=C:\Users\elena\Documents\quartus_workspace\em_project_final\quartus\em_project_final\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading quartus/em_project_final.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module master_0
Progress: Adding pio_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_0
Progress: Adding pll_0 [altera_pll 20.1]
Progress: Parameterizing module pll_0
Progress: Adding pll_reconfig_0 [altera_pll_reconfig 20.1]
Progress: Parameterizing module pll_reconfig_0
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: em_project_final.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: em_project_final.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: em_project_final.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: em_project_final.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit.
Info: em_project_final: Generating em_project_final "em_project_final" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: master_0: "em_project_final" instantiated altera_jtag_avalon_master "master_0"
Info: pio_0: Starting RTL generation for module 'em_project_final_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=em_project_final_pio_0 --dir=C:/Users/elena/AppData/Local/Temp/alt8732_6327252275800082348.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/elena/AppData/Local/Temp/alt8732_6327252275800082348.dir/0002_pio_0_gen//em_project_final_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'em_project_final_pio_0'
Info: pio_0: "em_project_final" instantiated altera_avalon_pio "pio_0"
Info: pll_0: "em_project_final" instantiated altera_pll "pll_0"
Warning: quartus_synth: A Duplicate file was overwritten with path: altera_pll_reconfig_top.v
Info: pll_reconfig_0: "em_project_final" instantiated altera_pll_reconfig "pll_reconfig_0"
Info: sdram_controller_0: Starting RTL generation for module 'em_project_final_sdram_controller_0'
Info: sdram_controller_0:   Generation command is [exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=em_project_final_sdram_controller_0 --dir=C:/Users/elena/AppData/Local/Temp/alt8732_6327252275800082348.dir/0005_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/elena/AppData/Local/Temp/alt8732_6327252275800082348.dir/0005_sdram_controller_0_gen//em_project_final_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller_0: Done RTL generation for module 'em_project_final_sdram_controller_0'
Info: sdram_controller_0: "em_project_final" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "em_project_final" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "em_project_final" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: pll_reconfig_0_mgmt_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pll_reconfig_0_mgmt_avalon_slave_translator"
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: pll_reconfig_0_mgmt_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pll_reconfig_0_mgmt_avalon_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: master_0_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_0_master_limiter"
Info: Reusing file C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_0_s1_burst_adapter"
Info: Reusing file C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: em_project_final: Done "em_project_final" with 36 modules, 62 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
