Analysis & Synthesis report for uart_sdram
Mon May 08 23:47:44 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state
 11. State Machine - |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state
 12. State Machine - |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state
 13. State Machine - |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state
 14. State Machine - |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Top-level Entity: |uart_sdram
 21. Source assignments for sdram_top:sdram_top_inst
 22. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component
 23. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated
 24. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_ov6:rdptr_g1p
 25. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_kdc:wrptr_g1p
 26. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram
 27. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:rs_brp
 28. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:rs_bwp
 29. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp
 30. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe12
 31. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:ws_brp
 32. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:ws_bwp
 33. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
 34. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe14
 35. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component
 36. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated
 37. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_ov6:rdptr_g1p
 38. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_kdc:wrptr_g1p
 39. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram
 40. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:rs_brp
 41. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:rs_bwp
 42. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp
 43. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe12
 44. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:ws_brp
 45. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:ws_bwp
 46. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
 47. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe14
 48. Source assignments for fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|dpram_te71:FIFOram|altsyncram_s9q1:altsyncram1
 49. Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6tf1:auto_generated
 50. Parameter Settings for User Entity Instance: Top-level Entity: |uart_sdram
 51. Parameter Settings for User Entity Instance: clk_gen:clk_gen_inst|altpll:altpll_component
 52. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component
 53. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component
 54. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst
 55. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst
 56. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst
 57. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst
 58. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst
 59. Parameter Settings for User Entity Instance: fifo_read:fifo_read_inst
 60. Parameter Settings for User Entity Instance: fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component
 61. Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: counter:counter_inst_0|lpm_counter:LPM_COUNTER_component
 63. Parameter Settings for User Entity Instance: counter:counter_inst_1|lpm_counter:LPM_COUNTER_component
 64. Parameter Settings for User Entity Instance: seven_segment_LED:seven_segment_LED_inst
 65. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 66. Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5
 67. Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4
 68. Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4
 69. Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3
 70. Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod3
 71. altpll Parameter Settings by Entity Instance
 72. dcfifo Parameter Settings by Entity Instance
 73. scfifo Parameter Settings by Entity Instance
 74. altsyncram Parameter Settings by Entity Instance
 75. Port Connectivity Checks: "seven_segment_LED:seven_segment_LED_inst"
 76. Port Connectivity Checks: "counter:counter_inst_0"
 77. Port Connectivity Checks: "fifo_read:fifo_read_inst"
 78. Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data"
 79. Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data"
 80. Port Connectivity Checks: "sdram_top:sdram_top_inst"
 81. SignalTap II Logic Analyzer Settings
 82. Elapsed Time Per Partition
 83. Connections to In-System Debugging Instance "auto_signaltap_0"
 84. Analysis & Synthesis Messages
 85. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+-------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Mon May 08 23:47:44 2023       ;
; Quartus II 64-Bit Version           ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                       ; uart_sdram                                  ;
; Top-level Entity Name               ; uart_sdram                                  ;
; Family                              ; Cyclone V                                   ;
; Logic utilization (in ALMs)         ; N/A                                         ;
; Total registers                     ; 2445                                        ;
; Total pins                          ; 85                                          ;
; Total virtual pins                  ; 0                                           ;
; Total block memory bits             ; 1,069,056                                   ;
; Total DSP Blocks                    ; 0                                           ;
; Total HSSI RX PCSs                  ; 0                                           ;
; Total HSSI PMA RX Deserializers     ; 0                                           ;
; Total HSSI PMA RX ATT Deserializers ; 0                                           ;
; Total HSSI TX PCSs                  ; 0                                           ;
; Total HSSI PMA TX Serializers       ; 0                                           ;
; Total HSSI PMA TX ATT Serializers   ; 0                                           ;
; Total PLLs                          ; 1                                           ;
; Total DLLs                          ; 0                                           ;
+-------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; uart_sdram         ; uart_sdram         ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                ; Library ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; ../rtl/seven_segment_LED.v                 ; yes             ; User Verilog HDL File                  ; E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v                      ;         ;
; ../rtl/fifo_read.v                         ; yes             ; User Verilog HDL File                  ; E:/work_2/module/44_uart_sdram/rtl/fifo_read.v                              ;         ;
; ../rtl/sdram/sdram_write.v                 ; yes             ; User Verilog HDL File                  ; E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_write.v                      ;         ;
; ../rtl/sdram/sdram_top.v                   ; yes             ; User Verilog HDL File                  ; E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v                        ;         ;
; ../rtl/sdram/sdram_read.v                  ; yes             ; User Verilog HDL File                  ; E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_read.v                       ;         ;
; ../rtl/sdram/sdram_init.v                  ; yes             ; User Verilog HDL File                  ; E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_init.v                       ;         ;
; ../rtl/sdram/sdram_ctrl.v                  ; yes             ; User Verilog HDL File                  ; E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_ctrl.v                       ;         ;
; ../rtl/sdram/sdram_arbit.v                 ; yes             ; User Verilog HDL File                  ; E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_arbit.v                      ;         ;
; ../rtl/sdram/sdram_a_ref.v                 ; yes             ; User Verilog HDL File                  ; E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_a_ref.v                      ;         ;
; ../rtl/sdram/fifo_ctrl.v                   ; yes             ; User Verilog HDL File                  ; E:/work_2/module/44_uart_sdram/rtl/sdram/fifo_ctrl.v                        ;         ;
; ip_core/fifo_data/fifo_data.v              ; yes             ; User Wizard-Generated File             ; E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v        ;         ;
; ip_core/clk_gen/clk_gen.v                  ; yes             ; User Wizard-Generated File             ; E:/work_2/module/44_uart_sdram/project/ip_core/clk_gen/clk_gen.v            ;         ;
; ../rtl/uart_sdram.v                        ; yes             ; User Verilog HDL File                  ; E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v                             ;         ;
; ip_core/read_fifo/read_fifo.v              ; yes             ; User Wizard-Generated File             ; E:/work_2/module/44_uart_sdram/project/ip_core/read_fifo/read_fifo.v        ;         ;
; rom.v                                      ; yes             ; User Wizard-Generated File             ; E:/work_2/module/44_uart_sdram/project/rom.v                                ;         ;
; counter.v                                  ; yes             ; User Wizard-Generated File             ; E:/work_2/module/44_uart_sdram/project/counter.v                            ;         ;
; altpll.tdf                                 ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; stratix_pll.inc                            ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                          ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                          ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/clk_gen_altpll.v                        ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/clk_gen_altpll.v                  ;         ;
; dcfifo.tdf                                 ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf                   ;         ;
; lpm_counter.inc                            ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; lpm_add_sub.inc                            ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; altdpram.inc                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; a_graycounter.inc                          ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_graycounter.inc            ;         ;
; a_fefifo.inc                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_fefifo.inc                 ;         ;
; a_gray2bin.inc                             ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_gray2bin.inc               ;         ;
; dffpipe.inc                                ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/dffpipe.inc                  ;         ;
; alt_sync_fifo.inc                          ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/alt_sync_fifo.inc            ;         ;
; lpm_compare.inc                            ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; altsyncram_fifo.inc                        ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altsyncram_fifo.inc          ;         ;
; db/dcfifo_jlq1.tdf                         ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf                   ;         ;
; db/a_gray2bin_pab.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/a_gray2bin_pab.tdf                ;         ;
; db/a_graycounter_ov6.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/a_graycounter_ov6.tdf             ;         ;
; db/a_graycounter_kdc.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/a_graycounter_kdc.tdf             ;         ;
; db/altsyncram_us91.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/altsyncram_us91.tdf               ;         ;
; db/dffpipe_pe9.tdf                         ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/dffpipe_pe9.tdf                   ;         ;
; db/alt_synch_pipe_1e8.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/alt_synch_pipe_1e8.tdf            ;         ;
; db/dffpipe_se9.tdf                         ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/dffpipe_se9.tdf                   ;         ;
; db/alt_synch_pipe_2e8.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/alt_synch_pipe_2e8.tdf            ;         ;
; db/dffpipe_te9.tdf                         ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/dffpipe_te9.tdf                   ;         ;
; db/cmpr_uu5.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/cmpr_uu5.tdf                      ;         ;
; db/cmpr_tu5.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/cmpr_tu5.tdf                      ;         ;
; db/mux_5r7.tdf                             ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/mux_5r7.tdf                       ;         ;
; scfifo.tdf                                 ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf                   ;         ;
; a_regfifo.inc                              ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_regfifo.inc                ;         ;
; a_dpfifo.inc                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_dpfifo.inc                 ;         ;
; a_i2fifo.inc                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_i2fifo.inc                 ;         ;
; a_fffifo.inc                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_fffifo.inc                 ;         ;
; a_f2fifo.inc                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_f2fifo.inc                 ;         ;
; db/scfifo_eu81.tdf                         ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/scfifo_eu81.tdf                   ;         ;
; db/a_dpfifo_l491.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/a_dpfifo_l491.tdf                 ;         ;
; db/a_fefifo_jaf.tdf                        ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/a_fefifo_jaf.tdf                  ;         ;
; db/cntr_op7.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/cntr_op7.tdf                      ;         ;
; db/dpram_te71.tdf                          ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/dpram_te71.tdf                    ;         ;
; db/altsyncram_s9q1.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/altsyncram_s9q1.tdf               ;         ;
; db/cntr_uhb.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/cntr_uhb.tdf                      ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                 ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                 ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; db/altsyncram_6tf1.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/altsyncram_6tf1.tdf               ;         ;
; /work_2/module/44_uart_sdram/sim/adc_1.mif ; yes             ; Auto-Found Memory Initialization File  ; /work_2/module/44_uart_sdram/sim/adc_1.mif                                  ;         ;
; db/decode_61a.tdf                          ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/decode_61a.tdf                    ;         ;
; db/mux_tfb.tdf                             ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/mux_tfb.tdf                       ;         ;
; lpm_counter.tdf                            ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_constant.inc                           ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; cmpconst.inc                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; dffeea.inc                                 ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; alt_counter_stratix.inc                    ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_8mi.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/cntr_8mi.tdf                      ;         ;
; sld_signaltap.vhd                          ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                     ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                        ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                           ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; sld_mbpmg.vhd                              ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd               ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                     ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_ta84.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/altsyncram_ta84.tdf               ;         ;
; altdpram.tdf                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                        ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                             ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                 ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_flc.tdf                             ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/mux_flc.tdf                       ;         ;
; lpm_decode.tdf                             ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                 ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/declut.inc                   ;         ;
; db/decode_vnf.tdf                          ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/decode_vnf.tdf                    ;         ;
; db/cntr_pai.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/cntr_pai.tdf                      ;         ;
; db/cmpr_f9c.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/cmpr_f9c.tdf                      ;         ;
; db/cntr_82j.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/cntr_82j.tdf                      ;         ;
; db/cntr_39i.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/cntr_39i.tdf                      ;         ;
; db/cmpr_d9c.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/cmpr_d9c.tdf                      ;         ;
; db/cntr_kri.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/cntr_kri.tdf                      ;         ;
; db/cmpr_99c.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/cmpr_99c.tdf                      ;         ;
; sld_rom_sr.vhd                             ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                           ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_divide.tdf                             ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                            ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc                        ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_i3m.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/lpm_divide_i3m.tdf                ;         ;
; db/sign_div_unsign_llh.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/sign_div_unsign_llh.tdf           ;         ;
; db/alt_u_div_gve.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/alt_u_div_gve.tdf                 ;         ;
; db/lpm_divide_fbm.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/lpm_divide_fbm.tdf                ;         ;
; db/lpm_divide_ibm.tdf                      ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/lpm_divide_ibm.tdf                ;         ;
; db/sign_div_unsign_olh.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/sign_div_unsign_olh.tdf           ;         ;
; db/alt_u_div_mve.tdf                       ; yes             ; Auto-Generated Megafunction            ; E:/work_2/module/44_uart_sdram/project/db/alt_u_div_mve.tdf                 ;         ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 1411             ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 1479             ;
;     -- 7 input functions                    ; 6                ;
;     -- 6 input functions                    ; 173              ;
;     -- 5 input functions                    ; 276              ;
;     -- 4 input functions                    ; 164              ;
;     -- <=3 input functions                  ; 860              ;
;                                             ;                  ;
; Dedicated logic registers                   ; 2445             ;
;                                             ;                  ;
; I/O pins                                    ; 85               ;
; Total MLAB memory bits                      ; 0                ;
; Total block memory bits                     ; 1069056          ;
; Total DSP Blocks                            ; 0                ;
; Total PLLs                                  ; 4                ;
;     -- PLLs                                 ; 4                ;
;                                             ;                  ;
; Maximum fan-out node                        ; sys_clk_dup~buf0 ;
; Maximum fan-out                             ; 1299             ;
; Total fan-out                               ; 17865            ;
; Average fan-out                             ; 4.12             ;
+---------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |uart_sdram                                                                                             ; 1479 (123)        ; 2445 (44)    ; 1069056           ; 0          ; 85   ; 0            ; |uart_sdram                                                                                                                                                                                                                                                                                                                                       ;              ;
;    |clk_gen:clk_gen_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|clk_gen:clk_gen_inst                                                                                                                                                                                                                                                                                                                  ;              ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|clk_gen:clk_gen_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                          ;              ;
;          |clk_gen_altpll:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated                                                                                                                                                                                                                                                            ;              ;
;    |counter:counter_inst_0|                                                                             ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|counter:counter_inst_0                                                                                                                                                                                                                                                                                                                ;              ;
;       |lpm_counter:LPM_COUNTER_component|                                                               ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|counter:counter_inst_0|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                              ;              ;
;          |cntr_8mi:auto_generated|                                                                      ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated                                                                                                                                                                                                                                                      ;              ;
;    |counter:counter_inst_1|                                                                             ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|counter:counter_inst_1                                                                                                                                                                                                                                                                                                                ;              ;
;       |lpm_counter:LPM_COUNTER_component|                                                               ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|counter:counter_inst_1|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                              ;              ;
;          |cntr_8mi:auto_generated|                                                                      ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated                                                                                                                                                                                                                                                      ;              ;
;    |fifo_read:fifo_read_inst|                                                                           ; 61 (45)           ; 44 (32)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|fifo_read:fifo_read_inst                                                                                                                                                                                                                                                                                                              ;              ;
;       |read_fifo:read_fifo_inst|                                                                        ; 16 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst                                                                                                                                                                                                                                                                                     ;              ;
;          |scfifo:scfifo_component|                                                                      ; 16 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                             ;              ;
;             |scfifo_eu81:auto_generated|                                                                ; 16 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated                                                                                                                                                                                                                                  ;              ;
;                |a_dpfifo_l491:dpfifo|                                                                   ; 16 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo                                                                                                                                                                                                             ;              ;
;                   |a_fefifo_jaf:fifo_state|                                                             ; 16 (6)            ; 12 (2)       ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|a_fefifo_jaf:fifo_state                                                                                                                                                                                     ;              ;
;                      |cntr_op7:count_usedw|                                                             ; 10 (10)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw                                                                                                                                                                ;              ;
;    |rom:rom_inst|                                                                                       ; 24 (0)            ; 6 (0)        ; 524288            ; 0          ; 0    ; 0            ; |uart_sdram|rom:rom_inst                                                                                                                                                                                                                                                                                                                          ;              ;
;       |altsyncram:altsyncram_component|                                                                 ; 24 (0)            ; 6 (0)        ; 524288            ; 0          ; 0    ; 0            ; |uart_sdram|rom:rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                          ;              ;
;          |altsyncram_6tf1:auto_generated|                                                               ; 24 (0)            ; 6 (6)        ; 524288            ; 0          ; 0    ; 0            ; |uart_sdram|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6tf1:auto_generated                                                                                                                                                                                                                                                           ;              ;
;             |decode_61a:rden_decode|                                                                    ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6tf1:auto_generated|decode_61a:rden_decode                                                                                                                                                                                                                                    ;              ;
;             |mux_tfb:mux2|                                                                              ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6tf1:auto_generated|mux_tfb:mux2                                                                                                                                                                                                                                              ;              ;
;    |sdram_top:sdram_top_inst|                                                                           ; 452 (76)          ; 376 (0)      ; 24576             ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst                                                                                                                                                                                                                                                                                                              ;              ;
;       |fifo_ctrl:fifo_ctrl_inst|                                                                        ; 197 (7)           ; 228 (36)     ; 24576             ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst                                                                                                                                                                                                                                                                                     ;              ;
;          |fifo_data:rd_fifo_data|                                                                       ; 96 (0)            ; 96 (0)       ; 8192              ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data                                                                                                                                                                                                                                                              ;              ;
;             |dcfifo:dcfifo_component|                                                                   ; 96 (0)            ; 96 (0)       ; 8192              ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component                                                                                                                                                                                                                                      ;              ;
;                |dcfifo_jlq1:auto_generated|                                                             ; 96 (16)           ; 96 (37)      ; 8192              ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated                                                                                                                                                                                                           ;              ;
;                   |a_gray2bin_pab:wrptr_g_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin                                                                                                                                                                           ;              ;
;                   |a_gray2bin_pab:ws_dgrp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin                                                                                                                                                                           ;              ;
;                   |a_graycounter_kdc:wrptr_g1p|                                                         ; 20 (20)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                               ;              ;
;                   |a_graycounter_ov6:rdptr_g1p|                                                         ; 19 (19)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                               ;              ;
;                   |alt_synch_pipe_2e8:ws_dgrp|                                                          ; 0 (0)             ; 11 (0)       ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp                                                                                                                                                                                ;              ;
;                      |dffpipe_te9:dffpipe14|                                                            ; 0 (0)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe14                                                                                                                                                          ;              ;
;                   |altsyncram_us91:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram                                                                                                                                                                                  ;              ;
;                   |dffpipe_pe9:ws_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                        ;              ;
;                   |dffpipe_pe9:ws_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                        ;              ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                       ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                             ;              ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                       ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                             ;              ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                            ;              ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                      ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                            ;              ;
;          |fifo_data:wr_fifo_data|                                                                       ; 94 (0)            ; 96 (0)       ; 16384             ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data                                                                                                                                                                                                                                                              ;              ;
;             |dcfifo:dcfifo_component|                                                                   ; 94 (0)            ; 96 (0)       ; 16384             ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component                                                                                                                                                                                                                                      ;              ;
;                |dcfifo_jlq1:auto_generated|                                                             ; 94 (16)           ; 96 (37)      ; 16384             ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated                                                                                                                                                                                                           ;              ;
;                   |a_gray2bin_pab:rdptr_g_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin                                                                                                                                                                           ;              ;
;                   |a_gray2bin_pab:rs_dgwp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_gray2bin_pab:rs_dgwp_gray2bin                                                                                                                                                                           ;              ;
;                   |a_graycounter_kdc:wrptr_g1p|                                                         ; 17 (17)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                               ;              ;
;                   |a_graycounter_ov6:rdptr_g1p|                                                         ; 21 (21)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                               ;              ;
;                   |alt_synch_pipe_1e8:rs_dgwp|                                                          ; 0 (0)             ; 11 (0)       ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp                                                                                                                                                                                ;              ;
;                      |dffpipe_se9:dffpipe12|                                                            ; 0 (0)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe12                                                                                                                                                          ;              ;
;                   |altsyncram_us91:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram                                                                                                                                                                                  ;              ;
;                   |dffpipe_pe9:rs_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                        ;              ;
;                   |dffpipe_pe9:rs_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                        ;              ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                       ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                             ;              ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                       ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                             ;              ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                      ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                            ;              ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                      ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                            ;              ;
;       |sdram_ctrl:sdram_ctrl_inst|                                                                      ; 179 (0)           ; 148 (0)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst                                                                                                                                                                                                                                                                                   ;              ;
;          |sdram_a_ref:sdram_a_ref_inst|                                                                 ; 32 (32)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst                                                                                                                                                                                                                                                      ;              ;
;          |sdram_arbit:sdram_arbit_inst|                                                                 ; 22 (22)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst                                                                                                                                                                                                                                                      ;              ;
;          |sdram_init:sdram_init_inst|                                                                   ; 41 (41)           ; 34 (34)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst                                                                                                                                                                                                                                                        ;              ;
;          |sdram_read:sdram_read_inst|                                                                   ; 42 (42)           ; 45 (45)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst                                                                                                                                                                                                                                                        ;              ;
;          |sdram_write:sdram_write_inst|                                                                 ; 42 (42)           ; 37 (37)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst                                                                                                                                                                                                                                                      ;              ;
;    |seven_segment_LED:seven_segment_LED_inst|                                                           ; 359 (21)          ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst                                                                                                                                                                                                                                                                                              ;              ;
;       |lpm_divide:Div3|                                                                                 ; 91 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3                                                                                                                                                                                                                                                                              ;              ;
;          |lpm_divide_ibm:auto_generated|                                                                ; 91 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3|lpm_divide_ibm:auto_generated                                                                                                                                                                                                                                                ;              ;
;             |sign_div_unsign_olh:divider|                                                               ; 91 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                    ;              ;
;                |alt_u_div_mve:divider|                                                                  ; 91 (91)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                              ;              ;
;       |lpm_divide:Div4|                                                                                 ; 67 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4                                                                                                                                                                                                                                                                              ;              ;
;          |lpm_divide_fbm:auto_generated|                                                                ; 67 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4|lpm_divide_fbm:auto_generated                                                                                                                                                                                                                                                ;              ;
;             |sign_div_unsign_llh:divider|                                                               ; 67 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                    ;              ;
;                |alt_u_div_gve:divider|                                                                  ; 67 (67)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                              ;              ;
;       |lpm_divide:Mod3|                                                                                 ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod3                                                                                                                                                                                                                                                                              ;              ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod3|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                ;              ;
;             |sign_div_unsign_llh:divider|                                                               ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod3|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                    ;              ;
;                |alt_u_div_gve:divider|                                                                  ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod3|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                              ;              ;
;       |lpm_divide:Mod4|                                                                                 ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4                                                                                                                                                                                                                                                                              ;              ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                ;              ;
;             |sign_div_unsign_llh:divider|                                                               ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                    ;              ;
;                |alt_u_div_gve:divider|                                                                  ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                              ;              ;
;       |lpm_divide:Mod5|                                                                                 ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5                                                                                                                                                                                                                                                                              ;              ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                ;              ;
;             |sign_div_unsign_llh:divider|                                                               ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                    ;              ;
;                |alt_u_div_gve:divider|                                                                  ; 71 (71)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                              ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 97 (1)            ; 86 (0)       ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 96 (63)           ; 86 (58)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 331 (1)           ; 1833 (254)   ; 520192            ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 330 (0)           ; 1579 (0)     ; 520192            ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 330 (15)          ; 1579 (544)   ; 520192            ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 76 (76)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ;              ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                              ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 520192            ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ;              ;
;                |altsyncram_ta84:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 520192            ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ta84:auto_generated                                                                                                                                            ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 86 (86)           ; 69 (69)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ;              ;
;             |sld_ela_control:ela_control|                                                               ; 155 (1)           ; 651 (1)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 127 (0)           ; 635 (0)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 381 (381)    ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 127 (0)           ; 254 (0)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 27 (27)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 44 (11)           ; 202 (0)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ;              ;
;                   |cntr_pai:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pai:auto_generated                                                        ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ;              ;
;                   |cntr_82j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                 ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ;              ;
;                   |cntr_39i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated                                                                       ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ;              ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                          ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 127 (127)    ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 11 (11)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |uart_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+
; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6tf1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; ROM              ; 65536        ; 8            ; --           ; --           ; 524288 ; ../sim/ADC_1.mif ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ta84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 127          ; 4096         ; 127          ; 520192 ; None             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                      ; IP Include File                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |uart_sdram|clk_gen:clk_gen_inst                                                     ; E:/work_2/module/44_uart_sdram/project/ip_core/clk_gen/clk_gen.v     ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |uart_sdram|counter:counter_inst_0                                                   ; E:/work_2/module/44_uart_sdram/project/counter.v                     ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |uart_sdram|counter:counter_inst_1                                                   ; E:/work_2/module/44_uart_sdram/project/counter.v                     ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst                        ; E:/work_2/module/44_uart_sdram/project/ip_core/read_fifo/read_fifo.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |uart_sdram|rom:rom_inst                                                             ; E:/work_2/module/44_uart_sdram/project/rom.v                         ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data ; E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data ; E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state                                                                                          ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+
; Name                 ; read_state.RD_PRE ; read_state.RD_TRP ; read_state.RD_DATA ; read_state.RD_CL ; read_state.RD_TRCD ; read_state.RD_READ ; read_state.RD_ACTIVE ; read_state.RD_IDLE ; read_state.RD_END ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+
; read_state.RD_IDLE   ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 0                  ; 0                 ;
; read_state.RD_ACTIVE ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 1                    ; 1                  ; 0                 ;
; read_state.RD_READ   ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 1                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_TRCD   ; 0                 ; 0                 ; 0                  ; 0                ; 1                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_CL     ; 0                 ; 0                 ; 0                  ; 1                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_DATA   ; 0                 ; 0                 ; 1                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_TRP    ; 0                 ; 1                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_PRE    ; 1                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_END    ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 1                 ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state                                                                              ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+
; Name                  ; write_state.WR_TRP ; write_state.WR_END ; write_state.WR_PRE ; write_state.WR_DATA ; write_state.WR_TRCD ; write_state.WR_WRITE ; write_state.WR_ACTIVE ; write_state.WR_IDLE ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+
; write_state.WR_IDLE   ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ;
; write_state.WR_ACTIVE ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 1                     ; 1                   ;
; write_state.WR_WRITE  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 1                    ; 0                     ; 1                   ;
; write_state.WR_TRCD   ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_DATA   ; 0                  ; 0                  ; 0                  ; 1                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_PRE    ; 0                  ; 0                  ; 1                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_END    ; 0                  ; 1                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_TRP    ; 1                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state                                    ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+
; Name                 ; aref_state.AREF_END ; aref_state.AREF_TRF ; aref_state.AREF_TRP ; aref_state.AUTO_REF ; aref_state.AREF_PCHA ; aref_state.AREF_IDLE ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+
; aref_state.AREF_IDLE ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ;
; aref_state.AREF_PCHA ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 1                    ;
; aref_state.AUTO_REF  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 1                    ;
; aref_state.AREF_TRP  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 1                    ;
; aref_state.AREF_TRF  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 1                    ;
; aref_state.AREF_END  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state ;
+-------------+------------+-------------+------------+-------------+------------------------------------------------+
; Name        ; state.READ ; state.WRITE ; state.AREF ; state.ARBIT ; state.IDLE                                     ;
+-------------+------------+-------------+------------+-------------+------------------------------------------------+
; state.IDLE  ; 0          ; 0           ; 0          ; 0           ; 0                                              ;
; state.ARBIT ; 0          ; 0           ; 0          ; 1           ; 1                                              ;
; state.AREF  ; 0          ; 0           ; 1          ; 0           ; 1                                              ;
; state.WRITE ; 0          ; 1           ; 0          ; 0           ; 1                                              ;
; state.READ  ; 1          ; 0           ; 0          ; 0           ; 1                                              ;
+-------------+------------+-------------+------------+-------------+------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state                                                                                 ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+
; Name                 ; init_state.INIT_TMRD ; init_state.INIT_END ; init_state.INIT_MRS ; init_state.INIT_TRF ; init_state.INIT_TRP ; init_state.INIT_AR ; init_state.INIT_PRE ; init_state.INIT_IDLE ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+
; init_state.INIT_IDLE ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                    ;
; init_state.INIT_PRE  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 1                    ;
; init_state.INIT_AR   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                   ; 1                    ;
; init_state.INIT_TRP  ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_TRF  ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_MRS  ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_END  ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_TMRD ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                  ;
+-------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------+------------------------------------------------------------------+--------------------------------------------+
; rx_flag_count_clr ; yes                                                              ; yes                                        ;
; rx_flag           ; yes                                                              ; yes                                        ;
; rx_flag_set       ; yes                                                              ; yes                                        ;
+-------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                         ; Reason for Removal                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[8..15]                                                                     ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[3]                                                                            ; Stuck at GND due to stuck port data_in                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[3]                                                                         ; Stuck at GND due to stuck port data_in                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_addr[0]                                                                         ; Stuck at VCC due to stuck port data_in                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[3]                                                                          ; Stuck at GND due to stuck port data_in                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_ba[0,1]                                                                         ; Stuck at VCC due to stuck port data_in                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_addr[1..12]                                                                     ; Stuck at VCC due to stuck port data_in                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[0]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[3]                                                                            ; Stuck at GND due to stuck port data_in                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[1,2,4,5]                                                                     ; Stuck at VCC due to stuck port data_in                                                                  ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[0..9]       ; Lost fanout                                                                                             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|cntr_uhb:rd_ptr_count|counter_reg_bit[0..9] ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]            ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]            ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]            ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10]            ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[0]                                                                             ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]   ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[3,6..12]                                                                     ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]   ;
; seven_segment_LED:seven_segment_LED_inst|segs[21..26,28..33,35..40]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16..23]                                                                                               ; Stuck at GND due to stuck port data_in                                                                  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16..23]                                                                                               ; Stuck at GND due to stuck port data_in                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~4                                                                           ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~5                                                                           ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~6                                                                           ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~4                                                                        ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~5                                                                        ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~6                                                                        ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~7                                                                        ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~4                                                                         ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~5                                                                         ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~6                                                                         ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~4                                                                           ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~5                                                                           ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~6                                                                           ; Lost fanout                                                                                             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en                                                                              ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ;
; Total Number of Removed Registers = 113                                                                                                                               ;                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2445  ;
; Number of registers using Synchronous Clear  ; 179   ;
; Number of registers using Synchronous Load   ; 219   ;
; Number of registers using Asynchronous Clear ; 1182  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 809   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rx_flag_count_clr                                                                                                                                                              ; 17      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1]                                                                                   ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1]                                                                                  ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1]                                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1]                                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2]                                                                                   ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2]                                                                                  ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2]                                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2]                                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0]                                                                                   ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0]                                                                                  ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0]                                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0]                                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0]                                                                                      ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]                                                                                   ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]                                                                                      ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]                                                                                      ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1]                                                                                   ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0]                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0]                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1]                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1]                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2]                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2]                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3]                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3]                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4]                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4]                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5]                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5]                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6]                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6]                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7]                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7]                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8]                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8]                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9]                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9]                                                                                 ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10]                                                                                   ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]                                                                                ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]                                                                                   ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11]                                                                                ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]                                                                                   ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12]                                                                                ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|rdemp_eq_comp_lsb_aeb                              ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|rdemp_eq_comp_msb_aeb                              ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0             ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|rdemp_eq_comp_lsb_aeb                              ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|rdemp_eq_comp_msb_aeb                              ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0             ; 10      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0             ; 11      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0             ; 7       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; Total number of inverted registers = 73                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |uart_sdram|cnt_wait[7]                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1]                  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; Yes        ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7]                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12]               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |uart_sdram|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6tf1:auto_generated|mux_tfb:mux2|l3_w1_n0_mux_dataout ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |uart_sdram|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |uart_sdram|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |uart_sdram|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |uart_sdram|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |uart_sdram|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                     ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |uart_sdram|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |uart_sdram|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for Top-level Entity: |uart_sdram              ;
+------------------------------+-------+------+---------------------+
; Assignment                   ; Value ; From ; To                  ;
+------------------------------+-------+------+---------------------+
; PRESERVE_REGISTER            ; on    ; -    ; rx_flag_count_clr   ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rx_flag_count_clr   ;
; PRESERVE_REGISTER            ; on    ; -    ; rx_flag             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rx_flag             ;
; PRESERVE_REGISTER            ; on    ; -    ; rx_flag_set         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rx_flag_set         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_addr[12]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_addr[12]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_addr[11]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_addr[11]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_addr[10]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_addr[10]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_addr[9]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_addr[9]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_addr[8]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_addr[8]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_addr[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_addr[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_addr[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_addr[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_addr[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_addr[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_addr[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_addr[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_addr[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_addr[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_addr[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_addr[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_addr[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_addr[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_addr[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_addr[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_clk_dup~buf0    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_clk_dup~buf0    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[15]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[15]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[14]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[14]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[13]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[13]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[12]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[12]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[11]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[11]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[10]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[10]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[9]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[9]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[8]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[8]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[15]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[15]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[14]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[14]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[13]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[13]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[12]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[12]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[11]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[11]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[10]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[10]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[9]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[9]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[8]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[8]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[7]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[7]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[6]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[6]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[5]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[5]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[4]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[4]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[3]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[3]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[0]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_data[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_data[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_data[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_data[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_data[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_data[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_data[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_data[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_data[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_data[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_data[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_data[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_data[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_data[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_data[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_data[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[7]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[7]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[6]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[6]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[5]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[5]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[4]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[4]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[3]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[3]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[0]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_en         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_en         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clk_50m             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clk_50m             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clk_100m            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clk_100m            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clk_100m_shift      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clk_100m_shift      ;
+------------------------------+-------+------+---------------------+


+------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst                  ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_req       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_req       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_ack       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_ack       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[16]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[16]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[15]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[15]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[14]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[14]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[13]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[13]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[12]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[12]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[11]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[11]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[10]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[10]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[9]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[9]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[8]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[8]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_addr[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_addr[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[15]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[15]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[14]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[14]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[13]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[13]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[12]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[12]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[11]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[11]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[10]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[10]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[9]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[9]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[8]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[8]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_in[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_in[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_req       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_req       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_ack       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_ack       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[16]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[16]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[15]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[15]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[14]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[14]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[13]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[13]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[12]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[12]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[11]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[11]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[10]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[10]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[9]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[9]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[8]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[8]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_addr[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_addr[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_data_out[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_data_out[0]  ;
+------------------------------+-------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                 ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                             ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                             ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                 ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                             ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                             ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|dpram_te71:FIFOram|altsyncram_s9q1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6tf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |uart_sdram ;
+----------------+----------------------------+------------------------------+
; Parameter Name ; Value                      ; Type                         ;
+----------------+----------------------------+------------------------------+
; DATA_NUM       ; 000000000000000000000001   ; Unsigned Binary              ;
; WAIT_MAX       ; 0000000000000111           ; Unsigned Binary              ;
; UART_BPS       ; 10010110000000             ; Unsigned Binary              ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary              ;
+----------------+----------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:clk_gen_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_gen ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 4                         ; Signed Integer                ;
; CLK2_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK2_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; -833                      ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; clk_gen_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone V                 ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                  ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                        ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                                        ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                        ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_jlq1 ; Untyped                                                                                               ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                  ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                        ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                                        ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                        ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_jlq1 ; Untyped                                                                                               ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                     ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
; T_POWER        ; 100111000100000 ; Unsigned Binary                                                                          ;
; P_CHARGE       ; 0010            ; Unsigned Binary                                                                          ;
; AUTO_REF       ; 0001            ; Unsigned Binary                                                                          ;
; NOP            ; 0111            ; Unsigned Binary                                                                          ;
; M_REG_SET      ; 0000            ; Unsigned Binary                                                                          ;
; INIT_IDLE      ; 000             ; Unsigned Binary                                                                          ;
; INIT_PRE       ; 001             ; Unsigned Binary                                                                          ;
; INIT_TRP       ; 011             ; Unsigned Binary                                                                          ;
; INIT_AR        ; 010             ; Unsigned Binary                                                                          ;
; INIT_TRF       ; 100             ; Unsigned Binary                                                                          ;
; INIT_MRS       ; 101             ; Unsigned Binary                                                                          ;
; INIT_TMRD      ; 111             ; Unsigned Binary                                                                          ;
; INIT_END       ; 110             ; Unsigned Binary                                                                          ;
; TRP_CLK        ; 010             ; Unsigned Binary                                                                          ;
; TRC_CLK        ; 111             ; Unsigned Binary                                                                          ;
; TMRD_CLK       ; 011             ; Unsigned Binary                                                                          ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; IDLE           ; 00001 ; Unsigned Binary                                                                                      ;
; ARBIT          ; 00010 ; Unsigned Binary                                                                                      ;
; AREF           ; 00100 ; Unsigned Binary                                                                                      ;
; WRITE          ; 01000 ; Unsigned Binary                                                                                      ;
; READ           ; 10000 ; Unsigned Binary                                                                                      ;
; CMD_NOP        ; 0111  ; Unsigned Binary                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; CNT_REF_MAX    ; 1011101101 ; Unsigned Binary                                                                                 ;
; TRP_CLK        ; 010        ; Unsigned Binary                                                                                 ;
; TRC_CLK        ; 111        ; Unsigned Binary                                                                                 ;
; P_CHARGE       ; 0010       ; Unsigned Binary                                                                                 ;
; A_REF          ; 0001       ; Unsigned Binary                                                                                 ;
; NOP            ; 0111       ; Unsigned Binary                                                                                 ;
; AREF_IDLE      ; 000        ; Unsigned Binary                                                                                 ;
; AREF_PCHA      ; 001        ; Unsigned Binary                                                                                 ;
; AREF_TRP       ; 011        ; Unsigned Binary                                                                                 ;
; AUTO_REF       ; 010        ; Unsigned Binary                                                                                 ;
; AREF_TRF       ; 100        ; Unsigned Binary                                                                                 ;
; AREF_END       ; 101        ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                 ;
; TRP_CLK        ; 0000000010 ; Unsigned Binary                                                                                 ;
; WR_IDLE        ; 0000       ; Unsigned Binary                                                                                 ;
; WR_ACTIVE      ; 0001       ; Unsigned Binary                                                                                 ;
; WR_TRCD        ; 0011       ; Unsigned Binary                                                                                 ;
; WR_WRITE       ; 0010       ; Unsigned Binary                                                                                 ;
; WR_DATA        ; 0100       ; Unsigned Binary                                                                                 ;
; WR_PRE         ; 0101       ; Unsigned Binary                                                                                 ;
; WR_TRP         ; 0111       ; Unsigned Binary                                                                                 ;
; WR_END         ; 0110       ; Unsigned Binary                                                                                 ;
; NOP            ; 0111       ; Unsigned Binary                                                                                 ;
; ACTIVE         ; 0011       ; Unsigned Binary                                                                                 ;
; WRITE          ; 0100       ; Unsigned Binary                                                                                 ;
; B_STOP         ; 0110       ; Unsigned Binary                                                                                 ;
; P_CHARGE       ; 0010       ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                          ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                               ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                               ;
; TRP_CLK        ; 0000000010 ; Unsigned Binary                                                                               ;
; RD_IDLE        ; 0000       ; Unsigned Binary                                                                               ;
; RD_ACTIVE      ; 0001       ; Unsigned Binary                                                                               ;
; RD_TRCD        ; 0011       ; Unsigned Binary                                                                               ;
; RD_READ        ; 0010       ; Unsigned Binary                                                                               ;
; RD_CL          ; 0100       ; Unsigned Binary                                                                               ;
; RD_DATA        ; 0101       ; Unsigned Binary                                                                               ;
; RD_PRE         ; 0111       ; Unsigned Binary                                                                               ;
; RD_TRP         ; 0110       ; Unsigned Binary                                                                               ;
; RD_END         ; 1100       ; Unsigned Binary                                                                               ;
; NOP            ; 0111       ; Unsigned Binary                                                                               ;
; ACTIVE         ; 0011       ; Unsigned Binary                                                                               ;
; READ           ; 0101       ; Unsigned Binary                                                                               ;
; B_STOP         ; 0110       ; Unsigned Binary                                                                               ;
; P_CHARGE       ; 0010       ; Unsigned Binary                                                                               ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_read:fifo_read_inst ;
+-------------------+--------------------------+------------------------+
; Parameter Name    ; Value                    ; Type                   ;
+-------------------+--------------------------+------------------------+
; BAUD_CNT_END      ; 1010001010111            ; Unsigned Binary        ;
; BAUD_CNT_END_HALF ; 0101000101011            ; Unsigned Binary        ;
; CNT_WAIT_MAX      ; 010011000100101100111111 ; Unsigned Binary        ;
+-------------------+--------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                 ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                 ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                        ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                        ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                        ;
; CBXI_PARAMETER          ; scfifo_eu81 ; Untyped                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; ../sim/ADC_1.mif     ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_6tf1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:counter_inst_0|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH              ; 16          ; Signed Integer                                                 ;
; LPM_DIRECTION          ; UP          ; Untyped                                                        ;
; LPM_MODULUS            ; 0           ; Untyped                                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                        ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                             ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                        ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                        ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                        ;
; CBXI_PARAMETER         ; cntr_8mi    ; Untyped                                                        ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:counter_inst_1|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH              ; 16          ; Signed Integer                                                 ;
; LPM_DIRECTION          ; UP          ; Untyped                                                        ;
; LPM_MODULUS            ; 0           ; Untyped                                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                        ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                             ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                        ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                        ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                        ;
; CBXI_PARAMETER         ; cntr_8mi    ; Untyped                                                        ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_segment_LED:seven_segment_LED_inst                               ;
+----------------+----------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                            ; Type            ;
+----------------+----------------------------------------------------------------------------------+-----------------+
; ctable         ; 10010000100000001111100010000010100100101001100110110000101001001111100111000000 ; Unsigned Binary ;
+----------------+----------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 127                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 127                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 18086                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 28769                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 407                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; clk_gen:clk_gen_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                ;
; Entity Instance            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                                               ;
;     -- LPM_NUMWORDS        ; 1024                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
; Entity Instance            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                                               ;
;     -- LPM_NUMWORDS        ; 1024                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                           ;
+----------------------------+---------------------------------------------------------------------------+
; Name                       ; Value                                                                     ;
+----------------------------+---------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                         ;
; Entity Instance            ; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                              ;
;     -- lpm_width           ; 8                                                                         ;
;     -- LPM_NUMWORDS        ; 1024                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                       ;
;     -- USE_EAB             ; ON                                                                        ;
+----------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; rom:rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 65536                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seven_segment_LED:seven_segment_LED_inst"                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (20 bits) it drives.  Extra input bit(s) "num[19..8]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "counter:counter_inst_0" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; aclr   ; Input ; Info     ; Stuck at GND           ;
; cnt_en ; Input ; Info     ; Stuck at VCC           ;
+--------+-------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_read:fifo_read_inst"                                                                                                                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; burst_num       ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (10 bits) it drives.  The 14 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; burst_num[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; burst_num[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; tx_data         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; tx_flag         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data" ;
+---------+--------+----------+------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                ;
+---------+--------+----------+------------------------------------------------------------------------+
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                 ;
+---------+--------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data" ;
+---------+--------+----------+------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                ;
+---------+--------+----------+------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                 ;
+---------+--------+----------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst"                                                                                                                                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_fifo_wr_data[15..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sdram_wr_b_addr[23..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sdram_wr_e_addr[23..1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sdram_wr_e_addr[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; wr_burst_len            ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (10 bits) it drives.  The 14 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wr_burst_len[9..1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wr_burst_len[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; wr_rst                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; rd_fifo_rd_data         ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "rd_fifo_rd_data[15..8]" have no fanouts                                                ;
; sdram_rd_b_addr[23..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sdram_rd_e_addr[23..1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sdram_rd_e_addr[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; rd_burst_len            ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (10 bits) it drives.  The 14 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_burst_len[9..1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rd_burst_len[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; rd_rst                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; init_end                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 127                 ; 127              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                       ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                            ; Details                                                                                                                                                        ;
+--------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[0]                                                          ; N/A                                                                                                                                                            ;
; address[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[0]                                                          ; N/A                                                                                                                                                            ;
; address[10]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[10]                                                         ; N/A                                                                                                                                                            ;
; address[10]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[10]                                                         ; N/A                                                                                                                                                            ;
; address[11]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[11]                                                         ; N/A                                                                                                                                                            ;
; address[11]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[11]                                                         ; N/A                                                                                                                                                            ;
; address[12]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[12]                                                         ; N/A                                                                                                                                                            ;
; address[12]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[12]                                                         ; N/A                                                                                                                                                            ;
; address[13]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[13]                                                         ; N/A                                                                                                                                                            ;
; address[13]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[13]                                                         ; N/A                                                                                                                                                            ;
; address[14]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[14]                                                         ; N/A                                                                                                                                                            ;
; address[14]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[14]                                                         ; N/A                                                                                                                                                            ;
; address[15]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[15]                                                         ; N/A                                                                                                                                                            ;
; address[15]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[15]                                                         ; N/A                                                                                                                                                            ;
; address[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[1]                                                          ; N/A                                                                                                                                                            ;
; address[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[1]                                                          ; N/A                                                                                                                                                            ;
; address[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[2]                                                          ; N/A                                                                                                                                                            ;
; address[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[2]                                                          ; N/A                                                                                                                                                            ;
; address[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[3]                                                          ; N/A                                                                                                                                                            ;
; address[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[3]                                                          ; N/A                                                                                                                                                            ;
; address[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[4]                                                          ; N/A                                                                                                                                                            ;
; address[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[4]                                                          ; N/A                                                                                                                                                            ;
; address[5]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[5]                                                          ; N/A                                                                                                                                                            ;
; address[5]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[5]                                                          ; N/A                                                                                                                                                            ;
; address[6]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[6]                                                          ; N/A                                                                                                                                                            ;
; address[6]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[6]                                                          ; N/A                                                                                                                                                            ;
; address[7]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[7]                                                          ; N/A                                                                                                                                                            ;
; address[7]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[7]                                                          ; N/A                                                                                                                                                            ;
; address[8]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[8]                                                          ; N/A                                                                                                                                                            ;
; address[8]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[8]                                                          ; N/A                                                                                                                                                            ;
; address[9]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[9]                                                          ; N/A                                                                                                                                                            ;
; address[9]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[9]                                                          ; N/A                                                                                                                                                            ;
; rfifo_rd_data[0]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[0]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[1]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[1]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[2]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[2]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[3]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[3]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[4]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[4]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[5]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[5]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[6]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[6]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[7]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_rd_data[7]                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rfifo_wr_data[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[0]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[0]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[1]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[1]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[2]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[2]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[3]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[3]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[4]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[4]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[5]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[5]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[6]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[6]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[7]  ; N/A                                                                                                                                                            ;
; rfifo_wr_data[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[7]  ; N/A                                                                                                                                                            ;
; rfifo_wr_en                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_read:fifo_read_inst|read_en                                                                                                                             ; N/A                                                                                                                                                            ;
; rfifo_wr_en                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_read:fifo_read_inst|read_en                                                                                                                             ; N/A                                                                                                                                                            ;
; rx_data[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[0]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[0]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[1]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[1]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[2]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[2]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[3]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[3]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[4]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[4]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[5]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[5]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[5]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[5]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[6]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[6]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[6]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[6]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[7]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[7]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_data[7]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_data[7]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; rx_flag                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_flag                                                                                                                                                      ; N/A                                                                                                                                                            ;
; rx_flag                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_flag                                                                                                                                                      ; N/A                                                                                                                                                            ;
; rx_flag_count[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[0]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[0]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[10]                                                         ; N/A                                                                                                                                                            ;
; rx_flag_count[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[10]                                                         ; N/A                                                                                                                                                            ;
; rx_flag_count[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[11]                                                         ; N/A                                                                                                                                                            ;
; rx_flag_count[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[11]                                                         ; N/A                                                                                                                                                            ;
; rx_flag_count[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[12]                                                         ; N/A                                                                                                                                                            ;
; rx_flag_count[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[12]                                                         ; N/A                                                                                                                                                            ;
; rx_flag_count[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[13]                                                         ; N/A                                                                                                                                                            ;
; rx_flag_count[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[13]                                                         ; N/A                                                                                                                                                            ;
; rx_flag_count[14]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[14]                                                         ; N/A                                                                                                                                                            ;
; rx_flag_count[14]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[14]                                                         ; N/A                                                                                                                                                            ;
; rx_flag_count[15]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[15]                                                         ; N/A                                                                                                                                                            ;
; rx_flag_count[15]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[15]                                                         ; N/A                                                                                                                                                            ;
; rx_flag_count[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[1]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[1]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[2]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[2]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[3]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[3]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[4]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[4]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[5]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[5]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[6]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[6]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[7]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[7]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[8]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[8]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[9]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_count[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[9]                                                          ; N/A                                                                                                                                                            ;
; rx_flag_set                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_flag_set                                                                                                                                                  ; N/A                                                                                                                                                            ;
; rx_flag_set                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_flag_set                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_cas_n                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~1                                                                 ; N/A                                                                                                                                                            ;
; sdram_cas_n                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~1                                                                 ; N/A                                                                                                                                                            ;
; sdram_cke                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                                                                                                                                         ; N/A                                                                                                                                                            ;
; sdram_cke                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                                                                                                                                         ; N/A                                                                                                                                                            ;
; sdram_clk                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_100m_shift                                                                                                                                               ; N/A                                                                                                                                                            ;
; sdram_clk                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_100m_shift                                                                                                                                               ; N/A                                                                                                                                                            ;
; sdram_cs_n                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; sdram_cs_n                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; sdram_dqm[0]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; sdram_dqm[0]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; sdram_dqm[1]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; sdram_dqm[1]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; sdram_ras_n                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~2                                                                 ; N/A                                                                                                                                                            ;
; sdram_ras_n                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~2                                                                 ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[0]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[0]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[10] ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[10] ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[11] ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[11] ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[12] ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[12] ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[13] ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[13] ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[14] ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[14] ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[15] ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[15] ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[1]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[1]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[2]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[2]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[3]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[3]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[4]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[4]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[5]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[5]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[6]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[6]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[7]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[7]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[8]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[8]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[9]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_data_in[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[9]  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_addr[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]                                                                                           ; N/A                                                                                                                                                            ;
; sdram_we_n                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1                                                                 ; N/A                                                                                                                                                            ;
; sdram_we_n                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1                                                                 ; N/A                                                                                                                                                            ;
; sys_clk                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_clk                                                                                                                                                      ; N/A                                                                                                                                                            ;
; sys_clk                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_clk                                                                                                                                                      ; N/A                                                                                                                                                            ;
; sys_clk_dup                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_clk_dup~buf0                                                                                                                                             ; N/A                                                                                                                                                            ;
; clk_Key_1                                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; clk_Key_1                                                                                                                                                    ; N/A                                                                                                                                                            ;
; clk_Key_1                                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; clk_Key_1                                                                                                                                                    ; N/A                                                                                                                                                            ;
; sdram_dq[0]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[0]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[0]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[0]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[10]                               ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[10]                                                                                                                                                 ; N/A                                                                                                                                                            ;
; sdram_dq[10]                               ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[10]                                                                                                                                                 ; N/A                                                                                                                                                            ;
; sdram_dq[11]                               ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[11]                                                                                                                                                 ; N/A                                                                                                                                                            ;
; sdram_dq[11]                               ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[11]                                                                                                                                                 ; N/A                                                                                                                                                            ;
; sdram_dq[12]                               ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[12]                                                                                                                                                 ; N/A                                                                                                                                                            ;
; sdram_dq[12]                               ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[12]                                                                                                                                                 ; N/A                                                                                                                                                            ;
; sdram_dq[13]                               ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[13]                                                                                                                                                 ; N/A                                                                                                                                                            ;
; sdram_dq[13]                               ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[13]                                                                                                                                                 ; N/A                                                                                                                                                            ;
; sdram_dq[14]                               ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[14]                                                                                                                                                 ; N/A                                                                                                                                                            ;
; sdram_dq[14]                               ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[14]                                                                                                                                                 ; N/A                                                                                                                                                            ;
; sdram_dq[15]                               ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[15]                                                                                                                                                 ; N/A                                                                                                                                                            ;
; sdram_dq[15]                               ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[15]                                                                                                                                                 ; N/A                                                                                                                                                            ;
; sdram_dq[1]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[1]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[1]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[1]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[2]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[2]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[2]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[2]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[3]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[3]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[3]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[3]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[4]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[4]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[4]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[4]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[5]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[5]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[5]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[5]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[6]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[6]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[6]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[6]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[7]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[7]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[7]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[7]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[8]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[8]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[8]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[8]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[9]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[9]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_dq[9]                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_dq[9]                                                                                                                                                  ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_ack      ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|sdram_wr_ack                                                                                                                        ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_ack      ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|sdram_wr_ack                                                                                                                        ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_req      ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|sdram_wr_req                                                                                                                        ; N/A                                                                                                                                                            ;
; sdram_top:sdram_top_inst|sdram_wr_req      ; post-fitting  ; connected ; Top            ; post-synthesis    ; sdram_top:sdram_top_inst|sdram_wr_req                                                                                                                        ; N/A                                                                                                                                                            ;
+--------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Mon May 08 23:47:35 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_sdram -c uart_sdram
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/seven_segment_led.v
    Info (12023): Found entity 1: seven_segment_LED
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/sim/tb_uart_sdram.v
    Info (12023): Found entity 1: tb_uart_sdram
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/sim/sdram_model_plus.v
    Info (12023): Found entity 1: sdram_model_plus
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/fifo_read.v
    Info (12023): Found entity 1: fifo_read
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/sdram_write.v
    Info (12023): Found entity 1: sdram_write
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/sdram_read.v
    Info (12023): Found entity 1: sdram_read
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/sdram_init.v
    Info (12023): Found entity 1: sdram_init
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/sdram_arbit.v
    Info (12023): Found entity 1: sdram_arbit
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/sdram_a_ref.v
    Info (12023): Found entity 1: sdram_a_ref
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/fifo_ctrl.v
    Info (12023): Found entity 1: fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fifo_data/fifo_data.v
    Info (12023): Found entity 1: fifo_data
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v
    Info (12023): Found entity 1: clk_gen
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/uart_sdram.v
    Info (12023): Found entity 1: uart_sdram
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/read_fifo/read_fifo.v
    Info (12023): Found entity 1: read_fifo
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter
Warning (10227): Verilog HDL Port Declaration warning at sdram_model_plus.v(292): data type declaration for "data_sign" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at sdram_model_plus.v(291): see declaration for object "data_sign"
Info (12127): Elaborating entity "uart_sdram" for the top level hierarchy
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:clk_gen_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_gen:clk_gen_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clk_gen:clk_gen_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "clk_gen:clk_gen_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "-833"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "4"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_gen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v
    Info (12023): Found entity 1: clk_gen_altpll
Info (12128): Elaborating entity "clk_gen_altpll" for hierarchy "clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:sdram_top_inst"
Info (12128): Elaborating entity "fifo_ctrl" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst"
Info (12128): Elaborating entity "fifo_data" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_jlq1.tdf
    Info (12023): Found entity 1: dcfifo_jlq1
Info (12128): Elaborating entity "dcfifo_jlq1" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf
    Info (12023): Found entity 1: a_gray2bin_pab
Info (12128): Elaborating entity "a_gray2bin_pab" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf
    Info (12023): Found entity 1: a_graycounter_ov6
Info (12128): Elaborating entity "a_graycounter_ov6" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_ov6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf
    Info (12023): Found entity 1: a_graycounter_kdc
Info (12128): Elaborating entity "a_graycounter_kdc" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|a_graycounter_kdc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_us91.tdf
    Info (12023): Found entity 1: altsyncram_us91
Info (12128): Elaborating entity "altsyncram_us91" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1e8
Info (12128): Elaborating entity "alt_synch_pipe_1e8" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2e8
Info (12128): Elaborating entity "alt_synch_pipe_2e8" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe14"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|cmpr_tu5:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7
Info (12128): Elaborating entity "mux_5r7" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst"
Info (12128): Elaborating entity "sdram_init" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst"
Info (10264): Verilog HDL Case Statement information at sdram_init.v(159): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_arbit" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst"
Info (10264): Verilog HDL Case Statement information at sdram_arbit.v(145): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_a_ref" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst"
Info (10264): Verilog HDL Case Statement information at sdram_a_ref.v(155): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_write" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst"
Info (10264): Verilog HDL Case Statement information at sdram_write.v(141): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_read" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"
Info (10264): Verilog HDL Case Statement information at sdram_read.v(151): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at sdram_read.v(172): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "fifo_read" for hierarchy "fifo_read:fifo_read_inst"
Info (12128): Elaborating entity "read_fifo" for hierarchy "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_eu81.tdf
    Info (12023): Found entity 1: scfifo_eu81
Info (12128): Elaborating entity "scfifo_eu81" for hierarchy "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l491.tdf
    Info (12023): Found entity 1: a_dpfifo_l491
Info (12128): Elaborating entity "a_dpfifo_l491" for hierarchy "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf
    Info (12023): Found entity 1: a_fefifo_jaf
Info (12128): Elaborating entity "a_fefifo_jaf" for hierarchy "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|a_fefifo_jaf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf
    Info (12023): Found entity 1: cntr_op7
Info (12128): Elaborating entity "cntr_op7" for hierarchy "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_te71.tdf
    Info (12023): Found entity 1: dpram_te71
Info (12128): Elaborating entity "dpram_te71" for hierarchy "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|dpram_te71:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s9q1.tdf
    Info (12023): Found entity 1: altsyncram_s9q1
Info (12128): Elaborating entity "altsyncram_s9q1" for hierarchy "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|dpram_te71:FIFOram|altsyncram_s9q1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf
    Info (12023): Found entity 1: cntr_uhb
Info (12128): Elaborating entity "cntr_uhb" for hierarchy "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|cntr_uhb:rd_ptr_count"
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom:rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sim/ADC_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6tf1.tdf
    Info (12023): Found entity 1: altsyncram_6tf1
Info (12128): Elaborating entity "altsyncram_6tf1" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6tf1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a
Info (12128): Elaborating entity "decode_61a" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6tf1:auto_generated|decode_61a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb
Info (12128): Elaborating entity "mux_tfb" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6tf1:auto_generated|mux_tfb:mux2"
Info (12128): Elaborating entity "counter" for hierarchy "counter:counter_inst_0"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "counter:counter_inst_0|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "counter:counter_inst_0|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "counter:counter_inst_0|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8mi.tdf
    Info (12023): Found entity 1: cntr_8mi
Info (12128): Elaborating entity "cntr_8mi" for hierarchy "counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated"
Info (12128): Elaborating entity "seven_segment_LED" for hierarchy "seven_segment_LED:seven_segment_LED_inst"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ta84.tdf
    Info (12023): Found entity 1: altsyncram_ta84
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pai.tdf
    Info (12023): Found entity 1: cntr_pai
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf
    Info (12023): Found entity 1: cntr_82j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf
    Info (12023): Found entity 1: cntr_39i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|sdram_data_out[15]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|sdram_data_out[14]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|sdram_data_out[13]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|sdram_data_out[12]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|sdram_data_out[11]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|sdram_data_out[10]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|sdram_data_out[9]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|sdram_data_out[8]"
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|dpram_te71:FIFOram|altsyncram_s9q1:altsyncram1|q_b[0]"
        Warning (14320): Synthesized away node "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|dpram_te71:FIFOram|altsyncram_s9q1:altsyncram1|q_b[1]"
        Warning (14320): Synthesized away node "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|dpram_te71:FIFOram|altsyncram_s9q1:altsyncram1|q_b[2]"
        Warning (14320): Synthesized away node "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|dpram_te71:FIFOram|altsyncram_s9q1:altsyncram1|q_b[3]"
        Warning (14320): Synthesized away node "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|dpram_te71:FIFOram|altsyncram_s9q1:altsyncram1|q_b[4]"
        Warning (14320): Synthesized away node "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|dpram_te71:FIFOram|altsyncram_s9q1:altsyncram1|q_b[5]"
        Warning (14320): Synthesized away node "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|dpram_te71:FIFOram|altsyncram_s9q1:altsyncram1|q_b[6]"
        Warning (14320): Synthesized away node "fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_eu81:auto_generated|a_dpfifo_l491:dpfifo|dpram_te71:FIFOram|altsyncram_s9q1:altsyncram1|q_b[7]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|q_b[15]"
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:seven_segment_LED_inst|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:seven_segment_LED_inst|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:seven_segment_LED_inst|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:seven_segment_LED_inst|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:seven_segment_LED_inst|Mod3"
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5"
Info (12133): Instantiated megafunction "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf
    Info (12023): Found entity 1: lpm_divide_i3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4"
Info (12133): Instantiated megafunction "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf
    Info (12023): Found entity 1: lpm_divide_fbm
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4"
Info (12133): Instantiated megafunction "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3"
Info (12133): Instantiated megafunction "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC
    Warning (13410): Pin "sdram_cs_n" is stuck at GND
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
    Warning (13410): Pin "segs[21]" is stuck at GND
    Warning (13410): Pin "segs[22]" is stuck at GND
    Warning (13410): Pin "segs[23]" is stuck at GND
    Warning (13410): Pin "segs[24]" is stuck at GND
    Warning (13410): Pin "segs[25]" is stuck at GND
    Warning (13410): Pin "segs[26]" is stuck at GND
    Warning (13410): Pin "segs[28]" is stuck at GND
    Warning (13410): Pin "segs[29]" is stuck at GND
    Warning (13410): Pin "segs[30]" is stuck at GND
    Warning (13410): Pin "segs[31]" is stuck at GND
    Warning (13410): Pin "segs[32]" is stuck at GND
    Warning (13410): Pin "segs[33]" is stuck at GND
    Warning (13410): Pin "segs[35]" is stuck at GND
    Warning (13410): Pin "segs[36]" is stuck at GND
    Warning (13410): Pin "segs[37]" is stuck at GND
    Warning (13410): Pin "segs[38]" is stuck at GND
    Warning (13410): Pin "segs[39]" is stuck at GND
    Warning (13410): Pin "segs[40]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 45 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "address[0]"
    Info (17048): Logic cell "address[10]"
    Info (17048): Logic cell "address[11]"
    Info (17048): Logic cell "address[12]"
    Info (17048): Logic cell "address[13]"
    Info (17048): Logic cell "address[14]"
    Info (17048): Logic cell "address[15]"
    Info (17048): Logic cell "address[1]"
    Info (17048): Logic cell "address[2]"
    Info (17048): Logic cell "address[3]"
    Info (17048): Logic cell "address[4]"
    Info (17048): Logic cell "address[5]"
    Info (17048): Logic cell "address[6]"
    Info (17048): Logic cell "address[7]"
    Info (17048): Logic cell "address[8]"
    Info (17048): Logic cell "address[9]"
    Info (17048): Logic cell "rfifo_wr_data[0]"
    Info (17048): Logic cell "rfifo_wr_data[1]"
    Info (17048): Logic cell "rfifo_wr_data[2]"
    Info (17048): Logic cell "rfifo_wr_data[3]"
    Info (17048): Logic cell "rfifo_wr_data[4]"
    Info (17048): Logic cell "rfifo_wr_data[5]"
    Info (17048): Logic cell "rfifo_wr_data[6]"
    Info (17048): Logic cell "rfifo_wr_data[7]"
    Info (17048): Logic cell "rfifo_wr_en"
    Info (17048): Logic cell "rx_flag_count[0]"
    Info (17048): Logic cell "rx_flag_count[10]"
    Info (17048): Logic cell "rx_flag_count[11]"
    Info (17048): Logic cell "rx_flag_count[12]"
    Info (17048): Logic cell "rx_flag_count[13]"
    Info (17048): Logic cell "rx_flag_count[14]"
    Info (17048): Logic cell "rx_flag_count[15]"
    Info (17048): Logic cell "rx_flag_count[1]"
    Info (17048): Logic cell "rx_flag_count[2]"
    Info (17048): Logic cell "rx_flag_count[3]"
    Info (17048): Logic cell "rx_flag_count[4]"
    Info (17048): Logic cell "rx_flag_count[5]"
    Info (17048): Logic cell "rx_flag_count[6]"
    Info (17048): Logic cell "rx_flag_count[7]"
    Info (17048): Logic cell "rx_flag_count[8]"
    Info (17048): Logic cell "rx_flag_count[9]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[0]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[10]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[11]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[12]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[13]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[14]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[15]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[1]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[2]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[3]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[4]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[5]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[6]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[7]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[8]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_data_in[9]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[0]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[10]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[11]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[12]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[13]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[14]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[15]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[1]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[2]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[3]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[4]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[5]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[6]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[7]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[8]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_addr[9]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_wr_req"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_req"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[22]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[23]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[0]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[9]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[1]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[10]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[2]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[11]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[3]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[12]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[4]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[13]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[5]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[14]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[6]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[15]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[7]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[16]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[8]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[17]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[18]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[19]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[20]"
    Info (17048): Logic cell "sdram_top:sdram_top_inst|sdram_rd_addr[21]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/work_2/module/44_uart_sdram/project/output_files/uart_sdram.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 239 of its 255 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 16 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3588 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 67 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3279 logic cells
    Info (21064): Implemented 215 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Mon May 08 23:47:44 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/work_2/module/44_uart_sdram/project/output_files/uart_sdram.map.smsg.


