#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000200c811fda0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v00000200c81d2ea0_0 .net "PC", 31 0, v00000200c81c9310_0;  1 drivers
v00000200c81d1fa0_0 .var "clk", 0 0;
v00000200c81d1280_0 .net "clkout", 0 0, L_00000200c81cc570;  1 drivers
v00000200c81d16e0_0 .net "cycles_consumed", 31 0, v00000200c81d1140_0;  1 drivers
v00000200c81d2f40_0 .var "rst", 0 0;
S_00000200c81200c0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_00000200c811fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000200c813fca0 .param/l "RType" 0 4 2, C4<000000>;
P_00000200c813fcd8 .param/l "add" 0 4 5, C4<100000>;
P_00000200c813fd10 .param/l "addi" 0 4 8, C4<001000>;
P_00000200c813fd48 .param/l "addu" 0 4 5, C4<100001>;
P_00000200c813fd80 .param/l "and_" 0 4 5, C4<100100>;
P_00000200c813fdb8 .param/l "andi" 0 4 8, C4<001100>;
P_00000200c813fdf0 .param/l "beq" 0 4 10, C4<000100>;
P_00000200c813fe28 .param/l "bne" 0 4 10, C4<000101>;
P_00000200c813fe60 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000200c813fe98 .param/l "j" 0 4 12, C4<000010>;
P_00000200c813fed0 .param/l "jal" 0 4 12, C4<000011>;
P_00000200c813ff08 .param/l "jr" 0 4 6, C4<001000>;
P_00000200c813ff40 .param/l "lw" 0 4 8, C4<100011>;
P_00000200c813ff78 .param/l "nor_" 0 4 5, C4<100111>;
P_00000200c813ffb0 .param/l "or_" 0 4 5, C4<100101>;
P_00000200c813ffe8 .param/l "ori" 0 4 8, C4<001101>;
P_00000200c8140020 .param/l "sgt" 0 4 6, C4<101011>;
P_00000200c8140058 .param/l "sll" 0 4 6, C4<000000>;
P_00000200c8140090 .param/l "slt" 0 4 5, C4<101010>;
P_00000200c81400c8 .param/l "slti" 0 4 8, C4<101010>;
P_00000200c8140100 .param/l "srl" 0 4 6, C4<000010>;
P_00000200c8140138 .param/l "sub" 0 4 5, C4<100010>;
P_00000200c8140170 .param/l "subu" 0 4 5, C4<100011>;
P_00000200c81401a8 .param/l "sw" 0 4 8, C4<101011>;
P_00000200c81401e0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000200c8140218 .param/l "xori" 0 4 8, C4<001110>;
L_00000200c81ccb90 .functor NOT 1, v00000200c81d2f40_0, C4<0>, C4<0>, C4<0>;
L_00000200c81ccc00 .functor NOT 1, v00000200c81d2f40_0, C4<0>, C4<0>, C4<0>;
L_00000200c81ccc70 .functor NOT 1, v00000200c81d2f40_0, C4<0>, C4<0>, C4<0>;
L_00000200c81ccff0 .functor NOT 1, v00000200c81d2f40_0, C4<0>, C4<0>, C4<0>;
L_00000200c81cc730 .functor NOT 1, v00000200c81d2f40_0, C4<0>, C4<0>, C4<0>;
L_00000200c81cc7a0 .functor NOT 1, v00000200c81d2f40_0, C4<0>, C4<0>, C4<0>;
L_00000200c81cc810 .functor NOT 1, v00000200c81d2f40_0, C4<0>, C4<0>, C4<0>;
L_00000200c81ccce0 .functor NOT 1, v00000200c81d2f40_0, C4<0>, C4<0>, C4<0>;
L_00000200c81cc570 .functor OR 1, v00000200c81d1fa0_0, v00000200c8126b60_0, C4<0>, C4<0>;
L_00000200c81cca40 .functor OR 1, L_00000200c821d090, L_00000200c821d270, C4<0>, C4<0>;
L_00000200c81cc3b0 .functor AND 1, L_00000200c821cd70, L_00000200c821ce10, C4<1>, C4<1>;
L_00000200c81cc110 .functor NOT 1, v00000200c81d2f40_0, C4<0>, C4<0>, C4<0>;
L_00000200c81cc260 .functor OR 1, L_00000200c821c190, L_00000200c821d6d0, C4<0>, C4<0>;
L_00000200c81cc9d0 .functor OR 1, L_00000200c81cc260, L_00000200c821d4f0, C4<0>, C4<0>;
L_00000200c81ccea0 .functor OR 1, L_00000200c821c370, L_00000200c8232a80, C4<0>, C4<0>;
L_00000200c81ccf10 .functor AND 1, L_00000200c821bdd0, L_00000200c81ccea0, C4<1>, C4<1>;
L_00000200c81ccf80 .functor OR 1, L_00000200c8232c60, L_00000200c8233840, C4<0>, C4<0>;
L_00000200c81cc1f0 .functor AND 1, L_00000200c82330c0, L_00000200c81ccf80, C4<1>, C4<1>;
L_00000200c81cc490 .functor NOT 1, L_00000200c81cc570, C4<0>, C4<0>, C4<0>;
v00000200c81c9450_0 .net "ALUOp", 3 0, v00000200c8127a60_0;  1 drivers
v00000200c81c94f0_0 .net "ALUResult", 31 0, v00000200c81c9c70_0;  1 drivers
v00000200c81c9630_0 .net "ALUSrc", 0 0, v00000200c8126f20_0;  1 drivers
v00000200c81cd120_0 .net "ALUin2", 31 0, L_00000200c82329e0;  1 drivers
v00000200c81cd1c0_0 .net "MemReadEn", 0 0, v00000200c8127240_0;  1 drivers
v00000200c81ce200_0 .net "MemWriteEn", 0 0, v00000200c8127ce0_0;  1 drivers
v00000200c81cd620_0 .net "MemtoReg", 0 0, v00000200c8128500_0;  1 drivers
v00000200c81cec00_0 .net "PC", 31 0, v00000200c81c9310_0;  alias, 1 drivers
v00000200c81ce340_0 .net "PCPlus1", 31 0, L_00000200c821bab0;  1 drivers
v00000200c81ce020_0 .net "PCsrc", 0 0, v00000200c81c8910_0;  1 drivers
v00000200c81cda80_0 .net "RegDst", 0 0, v00000200c81285a0_0;  1 drivers
v00000200c81cdb20_0 .net "RegWriteEn", 0 0, v00000200c8126fc0_0;  1 drivers
v00000200c81cd940_0 .net "WriteRegister", 4 0, L_00000200c821c5f0;  1 drivers
v00000200c81ce3e0_0 .net *"_ivl_0", 0 0, L_00000200c81ccb90;  1 drivers
L_00000200c81d3960 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000200c81ceca0_0 .net/2u *"_ivl_10", 4 0, L_00000200c81d3960;  1 drivers
L_00000200c81d3d50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81cdf80_0 .net *"_ivl_101", 15 0, L_00000200c81d3d50;  1 drivers
v00000200c81ced40_0 .net *"_ivl_102", 31 0, L_00000200c821c2d0;  1 drivers
L_00000200c81d3d98 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81cd8a0_0 .net *"_ivl_105", 25 0, L_00000200c81d3d98;  1 drivers
L_00000200c81d3de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81ce480_0 .net/2u *"_ivl_106", 31 0, L_00000200c81d3de0;  1 drivers
v00000200c81ce840_0 .net *"_ivl_108", 0 0, L_00000200c821cd70;  1 drivers
L_00000200c81d3e28 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000200c81cd260_0 .net/2u *"_ivl_110", 5 0, L_00000200c81d3e28;  1 drivers
v00000200c81ce8e0_0 .net *"_ivl_112", 0 0, L_00000200c821ce10;  1 drivers
v00000200c81cee80_0 .net *"_ivl_115", 0 0, L_00000200c81cc3b0;  1 drivers
v00000200c81cd300_0 .net *"_ivl_116", 47 0, L_00000200c821c910;  1 drivers
L_00000200c81d3e70 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81ce520_0 .net *"_ivl_119", 15 0, L_00000200c81d3e70;  1 drivers
L_00000200c81d39a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000200c81cdda0_0 .net/2u *"_ivl_12", 5 0, L_00000200c81d39a8;  1 drivers
v00000200c81ce5c0_0 .net *"_ivl_120", 47 0, L_00000200c821b970;  1 drivers
L_00000200c81d3eb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81cd3a0_0 .net *"_ivl_123", 15 0, L_00000200c81d3eb8;  1 drivers
v00000200c81cd6c0_0 .net *"_ivl_125", 0 0, L_00000200c821c050;  1 drivers
v00000200c81ce980_0 .net *"_ivl_126", 31 0, L_00000200c821ccd0;  1 drivers
v00000200c81cd760_0 .net *"_ivl_128", 47 0, L_00000200c821c9b0;  1 drivers
v00000200c81cef20_0 .net *"_ivl_130", 47 0, L_00000200c821c4b0;  1 drivers
v00000200c81cd440_0 .net *"_ivl_132", 47 0, L_00000200c821cc30;  1 drivers
v00000200c81cede0_0 .net *"_ivl_134", 47 0, L_00000200c821c870;  1 drivers
v00000200c81ce0c0_0 .net *"_ivl_14", 0 0, L_00000200c81d1e60;  1 drivers
v00000200c81ce700_0 .net *"_ivl_140", 0 0, L_00000200c81cc110;  1 drivers
L_00000200c81d3f48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81cd800_0 .net/2u *"_ivl_142", 31 0, L_00000200c81d3f48;  1 drivers
L_00000200c81d4020 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000200c81cde40_0 .net/2u *"_ivl_146", 5 0, L_00000200c81d4020;  1 drivers
v00000200c81cd580_0 .net *"_ivl_148", 0 0, L_00000200c821c190;  1 drivers
L_00000200c81d4068 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000200c81cd4e0_0 .net/2u *"_ivl_150", 5 0, L_00000200c81d4068;  1 drivers
v00000200c81ce160_0 .net *"_ivl_152", 0 0, L_00000200c821d6d0;  1 drivers
v00000200c81cea20_0 .net *"_ivl_155", 0 0, L_00000200c81cc260;  1 drivers
L_00000200c81d40b0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000200c81ceac0_0 .net/2u *"_ivl_156", 5 0, L_00000200c81d40b0;  1 drivers
v00000200c81ce2a0_0 .net *"_ivl_158", 0 0, L_00000200c821d4f0;  1 drivers
L_00000200c81d39f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000200c81cd9e0_0 .net/2u *"_ivl_16", 4 0, L_00000200c81d39f0;  1 drivers
v00000200c81cdee0_0 .net *"_ivl_161", 0 0, L_00000200c81cc9d0;  1 drivers
L_00000200c81d40f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81cdbc0_0 .net/2u *"_ivl_162", 15 0, L_00000200c81d40f8;  1 drivers
v00000200c81cdc60_0 .net *"_ivl_164", 31 0, L_00000200c821d770;  1 drivers
v00000200c81ce660_0 .net *"_ivl_167", 0 0, L_00000200c821d590;  1 drivers
v00000200c81cdd00_0 .net *"_ivl_168", 15 0, L_00000200c821d310;  1 drivers
v00000200c81ce7a0_0 .net *"_ivl_170", 31 0, L_00000200c821c7d0;  1 drivers
v00000200c81ceb60_0 .net *"_ivl_174", 31 0, L_00000200c821bd30;  1 drivers
L_00000200c81d4140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81cefc0_0 .net *"_ivl_177", 25 0, L_00000200c81d4140;  1 drivers
L_00000200c81d4188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81cf810_0 .net/2u *"_ivl_178", 31 0, L_00000200c81d4188;  1 drivers
v00000200c81cfe50_0 .net *"_ivl_180", 0 0, L_00000200c821bdd0;  1 drivers
L_00000200c81d41d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000200c81cf770_0 .net/2u *"_ivl_182", 5 0, L_00000200c81d41d0;  1 drivers
v00000200c81cfd10_0 .net *"_ivl_184", 0 0, L_00000200c821c370;  1 drivers
L_00000200c81d4218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000200c81d05d0_0 .net/2u *"_ivl_186", 5 0, L_00000200c81d4218;  1 drivers
v00000200c81cff90_0 .net *"_ivl_188", 0 0, L_00000200c8232a80;  1 drivers
v00000200c81d0df0_0 .net *"_ivl_19", 4 0, L_00000200c81d27c0;  1 drivers
v00000200c81cf3b0_0 .net *"_ivl_191", 0 0, L_00000200c81ccea0;  1 drivers
v00000200c81cf6d0_0 .net *"_ivl_193", 0 0, L_00000200c81ccf10;  1 drivers
L_00000200c81d4260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000200c81cf1d0_0 .net/2u *"_ivl_194", 5 0, L_00000200c81d4260;  1 drivers
v00000200c81cf8b0_0 .net *"_ivl_196", 0 0, L_00000200c8232760;  1 drivers
L_00000200c81d42a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000200c81d07b0_0 .net/2u *"_ivl_198", 31 0, L_00000200c81d42a8;  1 drivers
L_00000200c81d3918 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000200c81d0e90_0 .net/2u *"_ivl_2", 5 0, L_00000200c81d3918;  1 drivers
v00000200c81d0850_0 .net *"_ivl_20", 4 0, L_00000200c81d2860;  1 drivers
v00000200c81d0d50_0 .net *"_ivl_200", 31 0, L_00000200c8231a40;  1 drivers
v00000200c81d00d0_0 .net *"_ivl_204", 31 0, L_00000200c82323a0;  1 drivers
L_00000200c81d42f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81cfdb0_0 .net *"_ivl_207", 25 0, L_00000200c81d42f0;  1 drivers
L_00000200c81d4338 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81d0f30_0 .net/2u *"_ivl_208", 31 0, L_00000200c81d4338;  1 drivers
v00000200c81cf4f0_0 .net *"_ivl_210", 0 0, L_00000200c82330c0;  1 drivers
L_00000200c81d4380 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000200c81cf630_0 .net/2u *"_ivl_212", 5 0, L_00000200c81d4380;  1 drivers
v00000200c81cf590_0 .net *"_ivl_214", 0 0, L_00000200c8232c60;  1 drivers
L_00000200c81d43c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000200c81cf950_0 .net/2u *"_ivl_216", 5 0, L_00000200c81d43c8;  1 drivers
v00000200c81d0990_0 .net *"_ivl_218", 0 0, L_00000200c8233840;  1 drivers
v00000200c81d0490_0 .net *"_ivl_221", 0 0, L_00000200c81ccf80;  1 drivers
v00000200c81d0a30_0 .net *"_ivl_223", 0 0, L_00000200c81cc1f0;  1 drivers
L_00000200c81d4410 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000200c81cf9f0_0 .net/2u *"_ivl_224", 5 0, L_00000200c81d4410;  1 drivers
v00000200c81cfa90_0 .net *"_ivl_226", 0 0, L_00000200c8232d00;  1 drivers
v00000200c81d0670_0 .net *"_ivl_228", 31 0, L_00000200c8231ea0;  1 drivers
v00000200c81cfb30_0 .net *"_ivl_24", 0 0, L_00000200c81ccc70;  1 drivers
L_00000200c81d3a38 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000200c81d0710_0 .net/2u *"_ivl_26", 4 0, L_00000200c81d3a38;  1 drivers
v00000200c81d0ad0_0 .net *"_ivl_29", 4 0, L_00000200c81d13c0;  1 drivers
v00000200c81d03f0_0 .net *"_ivl_32", 0 0, L_00000200c81ccff0;  1 drivers
L_00000200c81d3a80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000200c81cfbd0_0 .net/2u *"_ivl_34", 4 0, L_00000200c81d3a80;  1 drivers
v00000200c81cfc70_0 .net *"_ivl_37", 4 0, L_00000200c81d1500;  1 drivers
v00000200c81d0530_0 .net *"_ivl_40", 0 0, L_00000200c81cc730;  1 drivers
L_00000200c81d3ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81cfef0_0 .net/2u *"_ivl_42", 15 0, L_00000200c81d3ac8;  1 drivers
v00000200c81d0350_0 .net *"_ivl_45", 15 0, L_00000200c821c410;  1 drivers
v00000200c81d08f0_0 .net *"_ivl_48", 0 0, L_00000200c81cc7a0;  1 drivers
v00000200c81d0b70_0 .net *"_ivl_5", 5 0, L_00000200c81d1d20;  1 drivers
L_00000200c81d3b10 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81d0030_0 .net/2u *"_ivl_50", 36 0, L_00000200c81d3b10;  1 drivers
L_00000200c81d3b58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81d0170_0 .net/2u *"_ivl_52", 31 0, L_00000200c81d3b58;  1 drivers
v00000200c81d0c10_0 .net *"_ivl_55", 4 0, L_00000200c821be70;  1 drivers
v00000200c81cf450_0 .net *"_ivl_56", 36 0, L_00000200c821ba10;  1 drivers
v00000200c81d0210_0 .net *"_ivl_58", 36 0, L_00000200c821c550;  1 drivers
v00000200c81d02b0_0 .net *"_ivl_62", 0 0, L_00000200c81cc810;  1 drivers
L_00000200c81d3ba0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000200c81d0cb0_0 .net/2u *"_ivl_64", 5 0, L_00000200c81d3ba0;  1 drivers
v00000200c81d0fd0_0 .net *"_ivl_67", 5 0, L_00000200c821d450;  1 drivers
v00000200c81cf130_0 .net *"_ivl_70", 0 0, L_00000200c81ccce0;  1 drivers
L_00000200c81d3be8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81cf270_0 .net/2u *"_ivl_72", 57 0, L_00000200c81d3be8;  1 drivers
L_00000200c81d3c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81cf310_0 .net/2u *"_ivl_74", 31 0, L_00000200c81d3c30;  1 drivers
v00000200c81d2ae0_0 .net *"_ivl_77", 25 0, L_00000200c821c230;  1 drivers
v00000200c81d1f00_0 .net *"_ivl_78", 57 0, L_00000200c821caf0;  1 drivers
v00000200c81d2900_0 .net *"_ivl_8", 0 0, L_00000200c81ccc00;  1 drivers
v00000200c81d2680_0 .net *"_ivl_80", 57 0, L_00000200c821bf10;  1 drivers
L_00000200c81d3c78 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000200c81d18c0_0 .net/2u *"_ivl_84", 31 0, L_00000200c81d3c78;  1 drivers
L_00000200c81d3cc0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000200c81d25e0_0 .net/2u *"_ivl_88", 5 0, L_00000200c81d3cc0;  1 drivers
v00000200c81d29a0_0 .net *"_ivl_90", 0 0, L_00000200c821d090;  1 drivers
L_00000200c81d3d08 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000200c81d1a00_0 .net/2u *"_ivl_92", 5 0, L_00000200c81d3d08;  1 drivers
v00000200c81d2fe0_0 .net *"_ivl_94", 0 0, L_00000200c821d270;  1 drivers
v00000200c81d2a40_0 .net *"_ivl_97", 0 0, L_00000200c81cca40;  1 drivers
v00000200c81d1780_0 .net *"_ivl_98", 47 0, L_00000200c821bfb0;  1 drivers
v00000200c81d24a0_0 .net "adderResult", 31 0, L_00000200c821c730;  1 drivers
v00000200c81d1aa0_0 .net "address", 31 0, L_00000200c821ceb0;  1 drivers
v00000200c81d2360_0 .net "clk", 0 0, L_00000200c81cc570;  alias, 1 drivers
v00000200c81d1140_0 .var "cycles_consumed", 31 0;
v00000200c81d2b80_0 .net "extImm", 31 0, L_00000200c821bc90;  1 drivers
v00000200c81d2040_0 .net "funct", 5 0, L_00000200c821cff0;  1 drivers
v00000200c81d1b40_0 .net "hlt", 0 0, v00000200c8126b60_0;  1 drivers
v00000200c81d1820_0 .net "imm", 15 0, L_00000200c821d1d0;  1 drivers
v00000200c81d2720_0 .net "immediate", 31 0, L_00000200c82335c0;  1 drivers
v00000200c81d2180_0 .net "input_clk", 0 0, v00000200c81d1fa0_0;  1 drivers
v00000200c81d1c80_0 .net "instruction", 31 0, L_00000200c821cb90;  1 drivers
v00000200c81d11e0_0 .net "memoryReadData", 31 0, v00000200c81c9a90_0;  1 drivers
v00000200c81d2220_0 .net "nextPC", 31 0, L_00000200c821c0f0;  1 drivers
v00000200c81d1dc0_0 .net "opcode", 5 0, L_00000200c81d22c0;  1 drivers
v00000200c81d2c20_0 .net "rd", 4 0, L_00000200c81d1320;  1 drivers
v00000200c81d15a0_0 .net "readData1", 31 0, L_00000200c81ccdc0;  1 drivers
v00000200c81d2d60_0 .net "readData1_w", 31 0, L_00000200c8232940;  1 drivers
v00000200c81d1be0_0 .net "readData2", 31 0, L_00000200c81cce30;  1 drivers
v00000200c81d1960_0 .net "rs", 4 0, L_00000200c81d1460;  1 drivers
v00000200c81d2400_0 .net "rst", 0 0, v00000200c81d2f40_0;  1 drivers
v00000200c81d2cc0_0 .net "rt", 4 0, L_00000200c821d810;  1 drivers
v00000200c81d20e0_0 .net "shamt", 31 0, L_00000200c821d630;  1 drivers
v00000200c81d2e00_0 .net "wire_instruction", 31 0, L_00000200c81ccd50;  1 drivers
v00000200c81d2540_0 .net "writeData", 31 0, L_00000200c8233660;  1 drivers
v00000200c81d1640_0 .net "zero", 0 0, L_00000200c8231f40;  1 drivers
L_00000200c81d1d20 .part L_00000200c821cb90, 26, 6;
L_00000200c81d22c0 .functor MUXZ 6, L_00000200c81d1d20, L_00000200c81d3918, L_00000200c81ccb90, C4<>;
L_00000200c81d1e60 .cmp/eq 6, L_00000200c81d22c0, L_00000200c81d39a8;
L_00000200c81d27c0 .part L_00000200c821cb90, 11, 5;
L_00000200c81d2860 .functor MUXZ 5, L_00000200c81d27c0, L_00000200c81d39f0, L_00000200c81d1e60, C4<>;
L_00000200c81d1320 .functor MUXZ 5, L_00000200c81d2860, L_00000200c81d3960, L_00000200c81ccc00, C4<>;
L_00000200c81d13c0 .part L_00000200c821cb90, 21, 5;
L_00000200c81d1460 .functor MUXZ 5, L_00000200c81d13c0, L_00000200c81d3a38, L_00000200c81ccc70, C4<>;
L_00000200c81d1500 .part L_00000200c821cb90, 16, 5;
L_00000200c821d810 .functor MUXZ 5, L_00000200c81d1500, L_00000200c81d3a80, L_00000200c81ccff0, C4<>;
L_00000200c821c410 .part L_00000200c821cb90, 0, 16;
L_00000200c821d1d0 .functor MUXZ 16, L_00000200c821c410, L_00000200c81d3ac8, L_00000200c81cc730, C4<>;
L_00000200c821be70 .part L_00000200c821cb90, 6, 5;
L_00000200c821ba10 .concat [ 5 32 0 0], L_00000200c821be70, L_00000200c81d3b58;
L_00000200c821c550 .functor MUXZ 37, L_00000200c821ba10, L_00000200c81d3b10, L_00000200c81cc7a0, C4<>;
L_00000200c821d630 .part L_00000200c821c550, 0, 32;
L_00000200c821d450 .part L_00000200c821cb90, 0, 6;
L_00000200c821cff0 .functor MUXZ 6, L_00000200c821d450, L_00000200c81d3ba0, L_00000200c81cc810, C4<>;
L_00000200c821c230 .part L_00000200c821cb90, 0, 26;
L_00000200c821caf0 .concat [ 26 32 0 0], L_00000200c821c230, L_00000200c81d3c30;
L_00000200c821bf10 .functor MUXZ 58, L_00000200c821caf0, L_00000200c81d3be8, L_00000200c81ccce0, C4<>;
L_00000200c821ceb0 .part L_00000200c821bf10, 0, 32;
L_00000200c821bab0 .arith/sum 32, v00000200c81c9310_0, L_00000200c81d3c78;
L_00000200c821d090 .cmp/eq 6, L_00000200c81d22c0, L_00000200c81d3cc0;
L_00000200c821d270 .cmp/eq 6, L_00000200c81d22c0, L_00000200c81d3d08;
L_00000200c821bfb0 .concat [ 32 16 0 0], L_00000200c821ceb0, L_00000200c81d3d50;
L_00000200c821c2d0 .concat [ 6 26 0 0], L_00000200c81d22c0, L_00000200c81d3d98;
L_00000200c821cd70 .cmp/eq 32, L_00000200c821c2d0, L_00000200c81d3de0;
L_00000200c821ce10 .cmp/eq 6, L_00000200c821cff0, L_00000200c81d3e28;
L_00000200c821c910 .concat [ 32 16 0 0], L_00000200c81ccdc0, L_00000200c81d3e70;
L_00000200c821b970 .concat [ 32 16 0 0], v00000200c81c9310_0, L_00000200c81d3eb8;
L_00000200c821c050 .part L_00000200c821d1d0, 15, 1;
LS_00000200c821ccd0_0_0 .concat [ 1 1 1 1], L_00000200c821c050, L_00000200c821c050, L_00000200c821c050, L_00000200c821c050;
LS_00000200c821ccd0_0_4 .concat [ 1 1 1 1], L_00000200c821c050, L_00000200c821c050, L_00000200c821c050, L_00000200c821c050;
LS_00000200c821ccd0_0_8 .concat [ 1 1 1 1], L_00000200c821c050, L_00000200c821c050, L_00000200c821c050, L_00000200c821c050;
LS_00000200c821ccd0_0_12 .concat [ 1 1 1 1], L_00000200c821c050, L_00000200c821c050, L_00000200c821c050, L_00000200c821c050;
LS_00000200c821ccd0_0_16 .concat [ 1 1 1 1], L_00000200c821c050, L_00000200c821c050, L_00000200c821c050, L_00000200c821c050;
LS_00000200c821ccd0_0_20 .concat [ 1 1 1 1], L_00000200c821c050, L_00000200c821c050, L_00000200c821c050, L_00000200c821c050;
LS_00000200c821ccd0_0_24 .concat [ 1 1 1 1], L_00000200c821c050, L_00000200c821c050, L_00000200c821c050, L_00000200c821c050;
LS_00000200c821ccd0_0_28 .concat [ 1 1 1 1], L_00000200c821c050, L_00000200c821c050, L_00000200c821c050, L_00000200c821c050;
LS_00000200c821ccd0_1_0 .concat [ 4 4 4 4], LS_00000200c821ccd0_0_0, LS_00000200c821ccd0_0_4, LS_00000200c821ccd0_0_8, LS_00000200c821ccd0_0_12;
LS_00000200c821ccd0_1_4 .concat [ 4 4 4 4], LS_00000200c821ccd0_0_16, LS_00000200c821ccd0_0_20, LS_00000200c821ccd0_0_24, LS_00000200c821ccd0_0_28;
L_00000200c821ccd0 .concat [ 16 16 0 0], LS_00000200c821ccd0_1_0, LS_00000200c821ccd0_1_4;
L_00000200c821c9b0 .concat [ 16 32 0 0], L_00000200c821d1d0, L_00000200c821ccd0;
L_00000200c821c4b0 .arith/sum 48, L_00000200c821b970, L_00000200c821c9b0;
L_00000200c821cc30 .functor MUXZ 48, L_00000200c821c4b0, L_00000200c821c910, L_00000200c81cc3b0, C4<>;
L_00000200c821c870 .functor MUXZ 48, L_00000200c821cc30, L_00000200c821bfb0, L_00000200c81cca40, C4<>;
L_00000200c821c730 .part L_00000200c821c870, 0, 32;
L_00000200c821c0f0 .functor MUXZ 32, L_00000200c821bab0, L_00000200c821c730, v00000200c81c8910_0, C4<>;
L_00000200c821cb90 .functor MUXZ 32, L_00000200c81ccd50, L_00000200c81d3f48, L_00000200c81cc110, C4<>;
L_00000200c821c190 .cmp/eq 6, L_00000200c81d22c0, L_00000200c81d4020;
L_00000200c821d6d0 .cmp/eq 6, L_00000200c81d22c0, L_00000200c81d4068;
L_00000200c821d4f0 .cmp/eq 6, L_00000200c81d22c0, L_00000200c81d40b0;
L_00000200c821d770 .concat [ 16 16 0 0], L_00000200c821d1d0, L_00000200c81d40f8;
L_00000200c821d590 .part L_00000200c821d1d0, 15, 1;
LS_00000200c821d310_0_0 .concat [ 1 1 1 1], L_00000200c821d590, L_00000200c821d590, L_00000200c821d590, L_00000200c821d590;
LS_00000200c821d310_0_4 .concat [ 1 1 1 1], L_00000200c821d590, L_00000200c821d590, L_00000200c821d590, L_00000200c821d590;
LS_00000200c821d310_0_8 .concat [ 1 1 1 1], L_00000200c821d590, L_00000200c821d590, L_00000200c821d590, L_00000200c821d590;
LS_00000200c821d310_0_12 .concat [ 1 1 1 1], L_00000200c821d590, L_00000200c821d590, L_00000200c821d590, L_00000200c821d590;
L_00000200c821d310 .concat [ 4 4 4 4], LS_00000200c821d310_0_0, LS_00000200c821d310_0_4, LS_00000200c821d310_0_8, LS_00000200c821d310_0_12;
L_00000200c821c7d0 .concat [ 16 16 0 0], L_00000200c821d1d0, L_00000200c821d310;
L_00000200c821bc90 .functor MUXZ 32, L_00000200c821c7d0, L_00000200c821d770, L_00000200c81cc9d0, C4<>;
L_00000200c821bd30 .concat [ 6 26 0 0], L_00000200c81d22c0, L_00000200c81d4140;
L_00000200c821bdd0 .cmp/eq 32, L_00000200c821bd30, L_00000200c81d4188;
L_00000200c821c370 .cmp/eq 6, L_00000200c821cff0, L_00000200c81d41d0;
L_00000200c8232a80 .cmp/eq 6, L_00000200c821cff0, L_00000200c81d4218;
L_00000200c8232760 .cmp/eq 6, L_00000200c81d22c0, L_00000200c81d4260;
L_00000200c8231a40 .functor MUXZ 32, L_00000200c821bc90, L_00000200c81d42a8, L_00000200c8232760, C4<>;
L_00000200c82335c0 .functor MUXZ 32, L_00000200c8231a40, L_00000200c821d630, L_00000200c81ccf10, C4<>;
L_00000200c82323a0 .concat [ 6 26 0 0], L_00000200c81d22c0, L_00000200c81d42f0;
L_00000200c82330c0 .cmp/eq 32, L_00000200c82323a0, L_00000200c81d4338;
L_00000200c8232c60 .cmp/eq 6, L_00000200c821cff0, L_00000200c81d4380;
L_00000200c8233840 .cmp/eq 6, L_00000200c821cff0, L_00000200c81d43c8;
L_00000200c8232d00 .cmp/eq 6, L_00000200c81d22c0, L_00000200c81d4410;
L_00000200c8231ea0 .functor MUXZ 32, L_00000200c81ccdc0, v00000200c81c9310_0, L_00000200c8232d00, C4<>;
L_00000200c8232940 .functor MUXZ 32, L_00000200c8231ea0, L_00000200c81cce30, L_00000200c81cc1f0, C4<>;
S_00000200c8120250 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000200c81200c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000200c8130e90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000200c81cc340 .functor NOT 1, v00000200c8126f20_0, C4<0>, C4<0>, C4<0>;
v00000200c8128140_0 .net *"_ivl_0", 0 0, L_00000200c81cc340;  1 drivers
v00000200c8126e80_0 .net "in1", 31 0, L_00000200c81cce30;  alias, 1 drivers
v00000200c8127d80_0 .net "in2", 31 0, L_00000200c82335c0;  alias, 1 drivers
v00000200c8127600_0 .net "out", 31 0, L_00000200c82329e0;  alias, 1 drivers
v00000200c81283c0_0 .net "s", 0 0, v00000200c8126f20_0;  alias, 1 drivers
L_00000200c82329e0 .functor MUXZ 32, L_00000200c82335c0, L_00000200c81cce30, L_00000200c81cc340, C4<>;
S_00000200c80c40c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000200c81200c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000200c815e2e0 .param/l "RType" 0 4 2, C4<000000>;
P_00000200c815e318 .param/l "add" 0 4 5, C4<100000>;
P_00000200c815e350 .param/l "addi" 0 4 8, C4<001000>;
P_00000200c815e388 .param/l "addu" 0 4 5, C4<100001>;
P_00000200c815e3c0 .param/l "and_" 0 4 5, C4<100100>;
P_00000200c815e3f8 .param/l "andi" 0 4 8, C4<001100>;
P_00000200c815e430 .param/l "beq" 0 4 10, C4<000100>;
P_00000200c815e468 .param/l "bne" 0 4 10, C4<000101>;
P_00000200c815e4a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000200c815e4d8 .param/l "j" 0 4 12, C4<000010>;
P_00000200c815e510 .param/l "jal" 0 4 12, C4<000011>;
P_00000200c815e548 .param/l "jr" 0 4 6, C4<001000>;
P_00000200c815e580 .param/l "lw" 0 4 8, C4<100011>;
P_00000200c815e5b8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000200c815e5f0 .param/l "or_" 0 4 5, C4<100101>;
P_00000200c815e628 .param/l "ori" 0 4 8, C4<001101>;
P_00000200c815e660 .param/l "sgt" 0 4 6, C4<101011>;
P_00000200c815e698 .param/l "sll" 0 4 6, C4<000000>;
P_00000200c815e6d0 .param/l "slt" 0 4 5, C4<101010>;
P_00000200c815e708 .param/l "slti" 0 4 8, C4<101010>;
P_00000200c815e740 .param/l "srl" 0 4 6, C4<000010>;
P_00000200c815e778 .param/l "sub" 0 4 5, C4<100010>;
P_00000200c815e7b0 .param/l "subu" 0 4 5, C4<100011>;
P_00000200c815e7e8 .param/l "sw" 0 4 8, C4<101011>;
P_00000200c815e820 .param/l "xor_" 0 4 5, C4<100110>;
P_00000200c815e858 .param/l "xori" 0 4 8, C4<001110>;
v00000200c8127a60_0 .var "ALUOp", 3 0;
v00000200c8126f20_0 .var "ALUSrc", 0 0;
v00000200c8127240_0 .var "MemReadEn", 0 0;
v00000200c8127ce0_0 .var "MemWriteEn", 0 0;
v00000200c8128500_0 .var "MemtoReg", 0 0;
v00000200c81285a0_0 .var "RegDst", 0 0;
v00000200c8126fc0_0 .var "RegWriteEn", 0 0;
v00000200c81274c0_0 .net "funct", 5 0, L_00000200c821cff0;  alias, 1 drivers
v00000200c8126b60_0 .var "hlt", 0 0;
v00000200c8127b00_0 .net "opcode", 5 0, L_00000200c81d22c0;  alias, 1 drivers
v00000200c8127560_0 .net "rst", 0 0, v00000200c81d2f40_0;  alias, 1 drivers
E_00000200c8131250 .event anyedge, v00000200c8127560_0, v00000200c8127b00_0, v00000200c81274c0_0;
S_00000200c80c4310 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000200c81200c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000200c8131a10 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000200c81ccd50 .functor BUFZ 32, L_00000200c821bb50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000200c8128460_0 .net "Data_Out", 31 0, L_00000200c81ccd50;  alias, 1 drivers
v00000200c8126ca0 .array "InstMem", 2047 0, 31 0;
v00000200c81276a0_0 .net *"_ivl_0", 31 0, L_00000200c821bb50;  1 drivers
v00000200c8127e20_0 .net *"_ivl_3", 10 0, L_00000200c821ca50;  1 drivers
v00000200c8127f60_0 .net *"_ivl_4", 12 0, L_00000200c821bbf0;  1 drivers
L_00000200c81d3f00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000200c81277e0_0 .net *"_ivl_7", 1 0, L_00000200c81d3f00;  1 drivers
v00000200c8128640_0 .net "addr", 31 0, v00000200c81c9310_0;  alias, 1 drivers
v00000200c8127880_0 .var/i "i", 31 0;
L_00000200c821bb50 .array/port v00000200c8126ca0, L_00000200c821bbf0;
L_00000200c821ca50 .part v00000200c81c9310_0, 0, 11;
L_00000200c821bbf0 .concat [ 11 2 0 0], L_00000200c821ca50, L_00000200c81d3f00;
S_00000200c80729c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000200c81200c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000200c81ccdc0 .functor BUFZ 32, L_00000200c821d3b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000200c81cce30 .functor BUFZ 32, L_00000200c821d130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000200c8126c00_0 .net *"_ivl_0", 31 0, L_00000200c821d3b0;  1 drivers
v00000200c8127c40_0 .net *"_ivl_10", 6 0, L_00000200c821c690;  1 drivers
L_00000200c81d3fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000200c8105f20_0 .net *"_ivl_13", 1 0, L_00000200c81d3fd8;  1 drivers
v00000200c8106420_0 .net *"_ivl_2", 6 0, L_00000200c821cf50;  1 drivers
L_00000200c81d3f90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000200c81c91d0_0 .net *"_ivl_5", 1 0, L_00000200c81d3f90;  1 drivers
v00000200c81c9ef0_0 .net *"_ivl_8", 31 0, L_00000200c821d130;  1 drivers
v00000200c81c8730_0 .net "clk", 0 0, L_00000200c81cc570;  alias, 1 drivers
v00000200c81c9b30_0 .var/i "i", 31 0;
v00000200c81c8cd0_0 .net "readData1", 31 0, L_00000200c81ccdc0;  alias, 1 drivers
v00000200c81c9270_0 .net "readData2", 31 0, L_00000200c81cce30;  alias, 1 drivers
v00000200c81c96d0_0 .net "readRegister1", 4 0, L_00000200c81d1460;  alias, 1 drivers
v00000200c81c9950_0 .net "readRegister2", 4 0, L_00000200c821d810;  alias, 1 drivers
v00000200c81c8e10 .array "registers", 31 0, 31 0;
v00000200c81c8d70_0 .net "rst", 0 0, v00000200c81d2f40_0;  alias, 1 drivers
v00000200c81c9590_0 .net "we", 0 0, v00000200c8126fc0_0;  alias, 1 drivers
v00000200c81c9090_0 .net "writeData", 31 0, L_00000200c8233660;  alias, 1 drivers
v00000200c81c8af0_0 .net "writeRegister", 4 0, L_00000200c821c5f0;  alias, 1 drivers
E_00000200c8131a50/0 .event negedge, v00000200c8127560_0;
E_00000200c8131a50/1 .event posedge, v00000200c81c8730_0;
E_00000200c8131a50 .event/or E_00000200c8131a50/0, E_00000200c8131a50/1;
L_00000200c821d3b0 .array/port v00000200c81c8e10, L_00000200c821cf50;
L_00000200c821cf50 .concat [ 5 2 0 0], L_00000200c81d1460, L_00000200c81d3f90;
L_00000200c821d130 .array/port v00000200c81c8e10, L_00000200c821c690;
L_00000200c821c690 .concat [ 5 2 0 0], L_00000200c821d810, L_00000200c81d3fd8;
S_00000200c8072b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000200c80729c0;
 .timescale 0 0;
v00000200c8127ba0_0 .var/i "i", 31 0;
S_00000200c80c2770 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000200c81200c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000200c81310d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000200c81cc2d0 .functor NOT 1, v00000200c81285a0_0, C4<0>, C4<0>, C4<0>;
v00000200c81c8230_0 .net *"_ivl_0", 0 0, L_00000200c81cc2d0;  1 drivers
v00000200c81c8eb0_0 .net "in1", 4 0, L_00000200c821d810;  alias, 1 drivers
v00000200c81c8190_0 .net "in2", 4 0, L_00000200c81d1320;  alias, 1 drivers
v00000200c81c9770_0 .net "out", 4 0, L_00000200c821c5f0;  alias, 1 drivers
v00000200c81c8870_0 .net "s", 0 0, v00000200c81285a0_0;  alias, 1 drivers
L_00000200c821c5f0 .functor MUXZ 5, L_00000200c81d1320, L_00000200c821d810, L_00000200c81cc2d0, C4<>;
S_00000200c80c2900 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000200c81200c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000200c8131390 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000200c81cc5e0 .functor NOT 1, v00000200c8128500_0, C4<0>, C4<0>, C4<0>;
v00000200c81c9f90_0 .net *"_ivl_0", 0 0, L_00000200c81cc5e0;  1 drivers
v00000200c81c8370_0 .net "in1", 31 0, v00000200c81c9c70_0;  alias, 1 drivers
v00000200c81c9db0_0 .net "in2", 31 0, v00000200c81c9a90_0;  alias, 1 drivers
v00000200c81c8f50_0 .net "out", 31 0, L_00000200c8233660;  alias, 1 drivers
v00000200c81c82d0_0 .net "s", 0 0, v00000200c8128500_0;  alias, 1 drivers
L_00000200c8233660 .functor MUXZ 32, v00000200c81c9a90_0, v00000200c81c9c70_0, L_00000200c81cc5e0, C4<>;
S_00000200c80ae9f0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000200c81200c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000200c80aeb80 .param/l "ADD" 0 9 12, C4<0000>;
P_00000200c80aebb8 .param/l "AND" 0 9 12, C4<0010>;
P_00000200c80aebf0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000200c80aec28 .param/l "OR" 0 9 12, C4<0011>;
P_00000200c80aec60 .param/l "SGT" 0 9 12, C4<0111>;
P_00000200c80aec98 .param/l "SLL" 0 9 12, C4<1000>;
P_00000200c80aecd0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000200c80aed08 .param/l "SRL" 0 9 12, C4<1001>;
P_00000200c80aed40 .param/l "SUB" 0 9 12, C4<0001>;
P_00000200c80aed78 .param/l "XOR" 0 9 12, C4<0100>;
P_00000200c80aedb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000200c80aede8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000200c81d4458 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200c81c99f0_0 .net/2u *"_ivl_0", 31 0, L_00000200c81d4458;  1 drivers
v00000200c81c80f0_0 .net "opSel", 3 0, v00000200c8127a60_0;  alias, 1 drivers
v00000200c81c9810_0 .net "operand1", 31 0, L_00000200c8232940;  alias, 1 drivers
v00000200c81c9bd0_0 .net "operand2", 31 0, L_00000200c82329e0;  alias, 1 drivers
v00000200c81c9c70_0 .var "result", 31 0;
v00000200c81c87d0_0 .net "zero", 0 0, L_00000200c8231f40;  alias, 1 drivers
E_00000200c8130f50 .event anyedge, v00000200c8127a60_0, v00000200c81c9810_0, v00000200c8127600_0;
L_00000200c8231f40 .cmp/eq 32, v00000200c81c9c70_0, L_00000200c81d4458;
S_00000200c80df470 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000200c81200c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000200c815e8a0 .param/l "RType" 0 4 2, C4<000000>;
P_00000200c815e8d8 .param/l "add" 0 4 5, C4<100000>;
P_00000200c815e910 .param/l "addi" 0 4 8, C4<001000>;
P_00000200c815e948 .param/l "addu" 0 4 5, C4<100001>;
P_00000200c815e980 .param/l "and_" 0 4 5, C4<100100>;
P_00000200c815e9b8 .param/l "andi" 0 4 8, C4<001100>;
P_00000200c815e9f0 .param/l "beq" 0 4 10, C4<000100>;
P_00000200c815ea28 .param/l "bne" 0 4 10, C4<000101>;
P_00000200c815ea60 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000200c815ea98 .param/l "j" 0 4 12, C4<000010>;
P_00000200c815ead0 .param/l "jal" 0 4 12, C4<000011>;
P_00000200c815eb08 .param/l "jr" 0 4 6, C4<001000>;
P_00000200c815eb40 .param/l "lw" 0 4 8, C4<100011>;
P_00000200c815eb78 .param/l "nor_" 0 4 5, C4<100111>;
P_00000200c815ebb0 .param/l "or_" 0 4 5, C4<100101>;
P_00000200c815ebe8 .param/l "ori" 0 4 8, C4<001101>;
P_00000200c815ec20 .param/l "sgt" 0 4 6, C4<101011>;
P_00000200c815ec58 .param/l "sll" 0 4 6, C4<000000>;
P_00000200c815ec90 .param/l "slt" 0 4 5, C4<101010>;
P_00000200c815ecc8 .param/l "slti" 0 4 8, C4<101010>;
P_00000200c815ed00 .param/l "srl" 0 4 6, C4<000010>;
P_00000200c815ed38 .param/l "sub" 0 4 5, C4<100010>;
P_00000200c815ed70 .param/l "subu" 0 4 5, C4<100011>;
P_00000200c815eda8 .param/l "sw" 0 4 8, C4<101011>;
P_00000200c815ede0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000200c815ee18 .param/l "xori" 0 4 8, C4<001110>;
v00000200c81c8910_0 .var "PCsrc", 0 0;
v00000200c81c8ff0_0 .net "funct", 5 0, L_00000200c821cff0;  alias, 1 drivers
v00000200c81c98b0_0 .net "opcode", 5 0, L_00000200c81d22c0;  alias, 1 drivers
v00000200c81c9e50_0 .net "operand1", 31 0, L_00000200c81ccdc0;  alias, 1 drivers
v00000200c81c8410_0 .net "operand2", 31 0, L_00000200c82329e0;  alias, 1 drivers
v00000200c81c89b0_0 .net "rst", 0 0, v00000200c81d2f40_0;  alias, 1 drivers
E_00000200c8131950/0 .event anyedge, v00000200c8127560_0, v00000200c8127b00_0, v00000200c81c8cd0_0, v00000200c8127600_0;
E_00000200c8131950/1 .event anyedge, v00000200c81274c0_0;
E_00000200c8131950 .event/or E_00000200c8131950/0, E_00000200c8131950/1;
S_00000200c80df600 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000200c81200c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000200c81c8a50 .array "DataMem", 2047 0, 31 0;
v00000200c81c93b0_0 .net "address", 31 0, v00000200c81c9c70_0;  alias, 1 drivers
v00000200c81c9d10_0 .net "clock", 0 0, L_00000200c81cc490;  1 drivers
v00000200c81c84b0_0 .net "data", 31 0, L_00000200c81cce30;  alias, 1 drivers
v00000200c81c8b90_0 .var/i "i", 31 0;
v00000200c81c9a90_0 .var "q", 31 0;
v00000200c81c8550_0 .net "rden", 0 0, v00000200c8127240_0;  alias, 1 drivers
v00000200c81c85f0_0 .net "wren", 0 0, v00000200c8127ce0_0;  alias, 1 drivers
E_00000200c81312d0 .event posedge, v00000200c81c9d10_0;
S_00000200c80a6ac0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000200c81200c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000200c8131a90 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000200c81c8690_0 .net "PCin", 31 0, L_00000200c821c0f0;  alias, 1 drivers
v00000200c81c9310_0 .var "PCout", 31 0;
v00000200c81c8c30_0 .net "clk", 0 0, L_00000200c81cc570;  alias, 1 drivers
v00000200c81c9130_0 .net "rst", 0 0, v00000200c81d2f40_0;  alias, 1 drivers
    .scope S_00000200c80df470;
T_0 ;
    %wait E_00000200c8131950;
    %load/vec4 v00000200c81c89b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200c81c8910_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000200c81c98b0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000200c81c9e50_0;
    %load/vec4 v00000200c81c8410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000200c81c98b0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000200c81c9e50_0;
    %load/vec4 v00000200c81c8410_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000200c81c98b0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000200c81c98b0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000200c81c98b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000200c81c8ff0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000200c81c8910_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000200c80a6ac0;
T_1 ;
    %wait E_00000200c8131a50;
    %load/vec4 v00000200c81c9130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000200c81c9310_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000200c81c8690_0;
    %assign/vec4 v00000200c81c9310_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000200c80c4310;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200c8127880_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000200c8127880_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000200c8127880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %load/vec4 v00000200c8127880_0;
    %addi 1, 0, 32;
    %store/vec4 v00000200c8127880_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c8126ca0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000200c80c40c0;
T_3 ;
    %wait E_00000200c8131250;
    %load/vec4 v00000200c8127560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000200c8126b60_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200c8126f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200c8126fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200c8127ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200c8128500_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200c8127240_0, 0;
    %assign/vec4 v00000200c81285a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000200c8126b60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000200c8127a60_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000200c8126f20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000200c8126fc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000200c8127ce0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000200c8128500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000200c8127240_0, 0, 1;
    %store/vec4 v00000200c81285a0_0, 0, 1;
    %load/vec4 v00000200c8127b00_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126b60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c81285a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126fc0_0, 0;
    %load/vec4 v00000200c81274c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126f20_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126f20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c81285a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126f20_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200c81285a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126f20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126f20_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126f20_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126f20_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126f20_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8127240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8128500_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8127ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200c8126f20_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000200c8127a60_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000200c80729c0;
T_4 ;
    %wait E_00000200c8131a50;
    %fork t_1, S_00000200c8072b50;
    %jmp t_0;
    .scope S_00000200c8072b50;
t_1 ;
    %load/vec4 v00000200c81c8d70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200c8127ba0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000200c8127ba0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000200c8127ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8e10, 0, 4;
    %load/vec4 v00000200c8127ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000200c8127ba0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000200c81c9590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000200c81c9090_0;
    %load/vec4 v00000200c81c8af0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8e10, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000200c80729c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000200c80729c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200c81c9b30_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000200c81c9b30_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000200c81c9b30_0;
    %ix/getv/s 4, v00000200c81c9b30_0;
    %load/vec4a v00000200c81c8e10, 4;
    %ix/getv/s 4, v00000200c81c9b30_0;
    %load/vec4a v00000200c81c8e10, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000200c81c9b30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000200c81c9b30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000200c80ae9f0;
T_6 ;
    %wait E_00000200c8130f50;
    %load/vec4 v00000200c81c80f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000200c81c9c70_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000200c81c9810_0;
    %load/vec4 v00000200c81c9bd0_0;
    %add;
    %assign/vec4 v00000200c81c9c70_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000200c81c9810_0;
    %load/vec4 v00000200c81c9bd0_0;
    %sub;
    %assign/vec4 v00000200c81c9c70_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000200c81c9810_0;
    %load/vec4 v00000200c81c9bd0_0;
    %and;
    %assign/vec4 v00000200c81c9c70_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000200c81c9810_0;
    %load/vec4 v00000200c81c9bd0_0;
    %or;
    %assign/vec4 v00000200c81c9c70_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000200c81c9810_0;
    %load/vec4 v00000200c81c9bd0_0;
    %xor;
    %assign/vec4 v00000200c81c9c70_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000200c81c9810_0;
    %load/vec4 v00000200c81c9bd0_0;
    %or;
    %inv;
    %assign/vec4 v00000200c81c9c70_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000200c81c9810_0;
    %load/vec4 v00000200c81c9bd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000200c81c9c70_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000200c81c9bd0_0;
    %load/vec4 v00000200c81c9810_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000200c81c9c70_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000200c81c9810_0;
    %ix/getv 4, v00000200c81c9bd0_0;
    %shiftl 4;
    %assign/vec4 v00000200c81c9c70_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000200c81c9810_0;
    %ix/getv 4, v00000200c81c9bd0_0;
    %shiftr 4;
    %assign/vec4 v00000200c81c9c70_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000200c80df600;
T_7 ;
    %wait E_00000200c81312d0;
    %load/vec4 v00000200c81c8550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000200c81c93b0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000200c81c8a50, 4;
    %assign/vec4 v00000200c81c9a90_0, 0;
T_7.0 ;
    %load/vec4 v00000200c81c85f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000200c81c84b0_0;
    %ix/getv 3, v00000200c81c93b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8a50, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000200c80df600;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200c81c8b90_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000200c81c8b90_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000200c81c8b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8a50, 0, 4;
    %load/vec4 v00000200c81c8b90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000200c81c8b90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8a50, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8a50, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8a50, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8a50, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8a50, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8a50, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8a50, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8a50, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8a50, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8a50, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8a50, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200c81c8a50, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000200c80df600;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200c81c8b90_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000200c81c8b90_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000200c81c8b90_0;
    %load/vec4a v00000200c81c8a50, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000200c81c8b90_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000200c81c8b90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000200c81c8b90_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000200c81200c0;
T_10 ;
    %wait E_00000200c8131a50;
    %load/vec4 v00000200c81d2400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000200c81d1140_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000200c81d1140_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000200c81d1140_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000200c811fda0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200c81d1fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200c81d2f40_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000200c811fda0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000200c81d1fa0_0;
    %inv;
    %assign/vec4 v00000200c81d1fa0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000200c811fda0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200c81d2f40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200c81d2f40_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v00000200c81d16e0_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
