strict digraph "" {
	node [label="\N"];
	"22:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f331d89c1d0>",
		clk_sens=True,
		fillcolor=gold,
		label="22:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f331d89c2d0>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:AL" -> "22:BL"	[cond="[]",
		lineno=None];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f331d89c310>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f331d89c390>",
		fillcolor=turquoise,
		label="26:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f331d89c3d0>]",
		style=filled,
		typ=Block];
	"23:IF" -> "26:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=23];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f331d89c590>",
		fillcolor=turquoise,
		label="23:BL
r_reg <= 5'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f331d89c5d0>]",
		style=filled,
		typ=Block];
	"23:IF" -> "23:BL"	[cond="['reset']",
		label=reset,
		lineno=23];
	"22:BL" -> "23:IF"	[cond="[]",
		lineno=None];
	"Leaf_22:AL"	[def_var="['r_reg']",
		label="Leaf_22:AL"];
	"26:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"23:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
}
