// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/01/2022 22:18:30"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module NES (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	MAX10_CLK1_50,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	ARDUINO_IO,
	ARDUINO_RESET_N);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	reg MAX10_CLK1_50 ;
input 	logic [1:0] KEY ;
input 	logic [9:0] SW ;
output 	logic [9:0] LEDR ;
output 	logic [7:0] HEX0 ;
output 	logic [7:0] HEX1 ;
output 	logic [7:0] HEX2 ;
output 	logic [7:0] HEX3 ;
output 	logic [7:0] HEX4 ;
output 	logic [7:0] HEX5 ;
output 	reg VGA_HS ;
output 	reg VGA_VS ;
output 	logic [3:0] VGA_R ;
output 	logic [3:0] VGA_G ;
output 	logic [3:0] VGA_B ;
inout 	logic [15:0] ARDUINO_IO ;
inout 	reg ARDUINO_RESET_N ;

// Design Ports Information
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[0]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[1]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[2]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[3]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[4]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[5]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[8]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[9]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[10]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[11]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[12]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[13]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[14]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[15]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_RESET_N	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \KEY[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \ARDUINO_IO[0]~input_o ;
wire \ARDUINO_IO[1]~input_o ;
wire \ARDUINO_IO[2]~input_o ;
wire \ARDUINO_IO[3]~input_o ;
wire \ARDUINO_IO[4]~input_o ;
wire \ARDUINO_IO[5]~input_o ;
wire \ARDUINO_IO[6]~input_o ;
wire \ARDUINO_IO[7]~input_o ;
wire \ARDUINO_IO[8]~input_o ;
wire \ARDUINO_IO[9]~input_o ;
wire \ARDUINO_IO[10]~input_o ;
wire \ARDUINO_IO[11]~input_o ;
wire \ARDUINO_IO[12]~input_o ;
wire \ARDUINO_IO[13]~input_o ;
wire \ARDUINO_IO[14]~input_o ;
wire \ARDUINO_IO[15]~input_o ;
wire \ARDUINO_RESET_N~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \MAX10_CLK1_50~input_o ;
wire \PLL|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \CPU|Add1~0_combout ;
wire \CPU|BusB[1]~feeder_combout ;
wire \CPU|Res_n_d~feeder_combout ;
wire \KEY[0]~input_o ;
wire \CPU|Res_n_d~q ;
wire \CPU|Res_n_i~q ;
wire \CPU|Res_n_i~clkctrl_outclk ;
wire \counter[0]~15_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~3_combout ;
wire \counter[2]~17_combout ;
wire \counter[0]~16 ;
wire \counter[1]~18_combout ;
wire \counter[1]~19 ;
wire \counter[2]~20_combout ;
wire \counter[2]~21 ;
wire \counter[3]~22_combout ;
wire \counter[3]~23 ;
wire \counter[4]~24_combout ;
wire \counter[4]~25 ;
wire \counter[5]~26_combout ;
wire \counter[5]~27 ;
wire \counter[6]~28_combout ;
wire \counter[6]~29 ;
wire \counter[7]~30_combout ;
wire \counter[7]~31 ;
wire \counter[8]~32_combout ;
wire \counter[8]~33 ;
wire \counter[9]~34_combout ;
wire \counter[9]~35 ;
wire \counter[10]~36_combout ;
wire \counter[10]~37 ;
wire \counter[11]~38_combout ;
wire \counter[11]~39 ;
wire \counter[12]~40_combout ;
wire \counter[12]~41 ;
wire \counter[13]~42_combout ;
wire \counter[13]~43 ;
wire \counter[14]~44_combout ;
wire \LessThan1~4_combout ;
wire \CPU|MCycle~2_combout ;
wire \CPU|Equal0~0_combout ;
wire \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ;
wire \CPU|DL[0]~feeder_combout ;
wire \CPU|Equal0~4_combout ;
wire \CPU|IR[1]~0_combout ;
wire \CPU|RstCycle~0_combout ;
wire \CPU|RstCycle~q ;
wire \CPU|mcode|Mux172~0_combout ;
wire \CPU|mcode|process_0~3_combout ;
wire \CPU|Equal0~1_combout ;
wire \CPU|mcode|Mux262~7_combout ;
wire \CPU|mcode|Mux182~0_combout ;
wire \CPU|mcode|Write~0_combout ;
wire \CPU|mcode|Mux271~0_combout ;
wire \CPU|mcode|Mux262~6_combout ;
wire \CPU|mcode|Mux262~8_combout ;
wire \CPU|Equal0~5_combout ;
wire \CPU|mcode|Mux227~0_combout ;
wire \CPU|mcode|Write~1_combout ;
wire \CPU|mcode|Mux262~9_combout ;
wire \CPU|mcode|Mux262~0_combout ;
wire \CPU|mcode|Mux262~1_combout ;
wire \CPU|Equal11~5_combout ;
wire \CPU|mcode|Mux255~0_combout ;
wire \CPU|Write_Data_r~34_combout ;
wire \CPU|mcode|Mux251~1_combout ;
wire \CPU|mcode|Mux121~0_combout ;
wire \CPU|mcode|Mux121~1_combout ;
wire \CPU|mcode|Mux262~2_combout ;
wire \CPU|mcode|Mux262~3_combout ;
wire \CPU|mcode|Mux262~4_combout ;
wire \CPU|mcode|Mux262~5_combout ;
wire \CPU|WRn_i~0_combout ;
wire \CPU|WRn_i~q ;
wire \CPU|DL[7]~feeder_combout ;
wire \CPU|Equal11~7_combout ;
wire \CPU|mcode|Mux3~0_combout ;
wire \CPU|mcode|Mux358~4_combout ;
wire \CPU|ALU_Op_r.ALU_OP_ANC~q ;
wire \CPU|mcode|Mux32~5_combout ;
wire \CPU|mcode|Mux276~0_combout ;
wire \CPU|mcode|Mux127~1_combout ;
wire \CPU|mcode|Mux276~1_combout ;
wire \CPU|mcode|Mux18~0_combout ;
wire \CPU|mcode|Set_BusA_To~1_combout ;
wire \CPU|mcode|Mux129~11_combout ;
wire \CPU|mcode|Mux129~12_combout ;
wire \CPU|mcode|Mux129~13_combout ;
wire \CPU|mcode|Mux270~4_combout ;
wire \CPU|mcode|Mux270~3_combout ;
wire \CPU|mcode|Mux270~5_combout ;
wire \CPU|mcode|Mux270~1_combout ;
wire \CPU|mcode|Set_BusA_To~2_combout ;
wire \CPU|mcode|Equal10~1_combout ;
wire \CPU|mcode|Equal19~1_combout ;
wire \CPU|mcode|Mux108~4_combout ;
wire \CPU|mcode|Mux270~0_combout ;
wire \CPU|mcode|Mux270~2_combout ;
wire \CPU|mcode|Mux270~6_combout ;
wire \CPU|mcode|Equal10~0_combout ;
wire \CPU|mcode|LDA~7_combout ;
wire \CPU|mcode|Mux127~16_combout ;
wire \CPU|mcode|Mux278~0_combout ;
wire \CPU|Equal11~6_combout ;
wire \CPU|mcode|Mux134~0_combout ;
wire \CPU|mcode|Mux134~1_combout ;
wire \CPU|mcode|Mux134~2_combout ;
wire \CPU|mcode|Mux127~8_combout ;
wire \CPU|mcode|LDA~4_combout ;
wire \CPU|mcode|LDA~5_combout ;
wire \CPU|mcode|LDA~6_combout ;
wire \CPU|mcode|LDA~8_combout ;
wire \CPU|mcode|Mux278~1_combout ;
wire \CPU|mcode|Mux278~2_combout ;
wire \CPU|mcode|Mux278~3_combout ;
wire \CPU|mcode|Mux278~4_combout ;
wire \CPU|mcode|Mux278~5_combout ;
wire \CPU|tmpP~1_combout ;
wire \CPU|ABC[0]~0_combout ;
wire \CPU|Selector7~0_combout ;
wire \CPU|mcode|Mux32~4_combout ;
wire \CPU|mcode|process_0~5_combout ;
wire \CPU|mcode|Mux130~0_combout ;
wire \CPU|mcode|Mux269~0_combout ;
wire \CPU|mcode|Mux271~2_combout ;
wire \CPU|mcode|Mux271~3_combout ;
wire \CPU|mcode|Mux271~1_combout ;
wire \CPU|mcode|Mux271~4_combout ;
wire \CPU|mcode|Mux279~2_combout ;
wire \CPU|mcode|Mux279~4_combout ;
wire \CPU|mcode|Mux279~3_combout ;
wire \CPU|mcode|Mux279~5_combout ;
wire \CPU|Y[0]~0_combout ;
wire \CPU|mcode|Mux132~0_combout ;
wire \CPU|mcode|Equal20~0_combout ;
wire \CPU|mcode|Mux272~0_combout ;
wire \CPU|Write_Data_r~32_combout ;
wire \CPU|mcode|Mux108~5_combout ;
wire \CPU|mcode|Mux272~1_combout ;
wire \CPU|mcode|Mux272~2_combout ;
wire \CPU|Selector7~4_combout ;
wire \CPU|mcode|Mux16~0_combout ;
wire \CPU|mcode|Mux108~1_combout ;
wire \CPU|mcode|Equal21~3_combout ;
wire \CPU|mcode|Equal21~4_combout ;
wire \CPU|mcode|Mux319~0_combout ;
wire \CPU|mcode|Set_BusA_To~3_combout ;
wire \CPU|mcode|Mux146~9_combout ;
wire \CPU|mcode|Mux127~22_combout ;
wire \CPU|mcode|Mux32~11_combout ;
wire \CPU|BCD_en_r~feeder_combout ;
wire \CPU|BCD_en_r~q ;
wire \CPU|mcode|Mux146~4_combout ;
wire \CPU|mcode|Mux146~5_combout ;
wire \CPU|Equal0~6_combout ;
wire \CPU|mcode|Equal25~2_combout ;
wire \CPU|mcode|Mux146~6_combout ;
wire \CPU|mcode|Mux146~7_combout ;
wire \CPU|mcode|Mux111~0_combout ;
wire \CPU|mcode|Mux111~1_combout ;
wire \CPU|mcode|Mux127~18_combout ;
wire \CPU|mcode|Mux108~3_combout ;
wire \CPU|mcode|Mux127~19_combout ;
wire \CPU|mcode|Mux127~17_combout ;
wire \CPU|mcode|Mux127~20_combout ;
wire \CPU|mcode|Mux146~3_combout ;
wire \CPU|mcode|Mux127~11_combout ;
wire \CPU|mcode|Mux127~12_combout ;
wire \CPU|mcode|Mux127~13_combout ;
wire \CPU|mcode|Mux127~14_combout ;
wire \CPU|mcode|Mux127~7_combout ;
wire \CPU|mcode|Mux127~9_combout ;
wire \CPU|mcode|Mux127~10_combout ;
wire \CPU|mcode|Mux127~15_combout ;
wire \CPU|mcode|Mux127~6_combout ;
wire \CPU|mcode|Mux127~21_combout ;
wire \CPU|mcode|Mux146~2_combout ;
wire \CPU|mcode|Mux146~8_combout ;
wire \CPU|mcode|Mux268~2_combout ;
wire \CPU|mcode|Mux268~3_combout ;
wire \CPU|mcode|Set_BusA_To~4_combout ;
wire \CPU|mcode|Mux268~6_combout ;
wire \CPU|mcode|Mux268~7_combout ;
wire \CPU|mcode|Mux268~4_combout ;
wire \CPU|mcode|Mux268~0_combout ;
wire \CPU|mcode|Mux146~10_combout ;
wire \CPU|mcode|Mux127~2_combout ;
wire \CPU|mcode|Mux127~3_combout ;
wire \CPU|mcode|Mux127~4_combout ;
wire \CPU|mcode|Mux127~5_combout ;
wire \CPU|mcode|Mux268~1_combout ;
wire \CPU|mcode|Mux268~5_combout ;
wire \CPU|mcode|Mux251~2_combout ;
wire \CPU|mcode|Mux314~0_combout ;
wire \CPU|mcode|Mux251~3_combout ;
wire \CPU|mcode|Mux251~0_combout ;
wire \CPU|mcode|Mux251~4_combout ;
wire \CPU|Write_Data_r.Write_Data_DL~q ;
wire \CPU|mcode|Mux263~4_combout ;
wire \CPU|mcode|Mux255~1_combout ;
wire \CPU|mcode|Mux255~2_combout ;
wire \CPU|Write_Data_r.Write_Data_P~q ;
wire \CPU|mcode|Equal21~0_combout ;
wire \CPU|mcode|Mux111~2_combout ;
wire \CPU|mcode|Mux22~0_combout ;
wire \CPU|mcode|Mux111~3_combout ;
wire \CPU|Write_Data_r.Write_Data_ABC~0_combout ;
wire \CPU|mcode|Mux252~0_combout ;
wire \CPU|mcode|Mux252~1_combout ;
wire \CPU|Write_Data_r.Write_Data_ABC~q ;
wire \CPU|Selector39~2_combout ;
wire \CPU|mcode|Mux32~6_combout ;
wire \CPU|Write_Data_r~39_combout ;
wire \CPU|Write_Data_r~40_combout ;
wire \CPU|Write_Data_r.Write_Data_PCH~q ;
wire \CPU|Write_Data_r~41_combout ;
wire \CPU|Write_Data_r.Write_Data_PCL~q ;
wire \CPU|Add3~0_combout ;
wire \CPU|DL[6]~feeder_combout ;
wire \CPU|mcode|Mux128~2_combout ;
wire \CPU|mcode|Mux269~2_combout ;
wire \CPU|mcode|Mux269~3_combout ;
wire \CPU|mcode|Set_BusA_To~6_combout ;
wire \CPU|mcode|Set_BusA_To~7_combout ;
wire \CPU|mcode|Set_BusA_To~5_combout ;
wire \CPU|mcode|Set_BusA_To~8_combout ;
wire \CPU|mcode|Set_BusA_To~9_combout ;
wire \CPU|mcode|Mux269~4_combout ;
wire \CPU|mcode|Mux269~8_combout ;
wire \CPU|mcode|Mux269~5_combout ;
wire \CPU|mcode|Mux269~6_combout ;
wire \CPU|mcode|Mux269~7_combout ;
wire \CPU|mcode|Mux269~9_combout ;
wire \CPU|mcode|Set_BusA_To~0_combout ;
wire \CPU|mcode|Mux32~12_combout ;
wire \CPU|mcode|Mux128~8_combout ;
wire \CPU|mcode|Mux32~10_combout ;
wire \CPU|mcode|Mux128~9_combout ;
wire \CPU|mcode|Mux128~7_combout ;
wire \CPU|mcode|Mux128~10_combout ;
wire \CPU|mcode|Mux128~16_combout ;
wire \CPU|mcode|Mux128~4_combout ;
wire \CPU|mcode|Mux128~5_combout ;
wire \CPU|mcode|Mux128~3_combout ;
wire \CPU|mcode|Mux128~6_combout ;
wire \CPU|mcode|Equal21~2_combout ;
wire \CPU|mcode|Mux128~11_combout ;
wire \CPU|mcode|Mux128~12_combout ;
wire \CPU|mcode|Mux128~13_combout ;
wire \CPU|mcode|Mux269~1_combout ;
wire \CPU|mcode|Mux269~10_combout ;
wire \CPU|mcode|Set_BusA_To~12_combout ;
wire \CPU|mcode|Set_BusA_To~13_combout ;
wire \CPU|mcode|Mux128~14_combout ;
wire \CPU|mcode|Set_BusA_To~11_combout ;
wire \CPU|mcode|Mux269~11_combout ;
wire \CPU|mcode|Mux128~15_combout ;
wire \CPU|mcode|Set_BusA_To~14_combout ;
wire \CPU|mcode|Set_BusA_To~10_combout ;
wire \CPU|mcode|Set_BusA_To~15_combout ;
wire \CPU|mcode|Mux269~12_combout ;
wire \CPU|mcode|Mux269~13_combout ;
wire \CPU|Selector0~4_combout ;
wire \CPU|mcode|Equal22~0_combout ;
wire \CPU|Selector0~0_combout ;
wire \CPU|Selector0~1_combout ;
wire \CPU|Selector3~0_combout ;
wire \CPU|Selector3~4_combout ;
wire \CPU|Selector3~2_combout ;
wire \CPU|Selector3~1_combout ;
wire \CPU|Selector3~3_combout ;
wire \CPU|Selector3~5_combout ;
wire \CPU|Selector3~6_combout ;
wire \CPU|BusB[4]~feeder_combout ;
wire \CPU|ALU_Op_r~56_combout ;
wire \CPU|mcode|Mux290~2_combout ;
wire \CPU|mcode|Mux290~4_combout ;
wire \CPU|Equal0~3_combout ;
wire \CPU|mcode|Mux290~6_combout ;
wire \CPU|mcode|Mux290~3_combout ;
wire \CPU|mcode|Mux290~5_combout ;
wire \CPU|ALU_Op_r~57_combout ;
wire \CPU|ALU_Op_r~61_combout ;
wire \CPU|ALU_Op_r.ALU_OP_EOR~q ;
wire \CPU|mcode|ALU_Op~3_combout ;
wire \CPU|mcode|Mux314~1_combout ;
wire \CPU|mcode|Mux343~0_combout ;
wire \CPU|mcode|Mux343~1_combout ;
wire \CPU|mcode|Mux343~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_AND~q ;
wire \CPU|alu|Selector3~0_combout ;
wire \CPU|Selector4~4_combout ;
wire \CPU|Selector4~0_combout ;
wire \CPU|Selector4~1_combout ;
wire \CPU|Add1~3 ;
wire \CPU|Add1~4_combout ;
wire \CPU|mcode|Mux126~4_combout ;
wire \CPU|mcode|Mux126~2_combout ;
wire \CPU|mcode|Set_Addr_To~0_combout ;
wire \CPU|mcode|Mux126~3_combout ;
wire \CPU|mcode|Mux126~0_combout ;
wire \CPU|mcode|Mux126~1_combout ;
wire \CPU|mcode|Mux126~5_combout ;
wire \CPU|mcode|Mux267~2_combout ;
wire \CPU|Selector5~4_combout ;
wire \CPU|Selector5~2_combout ;
wire \CPU|mcode|Mux274~0_combout ;
wire \CPU|Selector5~3_combout ;
wire \CPU|Selector5~0_combout ;
wire \CPU|Selector5~1_combout ;
wire \CPU|Selector5~5_combout ;
wire \CPU|Mux17~0_combout ;
wire \CPU|mcode|Mux277~2_combout ;
wire \CPU|mcode|Mux277~3_combout ;
wire \CPU|mcode|Mux204~0_combout ;
wire \CPU|mcode|Mux127~0_combout ;
wire \CPU|mcode|Mux277~6_combout ;
wire \CPU|mcode|Mux277~4_combout ;
wire \CPU|mcode|Mux277~5_combout ;
wire \CPU|tmpP~17_combout ;
wire \CPU|tmpP~18_combout ;
wire \CPU|BusB[2]~feeder_combout ;
wire \CPU|alu|Q[2]~3_combout ;
wire \CPU|alu|process_2~0_combout ;
wire \CPU|ALU_Op_r~59_combout ;
wire \CPU|ALU_Op_r~60_combout ;
wire \CPU|ALU_Op_r.ALU_OP_SBC~q ;
wire \CPU|alu|Add9~0_combout ;
wire \CPU|P[1]~2_combout ;
wire \CPU|alu|process_1~0_combout ;
wire \CPU|alu|Q2_t~4_combout ;
wire \CPU|ALU_Op_r~58_combout ;
wire \CPU|ALU_Op_r~67_combout ;
wire \CPU|ALU_Op_r.ALU_OP_ASL~q ;
wire \CPU|ALU_Op_r~63_combout ;
wire \CPU|ALU_Op_r.ALU_OP_ROL~q ;
wire \CPU|alu|Selector6~1_combout ;
wire \CPU|ALU_Op_r~66_combout ;
wire \CPU|ALU_Op_r.ALU_OP_OR~q ;
wire \CPU|alu|Add0~1_cout ;
wire \CPU|alu|ADC_Q[0]~1 ;
wire \CPU|alu|Add0~3 ;
wire \CPU|alu|Add0~4_combout ;
wire \CPU|alu|Add0~2_combout ;
wire \CPU|alu|Add0~5 ;
wire \CPU|alu|Add0~6_combout ;
wire \CPU|alu|LessThan0~0_combout ;
wire \CPU|alu|Add0~7 ;
wire \CPU|alu|Add0~8_combout ;
wire \CPU|alu|process_0~4_combout ;
wire \CPU|alu|Selector6~2_combout ;
wire \CPU|mcode|Mux359~3_combout ;
wire \CPU|mcode|Mux354~0_combout ;
wire \CPU|mcode|Mux348~6_combout ;
wire \CPU|mcode|Mux354~1_combout ;
wire \CPU|ALU_Op_r.ALU_OP_BIT~q ;
wire \CPU|mcode|Mux307~4_combout ;
wire \CPU|mcode|ALU_Op~2_combout ;
wire \CPU|mcode|Mux296~0_combout ;
wire \CPU|mcode|Mux301~0_combout ;
wire \CPU|mcode|Write_Data~0_combout ;
wire \CPU|mcode|Mux301~1_combout ;
wire \CPU|mcode|Mux346~0_combout ;
wire \CPU|mcode|Mux346~1_combout ;
wire \CPU|ALU_Op_r.ALU_OP_EQ1~q ;
wire \CPU|mcode|Mux308~2_combout ;
wire \CPU|mcode|Mux302~2_combout ;
wire \CPU|mcode|Mux302~3_combout ;
wire \CPU|mcode|Mux347~0_combout ;
wire \CPU|mcode|Mux347~1_combout ;
wire \CPU|ALU_Op_r.ALU_OP_EQ2~q ;
wire \CPU|mcode|Mux360~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_XAA~q ;
wire \CPU|tmpP~0_combout ;
wire \CPU|mcode|Mux348~4_combout ;
wire \CPU|mcode|Mux348~5_combout ;
wire \CPU|ALU_Op_r.ALU_OP_CMP~q ;
wire \CPU|alu|Selector6~0_combout ;
wire \CPU|alu|Selector6~4_combout ;
wire \CPU|alu|Add11~1 ;
wire \CPU|alu|Add11~2_combout ;
wire \CPU|mcode|Mux356~0_combout ;
wire \CPU|mcode|Mux356~1_combout ;
wire \CPU|mcode|Mux356~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_INC~q ;
wire \CPU|mcode|Mux355~2_combout ;
wire \CPU|mcode|Mux355~3_combout ;
wire \CPU|ALU_Op_r.ALU_OP_DEC~q ;
wire \CPU|alu|Add12~1 ;
wire \CPU|alu|Add12~2_combout ;
wire \CPU|alu|Selector6~5_combout ;
wire \CPU|ALU_Op_r~65_combout ;
wire \CPU|ALU_Op_r.ALU_OP_ROR~q ;
wire \CPU|ALU_Op_r~64_combout ;
wire \CPU|ALU_Op_r.ALU_OP_LSR~q ;
wire \CPU|alu|Q_t~0_combout ;
wire \CPU|alu|Selector6~6_combout ;
wire \CPU|alu|Selector4~13_combout ;
wire \CPU|alu|CT~0_combout ;
wire \CPU|alu|CT~combout ;
wire \CPU|alu|Add5~1_cout ;
wire \CPU|alu|Add5~3 ;
wire \CPU|alu|Add5~4_combout ;
wire \CPU|alu|Selector6~3_combout ;
wire \CPU|alu|Selector6~7_combout ;
wire \CPU|alu|Selector6~8_combout ;
wire \CPU|alu|Selector6~9_combout ;
wire \CPU|alu|Q[1]~2_combout ;
wire \CPU|Selector6~0_combout ;
wire \CPU|Selector6~2_combout ;
wire \CPU|Selector6~1_combout ;
wire \CPU|Selector6~3_combout ;
wire \CPU|Selector6~4_combout ;
wire \CPU|Selector6~5_combout ;
wire \CPU|alu|Add5~5 ;
wire \CPU|alu|Add5~7 ;
wire \CPU|alu|Add5~9 ;
wire \CPU|alu|Add5~10_combout ;
wire \CPU|mcode|Mux359~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_SAX~q ;
wire \CPU|alu|Selector4~2_combout ;
wire \CPU|alu|Selector5~3_combout ;
wire \CPU|alu|Add5~6_combout ;
wire \CPU|alu|Selector5~4_combout ;
wire \CPU|alu|Selector5~2_combout ;
wire \CPU|alu|Selector5~5_combout ;
wire \CPU|alu|Selector5~9_combout ;
wire \CPU|alu|Selector5~8_combout ;
wire \CPU|alu|Add12~3 ;
wire \CPU|alu|Add12~4_combout ;
wire \CPU|alu|Add11~3 ;
wire \CPU|alu|Add11~4_combout ;
wire \CPU|alu|Selector5~6_combout ;
wire \CPU|alu|Selector5~11_combout ;
wire \CPU|alu|Selector5~7_combout ;
wire \CPU|alu|Selector5~10_combout ;
wire \CPU|alu|Q[2]~4_combout ;
wire \CPU|S[2]~2_combout ;
wire \CPU|Add2~1 ;
wire \CPU|Add2~3 ;
wire \CPU|Add2~4_combout ;
wire \CPU|mcode|Mux122~8_combout ;
wire \CPU|mcode|Mux32~13_combout ;
wire \CPU|mcode|Mux32~14_combout ;
wire \CPU|mcode|Mux122~6_combout ;
wire \CPU|mcode|Mux122~5_combout ;
wire \CPU|mcode|Mux122~7_combout ;
wire \CPU|mcode|Mux263~5_combout ;
wire \CPU|mcode|Mux122~4_combout ;
wire \CPU|S[0]~16_combout ;
wire \CPU|S[0]~14_combout ;
wire \CPU|S[0]~15_combout ;
wire \CPU|S[0]~17_combout ;
wire \CPU|Add1~5 ;
wire \CPU|Add1~6_combout ;
wire \CPU|S[3]~3_combout ;
wire \CPU|Add2~5 ;
wire \CPU|Add2~6_combout ;
wire \CPU|Selector4~2_combout ;
wire \CPU|Selector4~3_combout ;
wire \CPU|Selector4~5_combout ;
wire \CPU|Selector2~4_combout ;
wire \CPU|Selector1~2_combout ;
wire \CPU|ABC[6]~feeder_combout ;
wire \CPU|Selector1~0_combout ;
wire \CPU|X[6]~feeder_combout ;
wire \CPU|Selector1~1_combout ;
wire \CPU|BusA~0_combout ;
wire \CPU|Selector1~3_combout ;
wire \CPU|Selector1~4_combout ;
wire \CPU|Selector1~5_combout ;
wire \CPU|alu|Q_t~2_combout ;
wire \CPU|alu|Add11~5 ;
wire \CPU|alu|Add11~7 ;
wire \CPU|alu|Add11~9 ;
wire \CPU|alu|Add11~10_combout ;
wire \CPU|alu|Add12~5 ;
wire \CPU|alu|Add12~7 ;
wire \CPU|alu|Add12~9 ;
wire \CPU|alu|Add12~10_combout ;
wire \CPU|alu|Selector2~5_combout ;
wire \CPU|alu|Selector2~4_combout ;
wire \CPU|alu|Q_t~1_combout ;
wire \CPU|alu|Add6~1_cout ;
wire \CPU|alu|Add6~3 ;
wire \CPU|alu|Add6~4_combout ;
wire \CPU|alu|Selector2~6_combout ;
wire \CPU|alu|Selector2~10_combout ;
wire \CPU|alu|Selector2~7_combout ;
wire \CPU|alu|Add6~5 ;
wire \CPU|alu|Add6~7 ;
wire \CPU|alu|Add6~9 ;
wire \CPU|alu|Add6~10_combout ;
wire \CPU|alu|Selector2~3_combout ;
wire \CPU|alu|Selector2~8_combout ;
wire \CPU|alu|AL[5]~4_combout ;
wire \CPU|alu|AL[6]~5_combout ;
wire \CPU|alu|Add3~1_cout ;
wire \CPU|alu|ADC_Q[4]~3 ;
wire \CPU|alu|Add3~2_combout ;
wire \CPU|alu|Add3~3 ;
wire \CPU|alu|Add3~4_combout ;
wire \CPU|alu|Add3~5 ;
wire \CPU|alu|Add3~6_combout ;
wire \CPU|alu|LessThan1~0_combout ;
wire \CPU|alu|Add3~7 ;
wire \CPU|alu|Add3~8_combout ;
wire \CPU|alu|process_0~5_combout ;
wire \CPU|alu|Selector2~2_combout ;
wire \CPU|alu|Selector2~9_combout ;
wire \CPU|alu|Q[5]~8_combout ;
wire \CPU|Selector2~2_combout ;
wire \CPU|Selector2~3_combout ;
wire \CPU|Selector2~0_combout ;
wire \CPU|Selector2~1_combout ;
wire \CPU|Selector2~5_combout ;
wire \CPU|alu|Selector3~2_combout ;
wire \CPU|alu|Add12~8_combout ;
wire \CPU|alu|ADC_Q[4]~2_combout ;
wire \CPU|alu|Selector3~1_combout ;
wire \CPU|alu|Selector3~3_combout ;
wire \CPU|alu|Add6~2_combout ;
wire \CPU|alu|Add11~8_combout ;
wire \CPU|alu|Selector3~4_combout ;
wire \CPU|alu|Selector3~5_combout ;
wire \CPU|alu|Selector3~6_combout ;
wire \CPU|alu|Selector3~7_combout ;
wire \CPU|alu|Q[4]~7_combout ;
wire \CPU|Add1~7 ;
wire \CPU|Add1~8_combout ;
wire \CPU|S[4]~4_combout ;
wire \CPU|Add2~7 ;
wire \CPU|Add2~8_combout ;
wire \CPU|Add1~9 ;
wire \CPU|Add1~10_combout ;
wire \CPU|S[5]~5_combout ;
wire \CPU|Add2~9 ;
wire \CPU|Add2~10_combout ;
wire \CPU|Add1~11 ;
wire \CPU|Add1~12_combout ;
wire \CPU|S[6]~6_combout ;
wire \CPU|Add2~11 ;
wire \CPU|Add2~12_combout ;
wire \CPU|Add1~13 ;
wire \CPU|Add1~14_combout ;
wire \CPU|S[7]~7_combout ;
wire \CPU|Add2~13 ;
wire \CPU|Add2~14_combout ;
wire \CPU|Selector0~2_combout ;
wire \CPU|Selector0~3_combout ;
wire \CPU|Selector0~5_combout ;
wire \CPU|alu|Q_t~3_combout ;
wire \CPU|alu|process_2~1_combout ;
wire \CPU|alu|Q2_t~5_combout ;
wire \CPU|alu|Q2_t~6_combout ;
wire \CPU|alu|Q[6]~9_combout ;
wire \CPU|alu|Add6~6_combout ;
wire \CPU|alu|Selector1~1_combout ;
wire \CPU|alu|Selector1~2_combout ;
wire \CPU|alu|Selector1~0_combout ;
wire \CPU|alu|Add11~11 ;
wire \CPU|alu|Add11~12_combout ;
wire \CPU|alu|Add12~11 ;
wire \CPU|alu|Add12~12_combout ;
wire \CPU|alu|Selector1~4_combout ;
wire \CPU|alu|Selector1~5_combout ;
wire \CPU|alu|Selector1~3_combout ;
wire \CPU|alu|Selector1~6_combout ;
wire \CPU|alu|Selector1~7_combout ;
wire \CPU|alu|Selector1~8_combout ;
wire \CPU|alu|Selector1~9_combout ;
wire \CPU|alu|Q[6]~10_combout ;
wire \CPU|mcode|Mux264~11_combout ;
wire \CPU|mcode|Mux264~14_combout ;
wire \CPU|mcode|Mux264~12_combout ;
wire \CPU|mcode|Mux264~3_combout ;
wire \CPU|mcode|Mux264~4_combout ;
wire \CPU|mcode|Mux264~7_combout ;
wire \CPU|mcode|Mux123~0_combout ;
wire \CPU|mcode|Mux123~1_combout ;
wire \CPU|mcode|Mux264~8_combout ;
wire \CPU|mcode|Mux264~2_combout ;
wire \CPU|mcode|Mux264~9_combout ;
wire \CPU|mcode|Mux264~5_combout ;
wire \CPU|mcode|process_0~2_combout ;
wire \CPU|mcode|Mux264~6_combout ;
wire \CPU|mcode|Mux264~10_combout ;
wire \CPU|mcode|Mux264~13_combout ;
wire \CPU|DL[7]~14_combout ;
wire \CPU|DL[5]~feeder_combout ;
wire \CPU|DL[4]~feeder_combout ;
wire \CPU|DL[3]~feeder_combout ;
wire \CPU|DL[2]~feeder_combout ;
wire \CPU|DL[1]~feeder_combout ;
wire \CPU|Add5~1 ;
wire \CPU|Add5~2_combout ;
wire \CPU|PCAdder[1]~1_combout ;
wire \CPU|PC[1]~1_combout ;
wire \CPU|Add0~1 ;
wire \CPU|Add0~2_combout ;
wire \CPU|mcode|Mux109~0_combout ;
wire \CPU|PC[0]~12_combout ;
wire \CPU|PC[0]~13_combout ;
wire \CPU|Add5~3 ;
wire \CPU|Add5~4_combout ;
wire \CPU|PCAdder[2]~2_combout ;
wire \CPU|PC[2]~2_combout ;
wire \CPU|Add0~3 ;
wire \CPU|Add0~4_combout ;
wire \CPU|Add5~5 ;
wire \CPU|Add5~7 ;
wire \CPU|Add5~8_combout ;
wire \CPU|PCAdder[4]~4_combout ;
wire \CPU|PC[4]~4_combout ;
wire \CPU|Add0~5 ;
wire \CPU|Add0~7 ;
wire \CPU|Add0~8_combout ;
wire \CPU|Add5~9 ;
wire \CPU|Add5~10_combout ;
wire \CPU|PCAdder[5]~5_combout ;
wire \CPU|PC[5]~5_combout ;
wire \CPU|Add0~9 ;
wire \CPU|Add0~10_combout ;
wire \CPU|Add5~11 ;
wire \CPU|Add5~12_combout ;
wire \CPU|PCAdder[6]~6_combout ;
wire \CPU|PC[6]~6_combout ;
wire \CPU|Add0~11 ;
wire \CPU|Add0~12_combout ;
wire \CPU|Add5~13 ;
wire \CPU|Add5~14_combout ;
wire \CPU|PCAdder[7]~7_combout ;
wire \CPU|PC[7]~7_combout ;
wire \CPU|Add0~13 ;
wire \CPU|Add0~14_combout ;
wire \CPU|Add0~15 ;
wire \CPU|Add0~16_combout ;
wire \CPU|Add4~0_combout ;
wire \CPU|Mux7~0_combout ;
wire \CPU|Mux7~1_combout ;
wire \CPU|mcode|Mux265~0_combout ;
wire \CPU|mcode|Mux124~0_combout ;
wire \CPU|mcode|Mux124~1_combout ;
wire \CPU|mcode|Mux265~1_combout ;
wire \CPU|mcode|Mux265~2_combout ;
wire \CPU|mcode|Mux265~3_combout ;
wire \CPU|PC[10]~16_combout ;
wire \CPU|PC[8]~17_combout ;
wire \CPU|Selector39~1_combout ;
wire \CPU|Selector39~3_combout ;
wire \CPU|Write_Data_r~38_combout ;
wire \CPU|Write_Data_r.Write_Data_YB~q ;
wire \CPU|mcode|Mux249~4_combout ;
wire \CPU|mcode|Mux249~7_combout ;
wire \CPU|mcode|Mux249~3_combout ;
wire \CPU|mcode|Mux244~0_combout ;
wire \CPU|mcode|Mux249~5_combout ;
wire \CPU|mcode|Mux249~6_combout ;
wire \CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q ;
wire \CPU|BusB_r[0]~7_combout ;
wire \CPU|BusB_r[0]~8_combout ;
wire \CPU|Selector39~0_combout ;
wire \CPU|mcode|process_0~4_combout ;
wire \CPU|Write_Data_r~44_combout ;
wire \CPU|Write_Data_r.Write_Data_AX~q ;
wire \CPU|Write_Data_r~43_combout ;
wire \CPU|Write_Data_r.Write_Data_AXB~q ;
wire \CPU|Write_Data_r~42_combout ;
wire \CPU|Write_Data_r.Write_Data_XB~q ;
wire \CPU|Selector39~4_combout ;
wire \CPU|Write_Data_r~45_combout ;
wire \CPU|Write_Data_r.Write_Data_X~q ;
wire \CPU|Selector39~5_combout ;
wire \CPU|Selector39~6_combout ;
wire \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ;
wire \CPU|mcode|Mux250~9_combout ;
wire \CPU|mcode|Mux250~10_combout ;
wire \CPU|mcode|Mux250~8_combout ;
wire \CPU|mcode|Set_Addr_To~1_combout ;
wire \CPU|mcode|Mux250~13_combout ;
wire \CPU|mcode|Mux250~11_combout ;
wire \CPU|mcode|Mux214~0_combout ;
wire \CPU|mcode|Mux250~5_combout ;
wire \CPU|mcode|Mux250~2_combout ;
wire \CPU|mcode|Mux250~3_combout ;
wire \CPU|mcode|Mux250~4_combout ;
wire \CPU|mcode|Mux250~6_combout ;
wire \CPU|mcode|Mux250~7_combout ;
wire \CPU|mcode|Mux250~12_combout ;
wire \CPU|Set_Addr_To_r.Set_Addr_To_BA~feeder_combout ;
wire \CPU|Set_Addr_To_r.Set_Addr_To_BA~q ;
wire \CPU|Selector30~0_combout ;
wire \CPU|mcode|Mux249~2_combout ;
wire \CPU|mcode|Mux284~0_combout ;
wire \CPU|AD[6]~0_combout ;
wire \CPU|AD[6]~1_combout ;
wire \CPU|AD[6]~2_combout ;
wire \CPU|AD[6]~3_combout ;
wire \CPU|Add11~0_combout ;
wire \CPU|Add12~0_combout ;
wire \CPU|Add7~0_combout ;
wire \CPU|AD~20_combout ;
wire \CPU|AD~21_combout ;
wire \CPU|AD[1]~6_combout ;
wire \CPU|mcode|Mux32~8_combout ;
wire \CPU|mcode|Mux32~9_combout ;
wire \CPU|mcode|Mux32~7_combout ;
wire \CPU|mcode|Mux286~0_combout ;
wire \CPU|mcode|Mux286~1_combout ;
wire \CPU|mcode|Mux32~17_combout ;
wire \CPU|mcode|Mux286~2_combout ;
wire \CPU|mcode|Mux285~1_combout ;
wire \CPU|mcode|Mux285~0_combout ;
wire \CPU|mcode|Mux285~2_combout ;
wire \CPU|AD[1]~7_combout ;
wire \CPU|Add7~1 ;
wire \CPU|Add7~2_combout ;
wire \CPU|Add12~1 ;
wire \CPU|Add12~2_combout ;
wire \CPU|AD~18_combout ;
wire \CPU|Add11~1 ;
wire \CPU|Add11~2_combout ;
wire \CPU|AD~19_combout ;
wire \CPU|Add7~3 ;
wire \CPU|Add7~4_combout ;
wire \CPU|AD~14_combout ;
wire \CPU|Add11~3 ;
wire \CPU|Add11~4_combout ;
wire \CPU|Add12~3 ;
wire \CPU|Add12~4_combout ;
wire \CPU|AD~15_combout ;
wire \CPU|Selector30~1_combout ;
wire \CPU|Selector29~0_combout ;
wire \CPU|Add9~0_combout ;
wire \CPU|mcode|Mux287~0_combout ;
wire \CPU|mcode|Mux288~0_combout ;
wire \CPU|mcode|Mux287~1_combout ;
wire \CPU|mcode|Mux287~2_combout ;
wire \CPU|mcode|Mux287~3_combout ;
wire \CPU|BAL[1]~6_combout ;
wire \CPU|mcode|Mux287~4_combout ;
wire \CPU|BAL[1]~21_combout ;
wire \CPU|Add8~0_combout ;
wire \CPU|BAL~24_combout ;
wire \CPU|BAL~25_combout ;
wire \CPU|BAL[1]~7_combout ;
wire \CPU|Add9~1 ;
wire \CPU|Add9~2_combout ;
wire \CPU|Add8~1 ;
wire \CPU|Add8~2_combout ;
wire \CPU|BAL~22_combout ;
wire \CPU|BAL~23_combout ;
wire \CPU|Add8~3 ;
wire \CPU|Add8~4_combout ;
wire \CPU|BAL~2_combout ;
wire \CPU|BAL~15_combout ;
wire \CPU|BAL~16_combout ;
wire \CPU|BAL~17_combout ;
wire \CPU|Add9~3 ;
wire \CPU|Add9~4_combout ;
wire \CPU|BAL~26_combout ;
wire \CPU|BAL~18_combout ;
wire \CPU|Selector29~1_combout ;
wire \CPU|Add9~5 ;
wire \CPU|Add9~6_combout ;
wire \CPU|BAL~3_combout ;
wire \CPU|Add8~5 ;
wire \CPU|Add8~6_combout ;
wire \CPU|BAL~19_combout ;
wire \CPU|BAL~20_combout ;
wire \CPU|Add9~7 ;
wire \CPU|Add9~8_combout ;
wire \CPU|Add8~7 ;
wire \CPU|Add8~8_combout ;
wire \CPU|BAL~4_combout ;
wire \CPU|BAL~5_combout ;
wire \CPU|Add11~5 ;
wire \CPU|Add11~7 ;
wire \CPU|Add11~8_combout ;
wire \CPU|Add12~5 ;
wire \CPU|Add12~7 ;
wire \CPU|Add12~8_combout ;
wire \CPU|Add7~5 ;
wire \CPU|Add7~7 ;
wire \CPU|Add7~8_combout ;
wire \CPU|AD~4_combout ;
wire \CPU|AD~5_combout ;
wire \CPU|Selector27~0_combout ;
wire \CPU|Selector27~1_combout ;
wire \CPU|Selector26~0_combout ;
wire \CPU|Add11~9 ;
wire \CPU|Add11~10_combout ;
wire \CPU|Add7~9 ;
wire \CPU|Add7~10_combout ;
wire \CPU|Add12~9 ;
wire \CPU|Add12~10_combout ;
wire \CPU|AD~12_combout ;
wire \CPU|AD~13_combout ;
wire \CPU|Add9~9 ;
wire \CPU|Add9~10_combout ;
wire \CPU|Add8~9 ;
wire \CPU|Add8~10_combout ;
wire \CPU|BAL~12_combout ;
wire \CPU|BAL~13_combout ;
wire \CPU|Selector26~1_combout ;
wire \CPU|Selector26~2_combout ;
wire \CPU|Selector25~0_combout ;
wire \CPU|Add12~11 ;
wire \CPU|Add12~12_combout ;
wire \CPU|Add11~11 ;
wire \CPU|Add11~12_combout ;
wire \CPU|Add7~11 ;
wire \CPU|Add7~12_combout ;
wire \CPU|AD~8_combout ;
wire \CPU|AD~9_combout ;
wire \CPU|Selector25~1_combout ;
wire \CPU|Add8~11 ;
wire \CPU|Add8~12_combout ;
wire \CPU|Add9~11 ;
wire \CPU|Add9~12_combout ;
wire \CPU|BAL~8_combout ;
wire \CPU|BAL~9_combout ;
wire \CPU|Selector25~2_combout ;
wire \CPU|Add9~13 ;
wire \CPU|Add9~14_combout ;
wire \CPU|Add8~13 ;
wire \CPU|Add8~14_combout ;
wire \CPU|BAL~10_combout ;
wire \CPU|BAL~11_combout ;
wire \CPU|Selector24~1_combout ;
wire \CPU|Add11~13 ;
wire \CPU|Add11~14_combout ;
wire \CPU|Add7~13 ;
wire \CPU|Add7~14_combout ;
wire \CPU|Add12~13 ;
wire \CPU|Add12~14_combout ;
wire \CPU|AD~10_combout ;
wire \CPU|AD~11_combout ;
wire \CPU|Selector24~0_combout ;
wire \CPU|Selector24~2_combout ;
wire \CPU|mcode|Mux108~6_combout ;
wire \CPU|mcode|Mux108~7_combout ;
wire \CPU|mcode|Mux108~8_combout ;
wire \CPU|mcode|Mux108~9_combout ;
wire \CPU|mcode|Mux108~10_combout ;
wire \CPU|mcode|Mux248~0_combout ;
wire \CPU|Set_Addr_To_r.Set_Addr_To_SP~q ;
wire \CPU|mcode|Mux292~0_combout ;
wire \CPU|mcode|Mux292~1_combout ;
wire \CPU|Write_Data_r~33_combout ;
wire \CPU|BAH[5]~2_combout ;
wire \CPU|mcode|Mux288~1_combout ;
wire \CPU|mcode|Mux288~2_combout ;
wire \CPU|mcode|Mux288~3_combout ;
wire \CPU|BAH[5]~3_combout ;
wire \CPU|Add10~0_combout ;
wire \CPU|mcode|Mux293~2_combout ;
wire \CPU|BAH[5]~4_combout ;
wire \CPU|BAH[5]~5_combout ;
wire \CPU|BAH[5]~24_combout ;
wire \CPU|BAH~22_combout ;
wire \CPU|BAH~23_combout ;
wire \CPU|Add8~15 ;
wire \CPU|Add8~16_combout ;
wire \CPU|Add9~15 ;
wire \CPU|Add9~16_combout ;
wire \CPU|Mux36~0_combout ;
wire \CPU|BAL[1]~14_combout ;
wire \CPU|Mux36~1_combout ;
wire \CPU|BAH[7]~8_combout ;
wire \CPU|BAH[7]~9_combout ;
wire \CPU|Selector23~0_combout ;
wire \CPU|Selector23~1_combout ;
wire \CPU|Add4~1 ;
wire \CPU|Add4~2_combout ;
wire \CPU|Add0~17 ;
wire \CPU|Add0~18_combout ;
wire \CPU|Mux6~0_combout ;
wire \CPU|Add3~1 ;
wire \CPU|Add3~2_combout ;
wire \CPU|Mux6~1_combout ;
wire \CPU|BusB_r[1]~9_combout ;
wire \CPU|Selector38~0_combout ;
wire \CPU|Selector38~1_combout ;
wire \CPU|P[1]~14_combout ;
wire \CPU|P[7]~15_combout ;
wire \CPU|alu|Add5~2_combout ;
wire \CPU|alu|Selector7~6_combout ;
wire \CPU|alu|Selector7~0_combout ;
wire \CPU|alu|Selector7~7_combout ;
wire \CPU|alu|Selector7~1_combout ;
wire \CPU|alu|ADC_Q[0]~0_combout ;
wire \CPU|alu|Selector7~2_combout ;
wire \CPU|alu|Selector7~3_combout ;
wire \CPU|alu|Add11~0_combout ;
wire \CPU|alu|Add12~0_combout ;
wire \CPU|alu|Selector7~4_combout ;
wire \CPU|alu|Selector7~5_combout ;
wire \CPU|alu|Selector7~8_combout ;
wire \CPU|P[1]~16_combout ;
wire \CPU|P[1]~13_combout ;
wire \CPU|P[1]~10_combout ;
wire \CPU|P[1]~7_combout ;
wire \CPU|alu|Add1~1_cout ;
wire \CPU|alu|Add1~3 ;
wire \CPU|alu|Add1~5 ;
wire \CPU|alu|Add1~7 ;
wire \CPU|alu|Add1~8_combout ;
wire \CPU|alu|Add1~4_combout ;
wire \CPU|alu|Add1~6_combout ;
wire \CPU|alu|Add1~2_combout ;
wire \CPU|P[1]~8_combout ;
wire \CPU|alu|WideOr4~0_combout ;
wire \CPU|alu|Add5~8_combout ;
wire \CPU|P[1]~4_combout ;
wire \CPU|alu|Add6~8_combout ;
wire \CPU|P[1]~5_combout ;
wire \CPU|P[1]~3_combout ;
wire \CPU|P[1]~6_combout ;
wire \CPU|P[1]~9_combout ;
wire \CPU|P[1]~11_combout ;
wire \CPU|P[1]~12_combout ;
wire \CPU|P[1]~17_combout ;
wire \CPU|tmpP~9_combout ;
wire \CPU|mcode|Mux289~4_combout ;
wire \CPU|mcode|Mux289~5_combout ;
wire \CPU|mcode|Mux289~3_combout ;
wire \CPU|mcode|Mux289~6_combout ;
wire \CPU|mcode|Mux281~2_combout ;
wire \CPU|mcode|Mux281~0_combout ;
wire \CPU|mcode|Mux281~1_combout ;
wire \CPU|mcode|Mux281~3_combout ;
wire \CPU|tmpP~10_combout ;
wire \CPU|P[1]~24_combout ;
wire \CPU|P[7]~19_combout ;
wire \CPU|Selector38~2_combout ;
wire \CPU|Selector38~3_combout ;
wire \CPU|Selector38~4_combout ;
wire \CPU|Selector38~5_combout ;
wire \CPU|Selector38~6_combout ;
wire \CPU|Add10~1 ;
wire \CPU|Add10~2_combout ;
wire \CPU|BAH~12_combout ;
wire \CPU|BAH~13_combout ;
wire \CPU|Selector22~0_combout ;
wire \CPU|Add4~3 ;
wire \CPU|Add4~4_combout ;
wire \CPU|Mux5~0_combout ;
wire \CPU|Add0~19 ;
wire \CPU|Add0~20_combout ;
wire \CPU|Add3~3 ;
wire \CPU|Add3~4_combout ;
wire \CPU|Mux5~1_combout ;
wire \CPU|Mux18~0_combout ;
wire \CPU|tmpP~15_combout ;
wire \CPU|tmpP~14_combout ;
wire \CPU|tmpP~16_combout ;
wire \CPU|Selector37~2_combout ;
wire \CPU|Selector37~1_combout ;
wire \CPU|Selector37~3_combout ;
wire \CPU|BusB_r[1]~10 ;
wire \CPU|BusB_r[2]~11_combout ;
wire \CPU|Selector37~0_combout ;
wire \CPU|Selector37~4_combout ;
wire \CPU|Selector37~5_combout ;
wire \CPU|Selector37~6_combout ;
wire \CPU|BAH~20_combout ;
wire \CPU|Add10~3 ;
wire \CPU|Add10~4_combout ;
wire \CPU|BAH~21_combout ;
wire \CPU|Selector21~0_combout ;
wire \CPU|Add10~5 ;
wire \CPU|Add10~6_combout ;
wire \CPU|BAH~18_combout ;
wire \CPU|BAH~19_combout ;
wire \CPU|Add3~5 ;
wire \CPU|Add3~6_combout ;
wire \CPU|Add4~5 ;
wire \CPU|Add4~6_combout ;
wire \CPU|Add0~21 ;
wire \CPU|Add0~22_combout ;
wire \CPU|Mux4~0_combout ;
wire \CPU|Mux4~1_combout ;
wire \CPU|Selector20~0_combout ;
wire \CPU|BusB_r[2]~12 ;
wire \CPU|BusB_r[3]~14 ;
wire \CPU|BusB_r[4]~15_combout ;
wire \CPU|Selector35~0_combout ;
wire \CPU|P[5]~feeder_combout ;
wire \CPU|Add3~7 ;
wire \CPU|Add3~8_combout ;
wire \CPU|Add0~23 ;
wire \CPU|Add0~24_combout ;
wire \CPU|Add4~7 ;
wire \CPU|Add4~8_combout ;
wire \CPU|Mux3~0_combout ;
wire \CPU|Mux3~1_combout ;
wire \CPU|Selector35~1_combout ;
wire \CPU|Selector35~2_combout ;
wire \CPU|Selector35~3_combout ;
wire \CPU|Selector35~4_combout ;
wire \CPU|Selector35~5_combout ;
wire \CPU|Selector35~6_combout ;
wire \CPU|BAH~16_combout ;
wire \CPU|Add10~7 ;
wire \CPU|Add10~8_combout ;
wire \CPU|BAH~17_combout ;
wire \CPU|Selector19~0_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ;
wire \BUS|BUS_OUT[0]~16_combout ;
wire \CPU|Selector7~1_combout ;
wire \CPU|Selector7~2_combout ;
wire \CPU|Selector7~3_combout ;
wire \CPU|Selector7~5_combout ;
wire \CPU|Selector7~6_combout ;
wire \CPU|tmpP~2_combout ;
wire \CPU|tmpP~3_combout ;
wire \CPU|tmpP~5_combout ;
wire \CPU|tmpP~6_combout ;
wire \CPU|tmpP~7_combout ;
wire \CPU|tmpP~4_combout ;
wire \CPU|tmpP~8_combout ;
wire \CPU|tmpP~11_combout ;
wire \CPU|tmpP~12_combout ;
wire \CPU|tmpP~13_combout ;
wire \CPU|Mux19~0_combout ;
wire \CPU|alu|Selector0~7_combout ;
wire \CPU|alu|Add8~0_combout ;
wire \CPU|alu|Selector0~4_combout ;
wire \CPU|alu|Add12~13 ;
wire \CPU|alu|Add12~14_combout ;
wire \CPU|alu|Add11~13 ;
wire \CPU|alu|Add11~14_combout ;
wire \CPU|alu|Selector0~5_combout ;
wire \CPU|alu|Selector0~6_combout ;
wire \CPU|alu|Selector0~8_combout ;
wire \CPU|alu|Selector0~9_combout ;
wire \CPU|alu|Selector0~0_combout ;
wire \CPU|alu|Selector0~1_combout ;
wire \CPU|alu|Selector0~2_combout ;
wire \CPU|alu|Selector0~3_combout ;
wire \CPU|alu|Selector0~10_combout ;
wire \CPU|alu|Q[7]~11_combout ;
wire \CPU|alu|Q[7]~12_combout ;
wire \CPU|Add5~15 ;
wire \CPU|Add5~16_combout ;
wire \CPU|PC[10]~14_combout ;
wire \CPU|PC[10]~18_combout ;
wire \CPU|Add4~9 ;
wire \CPU|Add4~11 ;
wire \CPU|Add4~12_combout ;
wire \CPU|Mux1~0_combout ;
wire \CPU|Add3~9 ;
wire \CPU|Add3~11 ;
wire \CPU|Add3~12_combout ;
wire \CPU|Add0~25 ;
wire \CPU|Add0~27 ;
wire \CPU|Add0~28_combout ;
wire \CPU|Mux1~1_combout ;
wire \CPU|Add4~13 ;
wire \CPU|Add4~14_combout ;
wire \CPU|Add3~13 ;
wire \CPU|Add3~14_combout ;
wire \CPU|Add0~29 ;
wire \CPU|Add0~30_combout ;
wire \CPU|Mux0~0_combout ;
wire \CPU|Mux0~1_combout ;
wire \CPU|BAH~14_combout ;
wire \CPU|BusB_r[4]~16 ;
wire \CPU|BusB_r[5]~17_combout ;
wire \CPU|Selector34~0_combout ;
wire \CPU|Selector34~4_combout ;
wire \CPU|Selector34~5_combout ;
wire \CPU|Selector34~1_combout ;
wire \CPU|Selector34~2_combout ;
wire \CPU|Selector34~3_combout ;
wire \CPU|Selector34~6_combout ;
wire \CPU|Add10~9 ;
wire \CPU|Add10~10_combout ;
wire \CPU|BAH~10_combout ;
wire \CPU|BAH~11_combout ;
wire \CPU|Add10~11 ;
wire \CPU|Add10~12_combout ;
wire \CPU|Selector33~1_combout ;
wire \CPU|alu|Selector8~6_combout ;
wire \CPU|alu|Selector8~5_combout ;
wire \CPU|alu|Selector8~4_combout ;
wire \CPU|alu|Selector8~7_combout ;
wire \CPU|alu|Selector8~8_combout ;
wire \CPU|alu|Selector8~10_combout ;
wire \CPU|alu|Selector8~9_combout ;
wire \CPU|tmpP~19_combout ;
wire \CPU|tmpP~20_combout ;
wire \CPU|tmpP~21_combout ;
wire \CPU|Selector33~2_combout ;
wire \CPU|Selector33~3_combout ;
wire \CPU|BusB_r[5]~18 ;
wire \CPU|BusB_r[6]~19_combout ;
wire \CPU|Selector33~0_combout ;
wire \CPU|Selector33~4_combout ;
wire \CPU|Selector33~5_combout ;
wire \CPU|Selector33~6_combout ;
wire \CPU|BAH~6_combout ;
wire \CPU|BAH~7_combout ;
wire \CPU|Add10~13 ;
wire \CPU|Add10~14_combout ;
wire \CPU|BAH~15_combout ;
wire \CPU|Selector16~0_combout ;
wire \BUS|BUS_OUT[3]~4_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~9_combout ;
wire \BUS|BUS_OUT[5]~13_combout ;
wire \CPU|DL[5]~5_combout ;
wire \CPU|mcode|Equal17~0_combout ;
wire \CPU|Write_Data_r~35_combout ;
wire \CPU|Write_Data_r~36_combout ;
wire \CPU|Write_Data_r~37_combout ;
wire \CPU|Write_Data_r.Write_Data_Y~q ;
wire \CPU|BusB_r[6]~20 ;
wire \CPU|BusB_r[7]~21_combout ;
wire \CPU|Selector32~0_combout ;
wire \CPU|Selector32~1_combout ;
wire \CPU|P[7]~20_combout ;
wire \CPU|P[7]~21_combout ;
wire \CPU|P[7]~22_combout ;
wire \CPU|P[7]~18_combout ;
wire \CPU|P[7]~23_combout ;
wire \CPU|Selector32~2_combout ;
wire \CPU|Selector32~3_combout ;
wire \CPU|Selector32~4_combout ;
wire \CPU|Selector32~5_combout ;
wire \CPU|Selector32~6_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout ;
wire \BUS|BUS_OUT[7]~15_combout ;
wire \CPU|DL[7]~7_combout ;
wire \CPU|mcode|Mux136~0_combout ;
wire \CPU|mcode|Mux280~0_combout ;
wire \CPU|mcode|Mux32~15_combout ;
wire \CPU|mcode|Mux280~1_combout ;
wire \CPU|mcode|Mux32~16_combout ;
wire \CPU|mcode|Mux136~1_combout ;
wire \CPU|mcode|Mux280~2_combout ;
wire \CPU|mcode|Mux280~3_combout ;
wire \CPU|mcode|Mux280~4_combout ;
wire \CPU|mcode|Mux280~5_combout ;
wire \CPU|mcode|Mux280~6_combout ;
wire \CPU|X[0]~0_combout ;
wire \CPU|Selector36~2_combout ;
wire \CPU|Selector36~1_combout ;
wire \CPU|Selector36~3_combout ;
wire \CPU|BusB_r[3]~13_combout ;
wire \CPU|Selector36~4_combout ;
wire \CPU|Selector36~5_combout ;
wire \CPU|Selector36~0_combout ;
wire \CPU|Selector36~6_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~5_combout ;
wire \BUS|BUS_OUT[3]~11_combout ;
wire \CPU|DL[3]~3_combout ;
wire \CPU|mcode|Mux108~2_combout ;
wire \CPU|mcode|Mux289~2_combout ;
wire \CPU|mcode|Mux289~7_combout ;
wire \CPU|PC[0]~0_combout ;
wire \CPU|Add0~0_combout ;
wire \CPU|Add5~0_combout ;
wire \CPU|PCAdder[0]~0_combout ;
wire \CPU|Selector31~0_combout ;
wire \CPU|Selector31~1_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout ;
wire \BUS|BUS_OUT[6]~14_combout ;
wire \CPU|DL[6]~6_combout ;
wire \CPU|ALU_Op_r~62_combout ;
wire \CPU|ALU_Op_r.ALU_OP_ADC~q ;
wire \CPU|alu|Selector4~11_combout ;
wire \CPU|alu|Selector4~6_combout ;
wire \CPU|alu|Add11~6_combout ;
wire \CPU|alu|Add12~6_combout ;
wire \CPU|alu|Selector4~7_combout ;
wire \CPU|alu|Selector4~8_combout ;
wire \CPU|alu|Selector4~9_combout ;
wire \CPU|alu|Selector4~10_combout ;
wire \CPU|alu|Selector4~4_combout ;
wire \CPU|alu|Selector4~3_combout ;
wire \CPU|alu|Selector4~5_combout ;
wire \CPU|alu|Selector4~12_combout ;
wire \CPU|alu|Q[3]~5_combout ;
wire \CPU|alu|Q[3]~6_combout ;
wire \CPU|Add11~6_combout ;
wire \CPU|Add7~6_combout ;
wire \CPU|Add12~6_combout ;
wire \CPU|AD~16_combout ;
wire \CPU|AD~17_combout ;
wire \CPU|Selector28~0_combout ;
wire \CPU|Add5~6_combout ;
wire \CPU|PCAdder[3]~3_combout ;
wire \CPU|Selector28~1_combout ;
wire \BUS|BUS_OUT[3]~0_combout ;
wire \BUS|BUS_OUT[3]~1_combout ;
wire \BUS|BUS_OUT[3]~2_combout ;
wire \BUS|BUS_OUT[3]~3_combout ;
wire \CPU|DL[0]~10_combout ;
wire \CPU|DL[0]~11_combout ;
wire \CPU|DL[0]~12_combout ;
wire \CPU|DL[0]~15_combout ;
wire \CPU|DL[0]~13_combout ;
wire \CPU|DL[0]~0_combout ;
wire \CPU|mcode|Mux265~4_combout ;
wire \CPU|PC[10]~15_combout ;
wire \CPU|Add0~26_combout ;
wire \CPU|Mux2~0_combout ;
wire \CPU|Add3~10_combout ;
wire \CPU|Add4~10_combout ;
wire \CPU|Mux2~1_combout ;
wire \CPU|Selector18~0_combout ;
wire \BUS|LessThan0~0_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~6_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~7_combout ;
wire \BUS|BUS_OUT[4]~12_combout ;
wire \CPU|DL[4]~4_combout ;
wire \CPU|Equal11~4_combout ;
wire \CPU|mcode|Mux291~0_combout ;
wire \CPU|mcode|Mux294~0_combout ;
wire \CPU|mcode|Mux294~1_combout ;
wire \CPU|mcode|Mux294~2_combout ;
wire \CPU|Break~0_combout ;
wire \CPU|Break~1_combout ;
wire \CPU|mcode|Mux107~0_combout ;
wire \CPU|mcode|Mux107~1_combout ;
wire \CPU|mcode|Mux107~2_combout ;
wire \CPU|mcode|Mux107~4_combout ;
wire \CPU|mcode|Mux107~3_combout ;
wire \CPU|mcode|Mux107~5_combout ;
wire \CPU|mcode|Mux107~6_combout ;
wire \CPU|mcode|Mux107~7_combout ;
wire \CPU|mcode|Mux247~7_combout ;
wire \CPU|mcode|Mux180~0_combout ;
wire \CPU|mcode|Mux247~8_combout ;
wire \CPU|mcode|Mux247~9_combout ;
wire \CPU|mcode|Set_Addr_To~2_combout ;
wire \CPU|mcode|Mux247~2_combout ;
wire \CPU|mcode|Mux247~11_combout ;
wire \CPU|mcode|Mux247~3_combout ;
wire \CPU|mcode|Mux247~4_combout ;
wire \CPU|mcode|Mux247~5_combout ;
wire \CPU|mcode|Set_Addr_To~3_combout ;
wire \CPU|mcode|Mux247~6_combout ;
wire \CPU|mcode|Mux247~10_combout ;
wire \CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ;
wire \CPU|Selector17~0_combout ;
wire \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~3_combout ;
wire \BUS|BUS_OUT[2]~10_combout ;
wire \CPU|DL[2]~2_combout ;
wire \CPU|mcode|Equal19~0_combout ;
wire \CPU|mcode|Equal21~1_combout ;
wire \CPU|mcode|Mux357~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_ARR~q ;
wire \CPU|alu|Q[0]~13_combout ;
wire \CPU|S[0]~1_combout ;
wire \CPU|Add2~0_combout ;
wire \CPU|Add1~1 ;
wire \CPU|Add1~2_combout ;
wire \CPU|S[1]~0_combout ;
wire \CPU|Add2~2_combout ;
wire \CPU|Selector30~2_combout ;
wire \CPU|Selector30~3_combout ;
wire \BUS|BUS_OUT[3]~8_combout ;
wire \BUS|BUS_OUT[3]~6_combout ;
wire \BUS|BUS_OUT[3]~7_combout ;
wire \BUS|BUS_OUT[3]~9_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~0_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ;
wire \BUS|BUS_OUT[1]~5_combout ;
wire \CPU|DL[1]~1_combout ;
wire \CPU|mcode|Mux0~1_combout ;
wire \CPU|mcode|Mux0~0_combout ;
wire \CPU|mcode|Mux0~2_combout ;
wire \CPU|mcode|Mux245~4_combout ;
wire \CPU|mcode|Mux105~0_combout ;
wire \CPU|mcode|Mux245~5_combout ;
wire \CPU|mcode|Mux245~6_combout ;
wire \CPU|mcode|Mux245~7_combout ;
wire \CPU|mcode|Mux245~8_combout ;
wire \CPU|mcode|Mux245~0_combout ;
wire \CPU|mcode|Mux245~1_combout ;
wire \CPU|mcode|Mux245~2_combout ;
wire \CPU|mcode|Mux245~3_combout ;
wire \CPU|mcode|Mux245~9_combout ;
wire \CPU|mcode|Mux244~4_combout ;
wire \CPU|mcode|Mux244~3_combout ;
wire \CPU|mcode|Mux244~1_combout ;
wire \CPU|mcode|Mux244~2_combout ;
wire \CPU|Equal13~0_combout ;
wire \CPU|mcode|Mux246~3_combout ;
wire \CPU|mcode|Mux246~4_combout ;
wire \CPU|mcode|Mux246~0_combout ;
wire \CPU|mcode|Mux246~1_combout ;
wire \CPU|mcode|Mux246~2_combout ;
wire \CPU|Equal13~1_combout ;
wire \CPU|process_4~0_combout ;
wire \CPU|MCycle~0_combout ;
wire \CPU|MCycle~1_combout ;
wire \CPU|Equal0~2_combout ;
wire \CPU|mcode|Mux108~0_combout ;
wire \CPU|mcode|Mux266~3_combout ;
wire \CPU|mcode|Mux266~5_combout ;
wire \CPU|mcode|Mux266~6_combout ;
wire \CPU|mcode|Mux266~4_combout ;
wire \CPU|mcode|Mux266~7_combout ;
wire \CPU|mcode|Mux266~8_combout ;
wire \CPU|mcode|Mux266~9_combout ;
wire \CPU|mcode|Mux266~2_combout ;
wire \CPU|mcode|Mux266~11_combout ;
wire \CPU|mcode|Mux266~10_combout ;
wire \CPU|PC[3]~3_combout ;
wire \CPU|Add0~6_combout ;
wire \PCD|WideOr6~0_combout ;
wire \PCD|WideOr5~0_combout ;
wire \PCD|WideOr4~0_combout ;
wire \PCD|WideOr3~0_combout ;
wire \PCD|WideOr2~0_combout ;
wire \PCD|WideOr1~0_combout ;
wire \PCD|WideOr0~0_combout ;
wire \PCC|WideOr6~0_combout ;
wire \PCC|WideOr5~0_combout ;
wire \PCC|WideOr4~0_combout ;
wire \PCC|WideOr3~0_combout ;
wire \PCC|WideOr2~0_combout ;
wire \PCC|WideOr1~0_combout ;
wire \PCC|WideOr0~0_combout ;
wire \PCB|WideOr6~0_combout ;
wire \PCB|WideOr5~0_combout ;
wire \PCB|WideOr4~0_combout ;
wire \PCB|WideOr3~0_combout ;
wire \PCB|WideOr2~0_combout ;
wire \PCB|WideOr1~0_combout ;
wire \PCB|WideOr0~0_combout ;
wire \PCA|WideOr6~0_combout ;
wire \PCA|WideOr5~0_combout ;
wire \PCA|WideOr4~0_combout ;
wire \PCA|WideOr3~0_combout ;
wire \PCA|WideOr2~0_combout ;
wire \PCA|WideOr1~0_combout ;
wire \PCA|WideOr0~0_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|~VCC~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ;
wire \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout ;
wire \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout ;
wire \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout ;
wire \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [71:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [23:0] \auto_signaltap_0|acq_trigger_in_reg ;
wire [26:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [10:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [7:0] \CPU|BusA_r ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [7:0] \CPU|P ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [7:0] \CPU|AD ;
wire [12:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [8:0] \CPU|BAL ;
wire [15:0] \CPU|PC ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [14:0] counter;
wire [23:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [7:0] \CPU|DL ;
wire [31:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg ;
wire [7:0] \SYSRAM|altsyncram_component|auto_generated|q_a ;
wire [4:0] \PLL|altpll_component|auto_generated|wire_pll1_clk ;
wire [32:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr ;
wire [2:0] \CPU|MCycle ;
wire [13:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [15:0] \CPU|S ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [7:0] \CPU|BusB_r ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg ;
wire [7:0] \CPU|IR ;
wire [7:0] \CPU|BAH ;
wire [15:0] \CPU|ABC ;
wire [12:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [12:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [12:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [7:0] \CPU|BusB ;
wire [26:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [1:0] \PRGROM|altsyncram_component|auto_generated|address_reg_a ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [15:0] \CPU|Y ;
wire [13:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [26:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [12:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [15:0] \CPU|X ;
wire [23:0] \auto_signaltap_0|acq_data_in_reg ;

wire [4:0] \PLL|altpll_component|auto_generated|pll1_CLK_bus ;
wire [3:0] \SYSRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [3:0] \SYSRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;

assign \PLL|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \SYSRAM|altsyncram_component|auto_generated|q_a [0] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SYSRAM|altsyncram_component|auto_generated|q_a [1] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SYSRAM|altsyncram_component|auto_generated|q_a [2] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SYSRAM|altsyncram_component|auto_generated|q_a [3] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \SYSRAM|altsyncram_component|auto_generated|q_a [4] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \SYSRAM|altsyncram_component|auto_generated|q_a [5] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \SYSRAM|altsyncram_component|auto_generated|q_a [6] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \SYSRAM|altsyncram_component|auto_generated|q_a [7] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

// Location: FF_X36_Y25_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 .lut_mask = 16'hAAFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 16'h66E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 16'h30FC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y41_N0
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\PCD|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\PCD|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\PCD|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\PCD|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\PCD|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\PCD|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\PCD|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[7]),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\PCC|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\PCC|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\PCC|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\PCC|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\PCC|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\PCC|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\PCC|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[7]),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\PCB|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\PCB|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\PCB|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\PCB|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\PCB|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\PCB|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\PCB|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[7]),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\PCA|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\PCA|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\PCA|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\PCA|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\PCA|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\PCA|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\PCA|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[7]),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[7]),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[7]),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[0]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[0]~output .bus_hold = "false";
defparam \ARDUINO_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[1]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[1]~output .bus_hold = "false";
defparam \ARDUINO_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[2]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[2]~output .bus_hold = "false";
defparam \ARDUINO_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[3]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[3]~output .bus_hold = "false";
defparam \ARDUINO_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[4]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[4]~output .bus_hold = "false";
defparam \ARDUINO_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[5]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[5]~output .bus_hold = "false";
defparam \ARDUINO_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[6]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[6]~output .bus_hold = "false";
defparam \ARDUINO_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[7]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[7]~output .bus_hold = "false";
defparam \ARDUINO_IO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[8]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[8]~output .bus_hold = "false";
defparam \ARDUINO_IO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[9]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[9]~output .bus_hold = "false";
defparam \ARDUINO_IO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[10]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[10]~output .bus_hold = "false";
defparam \ARDUINO_IO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[11]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[11]~output .bus_hold = "false";
defparam \ARDUINO_IO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[12]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[12]~output .bus_hold = "false";
defparam \ARDUINO_IO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[13]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[13]~output .bus_hold = "false";
defparam \ARDUINO_IO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[14]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[14]~output .bus_hold = "false";
defparam \ARDUINO_IO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[15]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[15]~output .bus_hold = "false";
defparam \ARDUINO_IO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \ARDUINO_RESET_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_RESET_N),
	.obar());
// synopsys translate_off
defparam \ARDUINO_RESET_N~output .bus_hold = "false";
defparam \ARDUINO_RESET_N~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
fiftyfivenm_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \PLL|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\MAX10_CLK1_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL|altpll_component|auto_generated|pll1 .c0_high = 176;
defparam \PLL|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL|altpll_component|auto_generated|pll1 .c0_low = 176;
defparam \PLL|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \PLL|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLL|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL|altpll_component|auto_generated|pll1 .clk0_counter = "unused";
defparam \PLL|altpll_component|auto_generated|pll1 .clk0_divide_by = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL|altpll_component|auto_generated|pll1 .clk0_multiply_by = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL|altpll_component|auto_generated|pll1 .clk1_counter = "c0";
defparam \PLL|altpll_component|auto_generated|pll1 .clk1_divide_by = 1760;
defparam \PLL|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL|altpll_component|auto_generated|pll1 .clk1_multiply_by = 63;
defparam \PLL|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLL|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL|altpll_component|auto_generated|pll1 .compensate_clock = "clock1";
defparam \PLL|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \PLL|altpll_component|auto_generated|pll1 .m = 63;
defparam \PLL|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .n = 5;
defparam \PLL|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \PLL|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 198;
defparam \PLL|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
fiftyfivenm_lcell_comb \CPU|Add1~0 (
// Equation(s):
// \CPU|Add1~0_combout  = \CPU|S [0] $ (VCC)
// \CPU|Add1~1  = CARRY(\CPU|S [0])

	.dataa(gnd),
	.datab(\CPU|S [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add1~0_combout ),
	.cout(\CPU|Add1~1 ));
// synopsys translate_off
defparam \CPU|Add1~0 .lut_mask = 16'h33CC;
defparam \CPU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
fiftyfivenm_lcell_comb \CPU|BusB[1]~feeder (
// Equation(s):
// \CPU|BusB[1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|BusB[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BusB[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|BusB[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N26
fiftyfivenm_lcell_comb \CPU|Res_n_d~feeder (
// Equation(s):
// \CPU|Res_n_d~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Res_n_d~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Res_n_d~feeder .lut_mask = 16'hFFFF;
defparam \CPU|Res_n_d~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y28_N27
dffeas \CPU|Res_n_d (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Res_n_d~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Res_n_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Res_n_d .is_wysiwyg = "true";
defparam \CPU|Res_n_d .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N23
dffeas \CPU|Res_n_i (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Res_n_d~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Res_n_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Res_n_i .is_wysiwyg = "true";
defparam \CPU|Res_n_i .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
fiftyfivenm_clkctrl \CPU|Res_n_i~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CPU|Res_n_i~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CPU|Res_n_i~clkctrl_outclk ));
// synopsys translate_off
defparam \CPU|Res_n_i~clkctrl .clock_type = "global clock";
defparam \CPU|Res_n_i~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
fiftyfivenm_lcell_comb \counter[0]~15 (
// Equation(s):
// \counter[0]~15_combout  = counter[0] $ (VCC)
// \counter[0]~16  = CARRY(counter[0])

	.dataa(gnd),
	.datab(counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter[0]~15_combout ),
	.cout(\counter[0]~16 ));
// synopsys translate_off
defparam \counter[0]~15 .lut_mask = 16'h33CC;
defparam \counter[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N22
fiftyfivenm_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (counter[5]) # ((counter[6]) # ((counter[4]) # (counter[7])))

	.dataa(counter[5]),
	.datab(counter[6]),
	.datac(counter[4]),
	.datad(counter[7]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'hFFFE;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
fiftyfivenm_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (counter[3]) # ((counter[2] & (counter[0] & counter[1])))

	.dataa(counter[2]),
	.datab(counter[0]),
	.datac(counter[3]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'hF8F0;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N12
fiftyfivenm_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (counter[9]) # ((counter[8] & ((\LessThan1~1_combout ) # (\LessThan1~0_combout ))))

	.dataa(\LessThan1~1_combout ),
	.datab(counter[8]),
	.datac(counter[9]),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'hFCF8;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
fiftyfivenm_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (counter[12]) # ((counter[11]) # ((counter[10] & \LessThan1~2_combout )))

	.dataa(counter[12]),
	.datab(counter[11]),
	.datac(counter[10]),
	.datad(\LessThan1~2_combout ),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'hFEEE;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
fiftyfivenm_lcell_comb \counter[2]~17 (
// Equation(s):
// \counter[2]~17_combout  = (((!counter[13]) # (!\LessThan1~3_combout )) # (!\KEY[0]~input_o )) # (!counter[14])

	.dataa(counter[14]),
	.datab(\KEY[0]~input_o ),
	.datac(\LessThan1~3_combout ),
	.datad(counter[13]),
	.cin(gnd),
	.combout(\counter[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \counter[2]~17 .lut_mask = 16'h7FFF;
defparam \counter[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N3
dffeas \counter[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
fiftyfivenm_lcell_comb \counter[1]~18 (
// Equation(s):
// \counter[1]~18_combout  = (counter[1] & (!\counter[0]~16 )) # (!counter[1] & ((\counter[0]~16 ) # (GND)))
// \counter[1]~19  = CARRY((!\counter[0]~16 ) # (!counter[1]))

	.dataa(gnd),
	.datab(counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[0]~16 ),
	.combout(\counter[1]~18_combout ),
	.cout(\counter[1]~19 ));
// synopsys translate_off
defparam \counter[1]~18 .lut_mask = 16'h3C3F;
defparam \counter[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N5
dffeas \counter[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
fiftyfivenm_lcell_comb \counter[2]~20 (
// Equation(s):
// \counter[2]~20_combout  = (counter[2] & (\counter[1]~19  $ (GND))) # (!counter[2] & (!\counter[1]~19  & VCC))
// \counter[2]~21  = CARRY((counter[2] & !\counter[1]~19 ))

	.dataa(counter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[1]~19 ),
	.combout(\counter[2]~20_combout ),
	.cout(\counter[2]~21 ));
// synopsys translate_off
defparam \counter[2]~20 .lut_mask = 16'hA50A;
defparam \counter[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N7
dffeas \counter[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
fiftyfivenm_lcell_comb \counter[3]~22 (
// Equation(s):
// \counter[3]~22_combout  = (counter[3] & (!\counter[2]~21 )) # (!counter[3] & ((\counter[2]~21 ) # (GND)))
// \counter[3]~23  = CARRY((!\counter[2]~21 ) # (!counter[3]))

	.dataa(gnd),
	.datab(counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[2]~21 ),
	.combout(\counter[3]~22_combout ),
	.cout(\counter[3]~23 ));
// synopsys translate_off
defparam \counter[3]~22 .lut_mask = 16'h3C3F;
defparam \counter[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N9
dffeas \counter[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
fiftyfivenm_lcell_comb \counter[4]~24 (
// Equation(s):
// \counter[4]~24_combout  = (counter[4] & (\counter[3]~23  $ (GND))) # (!counter[4] & (!\counter[3]~23  & VCC))
// \counter[4]~25  = CARRY((counter[4] & !\counter[3]~23 ))

	.dataa(counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[3]~23 ),
	.combout(\counter[4]~24_combout ),
	.cout(\counter[4]~25 ));
// synopsys translate_off
defparam \counter[4]~24 .lut_mask = 16'hA50A;
defparam \counter[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N11
dffeas \counter[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
fiftyfivenm_lcell_comb \counter[5]~26 (
// Equation(s):
// \counter[5]~26_combout  = (counter[5] & (!\counter[4]~25 )) # (!counter[5] & ((\counter[4]~25 ) # (GND)))
// \counter[5]~27  = CARRY((!\counter[4]~25 ) # (!counter[5]))

	.dataa(counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[4]~25 ),
	.combout(\counter[5]~26_combout ),
	.cout(\counter[5]~27 ));
// synopsys translate_off
defparam \counter[5]~26 .lut_mask = 16'h5A5F;
defparam \counter[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N13
dffeas \counter[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
fiftyfivenm_lcell_comb \counter[6]~28 (
// Equation(s):
// \counter[6]~28_combout  = (counter[6] & (\counter[5]~27  $ (GND))) # (!counter[6] & (!\counter[5]~27  & VCC))
// \counter[6]~29  = CARRY((counter[6] & !\counter[5]~27 ))

	.dataa(gnd),
	.datab(counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[5]~27 ),
	.combout(\counter[6]~28_combout ),
	.cout(\counter[6]~29 ));
// synopsys translate_off
defparam \counter[6]~28 .lut_mask = 16'hC30C;
defparam \counter[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N15
dffeas \counter[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
fiftyfivenm_lcell_comb \counter[7]~30 (
// Equation(s):
// \counter[7]~30_combout  = (counter[7] & (!\counter[6]~29 )) # (!counter[7] & ((\counter[6]~29 ) # (GND)))
// \counter[7]~31  = CARRY((!\counter[6]~29 ) # (!counter[7]))

	.dataa(gnd),
	.datab(counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[6]~29 ),
	.combout(\counter[7]~30_combout ),
	.cout(\counter[7]~31 ));
// synopsys translate_off
defparam \counter[7]~30 .lut_mask = 16'h3C3F;
defparam \counter[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N17
dffeas \counter[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
fiftyfivenm_lcell_comb \counter[8]~32 (
// Equation(s):
// \counter[8]~32_combout  = (counter[8] & (\counter[7]~31  $ (GND))) # (!counter[8] & (!\counter[7]~31  & VCC))
// \counter[8]~33  = CARRY((counter[8] & !\counter[7]~31 ))

	.dataa(gnd),
	.datab(counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[7]~31 ),
	.combout(\counter[8]~32_combout ),
	.cout(\counter[8]~33 ));
// synopsys translate_off
defparam \counter[8]~32 .lut_mask = 16'hC30C;
defparam \counter[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N19
dffeas \counter[8] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
fiftyfivenm_lcell_comb \counter[9]~34 (
// Equation(s):
// \counter[9]~34_combout  = (counter[9] & (!\counter[8]~33 )) # (!counter[9] & ((\counter[8]~33 ) # (GND)))
// \counter[9]~35  = CARRY((!\counter[8]~33 ) # (!counter[9]))

	.dataa(gnd),
	.datab(counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[8]~33 ),
	.combout(\counter[9]~34_combout ),
	.cout(\counter[9]~35 ));
// synopsys translate_off
defparam \counter[9]~34 .lut_mask = 16'h3C3F;
defparam \counter[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N21
dffeas \counter[9] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[9] .is_wysiwyg = "true";
defparam \counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
fiftyfivenm_lcell_comb \counter[10]~36 (
// Equation(s):
// \counter[10]~36_combout  = (counter[10] & (\counter[9]~35  $ (GND))) # (!counter[10] & (!\counter[9]~35  & VCC))
// \counter[10]~37  = CARRY((counter[10] & !\counter[9]~35 ))

	.dataa(counter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[9]~35 ),
	.combout(\counter[10]~36_combout ),
	.cout(\counter[10]~37 ));
// synopsys translate_off
defparam \counter[10]~36 .lut_mask = 16'hA50A;
defparam \counter[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N23
dffeas \counter[10] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[10] .is_wysiwyg = "true";
defparam \counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
fiftyfivenm_lcell_comb \counter[11]~38 (
// Equation(s):
// \counter[11]~38_combout  = (counter[11] & (!\counter[10]~37 )) # (!counter[11] & ((\counter[10]~37 ) # (GND)))
// \counter[11]~39  = CARRY((!\counter[10]~37 ) # (!counter[11]))

	.dataa(gnd),
	.datab(counter[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[10]~37 ),
	.combout(\counter[11]~38_combout ),
	.cout(\counter[11]~39 ));
// synopsys translate_off
defparam \counter[11]~38 .lut_mask = 16'h3C3F;
defparam \counter[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N25
dffeas \counter[11] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[11] .is_wysiwyg = "true";
defparam \counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
fiftyfivenm_lcell_comb \counter[12]~40 (
// Equation(s):
// \counter[12]~40_combout  = (counter[12] & (\counter[11]~39  $ (GND))) # (!counter[12] & (!\counter[11]~39  & VCC))
// \counter[12]~41  = CARRY((counter[12] & !\counter[11]~39 ))

	.dataa(counter[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[11]~39 ),
	.combout(\counter[12]~40_combout ),
	.cout(\counter[12]~41 ));
// synopsys translate_off
defparam \counter[12]~40 .lut_mask = 16'hA50A;
defparam \counter[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N27
dffeas \counter[12] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12] .is_wysiwyg = "true";
defparam \counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
fiftyfivenm_lcell_comb \counter[13]~42 (
// Equation(s):
// \counter[13]~42_combout  = (counter[13] & (!\counter[12]~41 )) # (!counter[13] & ((\counter[12]~41 ) # (GND)))
// \counter[13]~43  = CARRY((!\counter[12]~41 ) # (!counter[13]))

	.dataa(gnd),
	.datab(counter[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[12]~41 ),
	.combout(\counter[13]~42_combout ),
	.cout(\counter[13]~43 ));
// synopsys translate_off
defparam \counter[13]~42 .lut_mask = 16'h3C3F;
defparam \counter[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N29
dffeas \counter[13] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[13] .is_wysiwyg = "true";
defparam \counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N30
fiftyfivenm_lcell_comb \counter[14]~44 (
// Equation(s):
// \counter[14]~44_combout  = counter[14] $ (!\counter[13]~43 )

	.dataa(counter[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\counter[13]~43 ),
	.combout(\counter[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \counter[14]~44 .lut_mask = 16'hA5A5;
defparam \counter[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N31
dffeas \counter[14] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\counter[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[14] .is_wysiwyg = "true";
defparam \counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N2
fiftyfivenm_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ((!counter[13]) # (!\LessThan1~3_combout )) # (!counter[14])

	.dataa(counter[14]),
	.datab(gnd),
	.datac(\LessThan1~3_combout ),
	.datad(counter[13]),
	.cin(gnd),
	.combout(\LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = 16'h5FFF;
defparam \LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N27
dffeas \CPU|BusB[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[1] .is_wysiwyg = "true";
defparam \CPU|BusB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N16
fiftyfivenm_lcell_comb \CPU|MCycle~2 (
// Equation(s):
// \CPU|MCycle~2_combout  = (!\CPU|process_4~0_combout  & (\CPU|MCycle [2] $ (((\CPU|MCycle [1] & !\CPU|MCycle [0])))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|process_4~0_combout ),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|MCycle~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MCycle~2 .lut_mask = 16'h3012;
defparam \CPU|MCycle~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N17
dffeas \CPU|MCycle[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|MCycle~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MCycle [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MCycle[2] .is_wysiwyg = "true";
defparam \CPU|MCycle[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N14
fiftyfivenm_lcell_comb \CPU|Equal0~0 (
// Equation(s):
// \CPU|Equal0~0_combout  = (!\CPU|MCycle [2] & (\CPU|MCycle [1] & \CPU|MCycle [0]))

	.dataa(gnd),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~0 .lut_mask = 16'h3000;
defparam \CPU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N20
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout  = (\CPU|Selector17~0_combout  & !\CPU|Selector18~0_combout )

	.dataa(gnd),
	.datab(\CPU|Selector17~0_combout ),
	.datac(\CPU|Selector18~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0 .lut_mask = 16'h0C0C;
defparam \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N24
fiftyfivenm_lcell_comb \CPU|DL[0]~feeder (
// Equation(s):
// \CPU|DL[0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|DL[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU|DL[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N16
fiftyfivenm_lcell_comb \CPU|Equal0~4 (
// Equation(s):
// \CPU|Equal0~4_combout  = (!\CPU|MCycle [2] & (!\CPU|MCycle [1] & \CPU|MCycle [0]))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(gnd),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~4 .lut_mask = 16'h1100;
defparam \CPU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N14
fiftyfivenm_lcell_comb \CPU|IR[1]~0 (
// Equation(s):
// \CPU|IR[1]~0_combout  = (\CPU|Equal0~4_combout  & (((!counter[13]) # (!\LessThan1~3_combout )) # (!counter[14])))

	.dataa(counter[14]),
	.datab(\LessThan1~3_combout ),
	.datac(\CPU|Equal0~4_combout ),
	.datad(counter[13]),
	.cin(gnd),
	.combout(\CPU|IR[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR[1]~0 .lut_mask = 16'h70F0;
defparam \CPU|IR[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N6
fiftyfivenm_lcell_comb \CPU|RstCycle~0 (
// Equation(s):
// \CPU|RstCycle~0_combout  = (\CPU|RstCycle~q ) # ((\LessThan1~4_combout  & \CPU|process_4~0_combout ))

	.dataa(gnd),
	.datab(\LessThan1~4_combout ),
	.datac(\CPU|RstCycle~q ),
	.datad(\CPU|process_4~0_combout ),
	.cin(gnd),
	.combout(\CPU|RstCycle~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|RstCycle~0 .lut_mask = 16'hFCF0;
defparam \CPU|RstCycle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N7
dffeas \CPU|RstCycle (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|RstCycle~0_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RstCycle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RstCycle .is_wysiwyg = "true";
defparam \CPU|RstCycle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux172~0 (
// Equation(s):
// \CPU|mcode|Mux172~0_combout  = (\CPU|MCycle [1] & !\CPU|MCycle [2])

	.dataa(gnd),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|MCycle [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux172~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux172~0 .lut_mask = 16'h0C0C;
defparam \CPU|mcode|Mux172~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N16
fiftyfivenm_lcell_comb \CPU|mcode|process_0~3 (
// Equation(s):
// \CPU|mcode|process_0~3_combout  = (\CPU|IR [1] & ((\CPU|IR [6]) # (!\CPU|IR [7])))

	.dataa(\CPU|IR [6]),
	.datab(gnd),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|process_0~3 .lut_mask = 16'hA0F0;
defparam \CPU|mcode|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N0
fiftyfivenm_lcell_comb \CPU|Equal0~1 (
// Equation(s):
// \CPU|Equal0~1_combout  = (!\CPU|MCycle [1] & (!\CPU|MCycle [2] & !\CPU|MCycle [0]))

	.dataa(gnd),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~1 .lut_mask = 16'h0003;
defparam \CPU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~7 (
// Equation(s):
// \CPU|mcode|Mux262~7_combout  = (\CPU|mcode|process_0~3_combout  & (\CPU|mcode|Mux172~0_combout )) # (!\CPU|mcode|process_0~3_combout  & (((\CPU|mcode|Equal17~0_combout  & \CPU|Equal0~1_combout ))))

	.dataa(\CPU|mcode|Mux172~0_combout ),
	.datab(\CPU|mcode|process_0~3_combout ),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~7 .lut_mask = 16'hB888;
defparam \CPU|mcode|Mux262~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux182~0 (
// Equation(s):
// \CPU|mcode|Mux182~0_combout  = (\CPU|MCycle [1] & ((\CPU|MCycle [2]) # (\CPU|MCycle [0]))) # (!\CPU|MCycle [1] & ((!\CPU|MCycle [0]) # (!\CPU|MCycle [2])))

	.dataa(gnd),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux182~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux182~0 .lut_mask = 16'hCFF3;
defparam \CPU|mcode|Mux182~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N26
fiftyfivenm_lcell_comb \CPU|mcode|Write~0 (
// Equation(s):
// \CPU|mcode|Write~0_combout  = (\CPU|mcode|process_0~3_combout  & (((!\CPU|mcode|Mux182~0_combout )))) # (!\CPU|mcode|process_0~3_combout  & (\CPU|Equal0~0_combout  & (\CPU|mcode|Equal17~0_combout )))

	.dataa(\CPU|Equal0~0_combout ),
	.datab(\CPU|mcode|process_0~3_combout ),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|mcode|Mux182~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Write~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Write~0 .lut_mask = 16'h20EC;
defparam \CPU|mcode|Write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux271~0 (
// Equation(s):
// \CPU|mcode|Mux271~0_combout  = (!\CPU|IR [1] & !\CPU|IR [0])

	.dataa(\CPU|IR [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux271~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux271~0 .lut_mask = 16'h0055;
defparam \CPU|mcode|Mux271~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~6 (
// Equation(s):
// \CPU|mcode|Mux262~6_combout  = (\CPU|mcode|Mux271~0_combout  & (((\CPU|mcode|Equal17~0_combout  & \CPU|Equal0~0_combout )))) # (!\CPU|mcode|Mux271~0_combout  & (\CPU|mcode|Write~0_combout ))

	.dataa(\CPU|mcode|Write~0_combout ),
	.datab(\CPU|mcode|Equal17~0_combout ),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|mcode|Mux271~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~6 .lut_mask = 16'hC0AA;
defparam \CPU|mcode|Mux262~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~8 (
// Equation(s):
// \CPU|mcode|Mux262~8_combout  = (\CPU|IR [4] & (((\CPU|IR [3])))) # (!\CPU|IR [4] & ((\CPU|IR [3] & ((\CPU|mcode|Mux262~6_combout ))) # (!\CPU|IR [3] & (\CPU|mcode|Mux262~7_combout ))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|mcode|Mux262~7_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux262~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~8 .lut_mask = 16'hF4A4;
defparam \CPU|mcode|Mux262~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N8
fiftyfivenm_lcell_comb \CPU|Equal0~5 (
// Equation(s):
// \CPU|Equal0~5_combout  = (!\CPU|MCycle [2] & (\CPU|MCycle [1] & !\CPU|MCycle [0]))

	.dataa(gnd),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~5 .lut_mask = 16'h0030;
defparam \CPU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux227~0 (
// Equation(s):
// \CPU|mcode|Mux227~0_combout  = (\CPU|MCycle [2] & (\CPU|mcode|process_0~3_combout  & !\CPU|MCycle [1]))

	.dataa(\CPU|MCycle [2]),
	.datab(gnd),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux227~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux227~0 .lut_mask = 16'h00A0;
defparam \CPU|mcode|Mux227~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N30
fiftyfivenm_lcell_comb \CPU|mcode|Write~1 (
// Equation(s):
// \CPU|mcode|Write~1_combout  = (\CPU|mcode|Mux227~0_combout ) # ((!\CPU|mcode|process_0~3_combout  & (\CPU|Equal0~5_combout  & \CPU|mcode|Equal17~0_combout )))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(\CPU|Equal0~5_combout ),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|mcode|Mux227~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Write~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Write~1 .lut_mask = 16'hFF40;
defparam \CPU|mcode|Write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~9 (
// Equation(s):
// \CPU|mcode|Mux262~9_combout  = (\CPU|mcode|Mux262~8_combout  & (((\CPU|mcode|Write~1_combout )) # (!\CPU|IR [4]))) # (!\CPU|mcode|Mux262~8_combout  & (\CPU|IR [4] & (\CPU|mcode|Write~0_combout )))

	.dataa(\CPU|mcode|Mux262~8_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Write~0_combout ),
	.datad(\CPU|mcode|Write~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~9 .lut_mask = 16'hEA62;
defparam \CPU|mcode|Mux262~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~0 (
// Equation(s):
// \CPU|mcode|Mux262~0_combout  = (\CPU|MCycle [1] & (((\CPU|MCycle [0])))) # (!\CPU|MCycle [1] & ((\CPU|MCycle [0] & ((\CPU|mcode|Equal17~0_combout ))) # (!\CPU|MCycle [0] & (\CPU|mcode|process_0~3_combout ))))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~0 .lut_mask = 16'hFC22;
defparam \CPU|mcode|Mux262~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~1 (
// Equation(s):
// \CPU|mcode|Mux262~1_combout  = (\CPU|IR [3]) # ((\CPU|MCycle [2] & (\CPU|IR [0] & \CPU|mcode|Mux262~0_combout )))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux262~0_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~1 .lut_mask = 16'hFF80;
defparam \CPU|mcode|Mux262~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N6
fiftyfivenm_lcell_comb \CPU|Equal11~5 (
// Equation(s):
// \CPU|Equal11~5_combout  = (!\CPU|IR [2] & !\CPU|IR [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|Equal11~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal11~5 .lut_mask = 16'h000F;
defparam \CPU|Equal11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux255~0 (
// Equation(s):
// \CPU|mcode|Mux255~0_combout  = (!\CPU|IR [4] & !\CPU|IR [1])

	.dataa(\CPU|IR [4]),
	.datab(gnd),
	.datac(\CPU|IR [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux255~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux255~0 .lut_mask = 16'h0505;
defparam \CPU|mcode|Mux255~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N10
fiftyfivenm_lcell_comb \CPU|Write_Data_r~34 (
// Equation(s):
// \CPU|Write_Data_r~34_combout  = (!\CPU|MCycle [2] & (!\CPU|IR [7] & (\CPU|Equal11~5_combout  & \CPU|mcode|Mux255~0_combout )))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|Equal11~5_combout ),
	.datad(\CPU|mcode|Mux255~0_combout ),
	.cin(gnd),
	.combout(\CPU|Write_Data_r~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r~34 .lut_mask = 16'h1000;
defparam \CPU|Write_Data_r~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux251~1 (
// Equation(s):
// \CPU|mcode|Mux251~1_combout  = (!\CPU|MCycle [0] & (!\CPU|MCycle [1] & !\CPU|IR [5]))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|IR [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux251~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux251~1 .lut_mask = 16'h0101;
defparam \CPU|mcode|Mux251~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux121~0 (
// Equation(s):
// \CPU|mcode|Mux121~0_combout  = (!\CPU|IR [6] & ((\CPU|MCycle [1]) # ((!\CPU|MCycle [0] & !\CPU|IR [5]))))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|IR [6]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux121~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux121~0 .lut_mask = 16'h3301;
defparam \CPU|mcode|Mux121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux121~1 (
// Equation(s):
// \CPU|mcode|Mux121~1_combout  = (\CPU|Write_Data_r~34_combout  & ((\CPU|IR [3] & (\CPU|mcode|Mux251~1_combout )) # (!\CPU|IR [3] & ((\CPU|mcode|Mux121~0_combout )))))

	.dataa(\CPU|Write_Data_r~34_combout ),
	.datab(\CPU|mcode|Mux251~1_combout ),
	.datac(\CPU|mcode|Mux121~0_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux121~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux121~1 .lut_mask = 16'h88A0;
defparam \CPU|mcode|Mux121~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~2 (
// Equation(s):
// \CPU|mcode|Mux262~2_combout  = (\CPU|mcode|Mux262~1_combout  & (\CPU|IR [0])) # (!\CPU|mcode|Mux262~1_combout  & (!\CPU|IR [0] & (\CPU|mcode|Mux121~1_combout  & \CPU|mcode|Mux255~0_combout )))

	.dataa(\CPU|mcode|Mux262~1_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux121~1_combout ),
	.datad(\CPU|mcode|Mux255~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~2 .lut_mask = 16'h9888;
defparam \CPU|mcode|Mux262~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~3 (
// Equation(s):
// \CPU|mcode|Mux262~3_combout  = (\CPU|MCycle [2] & (!\CPU|MCycle [1] & ((\CPU|mcode|process_0~3_combout ) # (!\CPU|MCycle [0]))))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~3 .lut_mask = 16'h2022;
defparam \CPU|mcode|Mux262~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~4 (
// Equation(s):
// \CPU|mcode|Mux262~4_combout  = (\CPU|IR [4] & ((\CPU|mcode|Mux262~3_combout ) # ((\CPU|Equal0~5_combout  & \CPU|mcode|Equal17~0_combout ))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|Equal0~5_combout ),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|mcode|Mux262~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~4 .lut_mask = 16'hAA80;
defparam \CPU|mcode|Mux262~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~5 (
// Equation(s):
// \CPU|mcode|Mux262~5_combout  = (\CPU|mcode|Mux262~2_combout  & (((\CPU|mcode|Mux262~4_combout )) # (!\CPU|IR [3]))) # (!\CPU|mcode|Mux262~2_combout  & (\CPU|IR [3] & ((\CPU|mcode|Mux121~1_combout ))))

	.dataa(\CPU|mcode|Mux262~2_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Mux262~4_combout ),
	.datad(\CPU|mcode|Mux121~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~5 .lut_mask = 16'hE6A2;
defparam \CPU|mcode|Mux262~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N4
fiftyfivenm_lcell_comb \CPU|WRn_i~0 (
// Equation(s):
// \CPU|WRn_i~0_combout  = (\CPU|RstCycle~q  & ((\CPU|IR [2] & (\CPU|mcode|Mux262~9_combout )) # (!\CPU|IR [2] & ((\CPU|mcode|Mux262~5_combout )))))

	.dataa(\CPU|RstCycle~q ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|mcode|Mux262~9_combout ),
	.datad(\CPU|mcode|Mux262~5_combout ),
	.cin(gnd),
	.combout(\CPU|WRn_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WRn_i~0 .lut_mask = 16'hA280;
defparam \CPU|WRn_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N5
dffeas \CPU|WRn_i (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|WRn_i~0_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|WRn_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|WRn_i .is_wysiwyg = "true";
defparam \CPU|WRn_i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
fiftyfivenm_lcell_comb \CPU|DL[7]~feeder (
// Equation(s):
// \CPU|DL[7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(\CPU|DL[7]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|DL[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[7]~feeder .lut_mask = 16'hCCCC;
defparam \CPU|DL[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N12
fiftyfivenm_lcell_comb \CPU|Equal11~7 (
// Equation(s):
// \CPU|Equal11~7_combout  = (\CPU|IR [4] & (!\CPU|IR [1] & (\CPU|Equal11~5_combout  & \CPU|IR [3])))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|Equal11~5_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|Equal11~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal11~7 .lut_mask = 16'h2000;
defparam \CPU|Equal11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux3~0 (
// Equation(s):
// \CPU|mcode|Mux3~0_combout  = (\CPU|IR [1] & \CPU|IR [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux3~0 .lut_mask = 16'hF000;
defparam \CPU|mcode|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux358~4 (
// Equation(s):
// \CPU|mcode|Mux358~4_combout  = (\CPU|mcode|Mux3~0_combout  & (\CPU|mcode|Equal19~0_combout  & (!\CPU|IR [6] & !\CPU|IR [7])))

	.dataa(\CPU|mcode|Mux3~0_combout ),
	.datab(\CPU|mcode|Equal19~0_combout ),
	.datac(\CPU|IR [6]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux358~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux358~4 .lut_mask = 16'h0008;
defparam \CPU|mcode|Mux358~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y25_N31
dffeas \CPU|ALU_Op_r.ALU_OP_ANC (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux358~4_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_ANC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_ANC .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_ANC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~5 (
// Equation(s):
// \CPU|mcode|Mux32~5_combout  = (!\CPU|IR [2] & \CPU|IR [3])

	.dataa(gnd),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~5 .lut_mask = 16'h3030;
defparam \CPU|mcode|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux276~0 (
// Equation(s):
// \CPU|mcode|Mux276~0_combout  = (\CPU|IR [4] & (!\CPU|IR [6] & ((!\CPU|MCycle [0]) # (!\CPU|MCycle [1])))) # (!\CPU|IR [4] & (((\CPU|IR [6]))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux276~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux276~0 .lut_mask = 16'h0F70;
defparam \CPU|mcode|Mux276~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~1 (
// Equation(s):
// \CPU|mcode|Mux127~1_combout  = (!\CPU|IR [5] & \CPU|IR [7])

	.dataa(\CPU|IR [5]),
	.datab(gnd),
	.datac(\CPU|IR [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~1 .lut_mask = 16'h5050;
defparam \CPU|mcode|Mux127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux276~1 (
// Equation(s):
// \CPU|mcode|Mux276~1_combout  = (\CPU|mcode|Mux32~5_combout  & (\CPU|mcode|Mux276~0_combout  & (\CPU|mcode|Mux3~0_combout  & \CPU|mcode|Mux127~1_combout )))

	.dataa(\CPU|mcode|Mux32~5_combout ),
	.datab(\CPU|mcode|Mux276~0_combout ),
	.datac(\CPU|mcode|Mux3~0_combout ),
	.datad(\CPU|mcode|Mux127~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux276~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux276~1 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux276~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N1
dffeas \CPU|X[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[0] .is_wysiwyg = "true";
defparam \CPU|X[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux18~0 (
// Equation(s):
// \CPU|mcode|Mux18~0_combout  = (\CPU|IR [7] & ((\CPU|IR [5] & (!\CPU|IR [1] & \CPU|IR [6])) # (!\CPU|IR [5] & (\CPU|IR [1] & !\CPU|IR [6]))))

	.dataa(\CPU|IR [7]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux18~0 .lut_mask = 16'h0820;
defparam \CPU|mcode|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N30
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~1 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~1_combout  = (!\CPU|mcode|process_0~3_combout  & (\CPU|mcode|Mux18~0_combout  & !\CPU|IR [0]))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(\CPU|mcode|Mux18~0_combout ),
	.datac(gnd),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~1 .lut_mask = 16'h0044;
defparam \CPU|mcode|Set_BusA_To~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux129~11 (
// Equation(s):
// \CPU|mcode|Mux129~11_combout  = ((\CPU|mcode|Equal19~0_combout  & (\CPU|Equal0~2_combout  & !\CPU|MCycle [2]))) # (!\CPU|IR [6])

	.dataa(\CPU|mcode|Equal19~0_combout ),
	.datab(\CPU|Equal0~2_combout ),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux129~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux129~11 .lut_mask = 16'h08FF;
defparam \CPU|mcode|Mux129~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux129~12 (
// Equation(s):
// \CPU|mcode|Mux129~12_combout  = (!\CPU|IR [0] & ((\CPU|IR [5] & ((\CPU|IR [6]))) # (!\CPU|IR [5] & (\CPU|mcode|Mux129~11_combout ))))

	.dataa(\CPU|mcode|Mux129~11_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux129~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux129~12 .lut_mask = 16'h3202;
defparam \CPU|mcode|Mux129~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux129~13 (
// Equation(s):
// \CPU|mcode|Mux129~13_combout  = (\CPU|mcode|Mux129~12_combout  & (\CPU|IR [7] & (\CPU|IR [5] $ (\CPU|IR [1]))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|Mux129~12_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux129~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux129~13 .lut_mask = 16'h4800;
defparam \CPU|mcode|Mux129~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux270~4 (
// Equation(s):
// \CPU|mcode|Mux270~4_combout  = (\CPU|IR [2] & (((\CPU|mcode|Mux18~0_combout ) # (\CPU|IR [0])))) # (!\CPU|IR [2] & (\CPU|mcode|Mux129~13_combout  & ((!\CPU|IR [0]))))

	.dataa(\CPU|mcode|Mux129~13_combout ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|mcode|Mux18~0_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux270~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux270~4 .lut_mask = 16'hCCE2;
defparam \CPU|mcode|Mux270~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux270~3 (
// Equation(s):
// \CPU|mcode|Mux270~3_combout  = (\CPU|IR [1] & ((\CPU|IR [2]) # (!\CPU|IR [3])))

	.dataa(\CPU|IR [1]),
	.datab(gnd),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux270~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux270~3 .lut_mask = 16'hAA0A;
defparam \CPU|mcode|Mux270~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux270~5 (
// Equation(s):
// \CPU|mcode|Mux270~5_combout  = (\CPU|mcode|Mux270~3_combout  & (\CPU|mcode|Set_BusA_To~1_combout  & ((\CPU|mcode|Mux270~4_combout ) # (!\CPU|IR [0])))) # (!\CPU|mcode|Mux270~3_combout  & (((!\CPU|IR [0] & \CPU|mcode|Mux270~4_combout ))))

	.dataa(\CPU|mcode|Set_BusA_To~1_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux270~4_combout ),
	.datad(\CPU|mcode|Mux270~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux270~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux270~5 .lut_mask = 16'hA230;
defparam \CPU|mcode|Mux270~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux270~1 (
// Equation(s):
// \CPU|mcode|Mux270~1_combout  = (\CPU|mcode|Set_BusA_To~1_combout  & (((!\CPU|mcode|process_0~3_combout  & !\CPU|Equal0~0_combout )) # (!\CPU|IR [3])))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Set_BusA_To~1_combout ),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux270~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux270~1 .lut_mask = 16'h3070;
defparam \CPU|mcode|Mux270~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N4
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~2 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~2_combout  = (!\CPU|IR [0] & ((\CPU|IR [3] & ((\CPU|mcode|Mux129~13_combout ))) # (!\CPU|IR [3] & (\CPU|mcode|Set_BusA_To~1_combout ))))

	.dataa(\CPU|mcode|Set_BusA_To~1_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux129~13_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~2 .lut_mask = 16'h3202;
defparam \CPU|mcode|Set_BusA_To~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N10
fiftyfivenm_lcell_comb \CPU|mcode|Equal10~1 (
// Equation(s):
// \CPU|mcode|Equal10~1_combout  = (\CPU|IR [7] & !\CPU|IR [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal10~1 .lut_mask = 16'h00F0;
defparam \CPU|mcode|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N8
fiftyfivenm_lcell_comb \CPU|mcode|Equal19~1 (
// Equation(s):
// \CPU|mcode|Equal19~1_combout  = (\CPU|IR [2] & (\CPU|IR [4] & \CPU|IR [3]))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [4]),
	.datac(gnd),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal19~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal19~1 .lut_mask = 16'h8800;
defparam \CPU|mcode|Equal19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~4 (
// Equation(s):
// \CPU|mcode|Mux108~4_combout  = (\CPU|MCycle [1] & (!\CPU|MCycle [2] & (\CPU|MCycle [0] & \CPU|IR [3])))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~4 .lut_mask = 16'h2000;
defparam \CPU|mcode|Mux108~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux270~0 (
// Equation(s):
// \CPU|mcode|Mux270~0_combout  = (\CPU|mcode|Mux108~4_combout  & (((!\CPU|IR [1]) # (!\CPU|mcode|Equal19~1_combout )) # (!\CPU|mcode|Equal10~1_combout )))

	.dataa(\CPU|mcode|Equal10~1_combout ),
	.datab(\CPU|mcode|Equal19~1_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Mux108~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux270~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux270~0 .lut_mask = 16'h7F00;
defparam \CPU|mcode|Mux270~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux270~2 (
// Equation(s):
// \CPU|mcode|Mux270~2_combout  = (\CPU|IR [2] & ((\CPU|mcode|Mux270~1_combout ) # ((\CPU|mcode|Mux270~0_combout )))) # (!\CPU|IR [2] & (((\CPU|mcode|Set_BusA_To~2_combout ))))

	.dataa(\CPU|mcode|Mux270~1_combout ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|mcode|Set_BusA_To~2_combout ),
	.datad(\CPU|mcode|Mux270~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux270~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux270~2 .lut_mask = 16'hFCB8;
defparam \CPU|mcode|Mux270~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux270~6 (
// Equation(s):
// \CPU|mcode|Mux270~6_combout  = (\CPU|IR [4] & ((\CPU|mcode|Mux270~2_combout ))) # (!\CPU|IR [4] & (\CPU|mcode|Mux270~5_combout ))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux270~5_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux270~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux270~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux270~6 .lut_mask = 16'hFC0C;
defparam \CPU|mcode|Mux270~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N16
fiftyfivenm_lcell_comb \CPU|mcode|Equal10~0 (
// Equation(s):
// \CPU|mcode|Equal10~0_combout  = (\CPU|IR [5] & (\CPU|IR [7] & !\CPU|IR [6]))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal10~0 .lut_mask = 16'h0808;
defparam \CPU|mcode|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N20
fiftyfivenm_lcell_comb \CPU|mcode|LDA~7 (
// Equation(s):
// \CPU|mcode|LDA~7_combout  = (\CPU|mcode|Equal10~1_combout  & (\CPU|IR [0] & ((\CPU|mcode|Equal10~0_combout )))) # (!\CPU|mcode|Equal10~1_combout  & ((\CPU|IR [0]) # ((!\CPU|mcode|process_0~3_combout ))))

	.dataa(\CPU|mcode|Equal10~1_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|mcode|Equal10~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|LDA~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|LDA~7 .lut_mask = 16'hCD45;
defparam \CPU|mcode|LDA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~16 (
// Equation(s):
// \CPU|mcode|Mux127~16_combout  = (\CPU|IR [6] & \CPU|IR [5])

	.dataa(\CPU|IR [6]),
	.datab(gnd),
	.datac(\CPU|IR [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~16 .lut_mask = 16'hA0A0;
defparam \CPU|mcode|Mux127~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux278~0 (
// Equation(s):
// \CPU|mcode|Mux278~0_combout  = (!\CPU|IR [7] & (!\CPU|IR [4] & ((\CPU|mcode|Mux127~16_combout ) # (\CPU|IR [1]))))

	.dataa(\CPU|mcode|Mux127~16_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux278~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux278~0 .lut_mask = 16'h000E;
defparam \CPU|mcode|Mux278~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N14
fiftyfivenm_lcell_comb \CPU|Equal11~6 (
// Equation(s):
// \CPU|Equal11~6_combout  = (!\CPU|IR [2] & (\CPU|IR [3] & !\CPU|IR [0]))

	.dataa(\CPU|IR [2]),
	.datab(gnd),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|Equal11~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal11~6 .lut_mask = 16'h0050;
defparam \CPU|Equal11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux134~0 (
// Equation(s):
// \CPU|mcode|Mux134~0_combout  = (!\CPU|IR [2] & (!\CPU|IR [5] & (\CPU|IR [4] $ (\CPU|IR [1]))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux134~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux134~0 .lut_mask = 16'h0110;
defparam \CPU|mcode|Mux134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux134~1 (
// Equation(s):
// \CPU|mcode|Mux134~1_combout  = (\CPU|IR [0] & (((\CPU|mcode|Equal10~0_combout )))) # (!\CPU|IR [0] & (\CPU|mcode|Mux134~0_combout  & (\CPU|IR [3])))

	.dataa(\CPU|mcode|Mux134~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Equal10~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux134~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux134~1 .lut_mask = 16'hEC20;
defparam \CPU|mcode|Mux134~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux134~2 (
// Equation(s):
// \CPU|mcode|Mux134~2_combout  = (\CPU|mcode|Mux278~0_combout  & ((\CPU|Equal11~6_combout ) # ((\CPU|mcode|Equal10~1_combout  & \CPU|mcode|Mux134~1_combout )))) # (!\CPU|mcode|Mux278~0_combout  & (((\CPU|mcode|Equal10~1_combout  & 
// \CPU|mcode|Mux134~1_combout ))))

	.dataa(\CPU|mcode|Mux278~0_combout ),
	.datab(\CPU|Equal11~6_combout ),
	.datac(\CPU|mcode|Equal10~1_combout ),
	.datad(\CPU|mcode|Mux134~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux134~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux134~2 .lut_mask = 16'hF888;
defparam \CPU|mcode|Mux134~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~8 (
// Equation(s):
// \CPU|mcode|Mux127~8_combout  = (\CPU|IR [6] & (\CPU|IR [7] & !\CPU|IR [5]))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~8 .lut_mask = 16'h0808;
defparam \CPU|mcode|Mux127~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N12
fiftyfivenm_lcell_comb \CPU|mcode|LDA~4 (
// Equation(s):
// \CPU|mcode|LDA~4_combout  = (\CPU|IR [0] & (((\CPU|IR [5]) # (\CPU|IR [3])) # (!\CPU|mcode|Equal10~1_combout )))

	.dataa(\CPU|mcode|Equal10~1_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|LDA~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|LDA~4 .lut_mask = 16'hFD00;
defparam \CPU|mcode|LDA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N26
fiftyfivenm_lcell_comb \CPU|mcode|LDA~5 (
// Equation(s):
// \CPU|mcode|LDA~5_combout  = (\CPU|IR [3] & ((\CPU|mcode|LDA~4_combout  & ((!\CPU|mcode|Mux127~8_combout ))) # (!\CPU|mcode|LDA~4_combout  & (\CPU|mcode|Mux134~2_combout )))) # (!\CPU|IR [3] & (((\CPU|mcode|LDA~4_combout ))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|mcode|Mux134~2_combout ),
	.datac(\CPU|mcode|Mux127~8_combout ),
	.datad(\CPU|mcode|LDA~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|LDA~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|LDA~5 .lut_mask = 16'h5F88;
defparam \CPU|mcode|LDA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N24
fiftyfivenm_lcell_comb \CPU|mcode|LDA~6 (
// Equation(s):
// \CPU|mcode|LDA~6_combout  = (\CPU|IR [0] & (((\CPU|IR [5])) # (!\CPU|mcode|Equal10~1_combout ))) # (!\CPU|IR [0] & (((\CPU|mcode|Mux134~2_combout ))))

	.dataa(\CPU|mcode|Equal10~1_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|mcode|Mux134~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|LDA~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|LDA~6 .lut_mask = 16'hF7C4;
defparam \CPU|mcode|LDA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N30
fiftyfivenm_lcell_comb \CPU|mcode|LDA~8 (
// Equation(s):
// \CPU|mcode|LDA~8_combout  = (\CPU|IR [0] & (((\CPU|IR [6]) # (\CPU|IR [5])) # (!\CPU|IR [7])))

	.dataa(\CPU|IR [7]),
	.datab(\CPU|IR [6]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|LDA~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|LDA~8 .lut_mask = 16'hFD00;
defparam \CPU|mcode|LDA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux278~1 (
// Equation(s):
// \CPU|mcode|Mux278~1_combout  = (\CPU|IR [1] & (((\CPU|IR [2])))) # (!\CPU|IR [1] & ((\CPU|IR [2] & ((\CPU|mcode|LDA~8_combout ))) # (!\CPU|IR [2] & (\CPU|mcode|LDA~6_combout ))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|LDA~6_combout ),
	.datac(\CPU|mcode|LDA~8_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux278~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux278~1 .lut_mask = 16'hFA44;
defparam \CPU|mcode|Mux278~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux278~2 (
// Equation(s):
// \CPU|mcode|Mux278~2_combout  = (\CPU|IR [1] & ((\CPU|mcode|Mux278~1_combout  & (\CPU|mcode|LDA~7_combout )) # (!\CPU|mcode|Mux278~1_combout  & ((\CPU|mcode|LDA~5_combout ))))) # (!\CPU|IR [1] & (((\CPU|mcode|Mux278~1_combout ))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|LDA~7_combout ),
	.datac(\CPU|mcode|LDA~5_combout ),
	.datad(\CPU|mcode|Mux278~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux278~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux278~2 .lut_mask = 16'hDDA0;
defparam \CPU|mcode|Mux278~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux278~3 (
// Equation(s):
// \CPU|mcode|Mux278~3_combout  = (!\CPU|IR [6] & ((\CPU|IR [1] & (!\CPU|IR [4])) # (!\CPU|IR [1] & (\CPU|IR [4] & \CPU|IR [7]))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [6]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux278~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux278~3 .lut_mask = 16'h1202;
defparam \CPU|mcode|Mux278~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux278~4 (
// Equation(s):
// \CPU|mcode|Mux278~4_combout  = (\CPU|mcode|Mux278~0_combout ) # ((!\CPU|IR [0] & (!\CPU|IR [5] & \CPU|mcode|Mux278~3_combout )))

	.dataa(\CPU|mcode|Mux278~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|mcode|Mux278~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux278~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux278~4 .lut_mask = 16'hABAA;
defparam \CPU|mcode|Mux278~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux278~5 (
// Equation(s):
// \CPU|mcode|Mux278~5_combout  = (\CPU|mcode|Mux32~5_combout  & ((\CPU|mcode|Mux278~4_combout ) # ((!\CPU|mcode|Equal17~0_combout  & \CPU|IR [0])))) # (!\CPU|mcode|Mux32~5_combout  & (((!\CPU|mcode|Equal17~0_combout  & \CPU|IR [0]))))

	.dataa(\CPU|mcode|Mux32~5_combout ),
	.datab(\CPU|mcode|Mux278~4_combout ),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux278~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux278~5 .lut_mask = 16'h8F88;
defparam \CPU|mcode|Mux278~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
fiftyfivenm_lcell_comb \CPU|tmpP~1 (
// Equation(s):
// \CPU|tmpP~1_combout  = (\CPU|IR [4] & ((!\CPU|mcode|Mux278~5_combout ))) # (!\CPU|IR [4] & (!\CPU|mcode|Mux278~2_combout ))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux278~2_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux278~5_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~1 .lut_mask = 16'h03F3;
defparam \CPU|tmpP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
fiftyfivenm_lcell_comb \CPU|ABC[0]~0 (
// Equation(s):
// \CPU|ABC[0]~0_combout  = (\CPU|IR[1]~0_combout  & (\CPU|Res_n_i~q  & !\CPU|tmpP~1_combout ))

	.dataa(gnd),
	.datab(\CPU|IR[1]~0_combout ),
	.datac(\CPU|Res_n_i~q ),
	.datad(\CPU|tmpP~1_combout ),
	.cin(gnd),
	.combout(\CPU|ABC[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ABC[0]~0 .lut_mask = 16'h00C0;
defparam \CPU|ABC[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N21
dffeas \CPU|ABC[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[0] .is_wysiwyg = "true";
defparam \CPU|ABC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
fiftyfivenm_lcell_comb \CPU|Selector7~0 (
// Equation(s):
// \CPU|Selector7~0_combout  = (\CPU|X [0] & ((\CPU|mcode|Mux270~6_combout ) # ((\CPU|mcode|Mux276~1_combout  & \CPU|ABC [0]))))

	.dataa(\CPU|mcode|Mux276~1_combout ),
	.datab(\CPU|X [0]),
	.datac(\CPU|mcode|Mux270~6_combout ),
	.datad(\CPU|ABC [0]),
	.cin(gnd),
	.combout(\CPU|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~0 .lut_mask = 16'hC8C0;
defparam \CPU|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~4 (
// Equation(s):
// \CPU|mcode|Mux32~4_combout  = (\CPU|IR [3] & \CPU|IR [2])

	.dataa(\CPU|IR [3]),
	.datab(gnd),
	.datac(\CPU|IR [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~4 .lut_mask = 16'hA0A0;
defparam \CPU|mcode|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N14
fiftyfivenm_lcell_comb \CPU|mcode|process_0~5 (
// Equation(s):
// \CPU|mcode|process_0~5_combout  = (((\CPU|IR [6]) # (!\CPU|IR [7])) # (!\CPU|mcode|Equal19~1_combout )) # (!\CPU|IR [1])

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Equal19~1_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|process_0~5 .lut_mask = 16'hFF7F;
defparam \CPU|mcode|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux130~0 (
// Equation(s):
// \CPU|mcode|Mux130~0_combout  = \CPU|IR [3] $ (!\CPU|MCycle [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [3]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux130~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux130~0 .lut_mask = 16'hF00F;
defparam \CPU|mcode|Mux130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~0 (
// Equation(s):
// \CPU|mcode|Mux269~0_combout  = (\CPU|IR [0] & !\CPU|IR [2])

	.dataa(\CPU|IR [0]),
	.datab(gnd),
	.datac(\CPU|IR [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~0 .lut_mask = 16'h0A0A;
defparam \CPU|mcode|Mux269~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux271~2 (
// Equation(s):
// \CPU|mcode|Mux271~2_combout  = (!\CPU|MCycle [2] & (\CPU|MCycle [1] & (\CPU|mcode|Mux130~0_combout  & \CPU|mcode|Mux269~0_combout )))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|mcode|Mux130~0_combout ),
	.datad(\CPU|mcode|Mux269~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux271~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux271~2 .lut_mask = 16'h4000;
defparam \CPU|mcode|Mux271~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux271~3 (
// Equation(s):
// \CPU|mcode|Mux271~3_combout  = (\CPU|mcode|Mux271~2_combout ) # ((\CPU|Equal0~0_combout  & (\CPU|mcode|Mux32~4_combout  & !\CPU|mcode|process_0~5_combout )))

	.dataa(\CPU|Equal0~0_combout ),
	.datab(\CPU|mcode|Mux32~4_combout ),
	.datac(\CPU|mcode|process_0~5_combout ),
	.datad(\CPU|mcode|Mux271~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux271~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux271~3 .lut_mask = 16'hFF08;
defparam \CPU|mcode|Mux271~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux271~1 (
// Equation(s):
// \CPU|mcode|Mux271~1_combout  = (\CPU|mcode|Mux127~1_combout  & (\CPU|mcode|Mux271~0_combout  & ((!\CPU|Equal0~0_combout ) # (!\CPU|mcode|Equal19~1_combout ))))

	.dataa(\CPU|mcode|Mux127~1_combout ),
	.datab(\CPU|mcode|Equal19~1_combout ),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|mcode|Mux271~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux271~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux271~1 .lut_mask = 16'h2A00;
defparam \CPU|mcode|Mux271~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux271~4 (
// Equation(s):
// \CPU|mcode|Mux271~4_combout  = (\CPU|mcode|Mux271~1_combout ) # ((\CPU|IR [4] & \CPU|mcode|Mux271~3_combout ))

	.dataa(gnd),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux271~3_combout ),
	.datad(\CPU|mcode|Mux271~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux271~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux271~4 .lut_mask = 16'hFFC0;
defparam \CPU|mcode|Mux271~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux279~2 (
// Equation(s):
// \CPU|mcode|Mux279~2_combout  = (\CPU|IR [0]) # ((!\CPU|IR [3] & ((\CPU|IR [4]) # (\CPU|IR [1]))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux279~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux279~2 .lut_mask = 16'hCFCE;
defparam \CPU|mcode|Mux279~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux279~4 (
// Equation(s):
// \CPU|mcode|Mux279~4_combout  = (\CPU|IR [6] & (!\CPU|IR [5])) # (!\CPU|IR [6] & ((\CPU|IR [5]) # ((!\CPU|mcode|Mux279~2_combout  & \CPU|mcode|Mux32~5_combout ))))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|mcode|Mux279~2_combout ),
	.datad(\CPU|mcode|Mux32~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux279~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux279~4 .lut_mask = 16'h6766;
defparam \CPU|mcode|Mux279~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux279~3 (
// Equation(s):
// \CPU|mcode|Mux279~3_combout  = (\CPU|IR [7] & (((\CPU|IR [2] & \CPU|IR [5])) # (!\CPU|IR [4])))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux279~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux279~3 .lut_mask = 16'hB030;
defparam \CPU|mcode|Mux279~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux279~5 (
// Equation(s):
// \CPU|mcode|Mux279~5_combout  = (\CPU|mcode|Mux279~4_combout  & (!\CPU|IR [1] & (\CPU|mcode|Mux279~3_combout  & !\CPU|IR [0])))

	.dataa(\CPU|mcode|Mux279~4_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux279~3_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux279~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux279~5 .lut_mask = 16'h0020;
defparam \CPU|mcode|Mux279~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
fiftyfivenm_lcell_comb \CPU|Y[0]~0 (
// Equation(s):
// \CPU|Y[0]~0_combout  = (\CPU|IR[1]~0_combout  & (\CPU|Res_n_i~q  & \CPU|mcode|Mux279~5_combout ))

	.dataa(gnd),
	.datab(\CPU|IR[1]~0_combout ),
	.datac(\CPU|Res_n_i~q ),
	.datad(\CPU|mcode|Mux279~5_combout ),
	.cin(gnd),
	.combout(\CPU|Y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Y[0]~0 .lut_mask = 16'hC000;
defparam \CPU|Y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N13
dffeas \CPU|Y[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[0] .is_wysiwyg = "true";
defparam \CPU|Y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux132~0 (
// Equation(s):
// \CPU|mcode|Mux132~0_combout  = (\CPU|MCycle [1] & \CPU|MCycle [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux132~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux132~0 .lut_mask = 16'hF000;
defparam \CPU|mcode|Mux132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Equal20~0 (
// Equation(s):
// \CPU|mcode|Equal20~0_combout  = (\CPU|mcode|Mux3~0_combout  & (\CPU|mcode|Equal10~0_combout  & (\CPU|IR [4] & \CPU|mcode|Mux32~5_combout )))

	.dataa(\CPU|mcode|Mux3~0_combout ),
	.datab(\CPU|mcode|Equal10~0_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux32~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal20~0 .lut_mask = 16'h8000;
defparam \CPU|mcode|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux272~0 (
// Equation(s):
// \CPU|mcode|Mux272~0_combout  = (!\CPU|mcode|Mux132~0_combout  & (!\CPU|mcode|process_0~3_combout  & (\CPU|IR [0] & \CPU|mcode|Equal20~0_combout )))

	.dataa(\CPU|mcode|Mux132~0_combout ),
	.datab(\CPU|mcode|process_0~3_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Equal20~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux272~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux272~0 .lut_mask = 16'h1000;
defparam \CPU|mcode|Mux272~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N22
fiftyfivenm_lcell_comb \CPU|Write_Data_r~32 (
// Equation(s):
// \CPU|Write_Data_r~32_combout  = (\CPU|IR [1] & !\CPU|IR [0])

	.dataa(\CPU|IR [1]),
	.datab(gnd),
	.datac(\CPU|IR [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Write_Data_r~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r~32 .lut_mask = 16'h0A0A;
defparam \CPU|Write_Data_r~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~5 (
// Equation(s):
// \CPU|mcode|Mux108~5_combout  = (!\CPU|MCycle [0] & (\CPU|IR [3] & (!\CPU|MCycle [2] & !\CPU|MCycle [1])))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~5 .lut_mask = 16'h0004;
defparam \CPU|mcode|Mux108~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux272~1 (
// Equation(s):
// \CPU|mcode|Mux272~1_combout  = (!\CPU|IR [6] & (!\CPU|mcode|Mux127~1_combout  & (\CPU|Write_Data_r~32_combout  & \CPU|mcode|Mux108~5_combout )))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|mcode|Mux127~1_combout ),
	.datac(\CPU|Write_Data_r~32_combout ),
	.datad(\CPU|mcode|Mux108~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux272~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux272~1 .lut_mask = 16'h1000;
defparam \CPU|mcode|Mux272~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux272~2 (
// Equation(s):
// \CPU|mcode|Mux272~2_combout  = (\CPU|IR [4] & (!\CPU|IR [2] & ((\CPU|mcode|Mux272~0_combout ) # (\CPU|mcode|Mux272~1_combout ))))

	.dataa(\CPU|mcode|Mux272~0_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux272~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux272~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux272~2 .lut_mask = 16'h0C08;
defparam \CPU|mcode|Mux272~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
fiftyfivenm_lcell_comb \CPU|Selector7~4 (
// Equation(s):
// \CPU|Selector7~4_combout  = (\CPU|mcode|Mux271~4_combout  & ((\CPU|Y [0]) # ((\CPU|S [0] & \CPU|mcode|Mux272~2_combout )))) # (!\CPU|mcode|Mux271~4_combout  & (((\CPU|S [0] & \CPU|mcode|Mux272~2_combout ))))

	.dataa(\CPU|mcode|Mux271~4_combout ),
	.datab(\CPU|Y [0]),
	.datac(\CPU|S [0]),
	.datad(\CPU|mcode|Mux272~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~4 .lut_mask = 16'hF888;
defparam \CPU|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux16~0 (
// Equation(s):
// \CPU|mcode|Mux16~0_combout  = (\CPU|mcode|Equal10~0_combout  & (((!\CPU|mcode|Mux32~5_combout ) # (!\CPU|IR [4])) # (!\CPU|mcode|Mux3~0_combout )))

	.dataa(\CPU|mcode|Mux3~0_combout ),
	.datab(\CPU|mcode|Equal10~0_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux32~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux16~0 .lut_mask = 16'h4CCC;
defparam \CPU|mcode|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~1 (
// Equation(s):
// \CPU|mcode|Mux108~1_combout  = (\CPU|MCycle [2] & (!\CPU|MCycle [1] & (\CPU|IR [3] $ (\CPU|MCycle [0]))))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~1 .lut_mask = 16'h0220;
defparam \CPU|mcode|Mux108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N30
fiftyfivenm_lcell_comb \CPU|mcode|Equal21~3 (
// Equation(s):
// \CPU|mcode|Equal21~3_combout  = (!\CPU|IR [2] & \CPU|IR [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal21~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal21~3 .lut_mask = 16'h0F00;
defparam \CPU|mcode|Equal21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N2
fiftyfivenm_lcell_comb \CPU|mcode|Equal21~4 (
// Equation(s):
// \CPU|mcode|Equal21~4_combout  = (\CPU|mcode|Equal21~3_combout  & (\CPU|IR [1] & (\CPU|IR [3] & !\CPU|IR [4])))

	.dataa(\CPU|mcode|Equal21~3_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal21~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal21~4 .lut_mask = 16'h0080;
defparam \CPU|mcode|Equal21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux319~0 (
// Equation(s):
// \CPU|mcode|Mux319~0_combout  = (\CPU|IR [6] & (\CPU|IR [7] & \CPU|IR [5]))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux319~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux319~0 .lut_mask = 16'h8080;
defparam \CPU|mcode|Mux319~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N16
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~3 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~3_combout  = (\CPU|mcode|process_0~3_combout  & (((!\CPU|mcode|Mux319~0_combout )) # (!\CPU|mcode|Equal21~4_combout ))) # (!\CPU|mcode|process_0~3_combout  & (((\CPU|mcode|Mux16~0_combout ))))

	.dataa(\CPU|mcode|Equal21~4_combout ),
	.datab(\CPU|mcode|Mux319~0_combout ),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|mcode|Mux16~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~3 .lut_mask = 16'h7F70;
defparam \CPU|mcode|Set_BusA_To~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~9 (
// Equation(s):
// \CPU|mcode|Mux146~9_combout  = (\CPU|mcode|Mux108~1_combout  & ((\CPU|IR [0]) # ((!\CPU|mcode|Set_BusA_To~3_combout )))) # (!\CPU|mcode|Mux108~1_combout  & (((\CPU|IR [3] & !\CPU|mcode|Set_BusA_To~3_combout ))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Mux108~1_combout ),
	.datad(\CPU|mcode|Set_BusA_To~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~9 .lut_mask = 16'hA0FC;
defparam \CPU|mcode|Mux146~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~22 (
// Equation(s):
// \CPU|mcode|Mux127~22_combout  = (\CPU|mcode|process_0~3_combout  & ((!\CPU|mcode|Mux146~9_combout ))) # (!\CPU|mcode|process_0~3_combout  & (\CPU|mcode|Mux16~0_combout ))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(gnd),
	.datac(\CPU|mcode|Mux16~0_combout ),
	.datad(\CPU|mcode|Mux146~9_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~22 .lut_mask = 16'h50FA;
defparam \CPU|mcode|Mux127~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~11 (
// Equation(s):
// \CPU|mcode|Mux32~11_combout  = (\CPU|IR [3] & !\CPU|IR [0])

	.dataa(\CPU|IR [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~11 .lut_mask = 16'h00AA;
defparam \CPU|mcode|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N4
fiftyfivenm_lcell_comb \CPU|BCD_en_r~feeder (
// Equation(s):
// \CPU|BCD_en_r~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|BCD_en_r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BCD_en_r~feeder .lut_mask = 16'hFFFF;
defparam \CPU|BCD_en_r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N5
dffeas \CPU|BCD_en_r (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BCD_en_r~feeder_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BCD_en_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BCD_en_r .is_wysiwyg = "true";
defparam \CPU|BCD_en_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~4 (
// Equation(s):
// \CPU|mcode|Mux146~4_combout  = (\CPU|IR [3] & (\CPU|IR [5] & \CPU|IR [7]))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~4 .lut_mask = 16'h8080;
defparam \CPU|mcode|Mux146~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~5 (
// Equation(s):
// \CPU|mcode|Mux146~5_combout  = (\CPU|mcode|Mux146~4_combout  & ((\CPU|IR [6] & (\CPU|mcode|Set_BusA_To~3_combout )) # (!\CPU|IR [6] & ((\CPU|BCD_en_r~q )))))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|mcode|Set_BusA_To~3_combout ),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|mcode|Mux146~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~5 .lut_mask = 16'hD800;
defparam \CPU|mcode|Mux146~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N12
fiftyfivenm_lcell_comb \CPU|Equal0~6 (
// Equation(s):
// \CPU|Equal0~6_combout  = (\CPU|MCycle [2] & (\CPU|MCycle [1] & !\CPU|MCycle [0]))

	.dataa(gnd),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~6 .lut_mask = 16'h00C0;
defparam \CPU|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N10
fiftyfivenm_lcell_comb \CPU|mcode|Equal25~2 (
// Equation(s):
// \CPU|mcode|Equal25~2_combout  = (((!\CPU|IR [0]) # (!\CPU|mcode|Equal19~0_combout )) # (!\CPU|IR [1])) # (!\CPU|mcode|Mux319~0_combout )

	.dataa(\CPU|mcode|Mux319~0_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Equal19~0_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal25~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal25~2 .lut_mask = 16'h7FFF;
defparam \CPU|mcode|Equal25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~6 (
// Equation(s):
// \CPU|mcode|Mux146~6_combout  = (!\CPU|IR [3] & ((\CPU|mcode|process_0~3_combout  & ((\CPU|mcode|Equal25~2_combout ))) # (!\CPU|mcode|process_0~3_combout  & (\CPU|mcode|Mux16~0_combout ))))

	.dataa(\CPU|mcode|Mux16~0_combout ),
	.datab(\CPU|mcode|Equal25~2_combout ),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~6 .lut_mask = 16'h00CA;
defparam \CPU|mcode|Mux146~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~7 (
// Equation(s):
// \CPU|mcode|Mux146~7_combout  = (\CPU|IR [0] & ((\CPU|mcode|Mux146~5_combout ) # ((!\CPU|Equal0~6_combout  & \CPU|mcode|Mux146~6_combout ))))

	.dataa(\CPU|mcode|Mux146~5_combout ),
	.datab(\CPU|Equal0~6_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux146~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~7 .lut_mask = 16'hB0A0;
defparam \CPU|mcode|Mux146~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux111~0 (
// Equation(s):
// \CPU|mcode|Mux111~0_combout  = (!\CPU|IR [0] & (!\CPU|IR [2] & !\CPU|MCycle [0]))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [2]),
	.datac(gnd),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux111~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux111~0 .lut_mask = 16'h0011;
defparam \CPU|mcode|Mux111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux111~1 (
// Equation(s):
// \CPU|mcode|Mux111~1_combout  = (\CPU|mcode|Mux111~0_combout  & (\CPU|IR [3] & (!\CPU|MCycle [2] & !\CPU|MCycle [1])))

	.dataa(\CPU|mcode|Mux111~0_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux111~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux111~1 .lut_mask = 16'h0008;
defparam \CPU|mcode|Mux111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~18 (
// Equation(s):
// \CPU|mcode|Mux127~18_combout  = (\CPU|IR [6] & (!\CPU|IR [7] & (!\CPU|IR [5]))) # (!\CPU|IR [6] & (!\CPU|mcode|Mux111~1_combout  & ((\CPU|IR [5]) # (!\CPU|IR [7]))))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|mcode|Mux111~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~18 .lut_mask = 16'h0253;
defparam \CPU|mcode|Mux127~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~3 (
// Equation(s):
// \CPU|mcode|Mux108~3_combout  = (!\CPU|MCycle [2] & (\CPU|MCycle [1] & (!\CPU|MCycle [0] & \CPU|IR [3])))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~3 .lut_mask = 16'h0400;
defparam \CPU|mcode|Mux108~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~19 (
// Equation(s):
// \CPU|mcode|Mux127~19_combout  = (\CPU|mcode|Set_BusA_To~3_combout ) # ((\CPU|mcode|Mux127~16_combout  & (\CPU|Equal11~5_combout  & \CPU|mcode|Mux108~3_combout )))

	.dataa(\CPU|mcode|Mux127~16_combout ),
	.datab(\CPU|Equal11~5_combout ),
	.datac(\CPU|mcode|Mux108~3_combout ),
	.datad(\CPU|mcode|Set_BusA_To~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~19 .lut_mask = 16'hFF80;
defparam \CPU|mcode|Mux127~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~17 (
// Equation(s):
// \CPU|mcode|Mux127~17_combout  = (\CPU|mcode|Mux127~1_combout  & ((\CPU|mcode|process_0~3_combout  & ((\CPU|mcode|Equal25~2_combout ))) # (!\CPU|mcode|process_0~3_combout  & (\CPU|mcode|Mux16~0_combout ))))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(\CPU|mcode|Mux16~0_combout ),
	.datac(\CPU|mcode|Equal25~2_combout ),
	.datad(\CPU|mcode|Mux127~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~17 .lut_mask = 16'hE400;
defparam \CPU|mcode|Mux127~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~20 (
// Equation(s):
// \CPU|mcode|Mux127~20_combout  = (\CPU|mcode|Mux127~17_combout ) # ((\CPU|mcode|Mux127~19_combout  & ((\CPU|mcode|Mux127~16_combout ) # (\CPU|mcode|Mux127~18_combout ))))

	.dataa(\CPU|mcode|Mux127~16_combout ),
	.datab(\CPU|mcode|Mux127~18_combout ),
	.datac(\CPU|mcode|Mux127~19_combout ),
	.datad(\CPU|mcode|Mux127~17_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~20 .lut_mask = 16'hFFE0;
defparam \CPU|mcode|Mux127~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~3 (
// Equation(s):
// \CPU|mcode|Mux146~3_combout  = (\CPU|mcode|Set_BusA_To~3_combout  & ((\CPU|IR [6]) # (!\CPU|mcode|Mux111~1_combout )))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux111~1_combout ),
	.datac(\CPU|IR [6]),
	.datad(\CPU|mcode|Set_BusA_To~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~3 .lut_mask = 16'hF300;
defparam \CPU|mcode|Mux146~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~11 (
// Equation(s):
// \CPU|mcode|Mux127~11_combout  = (\CPU|IR [3] & ((\CPU|IR [5]))) # (!\CPU|IR [3] & (\CPU|IR [6] & !\CPU|IR [5]))

	.dataa(gnd),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~11 .lut_mask = 16'hCC30;
defparam \CPU|mcode|Mux127~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~12 (
// Equation(s):
// \CPU|mcode|Mux127~12_combout  = (!\CPU|IR [2] & (!\CPU|IR [0] & (\CPU|mcode|Mux127~11_combout  & \CPU|Equal0~5_combout )))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux127~11_combout ),
	.datad(\CPU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~12 .lut_mask = 16'h1000;
defparam \CPU|mcode|Mux127~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~13 (
// Equation(s):
// \CPU|mcode|Mux127~13_combout  = (\CPU|mcode|Mux127~12_combout ) # ((\CPU|mcode|Set_BusA_To~3_combout  & \CPU|IR [5]))

	.dataa(gnd),
	.datab(\CPU|mcode|Set_BusA_To~3_combout ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|mcode|Mux127~12_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~13 .lut_mask = 16'hFFC0;
defparam \CPU|mcode|Mux127~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~14 (
// Equation(s):
// \CPU|mcode|Mux127~14_combout  = (\CPU|IR [7] & (\CPU|IR [5] & (\CPU|mcode|Mux146~3_combout ))) # (!\CPU|IR [7] & (((\CPU|mcode|Mux127~13_combout ))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux146~3_combout ),
	.datad(\CPU|mcode|Mux127~13_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~14 .lut_mask = 16'hB380;
defparam \CPU|mcode|Mux127~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~7 (
// Equation(s):
// \CPU|mcode|Mux127~7_combout  = (\CPU|IR [1] & (!\CPU|IR [7] & ((!\CPU|Equal11~5_combout ) # (!\CPU|IR [3]))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|Equal11~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~7 .lut_mask = 16'h040C;
defparam \CPU|mcode|Mux127~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~9 (
// Equation(s):
// \CPU|mcode|Mux127~9_combout  = (\CPU|mcode|Mux127~7_combout ) # ((\CPU|mcode|Mux127~8_combout  & (!\CPU|mcode|Mux111~1_combout  & \CPU|mcode|Set_BusA_To~3_combout )))

	.dataa(\CPU|mcode|Mux127~8_combout ),
	.datab(\CPU|mcode|Mux111~1_combout ),
	.datac(\CPU|mcode|Mux127~7_combout ),
	.datad(\CPU|mcode|Set_BusA_To~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~9 .lut_mask = 16'hF2F0;
defparam \CPU|mcode|Mux127~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~10 (
// Equation(s):
// \CPU|mcode|Mux127~10_combout  = (\CPU|mcode|Mux127~9_combout ) # ((\CPU|IR [5] & (\CPU|IR [7] & \CPU|mcode|Mux146~3_combout )))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux146~3_combout ),
	.datad(\CPU|mcode|Mux127~9_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~10 .lut_mask = 16'hFF80;
defparam \CPU|mcode|Mux127~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~15 (
// Equation(s):
// \CPU|mcode|Mux127~15_combout  = (\CPU|IR [1] & (((\CPU|IR [4]) # (\CPU|mcode|Mux127~10_combout )))) # (!\CPU|IR [1] & (\CPU|mcode|Mux127~14_combout  & (!\CPU|IR [4])))

	.dataa(\CPU|mcode|Mux127~14_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux127~10_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~15 .lut_mask = 16'hCEC2;
defparam \CPU|mcode|Mux127~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~6 (
// Equation(s):
// \CPU|mcode|Mux127~6_combout  = (\CPU|IR [7] & (\CPU|IR [5] & \CPU|mcode|Set_BusA_To~3_combout ))

	.dataa(gnd),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|mcode|Set_BusA_To~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~6 .lut_mask = 16'hC000;
defparam \CPU|mcode|Mux127~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~21 (
// Equation(s):
// \CPU|mcode|Mux127~21_combout  = (\CPU|mcode|Mux127~15_combout  & ((\CPU|mcode|Mux127~20_combout ) # ((!\CPU|IR [4])))) # (!\CPU|mcode|Mux127~15_combout  & (((\CPU|IR [4] & \CPU|mcode|Mux127~6_combout ))))

	.dataa(\CPU|mcode|Mux127~20_combout ),
	.datab(\CPU|mcode|Mux127~15_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux127~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~21 .lut_mask = 16'hBC8C;
defparam \CPU|mcode|Mux127~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~2 (
// Equation(s):
// \CPU|mcode|Mux146~2_combout  = (!\CPU|IR [3] & (!\CPU|IR [0] & \CPU|mcode|Set_BusA_To~3_combout ))

	.dataa(gnd),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Set_BusA_To~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~2 .lut_mask = 16'h0300;
defparam \CPU|mcode|Mux146~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~8 (
// Equation(s):
// \CPU|mcode|Mux146~8_combout  = (\CPU|mcode|Mux146~7_combout ) # ((\CPU|mcode|Mux146~2_combout ) # ((\CPU|mcode|Mux32~11_combout  & \CPU|mcode|Mux127~21_combout )))

	.dataa(\CPU|mcode|Mux32~11_combout ),
	.datab(\CPU|mcode|Mux146~7_combout ),
	.datac(\CPU|mcode|Mux127~21_combout ),
	.datad(\CPU|mcode|Mux146~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~8 .lut_mask = 16'hFFEC;
defparam \CPU|mcode|Mux146~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux268~2 (
// Equation(s):
// \CPU|mcode|Mux268~2_combout  = (\CPU|mcode|Mux108~1_combout ) # ((\CPU|IR [3] & !\CPU|mcode|Set_BusA_To~3_combout ))

	.dataa(gnd),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Mux108~1_combout ),
	.datad(\CPU|mcode|Set_BusA_To~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux268~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux268~2 .lut_mask = 16'hF0FC;
defparam \CPU|mcode|Mux268~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux268~3 (
// Equation(s):
// \CPU|mcode|Mux268~3_combout  = (\CPU|mcode|process_0~3_combout  & (((!\CPU|mcode|Mux268~2_combout ) # (!\CPU|IR [0])))) # (!\CPU|mcode|process_0~3_combout  & (\CPU|mcode|Mux16~0_combout ))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(\CPU|mcode|Mux16~0_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux268~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux268~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux268~3 .lut_mask = 16'h4EEE;
defparam \CPU|mcode|Mux268~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N8
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~4 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~4_combout  = (\CPU|MCycle [1] & (!\CPU|IR [3] & (\CPU|MCycle [2] & !\CPU|MCycle [0])))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~4 .lut_mask = 16'h0020;
defparam \CPU|mcode|Set_BusA_To~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux268~6 (
// Equation(s):
// \CPU|mcode|Mux268~6_combout  = (\CPU|IR [0] & (!\CPU|mcode|Set_BusA_To~4_combout  & ((\CPU|mcode|Set_BusA_To~3_combout )))) # (!\CPU|IR [0] & (((\CPU|mcode|Mux127~21_combout ))))

	.dataa(\CPU|mcode|Set_BusA_To~4_combout ),
	.datab(\CPU|mcode|Mux127~21_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Set_BusA_To~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux268~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux268~6 .lut_mask = 16'h5C0C;
defparam \CPU|mcode|Mux268~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux268~7 (
// Equation(s):
// \CPU|mcode|Mux268~7_combout  = (\CPU|IR [2] & ((\CPU|IR [1]) # ((\CPU|mcode|Mux268~3_combout )))) # (!\CPU|IR [2] & (!\CPU|IR [1] & ((\CPU|mcode|Mux268~6_combout ))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux268~3_combout ),
	.datad(\CPU|mcode|Mux268~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux268~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux268~7 .lut_mask = 16'hB9A8;
defparam \CPU|mcode|Mux268~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux268~4 (
// Equation(s):
// \CPU|mcode|Mux268~4_combout  = (\CPU|IR [1] & ((\CPU|mcode|Mux268~7_combout  & (\CPU|mcode|Mux127~22_combout )) # (!\CPU|mcode|Mux268~7_combout  & ((\CPU|mcode|Mux146~8_combout ))))) # (!\CPU|IR [1] & (((\CPU|mcode|Mux268~7_combout ))))

	.dataa(\CPU|mcode|Mux127~22_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux146~8_combout ),
	.datad(\CPU|mcode|Mux268~7_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux268~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux268~4 .lut_mask = 16'hBBC0;
defparam \CPU|mcode|Mux268~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux268~0 (
// Equation(s):
// \CPU|mcode|Mux268~0_combout  = (\CPU|IR [0] & (\CPU|mcode|Set_BusA_To~3_combout  & ((!\CPU|MCycle [1]) # (!\CPU|mcode|Mux130~0_combout ))))

	.dataa(\CPU|mcode|Mux130~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|mcode|Set_BusA_To~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux268~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux268~0 .lut_mask = 16'h4C00;
defparam \CPU|mcode|Mux268~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~10 (
// Equation(s):
// \CPU|mcode|Mux146~10_combout  = (!\CPU|IR [0] & ((\CPU|IR [3] & (\CPU|mcode|Mux127~21_combout )) # (!\CPU|IR [3] & ((\CPU|mcode|Set_BusA_To~3_combout )))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Mux127~21_combout ),
	.datad(\CPU|mcode|Set_BusA_To~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~10 .lut_mask = 16'h5140;
defparam \CPU|mcode|Mux146~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~2 (
// Equation(s):
// \CPU|mcode|Mux127~2_combout  = (\CPU|MCycle [2] & (\CPU|IR [0] $ (\CPU|IR [3])))

	.dataa(gnd),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~2 .lut_mask = 16'h0CC0;
defparam \CPU|mcode|Mux127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~3 (
// Equation(s):
// \CPU|mcode|Mux127~3_combout  = (\CPU|mcode|Mux127~2_combout  & (((\CPU|Equal0~2_combout  & !\CPU|IR [3])))) # (!\CPU|mcode|Mux127~2_combout  & (\CPU|mcode|Mux132~0_combout  & ((\CPU|IR [3]))))

	.dataa(\CPU|mcode|Mux132~0_combout ),
	.datab(\CPU|Equal0~2_combout ),
	.datac(\CPU|mcode|Mux127~2_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~3 .lut_mask = 16'h0AC0;
defparam \CPU|mcode|Mux127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~4 (
// Equation(s):
// \CPU|mcode|Mux127~4_combout  = (\CPU|mcode|Mux16~0_combout  & ((!\CPU|Equal0~0_combout ) # (!\CPU|IR [3])))

	.dataa(gnd),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Mux16~0_combout ),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~4 .lut_mask = 16'h30F0;
defparam \CPU|mcode|Mux127~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~5 (
// Equation(s):
// \CPU|mcode|Mux127~5_combout  = (\CPU|mcode|process_0~3_combout  & (!\CPU|mcode|Mux127~3_combout  & ((\CPU|mcode|Set_BusA_To~3_combout )))) # (!\CPU|mcode|process_0~3_combout  & (((\CPU|mcode|Mux127~4_combout ))))

	.dataa(\CPU|mcode|Mux127~3_combout ),
	.datab(\CPU|mcode|Mux127~4_combout ),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|mcode|Set_BusA_To~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~5 .lut_mask = 16'h5C0C;
defparam \CPU|mcode|Mux127~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux268~1 (
// Equation(s):
// \CPU|mcode|Mux268~1_combout  = (\CPU|IR [2] & (((\CPU|mcode|Mux127~5_combout )))) # (!\CPU|IR [2] & ((\CPU|mcode|Mux268~0_combout ) # ((\CPU|mcode|Mux146~10_combout ))))

	.dataa(\CPU|mcode|Mux268~0_combout ),
	.datab(\CPU|mcode|Mux146~10_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux127~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux268~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux268~1 .lut_mask = 16'hFE0E;
defparam \CPU|mcode|Mux268~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux268~5 (
// Equation(s):
// \CPU|mcode|Mux268~5_combout  = (\CPU|IR [4] & ((\CPU|mcode|Mux268~1_combout ))) # (!\CPU|IR [4] & (\CPU|mcode|Mux268~4_combout ))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux268~4_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux268~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux268~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux268~5 .lut_mask = 16'hFC0C;
defparam \CPU|mcode|Mux268~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux251~2 (
// Equation(s):
// \CPU|mcode|Mux251~2_combout  = (\CPU|mcode|Mux251~1_combout  & (((\CPU|IR [3] & !\CPU|IR [7])) # (!\CPU|IR [6])))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|mcode|Mux251~1_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux251~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux251~2 .lut_mask = 16'h44C4;
defparam \CPU|mcode|Mux251~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux314~0 (
// Equation(s):
// \CPU|mcode|Mux314~0_combout  = (!\CPU|IR [6] & !\CPU|IR [7])

	.dataa(gnd),
	.datab(\CPU|IR [6]),
	.datac(\CPU|IR [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux314~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux314~0 .lut_mask = 16'h0303;
defparam \CPU|mcode|Mux314~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux251~3 (
// Equation(s):
// \CPU|mcode|Mux251~3_combout  = (\CPU|mcode|Mux251~2_combout ) # ((\CPU|mcode|Mux314~0_combout  & (\CPU|MCycle [1] & !\CPU|IR [3])))

	.dataa(\CPU|mcode|Mux251~2_combout ),
	.datab(\CPU|mcode|Mux314~0_combout ),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux251~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux251~3 .lut_mask = 16'hAAEA;
defparam \CPU|mcode|Mux251~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux251~0 (
// Equation(s):
// \CPU|mcode|Mux251~0_combout  = (!\CPU|IR [1] & (!\CPU|IR [0] & (!\CPU|IR [4] & !\CPU|IR [2])))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux251~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux251~0 .lut_mask = 16'h0001;
defparam \CPU|mcode|Mux251~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux251~4 (
// Equation(s):
// \CPU|mcode|Mux251~4_combout  = (\CPU|mcode|Equal17~0_combout ) # ((\CPU|mcode|Mux251~3_combout  & (\CPU|mcode|Mux251~0_combout  & !\CPU|MCycle [2])))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|mcode|Mux251~3_combout ),
	.datac(\CPU|mcode|Mux251~0_combout ),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux251~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux251~4 .lut_mask = 16'hAAEA;
defparam \CPU|mcode|Mux251~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N25
dffeas \CPU|Write_Data_r.Write_Data_DL (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux251~4_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_DL .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_DL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux263~4 (
// Equation(s):
// \CPU|mcode|Mux263~4_combout  = (!\CPU|mcode|Mux279~2_combout  & (!\CPU|IR [0] & !\CPU|IR [2]))

	.dataa(\CPU|mcode|Mux279~2_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux263~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux263~4 .lut_mask = 16'h0101;
defparam \CPU|mcode|Mux263~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux255~1 (
// Equation(s):
// \CPU|mcode|Mux255~1_combout  = (\CPU|mcode|Mux263~4_combout  & ((\CPU|mcode|Mux108~5_combout ) # ((\CPU|Equal0~5_combout  & !\CPU|IR [3]))))

	.dataa(\CPU|mcode|Mux263~4_combout ),
	.datab(\CPU|Equal0~5_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux108~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux255~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux255~1 .lut_mask = 16'hAA08;
defparam \CPU|mcode|Mux255~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux255~2 (
// Equation(s):
// \CPU|mcode|Mux255~2_combout  = (\CPU|mcode|Mux255~1_combout  & (!\CPU|IR [5] & (\CPU|mcode|Mux255~0_combout  & \CPU|mcode|Mux314~0_combout )))

	.dataa(\CPU|mcode|Mux255~1_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|mcode|Mux255~0_combout ),
	.datad(\CPU|mcode|Mux314~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux255~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux255~2 .lut_mask = 16'h2000;
defparam \CPU|mcode|Mux255~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N5
dffeas \CPU|Write_Data_r.Write_Data_P (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux255~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_P~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_P .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_P .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N14
fiftyfivenm_lcell_comb \CPU|mcode|Equal21~0 (
// Equation(s):
// \CPU|mcode|Equal21~0_combout  = (!\CPU|IR [7] & \CPU|IR [6])

	.dataa(gnd),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal21~0 .lut_mask = 16'h3030;
defparam \CPU|mcode|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux111~2 (
// Equation(s):
// \CPU|mcode|Mux111~2_combout  = (\CPU|mcode|Mux111~1_combout  & (!\CPU|IR [4] & (\CPU|mcode|Equal21~0_combout  & !\CPU|IR [5])))

	.dataa(\CPU|mcode|Mux111~1_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Equal21~0_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux111~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux111~2 .lut_mask = 16'h0020;
defparam \CPU|mcode|Mux111~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux22~0 (
// Equation(s):
// \CPU|mcode|Mux22~0_combout  = (!\CPU|IR [1] & (\CPU|IR [0] & \CPU|mcode|Equal17~0_combout ))

	.dataa(gnd),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Equal17~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux22~0 .lut_mask = 16'h3000;
defparam \CPU|mcode|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux111~3 (
// Equation(s):
// \CPU|mcode|Mux111~3_combout  = (!\CPU|IR [1] & ((\CPU|mcode|Mux111~2_combout ) # ((\CPU|IR [7] & \CPU|mcode|Mux22~0_combout ))))

	.dataa(\CPU|IR [7]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux111~2_combout ),
	.datad(\CPU|mcode|Mux22~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux111~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux111~3 .lut_mask = 16'h3230;
defparam \CPU|mcode|Mux111~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N24
fiftyfivenm_lcell_comb \CPU|Write_Data_r.Write_Data_ABC~0 (
// Equation(s):
// \CPU|Write_Data_r.Write_Data_ABC~0_combout  = (\CPU|Equal11~5_combout  & (\CPU|mcode|Mux111~3_combout )) # (!\CPU|Equal11~5_combout  & ((\CPU|mcode|Mux22~0_combout )))

	.dataa(\CPU|Equal11~5_combout ),
	.datab(\CPU|mcode|Mux111~3_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux22~0_combout ),
	.cin(gnd),
	.combout(\CPU|Write_Data_r.Write_Data_ABC~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_ABC~0 .lut_mask = 16'hDD88;
defparam \CPU|Write_Data_r.Write_Data_ABC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux252~0 (
// Equation(s):
// \CPU|mcode|Mux252~0_combout  = (!\CPU|IR [4] & (!\CPU|IR [0] & !\CPU|IR [2]))

	.dataa(\CPU|IR [4]),
	.datab(gnd),
	.datac(\CPU|IR [0]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux252~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux252~0 .lut_mask = 16'h0005;
defparam \CPU|mcode|Mux252~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux252~1 (
// Equation(s):
// \CPU|mcode|Mux252~1_combout  = (!\CPU|IR [1] & ((\CPU|mcode|Mux22~0_combout ) # ((\CPU|mcode|Mux252~0_combout  & \CPU|mcode|Mux111~3_combout ))))

	.dataa(\CPU|mcode|Mux22~0_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux252~0_combout ),
	.datad(\CPU|mcode|Mux111~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux252~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux252~1 .lut_mask = 16'h3222;
defparam \CPU|mcode|Mux252~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y27_N25
dffeas \CPU|Write_Data_r.Write_Data_ABC (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Write_Data_r.Write_Data_ABC~0_combout ),
	.asdata(\CPU|mcode|Mux252~1_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|IR [3]),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_ABC .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_ABC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N0
fiftyfivenm_lcell_comb \CPU|Selector39~2 (
// Equation(s):
// \CPU|Selector39~2_combout  = (\CPU|Write_Data_r.Write_Data_P~q  & ((\CPU|P [0]) # ((\CPU|ABC [0] & \CPU|Write_Data_r.Write_Data_ABC~q )))) # (!\CPU|Write_Data_r.Write_Data_P~q  & (((\CPU|ABC [0] & \CPU|Write_Data_r.Write_Data_ABC~q ))))

	.dataa(\CPU|Write_Data_r.Write_Data_P~q ),
	.datab(\CPU|P [0]),
	.datac(\CPU|ABC [0]),
	.datad(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.cin(gnd),
	.combout(\CPU|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~2 .lut_mask = 16'hF888;
defparam \CPU|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~6 (
// Equation(s):
// \CPU|mcode|Mux32~6_combout  = (!\CPU|IR [2] & !\CPU|IR [3])

	.dataa(\CPU|IR [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~6 .lut_mask = 16'h0055;
defparam \CPU|mcode|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N6
fiftyfivenm_lcell_comb \CPU|Write_Data_r~39 (
// Equation(s):
// \CPU|Write_Data_r~39_combout  = (\CPU|Equal11~5_combout  & (\CPU|mcode|Mux32~6_combout  & (\CPU|mcode|Mux314~0_combout  & \CPU|mcode|Mux255~0_combout )))

	.dataa(\CPU|Equal11~5_combout ),
	.datab(\CPU|mcode|Mux32~6_combout ),
	.datac(\CPU|mcode|Mux314~0_combout ),
	.datad(\CPU|mcode|Mux255~0_combout ),
	.cin(gnd),
	.combout(\CPU|Write_Data_r~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r~39 .lut_mask = 16'h8000;
defparam \CPU|Write_Data_r~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N26
fiftyfivenm_lcell_comb \CPU|Write_Data_r~40 (
// Equation(s):
// \CPU|Write_Data_r~40_combout  = (\CPU|Write_Data_r~39_combout  & ((\CPU|IR [5] & (\CPU|Equal0~0_combout )) # (!\CPU|IR [5] & ((\CPU|Equal0~1_combout )))))

	.dataa(\CPU|Write_Data_r~39_combout ),
	.datab(\CPU|Equal0~0_combout ),
	.datac(\CPU|Equal0~1_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|Write_Data_r~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r~40 .lut_mask = 16'h88A0;
defparam \CPU|Write_Data_r~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N27
dffeas \CPU|Write_Data_r.Write_Data_PCH (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Write_Data_r~40_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_PCH .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_PCH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N4
fiftyfivenm_lcell_comb \CPU|Write_Data_r~41 (
// Equation(s):
// \CPU|Write_Data_r~41_combout  = (\CPU|Write_Data_r~39_combout  & ((\CPU|IR [5] & ((\CPU|Equal0~5_combout ))) # (!\CPU|IR [5] & (\CPU|Equal0~0_combout ))))

	.dataa(\CPU|Write_Data_r~39_combout ),
	.datab(\CPU|Equal0~0_combout ),
	.datac(\CPU|Equal0~5_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|Write_Data_r~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r~41 .lut_mask = 16'hA088;
defparam \CPU|Write_Data_r~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N5
dffeas \CPU|Write_Data_r.Write_Data_PCL (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Write_Data_r~41_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_PCL .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_PCL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N0
fiftyfivenm_lcell_comb \CPU|Add3~0 (
// Equation(s):
// \CPU|Add3~0_combout  = \CPU|PC [8] $ (VCC)
// \CPU|Add3~1  = CARRY(\CPU|PC [8])

	.dataa(\CPU|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add3~0_combout ),
	.cout(\CPU|Add3~1 ));
// synopsys translate_off
defparam \CPU|Add3~0 .lut_mask = 16'h55AA;
defparam \CPU|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N0
fiftyfivenm_lcell_comb \CPU|DL[6]~feeder (
// Equation(s):
// \CPU|DL[6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[6]~6_combout ),
	.cin(gnd),
	.combout(\CPU|DL[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU|DL[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N15
dffeas \CPU|BusB[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[7]~7_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[7] .is_wysiwyg = "true";
defparam \CPU|BusB[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~2 (
// Equation(s):
// \CPU|mcode|Mux128~2_combout  = \CPU|IR [3] $ (((!\CPU|MCycle [0] & \CPU|IR [0])))

	.dataa(\CPU|IR [3]),
	.datab(gnd),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~2 .lut_mask = 16'hA5AA;
defparam \CPU|mcode|Mux128~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~2 (
// Equation(s):
// \CPU|mcode|Mux269~2_combout  = (\CPU|MCycle [1] & (\CPU|mcode|Mux269~0_combout  & (\CPU|MCycle [2] & \CPU|mcode|Mux128~2_combout )))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|mcode|Mux269~0_combout ),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|mcode|Mux128~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~2 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux269~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~3 (
// Equation(s):
// \CPU|mcode|Mux269~3_combout  = (\CPU|IR [0] & ((\CPU|IR [3] $ (\CPU|MCycle [0])) # (!\CPU|MCycle [1]))) # (!\CPU|IR [0] & (!\CPU|IR [3]))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~3 .lut_mask = 16'h7B55;
defparam \CPU|mcode|Mux269~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N22
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~6 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~6_combout  = ((\CPU|IR [2]) # ((!\CPU|IR [4]) # (!\CPU|IR [3]))) # (!\CPU|IR [1])

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~6 .lut_mask = 16'hDFFF;
defparam \CPU|mcode|Set_BusA_To~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N20
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~7 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~7_combout  = (!\CPU|IR [5] & \CPU|IR [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~7 .lut_mask = 16'h0F00;
defparam \CPU|mcode|Set_BusA_To~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N0
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~5 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~5_combout  = ((\CPU|IR [6] & ((\CPU|IR [0]) # (\CPU|IR [1])))) # (!\CPU|IR [7])

	.dataa(\CPU|IR [7]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~5 .lut_mask = 16'hFD55;
defparam \CPU|mcode|Set_BusA_To~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N18
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~8 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~8_combout  = (!\CPU|mcode|process_0~3_combout  & ((\CPU|mcode|Set_BusA_To~5_combout ) # ((\CPU|mcode|Set_BusA_To~6_combout  & \CPU|mcode|Set_BusA_To~7_combout ))))

	.dataa(\CPU|mcode|Set_BusA_To~6_combout ),
	.datab(\CPU|mcode|Set_BusA_To~7_combout ),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|mcode|Set_BusA_To~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~8 .lut_mask = 16'h0F08;
defparam \CPU|mcode|Set_BusA_To~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N26
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~9 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~9_combout  = (\CPU|mcode|Set_BusA_To~8_combout ) # ((!\CPU|mcode|Equal25~2_combout  & \CPU|mcode|process_0~3_combout ))

	.dataa(\CPU|mcode|Equal25~2_combout ),
	.datab(\CPU|mcode|process_0~3_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Set_BusA_To~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~9 .lut_mask = 16'hFF44;
defparam \CPU|mcode|Set_BusA_To~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~4 (
// Equation(s):
// \CPU|mcode|Mux269~4_combout  = (\CPU|mcode|Mux269~2_combout ) # ((\CPU|mcode|Mux269~3_combout  & (!\CPU|IR [2] & \CPU|mcode|Set_BusA_To~9_combout )))

	.dataa(\CPU|mcode|Mux269~2_combout ),
	.datab(\CPU|mcode|Mux269~3_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Set_BusA_To~9_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~4 .lut_mask = 16'hAEAA;
defparam \CPU|mcode|Mux269~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~8 (
// Equation(s):
// \CPU|mcode|Mux269~8_combout  = (\CPU|MCycle [2] & ((\CPU|MCycle [1] & (\CPU|IR [3] & \CPU|MCycle [0])) # (!\CPU|MCycle [1] & (!\CPU|IR [3] & !\CPU|MCycle [0]))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~8 .lut_mask = 16'h8010;
defparam \CPU|mcode|Mux269~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~5 (
// Equation(s):
// \CPU|mcode|Mux269~5_combout  = (\CPU|MCycle [2]) # (((!\CPU|MCycle [0]) # (!\CPU|IR [3])) # (!\CPU|MCycle [1]))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~5 .lut_mask = 16'hBFFF;
defparam \CPU|mcode|Mux269~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~6 (
// Equation(s):
// \CPU|mcode|Mux269~6_combout  = (\CPU|mcode|process_0~3_combout  & (((\CPU|mcode|Mux269~5_combout )))) # (!\CPU|mcode|process_0~3_combout  & (!\CPU|Equal0~0_combout  & (\CPU|IR [3])))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(\CPU|Equal0~0_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux269~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~6 .lut_mask = 16'hBA10;
defparam \CPU|mcode|Mux269~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~7 (
// Equation(s):
// \CPU|mcode|Mux269~7_combout  = (\CPU|mcode|Set_BusA_To~9_combout  & ((\CPU|mcode|Mux269~6_combout ) # ((!\CPU|IR [3] & \CPU|mcode|Set_BusA_To~8_combout )))) # (!\CPU|mcode|Set_BusA_To~9_combout  & (!\CPU|IR [3] & ((\CPU|mcode|Set_BusA_To~8_combout ))))

	.dataa(\CPU|mcode|Set_BusA_To~9_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Mux269~6_combout ),
	.datad(\CPU|mcode|Set_BusA_To~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~7 .lut_mask = 16'hB3A0;
defparam \CPU|mcode|Mux269~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~9 (
// Equation(s):
// \CPU|mcode|Mux269~9_combout  = (\CPU|mcode|Mux269~7_combout ) # ((\CPU|mcode|Mux269~8_combout  & (\CPU|mcode|process_0~3_combout  & \CPU|IR [0])))

	.dataa(\CPU|mcode|Mux269~8_combout ),
	.datab(\CPU|mcode|process_0~3_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux269~7_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~9 .lut_mask = 16'hFF80;
defparam \CPU|mcode|Mux269~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N18
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~0 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~0_combout  = (!\CPU|IR [0] & (\CPU|Equal0~2_combout  & (!\CPU|MCycle [2] & \CPU|IR [3])))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|Equal0~2_combout ),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~0 .lut_mask = 16'h0400;
defparam \CPU|mcode|Set_BusA_To~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~12 (
// Equation(s):
// \CPU|mcode|Mux32~12_combout  = ((\CPU|IR [0]) # ((!\CPU|IR [3]) # (!\CPU|Equal0~5_combout ))) # (!\CPU|IR [5])

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|Equal0~5_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~12 .lut_mask = 16'hDFFF;
defparam \CPU|mcode|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~8 (
// Equation(s):
// \CPU|mcode|Mux128~8_combout  = (\CPU|IR [7] & (\CPU|mcode|Set_BusA_To~0_combout )) # (!\CPU|IR [7] & ((\CPU|mcode|Mux32~12_combout )))

	.dataa(gnd),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Set_BusA_To~0_combout ),
	.datad(\CPU|mcode|Mux32~12_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~8 .lut_mask = 16'hF3C0;
defparam \CPU|mcode|Mux128~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~10 (
// Equation(s):
// \CPU|mcode|Mux32~10_combout  = (\CPU|IR [0]) # ((\CPU|IR [5] $ (\CPU|IR [3])) # (!\CPU|Equal0~5_combout ))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|Equal0~5_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~10 .lut_mask = 16'hDFEF;
defparam \CPU|mcode|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~9 (
// Equation(s):
// \CPU|mcode|Mux128~9_combout  = (\CPU|IR [6] & (((!\CPU|IR [7] & \CPU|mcode|Mux32~10_combout )))) # (!\CPU|IR [6] & (\CPU|mcode|Mux128~8_combout ))

	.dataa(\CPU|mcode|Mux128~8_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux32~10_combout ),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~9 .lut_mask = 16'h30AA;
defparam \CPU|mcode|Mux128~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~7 (
// Equation(s):
// \CPU|mcode|Mux128~7_combout  = (\CPU|mcode|Set_BusA_To~8_combout ) # ((\CPU|mcode|process_0~3_combout  & !\CPU|mcode|Equal25~2_combout ))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(gnd),
	.datac(\CPU|mcode|Equal25~2_combout ),
	.datad(\CPU|mcode|Set_BusA_To~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~7 .lut_mask = 16'hFF0A;
defparam \CPU|mcode|Mux128~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~10 (
// Equation(s):
// \CPU|mcode|Mux128~10_combout  = (\CPU|mcode|Mux128~9_combout  & ((\CPU|IR [7] & (\CPU|IR [5])) # (!\CPU|IR [7] & ((\CPU|mcode|Mux128~7_combout ))))) # (!\CPU|mcode|Mux128~9_combout  & (((\CPU|IR [7] & \CPU|mcode|Mux128~7_combout ))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|Mux128~9_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|mcode|Mux128~7_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~10 .lut_mask = 16'hBC80;
defparam \CPU|mcode|Mux128~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~16 (
// Equation(s):
// \CPU|mcode|Mux128~16_combout  = (\CPU|IR [0]) # (\CPU|IR [1])

	.dataa(\CPU|IR [0]),
	.datab(gnd),
	.datac(\CPU|IR [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~16 .lut_mask = 16'hFAFA;
defparam \CPU|mcode|Mux128~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~4 (
// Equation(s):
// \CPU|mcode|Mux128~4_combout  = (\CPU|mcode|process_0~3_combout  & (((\CPU|mcode|Equal25~2_combout )))) # (!\CPU|mcode|process_0~3_combout  & (\CPU|IR [7] & (!\CPU|mcode|Mux128~16_combout )))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux128~16_combout ),
	.datad(\CPU|mcode|Equal25~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~4 .lut_mask = 16'hAE04;
defparam \CPU|mcode|Mux128~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~5 (
// Equation(s):
// \CPU|mcode|Mux128~5_combout  = (\CPU|IR [5] & (\CPU|mcode|Set_BusA_To~0_combout  & ((!\CPU|IR [6])))) # (!\CPU|IR [5] & (!\CPU|mcode|Set_BusA_To~0_combout  & (!\CPU|mcode|Mux128~4_combout  & \CPU|IR [6])))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|Set_BusA_To~0_combout ),
	.datac(\CPU|mcode|Mux128~4_combout ),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~5 .lut_mask = 16'h0188;
defparam \CPU|mcode|Mux128~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~3 (
// Equation(s):
// \CPU|mcode|Mux128~3_combout  = (!\CPU|mcode|Mux127~1_combout  & ((\CPU|mcode|Set_BusA_To~8_combout ) # ((\CPU|mcode|process_0~3_combout  & !\CPU|mcode|Equal25~2_combout ))))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(\CPU|mcode|Mux127~1_combout ),
	.datac(\CPU|mcode|Equal25~2_combout ),
	.datad(\CPU|mcode|Set_BusA_To~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~3 .lut_mask = 16'h3302;
defparam \CPU|mcode|Mux128~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~6 (
// Equation(s):
// \CPU|mcode|Mux128~6_combout  = (\CPU|mcode|Mux128~3_combout ) # ((\CPU|IR [7] & ((\CPU|mcode|Mux128~5_combout ))) # (!\CPU|IR [7] & (\CPU|mcode|Mux32~11_combout )))

	.dataa(\CPU|mcode|Mux32~11_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux128~5_combout ),
	.datad(\CPU|mcode|Mux128~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~6 .lut_mask = 16'hFFE2;
defparam \CPU|mcode|Mux128~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N16
fiftyfivenm_lcell_comb \CPU|mcode|Equal21~2 (
// Equation(s):
// \CPU|mcode|Equal21~2_combout  = (!\CPU|IR [2] & !\CPU|IR [4])

	.dataa(gnd),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Equal21~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal21~2 .lut_mask = 16'h0303;
defparam \CPU|mcode|Equal21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~11 (
// Equation(s):
// \CPU|mcode|Mux128~11_combout  = (\CPU|mcode|Equal21~2_combout  & ((\CPU|IR [1] & ((\CPU|mcode|Mux128~6_combout ))) # (!\CPU|IR [1] & (\CPU|mcode|Mux128~10_combout ))))

	.dataa(\CPU|mcode|Mux128~10_combout ),
	.datab(\CPU|mcode|Mux128~6_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Equal21~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~11 .lut_mask = 16'hCA00;
defparam \CPU|mcode|Mux128~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~12 (
// Equation(s):
// \CPU|mcode|Mux128~12_combout  = (\CPU|mcode|Equal10~1_combout  & ((\CPU|IR [2]) # ((\CPU|IR [1] & !\CPU|IR [5]))))

	.dataa(\CPU|mcode|Equal10~1_combout ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~12 .lut_mask = 16'h88A8;
defparam \CPU|mcode|Mux128~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~13 (
// Equation(s):
// \CPU|mcode|Mux128~13_combout  = (\CPU|mcode|Set_BusA_To~9_combout  & ((\CPU|mcode|Mux128~12_combout ) # ((!\CPU|mcode|Equal21~2_combout  & !\CPU|IR [1]))))

	.dataa(\CPU|mcode|Equal21~2_combout ),
	.datab(\CPU|mcode|Set_BusA_To~9_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Mux128~12_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~13 .lut_mask = 16'hCC04;
defparam \CPU|mcode|Mux128~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~1 (
// Equation(s):
// \CPU|mcode|Mux269~1_combout  = (\CPU|Equal11~5_combout  & (\CPU|mcode|Mux128~2_combout  & ((\CPU|mcode|Mux128~11_combout ) # (\CPU|mcode|Mux128~13_combout ))))

	.dataa(\CPU|Equal11~5_combout ),
	.datab(\CPU|mcode|Mux128~11_combout ),
	.datac(\CPU|mcode|Mux128~13_combout ),
	.datad(\CPU|mcode|Mux128~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~1 .lut_mask = 16'hA800;
defparam \CPU|mcode|Mux269~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~10 (
// Equation(s):
// \CPU|mcode|Mux269~10_combout  = (\CPU|mcode|Mux269~4_combout ) # ((\CPU|mcode|Mux269~1_combout ) # ((\CPU|mcode|Mux269~9_combout  & \CPU|IR [2])))

	.dataa(\CPU|mcode|Mux269~4_combout ),
	.datab(\CPU|mcode|Mux269~9_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux269~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~10 .lut_mask = 16'hFFEA;
defparam \CPU|mcode|Mux269~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N14
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~12 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~12_combout  = (\CPU|mcode|Set_BusA_To~4_combout ) # ((\CPU|mcode|Set_BusA_To~8_combout ) # ((!\CPU|mcode|Equal25~2_combout  & \CPU|mcode|process_0~3_combout )))

	.dataa(\CPU|mcode|Equal25~2_combout ),
	.datab(\CPU|mcode|process_0~3_combout ),
	.datac(\CPU|mcode|Set_BusA_To~4_combout ),
	.datad(\CPU|mcode|Set_BusA_To~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~12 .lut_mask = 16'hFFF4;
defparam \CPU|mcode|Set_BusA_To~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N16
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~13 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~13_combout  = (\CPU|IR [0] & (((\CPU|mcode|Set_BusA_To~12_combout )))) # (!\CPU|IR [0] & ((\CPU|mcode|Mux128~11_combout ) # ((\CPU|mcode|Mux128~13_combout ))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Mux128~11_combout ),
	.datac(\CPU|mcode|Set_BusA_To~12_combout ),
	.datad(\CPU|mcode|Mux128~13_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~13 .lut_mask = 16'hF5E4;
defparam \CPU|mcode|Set_BusA_To~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~14 (
// Equation(s):
// \CPU|mcode|Mux128~14_combout  = (\CPU|mcode|Mux108~1_combout  & (((\CPU|IR [0]) # (\CPU|mcode|Set_BusA_To~9_combout )))) # (!\CPU|mcode|Mux108~1_combout  & (\CPU|IR [3] & ((\CPU|mcode|Set_BusA_To~9_combout ))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux108~1_combout ),
	.datad(\CPU|mcode|Set_BusA_To~9_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~14 .lut_mask = 16'hFAC0;
defparam \CPU|mcode|Mux128~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~11 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~11_combout  = (\CPU|mcode|Set_BusA_To~8_combout ) # ((\CPU|mcode|Mux128~14_combout  & (\CPU|mcode|process_0~3_combout  & \CPU|IR [0])))

	.dataa(\CPU|mcode|Mux128~14_combout ),
	.datab(\CPU|mcode|process_0~3_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Set_BusA_To~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~11 .lut_mask = 16'hFF80;
defparam \CPU|mcode|Set_BusA_To~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~11 (
// Equation(s):
// \CPU|mcode|Mux269~11_combout  = (\CPU|IR [2] & (((\CPU|IR [1]) # (\CPU|mcode|Set_BusA_To~11_combout )))) # (!\CPU|IR [2] & (\CPU|mcode|Set_BusA_To~13_combout  & (!\CPU|IR [1])))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|mcode|Set_BusA_To~13_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Set_BusA_To~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~11 .lut_mask = 16'hAEA4;
defparam \CPU|mcode|Mux269~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~15 (
// Equation(s):
// \CPU|mcode|Mux128~15_combout  = (\CPU|mcode|Set_BusA_To~8_combout ) # ((\CPU|mcode|Mux128~14_combout  & \CPU|mcode|process_0~3_combout ))

	.dataa(\CPU|mcode|Mux128~14_combout ),
	.datab(gnd),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|mcode|Set_BusA_To~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~15 .lut_mask = 16'hFFA0;
defparam \CPU|mcode|Mux128~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N4
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~14 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~14_combout  = (\CPU|IR [0] & (!\CPU|IR [3])) # (!\CPU|IR [0] & (((\CPU|mcode|Mux128~11_combout ) # (\CPU|mcode|Mux128~13_combout ))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Mux128~11_combout ),
	.datad(\CPU|mcode|Mux128~13_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~14 .lut_mask = 16'h7772;
defparam \CPU|mcode|Set_BusA_To~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N22
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~10 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~10_combout  = (\CPU|IR [0] & ((\CPU|mcode|Set_BusA_To~4_combout ) # ((\CPU|IR [3] & !\CPU|mcode|Mux319~0_combout )))) # (!\CPU|IR [0] & (\CPU|IR [3]))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Set_BusA_To~4_combout ),
	.datad(\CPU|mcode|Mux319~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~10 .lut_mask = 16'hE4EC;
defparam \CPU|mcode|Set_BusA_To~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N18
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~15 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~15_combout  = (\CPU|mcode|Set_BusA_To~10_combout  & ((\CPU|mcode|Set_BusA_To~14_combout ))) # (!\CPU|mcode|Set_BusA_To~10_combout  & (\CPU|mcode|Set_BusA_To~9_combout ))

	.dataa(\CPU|mcode|Set_BusA_To~9_combout ),
	.datab(\CPU|mcode|Set_BusA_To~14_combout ),
	.datac(\CPU|mcode|Set_BusA_To~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~15 .lut_mask = 16'hCACA;
defparam \CPU|mcode|Set_BusA_To~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~12 (
// Equation(s):
// \CPU|mcode|Mux269~12_combout  = (\CPU|mcode|Mux269~11_combout  & ((\CPU|mcode|Mux128~15_combout ) # ((!\CPU|IR [1])))) # (!\CPU|mcode|Mux269~11_combout  & (((\CPU|IR [1] & \CPU|mcode|Set_BusA_To~15_combout ))))

	.dataa(\CPU|mcode|Mux269~11_combout ),
	.datab(\CPU|mcode|Mux128~15_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Set_BusA_To~15_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~12 .lut_mask = 16'hDA8A;
defparam \CPU|mcode|Mux269~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~13 (
// Equation(s):
// \CPU|mcode|Mux269~13_combout  = (\CPU|IR [4] & (\CPU|mcode|Mux269~10_combout )) # (!\CPU|IR [4] & ((\CPU|mcode|Mux269~12_combout )))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux269~10_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux269~12_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~13 .lut_mask = 16'hCFC0;
defparam \CPU|mcode|Mux269~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
fiftyfivenm_lcell_comb \CPU|Selector0~4 (
// Equation(s):
// \CPU|Selector0~4_combout  = (\CPU|mcode|Mux269~13_combout ) # ((\CPU|DL[7]~7_combout  & (\CPU|mcode|Equal21~4_combout  & !\CPU|IR [7])))

	.dataa(\CPU|DL[7]~7_combout ),
	.datab(\CPU|mcode|Equal21~4_combout ),
	.datac(\CPU|mcode|Mux269~13_combout ),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~4 .lut_mask = 16'hF0F8;
defparam \CPU|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N15
dffeas \CPU|X[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[7]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[7] .is_wysiwyg = "true";
defparam \CPU|X[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N2
fiftyfivenm_lcell_comb \CPU|mcode|Equal22~0 (
// Equation(s):
// \CPU|mcode|Equal22~0_combout  = (\CPU|mcode|Mux3~0_combout  & (!\CPU|IR [5] & (\CPU|mcode|Equal19~0_combout  & \CPU|mcode|Equal10~1_combout )))

	.dataa(\CPU|mcode|Mux3~0_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|mcode|Equal19~0_combout ),
	.datad(\CPU|mcode|Equal10~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal22~0 .lut_mask = 16'h2000;
defparam \CPU|mcode|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N27
dffeas \CPU|ABC[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[7]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[7] .is_wysiwyg = "true";
defparam \CPU|ABC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N28
fiftyfivenm_lcell_comb \CPU|Selector0~0 (
// Equation(s):
// \CPU|Selector0~0_combout  = (\CPU|mcode|Equal22~0_combout  & ((\CPU|DL[7]~7_combout ) # ((\CPU|ABC [7] & \CPU|mcode|Mux276~1_combout )))) # (!\CPU|mcode|Equal22~0_combout  & (((\CPU|ABC [7] & \CPU|mcode|Mux276~1_combout ))))

	.dataa(\CPU|mcode|Equal22~0_combout ),
	.datab(\CPU|DL[7]~7_combout ),
	.datac(\CPU|ABC [7]),
	.datad(\CPU|mcode|Mux276~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~0 .lut_mask = 16'hF888;
defparam \CPU|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N14
fiftyfivenm_lcell_comb \CPU|Selector0~1 (
// Equation(s):
// \CPU|Selector0~1_combout  = (\CPU|X [7] & ((\CPU|mcode|Mux270~6_combout ) # (\CPU|Selector0~0_combout )))

	.dataa(\CPU|X [7]),
	.datab(\CPU|mcode|Mux270~6_combout ),
	.datac(gnd),
	.datad(\CPU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~1 .lut_mask = 16'hAA88;
defparam \CPU|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N7
dffeas \CPU|Y[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[7]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[7] .is_wysiwyg = "true";
defparam \CPU|Y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N19
dffeas \CPU|BusB[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[5] .is_wysiwyg = "true";
defparam \CPU|BusB[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N9
dffeas \CPU|X[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|alu|Q[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[4] .is_wysiwyg = "true";
defparam \CPU|X[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y30_N25
dffeas \CPU|ABC[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[4] .is_wysiwyg = "true";
defparam \CPU|ABC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N12
fiftyfivenm_lcell_comb \CPU|Selector3~0 (
// Equation(s):
// \CPU|Selector3~0_combout  = (\CPU|X [4] & ((\CPU|mcode|Mux270~6_combout ) # ((\CPU|mcode|Mux276~1_combout  & \CPU|ABC [4]))))

	.dataa(\CPU|mcode|Mux276~1_combout ),
	.datab(\CPU|X [4]),
	.datac(\CPU|mcode|Mux270~6_combout ),
	.datad(\CPU|ABC [4]),
	.cin(gnd),
	.combout(\CPU|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~0 .lut_mask = 16'hC8C0;
defparam \CPU|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N1
dffeas \CPU|Y[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[4] .is_wysiwyg = "true";
defparam \CPU|Y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
fiftyfivenm_lcell_comb \CPU|Selector3~4 (
// Equation(s):
// \CPU|Selector3~4_combout  = (\CPU|S [4] & ((\CPU|mcode|Mux272~2_combout ) # ((\CPU|Y [4] & \CPU|mcode|Mux271~4_combout )))) # (!\CPU|S [4] & (\CPU|Y [4] & (\CPU|mcode|Mux271~4_combout )))

	.dataa(\CPU|S [4]),
	.datab(\CPU|Y [4]),
	.datac(\CPU|mcode|Mux271~4_combout ),
	.datad(\CPU|mcode|Mux272~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~4 .lut_mask = 16'hEAC0;
defparam \CPU|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
fiftyfivenm_lcell_comb \CPU|Selector3~2 (
// Equation(s):
// \CPU|Selector3~2_combout  = (\CPU|mcode|Equal19~0_combout  & (\CPU|X [4] & (\CPU|mcode|Mux3~0_combout  & \CPU|mcode|Equal17~0_combout )))

	.dataa(\CPU|mcode|Equal19~0_combout ),
	.datab(\CPU|X [4]),
	.datac(\CPU|mcode|Mux3~0_combout ),
	.datad(\CPU|mcode|Equal17~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~2 .lut_mask = 16'h8000;
defparam \CPU|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N22
fiftyfivenm_lcell_comb \CPU|Selector3~1 (
// Equation(s):
// \CPU|Selector3~1_combout  = (\CPU|mcode|Equal21~4_combout  & (((\CPU|mcode|Equal10~0_combout  & !\CPU|BCD_en_r~q )) # (!\CPU|IR [7])))

	.dataa(\CPU|IR [7]),
	.datab(\CPU|mcode|Equal10~0_combout ),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|mcode|Equal21~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~1 .lut_mask = 16'h5D00;
defparam \CPU|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N2
fiftyfivenm_lcell_comb \CPU|Selector3~3 (
// Equation(s):
// \CPU|Selector3~3_combout  = (\CPU|DL[4]~4_combout  & (\CPU|ABC [4] & ((\CPU|Selector3~2_combout ) # (\CPU|Selector3~1_combout ))))

	.dataa(\CPU|DL[4]~4_combout ),
	.datab(\CPU|Selector3~2_combout ),
	.datac(\CPU|Selector3~1_combout ),
	.datad(\CPU|ABC [4]),
	.cin(gnd),
	.combout(\CPU|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~3 .lut_mask = 16'hA800;
defparam \CPU|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N30
fiftyfivenm_lcell_comb \CPU|Selector3~5 (
// Equation(s):
// \CPU|Selector3~5_combout  = (\CPU|Selector3~4_combout ) # ((\CPU|Selector3~3_combout ) # ((\CPU|DL[4]~4_combout  & \CPU|mcode|Mux268~5_combout )))

	.dataa(\CPU|Selector3~4_combout ),
	.datab(\CPU|Selector3~3_combout ),
	.datac(\CPU|DL[4]~4_combout ),
	.datad(\CPU|mcode|Mux268~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~5 .lut_mask = 16'hFEEE;
defparam \CPU|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
fiftyfivenm_lcell_comb \CPU|Selector3~6 (
// Equation(s):
// \CPU|Selector3~6_combout  = (\CPU|Selector3~0_combout ) # ((\CPU|Selector3~5_combout ) # ((\CPU|ABC [4] & \CPU|mcode|Mux269~13_combout )))

	.dataa(\CPU|Selector3~0_combout ),
	.datab(\CPU|ABC [4]),
	.datac(\CPU|Selector3~5_combout ),
	.datad(\CPU|mcode|Mux269~13_combout ),
	.cin(gnd),
	.combout(\CPU|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~6 .lut_mask = 16'hFEFA;
defparam \CPU|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N7
dffeas \CPU|BusA_r[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector3~6_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[4] .is_wysiwyg = "true";
defparam \CPU|BusA_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
fiftyfivenm_lcell_comb \CPU|BusB[4]~feeder (
// Equation(s):
// \CPU|BusB[4]~feeder_combout  = \CPU|DL[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|BusB[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BusB[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|BusB[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N17
dffeas \CPU|BusB[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[4] .is_wysiwyg = "true";
defparam \CPU|BusB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N14
fiftyfivenm_lcell_comb \CPU|ALU_Op_r~56 (
// Equation(s):
// \CPU|ALU_Op_r~56_combout  = (\CPU|IR [6] & (((!\CPU|mcode|Equal21~4_combout )) # (!\CPU|IR [5]))) # (!\CPU|IR [6] & (!\CPU|mcode|Equal21~4_combout  & ((!\CPU|IR [7]) # (!\CPU|IR [5]))))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|mcode|Equal21~4_combout ),
	.cin(gnd),
	.combout(\CPU|ALU_Op_r~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU_Op_r~56 .lut_mask = 16'h22BF;
defparam \CPU|ALU_Op_r~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux290~2 (
// Equation(s):
// \CPU|mcode|Mux290~2_combout  = (\CPU|IR [4] & (\CPU|IR [3] & ((!\CPU|MCycle [2]) # (!\CPU|mcode|Mux132~0_combout ))))

	.dataa(\CPU|mcode|Mux132~0_combout ),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux290~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux290~2 .lut_mask = 16'h7000;
defparam \CPU|mcode|Mux290~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux290~4 (
// Equation(s):
// \CPU|mcode|Mux290~4_combout  = (!\CPU|IR [2] & ((\CPU|IR [3] & (!\CPU|IR [4])) # (!\CPU|IR [3] & ((!\CPU|Equal0~6_combout )))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|Equal0~6_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux290~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux290~4 .lut_mask = 16'h0027;
defparam \CPU|mcode|Mux290~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N20
fiftyfivenm_lcell_comb \CPU|Equal0~3 (
// Equation(s):
// \CPU|Equal0~3_combout  = (!\CPU|MCycle [1] & (\CPU|MCycle [2] & !\CPU|MCycle [0]))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|MCycle [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~3 .lut_mask = 16'h0404;
defparam \CPU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux290~6 (
// Equation(s):
// \CPU|mcode|Mux290~6_combout  = (\CPU|IR [4] & (!\CPU|IR [3] & (!\CPU|Equal0~3_combout ))) # (!\CPU|IR [4] & (((!\CPU|mcode|Mux108~1_combout ))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|Equal0~3_combout ),
	.datac(\CPU|mcode|Mux108~1_combout ),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux290~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux290~6 .lut_mask = 16'h110F;
defparam \CPU|mcode|Mux290~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux290~3 (
// Equation(s):
// \CPU|mcode|Mux290~3_combout  = (\CPU|IR [2] & (((\CPU|mcode|Mux290~6_combout ) # (!\CPU|mcode|process_0~3_combout )) # (!\CPU|IR [1])))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|mcode|Mux290~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux290~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux290~3 .lut_mask = 16'hCC4C;
defparam \CPU|mcode|Mux290~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux290~5 (
// Equation(s):
// \CPU|mcode|Mux290~5_combout  = ((\CPU|mcode|Mux290~2_combout ) # ((\CPU|mcode|Mux290~4_combout ) # (\CPU|mcode|Mux290~3_combout ))) # (!\CPU|IR [0])

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Mux290~2_combout ),
	.datac(\CPU|mcode|Mux290~4_combout ),
	.datad(\CPU|mcode|Mux290~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux290~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux290~5 .lut_mask = 16'hFFFD;
defparam \CPU|mcode|Mux290~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N18
fiftyfivenm_lcell_comb \CPU|ALU_Op_r~57 (
// Equation(s):
// \CPU|ALU_Op_r~57_combout  = (\CPU|IR [0] & (((\CPU|ALU_Op_r~56_combout  & !\CPU|mcode|Mux290~5_combout )) # (!\CPU|IR [1])))

	.dataa(\CPU|ALU_Op_r~56_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux290~5_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|ALU_Op_r~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU_Op_r~57 .lut_mask = 16'h3B00;
defparam \CPU|ALU_Op_r~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N20
fiftyfivenm_lcell_comb \CPU|ALU_Op_r~61 (
// Equation(s):
// \CPU|ALU_Op_r~61_combout  = (\CPU|IR [6] & (!\CPU|IR [5] & (!\CPU|IR [7] & \CPU|ALU_Op_r~57_combout )))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|ALU_Op_r~57_combout ),
	.cin(gnd),
	.combout(\CPU|ALU_Op_r~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU_Op_r~61 .lut_mask = 16'h0200;
defparam \CPU|ALU_Op_r~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N21
dffeas \CPU|ALU_Op_r.ALU_OP_EOR (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|ALU_Op_r~61_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_EOR .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_EOR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N12
fiftyfivenm_lcell_comb \CPU|mcode|ALU_Op~3 (
// Equation(s):
// \CPU|mcode|ALU_Op~3_combout  = (!\CPU|mcode|Mux290~5_combout  & ((\CPU|IR [6]) # ((\CPU|IR [7]) # (!\CPU|mcode|Equal21~4_combout ))))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|mcode|Equal21~4_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|mcode|Mux290~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|ALU_Op~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|ALU_Op~3 .lut_mask = 16'h00FB;
defparam \CPU|mcode|ALU_Op~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux314~1 (
// Equation(s):
// \CPU|mcode|Mux314~1_combout  = (!\CPU|IR [6] & (!\CPU|IR [7] & \CPU|IR [5]))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [7]),
	.datac(gnd),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux314~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux314~1 .lut_mask = 16'h1100;
defparam \CPU|mcode|Mux314~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux343~0 (
// Equation(s):
// \CPU|mcode|Mux343~0_combout  = (\CPU|mcode|Mux314~1_combout  & (((\CPU|mcode|ALU_Op~3_combout  & !\CPU|mcode|Equal10~0_combout )) # (!\CPU|IR [1])))

	.dataa(\CPU|mcode|ALU_Op~3_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Equal10~0_combout ),
	.datad(\CPU|mcode|Mux314~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux343~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux343~0 .lut_mask = 16'h3B00;
defparam \CPU|mcode|Mux343~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux343~1 (
// Equation(s):
// \CPU|mcode|Mux343~1_combout  = (!\CPU|IR [6] & (\CPU|IR [5] & (\CPU|IR [7] & \CPU|IR [1])))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux343~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux343~1 .lut_mask = 16'h4000;
defparam \CPU|mcode|Mux343~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux343~2 (
// Equation(s):
// \CPU|mcode|Mux343~2_combout  = (\CPU|IR [0] & ((\CPU|mcode|Mux343~0_combout ) # ((\CPU|mcode|Mux343~1_combout  & \CPU|mcode|Equal20~0_combout ))))

	.dataa(\CPU|mcode|Mux343~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux343~1_combout ),
	.datad(\CPU|mcode|Equal20~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux343~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux343~2 .lut_mask = 16'hC888;
defparam \CPU|mcode|Mux343~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N1
dffeas \CPU|ALU_Op_r.ALU_OP_AND (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux343~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_AND .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_AND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N0
fiftyfivenm_lcell_comb \CPU|alu|Selector3~0 (
// Equation(s):
// \CPU|alu|Selector3~0_combout  = (\CPU|BusA_r [4] & ((\CPU|BusB [4] & ((\CPU|ALU_Op_r.ALU_OP_AND~q ))) # (!\CPU|BusB [4] & (\CPU|ALU_Op_r.ALU_OP_EOR~q )))) # (!\CPU|BusA_r [4] & (\CPU|BusB [4] & (\CPU|ALU_Op_r.ALU_OP_EOR~q )))

	.dataa(\CPU|BusA_r [4]),
	.datab(\CPU|BusB [4]),
	.datac(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~0 .lut_mask = 16'hE860;
defparam \CPU|alu|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
fiftyfivenm_lcell_comb \CPU|Selector4~4 (
// Equation(s):
// \CPU|Selector4~4_combout  = (\CPU|mcode|Mux269~13_combout ) # ((\CPU|mcode|Equal21~4_combout  & (\CPU|DL[3]~3_combout  & !\CPU|IR [7])))

	.dataa(\CPU|mcode|Mux269~13_combout ),
	.datab(\CPU|mcode|Equal21~4_combout ),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~4 .lut_mask = 16'hAAEA;
defparam \CPU|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N13
dffeas \CPU|ABC[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[3] .is_wysiwyg = "true";
defparam \CPU|ABC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
fiftyfivenm_lcell_comb \CPU|Selector4~0 (
// Equation(s):
// \CPU|Selector4~0_combout  = (\CPU|ABC [3] & ((\CPU|mcode|Mux276~1_combout ) # ((\CPU|mcode|Equal22~0_combout  & \CPU|DL[3]~3_combout )))) # (!\CPU|ABC [3] & (\CPU|mcode|Equal22~0_combout  & (\CPU|DL[3]~3_combout )))

	.dataa(\CPU|ABC [3]),
	.datab(\CPU|mcode|Equal22~0_combout ),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(\CPU|mcode|Mux276~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
fiftyfivenm_lcell_comb \CPU|Selector4~1 (
// Equation(s):
// \CPU|Selector4~1_combout  = (\CPU|X [3] & ((\CPU|mcode|Mux270~6_combout ) # (\CPU|Selector4~0_combout )))

	.dataa(\CPU|X [3]),
	.datab(\CPU|mcode|Mux270~6_combout ),
	.datac(gnd),
	.datad(\CPU|Selector4~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~1 .lut_mask = 16'hAA88;
defparam \CPU|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
fiftyfivenm_lcell_comb \CPU|Add1~2 (
// Equation(s):
// \CPU|Add1~2_combout  = (\CPU|S [1] & (!\CPU|Add1~1 )) # (!\CPU|S [1] & ((\CPU|Add1~1 ) # (GND)))
// \CPU|Add1~3  = CARRY((!\CPU|Add1~1 ) # (!\CPU|S [1]))

	.dataa(gnd),
	.datab(\CPU|S [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~1 ),
	.combout(\CPU|Add1~2_combout ),
	.cout(\CPU|Add1~3 ));
// synopsys translate_off
defparam \CPU|Add1~2 .lut_mask = 16'h3C3F;
defparam \CPU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
fiftyfivenm_lcell_comb \CPU|Add1~4 (
// Equation(s):
// \CPU|Add1~4_combout  = (\CPU|S [2] & (\CPU|Add1~3  $ (GND))) # (!\CPU|S [2] & (!\CPU|Add1~3  & VCC))
// \CPU|Add1~5  = CARRY((\CPU|S [2] & !\CPU|Add1~3 ))

	.dataa(\CPU|S [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~3 ),
	.combout(\CPU|Add1~4_combout ),
	.cout(\CPU|Add1~5 ));
// synopsys translate_off
defparam \CPU|Add1~4 .lut_mask = 16'hA50A;
defparam \CPU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux126~4 (
// Equation(s):
// \CPU|mcode|Mux126~4_combout  = (\CPU|IR [5] & (\CPU|mcode|Mux172~0_combout  & ((\CPU|MCycle [0]) # (!\CPU|IR [3]))))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux172~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux126~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux126~4 .lut_mask = 16'h8C00;
defparam \CPU|mcode|Mux126~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux126~2 (
// Equation(s):
// \CPU|mcode|Mux126~2_combout  = (!\CPU|IR [4] & (\CPU|mcode|Equal21~0_combout  & (!\CPU|IR [2] & !\CPU|IR [1])))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|mcode|Equal21~0_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux126~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux126~2 .lut_mask = 16'h0004;
defparam \CPU|mcode|Mux126~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N20
fiftyfivenm_lcell_comb \CPU|mcode|Set_Addr_To~0 (
// Equation(s):
// \CPU|mcode|Set_Addr_To~0_combout  = (!\CPU|MCycle [1] & (\CPU|MCycle [2] & \CPU|MCycle [0]))

	.dataa(gnd),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_Addr_To~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_Addr_To~0 .lut_mask = 16'h3000;
defparam \CPU|mcode|Set_Addr_To~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux126~3 (
// Equation(s):
// \CPU|mcode|Mux126~3_combout  = (!\CPU|IR [5] & (!\CPU|IR [3] & ((\CPU|mcode|Set_Addr_To~0_combout ) # (\CPU|mcode|Mux172~0_combout ))))

	.dataa(\CPU|mcode|Set_Addr_To~0_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux172~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux126~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux126~3 .lut_mask = 16'h0302;
defparam \CPU|mcode|Mux126~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux126~0 (
// Equation(s):
// \CPU|mcode|Mux126~0_combout  = (\CPU|IR [1] & (\CPU|IR [6] & ((\CPU|IR [4])))) # (!\CPU|IR [1] & (!\CPU|IR [6] & (!\CPU|IR [7] & !\CPU|IR [4])))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [6]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux126~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux126~0 .lut_mask = 16'h8801;
defparam \CPU|mcode|Mux126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux126~1 (
// Equation(s):
// \CPU|mcode|Mux126~1_combout  = (\CPU|mcode|Mux32~5_combout  & (\CPU|mcode|Mux126~0_combout  & (\CPU|IR [5] & \CPU|Equal0~0_combout )))

	.dataa(\CPU|mcode|Mux32~5_combout ),
	.datab(\CPU|mcode|Mux126~0_combout ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux126~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux126~1 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux126~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux126~5 (
// Equation(s):
// \CPU|mcode|Mux126~5_combout  = (\CPU|mcode|Mux126~1_combout ) # ((\CPU|mcode|Mux126~2_combout  & ((\CPU|mcode|Mux126~4_combout ) # (\CPU|mcode|Mux126~3_combout ))))

	.dataa(\CPU|mcode|Mux126~4_combout ),
	.datab(\CPU|mcode|Mux126~2_combout ),
	.datac(\CPU|mcode|Mux126~3_combout ),
	.datad(\CPU|mcode|Mux126~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux126~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux126~5 .lut_mask = 16'hFFC8;
defparam \CPU|mcode|Mux126~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux267~2 (
// Equation(s):
// \CPU|mcode|Mux267~2_combout  = (\CPU|mcode|Mux279~2_combout ) # ((\CPU|IR [0]) # ((\CPU|IR [2]) # (!\CPU|mcode|Mux126~5_combout )))

	.dataa(\CPU|mcode|Mux279~2_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux126~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux267~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux267~2 .lut_mask = 16'hFEFF;
defparam \CPU|mcode|Mux267~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
fiftyfivenm_lcell_comb \CPU|Selector5~4 (
// Equation(s):
// \CPU|Selector5~4_combout  = (\CPU|mcode|Mux269~13_combout ) # ((\CPU|DL[2]~2_combout  & (!\CPU|IR [7] & \CPU|mcode|Equal21~4_combout )))

	.dataa(\CPU|DL[2]~2_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux269~13_combout ),
	.datad(\CPU|mcode|Equal21~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector5~4 .lut_mask = 16'hF2F0;
defparam \CPU|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N9
dffeas \CPU|Y[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[2] .is_wysiwyg = "true";
defparam \CPU|Y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
fiftyfivenm_lcell_comb \CPU|Selector5~2 (
// Equation(s):
// \CPU|Selector5~2_combout  = (\CPU|mcode|Mux271~4_combout  & ((\CPU|Y [2]) # ((\CPU|S [2] & \CPU|mcode|Mux272~2_combout )))) # (!\CPU|mcode|Mux271~4_combout  & (((\CPU|S [2] & \CPU|mcode|Mux272~2_combout ))))

	.dataa(\CPU|mcode|Mux271~4_combout ),
	.datab(\CPU|Y [2]),
	.datac(\CPU|S [2]),
	.datad(\CPU|mcode|Mux272~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector5~2 .lut_mask = 16'hF888;
defparam \CPU|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux274~0 (
// Equation(s):
// \CPU|mcode|Mux274~0_combout  = (\CPU|mcode|Mux3~0_combout  & (!\CPU|BCD_en_r~q  & (\CPU|mcode|Equal19~0_combout  & \CPU|mcode|Equal10~0_combout )))

	.dataa(\CPU|mcode|Mux3~0_combout ),
	.datab(\CPU|BCD_en_r~q ),
	.datac(\CPU|mcode|Equal19~0_combout ),
	.datad(\CPU|mcode|Equal10~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux274~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux274~0 .lut_mask = 16'h2000;
defparam \CPU|mcode|Mux274~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
fiftyfivenm_lcell_comb \CPU|Selector5~3 (
// Equation(s):
// \CPU|Selector5~3_combout  = (\CPU|Selector5~2_combout ) # ((\CPU|DL[2]~2_combout  & ((\CPU|mcode|Mux268~5_combout ) # (\CPU|mcode|Mux274~0_combout ))))

	.dataa(\CPU|DL[2]~2_combout ),
	.datab(\CPU|mcode|Mux268~5_combout ),
	.datac(\CPU|Selector5~2_combout ),
	.datad(\CPU|mcode|Mux274~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector5~3 .lut_mask = 16'hFAF8;
defparam \CPU|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N5
dffeas \CPU|X[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|alu|Q[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[2] .is_wysiwyg = "true";
defparam \CPU|X[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y30_N9
dffeas \CPU|ABC[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[2] .is_wysiwyg = "true";
defparam \CPU|ABC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
fiftyfivenm_lcell_comb \CPU|Selector5~0 (
// Equation(s):
// \CPU|Selector5~0_combout  = (\CPU|DL[2]~2_combout  & ((\CPU|mcode|Equal22~0_combout ) # ((\CPU|mcode|Mux276~1_combout  & \CPU|ABC [2])))) # (!\CPU|DL[2]~2_combout  & (\CPU|mcode|Mux276~1_combout  & ((\CPU|ABC [2]))))

	.dataa(\CPU|DL[2]~2_combout ),
	.datab(\CPU|mcode|Mux276~1_combout ),
	.datac(\CPU|mcode|Equal22~0_combout ),
	.datad(\CPU|ABC [2]),
	.cin(gnd),
	.combout(\CPU|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector5~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
fiftyfivenm_lcell_comb \CPU|Selector5~1 (
// Equation(s):
// \CPU|Selector5~1_combout  = (\CPU|X [2] & ((\CPU|mcode|Mux270~6_combout ) # (\CPU|Selector5~0_combout )))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux270~6_combout ),
	.datac(\CPU|X [2]),
	.datad(\CPU|Selector5~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector5~1 .lut_mask = 16'hF0C0;
defparam \CPU|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
fiftyfivenm_lcell_comb \CPU|Selector5~5 (
// Equation(s):
// \CPU|Selector5~5_combout  = (\CPU|Selector5~3_combout ) # ((\CPU|Selector5~1_combout ) # ((\CPU|Selector5~4_combout  & \CPU|ABC [2])))

	.dataa(\CPU|Selector5~4_combout ),
	.datab(\CPU|Selector5~3_combout ),
	.datac(\CPU|Selector5~1_combout ),
	.datad(\CPU|ABC [2]),
	.cin(gnd),
	.combout(\CPU|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector5~5 .lut_mask = 16'hFEFC;
defparam \CPU|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N7
dffeas \CPU|BusA_r[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector5~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[2] .is_wysiwyg = "true";
defparam \CPU|BusA_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N20
fiftyfivenm_lcell_comb \CPU|Mux17~0 (
// Equation(s):
// \CPU|Mux17~0_combout  = (\CPU|Equal11~4_combout  & (\CPU|Equal11~6_combout  & (\CPU|IR [7] & \CPU|IR [6])))

	.dataa(\CPU|Equal11~4_combout ),
	.datab(\CPU|Equal11~6_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux17~0 .lut_mask = 16'h8000;
defparam \CPU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux277~2 (
// Equation(s):
// \CPU|mcode|Mux277~2_combout  = (!\CPU|IR [4] & (!\CPU|IR [1] & (\CPU|IR [5] $ (!\CPU|IR [3]))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux277~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux277~2 .lut_mask = 16'h0041;
defparam \CPU|mcode|Mux277~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux277~3 (
// Equation(s):
// \CPU|mcode|Mux277~3_combout  = (\CPU|mcode|Set_Addr_To~0_combout  & (\CPU|mcode|Mux277~2_combout  & (!\CPU|IR [5] & \CPU|IR [6])))

	.dataa(\CPU|mcode|Set_Addr_To~0_combout ),
	.datab(\CPU|mcode|Mux277~2_combout ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux277~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux277~3 .lut_mask = 16'h0800;
defparam \CPU|mcode|Mux277~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux204~0 (
// Equation(s):
// \CPU|mcode|Mux204~0_combout  = (!\CPU|MCycle [2] & (\CPU|MCycle [1] $ (!\CPU|MCycle [0])))

	.dataa(gnd),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux204~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux204~0 .lut_mask = 16'h0C03;
defparam \CPU|mcode|Mux204~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~0 (
// Equation(s):
// \CPU|mcode|Mux127~0_combout  = (\CPU|IR [5] & !\CPU|IR [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~0 .lut_mask = 16'h00F0;
defparam \CPU|mcode|Mux127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux277~6 (
// Equation(s):
// \CPU|mcode|Mux277~6_combout  = (!\CPU|IR [1] & (!\CPU|IR [4] & (\CPU|mcode|Mux32~5_combout  & \CPU|mcode|Mux127~0_combout )))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux32~5_combout ),
	.datad(\CPU|mcode|Mux127~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux277~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux277~6 .lut_mask = 16'h1000;
defparam \CPU|mcode|Mux277~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux277~4 (
// Equation(s):
// \CPU|mcode|Mux277~4_combout  = (\CPU|mcode|Mux277~6_combout  & (((\CPU|IR [1] & !\CPU|MCycle [1])) # (!\CPU|mcode|Mux204~0_combout )))

	.dataa(\CPU|mcode|Mux204~0_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux277~6_combout ),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux277~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux277~4 .lut_mask = 16'h50D0;
defparam \CPU|mcode|Mux277~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux277~5 (
// Equation(s):
// \CPU|mcode|Mux277~5_combout  = (\CPU|mcode|Mux263~4_combout  & (!\CPU|IR [7] & ((\CPU|mcode|Mux277~3_combout ) # (\CPU|mcode|Mux277~4_combout ))))

	.dataa(\CPU|mcode|Mux263~4_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux277~3_combout ),
	.datad(\CPU|mcode|Mux277~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux277~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux277~5 .lut_mask = 16'h2220;
defparam \CPU|mcode|Mux277~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N26
fiftyfivenm_lcell_comb \CPU|tmpP~17 (
// Equation(s):
// \CPU|tmpP~17_combout  = (!\CPU|Mux17~0_combout  & ((\CPU|mcode|Mux277~5_combout  & (\CPU|alu|Q[3]~6_combout )) # (!\CPU|mcode|Mux277~5_combout  & ((\CPU|P [3])))))

	.dataa(\CPU|alu|Q[3]~6_combout ),
	.datab(\CPU|Mux17~0_combout ),
	.datac(\CPU|mcode|Mux277~5_combout ),
	.datad(\CPU|P [3]),
	.cin(gnd),
	.combout(\CPU|tmpP~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~17 .lut_mask = 16'h2320;
defparam \CPU|tmpP~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N6
fiftyfivenm_lcell_comb \CPU|tmpP~18 (
// Equation(s):
// \CPU|tmpP~18_combout  = (\CPU|RstCycle~q  & ((\CPU|tmpP~17_combout ) # ((\CPU|Mux17~0_combout  & \CPU|IR [5]))))

	.dataa(\CPU|tmpP~17_combout ),
	.datab(\CPU|Mux17~0_combout ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|RstCycle~q ),
	.cin(gnd),
	.combout(\CPU|tmpP~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~18 .lut_mask = 16'hEA00;
defparam \CPU|tmpP~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y28_N7
dffeas \CPU|P[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|tmpP~18_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|P [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|P[3] .is_wysiwyg = "true";
defparam \CPU|P[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N0
fiftyfivenm_lcell_comb \CPU|BusB[2]~feeder (
// Equation(s):
// \CPU|BusB[2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|BusB[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BusB[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|BusB[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N1
dffeas \CPU|BusB[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[2] .is_wysiwyg = "true";
defparam \CPU|BusB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N14
fiftyfivenm_lcell_comb \CPU|alu|Q[2]~3 (
// Equation(s):
// \CPU|alu|Q[2]~3_combout  = (\CPU|BCD_en_r~q ) # (((\CPU|BusA_r [2] & \CPU|BusB [2])) # (!\CPU|P [3]))

	.dataa(\CPU|BusA_r [2]),
	.datab(\CPU|BCD_en_r~q ),
	.datac(\CPU|P [3]),
	.datad(\CPU|BusB [2]),
	.cin(gnd),
	.combout(\CPU|alu|Q[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[2]~3 .lut_mask = 16'hEFCF;
defparam \CPU|alu|Q[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N31
dffeas \CPU|BusB[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[3] .is_wysiwyg = "true";
defparam \CPU|BusB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N30
fiftyfivenm_lcell_comb \CPU|alu|process_2~0 (
// Equation(s):
// \CPU|alu|process_2~0_combout  = (\CPU|BusA_r [3] & \CPU|BusB [3])

	.dataa(gnd),
	.datab(\CPU|BusA_r [3]),
	.datac(\CPU|BusB [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|process_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|process_2~0 .lut_mask = 16'hC0C0;
defparam \CPU|alu|process_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N14
fiftyfivenm_lcell_comb \CPU|ALU_Op_r~59 (
// Equation(s):
// \CPU|ALU_Op_r~59_combout  = (\CPU|mcode|Mux319~0_combout  & (\CPU|mcode|Equal19~0_combout  & (!\CPU|mcode|Mux314~0_combout  & \CPU|mcode|Mux3~0_combout )))

	.dataa(\CPU|mcode|Mux319~0_combout ),
	.datab(\CPU|mcode|Equal19~0_combout ),
	.datac(\CPU|mcode|Mux314~0_combout ),
	.datad(\CPU|mcode|Mux3~0_combout ),
	.cin(gnd),
	.combout(\CPU|ALU_Op_r~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU_Op_r~59 .lut_mask = 16'h0800;
defparam \CPU|ALU_Op_r~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N4
fiftyfivenm_lcell_comb \CPU|ALU_Op_r~60 (
// Equation(s):
// \CPU|ALU_Op_r~60_combout  = (\CPU|ALU_Op_r~57_combout  & (\CPU|mcode|Mux319~0_combout )) # (!\CPU|ALU_Op_r~57_combout  & (((\CPU|ALU_Op_r~59_combout  & \CPU|IR [0]))))

	.dataa(\CPU|mcode|Mux319~0_combout ),
	.datab(\CPU|ALU_Op_r~57_combout ),
	.datac(\CPU|ALU_Op_r~59_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|ALU_Op_r~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU_Op_r~60 .lut_mask = 16'hB888;
defparam \CPU|ALU_Op_r~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y25_N5
dffeas \CPU|ALU_Op_r.ALU_OP_SBC (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|ALU_Op_r~60_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_SBC .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_SBC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N18
fiftyfivenm_lcell_comb \CPU|alu|Add9~0 (
// Equation(s):
// \CPU|alu|Add9~0_combout  = (\CPU|BusA_r [2] & \CPU|BusB [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|BusA_r [2]),
	.datad(\CPU|BusB [2]),
	.cin(gnd),
	.combout(\CPU|alu|Add9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add9~0 .lut_mask = 16'hF000;
defparam \CPU|alu|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N17
dffeas \CPU|BusB[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[0] .is_wysiwyg = "true";
defparam \CPU|BusB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N28
fiftyfivenm_lcell_comb \CPU|P[1]~2 (
// Equation(s):
// \CPU|P[1]~2_combout  = (\CPU|BusB [1] & (!\CPU|BusA_r [1] & ((!\CPU|BusB [0]) # (!\CPU|BusA_r [0])))) # (!\CPU|BusB [1] & (((!\CPU|BusB [0])) # (!\CPU|BusA_r [0])))

	.dataa(\CPU|BusB [1]),
	.datab(\CPU|BusA_r [0]),
	.datac(\CPU|BusA_r [1]),
	.datad(\CPU|BusB [0]),
	.cin(gnd),
	.combout(\CPU|P[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~2 .lut_mask = 16'h135F;
defparam \CPU|P[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N24
fiftyfivenm_lcell_comb \CPU|alu|process_1~0 (
// Equation(s):
// \CPU|alu|process_1~0_combout  = (!\CPU|BCD_en_r~q  & \CPU|P [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|P [3]),
	.cin(gnd),
	.combout(\CPU|alu|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|process_1~0 .lut_mask = 16'h0F00;
defparam \CPU|alu|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N20
fiftyfivenm_lcell_comb \CPU|alu|Q2_t~4 (
// Equation(s):
// \CPU|alu|Q2_t~4_combout  = (\CPU|alu|process_1~0_combout  & ((\CPU|alu|process_2~0_combout ) # ((!\CPU|P[1]~2_combout  & \CPU|alu|Add9~0_combout ))))

	.dataa(\CPU|P[1]~2_combout ),
	.datab(\CPU|alu|Add9~0_combout ),
	.datac(\CPU|alu|process_1~0_combout ),
	.datad(\CPU|alu|process_2~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q2_t~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q2_t~4 .lut_mask = 16'hF040;
defparam \CPU|alu|Q2_t~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N28
fiftyfivenm_lcell_comb \CPU|ALU_Op_r~58 (
// Equation(s):
// \CPU|ALU_Op_r~58_combout  = (\CPU|IR [1] & (((\CPU|ALU_Op_r~56_combout  & \CPU|mcode|Mux290~5_combout )) # (!\CPU|IR [0])))

	.dataa(\CPU|ALU_Op_r~56_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux290~5_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|ALU_Op_r~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU_Op_r~58 .lut_mask = 16'h80CC;
defparam \CPU|ALU_Op_r~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N4
fiftyfivenm_lcell_comb \CPU|ALU_Op_r~67 (
// Equation(s):
// \CPU|ALU_Op_r~67_combout  = (!\CPU|IR [6] & (!\CPU|IR [5] & (!\CPU|IR [7] & \CPU|ALU_Op_r~58_combout )))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|ALU_Op_r~58_combout ),
	.cin(gnd),
	.combout(\CPU|ALU_Op_r~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU_Op_r~67 .lut_mask = 16'h0100;
defparam \CPU|ALU_Op_r~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N5
dffeas \CPU|ALU_Op_r.ALU_OP_ASL (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|ALU_Op_r~67_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_ASL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_ASL .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_ASL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N8
fiftyfivenm_lcell_comb \CPU|ALU_Op_r~63 (
// Equation(s):
// \CPU|ALU_Op_r~63_combout  = (!\CPU|IR [6] & (\CPU|IR [5] & (!\CPU|IR [7] & \CPU|ALU_Op_r~58_combout )))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|ALU_Op_r~58_combout ),
	.cin(gnd),
	.combout(\CPU|ALU_Op_r~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU_Op_r~63 .lut_mask = 16'h0400;
defparam \CPU|ALU_Op_r~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N9
dffeas \CPU|ALU_Op_r.ALU_OP_ROL (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|ALU_Op_r~63_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_ROL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_ROL .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_ROL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N10
fiftyfivenm_lcell_comb \CPU|alu|Selector6~1 (
// Equation(s):
// \CPU|alu|Selector6~1_combout  = (\CPU|BusA_r [0] & ((\CPU|ALU_Op_r.ALU_OP_ASL~q ) # (\CPU|ALU_Op_r.ALU_OP_ROL~q )))

	.dataa(gnd),
	.datab(\CPU|ALU_Op_r.ALU_OP_ASL~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ROL~q ),
	.datad(\CPU|BusA_r [0]),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~1 .lut_mask = 16'hFC00;
defparam \CPU|alu|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N22
fiftyfivenm_lcell_comb \CPU|ALU_Op_r~66 (
// Equation(s):
// \CPU|ALU_Op_r~66_combout  = (!\CPU|IR [6] & (!\CPU|IR [5] & (!\CPU|IR [7] & \CPU|ALU_Op_r~57_combout )))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|ALU_Op_r~57_combout ),
	.cin(gnd),
	.combout(\CPU|ALU_Op_r~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU_Op_r~66 .lut_mask = 16'h0100;
defparam \CPU|ALU_Op_r~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N23
dffeas \CPU|ALU_Op_r.ALU_OP_OR (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|ALU_Op_r~66_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_OR .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_OR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
fiftyfivenm_lcell_comb \CPU|alu|Add0~1 (
// Equation(s):
// \CPU|alu|Add0~1_cout  = CARRY(\CPU|P [0])

	.dataa(\CPU|P [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|alu|Add0~1_cout ));
// synopsys translate_off
defparam \CPU|alu|Add0~1 .lut_mask = 16'h00AA;
defparam \CPU|alu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N12
fiftyfivenm_lcell_comb \CPU|alu|ADC_Q[0]~0 (
// Equation(s):
// \CPU|alu|ADC_Q[0]~0_combout  = (\CPU|BusB [0] & ((\CPU|BusA_r [0] & (\CPU|alu|Add0~1_cout  & VCC)) # (!\CPU|BusA_r [0] & (!\CPU|alu|Add0~1_cout )))) # (!\CPU|BusB [0] & ((\CPU|BusA_r [0] & (!\CPU|alu|Add0~1_cout )) # (!\CPU|BusA_r [0] & 
// ((\CPU|alu|Add0~1_cout ) # (GND)))))
// \CPU|alu|ADC_Q[0]~1  = CARRY((\CPU|BusB [0] & (!\CPU|BusA_r [0] & !\CPU|alu|Add0~1_cout )) # (!\CPU|BusB [0] & ((!\CPU|alu|Add0~1_cout ) # (!\CPU|BusA_r [0]))))

	.dataa(\CPU|BusB [0]),
	.datab(\CPU|BusA_r [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add0~1_cout ),
	.combout(\CPU|alu|ADC_Q[0]~0_combout ),
	.cout(\CPU|alu|ADC_Q[0]~1 ));
// synopsys translate_off
defparam \CPU|alu|ADC_Q[0]~0 .lut_mask = 16'h9617;
defparam \CPU|alu|ADC_Q[0]~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N14
fiftyfivenm_lcell_comb \CPU|alu|Add0~2 (
// Equation(s):
// \CPU|alu|Add0~2_combout  = ((\CPU|BusA_r [1] $ (\CPU|BusB [1] $ (!\CPU|alu|ADC_Q[0]~1 )))) # (GND)
// \CPU|alu|Add0~3  = CARRY((\CPU|BusA_r [1] & ((\CPU|BusB [1]) # (!\CPU|alu|ADC_Q[0]~1 ))) # (!\CPU|BusA_r [1] & (\CPU|BusB [1] & !\CPU|alu|ADC_Q[0]~1 )))

	.dataa(\CPU|BusA_r [1]),
	.datab(\CPU|BusB [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|ADC_Q[0]~1 ),
	.combout(\CPU|alu|Add0~2_combout ),
	.cout(\CPU|alu|Add0~3 ));
// synopsys translate_off
defparam \CPU|alu|Add0~2 .lut_mask = 16'h698E;
defparam \CPU|alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
fiftyfivenm_lcell_comb \CPU|alu|Add0~4 (
// Equation(s):
// \CPU|alu|Add0~4_combout  = (\CPU|BusA_r [2] & ((\CPU|BusB [2] & (\CPU|alu|Add0~3  & VCC)) # (!\CPU|BusB [2] & (!\CPU|alu|Add0~3 )))) # (!\CPU|BusA_r [2] & ((\CPU|BusB [2] & (!\CPU|alu|Add0~3 )) # (!\CPU|BusB [2] & ((\CPU|alu|Add0~3 ) # (GND)))))
// \CPU|alu|Add0~5  = CARRY((\CPU|BusA_r [2] & (!\CPU|BusB [2] & !\CPU|alu|Add0~3 )) # (!\CPU|BusA_r [2] & ((!\CPU|alu|Add0~3 ) # (!\CPU|BusB [2]))))

	.dataa(\CPU|BusA_r [2]),
	.datab(\CPU|BusB [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add0~3 ),
	.combout(\CPU|alu|Add0~4_combout ),
	.cout(\CPU|alu|Add0~5 ));
// synopsys translate_off
defparam \CPU|alu|Add0~4 .lut_mask = 16'h9617;
defparam \CPU|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N18
fiftyfivenm_lcell_comb \CPU|alu|Add0~6 (
// Equation(s):
// \CPU|alu|Add0~6_combout  = ((\CPU|BusA_r [3] $ (\CPU|BusB [3] $ (!\CPU|alu|Add0~5 )))) # (GND)
// \CPU|alu|Add0~7  = CARRY((\CPU|BusA_r [3] & ((\CPU|BusB [3]) # (!\CPU|alu|Add0~5 ))) # (!\CPU|BusA_r [3] & (\CPU|BusB [3] & !\CPU|alu|Add0~5 )))

	.dataa(\CPU|BusA_r [3]),
	.datab(\CPU|BusB [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add0~5 ),
	.combout(\CPU|alu|Add0~6_combout ),
	.cout(\CPU|alu|Add0~7 ));
// synopsys translate_off
defparam \CPU|alu|Add0~6 .lut_mask = 16'h698E;
defparam \CPU|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N6
fiftyfivenm_lcell_comb \CPU|alu|LessThan0~0 (
// Equation(s):
// \CPU|alu|LessThan0~0_combout  = (\CPU|alu|Add0~6_combout  & ((\CPU|alu|Add0~4_combout ) # (\CPU|alu|Add0~2_combout )))

	.dataa(gnd),
	.datab(\CPU|alu|Add0~4_combout ),
	.datac(\CPU|alu|Add0~2_combout ),
	.datad(\CPU|alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|LessThan0~0 .lut_mask = 16'hFC00;
defparam \CPU|alu|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N20
fiftyfivenm_lcell_comb \CPU|alu|Add0~8 (
// Equation(s):
// \CPU|alu|Add0~8_combout  = \CPU|alu|Add0~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|alu|Add0~7 ),
	.combout(\CPU|alu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add0~8 .lut_mask = 16'hF0F0;
defparam \CPU|alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N30
fiftyfivenm_lcell_comb \CPU|alu|process_0~4 (
// Equation(s):
// \CPU|alu|process_0~4_combout  = (\CPU|BCD_en_r~q ) # (((!\CPU|alu|LessThan0~0_combout  & !\CPU|alu|Add0~8_combout )) # (!\CPU|P [3]))

	.dataa(\CPU|alu|LessThan0~0_combout ),
	.datab(\CPU|alu|Add0~8_combout ),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|P [3]),
	.cin(gnd),
	.combout(\CPU|alu|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|process_0~4 .lut_mask = 16'hF1FF;
defparam \CPU|alu|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector6~2 (
// Equation(s):
// \CPU|alu|Selector6~2_combout  = (\CPU|ALU_Op_r.ALU_OP_ADC~q  & (\CPU|alu|process_0~4_combout  $ (!\CPU|alu|Add0~2_combout )))

	.dataa(\CPU|alu|process_0~4_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datac(\CPU|alu|Add0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~2 .lut_mask = 16'h8484;
defparam \CPU|alu|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux359~3 (
// Equation(s):
// \CPU|mcode|Mux359~3_combout  = (\CPU|mcode|Mux290~5_combout  & ((\CPU|IR [6]) # ((\CPU|IR [7]) # (!\CPU|mcode|Equal21~4_combout ))))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|mcode|Mux290~5_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|mcode|Equal21~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux359~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux359~3 .lut_mask = 16'hC8CC;
defparam \CPU|mcode|Mux359~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux354~0 (
// Equation(s):
// \CPU|mcode|Mux354~0_combout  = (\CPU|mcode|Mux359~3_combout  & (!\CPU|mcode|Equal22~0_combout  & (\CPU|mcode|Equal17~0_combout  & \CPU|mcode|Mux3~0_combout )))

	.dataa(\CPU|mcode|Mux359~3_combout ),
	.datab(\CPU|mcode|Equal22~0_combout ),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|mcode|Mux3~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux354~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux354~0 .lut_mask = 16'h2000;
defparam \CPU|mcode|Mux354~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux348~6 (
// Equation(s):
// \CPU|mcode|Mux348~6_combout  = (!\CPU|mcode|Mux32~5_combout  & (!\CPU|IR [0] & (!\CPU|IR [4] & !\CPU|IR [1])))

	.dataa(\CPU|mcode|Mux32~5_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux348~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux348~6 .lut_mask = 16'h0001;
defparam \CPU|mcode|Mux348~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux354~1 (
// Equation(s):
// \CPU|mcode|Mux354~1_combout  = (!\CPU|mcode|Mux354~0_combout  & ((!\CPU|mcode|Mux348~6_combout ) # (!\CPU|mcode|Mux314~1_combout )))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux314~1_combout ),
	.datac(\CPU|mcode|Mux354~0_combout ),
	.datad(\CPU|mcode|Mux348~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux354~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux354~1 .lut_mask = 16'h030F;
defparam \CPU|mcode|Mux354~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N27
dffeas \CPU|ALU_Op_r.ALU_OP_BIT (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux354~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_BIT .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux307~4 (
// Equation(s):
// \CPU|mcode|Mux307~4_combout  = ((\CPU|IR [3] & (!\CPU|IR [4] & !\CPU|IR [2]))) # (!\CPU|mcode|Equal17~0_combout )

	.dataa(\CPU|IR [3]),
	.datab(\CPU|mcode|Equal17~0_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux307~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux307~4 .lut_mask = 16'h333B;
defparam \CPU|mcode|Mux307~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N12
fiftyfivenm_lcell_comb \CPU|mcode|ALU_Op~2 (
// Equation(s):
// \CPU|mcode|ALU_Op~2_combout  = (!\CPU|mcode|Equal21~4_combout  & (\CPU|mcode|Equal17~0_combout  & !\CPU|mcode|Mux290~5_combout ))

	.dataa(\CPU|mcode|Equal21~4_combout ),
	.datab(\CPU|mcode|Equal17~0_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux290~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|ALU_Op~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|ALU_Op~2 .lut_mask = 16'h0044;
defparam \CPU|mcode|ALU_Op~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux296~0 (
// Equation(s):
// \CPU|mcode|Mux296~0_combout  = (\CPU|IR [6] & ((\CPU|IR [7]))) # (!\CPU|IR [6] & (\CPU|IR [5]))

	.dataa(gnd),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux296~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux296~0 .lut_mask = 16'hF0CC;
defparam \CPU|mcode|Mux296~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux301~0 (
// Equation(s):
// \CPU|mcode|Mux301~0_combout  = (\CPU|IR [4] & (((\CPU|IR [3])))) # (!\CPU|IR [4] & (!\CPU|mcode|Mux296~0_combout  & ((\CPU|IR [2]) # (!\CPU|IR [3]))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux296~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux301~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux301~0 .lut_mask = 16'hC0CB;
defparam \CPU|mcode|Mux301~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
fiftyfivenm_lcell_comb \CPU|mcode|Write_Data~0 (
// Equation(s):
// \CPU|mcode|Write_Data~0_combout  = (\CPU|IR [7] & (!\CPU|IR [6] & (\CPU|IR [2] $ (!\CPU|IR [5]))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Write_Data~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Write_Data~0 .lut_mask = 16'h0090;
defparam \CPU|mcode|Write_Data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux301~1 (
// Equation(s):
// \CPU|mcode|Mux301~1_combout  = (\CPU|IR [4] & ((\CPU|mcode|Mux301~0_combout  & ((!\CPU|mcode|Write_Data~0_combout ))) # (!\CPU|mcode|Mux301~0_combout  & (!\CPU|mcode|Equal10~0_combout )))) # (!\CPU|IR [4] & (((\CPU|mcode|Mux301~0_combout ))))

	.dataa(\CPU|mcode|Equal10~0_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux301~0_combout ),
	.datad(\CPU|mcode|Write_Data~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux301~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux301~1 .lut_mask = 16'h34F4;
defparam \CPU|mcode|Mux301~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux346~0 (
// Equation(s):
// \CPU|mcode|Mux346~0_combout  = (\CPU|IR [1] & (((\CPU|IR [0])))) # (!\CPU|IR [1] & ((\CPU|IR [0] & ((\CPU|mcode|Equal17~0_combout ))) # (!\CPU|IR [0] & (\CPU|mcode|Mux301~1_combout ))))

	.dataa(\CPU|mcode|Mux301~1_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Equal17~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux346~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux346~0 .lut_mask = 16'hF2C2;
defparam \CPU|mcode|Mux346~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux346~1 (
// Equation(s):
// \CPU|mcode|Mux346~1_combout  = (\CPU|IR [1] & ((\CPU|mcode|Mux346~0_combout  & ((\CPU|mcode|ALU_Op~2_combout ))) # (!\CPU|mcode|Mux346~0_combout  & (!\CPU|mcode|Mux307~4_combout )))) # (!\CPU|IR [1] & (((\CPU|mcode|Mux346~0_combout ))))

	.dataa(\CPU|mcode|Mux307~4_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|ALU_Op~2_combout ),
	.datad(\CPU|mcode|Mux346~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux346~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux346~1 .lut_mask = 16'hF344;
defparam \CPU|mcode|Mux346~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y27_N21
dffeas \CPU|ALU_Op_r.ALU_OP_EQ1 (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux346~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_EQ1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_EQ1 .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_EQ1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux308~2 (
// Equation(s):
// \CPU|mcode|Mux308~2_combout  = (\CPU|IR [7] & (!\CPU|IR [6] & ((\CPU|mcode|Equal19~0_combout ) # (\CPU|IR [5]))))

	.dataa(\CPU|mcode|Equal19~0_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux308~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux308~2 .lut_mask = 16'h00C8;
defparam \CPU|mcode|Mux308~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux302~2 (
// Equation(s):
// \CPU|mcode|Mux302~2_combout  = (\CPU|IR [7] & (!\CPU|IR [6] & (\CPU|IR [4] $ (\CPU|IR [5])))) # (!\CPU|IR [7] & (!\CPU|IR [4]))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [6]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux302~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux302~2 .lut_mask = 16'h1255;
defparam \CPU|mcode|Mux302~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux302~3 (
// Equation(s):
// \CPU|mcode|Mux302~3_combout  = (\CPU|IR [3] & ((\CPU|IR [2] & (\CPU|mcode|Equal10~0_combout )) # (!\CPU|IR [2] & ((\CPU|mcode|Mux302~2_combout ))))) # (!\CPU|IR [3] & (\CPU|mcode|Equal10~0_combout ))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|mcode|Equal10~0_combout ),
	.datac(\CPU|mcode|Mux302~2_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux302~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux302~3 .lut_mask = 16'hCCE4;
defparam \CPU|mcode|Mux302~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux347~0 (
// Equation(s):
// \CPU|mcode|Mux347~0_combout  = (\CPU|IR [1] & (\CPU|IR [0])) # (!\CPU|IR [1] & ((\CPU|IR [0] & ((\CPU|mcode|Equal10~0_combout ))) # (!\CPU|IR [0] & (\CPU|mcode|Mux302~3_combout ))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux302~3_combout ),
	.datad(\CPU|mcode|Equal10~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux347~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux347~0 .lut_mask = 16'hDC98;
defparam \CPU|mcode|Mux347~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux347~1 (
// Equation(s):
// \CPU|mcode|Mux347~1_combout  = (\CPU|IR [1] & ((\CPU|mcode|Mux347~0_combout  & ((\CPU|mcode|Mux16~0_combout ))) # (!\CPU|mcode|Mux347~0_combout  & (\CPU|mcode|Mux308~2_combout )))) # (!\CPU|IR [1] & (((\CPU|mcode|Mux347~0_combout ))))

	.dataa(\CPU|mcode|Mux308~2_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux16~0_combout ),
	.datad(\CPU|mcode|Mux347~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux347~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux347~1 .lut_mask = 16'hF388;
defparam \CPU|mcode|Mux347~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y24_N21
dffeas \CPU|ALU_Op_r.ALU_OP_EQ2 (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux347~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_EQ2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_EQ2 .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_EQ2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux360~2 (
// Equation(s):
// \CPU|mcode|Mux360~2_combout  = (\CPU|mcode|Equal17~0_combout  & (\CPU|IR [1] & (\CPU|mcode|Equal19~0_combout  & \CPU|IR [0])))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Equal19~0_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux360~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux360~2 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux360~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y25_N17
dffeas \CPU|ALU_Op_r.ALU_OP_XAA (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux360~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_XAA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_XAA .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_XAA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N10
fiftyfivenm_lcell_comb \CPU|tmpP~0 (
// Equation(s):
// \CPU|tmpP~0_combout  = (\CPU|ALU_Op_r.ALU_OP_BIT~q  & (!\CPU|ALU_Op_r.ALU_OP_EQ1~q  & (!\CPU|ALU_Op_r.ALU_OP_EQ2~q  & !\CPU|ALU_Op_r.ALU_OP_XAA~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_BIT~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_EQ1~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_EQ2~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_XAA~q ),
	.cin(gnd),
	.combout(\CPU|tmpP~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~0 .lut_mask = 16'h0002;
defparam \CPU|tmpP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux348~4 (
// Equation(s):
// \CPU|mcode|Mux348~4_combout  = (\CPU|IR [0] & (\CPU|mcode|Mux127~8_combout  & ((\CPU|mcode|ALU_Op~3_combout ) # (!\CPU|IR [1]))))

	.dataa(\CPU|mcode|ALU_Op~3_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux127~8_combout ),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux348~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux348~4 .lut_mask = 16'h80C0;
defparam \CPU|mcode|Mux348~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux348~5 (
// Equation(s):
// \CPU|mcode|Mux348~5_combout  = (\CPU|mcode|Mux348~4_combout ) # ((\CPU|IR [7] & (\CPU|IR [6] & \CPU|mcode|Mux348~6_combout )))

	.dataa(\CPU|mcode|Mux348~4_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|mcode|Mux348~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux348~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux348~5 .lut_mask = 16'hEAAA;
defparam \CPU|mcode|Mux348~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y25_N21
dffeas \CPU|ALU_Op_r.ALU_OP_CMP (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux348~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_CMP .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N4
fiftyfivenm_lcell_comb \CPU|alu|Selector6~0 (
// Equation(s):
// \CPU|alu|Selector6~0_combout  = ((\CPU|ALU_Op_r.ALU_OP_CMP~q ) # ((\CPU|ALU_Op_r.ALU_OP_OR~q ) # (\CPU|ALU_Op_r.ALU_OP_ANC~q ))) # (!\CPU|tmpP~0_combout )

	.dataa(\CPU|tmpP~0_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_CMP~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_ANC~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~0 .lut_mask = 16'hFFFD;
defparam \CPU|alu|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
fiftyfivenm_lcell_comb \CPU|alu|Selector6~4 (
// Equation(s):
// \CPU|alu|Selector6~4_combout  = (\CPU|BusA_r [1] & ((\CPU|BusB [1] & (\CPU|ALU_Op_r.ALU_OP_AND~q )) # (!\CPU|BusB [1] & ((\CPU|ALU_Op_r.ALU_OP_EOR~q ))))) # (!\CPU|BusA_r [1] & (((\CPU|ALU_Op_r.ALU_OP_EOR~q  & \CPU|BusB [1]))))

	.dataa(\CPU|BusA_r [1]),
	.datab(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datad(\CPU|BusB [1]),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~4 .lut_mask = 16'hD8A0;
defparam \CPU|alu|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N0
fiftyfivenm_lcell_comb \CPU|alu|Add11~0 (
// Equation(s):
// \CPU|alu|Add11~0_combout  = \CPU|BusA_r [0] $ (VCC)
// \CPU|alu|Add11~1  = CARRY(\CPU|BusA_r [0])

	.dataa(gnd),
	.datab(\CPU|BusA_r [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu|Add11~0_combout ),
	.cout(\CPU|alu|Add11~1 ));
// synopsys translate_off
defparam \CPU|alu|Add11~0 .lut_mask = 16'h33CC;
defparam \CPU|alu|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N2
fiftyfivenm_lcell_comb \CPU|alu|Add11~2 (
// Equation(s):
// \CPU|alu|Add11~2_combout  = (\CPU|BusA_r [1] & (\CPU|alu|Add11~1  & VCC)) # (!\CPU|BusA_r [1] & (!\CPU|alu|Add11~1 ))
// \CPU|alu|Add11~3  = CARRY((!\CPU|BusA_r [1] & !\CPU|alu|Add11~1 ))

	.dataa(gnd),
	.datab(\CPU|BusA_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add11~1 ),
	.combout(\CPU|alu|Add11~2_combout ),
	.cout(\CPU|alu|Add11~3 ));
// synopsys translate_off
defparam \CPU|alu|Add11~2 .lut_mask = 16'hC303;
defparam \CPU|alu|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux356~0 (
// Equation(s):
// \CPU|mcode|Mux356~0_combout  = (\CPU|mcode|Mux271~0_combout  & (\CPU|mcode|Equal19~0_combout  & (\CPU|IR [6] & \CPU|IR [7])))

	.dataa(\CPU|mcode|Mux271~0_combout ),
	.datab(\CPU|mcode|Equal19~0_combout ),
	.datac(\CPU|IR [6]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux356~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux356~0 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux356~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux356~1 (
// Equation(s):
// \CPU|mcode|Mux356~1_combout  = ((\CPU|mcode|Mux359~3_combout  & \CPU|mcode|Equal25~2_combout )) # (!\CPU|IR [0])

	.dataa(gnd),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux359~3_combout ),
	.datad(\CPU|mcode|Equal25~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux356~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux356~1 .lut_mask = 16'hF333;
defparam \CPU|mcode|Mux356~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux356~2 (
// Equation(s):
// \CPU|mcode|Mux356~2_combout  = (\CPU|mcode|Mux356~0_combout ) # ((\CPU|mcode|Mux319~0_combout  & (\CPU|IR [1] & \CPU|mcode|Mux356~1_combout )))

	.dataa(\CPU|mcode|Mux319~0_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux356~0_combout ),
	.datad(\CPU|mcode|Mux356~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux356~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux356~2 .lut_mask = 16'hF8F0;
defparam \CPU|mcode|Mux356~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y25_N9
dffeas \CPU|ALU_Op_r.ALU_OP_INC (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux356~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_INC .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_INC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux355~2 (
// Equation(s):
// \CPU|mcode|Mux355~2_combout  = (\CPU|IR [1] & (\CPU|mcode|Mux127~8_combout )) # (!\CPU|IR [1] & (((\CPU|mcode|Equal17~0_combout  & \CPU|mcode|Equal19~0_combout ))))

	.dataa(\CPU|mcode|Mux127~8_combout ),
	.datab(\CPU|mcode|Equal17~0_combout ),
	.datac(\CPU|mcode|Equal19~0_combout ),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux355~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux355~2 .lut_mask = 16'hAAC0;
defparam \CPU|mcode|Mux355~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux355~3 (
// Equation(s):
// \CPU|mcode|Mux355~3_combout  = (\CPU|mcode|Mux355~2_combout  & (((\CPU|mcode|Mux359~3_combout  & !\CPU|mcode|Equal19~0_combout )) # (!\CPU|IR [0])))

	.dataa(\CPU|mcode|Mux359~3_combout ),
	.datab(\CPU|mcode|Mux355~2_combout ),
	.datac(\CPU|mcode|Equal19~0_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux355~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux355~3 .lut_mask = 16'h08CC;
defparam \CPU|mcode|Mux355~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y25_N7
dffeas \CPU|ALU_Op_r.ALU_OP_DEC (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux355~3_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_DEC .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_DEC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N0
fiftyfivenm_lcell_comb \CPU|alu|Add12~0 (
// Equation(s):
// \CPU|alu|Add12~0_combout  = \CPU|BusA_r [0] $ (VCC)
// \CPU|alu|Add12~1  = CARRY(\CPU|BusA_r [0])

	.dataa(gnd),
	.datab(\CPU|BusA_r [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu|Add12~0_combout ),
	.cout(\CPU|alu|Add12~1 ));
// synopsys translate_off
defparam \CPU|alu|Add12~0 .lut_mask = 16'h33CC;
defparam \CPU|alu|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N2
fiftyfivenm_lcell_comb \CPU|alu|Add12~2 (
// Equation(s):
// \CPU|alu|Add12~2_combout  = (\CPU|BusA_r [1] & (!\CPU|alu|Add12~1 )) # (!\CPU|BusA_r [1] & ((\CPU|alu|Add12~1 ) # (GND)))
// \CPU|alu|Add12~3  = CARRY((!\CPU|alu|Add12~1 ) # (!\CPU|BusA_r [1]))

	.dataa(\CPU|BusA_r [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add12~1 ),
	.combout(\CPU|alu|Add12~2_combout ),
	.cout(\CPU|alu|Add12~3 ));
// synopsys translate_off
defparam \CPU|alu|Add12~2 .lut_mask = 16'h5A5F;
defparam \CPU|alu|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N24
fiftyfivenm_lcell_comb \CPU|alu|Selector6~5 (
// Equation(s):
// \CPU|alu|Selector6~5_combout  = (\CPU|alu|Add11~2_combout  & ((\CPU|ALU_Op_r.ALU_OP_DEC~q ) # ((\CPU|ALU_Op_r.ALU_OP_INC~q  & \CPU|alu|Add12~2_combout )))) # (!\CPU|alu|Add11~2_combout  & (\CPU|ALU_Op_r.ALU_OP_INC~q  & ((\CPU|alu|Add12~2_combout ))))

	.dataa(\CPU|alu|Add11~2_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datad(\CPU|alu|Add12~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~5 .lut_mask = 16'hECA0;
defparam \CPU|alu|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N16
fiftyfivenm_lcell_comb \CPU|ALU_Op_r~65 (
// Equation(s):
// \CPU|ALU_Op_r~65_combout  = (\CPU|IR [6] & (\CPU|IR [5] & (!\CPU|IR [7] & \CPU|ALU_Op_r~58_combout )))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|ALU_Op_r~58_combout ),
	.cin(gnd),
	.combout(\CPU|ALU_Op_r~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU_Op_r~65 .lut_mask = 16'h0800;
defparam \CPU|ALU_Op_r~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N17
dffeas \CPU|ALU_Op_r.ALU_OP_ROR (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|ALU_Op_r~65_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_ROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_ROR .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_ROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N2
fiftyfivenm_lcell_comb \CPU|ALU_Op_r~64 (
// Equation(s):
// \CPU|ALU_Op_r~64_combout  = (\CPU|IR [6] & (!\CPU|IR [5] & (!\CPU|IR [7] & \CPU|ALU_Op_r~58_combout )))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|ALU_Op_r~58_combout ),
	.cin(gnd),
	.combout(\CPU|ALU_Op_r~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU_Op_r~64 .lut_mask = 16'h0200;
defparam \CPU|ALU_Op_r~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N3
dffeas \CPU|ALU_Op_r.ALU_OP_LSR (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|ALU_Op_r~64_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_LSR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_LSR .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_LSR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N8
fiftyfivenm_lcell_comb \CPU|alu|Q_t~0 (
// Equation(s):
// \CPU|alu|Q_t~0_combout  = (\CPU|ALU_Op_r.ALU_OP_ROR~q ) # (\CPU|ALU_Op_r.ALU_OP_LSR~q )

	.dataa(gnd),
	.datab(\CPU|ALU_Op_r.ALU_OP_ROR~q ),
	.datac(gnd),
	.datad(\CPU|ALU_Op_r.ALU_OP_LSR~q ),
	.cin(gnd),
	.combout(\CPU|alu|Q_t~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q_t~0 .lut_mask = 16'hFFCC;
defparam \CPU|alu|Q_t~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector6~6 (
// Equation(s):
// \CPU|alu|Selector6~6_combout  = (\CPU|BusA_r [2] & ((\CPU|alu|Q_t~0_combout ) # ((\CPU|ALU_Op_r.ALU_OP_ARR~q  & \CPU|BusB [2]))))

	.dataa(\CPU|alu|Q_t~0_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datac(\CPU|BusA_r [2]),
	.datad(\CPU|BusB [2]),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~6 .lut_mask = 16'hE0A0;
defparam \CPU|alu|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
fiftyfivenm_lcell_comb \CPU|alu|Selector4~13 (
// Equation(s):
// \CPU|alu|Selector4~13_combout  = (\CPU|ALU_Op_r.ALU_OP_SBC~q  & (\CPU|alu|Add5~10_combout  & (\CPU|P [3] & !\CPU|BCD_en_r~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datab(\CPU|alu|Add5~10_combout ),
	.datac(\CPU|P [3]),
	.datad(\CPU|BCD_en_r~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~13 .lut_mask = 16'h0080;
defparam \CPU|alu|Selector4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N22
fiftyfivenm_lcell_comb \CPU|alu|CT~0 (
// Equation(s):
// \CPU|alu|CT~0_combout  = (\CPU|ALU_Op_r.ALU_OP_SBC~q ) # ((\CPU|ALU_Op_r.ALU_OP_INC~q ) # ((\CPU|ALU_Op_r.ALU_OP_AND~q ) # (\CPU|ALU_Op_r.ALU_OP_ADC~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.cin(gnd),
	.combout(\CPU|alu|CT~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|CT~0 .lut_mask = 16'hFFFE;
defparam \CPU|alu|CT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N24
fiftyfivenm_lcell_comb \CPU|alu|CT (
// Equation(s):
// \CPU|alu|CT~combout  = (\CPU|ALU_Op_r.ALU_OP_EQ2~q ) # ((\CPU|alu|CT~0_combout ) # ((\CPU|ALU_Op_r.ALU_OP_ROR~q ) # (\CPU|ALU_Op_r.ALU_OP_ROL~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_EQ2~q ),
	.datab(\CPU|alu|CT~0_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ROR~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_ROL~q ),
	.cin(gnd),
	.combout(\CPU|alu|CT~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|CT .lut_mask = 16'hFFFE;
defparam \CPU|alu|CT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N14
fiftyfivenm_lcell_comb \CPU|alu|Add5~1 (
// Equation(s):
// \CPU|alu|Add5~1_cout  = CARRY((\CPU|P [0]) # (!\CPU|alu|CT~combout ))

	.dataa(\CPU|P [0]),
	.datab(\CPU|alu|CT~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|alu|Add5~1_cout ));
// synopsys translate_off
defparam \CPU|alu|Add5~1 .lut_mask = 16'h00BB;
defparam \CPU|alu|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
fiftyfivenm_lcell_comb \CPU|alu|Add5~2 (
// Equation(s):
// \CPU|alu|Add5~2_combout  = (\CPU|BusB [0] & ((\CPU|BusA_r [0] & (!\CPU|alu|Add5~1_cout )) # (!\CPU|BusA_r [0] & ((\CPU|alu|Add5~1_cout ) # (GND))))) # (!\CPU|BusB [0] & ((\CPU|BusA_r [0] & (\CPU|alu|Add5~1_cout  & VCC)) # (!\CPU|BusA_r [0] & 
// (!\CPU|alu|Add5~1_cout ))))
// \CPU|alu|Add5~3  = CARRY((\CPU|BusB [0] & ((!\CPU|alu|Add5~1_cout ) # (!\CPU|BusA_r [0]))) # (!\CPU|BusB [0] & (!\CPU|BusA_r [0] & !\CPU|alu|Add5~1_cout )))

	.dataa(\CPU|BusB [0]),
	.datab(\CPU|BusA_r [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add5~1_cout ),
	.combout(\CPU|alu|Add5~2_combout ),
	.cout(\CPU|alu|Add5~3 ));
// synopsys translate_off
defparam \CPU|alu|Add5~2 .lut_mask = 16'h692B;
defparam \CPU|alu|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N18
fiftyfivenm_lcell_comb \CPU|alu|Add5~4 (
// Equation(s):
// \CPU|alu|Add5~4_combout  = ((\CPU|BusB [1] $ (\CPU|BusA_r [1] $ (\CPU|alu|Add5~3 )))) # (GND)
// \CPU|alu|Add5~5  = CARRY((\CPU|BusB [1] & (\CPU|BusA_r [1] & !\CPU|alu|Add5~3 )) # (!\CPU|BusB [1] & ((\CPU|BusA_r [1]) # (!\CPU|alu|Add5~3 ))))

	.dataa(\CPU|BusB [1]),
	.datab(\CPU|BusA_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add5~3 ),
	.combout(\CPU|alu|Add5~4_combout ),
	.cout(\CPU|alu|Add5~5 ));
// synopsys translate_off
defparam \CPU|alu|Add5~4 .lut_mask = 16'h964D;
defparam \CPU|alu|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N6
fiftyfivenm_lcell_comb \CPU|alu|Selector6~3 (
// Equation(s):
// \CPU|alu|Selector6~3_combout  = (\CPU|alu|Add5~4_combout  & (\CPU|alu|Selector4~2_combout )) # (!\CPU|alu|Add5~4_combout  & ((\CPU|alu|Selector4~13_combout )))

	.dataa(gnd),
	.datab(\CPU|alu|Selector4~2_combout ),
	.datac(\CPU|alu|Selector4~13_combout ),
	.datad(\CPU|alu|Add5~4_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~3 .lut_mask = 16'hCCF0;
defparam \CPU|alu|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N24
fiftyfivenm_lcell_comb \CPU|alu|Selector6~7 (
// Equation(s):
// \CPU|alu|Selector6~7_combout  = (\CPU|alu|Selector6~4_combout ) # ((\CPU|alu|Selector6~5_combout ) # ((\CPU|alu|Selector6~6_combout ) # (\CPU|alu|Selector6~3_combout )))

	.dataa(\CPU|alu|Selector6~4_combout ),
	.datab(\CPU|alu|Selector6~5_combout ),
	.datac(\CPU|alu|Selector6~6_combout ),
	.datad(\CPU|alu|Selector6~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~7 .lut_mask = 16'hFFFE;
defparam \CPU|alu|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector6~8 (
// Equation(s):
// \CPU|alu|Selector6~8_combout  = (\CPU|alu|Selector6~2_combout ) # ((\CPU|alu|Selector6~7_combout ) # ((\CPU|alu|Selector6~0_combout  & \CPU|BusA_r [1])))

	.dataa(\CPU|alu|Selector6~2_combout ),
	.datab(\CPU|alu|Selector6~0_combout ),
	.datac(\CPU|BusA_r [1]),
	.datad(\CPU|alu|Selector6~7_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~8 .lut_mask = 16'hFFEA;
defparam \CPU|alu|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N18
fiftyfivenm_lcell_comb \CPU|alu|Selector6~9 (
// Equation(s):
// \CPU|alu|Selector6~9_combout  = (\CPU|alu|Selector6~1_combout ) # ((\CPU|alu|Selector6~8_combout ) # ((\CPU|BusB [1] & \CPU|ALU_Op_r.ALU_OP_OR~q )))

	.dataa(\CPU|alu|Selector6~1_combout ),
	.datab(\CPU|BusB [1]),
	.datac(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datad(\CPU|alu|Selector6~8_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~9 .lut_mask = 16'hFFEA;
defparam \CPU|alu|Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N12
fiftyfivenm_lcell_comb \CPU|alu|Q[1]~2 (
// Equation(s):
// \CPU|alu|Q[1]~2_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Add9~0_combout  $ ((\CPU|alu|Q2_t~4_combout )))) # (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (((\CPU|alu|Selector6~9_combout ))))

	.dataa(\CPU|alu|Add9~0_combout ),
	.datab(\CPU|alu|Q2_t~4_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|alu|Selector6~9_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[1]~2 .lut_mask = 16'h6F60;
defparam \CPU|alu|Q[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N21
dffeas \CPU|ABC[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[1] .is_wysiwyg = "true";
defparam \CPU|ABC[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N1
dffeas \CPU|X[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[1] .is_wysiwyg = "true";
defparam \CPU|X[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
fiftyfivenm_lcell_comb \CPU|Selector6~0 (
// Equation(s):
// \CPU|Selector6~0_combout  = (\CPU|X [1] & ((\CPU|mcode|Mux270~6_combout ) # ((\CPU|mcode|Mux276~1_combout  & \CPU|ABC [1]))))

	.dataa(\CPU|mcode|Mux276~1_combout ),
	.datab(\CPU|ABC [1]),
	.datac(\CPU|mcode|Mux270~6_combout ),
	.datad(\CPU|X [1]),
	.cin(gnd),
	.combout(\CPU|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector6~0 .lut_mask = 16'hF800;
defparam \CPU|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
fiftyfivenm_lcell_comb \CPU|Selector6~2 (
// Equation(s):
// \CPU|Selector6~2_combout  = (\CPU|mcode|Mux274~0_combout ) # ((\CPU|mcode|Equal21~4_combout  & (!\CPU|IR [7] & \CPU|ABC [1])))

	.dataa(\CPU|mcode|Mux274~0_combout ),
	.datab(\CPU|mcode|Equal21~4_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|ABC [1]),
	.cin(gnd),
	.combout(\CPU|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector6~2 .lut_mask = 16'hAEAA;
defparam \CPU|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N3
dffeas \CPU|Y[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[1] .is_wysiwyg = "true";
defparam \CPU|Y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
fiftyfivenm_lcell_comb \CPU|Selector6~1 (
// Equation(s):
// \CPU|Selector6~1_combout  = (\CPU|Y [1] & ((\CPU|mcode|Mux271~4_combout ) # ((\CPU|S [1] & \CPU|mcode|Mux272~2_combout )))) # (!\CPU|Y [1] & (\CPU|S [1] & ((\CPU|mcode|Mux272~2_combout ))))

	.dataa(\CPU|Y [1]),
	.datab(\CPU|S [1]),
	.datac(\CPU|mcode|Mux271~4_combout ),
	.datad(\CPU|mcode|Mux272~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector6~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
fiftyfivenm_lcell_comb \CPU|Selector6~3 (
// Equation(s):
// \CPU|Selector6~3_combout  = (\CPU|Selector6~2_combout ) # ((\CPU|Selector6~1_combout ) # ((\CPU|mcode|Equal22~0_combout  & \CPU|X [1])))

	.dataa(\CPU|mcode|Equal22~0_combout ),
	.datab(\CPU|Selector6~2_combout ),
	.datac(\CPU|Selector6~1_combout ),
	.datad(\CPU|X [1]),
	.cin(gnd),
	.combout(\CPU|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector6~3 .lut_mask = 16'hFEFC;
defparam \CPU|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
fiftyfivenm_lcell_comb \CPU|Selector6~4 (
// Equation(s):
// \CPU|Selector6~4_combout  = (\CPU|DL[1]~1_combout  & ((\CPU|mcode|Mux268~5_combout ) # ((\CPU|Selector6~3_combout )))) # (!\CPU|DL[1]~1_combout  & (((\CPU|Selector6~1_combout ))))

	.dataa(\CPU|mcode|Mux268~5_combout ),
	.datab(\CPU|DL[1]~1_combout ),
	.datac(\CPU|Selector6~3_combout ),
	.datad(\CPU|Selector6~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector6~4 .lut_mask = 16'hFBC8;
defparam \CPU|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
fiftyfivenm_lcell_comb \CPU|Selector6~5 (
// Equation(s):
// \CPU|Selector6~5_combout  = (\CPU|Selector6~0_combout ) # ((\CPU|Selector6~4_combout ) # ((\CPU|mcode|Mux269~13_combout  & \CPU|ABC [1])))

	.dataa(\CPU|mcode|Mux269~13_combout ),
	.datab(\CPU|Selector6~0_combout ),
	.datac(\CPU|Selector6~4_combout ),
	.datad(\CPU|ABC [1]),
	.cin(gnd),
	.combout(\CPU|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector6~5 .lut_mask = 16'hFEFC;
defparam \CPU|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N31
dffeas \CPU|BusA_r[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector6~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[1] .is_wysiwyg = "true";
defparam \CPU|BusA_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N20
fiftyfivenm_lcell_comb \CPU|alu|Add5~6 (
// Equation(s):
// \CPU|alu|Add5~6_combout  = (\CPU|BusA_r [2] & ((\CPU|BusB [2] & (!\CPU|alu|Add5~5 )) # (!\CPU|BusB [2] & (\CPU|alu|Add5~5  & VCC)))) # (!\CPU|BusA_r [2] & ((\CPU|BusB [2] & ((\CPU|alu|Add5~5 ) # (GND))) # (!\CPU|BusB [2] & (!\CPU|alu|Add5~5 ))))
// \CPU|alu|Add5~7  = CARRY((\CPU|BusA_r [2] & (\CPU|BusB [2] & !\CPU|alu|Add5~5 )) # (!\CPU|BusA_r [2] & ((\CPU|BusB [2]) # (!\CPU|alu|Add5~5 ))))

	.dataa(\CPU|BusA_r [2]),
	.datab(\CPU|BusB [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add5~5 ),
	.combout(\CPU|alu|Add5~6_combout ),
	.cout(\CPU|alu|Add5~7 ));
// synopsys translate_off
defparam \CPU|alu|Add5~6 .lut_mask = 16'h694D;
defparam \CPU|alu|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N22
fiftyfivenm_lcell_comb \CPU|alu|Add5~8 (
// Equation(s):
// \CPU|alu|Add5~8_combout  = ((\CPU|BusA_r [3] $ (\CPU|BusB [3] $ (\CPU|alu|Add5~7 )))) # (GND)
// \CPU|alu|Add5~9  = CARRY((\CPU|BusA_r [3] & ((!\CPU|alu|Add5~7 ) # (!\CPU|BusB [3]))) # (!\CPU|BusA_r [3] & (!\CPU|BusB [3] & !\CPU|alu|Add5~7 )))

	.dataa(\CPU|BusA_r [3]),
	.datab(\CPU|BusB [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add5~7 ),
	.combout(\CPU|alu|Add5~8_combout ),
	.cout(\CPU|alu|Add5~9 ));
// synopsys translate_off
defparam \CPU|alu|Add5~8 .lut_mask = 16'h962B;
defparam \CPU|alu|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N24
fiftyfivenm_lcell_comb \CPU|alu|Add5~10 (
// Equation(s):
// \CPU|alu|Add5~10_combout  = !\CPU|alu|Add5~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|alu|Add5~9 ),
	.combout(\CPU|alu|Add5~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add5~10 .lut_mask = 16'h0F0F;
defparam \CPU|alu|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux359~2 (
// Equation(s):
// \CPU|mcode|Mux359~2_combout  = (\CPU|mcode|Mux3~0_combout  & (\CPU|mcode|Equal19~0_combout  & (\CPU|mcode|Mux359~3_combout  & \CPU|mcode|Mux127~8_combout )))

	.dataa(\CPU|mcode|Mux3~0_combout ),
	.datab(\CPU|mcode|Equal19~0_combout ),
	.datac(\CPU|mcode|Mux359~3_combout ),
	.datad(\CPU|mcode|Mux127~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux359~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux359~2 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux359~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y25_N23
dffeas \CPU|ALU_Op_r.ALU_OP_SAX (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux359~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_SAX .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_SAX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N0
fiftyfivenm_lcell_comb \CPU|alu|Selector4~2 (
// Equation(s):
// \CPU|alu|Selector4~2_combout  = (\CPU|ALU_Op_r.ALU_OP_SAX~q ) # ((\CPU|ALU_Op_r.ALU_OP_SBC~q  & ((!\CPU|alu|process_1~0_combout ) # (!\CPU|alu|Add5~10_combout ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datab(\CPU|alu|Add5~10_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.datad(\CPU|alu|process_1~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~2 .lut_mask = 16'hF2FA;
defparam \CPU|alu|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N8
fiftyfivenm_lcell_comb \CPU|alu|Selector5~3 (
// Equation(s):
// \CPU|alu|Selector5~3_combout  = (\CPU|BusB [2] & ((\CPU|BusA_r [2] & ((\CPU|ALU_Op_r.ALU_OP_AND~q ))) # (!\CPU|BusA_r [2] & (\CPU|ALU_Op_r.ALU_OP_EOR~q )))) # (!\CPU|BusB [2] & (\CPU|ALU_Op_r.ALU_OP_EOR~q  & ((\CPU|BusA_r [2]))))

	.dataa(\CPU|BusB [2]),
	.datab(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datad(\CPU|BusA_r [2]),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~3 .lut_mask = 16'hE488;
defparam \CPU|alu|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
fiftyfivenm_lcell_comb \CPU|alu|Selector5~4 (
// Equation(s):
// \CPU|alu|Selector5~4_combout  = (\CPU|alu|Selector5~3_combout ) # ((\CPU|alu|Selector4~2_combout  & \CPU|alu|Add5~6_combout ))

	.dataa(gnd),
	.datab(\CPU|alu|Selector4~2_combout ),
	.datac(\CPU|alu|Selector5~3_combout ),
	.datad(\CPU|alu|Add5~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~4 .lut_mask = 16'hFCF0;
defparam \CPU|alu|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N8
fiftyfivenm_lcell_comb \CPU|alu|Selector5~2 (
// Equation(s):
// \CPU|alu|Selector5~2_combout  = (\CPU|ALU_Op_r.ALU_OP_ADC~q  & (\CPU|alu|Add0~4_combout  $ (((!\CPU|alu|process_0~4_combout  & !\CPU|alu|Add0~2_combout )))))

	.dataa(\CPU|alu|process_0~4_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datac(\CPU|alu|Add0~2_combout ),
	.datad(\CPU|alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~2 .lut_mask = 16'hC804;
defparam \CPU|alu|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
fiftyfivenm_lcell_comb \CPU|alu|Selector5~5 (
// Equation(s):
// \CPU|alu|Selector5~5_combout  = (\CPU|alu|Selector5~4_combout ) # ((\CPU|alu|Selector5~2_combout ) # ((\CPU|BusA_r [2] & \CPU|alu|Selector6~0_combout )))

	.dataa(\CPU|BusA_r [2]),
	.datab(\CPU|alu|Selector5~4_combout ),
	.datac(\CPU|alu|Selector5~2_combout ),
	.datad(\CPU|alu|Selector6~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~5 .lut_mask = 16'hFEFC;
defparam \CPU|alu|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
fiftyfivenm_lcell_comb \CPU|alu|Selector5~9 (
// Equation(s):
// \CPU|alu|Selector5~9_combout  = (\CPU|ALU_Op_r.ALU_OP_OR~q  & ((\CPU|BusB [2]) # ((\CPU|ALU_Op_r.ALU_OP_ARR~q  & \CPU|alu|process_2~0_combout )))) # (!\CPU|ALU_Op_r.ALU_OP_OR~q  & (\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|process_2~0_combout )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datac(\CPU|alu|process_2~0_combout ),
	.datad(\CPU|BusB [2]),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~9 .lut_mask = 16'hEAC0;
defparam \CPU|alu|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N0
fiftyfivenm_lcell_comb \CPU|alu|Selector5~8 (
// Equation(s):
// \CPU|alu|Selector5~8_combout  = (\CPU|BusA_r [1] & ((\CPU|ALU_Op_r.ALU_OP_ASL~q ) # (\CPU|ALU_Op_r.ALU_OP_ROL~q )))

	.dataa(\CPU|BusA_r [1]),
	.datab(\CPU|ALU_Op_r.ALU_OP_ASL~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ROL~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~8 .lut_mask = 16'hA8A8;
defparam \CPU|alu|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N4
fiftyfivenm_lcell_comb \CPU|alu|Add12~4 (
// Equation(s):
// \CPU|alu|Add12~4_combout  = (\CPU|BusA_r [2] & (\CPU|alu|Add12~3  $ (GND))) # (!\CPU|BusA_r [2] & (!\CPU|alu|Add12~3  & VCC))
// \CPU|alu|Add12~5  = CARRY((\CPU|BusA_r [2] & !\CPU|alu|Add12~3 ))

	.dataa(\CPU|BusA_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add12~3 ),
	.combout(\CPU|alu|Add12~4_combout ),
	.cout(\CPU|alu|Add12~5 ));
// synopsys translate_off
defparam \CPU|alu|Add12~4 .lut_mask = 16'hA50A;
defparam \CPU|alu|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N4
fiftyfivenm_lcell_comb \CPU|alu|Add11~4 (
// Equation(s):
// \CPU|alu|Add11~4_combout  = (\CPU|BusA_r [2] & ((GND) # (!\CPU|alu|Add11~3 ))) # (!\CPU|BusA_r [2] & (\CPU|alu|Add11~3  $ (GND)))
// \CPU|alu|Add11~5  = CARRY((\CPU|BusA_r [2]) # (!\CPU|alu|Add11~3 ))

	.dataa(gnd),
	.datab(\CPU|BusA_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add11~3 ),
	.combout(\CPU|alu|Add11~4_combout ),
	.cout(\CPU|alu|Add11~5 ));
// synopsys translate_off
defparam \CPU|alu|Add11~4 .lut_mask = 16'h3CCF;
defparam \CPU|alu|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N4
fiftyfivenm_lcell_comb \CPU|alu|Selector5~6 (
// Equation(s):
// \CPU|alu|Selector5~6_combout  = (\CPU|ALU_Op_r.ALU_OP_DEC~q  & ((\CPU|alu|Add11~4_combout ) # ((\CPU|alu|Add12~4_combout  & \CPU|ALU_Op_r.ALU_OP_INC~q )))) # (!\CPU|ALU_Op_r.ALU_OP_DEC~q  & (\CPU|alu|Add12~4_combout  & ((\CPU|ALU_Op_r.ALU_OP_INC~q ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datab(\CPU|alu|Add12~4_combout ),
	.datac(\CPU|alu|Add11~4_combout ),
	.datad(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~6 .lut_mask = 16'hECA0;
defparam \CPU|alu|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector5~11 (
// Equation(s):
// \CPU|alu|Selector5~11_combout  = (\CPU|alu|Selector5~6_combout ) # ((\CPU|BusA_r [3] & ((\CPU|ALU_Op_r.ALU_OP_LSR~q ) # (\CPU|ALU_Op_r.ALU_OP_ROR~q ))))

	.dataa(\CPU|BusA_r [3]),
	.datab(\CPU|ALU_Op_r.ALU_OP_LSR~q ),
	.datac(\CPU|alu|Selector5~6_combout ),
	.datad(\CPU|ALU_Op_r.ALU_OP_ROR~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~11 .lut_mask = 16'hFAF8;
defparam \CPU|alu|Selector5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
fiftyfivenm_lcell_comb \CPU|alu|Selector5~7 (
// Equation(s):
// \CPU|alu|Selector5~7_combout  = (\CPU|alu|Selector5~11_combout ) # ((\CPU|alu|Selector4~13_combout  & (\CPU|alu|Add5~4_combout  $ (\CPU|alu|Add5~6_combout ))))

	.dataa(\CPU|alu|Selector5~11_combout ),
	.datab(\CPU|alu|Add5~4_combout ),
	.datac(\CPU|alu|Selector4~13_combout ),
	.datad(\CPU|alu|Add5~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~7 .lut_mask = 16'hBAEA;
defparam \CPU|alu|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
fiftyfivenm_lcell_comb \CPU|alu|Selector5~10 (
// Equation(s):
// \CPU|alu|Selector5~10_combout  = (\CPU|alu|Selector5~5_combout ) # ((\CPU|alu|Selector5~9_combout ) # ((\CPU|alu|Selector5~8_combout ) # (\CPU|alu|Selector5~7_combout )))

	.dataa(\CPU|alu|Selector5~5_combout ),
	.datab(\CPU|alu|Selector5~9_combout ),
	.datac(\CPU|alu|Selector5~8_combout ),
	.datad(\CPU|alu|Selector5~7_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~10 .lut_mask = 16'hFFFE;
defparam \CPU|alu|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N4
fiftyfivenm_lcell_comb \CPU|alu|Q[2]~4 (
// Equation(s):
// \CPU|alu|Q[2]~4_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Q[2]~3_combout  & (\CPU|alu|process_2~0_combout ))) # (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (((\CPU|alu|Selector5~10_combout ))))

	.dataa(\CPU|alu|Q[2]~3_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datac(\CPU|alu|process_2~0_combout ),
	.datad(\CPU|alu|Selector5~10_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[2]~4 .lut_mask = 16'hB380;
defparam \CPU|alu|Q[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
fiftyfivenm_lcell_comb \CPU|S[2]~2 (
// Equation(s):
// \CPU|S[2]~2_combout  = (\CPU|mcode|Mux267~2_combout  & ((\CPU|alu|Q[2]~4_combout ))) # (!\CPU|mcode|Mux267~2_combout  & (\CPU|Add1~4_combout ))

	.dataa(\CPU|Add1~4_combout ),
	.datab(\CPU|mcode|Mux267~2_combout ),
	.datac(gnd),
	.datad(\CPU|alu|Q[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|S[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[2]~2 .lut_mask = 16'hEE22;
defparam \CPU|S[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
fiftyfivenm_lcell_comb \CPU|Add2~0 (
// Equation(s):
// \CPU|Add2~0_combout  = \CPU|S [0] $ (VCC)
// \CPU|Add2~1  = CARRY(\CPU|S [0])

	.dataa(\CPU|S [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add2~0_combout ),
	.cout(\CPU|Add2~1 ));
// synopsys translate_off
defparam \CPU|Add2~0 .lut_mask = 16'h55AA;
defparam \CPU|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
fiftyfivenm_lcell_comb \CPU|Add2~2 (
// Equation(s):
// \CPU|Add2~2_combout  = (\CPU|S [1] & (\CPU|Add2~1  & VCC)) # (!\CPU|S [1] & (!\CPU|Add2~1 ))
// \CPU|Add2~3  = CARRY((!\CPU|S [1] & !\CPU|Add2~1 ))

	.dataa(gnd),
	.datab(\CPU|S [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add2~1 ),
	.combout(\CPU|Add2~2_combout ),
	.cout(\CPU|Add2~3 ));
// synopsys translate_off
defparam \CPU|Add2~2 .lut_mask = 16'hC303;
defparam \CPU|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
fiftyfivenm_lcell_comb \CPU|Add2~4 (
// Equation(s):
// \CPU|Add2~4_combout  = (\CPU|S [2] & ((GND) # (!\CPU|Add2~3 ))) # (!\CPU|S [2] & (\CPU|Add2~3  $ (GND)))
// \CPU|Add2~5  = CARRY((\CPU|S [2]) # (!\CPU|Add2~3 ))

	.dataa(gnd),
	.datab(\CPU|S [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add2~3 ),
	.combout(\CPU|Add2~4_combout ),
	.cout(\CPU|Add2~5 ));
// synopsys translate_off
defparam \CPU|Add2~4 .lut_mask = 16'h3CCF;
defparam \CPU|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux122~8 (
// Equation(s):
// \CPU|mcode|Mux122~8_combout  = (\CPU|mcode|Mux314~0_combout  & (!\CPU|IR [4] & (!\CPU|IR [2] & !\CPU|IR [1])))

	.dataa(\CPU|mcode|Mux314~0_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux122~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux122~8 .lut_mask = 16'h0002;
defparam \CPU|mcode|Mux122~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~13 (
// Equation(s):
// \CPU|mcode|Mux32~13_combout  = (\CPU|MCycle [1] & (!\CPU|MCycle [2] & ((\CPU|MCycle [0]) # (!\CPU|IR [3])))) # (!\CPU|MCycle [1] & (\CPU|MCycle [0] & (\CPU|MCycle [2] & !\CPU|IR [3])))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~13 .lut_mask = 16'h082C;
defparam \CPU|mcode|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~14 (
// Equation(s):
// \CPU|mcode|Mux32~14_combout  = (\CPU|IR [5] & (((!\CPU|mcode|Mux182~0_combout  & !\CPU|IR [3])))) # (!\CPU|IR [5] & (\CPU|mcode|Mux32~13_combout ))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|Mux32~13_combout ),
	.datac(\CPU|mcode|Mux182~0_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~14 .lut_mask = 16'h444E;
defparam \CPU|mcode|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux122~6 (
// Equation(s):
// \CPU|mcode|Mux122~6_combout  = (!\CPU|IR [5] & (\CPU|mcode|Mux32~5_combout  & (\CPU|IR [6] & \CPU|Equal0~0_combout )))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|Mux32~5_combout ),
	.datac(\CPU|IR [6]),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux122~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux122~6 .lut_mask = 16'h4000;
defparam \CPU|mcode|Mux122~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux122~5 (
// Equation(s):
// \CPU|mcode|Mux122~5_combout  = (\CPU|IR [4] & ((\CPU|IR [1]))) # (!\CPU|IR [4] & (!\CPU|IR [7] & !\CPU|IR [1]))

	.dataa(gnd),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux122~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux122~5 .lut_mask = 16'hCC03;
defparam \CPU|mcode|Mux122~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux122~7 (
// Equation(s):
// \CPU|mcode|Mux122~7_combout  = (\CPU|mcode|Mux122~8_combout  & ((\CPU|mcode|Mux32~14_combout ) # ((\CPU|mcode|Mux122~6_combout  & \CPU|mcode|Mux122~5_combout )))) # (!\CPU|mcode|Mux122~8_combout  & (((\CPU|mcode|Mux122~6_combout  & 
// \CPU|mcode|Mux122~5_combout ))))

	.dataa(\CPU|mcode|Mux122~8_combout ),
	.datab(\CPU|mcode|Mux32~14_combout ),
	.datac(\CPU|mcode|Mux122~6_combout ),
	.datad(\CPU|mcode|Mux122~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux122~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux122~7 .lut_mask = 16'hF888;
defparam \CPU|mcode|Mux122~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux263~5 (
// Equation(s):
// \CPU|mcode|Mux263~5_combout  = (!\CPU|mcode|Mux279~2_combout  & (!\CPU|IR [0] & (!\CPU|IR [2] & \CPU|mcode|Mux122~7_combout )))

	.dataa(\CPU|mcode|Mux279~2_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux122~7_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux263~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux263~5 .lut_mask = 16'h0100;
defparam \CPU|mcode|Mux263~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux122~4 (
// Equation(s):
// \CPU|mcode|Mux122~4_combout  = (\CPU|IR [4] & \CPU|IR [1])

	.dataa(\CPU|IR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux122~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux122~4 .lut_mask = 16'hAA00;
defparam \CPU|mcode|Mux122~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N10
fiftyfivenm_lcell_comb \CPU|S[0]~16 (
// Equation(s):
// \CPU|S[0]~16_combout  = (((\CPU|IR [2]) # (!\CPU|mcode|Mux122~4_combout )) # (!\CPU|Equal0~4_combout )) # (!\CPU|IR [3])

	.dataa(\CPU|IR [3]),
	.datab(\CPU|Equal0~4_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux122~4_combout ),
	.cin(gnd),
	.combout(\CPU|S[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[0]~16 .lut_mask = 16'hF7FF;
defparam \CPU|S[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N14
fiftyfivenm_lcell_comb \CPU|S[0]~14 (
// Equation(s):
// \CPU|S[0]~14_combout  = (\CPU|S[0]~16_combout ) # ((\CPU|IR [0] & ((!\CPU|mcode|Equal10~1_combout ))) # (!\CPU|IR [0] & (!\CPU|mcode|Equal17~0_combout )))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|mcode|Equal10~1_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|S[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU|S[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[0]~14 .lut_mask = 16'hFF35;
defparam \CPU|S[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N12
fiftyfivenm_lcell_comb \CPU|S[0]~15 (
// Equation(s):
// \CPU|S[0]~15_combout  = (\CPU|S[0]~14_combout  & (((!\CPU|mcode|Mux122~7_combout  & !\CPU|mcode|Mux126~5_combout )) # (!\CPU|mcode|Mux263~4_combout )))

	.dataa(\CPU|mcode|Mux122~7_combout ),
	.datab(\CPU|S[0]~14_combout ),
	.datac(\CPU|mcode|Mux263~4_combout ),
	.datad(\CPU|mcode|Mux126~5_combout ),
	.cin(gnd),
	.combout(\CPU|S[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[0]~15 .lut_mask = 16'h0C4C;
defparam \CPU|S[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N28
fiftyfivenm_lcell_comb \CPU|S[0]~17 (
// Equation(s):
// \CPU|S[0]~17_combout  = (!\CPU|S[0]~15_combout  & (((!counter[13]) # (!\LessThan1~3_combout )) # (!counter[14])))

	.dataa(counter[14]),
	.datab(\CPU|S[0]~15_combout ),
	.datac(\LessThan1~3_combout ),
	.datad(counter[13]),
	.cin(gnd),
	.combout(\CPU|S[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[0]~17 .lut_mask = 16'h1333;
defparam \CPU|S[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N1
dffeas \CPU|S[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[2]~2_combout ),
	.asdata(\CPU|Add2~4_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[2] .is_wysiwyg = "true";
defparam \CPU|S[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
fiftyfivenm_lcell_comb \CPU|Add1~6 (
// Equation(s):
// \CPU|Add1~6_combout  = (\CPU|S [3] & (!\CPU|Add1~5 )) # (!\CPU|S [3] & ((\CPU|Add1~5 ) # (GND)))
// \CPU|Add1~7  = CARRY((!\CPU|Add1~5 ) # (!\CPU|S [3]))

	.dataa(\CPU|S [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~5 ),
	.combout(\CPU|Add1~6_combout ),
	.cout(\CPU|Add1~7 ));
// synopsys translate_off
defparam \CPU|Add1~6 .lut_mask = 16'h5A5F;
defparam \CPU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
fiftyfivenm_lcell_comb \CPU|S[3]~3 (
// Equation(s):
// \CPU|S[3]~3_combout  = (\CPU|mcode|Mux267~2_combout  & ((\CPU|alu|Q[3]~6_combout ))) # (!\CPU|mcode|Mux267~2_combout  & (\CPU|Add1~6_combout ))

	.dataa(\CPU|Add1~6_combout ),
	.datab(\CPU|alu|Q[3]~6_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux267~2_combout ),
	.cin(gnd),
	.combout(\CPU|S[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[3]~3 .lut_mask = 16'hCCAA;
defparam \CPU|S[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
fiftyfivenm_lcell_comb \CPU|Add2~6 (
// Equation(s):
// \CPU|Add2~6_combout  = (\CPU|S [3] & (\CPU|Add2~5  & VCC)) # (!\CPU|S [3] & (!\CPU|Add2~5 ))
// \CPU|Add2~7  = CARRY((!\CPU|S [3] & !\CPU|Add2~5 ))

	.dataa(\CPU|S [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add2~5 ),
	.combout(\CPU|Add2~6_combout ),
	.cout(\CPU|Add2~7 ));
// synopsys translate_off
defparam \CPU|Add2~6 .lut_mask = 16'hA505;
defparam \CPU|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y29_N11
dffeas \CPU|S[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[3]~3_combout ),
	.asdata(\CPU|Add2~6_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[3] .is_wysiwyg = "true";
defparam \CPU|S[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
fiftyfivenm_lcell_comb \CPU|Selector4~2 (
// Equation(s):
// \CPU|Selector4~2_combout  = (\CPU|Y [3] & ((\CPU|mcode|Mux271~4_combout ) # ((\CPU|mcode|Mux272~2_combout  & \CPU|S [3])))) # (!\CPU|Y [3] & (\CPU|mcode|Mux272~2_combout  & ((\CPU|S [3]))))

	.dataa(\CPU|Y [3]),
	.datab(\CPU|mcode|Mux272~2_combout ),
	.datac(\CPU|mcode|Mux271~4_combout ),
	.datad(\CPU|S [3]),
	.cin(gnd),
	.combout(\CPU|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
fiftyfivenm_lcell_comb \CPU|Selector4~3 (
// Equation(s):
// \CPU|Selector4~3_combout  = (\CPU|Selector4~2_combout ) # ((\CPU|DL[3]~3_combout  & ((\CPU|mcode|Mux268~5_combout ) # (\CPU|mcode|Mux274~0_combout ))))

	.dataa(\CPU|Selector4~2_combout ),
	.datab(\CPU|mcode|Mux268~5_combout ),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(\CPU|mcode|Mux274~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~3 .lut_mask = 16'hFAEA;
defparam \CPU|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
fiftyfivenm_lcell_comb \CPU|Selector4~5 (
// Equation(s):
// \CPU|Selector4~5_combout  = (\CPU|Selector4~1_combout ) # ((\CPU|Selector4~3_combout ) # ((\CPU|Selector4~4_combout  & \CPU|ABC [3])))

	.dataa(\CPU|Selector4~4_combout ),
	.datab(\CPU|Selector4~1_combout ),
	.datac(\CPU|Selector4~3_combout ),
	.datad(\CPU|ABC [3]),
	.cin(gnd),
	.combout(\CPU|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~5 .lut_mask = 16'hFEFC;
defparam \CPU|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N21
dffeas \CPU|BusA_r[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector4~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[3] .is_wysiwyg = "true";
defparam \CPU|BusA_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
fiftyfivenm_lcell_comb \CPU|Selector2~4 (
// Equation(s):
// \CPU|Selector2~4_combout  = (\CPU|mcode|Mux269~13_combout ) # ((\CPU|mcode|Equal21~4_combout  & (\CPU|DL[5]~5_combout  & !\CPU|IR [7])))

	.dataa(\CPU|mcode|Mux269~13_combout ),
	.datab(\CPU|mcode|Equal21~4_combout ),
	.datac(\CPU|DL[5]~5_combout ),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~4 .lut_mask = 16'hAAEA;
defparam \CPU|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N19
dffeas \CPU|BusB[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[6] .is_wysiwyg = "true";
defparam \CPU|BusB[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N5
dffeas \CPU|Y[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[6] .is_wysiwyg = "true";
defparam \CPU|Y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
fiftyfivenm_lcell_comb \CPU|Selector1~2 (
// Equation(s):
// \CPU|Selector1~2_combout  = (\CPU|Y [6] & ((\CPU|mcode|Mux271~4_combout ) # ((\CPU|mcode|Mux272~2_combout  & \CPU|S [6])))) # (!\CPU|Y [6] & (\CPU|mcode|Mux272~2_combout  & ((\CPU|S [6]))))

	.dataa(\CPU|Y [6]),
	.datab(\CPU|mcode|Mux272~2_combout ),
	.datac(\CPU|mcode|Mux271~4_combout ),
	.datad(\CPU|S [6]),
	.cin(gnd),
	.combout(\CPU|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N10
fiftyfivenm_lcell_comb \CPU|ABC[6]~feeder (
// Equation(s):
// \CPU|ABC[6]~feeder_combout  = \CPU|alu|Q[6]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|alu|Q[6]~10_combout ),
	.cin(gnd),
	.combout(\CPU|ABC[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ABC[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU|ABC[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N11
dffeas \CPU|ABC[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|ABC[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[6] .is_wysiwyg = "true";
defparam \CPU|ABC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
fiftyfivenm_lcell_comb \CPU|Selector1~0 (
// Equation(s):
// \CPU|Selector1~0_combout  = (\CPU|DL[6]~6_combout  & ((\CPU|mcode|Equal22~0_combout ) # ((\CPU|ABC [6] & \CPU|mcode|Mux276~1_combout )))) # (!\CPU|DL[6]~6_combout  & (\CPU|ABC [6] & ((\CPU|mcode|Mux276~1_combout ))))

	.dataa(\CPU|DL[6]~6_combout ),
	.datab(\CPU|ABC [6]),
	.datac(\CPU|mcode|Equal22~0_combout ),
	.datad(\CPU|mcode|Mux276~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N12
fiftyfivenm_lcell_comb \CPU|X[6]~feeder (
// Equation(s):
// \CPU|X[6]~feeder_combout  = \CPU|alu|Q[6]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|alu|Q[6]~10_combout ),
	.cin(gnd),
	.combout(\CPU|X[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|X[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU|X[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N13
dffeas \CPU|X[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|X[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[6] .is_wysiwyg = "true";
defparam \CPU|X[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
fiftyfivenm_lcell_comb \CPU|Selector1~1 (
// Equation(s):
// \CPU|Selector1~1_combout  = (\CPU|X [6] & ((\CPU|Selector1~0_combout ) # (\CPU|mcode|Mux270~6_combout )))

	.dataa(\CPU|Selector1~0_combout ),
	.datab(gnd),
	.datac(\CPU|mcode|Mux270~6_combout ),
	.datad(\CPU|X [6]),
	.cin(gnd),
	.combout(\CPU|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~1 .lut_mask = 16'hFA00;
defparam \CPU|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N14
fiftyfivenm_lcell_comb \CPU|BusA~0 (
// Equation(s):
// \CPU|BusA~0_combout  = (\CPU|mcode|Mux274~0_combout ) # ((\CPU|IR [4] & (\CPU|mcode|Mux268~1_combout )) # (!\CPU|IR [4] & ((\CPU|mcode|Mux268~4_combout ))))

	.dataa(\CPU|mcode|Mux268~1_combout ),
	.datab(\CPU|mcode|Mux268~4_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux274~0_combout ),
	.cin(gnd),
	.combout(\CPU|BusA~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BusA~0 .lut_mask = 16'hFFAC;
defparam \CPU|BusA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N26
fiftyfivenm_lcell_comb \CPU|Selector1~3 (
// Equation(s):
// \CPU|Selector1~3_combout  = (\CPU|Selector1~2_combout ) # ((\CPU|Selector1~1_combout ) # ((\CPU|DL[6]~6_combout  & \CPU|BusA~0_combout )))

	.dataa(\CPU|Selector1~2_combout ),
	.datab(\CPU|Selector1~1_combout ),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(\CPU|BusA~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~3 .lut_mask = 16'hFEEE;
defparam \CPU|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N8
fiftyfivenm_lcell_comb \CPU|Selector1~4 (
// Equation(s):
// \CPU|Selector1~4_combout  = (\CPU|DL[6]~6_combout  & (!\CPU|IR [7] & \CPU|mcode|Equal21~4_combout ))

	.dataa(\CPU|DL[6]~6_combout ),
	.datab(gnd),
	.datac(\CPU|IR [7]),
	.datad(\CPU|mcode|Equal21~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~4 .lut_mask = 16'h0A00;
defparam \CPU|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
fiftyfivenm_lcell_comb \CPU|Selector1~5 (
// Equation(s):
// \CPU|Selector1~5_combout  = (\CPU|Selector1~3_combout ) # ((\CPU|ABC [6] & ((\CPU|mcode|Mux269~13_combout ) # (\CPU|Selector1~4_combout ))))

	.dataa(\CPU|mcode|Mux269~13_combout ),
	.datab(\CPU|Selector1~3_combout ),
	.datac(\CPU|Selector1~4_combout ),
	.datad(\CPU|ABC [6]),
	.cin(gnd),
	.combout(\CPU|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~5 .lut_mask = 16'hFECC;
defparam \CPU|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N27
dffeas \CPU|BusA_r[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector1~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[6] .is_wysiwyg = "true";
defparam \CPU|BusA_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N28
fiftyfivenm_lcell_comb \CPU|alu|Q_t~2 (
// Equation(s):
// \CPU|alu|Q_t~2_combout  = (\CPU|BusB [6] & \CPU|BusA_r [6])

	.dataa(gnd),
	.datab(\CPU|BusB [6]),
	.datac(\CPU|BusA_r [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|Q_t~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q_t~2 .lut_mask = 16'hC0C0;
defparam \CPU|alu|Q_t~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N6
fiftyfivenm_lcell_comb \CPU|alu|Add11~6 (
// Equation(s):
// \CPU|alu|Add11~6_combout  = (\CPU|BusA_r [3] & (\CPU|alu|Add11~5  & VCC)) # (!\CPU|BusA_r [3] & (!\CPU|alu|Add11~5 ))
// \CPU|alu|Add11~7  = CARRY((!\CPU|BusA_r [3] & !\CPU|alu|Add11~5 ))

	.dataa(\CPU|BusA_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add11~5 ),
	.combout(\CPU|alu|Add11~6_combout ),
	.cout(\CPU|alu|Add11~7 ));
// synopsys translate_off
defparam \CPU|alu|Add11~6 .lut_mask = 16'hA505;
defparam \CPU|alu|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N8
fiftyfivenm_lcell_comb \CPU|alu|Add11~8 (
// Equation(s):
// \CPU|alu|Add11~8_combout  = (\CPU|BusA_r [4] & ((GND) # (!\CPU|alu|Add11~7 ))) # (!\CPU|BusA_r [4] & (\CPU|alu|Add11~7  $ (GND)))
// \CPU|alu|Add11~9  = CARRY((\CPU|BusA_r [4]) # (!\CPU|alu|Add11~7 ))

	.dataa(\CPU|BusA_r [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add11~7 ),
	.combout(\CPU|alu|Add11~8_combout ),
	.cout(\CPU|alu|Add11~9 ));
// synopsys translate_off
defparam \CPU|alu|Add11~8 .lut_mask = 16'h5AAF;
defparam \CPU|alu|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N10
fiftyfivenm_lcell_comb \CPU|alu|Add11~10 (
// Equation(s):
// \CPU|alu|Add11~10_combout  = (\CPU|BusA_r [5] & (\CPU|alu|Add11~9  & VCC)) # (!\CPU|BusA_r [5] & (!\CPU|alu|Add11~9 ))
// \CPU|alu|Add11~11  = CARRY((!\CPU|BusA_r [5] & !\CPU|alu|Add11~9 ))

	.dataa(\CPU|BusA_r [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add11~9 ),
	.combout(\CPU|alu|Add11~10_combout ),
	.cout(\CPU|alu|Add11~11 ));
// synopsys translate_off
defparam \CPU|alu|Add11~10 .lut_mask = 16'hA505;
defparam \CPU|alu|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N6
fiftyfivenm_lcell_comb \CPU|alu|Add12~6 (
// Equation(s):
// \CPU|alu|Add12~6_combout  = (\CPU|BusA_r [3] & (!\CPU|alu|Add12~5 )) # (!\CPU|BusA_r [3] & ((\CPU|alu|Add12~5 ) # (GND)))
// \CPU|alu|Add12~7  = CARRY((!\CPU|alu|Add12~5 ) # (!\CPU|BusA_r [3]))

	.dataa(\CPU|BusA_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add12~5 ),
	.combout(\CPU|alu|Add12~6_combout ),
	.cout(\CPU|alu|Add12~7 ));
// synopsys translate_off
defparam \CPU|alu|Add12~6 .lut_mask = 16'h5A5F;
defparam \CPU|alu|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N8
fiftyfivenm_lcell_comb \CPU|alu|Add12~8 (
// Equation(s):
// \CPU|alu|Add12~8_combout  = (\CPU|BusA_r [4] & (\CPU|alu|Add12~7  $ (GND))) # (!\CPU|BusA_r [4] & (!\CPU|alu|Add12~7  & VCC))
// \CPU|alu|Add12~9  = CARRY((\CPU|BusA_r [4] & !\CPU|alu|Add12~7 ))

	.dataa(\CPU|BusA_r [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add12~7 ),
	.combout(\CPU|alu|Add12~8_combout ),
	.cout(\CPU|alu|Add12~9 ));
// synopsys translate_off
defparam \CPU|alu|Add12~8 .lut_mask = 16'hA50A;
defparam \CPU|alu|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N10
fiftyfivenm_lcell_comb \CPU|alu|Add12~10 (
// Equation(s):
// \CPU|alu|Add12~10_combout  = (\CPU|BusA_r [5] & (!\CPU|alu|Add12~9 )) # (!\CPU|BusA_r [5] & ((\CPU|alu|Add12~9 ) # (GND)))
// \CPU|alu|Add12~11  = CARRY((!\CPU|alu|Add12~9 ) # (!\CPU|BusA_r [5]))

	.dataa(gnd),
	.datab(\CPU|BusA_r [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add12~9 ),
	.combout(\CPU|alu|Add12~10_combout ),
	.cout(\CPU|alu|Add12~11 ));
// synopsys translate_off
defparam \CPU|alu|Add12~10 .lut_mask = 16'h3C3F;
defparam \CPU|alu|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector2~5 (
// Equation(s):
// \CPU|alu|Selector2~5_combout  = (\CPU|alu|Add11~10_combout  & ((\CPU|ALU_Op_r.ALU_OP_DEC~q ) # ((\CPU|ALU_Op_r.ALU_OP_INC~q  & \CPU|alu|Add12~10_combout )))) # (!\CPU|alu|Add11~10_combout  & (\CPU|ALU_Op_r.ALU_OP_INC~q  & (\CPU|alu|Add12~10_combout )))

	.dataa(\CPU|alu|Add11~10_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datac(\CPU|alu|Add12~10_combout ),
	.datad(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~5 .lut_mask = 16'hEAC0;
defparam \CPU|alu|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N24
fiftyfivenm_lcell_comb \CPU|alu|Selector2~4 (
// Equation(s):
// \CPU|alu|Selector2~4_combout  = (\CPU|BusA_r [5] & ((\CPU|BusB [5] & (\CPU|ALU_Op_r.ALU_OP_AND~q )) # (!\CPU|BusB [5] & ((\CPU|ALU_Op_r.ALU_OP_EOR~q ))))) # (!\CPU|BusA_r [5] & (((\CPU|ALU_Op_r.ALU_OP_EOR~q  & \CPU|BusB [5]))))

	.dataa(\CPU|BusA_r [5]),
	.datab(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datad(\CPU|BusB [5]),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~4 .lut_mask = 16'hD8A0;
defparam \CPU|alu|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N6
fiftyfivenm_lcell_comb \CPU|alu|Q_t~1 (
// Equation(s):
// \CPU|alu|Q_t~1_combout  = (\CPU|ALU_Op_r.ALU_OP_ROL~q ) # (\CPU|ALU_Op_r.ALU_OP_ASL~q )

	.dataa(gnd),
	.datab(\CPU|ALU_Op_r.ALU_OP_ROL~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ASL~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|Q_t~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q_t~1 .lut_mask = 16'hFCFC;
defparam \CPU|alu|Q_t~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N16
fiftyfivenm_lcell_comb \CPU|alu|Add6~1 (
// Equation(s):
// \CPU|alu|Add6~1_cout  = CARRY(!\CPU|alu|Add5~10_combout )

	.dataa(\CPU|alu|Add5~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|alu|Add6~1_cout ));
// synopsys translate_off
defparam \CPU|alu|Add6~1 .lut_mask = 16'h0055;
defparam \CPU|alu|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
fiftyfivenm_lcell_comb \CPU|alu|Add6~2 (
// Equation(s):
// \CPU|alu|Add6~2_combout  = (\CPU|BusB [4] & ((\CPU|BusA_r [4] & (!\CPU|alu|Add6~1_cout )) # (!\CPU|BusA_r [4] & ((\CPU|alu|Add6~1_cout ) # (GND))))) # (!\CPU|BusB [4] & ((\CPU|BusA_r [4] & (\CPU|alu|Add6~1_cout  & VCC)) # (!\CPU|BusA_r [4] & 
// (!\CPU|alu|Add6~1_cout ))))
// \CPU|alu|Add6~3  = CARRY((\CPU|BusB [4] & ((!\CPU|alu|Add6~1_cout ) # (!\CPU|BusA_r [4]))) # (!\CPU|BusB [4] & (!\CPU|BusA_r [4] & !\CPU|alu|Add6~1_cout )))

	.dataa(\CPU|BusB [4]),
	.datab(\CPU|BusA_r [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add6~1_cout ),
	.combout(\CPU|alu|Add6~2_combout ),
	.cout(\CPU|alu|Add6~3 ));
// synopsys translate_off
defparam \CPU|alu|Add6~2 .lut_mask = 16'h692B;
defparam \CPU|alu|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
fiftyfivenm_lcell_comb \CPU|alu|Add6~4 (
// Equation(s):
// \CPU|alu|Add6~4_combout  = ((\CPU|BusA_r [5] $ (\CPU|BusB [5] $ (\CPU|alu|Add6~3 )))) # (GND)
// \CPU|alu|Add6~5  = CARRY((\CPU|BusA_r [5] & ((!\CPU|alu|Add6~3 ) # (!\CPU|BusB [5]))) # (!\CPU|BusA_r [5] & (!\CPU|BusB [5] & !\CPU|alu|Add6~3 )))

	.dataa(\CPU|BusA_r [5]),
	.datab(\CPU|BusB [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add6~3 ),
	.combout(\CPU|alu|Add6~4_combout ),
	.cout(\CPU|alu|Add6~5 ));
// synopsys translate_off
defparam \CPU|alu|Add6~4 .lut_mask = 16'h962B;
defparam \CPU|alu|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector2~6 (
// Equation(s):
// \CPU|alu|Selector2~6_combout  = (\CPU|BusB [5] & ((\CPU|ALU_Op_r.ALU_OP_OR~q ) # ((\CPU|alu|Add6~4_combout  & \CPU|ALU_Op_r.ALU_OP_SAX~q )))) # (!\CPU|BusB [5] & (((\CPU|alu|Add6~4_combout  & \CPU|ALU_Op_r.ALU_OP_SAX~q ))))

	.dataa(\CPU|BusB [5]),
	.datab(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datac(\CPU|alu|Add6~4_combout ),
	.datad(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~6 .lut_mask = 16'hF888;
defparam \CPU|alu|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N26
fiftyfivenm_lcell_comb \CPU|alu|Selector2~10 (
// Equation(s):
// \CPU|alu|Selector2~10_combout  = (\CPU|BusA_r [6] & ((\CPU|alu|Q_t~0_combout ) # ((\CPU|BusB [6] & \CPU|ALU_Op_r.ALU_OP_ARR~q ))))

	.dataa(\CPU|BusB [6]),
	.datab(\CPU|alu|Q_t~0_combout ),
	.datac(\CPU|BusA_r [6]),
	.datad(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~10 .lut_mask = 16'hE0C0;
defparam \CPU|alu|Selector2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N26
fiftyfivenm_lcell_comb \CPU|alu|Selector2~7 (
// Equation(s):
// \CPU|alu|Selector2~7_combout  = (\CPU|alu|Selector2~6_combout ) # ((\CPU|alu|Selector2~10_combout ) # ((\CPU|alu|Q_t~1_combout  & \CPU|BusA_r [4])))

	.dataa(\CPU|alu|Q_t~1_combout ),
	.datab(\CPU|alu|Selector2~6_combout ),
	.datac(\CPU|BusA_r [4]),
	.datad(\CPU|alu|Selector2~10_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~7 .lut_mask = 16'hFFEC;
defparam \CPU|alu|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N22
fiftyfivenm_lcell_comb \CPU|alu|Add6~6 (
// Equation(s):
// \CPU|alu|Add6~6_combout  = (\CPU|BusB [6] & ((\CPU|BusA_r [6] & (!\CPU|alu|Add6~5 )) # (!\CPU|BusA_r [6] & ((\CPU|alu|Add6~5 ) # (GND))))) # (!\CPU|BusB [6] & ((\CPU|BusA_r [6] & (\CPU|alu|Add6~5  & VCC)) # (!\CPU|BusA_r [6] & (!\CPU|alu|Add6~5 ))))
// \CPU|alu|Add6~7  = CARRY((\CPU|BusB [6] & ((!\CPU|alu|Add6~5 ) # (!\CPU|BusA_r [6]))) # (!\CPU|BusB [6] & (!\CPU|BusA_r [6] & !\CPU|alu|Add6~5 )))

	.dataa(\CPU|BusB [6]),
	.datab(\CPU|BusA_r [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add6~5 ),
	.combout(\CPU|alu|Add6~6_combout ),
	.cout(\CPU|alu|Add6~7 ));
// synopsys translate_off
defparam \CPU|alu|Add6~6 .lut_mask = 16'h692B;
defparam \CPU|alu|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
fiftyfivenm_lcell_comb \CPU|alu|Add6~8 (
// Equation(s):
// \CPU|alu|Add6~8_combout  = ((\CPU|BusA_r [7] $ (\CPU|BusB [7] $ (\CPU|alu|Add6~7 )))) # (GND)
// \CPU|alu|Add6~9  = CARRY((\CPU|BusA_r [7] & ((!\CPU|alu|Add6~7 ) # (!\CPU|BusB [7]))) # (!\CPU|BusA_r [7] & (!\CPU|BusB [7] & !\CPU|alu|Add6~7 )))

	.dataa(\CPU|BusA_r [7]),
	.datab(\CPU|BusB [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add6~7 ),
	.combout(\CPU|alu|Add6~8_combout ),
	.cout(\CPU|alu|Add6~9 ));
// synopsys translate_off
defparam \CPU|alu|Add6~8 .lut_mask = 16'h962B;
defparam \CPU|alu|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
fiftyfivenm_lcell_comb \CPU|alu|Add6~10 (
// Equation(s):
// \CPU|alu|Add6~10_combout  = !\CPU|alu|Add6~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|alu|Add6~9 ),
	.combout(\CPU|alu|Add6~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add6~10 .lut_mask = 16'h0F0F;
defparam \CPU|alu|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N18
fiftyfivenm_lcell_comb \CPU|alu|Selector2~3 (
// Equation(s):
// \CPU|alu|Selector2~3_combout  = (\CPU|ALU_Op_r.ALU_OP_SBC~q  & (\CPU|alu|Add6~4_combout  $ (((\CPU|alu|process_1~0_combout  & \CPU|alu|Add6~10_combout )))))

	.dataa(\CPU|alu|Add6~4_combout ),
	.datab(\CPU|alu|process_1~0_combout ),
	.datac(\CPU|alu|Add6~10_combout ),
	.datad(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~3 .lut_mask = 16'h6A00;
defparam \CPU|alu|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N20
fiftyfivenm_lcell_comb \CPU|alu|Selector2~8 (
// Equation(s):
// \CPU|alu|Selector2~8_combout  = (\CPU|alu|Selector2~5_combout ) # ((\CPU|alu|Selector2~4_combout ) # ((\CPU|alu|Selector2~7_combout ) # (\CPU|alu|Selector2~3_combout )))

	.dataa(\CPU|alu|Selector2~5_combout ),
	.datab(\CPU|alu|Selector2~4_combout ),
	.datac(\CPU|alu|Selector2~7_combout ),
	.datad(\CPU|alu|Selector2~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~8 .lut_mask = 16'hFFFE;
defparam \CPU|alu|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N4
fiftyfivenm_lcell_comb \CPU|alu|AL[5]~4 (
// Equation(s):
// \CPU|alu|AL[5]~4_combout  = \CPU|alu|Add0~8_combout  $ (((\CPU|alu|LessThan0~0_combout  & (!\CPU|BCD_en_r~q  & \CPU|P [3]))))

	.dataa(\CPU|alu|LessThan0~0_combout ),
	.datab(\CPU|alu|Add0~8_combout ),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|P [3]),
	.cin(gnd),
	.combout(\CPU|alu|AL[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|AL[5]~4 .lut_mask = 16'hC6CC;
defparam \CPU|alu|AL[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N26
fiftyfivenm_lcell_comb \CPU|alu|AL[6]~5 (
// Equation(s):
// \CPU|alu|AL[6]~5_combout  = (\CPU|alu|LessThan0~0_combout  & (\CPU|alu|Add0~8_combout  & (!\CPU|BCD_en_r~q  & \CPU|P [3])))

	.dataa(\CPU|alu|LessThan0~0_combout ),
	.datab(\CPU|alu|Add0~8_combout ),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|P [3]),
	.cin(gnd),
	.combout(\CPU|alu|AL[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|AL[6]~5 .lut_mask = 16'h0800;
defparam \CPU|alu|AL[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N8
fiftyfivenm_lcell_comb \CPU|alu|Add3~1 (
// Equation(s):
// \CPU|alu|Add3~1_cout  = CARRY((\CPU|alu|AL[5]~4_combout ) # (\CPU|alu|AL[6]~5_combout ))

	.dataa(\CPU|alu|AL[5]~4_combout ),
	.datab(\CPU|alu|AL[6]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|alu|Add3~1_cout ));
// synopsys translate_off
defparam \CPU|alu|Add3~1 .lut_mask = 16'h00EE;
defparam \CPU|alu|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N10
fiftyfivenm_lcell_comb \CPU|alu|ADC_Q[4]~2 (
// Equation(s):
// \CPU|alu|ADC_Q[4]~2_combout  = (\CPU|BusA_r [4] & ((\CPU|BusB [4] & (\CPU|alu|Add3~1_cout  & VCC)) # (!\CPU|BusB [4] & (!\CPU|alu|Add3~1_cout )))) # (!\CPU|BusA_r [4] & ((\CPU|BusB [4] & (!\CPU|alu|Add3~1_cout )) # (!\CPU|BusB [4] & ((\CPU|alu|Add3~1_cout 
// ) # (GND)))))
// \CPU|alu|ADC_Q[4]~3  = CARRY((\CPU|BusA_r [4] & (!\CPU|BusB [4] & !\CPU|alu|Add3~1_cout )) # (!\CPU|BusA_r [4] & ((!\CPU|alu|Add3~1_cout ) # (!\CPU|BusB [4]))))

	.dataa(\CPU|BusA_r [4]),
	.datab(\CPU|BusB [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add3~1_cout ),
	.combout(\CPU|alu|ADC_Q[4]~2_combout ),
	.cout(\CPU|alu|ADC_Q[4]~3 ));
// synopsys translate_off
defparam \CPU|alu|ADC_Q[4]~2 .lut_mask = 16'h9617;
defparam \CPU|alu|ADC_Q[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N12
fiftyfivenm_lcell_comb \CPU|alu|Add3~2 (
// Equation(s):
// \CPU|alu|Add3~2_combout  = ((\CPU|BusA_r [5] $ (\CPU|BusB [5] $ (!\CPU|alu|ADC_Q[4]~3 )))) # (GND)
// \CPU|alu|Add3~3  = CARRY((\CPU|BusA_r [5] & ((\CPU|BusB [5]) # (!\CPU|alu|ADC_Q[4]~3 ))) # (!\CPU|BusA_r [5] & (\CPU|BusB [5] & !\CPU|alu|ADC_Q[4]~3 )))

	.dataa(\CPU|BusA_r [5]),
	.datab(\CPU|BusB [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|ADC_Q[4]~3 ),
	.combout(\CPU|alu|Add3~2_combout ),
	.cout(\CPU|alu|Add3~3 ));
// synopsys translate_off
defparam \CPU|alu|Add3~2 .lut_mask = 16'h698E;
defparam \CPU|alu|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N14
fiftyfivenm_lcell_comb \CPU|alu|Add3~4 (
// Equation(s):
// \CPU|alu|Add3~4_combout  = (\CPU|BusB [6] & ((\CPU|BusA_r [6] & (\CPU|alu|Add3~3  & VCC)) # (!\CPU|BusA_r [6] & (!\CPU|alu|Add3~3 )))) # (!\CPU|BusB [6] & ((\CPU|BusA_r [6] & (!\CPU|alu|Add3~3 )) # (!\CPU|BusA_r [6] & ((\CPU|alu|Add3~3 ) # (GND)))))
// \CPU|alu|Add3~5  = CARRY((\CPU|BusB [6] & (!\CPU|BusA_r [6] & !\CPU|alu|Add3~3 )) # (!\CPU|BusB [6] & ((!\CPU|alu|Add3~3 ) # (!\CPU|BusA_r [6]))))

	.dataa(\CPU|BusB [6]),
	.datab(\CPU|BusA_r [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add3~3 ),
	.combout(\CPU|alu|Add3~4_combout ),
	.cout(\CPU|alu|Add3~5 ));
// synopsys translate_off
defparam \CPU|alu|Add3~4 .lut_mask = 16'h9617;
defparam \CPU|alu|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N16
fiftyfivenm_lcell_comb \CPU|alu|Add3~6 (
// Equation(s):
// \CPU|alu|Add3~6_combout  = ((\CPU|BusA_r [7] $ (\CPU|BusB [7] $ (!\CPU|alu|Add3~5 )))) # (GND)
// \CPU|alu|Add3~7  = CARRY((\CPU|BusA_r [7] & ((\CPU|BusB [7]) # (!\CPU|alu|Add3~5 ))) # (!\CPU|BusA_r [7] & (\CPU|BusB [7] & !\CPU|alu|Add3~5 )))

	.dataa(\CPU|BusA_r [7]),
	.datab(\CPU|BusB [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add3~5 ),
	.combout(\CPU|alu|Add3~6_combout ),
	.cout(\CPU|alu|Add3~7 ));
// synopsys translate_off
defparam \CPU|alu|Add3~6 .lut_mask = 16'h698E;
defparam \CPU|alu|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N22
fiftyfivenm_lcell_comb \CPU|alu|LessThan1~0 (
// Equation(s):
// \CPU|alu|LessThan1~0_combout  = (\CPU|alu|Add3~6_combout  & ((\CPU|alu|Add3~2_combout ) # (\CPU|alu|Add3~4_combout )))

	.dataa(\CPU|alu|Add3~2_combout ),
	.datab(gnd),
	.datac(\CPU|alu|Add3~4_combout ),
	.datad(\CPU|alu|Add3~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|LessThan1~0 .lut_mask = 16'hFA00;
defparam \CPU|alu|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N18
fiftyfivenm_lcell_comb \CPU|alu|Add3~8 (
// Equation(s):
// \CPU|alu|Add3~8_combout  = \CPU|alu|Add3~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|alu|Add3~7 ),
	.combout(\CPU|alu|Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add3~8 .lut_mask = 16'hF0F0;
defparam \CPU|alu|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N2
fiftyfivenm_lcell_comb \CPU|alu|process_0~5 (
// Equation(s):
// \CPU|alu|process_0~5_combout  = (\CPU|BCD_en_r~q ) # (((!\CPU|alu|LessThan1~0_combout  & !\CPU|alu|Add3~8_combout )) # (!\CPU|P [3]))

	.dataa(\CPU|alu|LessThan1~0_combout ),
	.datab(\CPU|alu|Add3~8_combout ),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|P [3]),
	.cin(gnd),
	.combout(\CPU|alu|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|process_0~5 .lut_mask = 16'hF1FF;
defparam \CPU|alu|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N24
fiftyfivenm_lcell_comb \CPU|alu|Selector2~2 (
// Equation(s):
// \CPU|alu|Selector2~2_combout  = (\CPU|ALU_Op_r.ALU_OP_ADC~q  & (\CPU|alu|process_0~5_combout  $ (!\CPU|alu|Add3~2_combout )))

	.dataa(gnd),
	.datab(\CPU|alu|process_0~5_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datad(\CPU|alu|Add3~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~2 .lut_mask = 16'hC030;
defparam \CPU|alu|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
fiftyfivenm_lcell_comb \CPU|alu|Selector2~9 (
// Equation(s):
// \CPU|alu|Selector2~9_combout  = (\CPU|alu|Selector2~8_combout ) # ((\CPU|alu|Selector2~2_combout ) # ((\CPU|BusA_r [5] & \CPU|alu|Selector6~0_combout )))

	.dataa(\CPU|BusA_r [5]),
	.datab(\CPU|alu|Selector2~8_combout ),
	.datac(\CPU|alu|Selector6~0_combout ),
	.datad(\CPU|alu|Selector2~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~9 .lut_mask = 16'hFFEC;
defparam \CPU|alu|Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
fiftyfivenm_lcell_comb \CPU|alu|Q[5]~8 (
// Equation(s):
// \CPU|alu|Q[5]~8_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Q2_t~6_combout  $ ((\CPU|alu|Q_t~2_combout )))) # (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (((\CPU|alu|Selector2~9_combout ))))

	.dataa(\CPU|alu|Q2_t~6_combout ),
	.datab(\CPU|alu|Q_t~2_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|alu|Selector2~9_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[5]~8 .lut_mask = 16'h6F60;
defparam \CPU|alu|Q[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N11
dffeas \CPU|Y[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[5] .is_wysiwyg = "true";
defparam \CPU|Y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
fiftyfivenm_lcell_comb \CPU|Selector2~2 (
// Equation(s):
// \CPU|Selector2~2_combout  = (\CPU|mcode|Mux271~4_combout  & ((\CPU|Y [5]) # ((\CPU|S [5] & \CPU|mcode|Mux272~2_combout )))) # (!\CPU|mcode|Mux271~4_combout  & (\CPU|S [5] & ((\CPU|mcode|Mux272~2_combout ))))

	.dataa(\CPU|mcode|Mux271~4_combout ),
	.datab(\CPU|S [5]),
	.datac(\CPU|Y [5]),
	.datad(\CPU|mcode|Mux272~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
fiftyfivenm_lcell_comb \CPU|Selector2~3 (
// Equation(s):
// \CPU|Selector2~3_combout  = (\CPU|Selector2~2_combout ) # ((\CPU|DL[5]~5_combout  & ((\CPU|mcode|Mux268~5_combout ) # (\CPU|mcode|Mux274~0_combout ))))

	.dataa(\CPU|Selector2~2_combout ),
	.datab(\CPU|mcode|Mux268~5_combout ),
	.datac(\CPU|DL[5]~5_combout ),
	.datad(\CPU|mcode|Mux274~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~3 .lut_mask = 16'hFAEA;
defparam \CPU|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N31
dffeas \CPU|ABC[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[5] .is_wysiwyg = "true";
defparam \CPU|ABC[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y26_N7
dffeas \CPU|X[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|alu|Q[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[5] .is_wysiwyg = "true";
defparam \CPU|X[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
fiftyfivenm_lcell_comb \CPU|Selector2~0 (
// Equation(s):
// \CPU|Selector2~0_combout  = (\CPU|ABC [5] & ((\CPU|mcode|Mux276~1_combout ) # ((\CPU|DL[5]~5_combout  & \CPU|mcode|Equal22~0_combout )))) # (!\CPU|ABC [5] & (\CPU|DL[5]~5_combout  & (\CPU|mcode|Equal22~0_combout )))

	.dataa(\CPU|ABC [5]),
	.datab(\CPU|DL[5]~5_combout ),
	.datac(\CPU|mcode|Equal22~0_combout ),
	.datad(\CPU|mcode|Mux276~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
fiftyfivenm_lcell_comb \CPU|Selector2~1 (
// Equation(s):
// \CPU|Selector2~1_combout  = (\CPU|X [5] & ((\CPU|mcode|Mux270~6_combout ) # (\CPU|Selector2~0_combout )))

	.dataa(\CPU|X [5]),
	.datab(\CPU|mcode|Mux270~6_combout ),
	.datac(gnd),
	.datad(\CPU|Selector2~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~1 .lut_mask = 16'hAA88;
defparam \CPU|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
fiftyfivenm_lcell_comb \CPU|Selector2~5 (
// Equation(s):
// \CPU|Selector2~5_combout  = (\CPU|Selector2~3_combout ) # ((\CPU|Selector2~1_combout ) # ((\CPU|Selector2~4_combout  & \CPU|ABC [5])))

	.dataa(\CPU|Selector2~4_combout ),
	.datab(\CPU|Selector2~3_combout ),
	.datac(\CPU|ABC [5]),
	.datad(\CPU|Selector2~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~5 .lut_mask = 16'hFFEC;
defparam \CPU|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N25
dffeas \CPU|BusA_r[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector2~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[5] .is_wysiwyg = "true";
defparam \CPU|BusA_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N22
fiftyfivenm_lcell_comb \CPU|alu|Selector3~2 (
// Equation(s):
// \CPU|alu|Selector3~2_combout  = (\CPU|BusA_r [3] & ((\CPU|alu|Q_t~1_combout ) # ((\CPU|BusA_r [5] & \CPU|alu|Q_t~0_combout )))) # (!\CPU|BusA_r [3] & (\CPU|BusA_r [5] & (\CPU|alu|Q_t~0_combout )))

	.dataa(\CPU|BusA_r [3]),
	.datab(\CPU|BusA_r [5]),
	.datac(\CPU|alu|Q_t~0_combout ),
	.datad(\CPU|alu|Q_t~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~2 .lut_mask = 16'hEAC0;
defparam \CPU|alu|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N20
fiftyfivenm_lcell_comb \CPU|alu|Selector3~1 (
// Equation(s):
// \CPU|alu|Selector3~1_combout  = (\CPU|ALU_Op_r.ALU_OP_ADC~q  & ((\CPU|alu|ADC_Q[4]~2_combout ) # ((\CPU|ALU_Op_r.ALU_OP_INC~q  & \CPU|alu|Add12~8_combout )))) # (!\CPU|ALU_Op_r.ALU_OP_ADC~q  & (\CPU|ALU_Op_r.ALU_OP_INC~q  & (\CPU|alu|Add12~8_combout )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datac(\CPU|alu|Add12~8_combout ),
	.datad(\CPU|alu|ADC_Q[4]~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~1 .lut_mask = 16'hEAC0;
defparam \CPU|alu|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N16
fiftyfivenm_lcell_comb \CPU|alu|Selector3~3 (
// Equation(s):
// \CPU|alu|Selector3~3_combout  = (\CPU|alu|Selector3~0_combout ) # ((\CPU|alu|Selector3~2_combout ) # (\CPU|alu|Selector3~1_combout ))

	.dataa(gnd),
	.datab(\CPU|alu|Selector3~0_combout ),
	.datac(\CPU|alu|Selector3~2_combout ),
	.datad(\CPU|alu|Selector3~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~3 .lut_mask = 16'hFFFC;
defparam \CPU|alu|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N16
fiftyfivenm_lcell_comb \CPU|alu|Selector3~4 (
// Equation(s):
// \CPU|alu|Selector3~4_combout  = (\CPU|ALU_Op_r.ALU_OP_DEC~q  & ((\CPU|alu|Add11~8_combout ) # ((\CPU|ALU_Op_r.ALU_OP_OR~q  & \CPU|BusB [4])))) # (!\CPU|ALU_Op_r.ALU_OP_DEC~q  & (\CPU|ALU_Op_r.ALU_OP_OR~q  & ((\CPU|BusB [4]))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datac(\CPU|alu|Add11~8_combout ),
	.datad(\CPU|BusB [4]),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~4 .lut_mask = 16'hECA0;
defparam \CPU|alu|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N8
fiftyfivenm_lcell_comb \CPU|alu|Selector3~5 (
// Equation(s):
// \CPU|alu|Selector3~5_combout  = (\CPU|alu|Selector3~4_combout ) # ((\CPU|alu|Add6~2_combout  & ((\CPU|ALU_Op_r.ALU_OP_SAX~q ) # (\CPU|ALU_Op_r.ALU_OP_SBC~q ))))

	.dataa(\CPU|alu|Add6~2_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.datac(\CPU|alu|Selector3~4_combout ),
	.datad(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~5 .lut_mask = 16'hFAF8;
defparam \CPU|alu|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector3~6 (
// Equation(s):
// \CPU|alu|Selector3~6_combout  = (\CPU|alu|Selector3~5_combout ) # ((\CPU|BusB [5] & (\CPU|ALU_Op_r.ALU_OP_ARR~q  & \CPU|BusA_r [5])))

	.dataa(\CPU|BusB [5]),
	.datab(\CPU|alu|Selector3~5_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|BusA_r [5]),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~6 .lut_mask = 16'hECCC;
defparam \CPU|alu|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N16
fiftyfivenm_lcell_comb \CPU|alu|Selector3~7 (
// Equation(s):
// \CPU|alu|Selector3~7_combout  = (\CPU|alu|Selector3~3_combout ) # ((\CPU|alu|Selector3~6_combout ) # ((\CPU|alu|Selector6~0_combout  & \CPU|BusA_r [4])))

	.dataa(\CPU|alu|Selector3~3_combout ),
	.datab(\CPU|alu|Selector6~0_combout ),
	.datac(\CPU|BusA_r [4]),
	.datad(\CPU|alu|Selector3~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~7 .lut_mask = 16'hFFEA;
defparam \CPU|alu|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N8
fiftyfivenm_lcell_comb \CPU|alu|Q[4]~7 (
// Equation(s):
// \CPU|alu|Q[4]~7_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|BusB [5] & ((\CPU|BusA_r [5])))) # (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (((\CPU|alu|Selector3~7_combout ))))

	.dataa(\CPU|BusB [5]),
	.datab(\CPU|alu|Selector3~7_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|BusA_r [5]),
	.cin(gnd),
	.combout(\CPU|alu|Q[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[4]~7 .lut_mask = 16'hAC0C;
defparam \CPU|alu|Q[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
fiftyfivenm_lcell_comb \CPU|Add1~8 (
// Equation(s):
// \CPU|Add1~8_combout  = (\CPU|S [4] & (\CPU|Add1~7  $ (GND))) # (!\CPU|S [4] & (!\CPU|Add1~7  & VCC))
// \CPU|Add1~9  = CARRY((\CPU|S [4] & !\CPU|Add1~7 ))

	.dataa(\CPU|S [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~7 ),
	.combout(\CPU|Add1~8_combout ),
	.cout(\CPU|Add1~9 ));
// synopsys translate_off
defparam \CPU|Add1~8 .lut_mask = 16'hA50A;
defparam \CPU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
fiftyfivenm_lcell_comb \CPU|S[4]~4 (
// Equation(s):
// \CPU|S[4]~4_combout  = (\CPU|mcode|Mux267~2_combout  & (\CPU|alu|Q[4]~7_combout )) # (!\CPU|mcode|Mux267~2_combout  & ((\CPU|Add1~8_combout )))

	.dataa(\CPU|alu|Q[4]~7_combout ),
	.datab(\CPU|Add1~8_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux267~2_combout ),
	.cin(gnd),
	.combout(\CPU|S[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[4]~4 .lut_mask = 16'hAACC;
defparam \CPU|S[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
fiftyfivenm_lcell_comb \CPU|Add2~8 (
// Equation(s):
// \CPU|Add2~8_combout  = (\CPU|S [4] & ((GND) # (!\CPU|Add2~7 ))) # (!\CPU|S [4] & (\CPU|Add2~7  $ (GND)))
// \CPU|Add2~9  = CARRY((\CPU|S [4]) # (!\CPU|Add2~7 ))

	.dataa(gnd),
	.datab(\CPU|S [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add2~7 ),
	.combout(\CPU|Add2~8_combout ),
	.cout(\CPU|Add2~9 ));
// synopsys translate_off
defparam \CPU|Add2~8 .lut_mask = 16'h3CCF;
defparam \CPU|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y29_N9
dffeas \CPU|S[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[4]~4_combout ),
	.asdata(\CPU|Add2~8_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[4] .is_wysiwyg = "true";
defparam \CPU|S[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
fiftyfivenm_lcell_comb \CPU|Add1~10 (
// Equation(s):
// \CPU|Add1~10_combout  = (\CPU|S [5] & (!\CPU|Add1~9 )) # (!\CPU|S [5] & ((\CPU|Add1~9 ) # (GND)))
// \CPU|Add1~11  = CARRY((!\CPU|Add1~9 ) # (!\CPU|S [5]))

	.dataa(gnd),
	.datab(\CPU|S [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~9 ),
	.combout(\CPU|Add1~10_combout ),
	.cout(\CPU|Add1~11 ));
// synopsys translate_off
defparam \CPU|Add1~10 .lut_mask = 16'h3C3F;
defparam \CPU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
fiftyfivenm_lcell_comb \CPU|S[5]~5 (
// Equation(s):
// \CPU|S[5]~5_combout  = (\CPU|mcode|Mux267~2_combout  & ((\CPU|alu|Q[5]~8_combout ))) # (!\CPU|mcode|Mux267~2_combout  & (\CPU|Add1~10_combout ))

	.dataa(\CPU|Add1~10_combout ),
	.datab(\CPU|alu|Q[5]~8_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux267~2_combout ),
	.cin(gnd),
	.combout(\CPU|S[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[5]~5 .lut_mask = 16'hCCAA;
defparam \CPU|S[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
fiftyfivenm_lcell_comb \CPU|Add2~10 (
// Equation(s):
// \CPU|Add2~10_combout  = (\CPU|S [5] & (\CPU|Add2~9  & VCC)) # (!\CPU|S [5] & (!\CPU|Add2~9 ))
// \CPU|Add2~11  = CARRY((!\CPU|S [5] & !\CPU|Add2~9 ))

	.dataa(\CPU|S [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add2~9 ),
	.combout(\CPU|Add2~10_combout ),
	.cout(\CPU|Add2~11 ));
// synopsys translate_off
defparam \CPU|Add2~10 .lut_mask = 16'hA505;
defparam \CPU|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y29_N31
dffeas \CPU|S[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[5]~5_combout ),
	.asdata(\CPU|Add2~10_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[5] .is_wysiwyg = "true";
defparam \CPU|S[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
fiftyfivenm_lcell_comb \CPU|Add1~12 (
// Equation(s):
// \CPU|Add1~12_combout  = (\CPU|S [6] & (\CPU|Add1~11  $ (GND))) # (!\CPU|S [6] & (!\CPU|Add1~11  & VCC))
// \CPU|Add1~13  = CARRY((\CPU|S [6] & !\CPU|Add1~11 ))

	.dataa(\CPU|S [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~11 ),
	.combout(\CPU|Add1~12_combout ),
	.cout(\CPU|Add1~13 ));
// synopsys translate_off
defparam \CPU|Add1~12 .lut_mask = 16'hA50A;
defparam \CPU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
fiftyfivenm_lcell_comb \CPU|S[6]~6 (
// Equation(s):
// \CPU|S[6]~6_combout  = (\CPU|mcode|Mux267~2_combout  & ((\CPU|alu|Q[6]~10_combout ))) # (!\CPU|mcode|Mux267~2_combout  & (\CPU|Add1~12_combout ))

	.dataa(\CPU|Add1~12_combout ),
	.datab(\CPU|alu|Q[6]~10_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux267~2_combout ),
	.cin(gnd),
	.combout(\CPU|S[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[6]~6 .lut_mask = 16'hCCAA;
defparam \CPU|S[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
fiftyfivenm_lcell_comb \CPU|Add2~12 (
// Equation(s):
// \CPU|Add2~12_combout  = (\CPU|S [6] & ((GND) # (!\CPU|Add2~11 ))) # (!\CPU|S [6] & (\CPU|Add2~11  $ (GND)))
// \CPU|Add2~13  = CARRY((\CPU|S [6]) # (!\CPU|Add2~11 ))

	.dataa(gnd),
	.datab(\CPU|S [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add2~11 ),
	.combout(\CPU|Add2~12_combout ),
	.cout(\CPU|Add2~13 ));
// synopsys translate_off
defparam \CPU|Add2~12 .lut_mask = 16'h3CCF;
defparam \CPU|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y29_N3
dffeas \CPU|S[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[6]~6_combout ),
	.asdata(\CPU|Add2~12_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[6] .is_wysiwyg = "true";
defparam \CPU|S[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
fiftyfivenm_lcell_comb \CPU|Add1~14 (
// Equation(s):
// \CPU|Add1~14_combout  = \CPU|Add1~13  $ (\CPU|S [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|S [7]),
	.cin(\CPU|Add1~13 ),
	.combout(\CPU|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~14 .lut_mask = 16'h0FF0;
defparam \CPU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
fiftyfivenm_lcell_comb \CPU|S[7]~7 (
// Equation(s):
// \CPU|S[7]~7_combout  = (\CPU|mcode|Mux267~2_combout  & (\CPU|alu|Q[7]~12_combout )) # (!\CPU|mcode|Mux267~2_combout  & ((\CPU|Add1~14_combout )))

	.dataa(\CPU|alu|Q[7]~12_combout ),
	.datab(\CPU|Add1~14_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux267~2_combout ),
	.cin(gnd),
	.combout(\CPU|S[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[7]~7 .lut_mask = 16'hAACC;
defparam \CPU|S[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
fiftyfivenm_lcell_comb \CPU|Add2~14 (
// Equation(s):
// \CPU|Add2~14_combout  = \CPU|Add2~13  $ (!\CPU|S [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|S [7]),
	.cin(\CPU|Add2~13 ),
	.combout(\CPU|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add2~14 .lut_mask = 16'hF00F;
defparam \CPU|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y29_N29
dffeas \CPU|S[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[7]~7_combout ),
	.asdata(\CPU|Add2~14_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[7] .is_wysiwyg = "true";
defparam \CPU|S[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
fiftyfivenm_lcell_comb \CPU|Selector0~2 (
// Equation(s):
// \CPU|Selector0~2_combout  = (\CPU|Y [7] & ((\CPU|mcode|Mux271~4_combout ) # ((\CPU|S [7] & \CPU|mcode|Mux272~2_combout )))) # (!\CPU|Y [7] & (\CPU|S [7] & ((\CPU|mcode|Mux272~2_combout ))))

	.dataa(\CPU|Y [7]),
	.datab(\CPU|S [7]),
	.datac(\CPU|mcode|Mux271~4_combout ),
	.datad(\CPU|mcode|Mux272~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
fiftyfivenm_lcell_comb \CPU|Selector0~3 (
// Equation(s):
// \CPU|Selector0~3_combout  = (\CPU|Selector0~2_combout ) # ((\CPU|DL[7]~7_combout  & ((\CPU|mcode|Mux268~5_combout ) # (\CPU|mcode|Mux274~0_combout ))))

	.dataa(\CPU|DL[7]~7_combout ),
	.datab(\CPU|mcode|Mux268~5_combout ),
	.datac(\CPU|Selector0~2_combout ),
	.datad(\CPU|mcode|Mux274~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~3 .lut_mask = 16'hFAF8;
defparam \CPU|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
fiftyfivenm_lcell_comb \CPU|Selector0~5 (
// Equation(s):
// \CPU|Selector0~5_combout  = (\CPU|Selector0~1_combout ) # ((\CPU|Selector0~3_combout ) # ((\CPU|Selector0~4_combout  & \CPU|ABC [7])))

	.dataa(\CPU|Selector0~4_combout ),
	.datab(\CPU|Selector0~1_combout ),
	.datac(\CPU|ABC [7]),
	.datad(\CPU|Selector0~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~5 .lut_mask = 16'hFFEC;
defparam \CPU|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N1
dffeas \CPU|BusA_r[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector0~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[7] .is_wysiwyg = "true";
defparam \CPU|BusA_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N2
fiftyfivenm_lcell_comb \CPU|alu|Q_t~3 (
// Equation(s):
// \CPU|alu|Q_t~3_combout  = (\CPU|BusB [7] & \CPU|BusA_r [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|BusB [7]),
	.datad(\CPU|BusA_r [7]),
	.cin(gnd),
	.combout(\CPU|alu|Q_t~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q_t~3 .lut_mask = 16'hF000;
defparam \CPU|alu|Q_t~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N18
fiftyfivenm_lcell_comb \CPU|alu|process_2~1 (
// Equation(s):
// \CPU|alu|process_2~1_combout  = (\CPU|BusA_r [4] & \CPU|BusB [4])

	.dataa(gnd),
	.datab(\CPU|BusA_r [4]),
	.datac(gnd),
	.datad(\CPU|BusB [4]),
	.cin(gnd),
	.combout(\CPU|alu|process_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|process_2~1 .lut_mask = 16'hCC00;
defparam \CPU|alu|process_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N6
fiftyfivenm_lcell_comb \CPU|alu|Q2_t~5 (
// Equation(s):
// \CPU|alu|Q2_t~5_combout  = (\CPU|alu|Q_t~2_combout  & ((\CPU|alu|process_2~1_combout ) # ((\CPU|BusA_r [5] & \CPU|BusB [5]))))

	.dataa(\CPU|alu|Q_t~2_combout ),
	.datab(\CPU|BusA_r [5]),
	.datac(\CPU|alu|process_2~1_combout ),
	.datad(\CPU|BusB [5]),
	.cin(gnd),
	.combout(\CPU|alu|Q2_t~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q2_t~5 .lut_mask = 16'hA8A0;
defparam \CPU|alu|Q2_t~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
fiftyfivenm_lcell_comb \CPU|alu|Q2_t~6 (
// Equation(s):
// \CPU|alu|Q2_t~6_combout  = (\CPU|P [3] & (!\CPU|BCD_en_r~q  & ((\CPU|alu|Q_t~3_combout ) # (\CPU|alu|Q2_t~5_combout ))))

	.dataa(\CPU|alu|Q_t~3_combout ),
	.datab(\CPU|alu|Q2_t~5_combout ),
	.datac(\CPU|P [3]),
	.datad(\CPU|BCD_en_r~q ),
	.cin(gnd),
	.combout(\CPU|alu|Q2_t~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q2_t~6 .lut_mask = 16'h00E0;
defparam \CPU|alu|Q2_t~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
fiftyfivenm_lcell_comb \CPU|alu|Q[6]~9 (
// Equation(s):
// \CPU|alu|Q[6]~9_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Q_t~3_combout  $ (((\CPU|alu|Q2_t~6_combout  & !\CPU|alu|Q_t~2_combout )))))

	.dataa(\CPU|alu|Q2_t~6_combout ),
	.datab(\CPU|alu|Q_t~2_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|alu|Q_t~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[6]~9 .lut_mask = 16'hD020;
defparam \CPU|alu|Q[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N8
fiftyfivenm_lcell_comb \CPU|alu|Selector1~1 (
// Equation(s):
// \CPU|alu|Selector1~1_combout  = \CPU|alu|Add6~6_combout  $ (((\CPU|alu|Add6~10_combout  & (\CPU|alu|Add6~4_combout  & \CPU|alu|process_1~0_combout ))))

	.dataa(\CPU|alu|Add6~10_combout ),
	.datab(\CPU|alu|Add6~4_combout ),
	.datac(\CPU|alu|Add6~6_combout ),
	.datad(\CPU|alu|process_1~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~1 .lut_mask = 16'h78F0;
defparam \CPU|alu|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N16
fiftyfivenm_lcell_comb \CPU|alu|Selector1~2 (
// Equation(s):
// \CPU|alu|Selector1~2_combout  = (\CPU|BusA_r [6] & ((\CPU|alu|Selector6~0_combout ) # ((\CPU|ALU_Op_r.ALU_OP_SBC~q  & \CPU|alu|Selector1~1_combout )))) # (!\CPU|BusA_r [6] & (((\CPU|ALU_Op_r.ALU_OP_SBC~q  & \CPU|alu|Selector1~1_combout ))))

	.dataa(\CPU|BusA_r [6]),
	.datab(\CPU|alu|Selector6~0_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datad(\CPU|alu|Selector1~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~2 .lut_mask = 16'hF888;
defparam \CPU|alu|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N26
fiftyfivenm_lcell_comb \CPU|alu|Selector1~0 (
// Equation(s):
// \CPU|alu|Selector1~0_combout  = (\CPU|ALU_Op_r.ALU_OP_ADC~q  & (\CPU|alu|Add3~4_combout  $ (((!\CPU|alu|Add3~2_combout  & !\CPU|alu|process_0~5_combout )))))

	.dataa(\CPU|alu|Add3~2_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datac(\CPU|alu|Add3~4_combout ),
	.datad(\CPU|alu|process_0~5_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~0 .lut_mask = 16'hC084;
defparam \CPU|alu|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N12
fiftyfivenm_lcell_comb \CPU|alu|Add11~12 (
// Equation(s):
// \CPU|alu|Add11~12_combout  = (\CPU|BusA_r [6] & ((GND) # (!\CPU|alu|Add11~11 ))) # (!\CPU|BusA_r [6] & (\CPU|alu|Add11~11  $ (GND)))
// \CPU|alu|Add11~13  = CARRY((\CPU|BusA_r [6]) # (!\CPU|alu|Add11~11 ))

	.dataa(gnd),
	.datab(\CPU|BusA_r [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add11~11 ),
	.combout(\CPU|alu|Add11~12_combout ),
	.cout(\CPU|alu|Add11~13 ));
// synopsys translate_off
defparam \CPU|alu|Add11~12 .lut_mask = 16'h3CCF;
defparam \CPU|alu|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N12
fiftyfivenm_lcell_comb \CPU|alu|Add12~12 (
// Equation(s):
// \CPU|alu|Add12~12_combout  = (\CPU|BusA_r [6] & (\CPU|alu|Add12~11  $ (GND))) # (!\CPU|BusA_r [6] & (!\CPU|alu|Add12~11  & VCC))
// \CPU|alu|Add12~13  = CARRY((\CPU|BusA_r [6] & !\CPU|alu|Add12~11 ))

	.dataa(gnd),
	.datab(\CPU|BusA_r [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add12~11 ),
	.combout(\CPU|alu|Add12~12_combout ),
	.cout(\CPU|alu|Add12~13 ));
// synopsys translate_off
defparam \CPU|alu|Add12~12 .lut_mask = 16'hC30C;
defparam \CPU|alu|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector1~4 (
// Equation(s):
// \CPU|alu|Selector1~4_combout  = (\CPU|alu|Add11~12_combout  & ((\CPU|ALU_Op_r.ALU_OP_DEC~q ) # ((\CPU|ALU_Op_r.ALU_OP_INC~q  & \CPU|alu|Add12~12_combout )))) # (!\CPU|alu|Add11~12_combout  & (\CPU|ALU_Op_r.ALU_OP_INC~q  & ((\CPU|alu|Add12~12_combout ))))

	.dataa(\CPU|alu|Add11~12_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datad(\CPU|alu|Add12~12_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~4 .lut_mask = 16'hECA0;
defparam \CPU|alu|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
fiftyfivenm_lcell_comb \CPU|alu|Selector1~5 (
// Equation(s):
// \CPU|alu|Selector1~5_combout  = (\CPU|BusA_r [7] & ((\CPU|alu|Q_t~0_combout ) # ((\CPU|BusB [7] & \CPU|ALU_Op_r.ALU_OP_ARR~q ))))

	.dataa(\CPU|BusB [7]),
	.datab(\CPU|BusA_r [7]),
	.datac(\CPU|alu|Q_t~0_combout ),
	.datad(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~5 .lut_mask = 16'hC8C0;
defparam \CPU|alu|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N26
fiftyfivenm_lcell_comb \CPU|alu|Selector1~3 (
// Equation(s):
// \CPU|alu|Selector1~3_combout  = (\CPU|BusB [6] & ((\CPU|BusA_r [6] & (\CPU|ALU_Op_r.ALU_OP_AND~q )) # (!\CPU|BusA_r [6] & ((\CPU|ALU_Op_r.ALU_OP_EOR~q ))))) # (!\CPU|BusB [6] & (((\CPU|ALU_Op_r.ALU_OP_EOR~q  & \CPU|BusA_r [6]))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datac(\CPU|BusB [6]),
	.datad(\CPU|BusA_r [6]),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~3 .lut_mask = 16'hACC0;
defparam \CPU|alu|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector1~6 (
// Equation(s):
// \CPU|alu|Selector1~6_combout  = (\CPU|alu|Selector1~4_combout ) # ((\CPU|alu|Selector1~5_combout ) # (\CPU|alu|Selector1~3_combout ))

	.dataa(\CPU|alu|Selector1~4_combout ),
	.datab(gnd),
	.datac(\CPU|alu|Selector1~5_combout ),
	.datad(\CPU|alu|Selector1~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~6 .lut_mask = 16'hFFFA;
defparam \CPU|alu|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector1~7 (
// Equation(s):
// \CPU|alu|Selector1~7_combout  = (\CPU|BusB [6] & ((\CPU|ALU_Op_r.ALU_OP_OR~q ) # ((\CPU|alu|Add6~6_combout  & \CPU|ALU_Op_r.ALU_OP_SAX~q )))) # (!\CPU|BusB [6] & (\CPU|alu|Add6~6_combout  & ((\CPU|ALU_Op_r.ALU_OP_SAX~q ))))

	.dataa(\CPU|BusB [6]),
	.datab(\CPU|alu|Add6~6_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~7 .lut_mask = 16'hECA0;
defparam \CPU|alu|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N12
fiftyfivenm_lcell_comb \CPU|alu|Selector1~8 (
// Equation(s):
// \CPU|alu|Selector1~8_combout  = (\CPU|alu|Selector1~6_combout ) # ((\CPU|alu|Selector1~7_combout ) # ((\CPU|BusA_r [5] & \CPU|alu|Q_t~1_combout )))

	.dataa(\CPU|BusA_r [5]),
	.datab(\CPU|alu|Selector1~6_combout ),
	.datac(\CPU|alu|Selector1~7_combout ),
	.datad(\CPU|alu|Q_t~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~8 .lut_mask = 16'hFEFC;
defparam \CPU|alu|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector1~9 (
// Equation(s):
// \CPU|alu|Selector1~9_combout  = (\CPU|alu|Selector1~2_combout ) # ((\CPU|alu|Selector1~0_combout ) # (\CPU|alu|Selector1~8_combout ))

	.dataa(\CPU|alu|Selector1~2_combout ),
	.datab(gnd),
	.datac(\CPU|alu|Selector1~0_combout ),
	.datad(\CPU|alu|Selector1~8_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~9 .lut_mask = 16'hFFFA;
defparam \CPU|alu|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
fiftyfivenm_lcell_comb \CPU|alu|Q[6]~10 (
// Equation(s):
// \CPU|alu|Q[6]~10_combout  = (\CPU|alu|Q[6]~9_combout ) # ((!\CPU|ALU_Op_r.ALU_OP_ARR~q  & \CPU|alu|Selector1~9_combout ))

	.dataa(\CPU|alu|Q[6]~9_combout ),
	.datab(gnd),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|alu|Selector1~9_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[6]~10 .lut_mask = 16'hAFAA;
defparam \CPU|alu|Q[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~11 (
// Equation(s):
// \CPU|mcode|Mux264~11_combout  = (\CPU|IR [4] & (!\CPU|IR [3] & !\CPU|MCycle [0])) # (!\CPU|IR [4] & (\CPU|IR [3] $ (\CPU|MCycle [0])))

	.dataa(\CPU|IR [4]),
	.datab(gnd),
	.datac(\CPU|IR [3]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~11 .lut_mask = 16'h055A;
defparam \CPU|mcode|Mux264~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~14 (
// Equation(s):
// \CPU|mcode|Mux264~14_combout  = (\CPU|mcode|Set_Addr_To~0_combout  & ((\CPU|IR [3] & ((\CPU|IR [4]))) # (!\CPU|IR [3] & (\CPU|IR [0]))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Set_Addr_To~0_combout ),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~14 .lut_mask = 16'hE040;
defparam \CPU|mcode|Mux264~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~12 (
// Equation(s):
// \CPU|mcode|Mux264~12_combout  = (\CPU|mcode|process_0~3_combout  & ((\CPU|mcode|Mux264~14_combout ) # ((\CPU|mcode|Mux264~11_combout  & \CPU|mcode|Mux172~0_combout ))))

	.dataa(\CPU|mcode|Mux264~11_combout ),
	.datab(\CPU|mcode|Mux172~0_combout ),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|mcode|Mux264~14_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~12 .lut_mask = 16'hF080;
defparam \CPU|mcode|Mux264~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~3 (
// Equation(s):
// \CPU|mcode|Mux264~3_combout  = (\CPU|IR [3] & (((\CPU|IR [4] & \CPU|mcode|Set_Addr_To~0_combout )))) # (!\CPU|IR [3] & (\CPU|Equal0~3_combout ))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|Equal0~3_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Set_Addr_To~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~3 .lut_mask = 16'hE444;
defparam \CPU|mcode|Mux264~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~4 (
// Equation(s):
// \CPU|mcode|Mux264~4_combout  = (\CPU|mcode|process_0~3_combout  & (\CPU|IR [0] & \CPU|mcode|Mux264~3_combout ))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(gnd),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux264~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~4 .lut_mask = 16'hA000;
defparam \CPU|mcode|Mux264~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~7 (
// Equation(s):
// \CPU|mcode|Mux264~7_combout  = (!\CPU|IR [4] & (!\CPU|IR [2] & (!\CPU|IR [1] & !\CPU|IR [7])))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~7 .lut_mask = 16'h0001;
defparam \CPU|mcode|Mux264~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux123~0 (
// Equation(s):
// \CPU|mcode|Mux123~0_combout  = (\CPU|IR [6] & (\CPU|IR [5])) # (!\CPU|IR [6] & (\CPU|Equal0~2_combout  & (\CPU|IR [5] $ (\CPU|MCycle [2]))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [6]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux123~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux123~0 .lut_mask = 16'h9A88;
defparam \CPU|mcode|Mux123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux123~1 (
// Equation(s):
// \CPU|mcode|Mux123~1_combout  = (\CPU|IR [6] & ((\CPU|mcode|Mux123~0_combout  & (\CPU|Equal0~5_combout )) # (!\CPU|mcode|Mux123~0_combout  & ((\CPU|mcode|Set_Addr_To~0_combout ))))) # (!\CPU|IR [6] & (((\CPU|mcode|Mux123~0_combout ))))

	.dataa(\CPU|Equal0~5_combout ),
	.datab(\CPU|IR [6]),
	.datac(\CPU|mcode|Set_Addr_To~0_combout ),
	.datad(\CPU|mcode|Mux123~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux123~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux123~1 .lut_mask = 16'hBBC0;
defparam \CPU|mcode|Mux123~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~8 (
// Equation(s):
// \CPU|mcode|Mux264~8_combout  = (!\CPU|IR [3] & (\CPU|mcode|Mux264~7_combout  & \CPU|mcode|Mux123~1_combout ))

	.dataa(\CPU|IR [3]),
	.datab(gnd),
	.datac(\CPU|mcode|Mux264~7_combout ),
	.datad(\CPU|mcode|Mux123~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~8 .lut_mask = 16'h5000;
defparam \CPU|mcode|Mux264~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~2 (
// Equation(s):
// \CPU|mcode|Mux264~2_combout  = (!\CPU|IR [3] & \CPU|IR [4])

	.dataa(gnd),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~2 .lut_mask = 16'h3030;
defparam \CPU|mcode|Mux264~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~9 (
// Equation(s):
// \CPU|mcode|Mux264~9_combout  = (\CPU|IR [0]) # ((!\CPU|mcode|Mux264~8_combout  & ((!\CPU|mcode|Mux264~2_combout ) # (!\CPU|Equal0~1_combout ))))

	.dataa(\CPU|mcode|Mux264~8_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|Equal0~1_combout ),
	.datad(\CPU|mcode|Mux264~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~9 .lut_mask = 16'hCDDD;
defparam \CPU|mcode|Mux264~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~5 (
// Equation(s):
// \CPU|mcode|Mux264~5_combout  = (\CPU|MCycle [2]) # ((\CPU|MCycle [0]) # ((\CPU|MCycle [1] & !\CPU|IR [5])))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~5 .lut_mask = 16'hFFCE;
defparam \CPU|mcode|Mux264~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N12
fiftyfivenm_lcell_comb \CPU|mcode|process_0~2 (
// Equation(s):
// \CPU|mcode|process_0~2_combout  = (\CPU|mcode|Mux32~4_combout  & (\CPU|mcode|Mux255~0_combout  & (\CPU|mcode|Equal21~0_combout  & !\CPU|IR [0])))

	.dataa(\CPU|mcode|Mux32~4_combout ),
	.datab(\CPU|mcode|Mux255~0_combout ),
	.datac(\CPU|mcode|Equal21~0_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|process_0~2 .lut_mask = 16'h0080;
defparam \CPU|mcode|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~6 (
// Equation(s):
// \CPU|mcode|Mux264~6_combout  = (\CPU|mcode|Mux264~5_combout ) # ((\CPU|IR [4]) # ((\CPU|IR [0]) # (!\CPU|mcode|process_0~2_combout )))

	.dataa(\CPU|mcode|Mux264~5_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|process_0~2_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~6 .lut_mask = 16'hFFEF;
defparam \CPU|mcode|Mux264~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~10 (
// Equation(s):
// \CPU|mcode|Mux264~10_combout  = (\CPU|IR [1] & (\CPU|IR [2])) # (!\CPU|IR [1] & ((\CPU|IR [2] & ((\CPU|mcode|Mux264~6_combout ))) # (!\CPU|IR [2] & (\CPU|mcode|Mux264~9_combout ))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|mcode|Mux264~9_combout ),
	.datad(\CPU|mcode|Mux264~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~10 .lut_mask = 16'hDC98;
defparam \CPU|mcode|Mux264~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~13 (
// Equation(s):
// \CPU|mcode|Mux264~13_combout  = (\CPU|mcode|Mux264~10_combout  & (((!\CPU|IR [1])) # (!\CPU|mcode|Mux264~12_combout ))) # (!\CPU|mcode|Mux264~10_combout  & (((!\CPU|mcode|Mux264~4_combout  & \CPU|IR [1]))))

	.dataa(\CPU|mcode|Mux264~12_combout ),
	.datab(\CPU|mcode|Mux264~4_combout ),
	.datac(\CPU|mcode|Mux264~10_combout ),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~13 .lut_mask = 16'h53F0;
defparam \CPU|mcode|Mux264~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N22
fiftyfivenm_lcell_comb \CPU|DL[7]~14 (
// Equation(s):
// \CPU|DL[7]~14_combout  = (\LessThan1~4_combout  & ((\CPU|mcode|Mux289~7_combout ) # (!\CPU|mcode|Mux264~13_combout )))

	.dataa(\CPU|mcode|Mux264~13_combout ),
	.datab(gnd),
	.datac(\LessThan1~4_combout ),
	.datad(\CPU|mcode|Mux289~7_combout ),
	.cin(gnd),
	.combout(\CPU|DL[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[7]~14 .lut_mask = 16'hF050;
defparam \CPU|DL[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N1
dffeas \CPU|DL[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[6]~feeder_combout ),
	.asdata(\CPU|alu|Q[6]~10_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~7_combout ),
	.ena(\CPU|DL[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[6] .is_wysiwyg = "true";
defparam \CPU|DL[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
fiftyfivenm_lcell_comb \CPU|DL[5]~feeder (
// Equation(s):
// \CPU|DL[5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU|DL[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|DL[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N11
dffeas \CPU|DL[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[5]~feeder_combout ),
	.asdata(\CPU|alu|Q[5]~8_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~7_combout ),
	.ena(\CPU|DL[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[5] .is_wysiwyg = "true";
defparam \CPU|DL[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
fiftyfivenm_lcell_comb \CPU|DL[4]~feeder (
// Equation(s):
// \CPU|DL[4]~feeder_combout  = \CPU|DL[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|DL[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|DL[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N21
dffeas \CPU|DL[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[4]~feeder_combout ),
	.asdata(\CPU|alu|Q[4]~7_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~7_combout ),
	.ena(\CPU|DL[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[4] .is_wysiwyg = "true";
defparam \CPU|DL[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N18
fiftyfivenm_lcell_comb \CPU|DL[3]~feeder (
// Equation(s):
// \CPU|DL[3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|DL[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|DL[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N19
dffeas \CPU|DL[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[3]~feeder_combout ),
	.asdata(\CPU|alu|Q[3]~6_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~7_combout ),
	.ena(\CPU|DL[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[3] .is_wysiwyg = "true";
defparam \CPU|DL[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
fiftyfivenm_lcell_comb \CPU|DL[2]~feeder (
// Equation(s):
// \CPU|DL[2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|DL[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|DL[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N29
dffeas \CPU|DL[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[2]~feeder_combout ),
	.asdata(\CPU|alu|Q[2]~4_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~7_combout ),
	.ena(\CPU|DL[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[2] .is_wysiwyg = "true";
defparam \CPU|DL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N10
fiftyfivenm_lcell_comb \CPU|DL[1]~feeder (
// Equation(s):
// \CPU|DL[1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|DL[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|DL[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N11
dffeas \CPU|DL[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[1]~feeder_combout ),
	.asdata(\CPU|alu|Q[1]~2_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~7_combout ),
	.ena(\CPU|DL[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[1] .is_wysiwyg = "true";
defparam \CPU|DL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N6
fiftyfivenm_lcell_comb \CPU|Add5~0 (
// Equation(s):
// \CPU|Add5~0_combout  = (\CPU|DL [0] & (\CPU|PC [0] $ (VCC))) # (!\CPU|DL [0] & (\CPU|PC [0] & VCC))
// \CPU|Add5~1  = CARRY((\CPU|DL [0] & \CPU|PC [0]))

	.dataa(\CPU|DL [0]),
	.datab(\CPU|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add5~0_combout ),
	.cout(\CPU|Add5~1 ));
// synopsys translate_off
defparam \CPU|Add5~0 .lut_mask = 16'h6688;
defparam \CPU|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
fiftyfivenm_lcell_comb \CPU|Add5~2 (
// Equation(s):
// \CPU|Add5~2_combout  = (\CPU|DL [1] & ((\CPU|PC [1] & (\CPU|Add5~1  & VCC)) # (!\CPU|PC [1] & (!\CPU|Add5~1 )))) # (!\CPU|DL [1] & ((\CPU|PC [1] & (!\CPU|Add5~1 )) # (!\CPU|PC [1] & ((\CPU|Add5~1 ) # (GND)))))
// \CPU|Add5~3  = CARRY((\CPU|DL [1] & (!\CPU|PC [1] & !\CPU|Add5~1 )) # (!\CPU|DL [1] & ((!\CPU|Add5~1 ) # (!\CPU|PC [1]))))

	.dataa(\CPU|DL [1]),
	.datab(\CPU|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~1 ),
	.combout(\CPU|Add5~2_combout ),
	.cout(\CPU|Add5~3 ));
// synopsys translate_off
defparam \CPU|Add5~2 .lut_mask = 16'h9617;
defparam \CPU|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N30
fiftyfivenm_lcell_comb \CPU|PCAdder[1]~1 (
// Equation(s):
// \CPU|PCAdder[1]~1_combout  = (\CPU|mcode|Mux291~0_combout  & (\CPU|Add5~2_combout )) # (!\CPU|mcode|Mux291~0_combout  & ((\CPU|PC [1])))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux291~0_combout ),
	.datac(\CPU|Add5~2_combout ),
	.datad(\CPU|PC [1]),
	.cin(gnd),
	.combout(\CPU|PCAdder[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[1]~1 .lut_mask = 16'hF3C0;
defparam \CPU|PCAdder[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N0
fiftyfivenm_lcell_comb \CPU|PC[1]~1 (
// Equation(s):
// \CPU|PC[1]~1_combout  = (\CPU|mcode|Mux266~10_combout  & (\CPU|PCAdder[1]~1_combout )) # (!\CPU|mcode|Mux266~10_combout  & ((\CPU|DL [1])))

	.dataa(\CPU|mcode|Mux266~10_combout ),
	.datab(\CPU|PCAdder[1]~1_combout ),
	.datac(gnd),
	.datad(\CPU|DL [1]),
	.cin(gnd),
	.combout(\CPU|PC[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[1]~1 .lut_mask = 16'hDD88;
defparam \CPU|PC[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N0
fiftyfivenm_lcell_comb \CPU|Add0~0 (
// Equation(s):
// \CPU|Add0~0_combout  = \CPU|PC [0] $ (VCC)
// \CPU|Add0~1  = CARRY(\CPU|PC [0])

	.dataa(gnd),
	.datab(\CPU|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add0~0_combout ),
	.cout(\CPU|Add0~1 ));
// synopsys translate_off
defparam \CPU|Add0~0 .lut_mask = 16'h33CC;
defparam \CPU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N2
fiftyfivenm_lcell_comb \CPU|Add0~2 (
// Equation(s):
// \CPU|Add0~2_combout  = (\CPU|PC [1] & (!\CPU|Add0~1 )) # (!\CPU|PC [1] & ((\CPU|Add0~1 ) # (GND)))
// \CPU|Add0~3  = CARRY((!\CPU|Add0~1 ) # (!\CPU|PC [1]))

	.dataa(\CPU|PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~1 ),
	.combout(\CPU|Add0~2_combout ),
	.cout(\CPU|Add0~3 ));
// synopsys translate_off
defparam \CPU|Add0~2 .lut_mask = 16'h5A5F;
defparam \CPU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux109~0 (
// Equation(s):
// \CPU|mcode|Mux109~0_combout  = (\CPU|IR [5]) # (((\CPU|IR [3]) # (!\CPU|mcode|Mux314~0_combout )) # (!\CPU|mcode|Mux251~0_combout ))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|Mux251~0_combout ),
	.datac(\CPU|mcode|Mux314~0_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux109~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux109~0 .lut_mask = 16'hFFBF;
defparam \CPU|mcode|Mux109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N14
fiftyfivenm_lcell_comb \CPU|PC[0]~12 (
// Equation(s):
// \CPU|PC[0]~12_combout  = (!\CPU|Equal0~4_combout  & ((\CPU|mcode|Mux109~0_combout ) # (!\CPU|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Equal0~4_combout ),
	.datac(\CPU|Equal0~1_combout ),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[0]~12 .lut_mask = 16'h3303;
defparam \CPU|PC[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N12
fiftyfivenm_lcell_comb \CPU|PC[0]~13 (
// Equation(s):
// \CPU|PC[0]~13_combout  = (\LessThan1~4_combout  & (((\CPU|mcode|Mux266~10_combout ) # (!\CPU|PC[0]~12_combout )) # (!\CPU|mcode|Mux265~4_combout )))

	.dataa(\CPU|mcode|Mux265~4_combout ),
	.datab(\CPU|mcode|Mux266~10_combout ),
	.datac(\CPU|PC[0]~12_combout ),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\CPU|PC[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[0]~13 .lut_mask = 16'hDF00;
defparam \CPU|PC[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N1
dffeas \CPU|PC[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[1]~1_combout ),
	.asdata(\CPU|Add0~2_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[1] .is_wysiwyg = "true";
defparam \CPU|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N10
fiftyfivenm_lcell_comb \CPU|Add5~4 (
// Equation(s):
// \CPU|Add5~4_combout  = ((\CPU|PC [2] $ (\CPU|DL [2] $ (!\CPU|Add5~3 )))) # (GND)
// \CPU|Add5~5  = CARRY((\CPU|PC [2] & ((\CPU|DL [2]) # (!\CPU|Add5~3 ))) # (!\CPU|PC [2] & (\CPU|DL [2] & !\CPU|Add5~3 )))

	.dataa(\CPU|PC [2]),
	.datab(\CPU|DL [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~3 ),
	.combout(\CPU|Add5~4_combout ),
	.cout(\CPU|Add5~5 ));
// synopsys translate_off
defparam \CPU|Add5~4 .lut_mask = 16'h698E;
defparam \CPU|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N30
fiftyfivenm_lcell_comb \CPU|PCAdder[2]~2 (
// Equation(s):
// \CPU|PCAdder[2]~2_combout  = (\CPU|mcode|Mux291~0_combout  & ((\CPU|Add5~4_combout ))) # (!\CPU|mcode|Mux291~0_combout  & (\CPU|PC [2]))

	.dataa(gnd),
	.datab(\CPU|PC [2]),
	.datac(\CPU|mcode|Mux291~0_combout ),
	.datad(\CPU|Add5~4_combout ),
	.cin(gnd),
	.combout(\CPU|PCAdder[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[2]~2 .lut_mask = 16'hFC0C;
defparam \CPU|PCAdder[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N14
fiftyfivenm_lcell_comb \CPU|PC[2]~2 (
// Equation(s):
// \CPU|PC[2]~2_combout  = (\CPU|mcode|Mux266~10_combout  & (\CPU|PCAdder[2]~2_combout )) # (!\CPU|mcode|Mux266~10_combout  & ((\CPU|DL [2])))

	.dataa(\CPU|PCAdder[2]~2_combout ),
	.datab(\CPU|DL [2]),
	.datac(gnd),
	.datad(\CPU|mcode|Mux266~10_combout ),
	.cin(gnd),
	.combout(\CPU|PC[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[2]~2 .lut_mask = 16'hAACC;
defparam \CPU|PC[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N4
fiftyfivenm_lcell_comb \CPU|Add0~4 (
// Equation(s):
// \CPU|Add0~4_combout  = (\CPU|PC [2] & (\CPU|Add0~3  $ (GND))) # (!\CPU|PC [2] & (!\CPU|Add0~3  & VCC))
// \CPU|Add0~5  = CARRY((\CPU|PC [2] & !\CPU|Add0~3 ))

	.dataa(\CPU|PC [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~3 ),
	.combout(\CPU|Add0~4_combout ),
	.cout(\CPU|Add0~5 ));
// synopsys translate_off
defparam \CPU|Add0~4 .lut_mask = 16'hA50A;
defparam \CPU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y30_N15
dffeas \CPU|PC[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[2]~2_combout ),
	.asdata(\CPU|Add0~4_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[2] .is_wysiwyg = "true";
defparam \CPU|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
fiftyfivenm_lcell_comb \CPU|Add5~6 (
// Equation(s):
// \CPU|Add5~6_combout  = (\CPU|DL [3] & ((\CPU|PC [3] & (\CPU|Add5~5  & VCC)) # (!\CPU|PC [3] & (!\CPU|Add5~5 )))) # (!\CPU|DL [3] & ((\CPU|PC [3] & (!\CPU|Add5~5 )) # (!\CPU|PC [3] & ((\CPU|Add5~5 ) # (GND)))))
// \CPU|Add5~7  = CARRY((\CPU|DL [3] & (!\CPU|PC [3] & !\CPU|Add5~5 )) # (!\CPU|DL [3] & ((!\CPU|Add5~5 ) # (!\CPU|PC [3]))))

	.dataa(\CPU|DL [3]),
	.datab(\CPU|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~5 ),
	.combout(\CPU|Add5~6_combout ),
	.cout(\CPU|Add5~7 ));
// synopsys translate_off
defparam \CPU|Add5~6 .lut_mask = 16'h9617;
defparam \CPU|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N14
fiftyfivenm_lcell_comb \CPU|Add5~8 (
// Equation(s):
// \CPU|Add5~8_combout  = ((\CPU|DL [4] $ (\CPU|PC [4] $ (!\CPU|Add5~7 )))) # (GND)
// \CPU|Add5~9  = CARRY((\CPU|DL [4] & ((\CPU|PC [4]) # (!\CPU|Add5~7 ))) # (!\CPU|DL [4] & (\CPU|PC [4] & !\CPU|Add5~7 )))

	.dataa(\CPU|DL [4]),
	.datab(\CPU|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~7 ),
	.combout(\CPU|Add5~8_combout ),
	.cout(\CPU|Add5~9 ));
// synopsys translate_off
defparam \CPU|Add5~8 .lut_mask = 16'h698E;
defparam \CPU|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
fiftyfivenm_lcell_comb \CPU|PCAdder[4]~4 (
// Equation(s):
// \CPU|PCAdder[4]~4_combout  = (\CPU|mcode|Mux291~0_combout  & (\CPU|Add5~8_combout )) # (!\CPU|mcode|Mux291~0_combout  & ((\CPU|PC [4])))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux291~0_combout ),
	.datac(\CPU|Add5~8_combout ),
	.datad(\CPU|PC [4]),
	.cin(gnd),
	.combout(\CPU|PCAdder[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[4]~4 .lut_mask = 16'hF3C0;
defparam \CPU|PCAdder[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
fiftyfivenm_lcell_comb \CPU|PC[4]~4 (
// Equation(s):
// \CPU|PC[4]~4_combout  = (\CPU|mcode|Mux266~10_combout  & ((\CPU|PCAdder[4]~4_combout ))) # (!\CPU|mcode|Mux266~10_combout  & (\CPU|DL [4]))

	.dataa(\CPU|mcode|Mux266~10_combout ),
	.datab(\CPU|DL [4]),
	.datac(gnd),
	.datad(\CPU|PCAdder[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|PC[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[4]~4 .lut_mask = 16'hEE44;
defparam \CPU|PC[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N6
fiftyfivenm_lcell_comb \CPU|Add0~6 (
// Equation(s):
// \CPU|Add0~6_combout  = (\CPU|PC [3] & (!\CPU|Add0~5 )) # (!\CPU|PC [3] & ((\CPU|Add0~5 ) # (GND)))
// \CPU|Add0~7  = CARRY((!\CPU|Add0~5 ) # (!\CPU|PC [3]))

	.dataa(gnd),
	.datab(\CPU|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~5 ),
	.combout(\CPU|Add0~6_combout ),
	.cout(\CPU|Add0~7 ));
// synopsys translate_off
defparam \CPU|Add0~6 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N8
fiftyfivenm_lcell_comb \CPU|Add0~8 (
// Equation(s):
// \CPU|Add0~8_combout  = (\CPU|PC [4] & (\CPU|Add0~7  $ (GND))) # (!\CPU|PC [4] & (!\CPU|Add0~7  & VCC))
// \CPU|Add0~9  = CARRY((\CPU|PC [4] & !\CPU|Add0~7 ))

	.dataa(gnd),
	.datab(\CPU|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~7 ),
	.combout(\CPU|Add0~8_combout ),
	.cout(\CPU|Add0~9 ));
// synopsys translate_off
defparam \CPU|Add0~8 .lut_mask = 16'hC30C;
defparam \CPU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y30_N25
dffeas \CPU|PC[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[4]~4_combout ),
	.asdata(\CPU|Add0~8_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[4] .is_wysiwyg = "true";
defparam \CPU|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N16
fiftyfivenm_lcell_comb \CPU|Add5~10 (
// Equation(s):
// \CPU|Add5~10_combout  = (\CPU|DL [5] & ((\CPU|PC [5] & (\CPU|Add5~9  & VCC)) # (!\CPU|PC [5] & (!\CPU|Add5~9 )))) # (!\CPU|DL [5] & ((\CPU|PC [5] & (!\CPU|Add5~9 )) # (!\CPU|PC [5] & ((\CPU|Add5~9 ) # (GND)))))
// \CPU|Add5~11  = CARRY((\CPU|DL [5] & (!\CPU|PC [5] & !\CPU|Add5~9 )) # (!\CPU|DL [5] & ((!\CPU|Add5~9 ) # (!\CPU|PC [5]))))

	.dataa(\CPU|DL [5]),
	.datab(\CPU|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~9 ),
	.combout(\CPU|Add5~10_combout ),
	.cout(\CPU|Add5~11 ));
// synopsys translate_off
defparam \CPU|Add5~10 .lut_mask = 16'h9617;
defparam \CPU|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
fiftyfivenm_lcell_comb \CPU|PCAdder[5]~5 (
// Equation(s):
// \CPU|PCAdder[5]~5_combout  = (\CPU|mcode|Mux291~0_combout  & (\CPU|Add5~10_combout )) # (!\CPU|mcode|Mux291~0_combout  & ((\CPU|PC [5])))

	.dataa(\CPU|mcode|Mux291~0_combout ),
	.datab(\CPU|Add5~10_combout ),
	.datac(gnd),
	.datad(\CPU|PC [5]),
	.cin(gnd),
	.combout(\CPU|PCAdder[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[5]~5 .lut_mask = 16'hDD88;
defparam \CPU|PCAdder[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N16
fiftyfivenm_lcell_comb \CPU|PC[5]~5 (
// Equation(s):
// \CPU|PC[5]~5_combout  = (\CPU|mcode|Mux266~10_combout  & ((\CPU|PCAdder[5]~5_combout ))) # (!\CPU|mcode|Mux266~10_combout  & (\CPU|DL [5]))

	.dataa(\CPU|DL [5]),
	.datab(\CPU|PCAdder[5]~5_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux266~10_combout ),
	.cin(gnd),
	.combout(\CPU|PC[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[5]~5 .lut_mask = 16'hCCAA;
defparam \CPU|PC[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
fiftyfivenm_lcell_comb \CPU|Add0~10 (
// Equation(s):
// \CPU|Add0~10_combout  = (\CPU|PC [5] & (!\CPU|Add0~9 )) # (!\CPU|PC [5] & ((\CPU|Add0~9 ) # (GND)))
// \CPU|Add0~11  = CARRY((!\CPU|Add0~9 ) # (!\CPU|PC [5]))

	.dataa(\CPU|PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~9 ),
	.combout(\CPU|Add0~10_combout ),
	.cout(\CPU|Add0~11 ));
// synopsys translate_off
defparam \CPU|Add0~10 .lut_mask = 16'h5A5F;
defparam \CPU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y30_N17
dffeas \CPU|PC[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[5]~5_combout ),
	.asdata(\CPU|Add0~10_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[5] .is_wysiwyg = "true";
defparam \CPU|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
fiftyfivenm_lcell_comb \CPU|Add5~12 (
// Equation(s):
// \CPU|Add5~12_combout  = ((\CPU|DL [6] $ (\CPU|PC [6] $ (!\CPU|Add5~11 )))) # (GND)
// \CPU|Add5~13  = CARRY((\CPU|DL [6] & ((\CPU|PC [6]) # (!\CPU|Add5~11 ))) # (!\CPU|DL [6] & (\CPU|PC [6] & !\CPU|Add5~11 )))

	.dataa(\CPU|DL [6]),
	.datab(\CPU|PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~11 ),
	.combout(\CPU|Add5~12_combout ),
	.cout(\CPU|Add5~13 ));
// synopsys translate_off
defparam \CPU|Add5~12 .lut_mask = 16'h698E;
defparam \CPU|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
fiftyfivenm_lcell_comb \CPU|PCAdder[6]~6 (
// Equation(s):
// \CPU|PCAdder[6]~6_combout  = (\CPU|mcode|Mux291~0_combout  & ((\CPU|Add5~12_combout ))) # (!\CPU|mcode|Mux291~0_combout  & (\CPU|PC [6]))

	.dataa(\CPU|mcode|Mux291~0_combout ),
	.datab(\CPU|PC [6]),
	.datac(gnd),
	.datad(\CPU|Add5~12_combout ),
	.cin(gnd),
	.combout(\CPU|PCAdder[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[6]~6 .lut_mask = 16'hEE44;
defparam \CPU|PCAdder[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N28
fiftyfivenm_lcell_comb \CPU|PC[6]~6 (
// Equation(s):
// \CPU|PC[6]~6_combout  = (\CPU|mcode|Mux266~10_combout  & ((\CPU|PCAdder[6]~6_combout ))) # (!\CPU|mcode|Mux266~10_combout  & (\CPU|DL [6]))

	.dataa(\CPU|DL [6]),
	.datab(\CPU|mcode|Mux266~10_combout ),
	.datac(gnd),
	.datad(\CPU|PCAdder[6]~6_combout ),
	.cin(gnd),
	.combout(\CPU|PC[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[6]~6 .lut_mask = 16'hEE22;
defparam \CPU|PC[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N12
fiftyfivenm_lcell_comb \CPU|Add0~12 (
// Equation(s):
// \CPU|Add0~12_combout  = (\CPU|PC [6] & (\CPU|Add0~11  $ (GND))) # (!\CPU|PC [6] & (!\CPU|Add0~11  & VCC))
// \CPU|Add0~13  = CARRY((\CPU|PC [6] & !\CPU|Add0~11 ))

	.dataa(gnd),
	.datab(\CPU|PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~11 ),
	.combout(\CPU|Add0~12_combout ),
	.cout(\CPU|Add0~13 ));
// synopsys translate_off
defparam \CPU|Add0~12 .lut_mask = 16'hC30C;
defparam \CPU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y30_N29
dffeas \CPU|PC[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[6]~6_combout ),
	.asdata(\CPU|Add0~12_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[6] .is_wysiwyg = "true";
defparam \CPU|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
fiftyfivenm_lcell_comb \CPU|Add5~14 (
// Equation(s):
// \CPU|Add5~14_combout  = (\CPU|PC [7] & ((\CPU|DL [7] & (\CPU|Add5~13  & VCC)) # (!\CPU|DL [7] & (!\CPU|Add5~13 )))) # (!\CPU|PC [7] & ((\CPU|DL [7] & (!\CPU|Add5~13 )) # (!\CPU|DL [7] & ((\CPU|Add5~13 ) # (GND)))))
// \CPU|Add5~15  = CARRY((\CPU|PC [7] & (!\CPU|DL [7] & !\CPU|Add5~13 )) # (!\CPU|PC [7] & ((!\CPU|Add5~13 ) # (!\CPU|DL [7]))))

	.dataa(\CPU|PC [7]),
	.datab(\CPU|DL [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~13 ),
	.combout(\CPU|Add5~14_combout ),
	.cout(\CPU|Add5~15 ));
// synopsys translate_off
defparam \CPU|Add5~14 .lut_mask = 16'h9617;
defparam \CPU|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N28
fiftyfivenm_lcell_comb \CPU|PCAdder[7]~7 (
// Equation(s):
// \CPU|PCAdder[7]~7_combout  = (\CPU|mcode|Mux291~0_combout  & ((\CPU|Add5~14_combout ))) # (!\CPU|mcode|Mux291~0_combout  & (\CPU|PC [7]))

	.dataa(gnd),
	.datab(\CPU|PC [7]),
	.datac(\CPU|mcode|Mux291~0_combout ),
	.datad(\CPU|Add5~14_combout ),
	.cin(gnd),
	.combout(\CPU|PCAdder[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[7]~7 .lut_mask = 16'hFC0C;
defparam \CPU|PCAdder[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N26
fiftyfivenm_lcell_comb \CPU|PC[7]~7 (
// Equation(s):
// \CPU|PC[7]~7_combout  = (\CPU|mcode|Mux266~10_combout  & ((\CPU|PCAdder[7]~7_combout ))) # (!\CPU|mcode|Mux266~10_combout  & (\CPU|DL [7]))

	.dataa(\CPU|DL [7]),
	.datab(\CPU|mcode|Mux266~10_combout ),
	.datac(gnd),
	.datad(\CPU|PCAdder[7]~7_combout ),
	.cin(gnd),
	.combout(\CPU|PC[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[7]~7 .lut_mask = 16'hEE22;
defparam \CPU|PC[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N14
fiftyfivenm_lcell_comb \CPU|Add0~14 (
// Equation(s):
// \CPU|Add0~14_combout  = (\CPU|PC [7] & (!\CPU|Add0~13 )) # (!\CPU|PC [7] & ((\CPU|Add0~13 ) # (GND)))
// \CPU|Add0~15  = CARRY((!\CPU|Add0~13 ) # (!\CPU|PC [7]))

	.dataa(\CPU|PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~13 ),
	.combout(\CPU|Add0~14_combout ),
	.cout(\CPU|Add0~15 ));
// synopsys translate_off
defparam \CPU|Add0~14 .lut_mask = 16'h5A5F;
defparam \CPU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y30_N27
dffeas \CPU|PC[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[7]~7_combout ),
	.asdata(\CPU|Add0~14_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[7] .is_wysiwyg = "true";
defparam \CPU|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N16
fiftyfivenm_lcell_comb \CPU|Add0~16 (
// Equation(s):
// \CPU|Add0~16_combout  = (\CPU|PC [8] & (\CPU|Add0~15  $ (GND))) # (!\CPU|PC [8] & (!\CPU|Add0~15  & VCC))
// \CPU|Add0~17  = CARRY((\CPU|PC [8] & !\CPU|Add0~15 ))

	.dataa(gnd),
	.datab(\CPU|PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~15 ),
	.combout(\CPU|Add0~16_combout ),
	.cout(\CPU|Add0~17 ));
// synopsys translate_off
defparam \CPU|Add0~16 .lut_mask = 16'hC30C;
defparam \CPU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N12
fiftyfivenm_lcell_comb \CPU|Add4~0 (
// Equation(s):
// \CPU|Add4~0_combout  = \CPU|PC [8] $ (VCC)
// \CPU|Add4~1  = CARRY(\CPU|PC [8])

	.dataa(\CPU|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add4~0_combout ),
	.cout(\CPU|Add4~1 ));
// synopsys translate_off
defparam \CPU|Add4~0 .lut_mask = 16'h55AA;
defparam \CPU|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N10
fiftyfivenm_lcell_comb \CPU|Mux7~0 (
// Equation(s):
// \CPU|Mux7~0_combout  = (\CPU|PC[10]~15_combout  & (\CPU|PC[10]~18_combout )) # (!\CPU|PC[10]~15_combout  & ((\CPU|PC[10]~18_combout  & ((\CPU|Add4~0_combout ))) # (!\CPU|PC[10]~18_combout  & (\CPU|DL[0]~0_combout ))))

	.dataa(\CPU|PC[10]~15_combout ),
	.datab(\CPU|PC[10]~18_combout ),
	.datac(\CPU|DL[0]~0_combout ),
	.datad(\CPU|Add4~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux7~0 .lut_mask = 16'hDC98;
defparam \CPU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N12
fiftyfivenm_lcell_comb \CPU|Mux7~1 (
// Equation(s):
// \CPU|Mux7~1_combout  = (\CPU|PC[10]~15_combout  & ((\CPU|Mux7~0_combout  & (\CPU|Add3~0_combout )) # (!\CPU|Mux7~0_combout  & ((\CPU|Add0~16_combout ))))) # (!\CPU|PC[10]~15_combout  & (((\CPU|Mux7~0_combout ))))

	.dataa(\CPU|PC[10]~15_combout ),
	.datab(\CPU|Add3~0_combout ),
	.datac(\CPU|Add0~16_combout ),
	.datad(\CPU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux7~1 .lut_mask = 16'hDDA0;
defparam \CPU|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux265~0 (
// Equation(s):
// \CPU|mcode|Mux265~0_combout  = (\CPU|mcode|process_0~2_combout  & ((\CPU|IR [5] & (\CPU|mcode|Set_Addr_To~0_combout )) # (!\CPU|IR [5] & ((\CPU|Equal0~0_combout )))))

	.dataa(\CPU|mcode|process_0~2_combout ),
	.datab(\CPU|mcode|Set_Addr_To~0_combout ),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux265~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux265~0 .lut_mask = 16'h88A0;
defparam \CPU|mcode|Mux265~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux124~0 (
// Equation(s):
// \CPU|mcode|Mux124~0_combout  = (\CPU|MCycle [2] & (\CPU|MCycle [0] & (\CPU|MCycle [1] $ (\CPU|IR [6]))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux124~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux124~0 .lut_mask = 16'h4080;
defparam \CPU|mcode|Mux124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux124~1 (
// Equation(s):
// \CPU|mcode|Mux124~1_combout  = (\CPU|IR [5] & ((\CPU|IR [6] & ((\CPU|mcode|Mux124~0_combout ))) # (!\CPU|IR [6] & (\CPU|Equal0~3_combout )))) # (!\CPU|IR [5] & ((\CPU|IR [6] & (\CPU|Equal0~3_combout )) # (!\CPU|IR [6] & ((\CPU|mcode|Mux124~0_combout )))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|Equal0~3_combout ),
	.datac(\CPU|IR [6]),
	.datad(\CPU|mcode|Mux124~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux124~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux124~1 .lut_mask = 16'hED48;
defparam \CPU|mcode|Mux124~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux265~1 (
// Equation(s):
// \CPU|mcode|Mux265~1_combout  = (!\CPU|IR [7] & (!\CPU|IR [4] & !\CPU|IR [3]))

	.dataa(\CPU|IR [7]),
	.datab(\CPU|IR [4]),
	.datac(gnd),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux265~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux265~1 .lut_mask = 16'h0011;
defparam \CPU|mcode|Mux265~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux265~2 (
// Equation(s):
// \CPU|mcode|Mux265~2_combout  = (\CPU|mcode|Mux124~1_combout  & ((\CPU|mcode|Mux265~1_combout ) # ((\CPU|Equal0~0_combout  & \CPU|mcode|Mux264~2_combout )))) # (!\CPU|mcode|Mux124~1_combout  & (((\CPU|Equal0~0_combout  & \CPU|mcode|Mux264~2_combout ))))

	.dataa(\CPU|mcode|Mux124~1_combout ),
	.datab(\CPU|mcode|Mux265~1_combout ),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|mcode|Mux264~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux265~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux265~2 .lut_mask = 16'hF888;
defparam \CPU|mcode|Mux265~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux265~3 (
// Equation(s):
// \CPU|mcode|Mux265~3_combout  = (\CPU|IR [2] & (((\CPU|mcode|Mux265~0_combout )))) # (!\CPU|IR [2] & (!\CPU|IR [1] & ((\CPU|mcode|Mux265~2_combout ))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux265~0_combout ),
	.datac(\CPU|mcode|Mux265~2_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux265~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux265~3 .lut_mask = 16'hCC50;
defparam \CPU|mcode|Mux265~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N22
fiftyfivenm_lcell_comb \CPU|PC[10]~16 (
// Equation(s):
// \CPU|PC[10]~16_combout  = ((\CPU|PC[10]~14_combout  & (!\CPU|IR [0] & \CPU|mcode|Mux265~3_combout ))) # (!\CPU|PC[0]~12_combout )

	.dataa(\CPU|PC[10]~14_combout ),
	.datab(\CPU|PC[0]~12_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux265~3_combout ),
	.cin(gnd),
	.combout(\CPU|PC[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[10]~16 .lut_mask = 16'h3B33;
defparam \CPU|PC[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N8
fiftyfivenm_lcell_comb \CPU|PC[8]~17 (
// Equation(s):
// \CPU|PC[8]~17_combout  = (\LessThan1~4_combout  & ((\CPU|PC[10]~16_combout ) # (\CPU|mcode|Mux265~4_combout  $ (!\CPU|mcode|Mux266~10_combout ))))

	.dataa(\CPU|mcode|Mux265~4_combout ),
	.datab(\CPU|mcode|Mux266~10_combout ),
	.datac(\CPU|PC[10]~16_combout ),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\CPU|PC[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[8]~17 .lut_mask = 16'hF900;
defparam \CPU|PC[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N13
dffeas \CPU|PC[8] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[8] .is_wysiwyg = "true";
defparam \CPU|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
fiftyfivenm_lcell_comb \CPU|Selector39~1 (
// Equation(s):
// \CPU|Selector39~1_combout  = (\CPU|PC [0] & ((\CPU|Write_Data_r.Write_Data_PCL~q ) # ((\CPU|Write_Data_r.Write_Data_PCH~q  & \CPU|PC [8])))) # (!\CPU|PC [0] & (\CPU|Write_Data_r.Write_Data_PCH~q  & ((\CPU|PC [8]))))

	.dataa(\CPU|PC [0]),
	.datab(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.datac(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.datad(\CPU|PC [8]),
	.cin(gnd),
	.combout(\CPU|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
fiftyfivenm_lcell_comb \CPU|Selector39~3 (
// Equation(s):
// \CPU|Selector39~3_combout  = (\CPU|Selector39~2_combout ) # ((\CPU|Selector39~1_combout ) # ((!\CPU|Write_Data_r.Write_Data_DL~q  & \CPU|DL [0])))

	.dataa(\CPU|Write_Data_r.Write_Data_DL~q ),
	.datab(\CPU|DL [0]),
	.datac(\CPU|Selector39~2_combout ),
	.datad(\CPU|Selector39~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector39~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~3 .lut_mask = 16'hFFF4;
defparam \CPU|Selector39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N22
fiftyfivenm_lcell_comb \CPU|Write_Data_r~38 (
// Equation(s):
// \CPU|Write_Data_r~38_combout  = (\CPU|mcode|Equal17~0_combout  & (\CPU|mcode|Mux271~0_combout  & (\CPU|IR [4] & \CPU|mcode|Mux32~4_combout )))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|mcode|Mux271~0_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux32~4_combout ),
	.cin(gnd),
	.combout(\CPU|Write_Data_r~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r~38 .lut_mask = 16'h8000;
defparam \CPU|Write_Data_r~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N23
dffeas \CPU|Write_Data_r.Write_Data_YB (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Write_Data_r~38_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_YB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_YB .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_YB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux249~4 (
// Equation(s):
// \CPU|mcode|Mux249~4_combout  = (\CPU|IR [4] & (\CPU|MCycle [0] & ((\CPU|IR [0]) # (\CPU|IR [2])))) # (!\CPU|IR [4] & (((\CPU|IR [0] & !\CPU|IR [2]))))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux249~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux249~4 .lut_mask = 16'hA08C;
defparam \CPU|mcode|Mux249~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux249~7 (
// Equation(s):
// \CPU|mcode|Mux249~7_combout  = (\CPU|MCycle [1] & (\CPU|mcode|Mux249~4_combout )) # (!\CPU|MCycle [1] & (((!\CPU|Equal11~5_combout  & !\CPU|MCycle [0]))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|mcode|Mux249~4_combout ),
	.datac(\CPU|Equal11~5_combout ),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux249~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux249~7 .lut_mask = 16'h888D;
defparam \CPU|mcode|Mux249~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux249~3 (
// Equation(s):
// \CPU|mcode|Mux249~3_combout  = (\CPU|MCycle [2] & (\CPU|IR [4] & (!\CPU|MCycle [1] & \CPU|MCycle [0]))) # (!\CPU|MCycle [2] & (((\CPU|MCycle [1]))))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux249~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux249~3 .lut_mask = 16'h5850;
defparam \CPU|mcode|Mux249~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux244~0 (
// Equation(s):
// \CPU|mcode|Mux244~0_combout  = (\CPU|IR [1] & (\CPU|IR [2] & ((\CPU|IR [6]) # (!\CPU|IR [7]))))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux244~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux244~0 .lut_mask = 16'hB000;
defparam \CPU|mcode|Mux244~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux249~5 (
// Equation(s):
// \CPU|mcode|Mux249~5_combout  = (\CPU|MCycle [2] & (((\CPU|mcode|Mux249~3_combout  & \CPU|mcode|Mux244~0_combout )))) # (!\CPU|MCycle [2] & ((\CPU|mcode|Mux249~7_combout ) # ((\CPU|mcode|Mux249~3_combout  & \CPU|mcode|Mux244~0_combout ))))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|mcode|Mux249~7_combout ),
	.datac(\CPU|mcode|Mux249~3_combout ),
	.datad(\CPU|mcode|Mux244~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux249~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux249~5 .lut_mask = 16'hF444;
defparam \CPU|mcode|Mux249~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux249~6 (
// Equation(s):
// \CPU|mcode|Mux249~6_combout  = (!\CPU|IR [3] & (\CPU|mcode|Mux249~5_combout  & !\CPU|Break~1_combout ))

	.dataa(\CPU|IR [3]),
	.datab(gnd),
	.datac(\CPU|mcode|Mux249~5_combout ),
	.datad(\CPU|Break~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux249~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux249~6 .lut_mask = 16'h0050;
defparam \CPU|mcode|Mux249~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N7
dffeas \CPU|Set_Addr_To_r.Set_Addr_To_ZPG (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux249~6_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Set_Addr_To_r.Set_Addr_To_ZPG .is_wysiwyg = "true";
defparam \CPU|Set_Addr_To_r.Set_Addr_To_ZPG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N18
fiftyfivenm_lcell_comb \CPU|BusB_r[0]~7 (
// Equation(s):
// \CPU|BusB_r[0]~7_combout  = (\LessThan1~4_combout  & ((\CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q ) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q )))

	.dataa(gnd),
	.datab(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datac(\LessThan1~4_combout ),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q ),
	.cin(gnd),
	.combout(\CPU|BusB_r[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BusB_r[0]~7 .lut_mask = 16'hF030;
defparam \CPU|BusB_r[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N12
fiftyfivenm_lcell_comb \CPU|BusB_r[0]~8 (
// Equation(s):
// \CPU|BusB_r[0]~8_combout  = (\CPU|BusB_r[0]~7_combout  & (!\CPU|DL[0]~0_combout )) # (!\CPU|BusB_r[0]~7_combout  & ((\CPU|BusB_r [0])))

	.dataa(\CPU|DL[0]~0_combout ),
	.datab(gnd),
	.datac(\CPU|BusB_r [0]),
	.datad(\CPU|BusB_r[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU|BusB_r[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BusB_r[0]~8 .lut_mask = 16'h55F0;
defparam \CPU|BusB_r[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N13
dffeas \CPU|BusB_r[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[0]~8_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[0] .is_wysiwyg = "true";
defparam \CPU|BusB_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
fiftyfivenm_lcell_comb \CPU|Selector39~0 (
// Equation(s):
// \CPU|Selector39~0_combout  = (\CPU|Y [0] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|Write_Data_r.Write_Data_YB~q  & \CPU|BusB_r [0]))))

	.dataa(\CPU|Write_Data_r.Write_Data_Y~q ),
	.datab(\CPU|Write_Data_r.Write_Data_YB~q ),
	.datac(\CPU|Y [0]),
	.datad(\CPU|BusB_r [0]),
	.cin(gnd),
	.combout(\CPU|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~0 .lut_mask = 16'hE0A0;
defparam \CPU|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
fiftyfivenm_lcell_comb \CPU|mcode|process_0~4 (
// Equation(s):
// \CPU|mcode|process_0~4_combout  = (\CPU|IR [2] & !\CPU|IR [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|process_0~4 .lut_mask = 16'h00F0;
defparam \CPU|mcode|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N2
fiftyfivenm_lcell_comb \CPU|Write_Data_r~44 (
// Equation(s):
// \CPU|Write_Data_r~44_combout  = (\CPU|mcode|Mux3~0_combout  & (\CPU|mcode|Equal17~0_combout  & ((\CPU|mcode|process_0~4_combout ) # (!\CPU|IR [4]))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|mcode|Mux3~0_combout ),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|mcode|process_0~4_combout ),
	.cin(gnd),
	.combout(\CPU|Write_Data_r~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r~44 .lut_mask = 16'hC040;
defparam \CPU|Write_Data_r~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N3
dffeas \CPU|Write_Data_r.Write_Data_AX (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Write_Data_r~44_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_AX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_AX .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_AX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N22
fiftyfivenm_lcell_comb \CPU|Write_Data_r~43 (
// Equation(s):
// \CPU|Write_Data_r~43_combout  = (\CPU|IR [4] & (\CPU|mcode|Mux3~0_combout  & (\CPU|mcode|Equal17~0_combout  & !\CPU|mcode|process_0~4_combout )))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|mcode|Mux3~0_combout ),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|mcode|process_0~4_combout ),
	.cin(gnd),
	.combout(\CPU|Write_Data_r~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r~43 .lut_mask = 16'h0080;
defparam \CPU|Write_Data_r~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N23
dffeas \CPU|Write_Data_r.Write_Data_AXB (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Write_Data_r~43_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_AXB .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_AXB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N28
fiftyfivenm_lcell_comb \CPU|Write_Data_r~42 (
// Equation(s):
// \CPU|Write_Data_r~42_combout  = (\CPU|mcode|Mux32~4_combout  & (\CPU|mcode|Equal17~0_combout  & (\CPU|IR [4] & \CPU|Write_Data_r~32_combout )))

	.dataa(\CPU|mcode|Mux32~4_combout ),
	.datab(\CPU|mcode|Equal17~0_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|Write_Data_r~32_combout ),
	.cin(gnd),
	.combout(\CPU|Write_Data_r~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r~42 .lut_mask = 16'h8000;
defparam \CPU|Write_Data_r~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N29
dffeas \CPU|Write_Data_r.Write_Data_XB (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Write_Data_r~42_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_XB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_XB .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_XB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N4
fiftyfivenm_lcell_comb \CPU|Selector39~4 (
// Equation(s):
// \CPU|Selector39~4_combout  = (\CPU|BusB_r [0] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|ABC [0] & \CPU|Write_Data_r.Write_Data_AXB~q ))))

	.dataa(\CPU|ABC [0]),
	.datab(\CPU|BusB_r [0]),
	.datac(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datad(\CPU|Write_Data_r.Write_Data_XB~q ),
	.cin(gnd),
	.combout(\CPU|Selector39~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~4 .lut_mask = 16'hCC80;
defparam \CPU|Selector39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N22
fiftyfivenm_lcell_comb \CPU|Write_Data_r~45 (
// Equation(s):
// \CPU|Write_Data_r~45_combout  = (!\CPU|IR [0] & (\CPU|IR [1] & (!\CPU|mcode|Equal19~1_combout  & \CPU|mcode|Equal17~0_combout )))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Equal19~1_combout ),
	.datad(\CPU|mcode|Equal17~0_combout ),
	.cin(gnd),
	.combout(\CPU|Write_Data_r~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r~45 .lut_mask = 16'h0400;
defparam \CPU|Write_Data_r~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N23
dffeas \CPU|Write_Data_r.Write_Data_X (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Write_Data_r~45_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_X~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_X .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_X .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
fiftyfivenm_lcell_comb \CPU|Selector39~5 (
// Equation(s):
// \CPU|Selector39~5_combout  = (\CPU|Selector39~4_combout ) # ((\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|Write_Data_r.Write_Data_AX~q  & \CPU|ABC [0])))

	.dataa(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datab(\CPU|Selector39~4_combout ),
	.datac(\CPU|Write_Data_r.Write_Data_X~q ),
	.datad(\CPU|ABC [0]),
	.cin(gnd),
	.combout(\CPU|Selector39~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~5 .lut_mask = 16'hFEFC;
defparam \CPU|Selector39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
fiftyfivenm_lcell_comb \CPU|Selector39~6 (
// Equation(s):
// \CPU|Selector39~6_combout  = (\CPU|Selector39~3_combout ) # ((\CPU|Selector39~0_combout ) # ((\CPU|X [0] & \CPU|Selector39~5_combout )))

	.dataa(\CPU|Selector39~3_combout ),
	.datab(\CPU|X [0]),
	.datac(\CPU|Selector39~0_combout ),
	.datad(\CPU|Selector39~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector39~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~6 .lut_mask = 16'hFEFA;
defparam \CPU|Selector39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N22
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout  = (\CPU|Selector17~0_combout  & \CPU|Selector18~0_combout )

	.dataa(gnd),
	.datab(\CPU|Selector17~0_combout ),
	.datac(\CPU|Selector18~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2 .lut_mask = 16'hC0C0;
defparam \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~9 (
// Equation(s):
// \CPU|mcode|Mux250~9_combout  = (!\CPU|MCycle [2] & (\CPU|MCycle [1] & (!\CPU|IR [4] & \CPU|MCycle [0])))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~9 .lut_mask = 16'h0400;
defparam \CPU|mcode|Mux250~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~10 (
// Equation(s):
// \CPU|mcode|Mux250~10_combout  = (\CPU|mcode|process_0~2_combout  & (((\CPU|mcode|Mux172~0_combout  & \CPU|IR [5])))) # (!\CPU|mcode|process_0~2_combout  & (\CPU|mcode|Mux250~9_combout ))

	.dataa(\CPU|mcode|process_0~2_combout ),
	.datab(\CPU|mcode|Mux250~9_combout ),
	.datac(\CPU|mcode|Mux172~0_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~10 .lut_mask = 16'hE444;
defparam \CPU|mcode|Mux250~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~8 (
// Equation(s):
// \CPU|mcode|Mux250~8_combout  = (\CPU|IR [4] & ((\CPU|MCycle [1] & ((!\CPU|MCycle [2]))) # (!\CPU|MCycle [1] & (\CPU|mcode|process_0~3_combout  & \CPU|MCycle [2]))))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~8 .lut_mask = 16'h2C00;
defparam \CPU|mcode|Mux250~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N0
fiftyfivenm_lcell_comb \CPU|mcode|Set_Addr_To~1 (
// Equation(s):
// \CPU|mcode|Set_Addr_To~1_combout  = (\CPU|mcode|process_0~3_combout  & ((\CPU|mcode|Set_Addr_To~0_combout ) # ((\CPU|mcode|Mux172~0_combout )))) # (!\CPU|mcode|process_0~3_combout  & (((\CPU|Equal0~0_combout ))))

	.dataa(\CPU|mcode|Set_Addr_To~0_combout ),
	.datab(\CPU|mcode|Mux172~0_combout ),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_Addr_To~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_Addr_To~1 .lut_mask = 16'hEFE0;
defparam \CPU|mcode|Set_Addr_To~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~13 (
// Equation(s):
// \CPU|mcode|Mux250~13_combout  = (\CPU|mcode|Set_Addr_To~1_combout  & (!\CPU|IR [4] & ((\CPU|IR [1]) # (\CPU|IR [0]))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Set_Addr_To~1_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~13 .lut_mask = 16'h0C08;
defparam \CPU|mcode|Mux250~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~11 (
// Equation(s):
// \CPU|mcode|Mux250~11_combout  = (\CPU|mcode|Mux250~8_combout ) # ((\CPU|mcode|Mux250~13_combout ) # ((\CPU|mcode|Mux271~0_combout  & \CPU|mcode|Mux250~10_combout )))

	.dataa(\CPU|mcode|Mux271~0_combout ),
	.datab(\CPU|mcode|Mux250~10_combout ),
	.datac(\CPU|mcode|Mux250~8_combout ),
	.datad(\CPU|mcode|Mux250~13_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~11 .lut_mask = 16'hFFF8;
defparam \CPU|mcode|Mux250~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux214~0 (
// Equation(s):
// \CPU|mcode|Mux214~0_combout  = (\CPU|MCycle [2] & ((\CPU|MCycle [1]) # ((!\CPU|mcode|process_0~3_combout  & \CPU|MCycle [0])))) # (!\CPU|MCycle [2] & (!\CPU|MCycle [1]))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux214~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux214~0 .lut_mask = 16'h9B99;
defparam \CPU|mcode|Mux214~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~5 (
// Equation(s):
// \CPU|mcode|Mux250~5_combout  = (\CPU|IR [3] & ((!\CPU|mcode|Mux214~0_combout ))) # (!\CPU|IR [3] & (\CPU|Equal0~5_combout ))

	.dataa(gnd),
	.datab(\CPU|Equal0~5_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux214~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~5 .lut_mask = 16'h0CFC;
defparam \CPU|mcode|Mux250~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~2 (
// Equation(s):
// \CPU|mcode|Mux250~2_combout  = (\CPU|IR [0] & ((\CPU|MCycle [0]) # ((\CPU|mcode|process_0~3_combout  & !\CPU|MCycle [1]))))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~2 .lut_mask = 16'hF020;
defparam \CPU|mcode|Mux250~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~3 (
// Equation(s):
// \CPU|mcode|Mux250~3_combout  = (!\CPU|mcode|Mux109~0_combout  & (!\CPU|MCycle [1] & (!\CPU|IR [0] & \CPU|mcode|Mux255~0_combout )))

	.dataa(\CPU|mcode|Mux109~0_combout ),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux255~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~3 .lut_mask = 16'h0100;
defparam \CPU|mcode|Mux250~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~4 (
// Equation(s):
// \CPU|mcode|Mux250~4_combout  = (\CPU|MCycle [2] & (!\CPU|IR [3] & ((\CPU|mcode|Mux250~2_combout ) # (\CPU|mcode|Mux250~3_combout ))))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|mcode|Mux250~2_combout ),
	.datac(\CPU|mcode|Mux250~3_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~4 .lut_mask = 16'h00A8;
defparam \CPU|mcode|Mux250~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~6 (
// Equation(s):
// \CPU|mcode|Mux250~6_combout  = (\CPU|IR [4] & \CPU|IR [0])

	.dataa(\CPU|IR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~6 .lut_mask = 16'hAA00;
defparam \CPU|mcode|Mux250~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~7 (
// Equation(s):
// \CPU|mcode|Mux250~7_combout  = (!\CPU|IR [2] & ((\CPU|mcode|Mux250~4_combout ) # ((\CPU|mcode|Mux250~5_combout  & \CPU|mcode|Mux250~6_combout ))))

	.dataa(\CPU|mcode|Mux250~5_combout ),
	.datab(\CPU|mcode|Mux250~4_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux250~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~7 .lut_mask = 16'h0E0C;
defparam \CPU|mcode|Mux250~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~12 (
// Equation(s):
// \CPU|mcode|Mux250~12_combout  = (!\CPU|Break~1_combout  & ((\CPU|mcode|Mux250~7_combout ) # ((\CPU|mcode|Mux250~11_combout  & \CPU|mcode|Mux32~4_combout ))))

	.dataa(\CPU|Break~1_combout ),
	.datab(\CPU|mcode|Mux250~11_combout ),
	.datac(\CPU|mcode|Mux32~4_combout ),
	.datad(\CPU|mcode|Mux250~7_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~12 .lut_mask = 16'h5540;
defparam \CPU|mcode|Mux250~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
fiftyfivenm_lcell_comb \CPU|Set_Addr_To_r.Set_Addr_To_BA~feeder (
// Equation(s):
// \CPU|Set_Addr_To_r.Set_Addr_To_BA~feeder_combout  = \CPU|mcode|Mux250~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|mcode|Mux250~12_combout ),
	.cin(gnd),
	.combout(\CPU|Set_Addr_To_r.Set_Addr_To_BA~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Set_Addr_To_r.Set_Addr_To_BA~feeder .lut_mask = 16'hFF00;
defparam \CPU|Set_Addr_To_r.Set_Addr_To_BA~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N15
dffeas \CPU|Set_Addr_To_r.Set_Addr_To_BA (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Set_Addr_To_r.Set_Addr_To_BA~feeder_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Set_Addr_To_r.Set_Addr_To_BA .is_wysiwyg = "true";
defparam \CPU|Set_Addr_To_r.Set_Addr_To_BA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N24
fiftyfivenm_lcell_comb \CPU|Selector30~0 (
// Equation(s):
// \CPU|Selector30~0_combout  = (\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.cin(gnd),
	.combout(\CPU|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector30~0 .lut_mask = 16'hF0FF;
defparam \CPU|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux249~2 (
// Equation(s):
// \CPU|mcode|Mux249~2_combout  = (!\CPU|Equal11~5_combout  & (\CPU|Equal0~2_combout  & (!\CPU|MCycle [2] & !\CPU|IR [3])))

	.dataa(\CPU|Equal11~5_combout ),
	.datab(\CPU|Equal0~2_combout ),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux249~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux249~2 .lut_mask = 16'h0004;
defparam \CPU|mcode|Mux249~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux284~0 (
// Equation(s):
// \CPU|mcode|Mux284~0_combout  = (!\CPU|IR [3] & ((\CPU|IR [2] & ((\CPU|IR [4]))) # (!\CPU|IR [2] & (\CPU|IR [0] & !\CPU|IR [4]))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux284~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux284~0 .lut_mask = 16'h00C2;
defparam \CPU|mcode|Mux284~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N22
fiftyfivenm_lcell_comb \CPU|AD[6]~0 (
// Equation(s):
// \CPU|AD[6]~0_combout  = (!\CPU|mcode|Mux249~2_combout  & (\CPU|mcode|Mux284~0_combout  & \CPU|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux249~2_combout ),
	.datac(\CPU|mcode|Mux284~0_combout ),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|AD[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD[6]~0 .lut_mask = 16'h3000;
defparam \CPU|AD[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N8
fiftyfivenm_lcell_comb \CPU|AD[6]~1 (
// Equation(s):
// \CPU|AD[6]~1_combout  = (\CPU|MCycle [1] & (!\CPU|IR [3] & (!\CPU|MCycle [2] & \CPU|MCycle [0])))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|AD[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD[6]~1 .lut_mask = 16'h0200;
defparam \CPU|AD[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N26
fiftyfivenm_lcell_comb \CPU|AD[6]~2 (
// Equation(s):
// \CPU|AD[6]~2_combout  = (\CPU|mcode|Mux122~4_combout  & (\CPU|AD[6]~1_combout  & (!\CPU|mcode|process_0~3_combout  & \CPU|IR [2])))

	.dataa(\CPU|mcode|Mux122~4_combout ),
	.datab(\CPU|AD[6]~1_combout ),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|AD[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD[6]~2 .lut_mask = 16'h0800;
defparam \CPU|AD[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N0
fiftyfivenm_lcell_comb \CPU|AD[6]~3 (
// Equation(s):
// \CPU|AD[6]~3_combout  = (\CPU|mcode|Mux249~2_combout ) # ((\CPU|mcode|Mux284~0_combout  & (\CPU|AD[6]~2_combout  & \CPU|Equal0~0_combout )))

	.dataa(\CPU|mcode|Mux284~0_combout ),
	.datab(\CPU|mcode|Mux249~2_combout ),
	.datac(\CPU|AD[6]~2_combout ),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|AD[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD[6]~3 .lut_mask = 16'hECCC;
defparam \CPU|AD[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
fiftyfivenm_lcell_comb \CPU|Add11~0 (
// Equation(s):
// \CPU|Add11~0_combout  = (\CPU|Y [0] & (\CPU|AD [0] $ (VCC))) # (!\CPU|Y [0] & (\CPU|AD [0] & VCC))
// \CPU|Add11~1  = CARRY((\CPU|Y [0] & \CPU|AD [0]))

	.dataa(\CPU|Y [0]),
	.datab(\CPU|AD [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add11~0_combout ),
	.cout(\CPU|Add11~1 ));
// synopsys translate_off
defparam \CPU|Add11~0 .lut_mask = 16'h6688;
defparam \CPU|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
fiftyfivenm_lcell_comb \CPU|Add12~0 (
// Equation(s):
// \CPU|Add12~0_combout  = (\CPU|AD [0] & (\CPU|X [0] $ (VCC))) # (!\CPU|AD [0] & (\CPU|X [0] & VCC))
// \CPU|Add12~1  = CARRY((\CPU|AD [0] & \CPU|X [0]))

	.dataa(\CPU|AD [0]),
	.datab(\CPU|X [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add12~0_combout ),
	.cout(\CPU|Add12~1 ));
// synopsys translate_off
defparam \CPU|Add12~0 .lut_mask = 16'h6688;
defparam \CPU|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
fiftyfivenm_lcell_comb \CPU|Add7~0 (
// Equation(s):
// \CPU|Add7~0_combout  = \CPU|AD [0] $ (VCC)
// \CPU|Add7~1  = CARRY(\CPU|AD [0])

	.dataa(\CPU|AD [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add7~0_combout ),
	.cout(\CPU|Add7~1 ));
// synopsys translate_off
defparam \CPU|Add7~0 .lut_mask = 16'h55AA;
defparam \CPU|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
fiftyfivenm_lcell_comb \CPU|AD~20 (
// Equation(s):
// \CPU|AD~20_combout  = (\CPU|AD[6]~3_combout  & (\CPU|AD[6]~0_combout )) # (!\CPU|AD[6]~3_combout  & ((\CPU|AD[6]~0_combout  & (\CPU|Add12~0_combout )) # (!\CPU|AD[6]~0_combout  & ((\CPU|Add7~0_combout )))))

	.dataa(\CPU|AD[6]~3_combout ),
	.datab(\CPU|AD[6]~0_combout ),
	.datac(\CPU|Add12~0_combout ),
	.datad(\CPU|Add7~0_combout ),
	.cin(gnd),
	.combout(\CPU|AD~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~20 .lut_mask = 16'hD9C8;
defparam \CPU|AD~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
fiftyfivenm_lcell_comb \CPU|AD~21 (
// Equation(s):
// \CPU|AD~21_combout  = (\CPU|AD~20_combout  & ((\CPU|Add11~0_combout ) # ((!\CPU|AD[6]~3_combout )))) # (!\CPU|AD~20_combout  & (((\CPU|AD[6]~3_combout  & \CPU|DL[0]~0_combout ))))

	.dataa(\CPU|Add11~0_combout ),
	.datab(\CPU|AD~20_combout ),
	.datac(\CPU|AD[6]~3_combout ),
	.datad(\CPU|DL[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|AD~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~21 .lut_mask = 16'hBC8C;
defparam \CPU|AD~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N6
fiftyfivenm_lcell_comb \CPU|AD[1]~6 (
// Equation(s):
// \CPU|AD[1]~6_combout  = (!\CPU|mcode|Mux249~2_combout  & ((!\CPU|Equal0~0_combout ) # (!\CPU|mcode|Mux284~0_combout )))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux249~2_combout ),
	.datac(\CPU|mcode|Mux284~0_combout ),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|AD[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD[1]~6 .lut_mask = 16'h0333;
defparam \CPU|AD[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~8 (
// Equation(s):
// \CPU|mcode|Mux32~8_combout  = (!\CPU|IR [2] & (!\CPU|IR [3] & (\CPU|MCycle [2] $ (\CPU|MCycle [1]))))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~8 .lut_mask = 16'h0006;
defparam \CPU|mcode|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~9 (
// Equation(s):
// \CPU|mcode|Mux32~9_combout  = (\CPU|mcode|Mux32~8_combout  & ((\CPU|MCycle [0]) # ((\CPU|IR [3] & \CPU|Equal0~5_combout )))) # (!\CPU|mcode|Mux32~8_combout  & (((\CPU|IR [3] & \CPU|Equal0~5_combout ))))

	.dataa(\CPU|mcode|Mux32~8_combout ),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~9 .lut_mask = 16'hF888;
defparam \CPU|mcode|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~7 (
// Equation(s):
// \CPU|mcode|Mux32~7_combout  = (!\CPU|IR [2] & (!\CPU|IR [3] & \CPU|Equal0~5_combout ))

	.dataa(\CPU|IR [2]),
	.datab(gnd),
	.datac(\CPU|IR [3]),
	.datad(\CPU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~7 .lut_mask = 16'h0500;
defparam \CPU|mcode|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux286~0 (
// Equation(s):
// \CPU|mcode|Mux286~0_combout  = (!\CPU|IR [1] & (\CPU|Equal0~5_combout  & (\CPU|IR [5] & \CPU|mcode|process_0~2_combout )))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|Equal0~5_combout ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|mcode|process_0~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux286~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux286~0 .lut_mask = 16'h4000;
defparam \CPU|mcode|Mux286~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux286~1 (
// Equation(s):
// \CPU|mcode|Mux286~1_combout  = (\CPU|IR [4] & (\CPU|IR [0])) # (!\CPU|IR [4] & ((\CPU|IR [0] & (\CPU|mcode|Mux32~7_combout )) # (!\CPU|IR [0] & ((\CPU|mcode|Mux286~0_combout )))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux32~7_combout ),
	.datad(\CPU|mcode|Mux286~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux286~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux286~1 .lut_mask = 16'hD9C8;
defparam \CPU|mcode|Mux286~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~17 (
// Equation(s):
// \CPU|mcode|Mux32~17_combout  = (\CPU|IR [2] & (\CPU|IR [3] & \CPU|Equal0~5_combout ))

	.dataa(\CPU|IR [2]),
	.datab(gnd),
	.datac(\CPU|IR [3]),
	.datad(\CPU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~17 .lut_mask = 16'hA000;
defparam \CPU|mcode|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux286~2 (
// Equation(s):
// \CPU|mcode|Mux286~2_combout  = (\CPU|mcode|Mux286~1_combout  & ((\CPU|mcode|Mux32~9_combout ) # ((!\CPU|IR [4])))) # (!\CPU|mcode|Mux286~1_combout  & (((\CPU|IR [4] & \CPU|mcode|Mux32~17_combout ))))

	.dataa(\CPU|mcode|Mux32~9_combout ),
	.datab(\CPU|mcode|Mux286~1_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux32~17_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux286~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux286~2 .lut_mask = 16'hBC8C;
defparam \CPU|mcode|Mux286~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux285~1 (
// Equation(s):
// \CPU|mcode|Mux285~1_combout  = (\CPU|IR [0] & ((\CPU|MCycle [2] & (\CPU|MCycle [0] & !\CPU|MCycle [1])) # (!\CPU|MCycle [2] & (!\CPU|MCycle [0] & \CPU|MCycle [1]))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux285~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux285~1 .lut_mask = 16'h0280;
defparam \CPU|mcode|Mux285~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux285~0 (
// Equation(s):
// \CPU|mcode|Mux285~0_combout  = (!\CPU|Equal11~5_combout  & (\CPU|IR [3] & (!\CPU|MCycle [2] & \CPU|MCycle [1])))

	.dataa(\CPU|Equal11~5_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux285~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux285~0 .lut_mask = 16'h0400;
defparam \CPU|mcode|Mux285~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux285~2 (
// Equation(s):
// \CPU|mcode|Mux285~2_combout  = (\CPU|IR [4] & ((\CPU|mcode|Mux285~0_combout ) # ((\CPU|mcode|Mux285~1_combout  & \CPU|mcode|Mux32~6_combout ))))

	.dataa(\CPU|mcode|Mux285~1_combout ),
	.datab(\CPU|mcode|Mux285~0_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux32~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux285~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux285~2 .lut_mask = 16'hE0C0;
defparam \CPU|mcode|Mux285~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N6
fiftyfivenm_lcell_comb \CPU|AD[1]~7 (
// Equation(s):
// \CPU|AD[1]~7_combout  = (\LessThan1~4_combout  & (((\CPU|mcode|Mux286~2_combout  & !\CPU|mcode|Mux285~2_combout )) # (!\CPU|AD[1]~6_combout )))

	.dataa(\LessThan1~4_combout ),
	.datab(\CPU|AD[1]~6_combout ),
	.datac(\CPU|mcode|Mux286~2_combout ),
	.datad(\CPU|mcode|Mux285~2_combout ),
	.cin(gnd),
	.combout(\CPU|AD[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD[1]~7 .lut_mask = 16'h22A2;
defparam \CPU|AD[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N7
dffeas \CPU|AD[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~21_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[0] .is_wysiwyg = "true";
defparam \CPU|AD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
fiftyfivenm_lcell_comb \CPU|Add7~2 (
// Equation(s):
// \CPU|Add7~2_combout  = (\CPU|AD [1] & (!\CPU|Add7~1 )) # (!\CPU|AD [1] & ((\CPU|Add7~1 ) # (GND)))
// \CPU|Add7~3  = CARRY((!\CPU|Add7~1 ) # (!\CPU|AD [1]))

	.dataa(gnd),
	.datab(\CPU|AD [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~1 ),
	.combout(\CPU|Add7~2_combout ),
	.cout(\CPU|Add7~3 ));
// synopsys translate_off
defparam \CPU|Add7~2 .lut_mask = 16'h3C3F;
defparam \CPU|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
fiftyfivenm_lcell_comb \CPU|Add12~2 (
// Equation(s):
// \CPU|Add12~2_combout  = (\CPU|AD [1] & ((\CPU|X [1] & (\CPU|Add12~1  & VCC)) # (!\CPU|X [1] & (!\CPU|Add12~1 )))) # (!\CPU|AD [1] & ((\CPU|X [1] & (!\CPU|Add12~1 )) # (!\CPU|X [1] & ((\CPU|Add12~1 ) # (GND)))))
// \CPU|Add12~3  = CARRY((\CPU|AD [1] & (!\CPU|X [1] & !\CPU|Add12~1 )) # (!\CPU|AD [1] & ((!\CPU|Add12~1 ) # (!\CPU|X [1]))))

	.dataa(\CPU|AD [1]),
	.datab(\CPU|X [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add12~1 ),
	.combout(\CPU|Add12~2_combout ),
	.cout(\CPU|Add12~3 ));
// synopsys translate_off
defparam \CPU|Add12~2 .lut_mask = 16'h9617;
defparam \CPU|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
fiftyfivenm_lcell_comb \CPU|AD~18 (
// Equation(s):
// \CPU|AD~18_combout  = (\CPU|AD[6]~3_combout  & (\CPU|AD[6]~0_combout )) # (!\CPU|AD[6]~3_combout  & ((\CPU|AD[6]~0_combout  & ((\CPU|Add12~2_combout ))) # (!\CPU|AD[6]~0_combout  & (\CPU|Add7~2_combout ))))

	.dataa(\CPU|AD[6]~3_combout ),
	.datab(\CPU|AD[6]~0_combout ),
	.datac(\CPU|Add7~2_combout ),
	.datad(\CPU|Add12~2_combout ),
	.cin(gnd),
	.combout(\CPU|AD~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~18 .lut_mask = 16'hDC98;
defparam \CPU|AD~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
fiftyfivenm_lcell_comb \CPU|Add11~2 (
// Equation(s):
// \CPU|Add11~2_combout  = (\CPU|Y [1] & ((\CPU|AD [1] & (\CPU|Add11~1  & VCC)) # (!\CPU|AD [1] & (!\CPU|Add11~1 )))) # (!\CPU|Y [1] & ((\CPU|AD [1] & (!\CPU|Add11~1 )) # (!\CPU|AD [1] & ((\CPU|Add11~1 ) # (GND)))))
// \CPU|Add11~3  = CARRY((\CPU|Y [1] & (!\CPU|AD [1] & !\CPU|Add11~1 )) # (!\CPU|Y [1] & ((!\CPU|Add11~1 ) # (!\CPU|AD [1]))))

	.dataa(\CPU|Y [1]),
	.datab(\CPU|AD [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add11~1 ),
	.combout(\CPU|Add11~2_combout ),
	.cout(\CPU|Add11~3 ));
// synopsys translate_off
defparam \CPU|Add11~2 .lut_mask = 16'h9617;
defparam \CPU|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
fiftyfivenm_lcell_comb \CPU|AD~19 (
// Equation(s):
// \CPU|AD~19_combout  = (\CPU|AD[6]~3_combout  & ((\CPU|AD~18_combout  & (\CPU|Add11~2_combout )) # (!\CPU|AD~18_combout  & ((\CPU|DL[1]~1_combout ))))) # (!\CPU|AD[6]~3_combout  & (\CPU|AD~18_combout ))

	.dataa(\CPU|AD[6]~3_combout ),
	.datab(\CPU|AD~18_combout ),
	.datac(\CPU|Add11~2_combout ),
	.datad(\CPU|DL[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|AD~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~19 .lut_mask = 16'hE6C4;
defparam \CPU|AD~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N9
dffeas \CPU|AD[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~19_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[1] .is_wysiwyg = "true";
defparam \CPU|AD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
fiftyfivenm_lcell_comb \CPU|Add7~4 (
// Equation(s):
// \CPU|Add7~4_combout  = (\CPU|AD [2] & (\CPU|Add7~3  $ (GND))) # (!\CPU|AD [2] & (!\CPU|Add7~3  & VCC))
// \CPU|Add7~5  = CARRY((\CPU|AD [2] & !\CPU|Add7~3 ))

	.dataa(gnd),
	.datab(\CPU|AD [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~3 ),
	.combout(\CPU|Add7~4_combout ),
	.cout(\CPU|Add7~5 ));
// synopsys translate_off
defparam \CPU|Add7~4 .lut_mask = 16'hC30C;
defparam \CPU|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
fiftyfivenm_lcell_comb \CPU|AD~14 (
// Equation(s):
// \CPU|AD~14_combout  = (\CPU|AD[6]~0_combout  & (((\CPU|AD[6]~3_combout )))) # (!\CPU|AD[6]~0_combout  & ((\CPU|AD[6]~3_combout  & ((\CPU|DL[2]~2_combout ))) # (!\CPU|AD[6]~3_combout  & (\CPU|Add7~4_combout ))))

	.dataa(\CPU|AD[6]~0_combout ),
	.datab(\CPU|Add7~4_combout ),
	.datac(\CPU|DL[2]~2_combout ),
	.datad(\CPU|AD[6]~3_combout ),
	.cin(gnd),
	.combout(\CPU|AD~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~14 .lut_mask = 16'hFA44;
defparam \CPU|AD~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
fiftyfivenm_lcell_comb \CPU|Add11~4 (
// Equation(s):
// \CPU|Add11~4_combout  = ((\CPU|Y [2] $ (\CPU|AD [2] $ (!\CPU|Add11~3 )))) # (GND)
// \CPU|Add11~5  = CARRY((\CPU|Y [2] & ((\CPU|AD [2]) # (!\CPU|Add11~3 ))) # (!\CPU|Y [2] & (\CPU|AD [2] & !\CPU|Add11~3 )))

	.dataa(\CPU|Y [2]),
	.datab(\CPU|AD [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add11~3 ),
	.combout(\CPU|Add11~4_combout ),
	.cout(\CPU|Add11~5 ));
// synopsys translate_off
defparam \CPU|Add11~4 .lut_mask = 16'h698E;
defparam \CPU|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
fiftyfivenm_lcell_comb \CPU|Add12~4 (
// Equation(s):
// \CPU|Add12~4_combout  = ((\CPU|X [2] $ (\CPU|AD [2] $ (!\CPU|Add12~3 )))) # (GND)
// \CPU|Add12~5  = CARRY((\CPU|X [2] & ((\CPU|AD [2]) # (!\CPU|Add12~3 ))) # (!\CPU|X [2] & (\CPU|AD [2] & !\CPU|Add12~3 )))

	.dataa(\CPU|X [2]),
	.datab(\CPU|AD [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add12~3 ),
	.combout(\CPU|Add12~4_combout ),
	.cout(\CPU|Add12~5 ));
// synopsys translate_off
defparam \CPU|Add12~4 .lut_mask = 16'h698E;
defparam \CPU|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
fiftyfivenm_lcell_comb \CPU|AD~15 (
// Equation(s):
// \CPU|AD~15_combout  = (\CPU|AD[6]~0_combout  & ((\CPU|AD~14_combout  & (\CPU|Add11~4_combout )) # (!\CPU|AD~14_combout  & ((\CPU|Add12~4_combout ))))) # (!\CPU|AD[6]~0_combout  & (\CPU|AD~14_combout ))

	.dataa(\CPU|AD[6]~0_combout ),
	.datab(\CPU|AD~14_combout ),
	.datac(\CPU|Add11~4_combout ),
	.datad(\CPU|Add12~4_combout ),
	.cin(gnd),
	.combout(\CPU|AD~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~15 .lut_mask = 16'hE6C4;
defparam \CPU|AD~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N5
dffeas \CPU|AD[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~15_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[2] .is_wysiwyg = "true";
defparam \CPU|AD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N14
fiftyfivenm_lcell_comb \CPU|Selector30~1 (
// Equation(s):
// \CPU|Selector30~1_combout  = ((!\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & \CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q )) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q )

	.dataa(gnd),
	.datab(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q ),
	.cin(gnd),
	.combout(\CPU|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector30~1 .lut_mask = 16'h3F33;
defparam \CPU|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N10
fiftyfivenm_lcell_comb \CPU|Selector29~0 (
// Equation(s):
// \CPU|Selector29~0_combout  = (\CPU|Selector30~1_combout  & (((\CPU|AD [2]) # (\CPU|Selector30~0_combout )))) # (!\CPU|Selector30~1_combout  & (\CPU|S [2] & ((!\CPU|Selector30~0_combout ))))

	.dataa(\CPU|S [2]),
	.datab(\CPU|AD [2]),
	.datac(\CPU|Selector30~1_combout ),
	.datad(\CPU|Selector30~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector29~0 .lut_mask = 16'hF0CA;
defparam \CPU|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
fiftyfivenm_lcell_comb \CPU|Add9~0 (
// Equation(s):
// \CPU|Add9~0_combout  = (\CPU|BAL [0] & (\CPU|Selector7~6_combout  $ (VCC))) # (!\CPU|BAL [0] & (\CPU|Selector7~6_combout  & VCC))
// \CPU|Add9~1  = CARRY((\CPU|BAL [0] & \CPU|Selector7~6_combout ))

	.dataa(\CPU|BAL [0]),
	.datab(\CPU|Selector7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add9~0_combout ),
	.cout(\CPU|Add9~1 ));
// synopsys translate_off
defparam \CPU|Add9~0 .lut_mask = 16'h6688;
defparam \CPU|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux287~0 (
// Equation(s):
// \CPU|mcode|Mux287~0_combout  = (\CPU|mcode|Mux32~4_combout  & (!\CPU|IR [0] & ((\CPU|IR [5]) # (!\CPU|mcode|process_0~2_combout ))))

	.dataa(\CPU|mcode|Mux32~4_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|mcode|process_0~2_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux287~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux287~0 .lut_mask = 16'h008A;
defparam \CPU|mcode|Mux287~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux288~0 (
// Equation(s):
// \CPU|mcode|Mux288~0_combout  = (!\CPU|IR [4] & (\CPU|IR [3] $ (!\CPU|IR [2])))

	.dataa(\CPU|IR [4]),
	.datab(gnd),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux288~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux288~0 .lut_mask = 16'h5005;
defparam \CPU|mcode|Mux288~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux287~1 (
// Equation(s):
// \CPU|mcode|Mux287~1_combout  = (\CPU|mcode|Mux288~0_combout  & ((\CPU|IR [2] & (\CPU|Equal0~1_combout )) # (!\CPU|IR [2] & ((\CPU|Equal0~5_combout )))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|mcode|Mux288~0_combout ),
	.datac(\CPU|Equal0~1_combout ),
	.datad(\CPU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux287~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux287~1 .lut_mask = 16'hC480;
defparam \CPU|mcode|Mux287~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux287~2 (
// Equation(s):
// \CPU|mcode|Mux287~2_combout  = (\CPU|mcode|Mux108~5_combout ) # ((!\CPU|IR [3] & (!\CPU|IR [2] & \CPU|Equal0~0_combout )))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|mcode|Mux108~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux287~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux287~2 .lut_mask = 16'hFF10;
defparam \CPU|mcode|Mux287~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux287~3 (
// Equation(s):
// \CPU|mcode|Mux287~3_combout  = (\CPU|IR [0] & ((\CPU|mcode|Mux287~1_combout ) # ((\CPU|IR [4] & \CPU|mcode|Mux287~2_combout ))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux287~1_combout ),
	.datad(\CPU|mcode|Mux287~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux287~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux287~3 .lut_mask = 16'hC8C0;
defparam \CPU|mcode|Mux287~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N30
fiftyfivenm_lcell_comb \CPU|BAL[1]~6 (
// Equation(s):
// \CPU|BAL[1]~6_combout  = (\CPU|mcode|Mux109~0_combout  & (!\CPU|mcode|Mux287~3_combout  & ((!\CPU|Equal0~1_combout ) # (!\CPU|mcode|Mux287~0_combout ))))

	.dataa(\CPU|mcode|Mux109~0_combout ),
	.datab(\CPU|mcode|Mux287~0_combout ),
	.datac(\CPU|mcode|Mux287~3_combout ),
	.datad(\CPU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU|BAL[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL[1]~6 .lut_mask = 16'h020A;
defparam \CPU|BAL[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux287~4 (
// Equation(s):
// \CPU|mcode|Mux287~4_combout  = (\CPU|mcode|Mux287~3_combout ) # ((\CPU|Equal0~1_combout  & \CPU|mcode|Mux287~0_combout ))

	.dataa(\CPU|mcode|Mux287~3_combout ),
	.datab(\CPU|Equal0~1_combout ),
	.datac(\CPU|mcode|Mux287~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux287~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux287~4 .lut_mask = 16'hEAEA;
defparam \CPU|mcode|Mux287~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N20
fiftyfivenm_lcell_comb \CPU|BAL[1]~21 (
// Equation(s):
// \CPU|BAL[1]~21_combout  = (\CPU|mcode|Mux287~4_combout ) # ((\CPU|mcode|Mux285~2_combout  & \CPU|mcode|Mux109~0_combout ))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux287~4_combout ),
	.datac(\CPU|mcode|Mux285~2_combout ),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|BAL[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL[1]~21 .lut_mask = 16'hFCCC;
defparam \CPU|BAL[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N14
fiftyfivenm_lcell_comb \CPU|Add8~0 (
// Equation(s):
// \CPU|Add8~0_combout  = \CPU|BAL [0] $ (VCC)
// \CPU|Add8~1  = CARRY(\CPU|BAL [0])

	.dataa(\CPU|BAL [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add8~0_combout ),
	.cout(\CPU|Add8~1 ));
// synopsys translate_off
defparam \CPU|Add8~0 .lut_mask = 16'h55AA;
defparam \CPU|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N24
fiftyfivenm_lcell_comb \CPU|BAL~24 (
// Equation(s):
// \CPU|BAL~24_combout  = (\CPU|BAL[1]~6_combout  & (((\CPU|BAL[1]~21_combout ) # (\CPU|Add8~0_combout )))) # (!\CPU|BAL[1]~6_combout  & (\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & (!\CPU|BAL[1]~21_combout )))

	.dataa(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.datab(\CPU|BAL[1]~6_combout ),
	.datac(\CPU|BAL[1]~21_combout ),
	.datad(\CPU|Add8~0_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~24 .lut_mask = 16'hCEC2;
defparam \CPU|BAL~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N14
fiftyfivenm_lcell_comb \CPU|BAL~25 (
// Equation(s):
// \CPU|BAL~25_combout  = (\CPU|BAL~24_combout  & ((\CPU|Add9~0_combout ) # ((!\CPU|BAL[1]~21_combout )))) # (!\CPU|BAL~24_combout  & (((\CPU|BAL[1]~21_combout  & \CPU|DL[0]~0_combout ))))

	.dataa(\CPU|Add9~0_combout ),
	.datab(\CPU|BAL~24_combout ),
	.datac(\CPU|BAL[1]~21_combout ),
	.datad(\CPU|DL[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~25 .lut_mask = 16'hBC8C;
defparam \CPU|BAL~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N12
fiftyfivenm_lcell_comb \CPU|BAL[1]~7 (
// Equation(s):
// \CPU|BAL[1]~7_combout  = (\LessThan1~4_combout  & ((\CPU|mcode|Mux285~2_combout  $ (\CPU|mcode|Mux286~2_combout )) # (!\CPU|BAL[1]~6_combout )))

	.dataa(\CPU|BAL[1]~6_combout ),
	.datab(\CPU|mcode|Mux285~2_combout ),
	.datac(\LessThan1~4_combout ),
	.datad(\CPU|mcode|Mux286~2_combout ),
	.cin(gnd),
	.combout(\CPU|BAL[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL[1]~7 .lut_mask = 16'h70D0;
defparam \CPU|BAL[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y28_N15
dffeas \CPU|BAL[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL~25_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAL[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[0] .is_wysiwyg = "true";
defparam \CPU|BAL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
fiftyfivenm_lcell_comb \CPU|Add9~2 (
// Equation(s):
// \CPU|Add9~2_combout  = (\CPU|Selector6~5_combout  & ((\CPU|BAL [1] & (\CPU|Add9~1  & VCC)) # (!\CPU|BAL [1] & (!\CPU|Add9~1 )))) # (!\CPU|Selector6~5_combout  & ((\CPU|BAL [1] & (!\CPU|Add9~1 )) # (!\CPU|BAL [1] & ((\CPU|Add9~1 ) # (GND)))))
// \CPU|Add9~3  = CARRY((\CPU|Selector6~5_combout  & (!\CPU|BAL [1] & !\CPU|Add9~1 )) # (!\CPU|Selector6~5_combout  & ((!\CPU|Add9~1 ) # (!\CPU|BAL [1]))))

	.dataa(\CPU|Selector6~5_combout ),
	.datab(\CPU|BAL [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~1 ),
	.combout(\CPU|Add9~2_combout ),
	.cout(\CPU|Add9~3 ));
// synopsys translate_off
defparam \CPU|Add9~2 .lut_mask = 16'h9617;
defparam \CPU|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N16
fiftyfivenm_lcell_comb \CPU|Add8~2 (
// Equation(s):
// \CPU|Add8~2_combout  = (\CPU|BAL [1] & (!\CPU|Add8~1 )) # (!\CPU|BAL [1] & ((\CPU|Add8~1 ) # (GND)))
// \CPU|Add8~3  = CARRY((!\CPU|Add8~1 ) # (!\CPU|BAL [1]))

	.dataa(gnd),
	.datab(\CPU|BAL [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~1 ),
	.combout(\CPU|Add8~2_combout ),
	.cout(\CPU|Add8~3 ));
// synopsys translate_off
defparam \CPU|Add8~2 .lut_mask = 16'h3C3F;
defparam \CPU|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N16
fiftyfivenm_lcell_comb \CPU|BAL~22 (
// Equation(s):
// \CPU|BAL~22_combout  = (\CPU|BAL[1]~6_combout  & (((\CPU|BAL[1]~21_combout ) # (\CPU|Add8~2_combout )))) # (!\CPU|BAL[1]~6_combout  & (\CPU|RstCycle~q  & (!\CPU|BAL[1]~21_combout )))

	.dataa(\CPU|RstCycle~q ),
	.datab(\CPU|BAL[1]~6_combout ),
	.datac(\CPU|BAL[1]~21_combout ),
	.datad(\CPU|Add8~2_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~22 .lut_mask = 16'hCEC2;
defparam \CPU|BAL~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N0
fiftyfivenm_lcell_comb \CPU|BAL~23 (
// Equation(s):
// \CPU|BAL~23_combout  = (\CPU|BAL[1]~21_combout  & ((\CPU|BAL~22_combout  & ((\CPU|Add9~2_combout ))) # (!\CPU|BAL~22_combout  & (\CPU|DL[1]~1_combout )))) # (!\CPU|BAL[1]~21_combout  & (((\CPU|BAL~22_combout ))))

	.dataa(\CPU|DL[1]~1_combout ),
	.datab(\CPU|Add9~2_combout ),
	.datac(\CPU|BAL[1]~21_combout ),
	.datad(\CPU|BAL~22_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~23 .lut_mask = 16'hCFA0;
defparam \CPU|BAL~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y28_N1
dffeas \CPU|BAL[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL~23_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAL[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[1] .is_wysiwyg = "true";
defparam \CPU|BAL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N18
fiftyfivenm_lcell_comb \CPU|Add8~4 (
// Equation(s):
// \CPU|Add8~4_combout  = (\CPU|BAL [2] & (\CPU|Add8~3  $ (GND))) # (!\CPU|BAL [2] & (!\CPU|Add8~3  & VCC))
// \CPU|Add8~5  = CARRY((\CPU|BAL [2] & !\CPU|Add8~3 ))

	.dataa(\CPU|BAL [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~3 ),
	.combout(\CPU|Add8~4_combout ),
	.cout(\CPU|Add8~5 ));
// synopsys translate_off
defparam \CPU|Add8~4 .lut_mask = 16'hA50A;
defparam \CPU|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
fiftyfivenm_lcell_comb \CPU|BAL~2 (
// Equation(s):
// \CPU|BAL~2_combout  = (!\CPU|mcode|Mux287~3_combout  & (!\CPU|mcode|Mux285~2_combout  & ((!\CPU|mcode|Mux287~0_combout ) # (!\CPU|Equal0~1_combout ))))

	.dataa(\CPU|mcode|Mux287~3_combout ),
	.datab(\CPU|Equal0~1_combout ),
	.datac(\CPU|mcode|Mux287~0_combout ),
	.datad(\CPU|mcode|Mux285~2_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~2 .lut_mask = 16'h0015;
defparam \CPU|BAL~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N26
fiftyfivenm_lcell_comb \CPU|BAL~15 (
// Equation(s):
// \CPU|BAL~15_combout  = (\CPU|Add8~4_combout  & (\CPU|BAL~2_combout  & (\CPU|mcode|Mux286~2_combout  $ (\CPU|mcode|Mux285~2_combout ))))

	.dataa(\CPU|mcode|Mux286~2_combout ),
	.datab(\CPU|Add8~4_combout ),
	.datac(\CPU|BAL~2_combout ),
	.datad(\CPU|mcode|Mux285~2_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~15 .lut_mask = 16'h4080;
defparam \CPU|BAL~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N28
fiftyfivenm_lcell_comb \CPU|BAL~16 (
// Equation(s):
// \CPU|BAL~16_combout  = (\CPU|BAL [2] & (!\CPU|mcode|Mux287~4_combout  & (\CPU|mcode|Mux286~2_combout  $ (!\CPU|mcode|Mux285~2_combout ))))

	.dataa(\CPU|mcode|Mux286~2_combout ),
	.datab(\CPU|BAL [2]),
	.datac(\CPU|mcode|Mux287~4_combout ),
	.datad(\CPU|mcode|Mux285~2_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~16 .lut_mask = 16'h0804;
defparam \CPU|BAL~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N22
fiftyfivenm_lcell_comb \CPU|BAL~17 (
// Equation(s):
// \CPU|BAL~17_combout  = (\CPU|BAL~16_combout ) # ((\CPU|mcode|Mux287~4_combout  & ((\CPU|DL[2]~2_combout ))) # (!\CPU|mcode|Mux287~4_combout  & (!\CPU|mcode|Mux109~0_combout )))

	.dataa(\CPU|mcode|Mux109~0_combout ),
	.datab(\CPU|DL[2]~2_combout ),
	.datac(\CPU|mcode|Mux287~4_combout ),
	.datad(\CPU|BAL~16_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~17 .lut_mask = 16'hFFC5;
defparam \CPU|BAL~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
fiftyfivenm_lcell_comb \CPU|Add9~4 (
// Equation(s):
// \CPU|Add9~4_combout  = ((\CPU|Selector5~5_combout  $ (\CPU|BAL [2] $ (!\CPU|Add9~3 )))) # (GND)
// \CPU|Add9~5  = CARRY((\CPU|Selector5~5_combout  & ((\CPU|BAL [2]) # (!\CPU|Add9~3 ))) # (!\CPU|Selector5~5_combout  & (\CPU|BAL [2] & !\CPU|Add9~3 )))

	.dataa(\CPU|Selector5~5_combout ),
	.datab(\CPU|BAL [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~3 ),
	.combout(\CPU|Add9~4_combout ),
	.cout(\CPU|Add9~5 ));
// synopsys translate_off
defparam \CPU|Add9~4 .lut_mask = 16'h698E;
defparam \CPU|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N24
fiftyfivenm_lcell_comb \CPU|BAL~26 (
// Equation(s):
// \CPU|BAL~26_combout  = (\CPU|Add9~4_combout  & (\CPU|mcode|Mux285~2_combout  & (!\CPU|mcode|Mux287~4_combout  & !\CPU|mcode|Mux286~2_combout )))

	.dataa(\CPU|Add9~4_combout ),
	.datab(\CPU|mcode|Mux285~2_combout ),
	.datac(\CPU|mcode|Mux287~4_combout ),
	.datad(\CPU|mcode|Mux286~2_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~26 .lut_mask = 16'h0008;
defparam \CPU|BAL~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N0
fiftyfivenm_lcell_comb \CPU|BAL~18 (
// Equation(s):
// \CPU|BAL~18_combout  = (\CPU|BAL~15_combout ) # ((\CPU|BAL~17_combout ) # (\CPU|BAL~26_combout ))

	.dataa(\CPU|BAL~15_combout ),
	.datab(gnd),
	.datac(\CPU|BAL~17_combout ),
	.datad(\CPU|BAL~26_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~18 .lut_mask = 16'hFFFA;
defparam \CPU|BAL~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N1
dffeas \CPU|BAL[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL~18_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[2] .is_wysiwyg = "true";
defparam \CPU|BAL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N2
fiftyfivenm_lcell_comb \CPU|Selector29~1 (
// Equation(s):
// \CPU|Selector29~1_combout  = (\CPU|Selector30~0_combout  & ((\CPU|Selector29~0_combout  & (\CPU|PCAdder[2]~2_combout )) # (!\CPU|Selector29~0_combout  & ((\CPU|BAL [2]))))) # (!\CPU|Selector30~0_combout  & (((\CPU|Selector29~0_combout ))))

	.dataa(\CPU|PCAdder[2]~2_combout ),
	.datab(\CPU|Selector30~0_combout ),
	.datac(\CPU|Selector29~0_combout ),
	.datad(\CPU|BAL [2]),
	.cin(gnd),
	.combout(\CPU|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector29~1 .lut_mask = 16'hBCB0;
defparam \CPU|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
fiftyfivenm_lcell_comb \CPU|Add9~6 (
// Equation(s):
// \CPU|Add9~6_combout  = (\CPU|Selector4~5_combout  & ((\CPU|BAL [3] & (\CPU|Add9~5  & VCC)) # (!\CPU|BAL [3] & (!\CPU|Add9~5 )))) # (!\CPU|Selector4~5_combout  & ((\CPU|BAL [3] & (!\CPU|Add9~5 )) # (!\CPU|BAL [3] & ((\CPU|Add9~5 ) # (GND)))))
// \CPU|Add9~7  = CARRY((\CPU|Selector4~5_combout  & (!\CPU|BAL [3] & !\CPU|Add9~5 )) # (!\CPU|Selector4~5_combout  & ((!\CPU|Add9~5 ) # (!\CPU|BAL [3]))))

	.dataa(\CPU|Selector4~5_combout ),
	.datab(\CPU|BAL [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~5 ),
	.combout(\CPU|Add9~6_combout ),
	.cout(\CPU|Add9~7 ));
// synopsys translate_off
defparam \CPU|Add9~6 .lut_mask = 16'h9617;
defparam \CPU|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N28
fiftyfivenm_lcell_comb \CPU|BAL~3 (
// Equation(s):
// \CPU|BAL~3_combout  = (!\CPU|mcode|Mux287~3_combout  & (\CPU|mcode|Mux285~2_combout  & ((!\CPU|mcode|Mux287~0_combout ) # (!\CPU|Equal0~1_combout ))))

	.dataa(\CPU|mcode|Mux287~3_combout ),
	.datab(\CPU|Equal0~1_combout ),
	.datac(\CPU|mcode|Mux287~0_combout ),
	.datad(\CPU|mcode|Mux285~2_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~3 .lut_mask = 16'h1500;
defparam \CPU|BAL~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N20
fiftyfivenm_lcell_comb \CPU|Add8~6 (
// Equation(s):
// \CPU|Add8~6_combout  = (\CPU|BAL [3] & (!\CPU|Add8~5 )) # (!\CPU|BAL [3] & ((\CPU|Add8~5 ) # (GND)))
// \CPU|Add8~7  = CARRY((!\CPU|Add8~5 ) # (!\CPU|BAL [3]))

	.dataa(\CPU|BAL [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~5 ),
	.combout(\CPU|Add8~6_combout ),
	.cout(\CPU|Add8~7 ));
// synopsys translate_off
defparam \CPU|Add8~6 .lut_mask = 16'h5A5F;
defparam \CPU|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N16
fiftyfivenm_lcell_comb \CPU|BAL~19 (
// Equation(s):
// \CPU|BAL~19_combout  = (\CPU|Add9~6_combout  & ((\CPU|BAL~3_combout ) # ((\CPU|BAL~2_combout  & \CPU|Add8~6_combout )))) # (!\CPU|Add9~6_combout  & (((\CPU|BAL~2_combout  & \CPU|Add8~6_combout ))))

	.dataa(\CPU|Add9~6_combout ),
	.datab(\CPU|BAL~3_combout ),
	.datac(\CPU|BAL~2_combout ),
	.datad(\CPU|Add8~6_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~19 .lut_mask = 16'hF888;
defparam \CPU|BAL~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N30
fiftyfivenm_lcell_comb \CPU|BAL~20 (
// Equation(s):
// \CPU|BAL~20_combout  = (\CPU|BAL~19_combout ) # ((\CPU|mcode|Mux287~4_combout  & (\CPU|DL[3]~3_combout )) # (!\CPU|mcode|Mux287~4_combout  & ((!\CPU|mcode|Mux109~0_combout ))))

	.dataa(\CPU|DL[3]~3_combout ),
	.datab(\CPU|BAL~19_combout ),
	.datac(\CPU|mcode|Mux287~4_combout ),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~20 .lut_mask = 16'hECEF;
defparam \CPU|BAL~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N31
dffeas \CPU|BAL[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL~20_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAL[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[3] .is_wysiwyg = "true";
defparam \CPU|BAL[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
fiftyfivenm_lcell_comb \CPU|Add9~8 (
// Equation(s):
// \CPU|Add9~8_combout  = ((\CPU|BAL [4] $ (\CPU|Selector3~6_combout  $ (!\CPU|Add9~7 )))) # (GND)
// \CPU|Add9~9  = CARRY((\CPU|BAL [4] & ((\CPU|Selector3~6_combout ) # (!\CPU|Add9~7 ))) # (!\CPU|BAL [4] & (\CPU|Selector3~6_combout  & !\CPU|Add9~7 )))

	.dataa(\CPU|BAL [4]),
	.datab(\CPU|Selector3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~7 ),
	.combout(\CPU|Add9~8_combout ),
	.cout(\CPU|Add9~9 ));
// synopsys translate_off
defparam \CPU|Add9~8 .lut_mask = 16'h698E;
defparam \CPU|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N22
fiftyfivenm_lcell_comb \CPU|Add8~8 (
// Equation(s):
// \CPU|Add8~8_combout  = (\CPU|BAL [4] & (\CPU|Add8~7  $ (GND))) # (!\CPU|BAL [4] & (!\CPU|Add8~7  & VCC))
// \CPU|Add8~9  = CARRY((\CPU|BAL [4] & !\CPU|Add8~7 ))

	.dataa(\CPU|BAL [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~7 ),
	.combout(\CPU|Add8~8_combout ),
	.cout(\CPU|Add8~9 ));
// synopsys translate_off
defparam \CPU|Add8~8 .lut_mask = 16'hA50A;
defparam \CPU|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N8
fiftyfivenm_lcell_comb \CPU|BAL~4 (
// Equation(s):
// \CPU|BAL~4_combout  = (\CPU|Add9~8_combout  & ((\CPU|BAL~3_combout ) # ((\CPU|BAL~2_combout  & \CPU|Add8~8_combout )))) # (!\CPU|Add9~8_combout  & (((\CPU|BAL~2_combout  & \CPU|Add8~8_combout ))))

	.dataa(\CPU|Add9~8_combout ),
	.datab(\CPU|BAL~3_combout ),
	.datac(\CPU|BAL~2_combout ),
	.datad(\CPU|Add8~8_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~4 .lut_mask = 16'hF888;
defparam \CPU|BAL~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N12
fiftyfivenm_lcell_comb \CPU|BAL~5 (
// Equation(s):
// \CPU|BAL~5_combout  = (\CPU|BAL~4_combout ) # ((\CPU|mcode|Mux287~4_combout  & (\CPU|DL[4]~4_combout )) # (!\CPU|mcode|Mux287~4_combout  & ((!\CPU|mcode|Mux109~0_combout ))))

	.dataa(\CPU|DL[4]~4_combout ),
	.datab(\CPU|mcode|Mux287~4_combout ),
	.datac(\CPU|BAL~4_combout ),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~5 .lut_mask = 16'hF8FB;
defparam \CPU|BAL~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N13
dffeas \CPU|BAL[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAL[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[4] .is_wysiwyg = "true";
defparam \CPU|BAL[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
fiftyfivenm_lcell_comb \CPU|Add11~6 (
// Equation(s):
// \CPU|Add11~6_combout  = (\CPU|Y [3] & ((\CPU|AD [3] & (\CPU|Add11~5  & VCC)) # (!\CPU|AD [3] & (!\CPU|Add11~5 )))) # (!\CPU|Y [3] & ((\CPU|AD [3] & (!\CPU|Add11~5 )) # (!\CPU|AD [3] & ((\CPU|Add11~5 ) # (GND)))))
// \CPU|Add11~7  = CARRY((\CPU|Y [3] & (!\CPU|AD [3] & !\CPU|Add11~5 )) # (!\CPU|Y [3] & ((!\CPU|Add11~5 ) # (!\CPU|AD [3]))))

	.dataa(\CPU|Y [3]),
	.datab(\CPU|AD [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add11~5 ),
	.combout(\CPU|Add11~6_combout ),
	.cout(\CPU|Add11~7 ));
// synopsys translate_off
defparam \CPU|Add11~6 .lut_mask = 16'h9617;
defparam \CPU|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
fiftyfivenm_lcell_comb \CPU|Add11~8 (
// Equation(s):
// \CPU|Add11~8_combout  = ((\CPU|AD [4] $ (\CPU|Y [4] $ (!\CPU|Add11~7 )))) # (GND)
// \CPU|Add11~9  = CARRY((\CPU|AD [4] & ((\CPU|Y [4]) # (!\CPU|Add11~7 ))) # (!\CPU|AD [4] & (\CPU|Y [4] & !\CPU|Add11~7 )))

	.dataa(\CPU|AD [4]),
	.datab(\CPU|Y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add11~7 ),
	.combout(\CPU|Add11~8_combout ),
	.cout(\CPU|Add11~9 ));
// synopsys translate_off
defparam \CPU|Add11~8 .lut_mask = 16'h698E;
defparam \CPU|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
fiftyfivenm_lcell_comb \CPU|Add12~6 (
// Equation(s):
// \CPU|Add12~6_combout  = (\CPU|X [3] & ((\CPU|AD [3] & (\CPU|Add12~5  & VCC)) # (!\CPU|AD [3] & (!\CPU|Add12~5 )))) # (!\CPU|X [3] & ((\CPU|AD [3] & (!\CPU|Add12~5 )) # (!\CPU|AD [3] & ((\CPU|Add12~5 ) # (GND)))))
// \CPU|Add12~7  = CARRY((\CPU|X [3] & (!\CPU|AD [3] & !\CPU|Add12~5 )) # (!\CPU|X [3] & ((!\CPU|Add12~5 ) # (!\CPU|AD [3]))))

	.dataa(\CPU|X [3]),
	.datab(\CPU|AD [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add12~5 ),
	.combout(\CPU|Add12~6_combout ),
	.cout(\CPU|Add12~7 ));
// synopsys translate_off
defparam \CPU|Add12~6 .lut_mask = 16'h9617;
defparam \CPU|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
fiftyfivenm_lcell_comb \CPU|Add12~8 (
// Equation(s):
// \CPU|Add12~8_combout  = ((\CPU|AD [4] $ (\CPU|X [4] $ (!\CPU|Add12~7 )))) # (GND)
// \CPU|Add12~9  = CARRY((\CPU|AD [4] & ((\CPU|X [4]) # (!\CPU|Add12~7 ))) # (!\CPU|AD [4] & (\CPU|X [4] & !\CPU|Add12~7 )))

	.dataa(\CPU|AD [4]),
	.datab(\CPU|X [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add12~7 ),
	.combout(\CPU|Add12~8_combout ),
	.cout(\CPU|Add12~9 ));
// synopsys translate_off
defparam \CPU|Add12~8 .lut_mask = 16'h698E;
defparam \CPU|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
fiftyfivenm_lcell_comb \CPU|Add7~6 (
// Equation(s):
// \CPU|Add7~6_combout  = (\CPU|AD [3] & (!\CPU|Add7~5 )) # (!\CPU|AD [3] & ((\CPU|Add7~5 ) # (GND)))
// \CPU|Add7~7  = CARRY((!\CPU|Add7~5 ) # (!\CPU|AD [3]))

	.dataa(\CPU|AD [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~5 ),
	.combout(\CPU|Add7~6_combout ),
	.cout(\CPU|Add7~7 ));
// synopsys translate_off
defparam \CPU|Add7~6 .lut_mask = 16'h5A5F;
defparam \CPU|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
fiftyfivenm_lcell_comb \CPU|Add7~8 (
// Equation(s):
// \CPU|Add7~8_combout  = (\CPU|AD [4] & (\CPU|Add7~7  $ (GND))) # (!\CPU|AD [4] & (!\CPU|Add7~7  & VCC))
// \CPU|Add7~9  = CARRY((\CPU|AD [4] & !\CPU|Add7~7 ))

	.dataa(gnd),
	.datab(\CPU|AD [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~7 ),
	.combout(\CPU|Add7~8_combout ),
	.cout(\CPU|Add7~9 ));
// synopsys translate_off
defparam \CPU|Add7~8 .lut_mask = 16'hC30C;
defparam \CPU|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
fiftyfivenm_lcell_comb \CPU|AD~4 (
// Equation(s):
// \CPU|AD~4_combout  = (\CPU|AD[6]~0_combout  & (((\CPU|AD[6]~3_combout )))) # (!\CPU|AD[6]~0_combout  & ((\CPU|AD[6]~3_combout  & (\CPU|DL[4]~4_combout )) # (!\CPU|AD[6]~3_combout  & ((\CPU|Add7~8_combout )))))

	.dataa(\CPU|DL[4]~4_combout ),
	.datab(\CPU|AD[6]~0_combout ),
	.datac(\CPU|AD[6]~3_combout ),
	.datad(\CPU|Add7~8_combout ),
	.cin(gnd),
	.combout(\CPU|AD~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~4 .lut_mask = 16'hE3E0;
defparam \CPU|AD~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
fiftyfivenm_lcell_comb \CPU|AD~5 (
// Equation(s):
// \CPU|AD~5_combout  = (\CPU|AD[6]~0_combout  & ((\CPU|AD~4_combout  & (\CPU|Add11~8_combout )) # (!\CPU|AD~4_combout  & ((\CPU|Add12~8_combout ))))) # (!\CPU|AD[6]~0_combout  & (((\CPU|AD~4_combout ))))

	.dataa(\CPU|Add11~8_combout ),
	.datab(\CPU|AD[6]~0_combout ),
	.datac(\CPU|Add12~8_combout ),
	.datad(\CPU|AD~4_combout ),
	.cin(gnd),
	.combout(\CPU|AD~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~5 .lut_mask = 16'hBBC0;
defparam \CPU|AD~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N1
dffeas \CPU|AD[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[4] .is_wysiwyg = "true";
defparam \CPU|AD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N28
fiftyfivenm_lcell_comb \CPU|Selector27~0 (
// Equation(s):
// \CPU|Selector27~0_combout  = (\CPU|Selector30~1_combout  & (((\CPU|AD [4]) # (\CPU|Selector30~0_combout )))) # (!\CPU|Selector30~1_combout  & (\CPU|S [4] & ((!\CPU|Selector30~0_combout ))))

	.dataa(\CPU|S [4]),
	.datab(\CPU|AD [4]),
	.datac(\CPU|Selector30~1_combout ),
	.datad(\CPU|Selector30~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector27~0 .lut_mask = 16'hF0CA;
defparam \CPU|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N6
fiftyfivenm_lcell_comb \CPU|Selector27~1 (
// Equation(s):
// \CPU|Selector27~1_combout  = (\CPU|Selector27~0_combout  & (((\CPU|PCAdder[4]~4_combout ) # (!\CPU|Selector30~0_combout )))) # (!\CPU|Selector27~0_combout  & (\CPU|BAL [4] & ((\CPU|Selector30~0_combout ))))

	.dataa(\CPU|BAL [4]),
	.datab(\CPU|Selector27~0_combout ),
	.datac(\CPU|PCAdder[4]~4_combout ),
	.datad(\CPU|Selector30~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector27~1 .lut_mask = 16'hE2CC;
defparam \CPU|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
fiftyfivenm_lcell_comb \CPU|Selector26~0 (
// Equation(s):
// \CPU|Selector26~0_combout  = (\CPU|mcode|Mux291~0_combout  & (\CPU|Add5~10_combout )) # (!\CPU|mcode|Mux291~0_combout  & ((\CPU|PC [5])))

	.dataa(\CPU|mcode|Mux291~0_combout ),
	.datab(\CPU|Add5~10_combout ),
	.datac(gnd),
	.datad(\CPU|PC [5]),
	.cin(gnd),
	.combout(\CPU|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector26~0 .lut_mask = 16'hDD88;
defparam \CPU|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
fiftyfivenm_lcell_comb \CPU|Add11~10 (
// Equation(s):
// \CPU|Add11~10_combout  = (\CPU|AD [5] & ((\CPU|Y [5] & (\CPU|Add11~9  & VCC)) # (!\CPU|Y [5] & (!\CPU|Add11~9 )))) # (!\CPU|AD [5] & ((\CPU|Y [5] & (!\CPU|Add11~9 )) # (!\CPU|Y [5] & ((\CPU|Add11~9 ) # (GND)))))
// \CPU|Add11~11  = CARRY((\CPU|AD [5] & (!\CPU|Y [5] & !\CPU|Add11~9 )) # (!\CPU|AD [5] & ((!\CPU|Add11~9 ) # (!\CPU|Y [5]))))

	.dataa(\CPU|AD [5]),
	.datab(\CPU|Y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add11~9 ),
	.combout(\CPU|Add11~10_combout ),
	.cout(\CPU|Add11~11 ));
// synopsys translate_off
defparam \CPU|Add11~10 .lut_mask = 16'h9617;
defparam \CPU|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
fiftyfivenm_lcell_comb \CPU|Add7~10 (
// Equation(s):
// \CPU|Add7~10_combout  = (\CPU|AD [5] & (!\CPU|Add7~9 )) # (!\CPU|AD [5] & ((\CPU|Add7~9 ) # (GND)))
// \CPU|Add7~11  = CARRY((!\CPU|Add7~9 ) # (!\CPU|AD [5]))

	.dataa(gnd),
	.datab(\CPU|AD [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~9 ),
	.combout(\CPU|Add7~10_combout ),
	.cout(\CPU|Add7~11 ));
// synopsys translate_off
defparam \CPU|Add7~10 .lut_mask = 16'h3C3F;
defparam \CPU|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
fiftyfivenm_lcell_comb \CPU|Add12~10 (
// Equation(s):
// \CPU|Add12~10_combout  = (\CPU|X [5] & ((\CPU|AD [5] & (\CPU|Add12~9  & VCC)) # (!\CPU|AD [5] & (!\CPU|Add12~9 )))) # (!\CPU|X [5] & ((\CPU|AD [5] & (!\CPU|Add12~9 )) # (!\CPU|AD [5] & ((\CPU|Add12~9 ) # (GND)))))
// \CPU|Add12~11  = CARRY((\CPU|X [5] & (!\CPU|AD [5] & !\CPU|Add12~9 )) # (!\CPU|X [5] & ((!\CPU|Add12~9 ) # (!\CPU|AD [5]))))

	.dataa(\CPU|X [5]),
	.datab(\CPU|AD [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add12~9 ),
	.combout(\CPU|Add12~10_combout ),
	.cout(\CPU|Add12~11 ));
// synopsys translate_off
defparam \CPU|Add12~10 .lut_mask = 16'h9617;
defparam \CPU|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
fiftyfivenm_lcell_comb \CPU|AD~12 (
// Equation(s):
// \CPU|AD~12_combout  = (\CPU|AD[6]~0_combout  & (((\CPU|Add12~10_combout ) # (\CPU|AD[6]~3_combout )))) # (!\CPU|AD[6]~0_combout  & (\CPU|Add7~10_combout  & ((!\CPU|AD[6]~3_combout ))))

	.dataa(\CPU|AD[6]~0_combout ),
	.datab(\CPU|Add7~10_combout ),
	.datac(\CPU|Add12~10_combout ),
	.datad(\CPU|AD[6]~3_combout ),
	.cin(gnd),
	.combout(\CPU|AD~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~12 .lut_mask = 16'hAAE4;
defparam \CPU|AD~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
fiftyfivenm_lcell_comb \CPU|AD~13 (
// Equation(s):
// \CPU|AD~13_combout  = (\CPU|AD[6]~3_combout  & ((\CPU|AD~12_combout  & (\CPU|Add11~10_combout )) # (!\CPU|AD~12_combout  & ((\CPU|DL[5]~5_combout ))))) # (!\CPU|AD[6]~3_combout  & (((\CPU|AD~12_combout ))))

	.dataa(\CPU|Add11~10_combout ),
	.datab(\CPU|AD[6]~3_combout ),
	.datac(\CPU|DL[5]~5_combout ),
	.datad(\CPU|AD~12_combout ),
	.cin(gnd),
	.combout(\CPU|AD~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~13 .lut_mask = 16'hBBC0;
defparam \CPU|AD~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N31
dffeas \CPU|AD[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~13_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[5] .is_wysiwyg = "true";
defparam \CPU|AD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
fiftyfivenm_lcell_comb \CPU|Add9~10 (
// Equation(s):
// \CPU|Add9~10_combout  = (\CPU|BAL [5] & ((\CPU|Selector2~5_combout  & (\CPU|Add9~9  & VCC)) # (!\CPU|Selector2~5_combout  & (!\CPU|Add9~9 )))) # (!\CPU|BAL [5] & ((\CPU|Selector2~5_combout  & (!\CPU|Add9~9 )) # (!\CPU|Selector2~5_combout  & ((\CPU|Add9~9 
// ) # (GND)))))
// \CPU|Add9~11  = CARRY((\CPU|BAL [5] & (!\CPU|Selector2~5_combout  & !\CPU|Add9~9 )) # (!\CPU|BAL [5] & ((!\CPU|Add9~9 ) # (!\CPU|Selector2~5_combout ))))

	.dataa(\CPU|BAL [5]),
	.datab(\CPU|Selector2~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~9 ),
	.combout(\CPU|Add9~10_combout ),
	.cout(\CPU|Add9~11 ));
// synopsys translate_off
defparam \CPU|Add9~10 .lut_mask = 16'h9617;
defparam \CPU|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N24
fiftyfivenm_lcell_comb \CPU|Add8~10 (
// Equation(s):
// \CPU|Add8~10_combout  = (\CPU|BAL [5] & (!\CPU|Add8~9 )) # (!\CPU|BAL [5] & ((\CPU|Add8~9 ) # (GND)))
// \CPU|Add8~11  = CARRY((!\CPU|Add8~9 ) # (!\CPU|BAL [5]))

	.dataa(\CPU|BAL [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~9 ),
	.combout(\CPU|Add8~10_combout ),
	.cout(\CPU|Add8~11 ));
// synopsys translate_off
defparam \CPU|Add8~10 .lut_mask = 16'h5A5F;
defparam \CPU|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N4
fiftyfivenm_lcell_comb \CPU|BAL~12 (
// Equation(s):
// \CPU|BAL~12_combout  = (\CPU|Add9~10_combout  & ((\CPU|BAL~3_combout ) # ((\CPU|Add8~10_combout  & \CPU|BAL~2_combout )))) # (!\CPU|Add9~10_combout  & (\CPU|Add8~10_combout  & (\CPU|BAL~2_combout )))

	.dataa(\CPU|Add9~10_combout ),
	.datab(\CPU|Add8~10_combout ),
	.datac(\CPU|BAL~2_combout ),
	.datad(\CPU|BAL~3_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~12 .lut_mask = 16'hEAC0;
defparam \CPU|BAL~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N18
fiftyfivenm_lcell_comb \CPU|BAL~13 (
// Equation(s):
// \CPU|BAL~13_combout  = (\CPU|BAL~12_combout ) # ((\CPU|mcode|Mux287~4_combout  & (\CPU|DL[5]~5_combout )) # (!\CPU|mcode|Mux287~4_combout  & ((!\CPU|mcode|Mux109~0_combout ))))

	.dataa(\CPU|DL[5]~5_combout ),
	.datab(\CPU|BAL~12_combout ),
	.datac(\CPU|mcode|Mux287~4_combout ),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~13 .lut_mask = 16'hECEF;
defparam \CPU|BAL~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N19
dffeas \CPU|BAL[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL~13_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAL[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[5] .is_wysiwyg = "true";
defparam \CPU|BAL[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N6
fiftyfivenm_lcell_comb \CPU|Selector26~1 (
// Equation(s):
// \CPU|Selector26~1_combout  = (\CPU|Selector30~0_combout  & ((\CPU|BAL [5]) # ((\CPU|Selector30~1_combout )))) # (!\CPU|Selector30~0_combout  & (((\CPU|S [5] & !\CPU|Selector30~1_combout ))))

	.dataa(\CPU|BAL [5]),
	.datab(\CPU|Selector30~0_combout ),
	.datac(\CPU|S [5]),
	.datad(\CPU|Selector30~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector26~1 .lut_mask = 16'hCCB8;
defparam \CPU|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N8
fiftyfivenm_lcell_comb \CPU|Selector26~2 (
// Equation(s):
// \CPU|Selector26~2_combout  = (\CPU|Selector30~1_combout  & ((\CPU|Selector26~1_combout  & (\CPU|Selector26~0_combout )) # (!\CPU|Selector26~1_combout  & ((\CPU|AD [5]))))) # (!\CPU|Selector30~1_combout  & (((\CPU|Selector26~1_combout ))))

	.dataa(\CPU|Selector30~1_combout ),
	.datab(\CPU|Selector26~0_combout ),
	.datac(\CPU|AD [5]),
	.datad(\CPU|Selector26~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector26~2 .lut_mask = 16'hDDA0;
defparam \CPU|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
fiftyfivenm_lcell_comb \CPU|Selector25~0 (
// Equation(s):
// \CPU|Selector25~0_combout  = (\CPU|mcode|Mux291~0_combout  & ((\CPU|Add5~12_combout ))) # (!\CPU|mcode|Mux291~0_combout  & (\CPU|PC [6]))

	.dataa(\CPU|mcode|Mux291~0_combout ),
	.datab(\CPU|PC [6]),
	.datac(gnd),
	.datad(\CPU|Add5~12_combout ),
	.cin(gnd),
	.combout(\CPU|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector25~0 .lut_mask = 16'hEE44;
defparam \CPU|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
fiftyfivenm_lcell_comb \CPU|Add12~12 (
// Equation(s):
// \CPU|Add12~12_combout  = ((\CPU|AD [6] $ (\CPU|X [6] $ (!\CPU|Add12~11 )))) # (GND)
// \CPU|Add12~13  = CARRY((\CPU|AD [6] & ((\CPU|X [6]) # (!\CPU|Add12~11 ))) # (!\CPU|AD [6] & (\CPU|X [6] & !\CPU|Add12~11 )))

	.dataa(\CPU|AD [6]),
	.datab(\CPU|X [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add12~11 ),
	.combout(\CPU|Add12~12_combout ),
	.cout(\CPU|Add12~13 ));
// synopsys translate_off
defparam \CPU|Add12~12 .lut_mask = 16'h698E;
defparam \CPU|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
fiftyfivenm_lcell_comb \CPU|Add11~12 (
// Equation(s):
// \CPU|Add11~12_combout  = ((\CPU|AD [6] $ (\CPU|Y [6] $ (!\CPU|Add11~11 )))) # (GND)
// \CPU|Add11~13  = CARRY((\CPU|AD [6] & ((\CPU|Y [6]) # (!\CPU|Add11~11 ))) # (!\CPU|AD [6] & (\CPU|Y [6] & !\CPU|Add11~11 )))

	.dataa(\CPU|AD [6]),
	.datab(\CPU|Y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add11~11 ),
	.combout(\CPU|Add11~12_combout ),
	.cout(\CPU|Add11~13 ));
// synopsys translate_off
defparam \CPU|Add11~12 .lut_mask = 16'h698E;
defparam \CPU|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
fiftyfivenm_lcell_comb \CPU|Add7~12 (
// Equation(s):
// \CPU|Add7~12_combout  = (\CPU|AD [6] & (\CPU|Add7~11  $ (GND))) # (!\CPU|AD [6] & (!\CPU|Add7~11  & VCC))
// \CPU|Add7~13  = CARRY((\CPU|AD [6] & !\CPU|Add7~11 ))

	.dataa(gnd),
	.datab(\CPU|AD [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~11 ),
	.combout(\CPU|Add7~12_combout ),
	.cout(\CPU|Add7~13 ));
// synopsys translate_off
defparam \CPU|Add7~12 .lut_mask = 16'hC30C;
defparam \CPU|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
fiftyfivenm_lcell_comb \CPU|AD~8 (
// Equation(s):
// \CPU|AD~8_combout  = (\CPU|AD[6]~3_combout  & (((\CPU|DL[6]~6_combout ) # (\CPU|AD[6]~0_combout )))) # (!\CPU|AD[6]~3_combout  & (\CPU|Add7~12_combout  & ((!\CPU|AD[6]~0_combout ))))

	.dataa(\CPU|Add7~12_combout ),
	.datab(\CPU|AD[6]~3_combout ),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(\CPU|AD[6]~0_combout ),
	.cin(gnd),
	.combout(\CPU|AD~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~8 .lut_mask = 16'hCCE2;
defparam \CPU|AD~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
fiftyfivenm_lcell_comb \CPU|AD~9 (
// Equation(s):
// \CPU|AD~9_combout  = (\CPU|AD[6]~0_combout  & ((\CPU|AD~8_combout  & ((\CPU|Add11~12_combout ))) # (!\CPU|AD~8_combout  & (\CPU|Add12~12_combout )))) # (!\CPU|AD[6]~0_combout  & (((\CPU|AD~8_combout ))))

	.dataa(\CPU|AD[6]~0_combout ),
	.datab(\CPU|Add12~12_combout ),
	.datac(\CPU|Add11~12_combout ),
	.datad(\CPU|AD~8_combout ),
	.cin(gnd),
	.combout(\CPU|AD~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~9 .lut_mask = 16'hF588;
defparam \CPU|AD~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N9
dffeas \CPU|AD[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~9_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[6] .is_wysiwyg = "true";
defparam \CPU|AD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N20
fiftyfivenm_lcell_comb \CPU|Selector25~1 (
// Equation(s):
// \CPU|Selector25~1_combout  = (\CPU|Selector30~0_combout  & (((\CPU|Selector30~1_combout )))) # (!\CPU|Selector30~0_combout  & ((\CPU|Selector30~1_combout  & ((\CPU|AD [6]))) # (!\CPU|Selector30~1_combout  & (\CPU|S [6]))))

	.dataa(\CPU|S [6]),
	.datab(\CPU|Selector30~0_combout ),
	.datac(\CPU|Selector30~1_combout ),
	.datad(\CPU|AD [6]),
	.cin(gnd),
	.combout(\CPU|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector25~1 .lut_mask = 16'hF2C2;
defparam \CPU|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N26
fiftyfivenm_lcell_comb \CPU|Add8~12 (
// Equation(s):
// \CPU|Add8~12_combout  = (\CPU|BAL [6] & (\CPU|Add8~11  $ (GND))) # (!\CPU|BAL [6] & (!\CPU|Add8~11  & VCC))
// \CPU|Add8~13  = CARRY((\CPU|BAL [6] & !\CPU|Add8~11 ))

	.dataa(gnd),
	.datab(\CPU|BAL [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~11 ),
	.combout(\CPU|Add8~12_combout ),
	.cout(\CPU|Add8~13 ));
// synopsys translate_off
defparam \CPU|Add8~12 .lut_mask = 16'hC30C;
defparam \CPU|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
fiftyfivenm_lcell_comb \CPU|Add9~12 (
// Equation(s):
// \CPU|Add9~12_combout  = ((\CPU|Selector1~5_combout  $ (\CPU|BAL [6] $ (!\CPU|Add9~11 )))) # (GND)
// \CPU|Add9~13  = CARRY((\CPU|Selector1~5_combout  & ((\CPU|BAL [6]) # (!\CPU|Add9~11 ))) # (!\CPU|Selector1~5_combout  & (\CPU|BAL [6] & !\CPU|Add9~11 )))

	.dataa(\CPU|Selector1~5_combout ),
	.datab(\CPU|BAL [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~11 ),
	.combout(\CPU|Add9~12_combout ),
	.cout(\CPU|Add9~13 ));
// synopsys translate_off
defparam \CPU|Add9~12 .lut_mask = 16'h698E;
defparam \CPU|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N20
fiftyfivenm_lcell_comb \CPU|BAL~8 (
// Equation(s):
// \CPU|BAL~8_combout  = (\CPU|Add8~12_combout  & ((\CPU|BAL~2_combout ) # ((\CPU|Add9~12_combout  & \CPU|BAL~3_combout )))) # (!\CPU|Add8~12_combout  & (\CPU|Add9~12_combout  & ((\CPU|BAL~3_combout ))))

	.dataa(\CPU|Add8~12_combout ),
	.datab(\CPU|Add9~12_combout ),
	.datac(\CPU|BAL~2_combout ),
	.datad(\CPU|BAL~3_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~8 .lut_mask = 16'hECA0;
defparam \CPU|BAL~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N2
fiftyfivenm_lcell_comb \CPU|BAL~9 (
// Equation(s):
// \CPU|BAL~9_combout  = (\CPU|BAL~8_combout ) # ((\CPU|mcode|Mux287~4_combout  & (\CPU|DL[6]~6_combout )) # (!\CPU|mcode|Mux287~4_combout  & ((!\CPU|mcode|Mux109~0_combout ))))

	.dataa(\CPU|DL[6]~6_combout ),
	.datab(\CPU|BAL~8_combout ),
	.datac(\CPU|mcode|Mux287~4_combout ),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~9 .lut_mask = 16'hECEF;
defparam \CPU|BAL~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N3
dffeas \CPU|BAL[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL~9_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAL[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[6] .is_wysiwyg = "true";
defparam \CPU|BAL[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N4
fiftyfivenm_lcell_comb \CPU|Selector25~2 (
// Equation(s):
// \CPU|Selector25~2_combout  = (\CPU|Selector25~1_combout  & ((\CPU|Selector25~0_combout ) # ((!\CPU|Selector30~0_combout )))) # (!\CPU|Selector25~1_combout  & (((\CPU|BAL [6] & \CPU|Selector30~0_combout ))))

	.dataa(\CPU|Selector25~0_combout ),
	.datab(\CPU|Selector25~1_combout ),
	.datac(\CPU|BAL [6]),
	.datad(\CPU|Selector30~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector25~2 .lut_mask = 16'hB8CC;
defparam \CPU|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
fiftyfivenm_lcell_comb \CPU|Add9~14 (
// Equation(s):
// \CPU|Add9~14_combout  = (\CPU|BAL [7] & ((\CPU|Selector0~5_combout  & (\CPU|Add9~13  & VCC)) # (!\CPU|Selector0~5_combout  & (!\CPU|Add9~13 )))) # (!\CPU|BAL [7] & ((\CPU|Selector0~5_combout  & (!\CPU|Add9~13 )) # (!\CPU|Selector0~5_combout  & 
// ((\CPU|Add9~13 ) # (GND)))))
// \CPU|Add9~15  = CARRY((\CPU|BAL [7] & (!\CPU|Selector0~5_combout  & !\CPU|Add9~13 )) # (!\CPU|BAL [7] & ((!\CPU|Add9~13 ) # (!\CPU|Selector0~5_combout ))))

	.dataa(\CPU|BAL [7]),
	.datab(\CPU|Selector0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~13 ),
	.combout(\CPU|Add9~14_combout ),
	.cout(\CPU|Add9~15 ));
// synopsys translate_off
defparam \CPU|Add9~14 .lut_mask = 16'h9617;
defparam \CPU|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N28
fiftyfivenm_lcell_comb \CPU|Add8~14 (
// Equation(s):
// \CPU|Add8~14_combout  = (\CPU|BAL [7] & (!\CPU|Add8~13 )) # (!\CPU|BAL [7] & ((\CPU|Add8~13 ) # (GND)))
// \CPU|Add8~15  = CARRY((!\CPU|Add8~13 ) # (!\CPU|BAL [7]))

	.dataa(\CPU|BAL [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~13 ),
	.combout(\CPU|Add8~14_combout ),
	.cout(\CPU|Add8~15 ));
// synopsys translate_off
defparam \CPU|Add8~14 .lut_mask = 16'h5A5F;
defparam \CPU|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N10
fiftyfivenm_lcell_comb \CPU|BAL~10 (
// Equation(s):
// \CPU|BAL~10_combout  = (\CPU|Add9~14_combout  & ((\CPU|BAL~3_combout ) # ((\CPU|Add8~14_combout  & \CPU|BAL~2_combout )))) # (!\CPU|Add9~14_combout  & (\CPU|Add8~14_combout  & (\CPU|BAL~2_combout )))

	.dataa(\CPU|Add9~14_combout ),
	.datab(\CPU|Add8~14_combout ),
	.datac(\CPU|BAL~2_combout ),
	.datad(\CPU|BAL~3_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~10 .lut_mask = 16'hEAC0;
defparam \CPU|BAL~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N24
fiftyfivenm_lcell_comb \CPU|BAL~11 (
// Equation(s):
// \CPU|BAL~11_combout  = (\CPU|BAL~10_combout ) # ((\CPU|mcode|Mux287~4_combout  & (\CPU|DL[7]~7_combout )) # (!\CPU|mcode|Mux287~4_combout  & ((!\CPU|mcode|Mux109~0_combout ))))

	.dataa(\CPU|BAL~10_combout ),
	.datab(\CPU|DL[7]~7_combout ),
	.datac(\CPU|mcode|Mux287~4_combout ),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~11 .lut_mask = 16'hEAEF;
defparam \CPU|BAL~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N25
dffeas \CPU|BAL[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL~11_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAL[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[7] .is_wysiwyg = "true";
defparam \CPU|BAL[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N22
fiftyfivenm_lcell_comb \CPU|Selector24~1 (
// Equation(s):
// \CPU|Selector24~1_combout  = (\CPU|Selector30~1_combout  & (((\CPU|Selector30~0_combout )))) # (!\CPU|Selector30~1_combout  & ((\CPU|Selector30~0_combout  & ((\CPU|BAL [7]))) # (!\CPU|Selector30~0_combout  & (\CPU|S [7]))))

	.dataa(\CPU|S [7]),
	.datab(\CPU|Selector30~1_combout ),
	.datac(\CPU|BAL [7]),
	.datad(\CPU|Selector30~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector24~1 .lut_mask = 16'hFC22;
defparam \CPU|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
fiftyfivenm_lcell_comb \CPU|Add11~14 (
// Equation(s):
// \CPU|Add11~14_combout  = \CPU|AD [7] $ (\CPU|Add11~13  $ (\CPU|Y [7]))

	.dataa(gnd),
	.datab(\CPU|AD [7]),
	.datac(gnd),
	.datad(\CPU|Y [7]),
	.cin(\CPU|Add11~13 ),
	.combout(\CPU|Add11~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add11~14 .lut_mask = 16'hC33C;
defparam \CPU|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
fiftyfivenm_lcell_comb \CPU|Add7~14 (
// Equation(s):
// \CPU|Add7~14_combout  = \CPU|AD [7] $ (\CPU|Add7~13 )

	.dataa(gnd),
	.datab(\CPU|AD [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|Add7~13 ),
	.combout(\CPU|Add7~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add7~14 .lut_mask = 16'h3C3C;
defparam \CPU|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
fiftyfivenm_lcell_comb \CPU|Add12~14 (
// Equation(s):
// \CPU|Add12~14_combout  = \CPU|X [7] $ (\CPU|Add12~13  $ (\CPU|AD [7]))

	.dataa(gnd),
	.datab(\CPU|X [7]),
	.datac(gnd),
	.datad(\CPU|AD [7]),
	.cin(\CPU|Add12~13 ),
	.combout(\CPU|Add12~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add12~14 .lut_mask = 16'hC33C;
defparam \CPU|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
fiftyfivenm_lcell_comb \CPU|AD~10 (
// Equation(s):
// \CPU|AD~10_combout  = (\CPU|AD[6]~3_combout  & (((\CPU|AD[6]~0_combout )))) # (!\CPU|AD[6]~3_combout  & ((\CPU|AD[6]~0_combout  & ((\CPU|Add12~14_combout ))) # (!\CPU|AD[6]~0_combout  & (\CPU|Add7~14_combout ))))

	.dataa(\CPU|AD[6]~3_combout ),
	.datab(\CPU|Add7~14_combout ),
	.datac(\CPU|AD[6]~0_combout ),
	.datad(\CPU|Add12~14_combout ),
	.cin(gnd),
	.combout(\CPU|AD~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~10 .lut_mask = 16'hF4A4;
defparam \CPU|AD~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
fiftyfivenm_lcell_comb \CPU|AD~11 (
// Equation(s):
// \CPU|AD~11_combout  = (\CPU|AD[6]~3_combout  & ((\CPU|AD~10_combout  & (\CPU|Add11~14_combout )) # (!\CPU|AD~10_combout  & ((\CPU|DL[7]~7_combout ))))) # (!\CPU|AD[6]~3_combout  & (((\CPU|AD~10_combout ))))

	.dataa(\CPU|AD[6]~3_combout ),
	.datab(\CPU|Add11~14_combout ),
	.datac(\CPU|AD~10_combout ),
	.datad(\CPU|DL[7]~7_combout ),
	.cin(gnd),
	.combout(\CPU|AD~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~11 .lut_mask = 16'hDAD0;
defparam \CPU|AD~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N11
dffeas \CPU|AD[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~11_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[7] .is_wysiwyg = "true";
defparam \CPU|AD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N4
fiftyfivenm_lcell_comb \CPU|Selector24~0 (
// Equation(s):
// \CPU|Selector24~0_combout  = (\CPU|mcode|Mux291~0_combout  & ((\CPU|Add5~14_combout ))) # (!\CPU|mcode|Mux291~0_combout  & (\CPU|PC [7]))

	.dataa(gnd),
	.datab(\CPU|PC [7]),
	.datac(\CPU|mcode|Mux291~0_combout ),
	.datad(\CPU|Add5~14_combout ),
	.cin(gnd),
	.combout(\CPU|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector24~0 .lut_mask = 16'hFC0C;
defparam \CPU|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N4
fiftyfivenm_lcell_comb \CPU|Selector24~2 (
// Equation(s):
// \CPU|Selector24~2_combout  = (\CPU|Selector24~1_combout  & (((\CPU|Selector24~0_combout ) # (!\CPU|Selector30~1_combout )))) # (!\CPU|Selector24~1_combout  & (\CPU|AD [7] & (\CPU|Selector30~1_combout )))

	.dataa(\CPU|Selector24~1_combout ),
	.datab(\CPU|AD [7]),
	.datac(\CPU|Selector30~1_combout ),
	.datad(\CPU|Selector24~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector24~2 .lut_mask = 16'hEA4A;
defparam \CPU|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~6 (
// Equation(s):
// \CPU|mcode|Mux108~6_combout  = (\CPU|IR [5] & (\CPU|mcode|Mux122~4_combout  & (\CPU|mcode|Mux108~4_combout  & \CPU|IR [6])))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|Mux122~4_combout ),
	.datac(\CPU|mcode|Mux108~4_combout ),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~6 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux108~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~7 (
// Equation(s):
// \CPU|mcode|Mux108~7_combout  = (!\CPU|IR [5] & (\CPU|IR [6] & (\CPU|mcode|Set_Addr_To~0_combout  & !\CPU|IR [3])))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [6]),
	.datac(\CPU|mcode|Set_Addr_To~0_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~7 .lut_mask = 16'h0040;
defparam \CPU|mcode|Mux108~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~8 (
// Equation(s):
// \CPU|mcode|Mux108~8_combout  = (\CPU|MCycle [1] & (((\CPU|MCycle [0] & \CPU|IR [5])) # (!\CPU|IR [3]))) # (!\CPU|MCycle [1] & (!\CPU|MCycle [0]))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~8 .lut_mask = 16'hB355;
defparam \CPU|mcode|Mux108~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~9 (
// Equation(s):
// \CPU|mcode|Mux108~9_combout  = (\CPU|mcode|Mux108~7_combout ) # ((!\CPU|MCycle [2] & \CPU|mcode|Mux108~8_combout ))

	.dataa(\CPU|MCycle [2]),
	.datab(gnd),
	.datac(\CPU|mcode|Mux108~7_combout ),
	.datad(\CPU|mcode|Mux108~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~9 .lut_mask = 16'hF5F0;
defparam \CPU|mcode|Mux108~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~10 (
// Equation(s):
// \CPU|mcode|Mux108~10_combout  = (\CPU|mcode|Mux108~6_combout ) # ((!\CPU|IR [7] & (\CPU|mcode|Mux108~9_combout  & \CPU|mcode|Mux255~0_combout )))

	.dataa(\CPU|IR [7]),
	.datab(\CPU|mcode|Mux108~6_combout ),
	.datac(\CPU|mcode|Mux108~9_combout ),
	.datad(\CPU|mcode|Mux255~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~10 .lut_mask = 16'hDCCC;
defparam \CPU|mcode|Mux108~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux248~0 (
// Equation(s):
// \CPU|mcode|Mux248~0_combout  = (!\CPU|Break~1_combout  & (\CPU|mcode|Mux263~4_combout  & \CPU|mcode|Mux108~10_combout ))

	.dataa(\CPU|Break~1_combout ),
	.datab(gnd),
	.datac(\CPU|mcode|Mux263~4_combout ),
	.datad(\CPU|mcode|Mux108~10_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux248~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux248~0 .lut_mask = 16'h5000;
defparam \CPU|mcode|Mux248~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N31
dffeas \CPU|Set_Addr_To_r.Set_Addr_To_SP (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux248~0_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Set_Addr_To_r.Set_Addr_To_SP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Set_Addr_To_r.Set_Addr_To_SP .is_wysiwyg = "true";
defparam \CPU|Set_Addr_To_r.Set_Addr_To_SP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux292~0 (
// Equation(s):
// \CPU|mcode|Mux292~0_combout  = (\CPU|mcode|Mux3~0_combout  & (!\CPU|mcode|process_0~3_combout  & (\CPU|Equal0~5_combout  & \CPU|IR [2])))

	.dataa(\CPU|mcode|Mux3~0_combout ),
	.datab(\CPU|mcode|process_0~3_combout ),
	.datac(\CPU|Equal0~5_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux292~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux292~0 .lut_mask = 16'h2000;
defparam \CPU|mcode|Mux292~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux292~1 (
// Equation(s):
// \CPU|mcode|Mux292~1_combout  = (\CPU|mcode|Mux292~0_combout ) # ((\CPU|IR [1] & (!\CPU|IR [2] & \CPU|mcode|Set_Addr_To~0_combout )))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|mcode|Set_Addr_To~0_combout ),
	.datad(\CPU|mcode|Mux292~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux292~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux292~1 .lut_mask = 16'hFF20;
defparam \CPU|mcode|Mux292~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N14
fiftyfivenm_lcell_comb \CPU|Write_Data_r~33 (
// Equation(s):
// \CPU|Write_Data_r~33_combout  = (!\CPU|IR [6] & (\CPU|IR [4] & (!\CPU|IR [5] & \CPU|IR [7])))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|Write_Data_r~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r~33 .lut_mask = 16'h0400;
defparam \CPU|Write_Data_r~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N0
fiftyfivenm_lcell_comb \CPU|BAH[5]~2 (
// Equation(s):
// \CPU|BAH[5]~2_combout  = ((\CPU|IR [3] $ (\CPU|IR [2])) # (!\CPU|IR [0])) # (!\CPU|Write_Data_r~33_combout )

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|Write_Data_r~33_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|BAH[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH[5]~2 .lut_mask = 16'h6FFF;
defparam \CPU|BAH[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux288~1 (
// Equation(s):
// \CPU|mcode|Mux288~1_combout  = (\CPU|mcode|Mux288~0_combout  & ((\CPU|IR [2] & ((\CPU|Equal0~0_combout ))) # (!\CPU|IR [2] & (\CPU|mcode|Set_Addr_To~0_combout ))))

	.dataa(\CPU|mcode|Set_Addr_To~0_combout ),
	.datab(\CPU|mcode|Mux288~0_combout ),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux288~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux288~1 .lut_mask = 16'hC088;
defparam \CPU|mcode|Mux288~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux288~2 (
// Equation(s):
// \CPU|mcode|Mux288~2_combout  = (\CPU|mcode|Mux288~1_combout ) # ((\CPU|IR [4] & ((\CPU|mcode|Mux32~7_combout ) # (\CPU|mcode|Mux108~4_combout ))))

	.dataa(\CPU|mcode|Mux32~7_combout ),
	.datab(\CPU|mcode|Mux288~1_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux108~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux288~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux288~2 .lut_mask = 16'hFCEC;
defparam \CPU|mcode|Mux288~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux288~3 (
// Equation(s):
// \CPU|mcode|Mux288~3_combout  = (\CPU|IR [0] & ((\CPU|mcode|Mux288~2_combout ) # ((\CPU|mcode|Mux287~0_combout  & \CPU|Equal0~0_combout )))) # (!\CPU|IR [0] & (\CPU|mcode|Mux287~0_combout  & (\CPU|Equal0~0_combout )))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Mux287~0_combout ),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|mcode|Mux288~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux288~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux288~3 .lut_mask = 16'hEAC0;
defparam \CPU|mcode|Mux288~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N8
fiftyfivenm_lcell_comb \CPU|BAH[5]~3 (
// Equation(s):
// \CPU|BAH[5]~3_combout  = (\CPU|mcode|Mux109~0_combout  & (!\CPU|mcode|Mux288~3_combout  & ((\CPU|BAH[5]~2_combout ) # (!\CPU|mcode|Mux292~1_combout ))))

	.dataa(\CPU|mcode|Mux109~0_combout ),
	.datab(\CPU|mcode|Mux292~1_combout ),
	.datac(\CPU|BAH[5]~2_combout ),
	.datad(\CPU|mcode|Mux288~3_combout ),
	.cin(gnd),
	.combout(\CPU|BAH[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH[5]~3 .lut_mask = 16'h00A2;
defparam \CPU|BAH[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
fiftyfivenm_lcell_comb \CPU|Add10~0 (
// Equation(s):
// \CPU|Add10~0_combout  = \CPU|BAH [0] $ (VCC)
// \CPU|Add10~1  = CARRY(\CPU|BAH [0])

	.dataa(\CPU|BAH [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add10~0_combout ),
	.cout(\CPU|Add10~1 ));
// synopsys translate_off
defparam \CPU|Add10~0 .lut_mask = 16'h55AA;
defparam \CPU|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux293~2 (
// Equation(s):
// \CPU|mcode|Mux293~2_combout  = (\CPU|IR [0] & (\CPU|IR [1] & (!\CPU|IR [2]))) # (!\CPU|IR [0] & (((\CPU|IR [2] & !\CPU|mcode|process_0~3_combout ))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|process_0~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux293~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux293~2 .lut_mask = 16'h0858;
defparam \CPU|mcode|Mux293~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N6
fiftyfivenm_lcell_comb \CPU|BAH[5]~4 (
// Equation(s):
// \CPU|BAH[5]~4_combout  = (\CPU|IR [4] & (\CPU|mcode|Mux108~3_combout  & (\CPU|mcode|Equal17~0_combout  & \CPU|mcode|Mux293~2_combout )))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|mcode|Mux108~3_combout ),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|mcode|Mux293~2_combout ),
	.cin(gnd),
	.combout(\CPU|BAH[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH[5]~4 .lut_mask = 16'h8000;
defparam \CPU|BAH[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N14
fiftyfivenm_lcell_comb \CPU|BAH[5]~5 (
// Equation(s):
// \CPU|BAH[5]~5_combout  = (\CPU|mcode|Mux288~3_combout ) # ((\CPU|BAH[5]~4_combout  & \CPU|BAH[5]~3_combout ))

	.dataa(gnd),
	.datab(\CPU|BAH[5]~4_combout ),
	.datac(\CPU|BAH[5]~3_combout ),
	.datad(\CPU|mcode|Mux288~3_combout ),
	.cin(gnd),
	.combout(\CPU|BAH[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH[5]~5 .lut_mask = 16'hFFC0;
defparam \CPU|BAH[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N6
fiftyfivenm_lcell_comb \CPU|BAH[5]~24 (
// Equation(s):
// \CPU|BAH[5]~24_combout  = (\CPU|mcode|Mux288~3_combout ) # ((\CPU|mcode|Mux109~0_combout  & (\CPU|mcode|Mux292~1_combout  & !\CPU|BAH[5]~2_combout )))

	.dataa(\CPU|mcode|Mux109~0_combout ),
	.datab(\CPU|mcode|Mux292~1_combout ),
	.datac(\CPU|BAH[5]~2_combout ),
	.datad(\CPU|mcode|Mux288~3_combout ),
	.cin(gnd),
	.combout(\CPU|BAH[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH[5]~24 .lut_mask = 16'hFF08;
defparam \CPU|BAH[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
fiftyfivenm_lcell_comb \CPU|BAH~22 (
// Equation(s):
// \CPU|BAH~22_combout  = (\CPU|BAH[5]~5_combout  & (((\CPU|DL[0]~0_combout  & \CPU|BAH[5]~24_combout )))) # (!\CPU|BAH[5]~5_combout  & ((\CPU|Selector39~6_combout ) # ((!\CPU|BAH[5]~24_combout ))))

	.dataa(\CPU|Selector39~6_combout ),
	.datab(\CPU|BAH[5]~5_combout ),
	.datac(\CPU|DL[0]~0_combout ),
	.datad(\CPU|BAH[5]~24_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~22 .lut_mask = 16'hE233;
defparam \CPU|BAH~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
fiftyfivenm_lcell_comb \CPU|BAH~23 (
// Equation(s):
// \CPU|BAH~23_combout  = (\CPU|BAH[5]~3_combout  & (\CPU|Add10~0_combout  & ((\CPU|Selector39~6_combout ) # (\CPU|BAH~22_combout )))) # (!\CPU|BAH[5]~3_combout  & (((\CPU|BAH~22_combout ))))

	.dataa(\CPU|BAH[5]~3_combout ),
	.datab(\CPU|Selector39~6_combout ),
	.datac(\CPU|Add10~0_combout ),
	.datad(\CPU|BAH~22_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~23 .lut_mask = 16'hF580;
defparam \CPU|BAH~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N30
fiftyfivenm_lcell_comb \CPU|Add8~16 (
// Equation(s):
// \CPU|Add8~16_combout  = \CPU|Add8~15  $ (!\CPU|BAL [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|BAL [8]),
	.cin(\CPU|Add8~15 ),
	.combout(\CPU|Add8~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add8~16 .lut_mask = 16'hF00F;
defparam \CPU|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
fiftyfivenm_lcell_comb \CPU|Add9~16 (
// Equation(s):
// \CPU|Add9~16_combout  = !\CPU|Add9~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|Add9~15 ),
	.combout(\CPU|Add9~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add9~16 .lut_mask = 16'h0F0F;
defparam \CPU|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N14
fiftyfivenm_lcell_comb \CPU|Mux36~0 (
// Equation(s):
// \CPU|Mux36~0_combout  = (\CPU|mcode|Mux285~2_combout  & ((\CPU|Add9~16_combout ))) # (!\CPU|mcode|Mux285~2_combout  & (\CPU|Add8~16_combout ))

	.dataa(gnd),
	.datab(\CPU|Add8~16_combout ),
	.datac(\CPU|Add9~16_combout ),
	.datad(\CPU|mcode|Mux285~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux36~0 .lut_mask = 16'hF0CC;
defparam \CPU|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N2
fiftyfivenm_lcell_comb \CPU|BAL[1]~14 (
// Equation(s):
// \CPU|BAL[1]~14_combout  = \CPU|mcode|Mux285~2_combout  $ (\CPU|mcode|Mux286~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|mcode|Mux285~2_combout ),
	.datad(\CPU|mcode|Mux286~2_combout ),
	.cin(gnd),
	.combout(\CPU|BAL[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL[1]~14 .lut_mask = 16'h0FF0;
defparam \CPU|BAL[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N16
fiftyfivenm_lcell_comb \CPU|Mux36~1 (
// Equation(s):
// \CPU|Mux36~1_combout  = ((\CPU|BAL[1]~14_combout  & (\CPU|Mux36~0_combout )) # (!\CPU|BAL[1]~14_combout  & ((\CPU|BAL [8])))) # (!\CPU|mcode|Mux109~0_combout )

	.dataa(\CPU|Mux36~0_combout ),
	.datab(\CPU|BAL[1]~14_combout ),
	.datac(\CPU|BAL [8]),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux36~1 .lut_mask = 16'hB8FF;
defparam \CPU|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N17
dffeas \CPU|BAL[8] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux36~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[8] .is_wysiwyg = "true";
defparam \CPU|BAL[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N0
fiftyfivenm_lcell_comb \CPU|BAH[7]~8 (
// Equation(s):
// \CPU|BAH[7]~8_combout  = ((!\CPU|BAL [8]) # (!\CPU|mcode|Mux285~2_combout )) # (!\CPU|mcode|Mux286~2_combout )

	.dataa(gnd),
	.datab(\CPU|mcode|Mux286~2_combout ),
	.datac(\CPU|mcode|Mux285~2_combout ),
	.datad(\CPU|BAL [8]),
	.cin(gnd),
	.combout(\CPU|BAH[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH[7]~8 .lut_mask = 16'h3FFF;
defparam \CPU|BAH[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N22
fiftyfivenm_lcell_comb \CPU|BAH[7]~9 (
// Equation(s):
// \CPU|BAH[7]~9_combout  = (\LessThan1~4_combout  & (((\CPU|mcode|Mux288~3_combout ) # (!\CPU|BAH[7]~8_combout )) # (!\CPU|mcode|Mux109~0_combout )))

	.dataa(\CPU|mcode|Mux109~0_combout ),
	.datab(\CPU|BAH[7]~8_combout ),
	.datac(\LessThan1~4_combout ),
	.datad(\CPU|mcode|Mux288~3_combout ),
	.cin(gnd),
	.combout(\CPU|BAH[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH[7]~9 .lut_mask = 16'hF070;
defparam \CPU|BAH[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N15
dffeas \CPU|BAH[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~23_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[0] .is_wysiwyg = "true";
defparam \CPU|BAH[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
fiftyfivenm_lcell_comb \CPU|Selector23~0 (
// Equation(s):
// \CPU|Selector23~0_combout  = (\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & ((\CPU|BAH [0]) # ((\CPU|PC [8] & !\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q )))) # (!\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & (\CPU|PC [8] & (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q )))

	.dataa(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.datab(\CPU|PC [8]),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datad(\CPU|BAH [0]),
	.cin(gnd),
	.combout(\CPU|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector23~0 .lut_mask = 16'hAE0C;
defparam \CPU|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N4
fiftyfivenm_lcell_comb \CPU|Selector23~1 (
// Equation(s):
// \CPU|Selector23~1_combout  = (\CPU|Set_Addr_To_r.Set_Addr_To_SP~q ) # (\CPU|Selector23~0_combout )

	.dataa(\CPU|Set_Addr_To_r.Set_Addr_To_SP~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Selector23~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector23~1 .lut_mask = 16'hFFAA;
defparam \CPU|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N14
fiftyfivenm_lcell_comb \CPU|Add4~2 (
// Equation(s):
// \CPU|Add4~2_combout  = (\CPU|PC [9] & (\CPU|Add4~1  & VCC)) # (!\CPU|PC [9] & (!\CPU|Add4~1 ))
// \CPU|Add4~3  = CARRY((!\CPU|PC [9] & !\CPU|Add4~1 ))

	.dataa(gnd),
	.datab(\CPU|PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~1 ),
	.combout(\CPU|Add4~2_combout ),
	.cout(\CPU|Add4~3 ));
// synopsys translate_off
defparam \CPU|Add4~2 .lut_mask = 16'hC303;
defparam \CPU|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N18
fiftyfivenm_lcell_comb \CPU|Add0~18 (
// Equation(s):
// \CPU|Add0~18_combout  = (\CPU|PC [9] & (!\CPU|Add0~17 )) # (!\CPU|PC [9] & ((\CPU|Add0~17 ) # (GND)))
// \CPU|Add0~19  = CARRY((!\CPU|Add0~17 ) # (!\CPU|PC [9]))

	.dataa(gnd),
	.datab(\CPU|PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~17 ),
	.combout(\CPU|Add0~18_combout ),
	.cout(\CPU|Add0~19 ));
// synopsys translate_off
defparam \CPU|Add0~18 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N18
fiftyfivenm_lcell_comb \CPU|Mux6~0 (
// Equation(s):
// \CPU|Mux6~0_combout  = (\CPU|PC[10]~15_combout  & ((\CPU|Add0~18_combout ) # ((\CPU|PC[10]~18_combout )))) # (!\CPU|PC[10]~15_combout  & (((!\CPU|PC[10]~18_combout  & \CPU|DL[1]~1_combout ))))

	.dataa(\CPU|PC[10]~15_combout ),
	.datab(\CPU|Add0~18_combout ),
	.datac(\CPU|PC[10]~18_combout ),
	.datad(\CPU|DL[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux6~0 .lut_mask = 16'hADA8;
defparam \CPU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N2
fiftyfivenm_lcell_comb \CPU|Add3~2 (
// Equation(s):
// \CPU|Add3~2_combout  = (\CPU|PC [9] & (!\CPU|Add3~1 )) # (!\CPU|PC [9] & ((\CPU|Add3~1 ) # (GND)))
// \CPU|Add3~3  = CARRY((!\CPU|Add3~1 ) # (!\CPU|PC [9]))

	.dataa(gnd),
	.datab(\CPU|PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~1 ),
	.combout(\CPU|Add3~2_combout ),
	.cout(\CPU|Add3~3 ));
// synopsys translate_off
defparam \CPU|Add3~2 .lut_mask = 16'h3C3F;
defparam \CPU|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N6
fiftyfivenm_lcell_comb \CPU|Mux6~1 (
// Equation(s):
// \CPU|Mux6~1_combout  = (\CPU|Mux6~0_combout  & (((\CPU|Add3~2_combout ) # (!\CPU|PC[10]~18_combout )))) # (!\CPU|Mux6~0_combout  & (\CPU|Add4~2_combout  & (\CPU|PC[10]~18_combout )))

	.dataa(\CPU|Add4~2_combout ),
	.datab(\CPU|Mux6~0_combout ),
	.datac(\CPU|PC[10]~18_combout ),
	.datad(\CPU|Add3~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux6~1 .lut_mask = 16'hEC2C;
defparam \CPU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N7
dffeas \CPU|PC[9] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[9] .is_wysiwyg = "true";
defparam \CPU|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N18
fiftyfivenm_lcell_comb \CPU|BusB_r[1]~9 (
// Equation(s):
// \CPU|BusB_r[1]~9_combout  = (\CPU|DL[0]~0_combout  & (\CPU|DL[1]~1_combout  $ (VCC))) # (!\CPU|DL[0]~0_combout  & (\CPU|DL[1]~1_combout  & VCC))
// \CPU|BusB_r[1]~10  = CARRY((\CPU|DL[0]~0_combout  & \CPU|DL[1]~1_combout ))

	.dataa(\CPU|DL[0]~0_combout ),
	.datab(\CPU|DL[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|BusB_r[1]~9_combout ),
	.cout(\CPU|BusB_r[1]~10 ));
// synopsys translate_off
defparam \CPU|BusB_r[1]~9 .lut_mask = 16'h6688;
defparam \CPU|BusB_r[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N19
dffeas \CPU|BusB_r[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[1]~9_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BusB_r[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[1] .is_wysiwyg = "true";
defparam \CPU|BusB_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
fiftyfivenm_lcell_comb \CPU|Selector38~0 (
// Equation(s):
// \CPU|Selector38~0_combout  = (\CPU|Y [1] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|BusB_r [1] & \CPU|Write_Data_r.Write_Data_YB~q ))))

	.dataa(\CPU|BusB_r [1]),
	.datab(\CPU|Write_Data_r.Write_Data_YB~q ),
	.datac(\CPU|Y [1]),
	.datad(\CPU|Write_Data_r.Write_Data_Y~q ),
	.cin(gnd),
	.combout(\CPU|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~0 .lut_mask = 16'hF080;
defparam \CPU|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
fiftyfivenm_lcell_comb \CPU|Selector38~1 (
// Equation(s):
// \CPU|Selector38~1_combout  = (\CPU|PC [1] & ((\CPU|Write_Data_r.Write_Data_PCL~q ) # ((\CPU|PC [9] & \CPU|Write_Data_r.Write_Data_PCH~q )))) # (!\CPU|PC [1] & (\CPU|PC [9] & ((\CPU|Write_Data_r.Write_Data_PCH~q ))))

	.dataa(\CPU|PC [1]),
	.datab(\CPU|PC [9]),
	.datac(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.datad(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.cin(gnd),
	.combout(\CPU|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N0
fiftyfivenm_lcell_comb \CPU|P[1]~14 (
// Equation(s):
// \CPU|P[1]~14_combout  = (!\CPU|ALU_Op_r.ALU_OP_SBC~q  & (!\CPU|ALU_Op_r.ALU_OP_EQ1~q  & (\CPU|ALU_Op_r.ALU_OP_BIT~q  & !\CPU|ALU_Op_r.ALU_OP_ADC~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_EQ1~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_BIT~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.cin(gnd),
	.combout(\CPU|P[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~14 .lut_mask = 16'h0010;
defparam \CPU|P[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N20
fiftyfivenm_lcell_comb \CPU|P[7]~15 (
// Equation(s):
// \CPU|P[7]~15_combout  = (\CPU|ALU_Op_r.ALU_OP_ANC~q ) # ((\CPU|P[1]~14_combout  & (!\CPU|ALU_Op_r.ALU_OP_CMP~q  & !\CPU|ALU_Op_r.ALU_OP_SAX~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ANC~q ),
	.datab(\CPU|P[1]~14_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_CMP~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.cin(gnd),
	.combout(\CPU|P[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[7]~15 .lut_mask = 16'hAAAE;
defparam \CPU|P[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N26
fiftyfivenm_lcell_comb \CPU|alu|Selector7~6 (
// Equation(s):
// \CPU|alu|Selector7~6_combout  = (\CPU|alu|Add5~2_combout  & ((\CPU|ALU_Op_r.ALU_OP_SAX~q ) # (\CPU|ALU_Op_r.ALU_OP_SBC~q )))

	.dataa(\CPU|alu|Add5~2_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~6 .lut_mask = 16'hA8A8;
defparam \CPU|alu|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N16
fiftyfivenm_lcell_comb \CPU|alu|Selector7~0 (
// Equation(s):
// \CPU|alu|Selector7~0_combout  = (\CPU|BusB [1] & (\CPU|BusA_r [1] & \CPU|ALU_Op_r.ALU_OP_ARR~q ))

	.dataa(\CPU|BusB [1]),
	.datab(gnd),
	.datac(\CPU|BusA_r [1]),
	.datad(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~0 .lut_mask = 16'hA000;
defparam \CPU|alu|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N12
fiftyfivenm_lcell_comb \CPU|alu|Selector7~7 (
// Equation(s):
// \CPU|alu|Selector7~7_combout  = (\CPU|alu|Selector7~6_combout ) # ((\CPU|alu|Selector7~0_combout ) # ((\CPU|ALU_Op_r.ALU_OP_OR~q  & \CPU|BusB [0])))

	.dataa(\CPU|alu|Selector7~6_combout ),
	.datab(\CPU|alu|Selector7~0_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datad(\CPU|BusB [0]),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~7 .lut_mask = 16'hFEEE;
defparam \CPU|alu|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N22
fiftyfivenm_lcell_comb \CPU|alu|Selector7~1 (
// Equation(s):
// \CPU|alu|Selector7~1_combout  = (\CPU|BusA_r [0] & ((\CPU|BusB [0] & ((\CPU|ALU_Op_r.ALU_OP_AND~q ))) # (!\CPU|BusB [0] & (\CPU|ALU_Op_r.ALU_OP_EOR~q )))) # (!\CPU|BusA_r [0] & (\CPU|ALU_Op_r.ALU_OP_EOR~q  & ((\CPU|BusB [0]))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datab(\CPU|BusA_r [0]),
	.datac(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datad(\CPU|BusB [0]),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~1 .lut_mask = 16'hE288;
defparam \CPU|alu|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N0
fiftyfivenm_lcell_comb \CPU|alu|Selector7~2 (
// Equation(s):
// \CPU|alu|Selector7~2_combout  = (\CPU|P [0] & ((\CPU|ALU_Op_r.ALU_OP_ROL~q ) # ((\CPU|ALU_Op_r.ALU_OP_ADC~q  & \CPU|alu|ADC_Q[0]~0_combout )))) # (!\CPU|P [0] & (((\CPU|ALU_Op_r.ALU_OP_ADC~q  & \CPU|alu|ADC_Q[0]~0_combout ))))

	.dataa(\CPU|P [0]),
	.datab(\CPU|ALU_Op_r.ALU_OP_ROL~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datad(\CPU|alu|ADC_Q[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~2 .lut_mask = 16'hF888;
defparam \CPU|alu|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N20
fiftyfivenm_lcell_comb \CPU|alu|Selector7~3 (
// Equation(s):
// \CPU|alu|Selector7~3_combout  = (\CPU|BusA_r [1] & ((\CPU|ALU_Op_r.ALU_OP_ROR~q ) # (\CPU|ALU_Op_r.ALU_OP_LSR~q )))

	.dataa(gnd),
	.datab(\CPU|ALU_Op_r.ALU_OP_ROR~q ),
	.datac(\CPU|BusA_r [1]),
	.datad(\CPU|ALU_Op_r.ALU_OP_LSR~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~3 .lut_mask = 16'hF0C0;
defparam \CPU|alu|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector7~4 (
// Equation(s):
// \CPU|alu|Selector7~4_combout  = (\CPU|alu|Add11~0_combout  & ((\CPU|ALU_Op_r.ALU_OP_DEC~q ) # ((\CPU|ALU_Op_r.ALU_OP_INC~q  & \CPU|alu|Add12~0_combout )))) # (!\CPU|alu|Add11~0_combout  & (((\CPU|ALU_Op_r.ALU_OP_INC~q  & \CPU|alu|Add12~0_combout ))))

	.dataa(\CPU|alu|Add11~0_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datad(\CPU|alu|Add12~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~4 .lut_mask = 16'hF888;
defparam \CPU|alu|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N18
fiftyfivenm_lcell_comb \CPU|alu|Selector7~5 (
// Equation(s):
// \CPU|alu|Selector7~5_combout  = (\CPU|alu|Selector7~1_combout ) # ((\CPU|alu|Selector7~2_combout ) # ((\CPU|alu|Selector7~3_combout ) # (\CPU|alu|Selector7~4_combout )))

	.dataa(\CPU|alu|Selector7~1_combout ),
	.datab(\CPU|alu|Selector7~2_combout ),
	.datac(\CPU|alu|Selector7~3_combout ),
	.datad(\CPU|alu|Selector7~4_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~5 .lut_mask = 16'hFFFE;
defparam \CPU|alu|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N10
fiftyfivenm_lcell_comb \CPU|alu|Selector7~8 (
// Equation(s):
// \CPU|alu|Selector7~8_combout  = (\CPU|alu|Selector7~7_combout ) # ((\CPU|alu|Selector7~5_combout ) # ((\CPU|BusA_r [0] & \CPU|alu|Selector6~0_combout )))

	.dataa(\CPU|alu|Selector7~7_combout ),
	.datab(\CPU|BusA_r [0]),
	.datac(\CPU|alu|Selector6~0_combout ),
	.datad(\CPU|alu|Selector7~5_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~8 .lut_mask = 16'hFFEA;
defparam \CPU|alu|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
fiftyfivenm_lcell_comb \CPU|P[1]~16 (
// Equation(s):
// \CPU|P[1]~16_combout  = (!\CPU|alu|Selector2~9_combout  & (!\CPU|alu|Selector0~10_combout  & (\CPU|P[7]~15_combout  & !\CPU|alu|Selector7~8_combout )))

	.dataa(\CPU|alu|Selector2~9_combout ),
	.datab(\CPU|alu|Selector0~10_combout ),
	.datac(\CPU|P[7]~15_combout ),
	.datad(\CPU|alu|Selector7~8_combout ),
	.cin(gnd),
	.combout(\CPU|P[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~16 .lut_mask = 16'h0010;
defparam \CPU|P[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N14
fiftyfivenm_lcell_comb \CPU|P[1]~13 (
// Equation(s):
// \CPU|P[1]~13_combout  = (!\CPU|alu|Selector6~9_combout  & (!\CPU|alu|Selector4~12_combout  & (!\CPU|alu|Selector1~9_combout  & !\CPU|alu|Selector5~10_combout )))

	.dataa(\CPU|alu|Selector6~9_combout ),
	.datab(\CPU|alu|Selector4~12_combout ),
	.datac(\CPU|alu|Selector1~9_combout ),
	.datad(\CPU|alu|Selector5~10_combout ),
	.cin(gnd),
	.combout(\CPU|P[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~13 .lut_mask = 16'h0001;
defparam \CPU|P[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N26
fiftyfivenm_lcell_comb \CPU|P[1]~10 (
// Equation(s):
// \CPU|P[1]~10_combout  = (!\CPU|alu|Q_t~2_combout  & (!\CPU|alu|Add9~0_combout  & (!\CPU|alu|Q_t~3_combout  & !\CPU|alu|process_2~0_combout )))

	.dataa(\CPU|alu|Q_t~2_combout ),
	.datab(\CPU|alu|Add9~0_combout ),
	.datac(\CPU|alu|Q_t~3_combout ),
	.datad(\CPU|alu|process_2~0_combout ),
	.cin(gnd),
	.combout(\CPU|P[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~10 .lut_mask = 16'h0001;
defparam \CPU|P[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N28
fiftyfivenm_lcell_comb \CPU|P[1]~7 (
// Equation(s):
// \CPU|P[1]~7_combout  = (!\CPU|alu|ADC_Q[0]~0_combout  & (\CPU|ALU_Op_r.ALU_OP_ADC~q  & (!\CPU|alu|Add0~2_combout  & !\CPU|alu|Add0~4_combout )))

	.dataa(\CPU|alu|ADC_Q[0]~0_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datac(\CPU|alu|Add0~2_combout ),
	.datad(\CPU|alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\CPU|P[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~7 .lut_mask = 16'h0004;
defparam \CPU|P[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N8
fiftyfivenm_lcell_comb \CPU|alu|Add1~1 (
// Equation(s):
// \CPU|alu|Add1~1_cout  = CARRY(\CPU|alu|Add0~8_combout )

	.dataa(\CPU|alu|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|alu|Add1~1_cout ));
// synopsys translate_off
defparam \CPU|alu|Add1~1 .lut_mask = 16'h00AA;
defparam \CPU|alu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N10
fiftyfivenm_lcell_comb \CPU|alu|Add1~2 (
// Equation(s):
// \CPU|alu|Add1~2_combout  = (\CPU|BusB [4] & ((\CPU|BusA_r [4] & (\CPU|alu|Add1~1_cout  & VCC)) # (!\CPU|BusA_r [4] & (!\CPU|alu|Add1~1_cout )))) # (!\CPU|BusB [4] & ((\CPU|BusA_r [4] & (!\CPU|alu|Add1~1_cout )) # (!\CPU|BusA_r [4] & ((\CPU|alu|Add1~1_cout 
// ) # (GND)))))
// \CPU|alu|Add1~3  = CARRY((\CPU|BusB [4] & (!\CPU|BusA_r [4] & !\CPU|alu|Add1~1_cout )) # (!\CPU|BusB [4] & ((!\CPU|alu|Add1~1_cout ) # (!\CPU|BusA_r [4]))))

	.dataa(\CPU|BusB [4]),
	.datab(\CPU|BusA_r [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add1~1_cout ),
	.combout(\CPU|alu|Add1~2_combout ),
	.cout(\CPU|alu|Add1~3 ));
// synopsys translate_off
defparam \CPU|alu|Add1~2 .lut_mask = 16'h9617;
defparam \CPU|alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N12
fiftyfivenm_lcell_comb \CPU|alu|Add1~4 (
// Equation(s):
// \CPU|alu|Add1~4_combout  = ((\CPU|BusB [5] $ (\CPU|BusA_r [5] $ (!\CPU|alu|Add1~3 )))) # (GND)
// \CPU|alu|Add1~5  = CARRY((\CPU|BusB [5] & ((\CPU|BusA_r [5]) # (!\CPU|alu|Add1~3 ))) # (!\CPU|BusB [5] & (\CPU|BusA_r [5] & !\CPU|alu|Add1~3 )))

	.dataa(\CPU|BusB [5]),
	.datab(\CPU|BusA_r [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add1~3 ),
	.combout(\CPU|alu|Add1~4_combout ),
	.cout(\CPU|alu|Add1~5 ));
// synopsys translate_off
defparam \CPU|alu|Add1~4 .lut_mask = 16'h698E;
defparam \CPU|alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N14
fiftyfivenm_lcell_comb \CPU|alu|Add1~6 (
// Equation(s):
// \CPU|alu|Add1~6_combout  = (\CPU|BusB [6] & ((\CPU|BusA_r [6] & (\CPU|alu|Add1~5  & VCC)) # (!\CPU|BusA_r [6] & (!\CPU|alu|Add1~5 )))) # (!\CPU|BusB [6] & ((\CPU|BusA_r [6] & (!\CPU|alu|Add1~5 )) # (!\CPU|BusA_r [6] & ((\CPU|alu|Add1~5 ) # (GND)))))
// \CPU|alu|Add1~7  = CARRY((\CPU|BusB [6] & (!\CPU|BusA_r [6] & !\CPU|alu|Add1~5 )) # (!\CPU|BusB [6] & ((!\CPU|alu|Add1~5 ) # (!\CPU|BusA_r [6]))))

	.dataa(\CPU|BusB [6]),
	.datab(\CPU|BusA_r [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add1~5 ),
	.combout(\CPU|alu|Add1~6_combout ),
	.cout(\CPU|alu|Add1~7 ));
// synopsys translate_off
defparam \CPU|alu|Add1~6 .lut_mask = 16'h9617;
defparam \CPU|alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N16
fiftyfivenm_lcell_comb \CPU|alu|Add1~8 (
// Equation(s):
// \CPU|alu|Add1~8_combout  = \CPU|BusB [7] $ (\CPU|alu|Add1~7  $ (!\CPU|BusA_r [7]))

	.dataa(gnd),
	.datab(\CPU|BusB [7]),
	.datac(gnd),
	.datad(\CPU|BusA_r [7]),
	.cin(\CPU|alu|Add1~7 ),
	.combout(\CPU|alu|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add1~8 .lut_mask = 16'h3CC3;
defparam \CPU|alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N30
fiftyfivenm_lcell_comb \CPU|P[1]~8 (
// Equation(s):
// \CPU|P[1]~8_combout  = (!\CPU|alu|Add1~4_combout  & (!\CPU|alu|Add1~6_combout  & (!\CPU|alu|Add0~6_combout  & !\CPU|alu|Add1~2_combout )))

	.dataa(\CPU|alu|Add1~4_combout ),
	.datab(\CPU|alu|Add1~6_combout ),
	.datac(\CPU|alu|Add0~6_combout ),
	.datad(\CPU|alu|Add1~2_combout ),
	.cin(gnd),
	.combout(\CPU|P[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~8 .lut_mask = 16'h0001;
defparam \CPU|P[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N0
fiftyfivenm_lcell_comb \CPU|alu|WideOr4~0 (
// Equation(s):
// \CPU|alu|WideOr4~0_combout  = (!\CPU|ALU_Op_r.ALU_OP_SBC~q  & (!\CPU|ALU_Op_r.ALU_OP_SAX~q  & !\CPU|ALU_Op_r.ALU_OP_CMP~q ))

	.dataa(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_CMP~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|WideOr4~0 .lut_mask = 16'h0101;
defparam \CPU|alu|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N10
fiftyfivenm_lcell_comb \CPU|P[1]~4 (
// Equation(s):
// \CPU|P[1]~4_combout  = (!\CPU|alu|Add5~8_combout  & (!\CPU|alu|Add5~4_combout  & (!\CPU|alu|Add6~2_combout  & !\CPU|alu|Add5~6_combout )))

	.dataa(\CPU|alu|Add5~8_combout ),
	.datab(\CPU|alu|Add5~4_combout ),
	.datac(\CPU|alu|Add6~2_combout ),
	.datad(\CPU|alu|Add5~6_combout ),
	.cin(gnd),
	.combout(\CPU|P[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~4 .lut_mask = 16'h0001;
defparam \CPU|P[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
fiftyfivenm_lcell_comb \CPU|P[1]~5 (
// Equation(s):
// \CPU|P[1]~5_combout  = (\CPU|P[1]~4_combout  & (!\CPU|alu|Add6~4_combout  & (!\CPU|alu|Add6~6_combout  & !\CPU|alu|Add6~8_combout )))

	.dataa(\CPU|P[1]~4_combout ),
	.datab(\CPU|alu|Add6~4_combout ),
	.datac(\CPU|alu|Add6~6_combout ),
	.datad(\CPU|alu|Add6~8_combout ),
	.cin(gnd),
	.combout(\CPU|P[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~5 .lut_mask = 16'h0002;
defparam \CPU|P[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N30
fiftyfivenm_lcell_comb \CPU|P[1]~3 (
// Equation(s):
// \CPU|P[1]~3_combout  = (\CPU|P [1] & \CPU|ALU_Op_r.ALU_OP_EQ1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|P [1]),
	.datad(\CPU|ALU_Op_r.ALU_OP_EQ1~q ),
	.cin(gnd),
	.combout(\CPU|P[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~3 .lut_mask = 16'hF000;
defparam \CPU|P[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N24
fiftyfivenm_lcell_comb \CPU|P[1]~6 (
// Equation(s):
// \CPU|P[1]~6_combout  = (\CPU|P[1]~3_combout ) # ((!\CPU|alu|WideOr4~0_combout  & (\CPU|P[1]~5_combout  & !\CPU|alu|Add5~2_combout )))

	.dataa(\CPU|alu|WideOr4~0_combout ),
	.datab(\CPU|P[1]~5_combout ),
	.datac(\CPU|P[1]~3_combout ),
	.datad(\CPU|alu|Add5~2_combout ),
	.cin(gnd),
	.combout(\CPU|P[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~6 .lut_mask = 16'hF0F4;
defparam \CPU|P[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N24
fiftyfivenm_lcell_comb \CPU|P[1]~9 (
// Equation(s):
// \CPU|P[1]~9_combout  = (\CPU|P[1]~6_combout ) # ((\CPU|P[1]~7_combout  & (!\CPU|alu|Add1~8_combout  & \CPU|P[1]~8_combout )))

	.dataa(\CPU|P[1]~7_combout ),
	.datab(\CPU|alu|Add1~8_combout ),
	.datac(\CPU|P[1]~8_combout ),
	.datad(\CPU|P[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU|P[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~9 .lut_mask = 16'hFF20;
defparam \CPU|P[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N4
fiftyfivenm_lcell_comb \CPU|P[1]~11 (
// Equation(s):
// \CPU|P[1]~11_combout  = (!\CPU|alu|process_2~1_combout  & (\CPU|P[1]~2_combout  & ((!\CPU|BusA_r [5]) # (!\CPU|BusB [5]))))

	.dataa(\CPU|BusB [5]),
	.datab(\CPU|BusA_r [5]),
	.datac(\CPU|alu|process_2~1_combout ),
	.datad(\CPU|P[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU|P[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~11 .lut_mask = 16'h0700;
defparam \CPU|P[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N22
fiftyfivenm_lcell_comb \CPU|P[1]~12 (
// Equation(s):
// \CPU|P[1]~12_combout  = (\CPU|P[1]~9_combout ) # ((\CPU|P[1]~10_combout  & (\CPU|P[1]~11_combout  & !\CPU|ALU_Op_r.ALU_OP_BIT~q )))

	.dataa(\CPU|P[1]~10_combout ),
	.datab(\CPU|P[1]~9_combout ),
	.datac(\CPU|P[1]~11_combout ),
	.datad(\CPU|ALU_Op_r.ALU_OP_BIT~q ),
	.cin(gnd),
	.combout(\CPU|P[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~12 .lut_mask = 16'hCCEC;
defparam \CPU|P[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N26
fiftyfivenm_lcell_comb \CPU|P[1]~17 (
// Equation(s):
// \CPU|P[1]~17_combout  = (\CPU|P[1]~12_combout ) # ((\CPU|P[1]~16_combout  & (!\CPU|alu|Selector3~7_combout  & \CPU|P[1]~13_combout )))

	.dataa(\CPU|P[1]~16_combout ),
	.datab(\CPU|alu|Selector3~7_combout ),
	.datac(\CPU|P[1]~13_combout ),
	.datad(\CPU|P[1]~12_combout ),
	.cin(gnd),
	.combout(\CPU|P[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~17 .lut_mask = 16'hFF20;
defparam \CPU|P[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N12
fiftyfivenm_lcell_comb \CPU|tmpP~9 (
// Equation(s):
// \CPU|tmpP~9_combout  = (\CPU|Equal0~4_combout  & ((\CPU|mcode|Mux279~5_combout ) # ((\CPU|mcode|Mux280~6_combout ) # (!\CPU|tmpP~1_combout ))))

	.dataa(\CPU|mcode|Mux279~5_combout ),
	.datab(\CPU|tmpP~1_combout ),
	.datac(\CPU|Equal0~4_combout ),
	.datad(\CPU|mcode|Mux280~6_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~9 .lut_mask = 16'hF0B0;
defparam \CPU|tmpP~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux289~4 (
// Equation(s):
// \CPU|mcode|Mux289~4_combout  = (\CPU|IR [3] & (((\CPU|mcode|Set_Addr_To~0_combout )) # (!\CPU|IR [2]))) # (!\CPU|IR [3] & (\CPU|IR [2] & (\CPU|Equal0~5_combout )))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|Equal0~5_combout ),
	.datad(\CPU|mcode|Set_Addr_To~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux289~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux289~4 .lut_mask = 16'hEA62;
defparam \CPU|mcode|Mux289~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux289~5 (
// Equation(s):
// \CPU|mcode|Mux289~5_combout  = (\CPU|IR [4] & (\CPU|mcode|Mux108~1_combout  & (\CPU|IR [2]))) # (!\CPU|IR [4] & (((\CPU|mcode|Mux289~4_combout ))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|mcode|Mux108~1_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux289~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux289~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux289~5 .lut_mask = 16'hD580;
defparam \CPU|mcode|Mux289~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux289~3 (
// Equation(s):
// \CPU|mcode|Mux289~3_combout  = (\CPU|MCycle [2] & ((\CPU|MCycle [1] & (!\CPU|IR [3] & \CPU|MCycle [0])) # (!\CPU|MCycle [1] & (\CPU|IR [3] & !\CPU|MCycle [0]))))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux289~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux289~3 .lut_mask = 16'h0820;
defparam \CPU|mcode|Mux289~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux289~6 (
// Equation(s):
// \CPU|mcode|Mux289~6_combout  = (\CPU|mcode|Mux289~5_combout  & (\CPU|mcode|process_0~3_combout  & (\CPU|IR [2]))) # (!\CPU|mcode|Mux289~5_combout  & (((!\CPU|IR [2] & \CPU|mcode|Mux289~3_combout ))))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(\CPU|mcode|Mux289~5_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux289~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux289~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux289~6 .lut_mask = 16'h8380;
defparam \CPU|mcode|Mux289~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux281~2 (
// Equation(s):
// \CPU|mcode|Mux281~2_combout  = (\CPU|IR [4] & (((\CPU|mcode|Mux108~1_combout )))) # (!\CPU|IR [4] & (\CPU|IR [1] & ((\CPU|mcode|Mux108~2_combout ))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux108~1_combout ),
	.datad(\CPU|mcode|Mux108~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux281~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux281~2 .lut_mask = 16'hE2C0;
defparam \CPU|mcode|Mux281~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux281~0 (
// Equation(s):
// \CPU|mcode|Mux281~0_combout  = (\CPU|IR [5] & ((\CPU|IR [2] & (!\CPU|IR [6])) # (!\CPU|IR [2] & ((\CPU|IR [3])))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux281~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux281~0 .lut_mask = 16'h4C08;
defparam \CPU|mcode|Mux281~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux281~1 (
// Equation(s):
// \CPU|mcode|Mux281~1_combout  = (\CPU|mcode|Mux255~0_combout  & (!\CPU|IR [7] & (\CPU|Equal0~4_combout  & \CPU|mcode|Mux281~0_combout )))

	.dataa(\CPU|mcode|Mux255~0_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|Equal0~4_combout ),
	.datad(\CPU|mcode|Mux281~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux281~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux281~1 .lut_mask = 16'h2000;
defparam \CPU|mcode|Mux281~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux281~3 (
// Equation(s):
// \CPU|mcode|Mux281~3_combout  = (!\CPU|IR [0] & ((\CPU|mcode|Mux281~1_combout ) # ((\CPU|mcode|Mux281~2_combout  & \CPU|mcode|Mux244~0_combout ))))

	.dataa(\CPU|mcode|Mux281~2_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux281~1_combout ),
	.datad(\CPU|mcode|Mux244~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux281~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux281~3 .lut_mask = 16'h3230;
defparam \CPU|mcode|Mux281~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N20
fiftyfivenm_lcell_comb \CPU|tmpP~10 (
// Equation(s):
// \CPU|tmpP~10_combout  = (!\CPU|tmpP~9_combout  & (!\CPU|mcode|Mux281~3_combout  & ((!\CPU|IR [0]) # (!\CPU|mcode|Mux289~6_combout ))))

	.dataa(\CPU|tmpP~9_combout ),
	.datab(\CPU|mcode|Mux289~6_combout ),
	.datac(\CPU|mcode|Mux281~3_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|tmpP~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~10 .lut_mask = 16'h0105;
defparam \CPU|tmpP~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
fiftyfivenm_lcell_comb \CPU|P[1]~24 (
// Equation(s):
// \CPU|P[1]~24_combout  = (\CPU|mcode|Mux277~5_combout  & (((\CPU|alu|Q[1]~2_combout )))) # (!\CPU|mcode|Mux277~5_combout  & ((\CPU|tmpP~10_combout  & ((\CPU|alu|Q[1]~2_combout ))) # (!\CPU|tmpP~10_combout  & (\CPU|P[1]~17_combout ))))

	.dataa(\CPU|P[1]~17_combout ),
	.datab(\CPU|mcode|Mux277~5_combout ),
	.datac(\CPU|alu|Q[1]~2_combout ),
	.datad(\CPU|tmpP~10_combout ),
	.cin(gnd),
	.combout(\CPU|P[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~24 .lut_mask = 16'hF0E2;
defparam \CPU|P[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N14
fiftyfivenm_lcell_comb \CPU|P[7]~19 (
// Equation(s):
// \CPU|P[7]~19_combout  = (\LessThan1~4_combout  & ((\CPU|mcode|Mux277~5_combout ) # (!\CPU|tmpP~10_combout )))

	.dataa(gnd),
	.datab(\CPU|tmpP~10_combout ),
	.datac(\LessThan1~4_combout ),
	.datad(\CPU|mcode|Mux277~5_combout ),
	.cin(gnd),
	.combout(\CPU|P[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[7]~19 .lut_mask = 16'hF030;
defparam \CPU|P[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N25
dffeas \CPU|P[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|P[1]~24_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|P[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|P [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|P[1] .is_wysiwyg = "true";
defparam \CPU|P[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
fiftyfivenm_lcell_comb \CPU|Selector38~2 (
// Equation(s):
// \CPU|Selector38~2_combout  = (\CPU|Write_Data_r.Write_Data_ABC~q  & ((\CPU|ABC [1]) # ((\CPU|Write_Data_r.Write_Data_P~q  & \CPU|P [1])))) # (!\CPU|Write_Data_r.Write_Data_ABC~q  & (\CPU|Write_Data_r.Write_Data_P~q  & (\CPU|P [1])))

	.dataa(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datab(\CPU|Write_Data_r.Write_Data_P~q ),
	.datac(\CPU|P [1]),
	.datad(\CPU|ABC [1]),
	.cin(gnd),
	.combout(\CPU|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~2 .lut_mask = 16'hEAC0;
defparam \CPU|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N26
fiftyfivenm_lcell_comb \CPU|Selector38~3 (
// Equation(s):
// \CPU|Selector38~3_combout  = (\CPU|Selector38~1_combout ) # ((\CPU|Selector38~2_combout ) # ((\CPU|DL [1] & !\CPU|Write_Data_r.Write_Data_DL~q )))

	.dataa(\CPU|DL [1]),
	.datab(\CPU|Selector38~1_combout ),
	.datac(\CPU|Write_Data_r.Write_Data_DL~q ),
	.datad(\CPU|Selector38~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector38~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~3 .lut_mask = 16'hFFCE;
defparam \CPU|Selector38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N10
fiftyfivenm_lcell_comb \CPU|Selector38~4 (
// Equation(s):
// \CPU|Selector38~4_combout  = (\CPU|BusB_r [1] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|Write_Data_r.Write_Data_AXB~q  & \CPU|ABC [1]))))

	.dataa(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datab(\CPU|Write_Data_r.Write_Data_XB~q ),
	.datac(\CPU|ABC [1]),
	.datad(\CPU|BusB_r [1]),
	.cin(gnd),
	.combout(\CPU|Selector38~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~4 .lut_mask = 16'hEC00;
defparam \CPU|Selector38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N20
fiftyfivenm_lcell_comb \CPU|Selector38~5 (
// Equation(s):
// \CPU|Selector38~5_combout  = (\CPU|Selector38~4_combout ) # ((\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|Write_Data_r.Write_Data_AX~q  & \CPU|ABC [1])))

	.dataa(\CPU|Selector38~4_combout ),
	.datab(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datac(\CPU|ABC [1]),
	.datad(\CPU|Write_Data_r.Write_Data_X~q ),
	.cin(gnd),
	.combout(\CPU|Selector38~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~5 .lut_mask = 16'hFFEA;
defparam \CPU|Selector38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
fiftyfivenm_lcell_comb \CPU|Selector38~6 (
// Equation(s):
// \CPU|Selector38~6_combout  = (\CPU|Selector38~0_combout ) # ((\CPU|Selector38~3_combout ) # ((\CPU|X [1] & \CPU|Selector38~5_combout )))

	.dataa(\CPU|Selector38~0_combout ),
	.datab(\CPU|Selector38~3_combout ),
	.datac(\CPU|X [1]),
	.datad(\CPU|Selector38~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector38~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~6 .lut_mask = 16'hFEEE;
defparam \CPU|Selector38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
fiftyfivenm_lcell_comb \CPU|Add10~2 (
// Equation(s):
// \CPU|Add10~2_combout  = (\CPU|BAH [1] & (!\CPU|Add10~1 )) # (!\CPU|BAH [1] & ((\CPU|Add10~1 ) # (GND)))
// \CPU|Add10~3  = CARRY((!\CPU|Add10~1 ) # (!\CPU|BAH [1]))

	.dataa(\CPU|BAH [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add10~1 ),
	.combout(\CPU|Add10~2_combout ),
	.cout(\CPU|Add10~3 ));
// synopsys translate_off
defparam \CPU|Add10~2 .lut_mask = 16'h5A5F;
defparam \CPU|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
fiftyfivenm_lcell_comb \CPU|BAH~12 (
// Equation(s):
// \CPU|BAH~12_combout  = (\CPU|BAH[5]~5_combout  & (\CPU|DL[1]~1_combout  & (\CPU|BAH[5]~24_combout ))) # (!\CPU|BAH[5]~5_combout  & (((\CPU|Selector38~6_combout ) # (!\CPU|BAH[5]~24_combout ))))

	.dataa(\CPU|BAH[5]~5_combout ),
	.datab(\CPU|DL[1]~1_combout ),
	.datac(\CPU|BAH[5]~24_combout ),
	.datad(\CPU|Selector38~6_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~12 .lut_mask = 16'hD585;
defparam \CPU|BAH~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
fiftyfivenm_lcell_comb \CPU|BAH~13 (
// Equation(s):
// \CPU|BAH~13_combout  = (\CPU|BAH[5]~3_combout  & (\CPU|Add10~2_combout  & ((\CPU|Selector38~6_combout ) # (\CPU|BAH~12_combout )))) # (!\CPU|BAH[5]~3_combout  & (((\CPU|BAH~12_combout ))))

	.dataa(\CPU|Selector38~6_combout ),
	.datab(\CPU|Add10~2_combout ),
	.datac(\CPU|BAH[5]~3_combout ),
	.datad(\CPU|BAH~12_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~13 .lut_mask = 16'hCF80;
defparam \CPU|BAH~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N17
dffeas \CPU|BAH[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~13_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[1] .is_wysiwyg = "true";
defparam \CPU|BAH[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
fiftyfivenm_lcell_comb \CPU|Selector22~0 (
// Equation(s):
// \CPU|Selector22~0_combout  = (\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & ((\CPU|BAH [1]) # ((\CPU|PC [9] & !\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q )))) # (!\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & (\CPU|PC [9] & (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q )))

	.dataa(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.datab(\CPU|PC [9]),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datad(\CPU|BAH [1]),
	.cin(gnd),
	.combout(\CPU|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector22~0 .lut_mask = 16'hAE0C;
defparam \CPU|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N16
fiftyfivenm_lcell_comb \CPU|Add4~4 (
// Equation(s):
// \CPU|Add4~4_combout  = (\CPU|PC [10] & ((GND) # (!\CPU|Add4~3 ))) # (!\CPU|PC [10] & (\CPU|Add4~3  $ (GND)))
// \CPU|Add4~5  = CARRY((\CPU|PC [10]) # (!\CPU|Add4~3 ))

	.dataa(gnd),
	.datab(\CPU|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~3 ),
	.combout(\CPU|Add4~4_combout ),
	.cout(\CPU|Add4~5 ));
// synopsys translate_off
defparam \CPU|Add4~4 .lut_mask = 16'h3CCF;
defparam \CPU|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N4
fiftyfivenm_lcell_comb \CPU|Mux5~0 (
// Equation(s):
// \CPU|Mux5~0_combout  = (\CPU|PC[10]~15_combout  & (((\CPU|PC[10]~18_combout )))) # (!\CPU|PC[10]~15_combout  & ((\CPU|PC[10]~18_combout  & (\CPU|Add4~4_combout )) # (!\CPU|PC[10]~18_combout  & ((\CPU|DL[2]~2_combout )))))

	.dataa(\CPU|PC[10]~15_combout ),
	.datab(\CPU|Add4~4_combout ),
	.datac(\CPU|PC[10]~18_combout ),
	.datad(\CPU|DL[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux5~0 .lut_mask = 16'hE5E0;
defparam \CPU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
fiftyfivenm_lcell_comb \CPU|Add0~20 (
// Equation(s):
// \CPU|Add0~20_combout  = (\CPU|PC [10] & (\CPU|Add0~19  $ (GND))) # (!\CPU|PC [10] & (!\CPU|Add0~19  & VCC))
// \CPU|Add0~21  = CARRY((\CPU|PC [10] & !\CPU|Add0~19 ))

	.dataa(gnd),
	.datab(\CPU|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~19 ),
	.combout(\CPU|Add0~20_combout ),
	.cout(\CPU|Add0~21 ));
// synopsys translate_off
defparam \CPU|Add0~20 .lut_mask = 16'hC30C;
defparam \CPU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N4
fiftyfivenm_lcell_comb \CPU|Add3~4 (
// Equation(s):
// \CPU|Add3~4_combout  = (\CPU|PC [10] & (\CPU|Add3~3  $ (GND))) # (!\CPU|PC [10] & (!\CPU|Add3~3  & VCC))
// \CPU|Add3~5  = CARRY((\CPU|PC [10] & !\CPU|Add3~3 ))

	.dataa(\CPU|PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~3 ),
	.combout(\CPU|Add3~4_combout ),
	.cout(\CPU|Add3~5 ));
// synopsys translate_off
defparam \CPU|Add3~4 .lut_mask = 16'hA50A;
defparam \CPU|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N24
fiftyfivenm_lcell_comb \CPU|Mux5~1 (
// Equation(s):
// \CPU|Mux5~1_combout  = (\CPU|PC[10]~15_combout  & ((\CPU|Mux5~0_combout  & ((\CPU|Add3~4_combout ))) # (!\CPU|Mux5~0_combout  & (\CPU|Add0~20_combout )))) # (!\CPU|PC[10]~15_combout  & (\CPU|Mux5~0_combout ))

	.dataa(\CPU|PC[10]~15_combout ),
	.datab(\CPU|Mux5~0_combout ),
	.datac(\CPU|Add0~20_combout ),
	.datad(\CPU|Add3~4_combout ),
	.cin(gnd),
	.combout(\CPU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux5~1 .lut_mask = 16'hEC64;
defparam \CPU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N25
dffeas \CPU|PC[10] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[10] .is_wysiwyg = "true";
defparam \CPU|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N10
fiftyfivenm_lcell_comb \CPU|Mux18~0 (
// Equation(s):
// \CPU|Mux18~0_combout  = (\CPU|Equal11~4_combout  & (\CPU|Equal11~5_combout  & (\CPU|mcode|Equal21~0_combout  & \CPU|IR [3])))

	.dataa(\CPU|Equal11~4_combout ),
	.datab(\CPU|Equal11~5_combout ),
	.datac(\CPU|mcode|Equal21~0_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux18~0 .lut_mask = 16'h8000;
defparam \CPU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N18
fiftyfivenm_lcell_comb \CPU|tmpP~15 (
// Equation(s):
// \CPU|tmpP~15_combout  = ((!\CPU|mcode|Mux109~0_combout  & \CPU|mcode|Set_Addr_To~0_combout )) # (!\CPU|RstCycle~q )

	.dataa(\CPU|RstCycle~q ),
	.datab(gnd),
	.datac(\CPU|mcode|Mux109~0_combout ),
	.datad(\CPU|mcode|Set_Addr_To~0_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~15 .lut_mask = 16'h5F55;
defparam \CPU|tmpP~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N28
fiftyfivenm_lcell_comb \CPU|tmpP~14 (
// Equation(s):
// \CPU|tmpP~14_combout  = (!\CPU|Mux18~0_combout  & ((\CPU|mcode|Mux277~5_combout  & (\CPU|alu|Q[2]~4_combout )) # (!\CPU|mcode|Mux277~5_combout  & ((\CPU|P [2])))))

	.dataa(\CPU|mcode|Mux277~5_combout ),
	.datab(\CPU|alu|Q[2]~4_combout ),
	.datac(\CPU|P [2]),
	.datad(\CPU|Mux18~0_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~14 .lut_mask = 16'h00D8;
defparam \CPU|tmpP~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N22
fiftyfivenm_lcell_comb \CPU|tmpP~16 (
// Equation(s):
// \CPU|tmpP~16_combout  = (\CPU|tmpP~15_combout ) # ((\CPU|tmpP~14_combout ) # ((\CPU|Mux18~0_combout  & \CPU|IR [5])))

	.dataa(\CPU|Mux18~0_combout ),
	.datab(\CPU|tmpP~15_combout ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|tmpP~14_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~16 .lut_mask = 16'hFFEC;
defparam \CPU|tmpP~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y28_N23
dffeas \CPU|P[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|tmpP~16_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|P [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|P[2] .is_wysiwyg = "true";
defparam \CPU|P[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N12
fiftyfivenm_lcell_comb \CPU|Selector37~2 (
// Equation(s):
// \CPU|Selector37~2_combout  = (\CPU|P [2] & ((\CPU|Write_Data_r.Write_Data_P~q ) # ((\CPU|Write_Data_r.Write_Data_ABC~q  & \CPU|ABC [2])))) # (!\CPU|P [2] & (\CPU|Write_Data_r.Write_Data_ABC~q  & ((\CPU|ABC [2]))))

	.dataa(\CPU|P [2]),
	.datab(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datac(\CPU|Write_Data_r.Write_Data_P~q ),
	.datad(\CPU|ABC [2]),
	.cin(gnd),
	.combout(\CPU|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
fiftyfivenm_lcell_comb \CPU|Selector37~1 (
// Equation(s):
// \CPU|Selector37~1_combout  = (\CPU|PC [10] & ((\CPU|Write_Data_r.Write_Data_PCH~q ) # ((\CPU|Write_Data_r.Write_Data_PCL~q  & \CPU|PC [2])))) # (!\CPU|PC [10] & (\CPU|Write_Data_r.Write_Data_PCL~q  & (\CPU|PC [2])))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.datac(\CPU|PC [2]),
	.datad(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.cin(gnd),
	.combout(\CPU|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~1 .lut_mask = 16'hEAC0;
defparam \CPU|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
fiftyfivenm_lcell_comb \CPU|Selector37~3 (
// Equation(s):
// \CPU|Selector37~3_combout  = (\CPU|Selector37~2_combout ) # ((\CPU|Selector37~1_combout ) # ((!\CPU|Write_Data_r.Write_Data_DL~q  & \CPU|DL [2])))

	.dataa(\CPU|Write_Data_r.Write_Data_DL~q ),
	.datab(\CPU|Selector37~2_combout ),
	.datac(\CPU|DL [2]),
	.datad(\CPU|Selector37~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector37~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~3 .lut_mask = 16'hFFDC;
defparam \CPU|Selector37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N20
fiftyfivenm_lcell_comb \CPU|BusB_r[2]~11 (
// Equation(s):
// \CPU|BusB_r[2]~11_combout  = (\CPU|DL[2]~2_combout  & (!\CPU|BusB_r[1]~10 )) # (!\CPU|DL[2]~2_combout  & ((\CPU|BusB_r[1]~10 ) # (GND)))
// \CPU|BusB_r[2]~12  = CARRY((!\CPU|BusB_r[1]~10 ) # (!\CPU|DL[2]~2_combout ))

	.dataa(\CPU|DL[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|BusB_r[1]~10 ),
	.combout(\CPU|BusB_r[2]~11_combout ),
	.cout(\CPU|BusB_r[2]~12 ));
// synopsys translate_off
defparam \CPU|BusB_r[2]~11 .lut_mask = 16'h5A5F;
defparam \CPU|BusB_r[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y31_N21
dffeas \CPU|BusB_r[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[2]~11_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BusB_r[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[2] .is_wysiwyg = "true";
defparam \CPU|BusB_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
fiftyfivenm_lcell_comb \CPU|Selector37~0 (
// Equation(s):
// \CPU|Selector37~0_combout  = (\CPU|Y [2] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|Write_Data_r.Write_Data_YB~q  & \CPU|BusB_r [2]))))

	.dataa(\CPU|Write_Data_r.Write_Data_Y~q ),
	.datab(\CPU|Write_Data_r.Write_Data_YB~q ),
	.datac(\CPU|Y [2]),
	.datad(\CPU|BusB_r [2]),
	.cin(gnd),
	.combout(\CPU|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~0 .lut_mask = 16'hE0A0;
defparam \CPU|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N18
fiftyfivenm_lcell_comb \CPU|Selector37~4 (
// Equation(s):
// \CPU|Selector37~4_combout  = (\CPU|BusB_r [2] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|Write_Data_r.Write_Data_AXB~q  & \CPU|ABC [2]))))

	.dataa(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datab(\CPU|Write_Data_r.Write_Data_XB~q ),
	.datac(\CPU|ABC [2]),
	.datad(\CPU|BusB_r [2]),
	.cin(gnd),
	.combout(\CPU|Selector37~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~4 .lut_mask = 16'hEC00;
defparam \CPU|Selector37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N0
fiftyfivenm_lcell_comb \CPU|Selector37~5 (
// Equation(s):
// \CPU|Selector37~5_combout  = (\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|Selector37~4_combout ) # ((\CPU|Write_Data_r.Write_Data_AX~q  & \CPU|ABC [2])))

	.dataa(\CPU|Write_Data_r.Write_Data_X~q ),
	.datab(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datac(\CPU|ABC [2]),
	.datad(\CPU|Selector37~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector37~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~5 .lut_mask = 16'hFFEA;
defparam \CPU|Selector37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N14
fiftyfivenm_lcell_comb \CPU|Selector37~6 (
// Equation(s):
// \CPU|Selector37~6_combout  = (\CPU|Selector37~3_combout ) # ((\CPU|Selector37~0_combout ) # ((\CPU|X [2] & \CPU|Selector37~5_combout )))

	.dataa(\CPU|X [2]),
	.datab(\CPU|Selector37~3_combout ),
	.datac(\CPU|Selector37~0_combout ),
	.datad(\CPU|Selector37~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector37~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~6 .lut_mask = 16'hFEFC;
defparam \CPU|Selector37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
fiftyfivenm_lcell_comb \CPU|BAH~20 (
// Equation(s):
// \CPU|BAH~20_combout  = (\CPU|BAH[5]~24_combout  & ((\CPU|BAH[5]~5_combout  & (\CPU|DL[2]~2_combout )) # (!\CPU|BAH[5]~5_combout  & ((\CPU|Selector37~6_combout ))))) # (!\CPU|BAH[5]~24_combout  & (((!\CPU|BAH[5]~5_combout ))))

	.dataa(\CPU|BAH[5]~24_combout ),
	.datab(\CPU|DL[2]~2_combout ),
	.datac(\CPU|Selector37~6_combout ),
	.datad(\CPU|BAH[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~20 .lut_mask = 16'h88F5;
defparam \CPU|BAH~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
fiftyfivenm_lcell_comb \CPU|Add10~4 (
// Equation(s):
// \CPU|Add10~4_combout  = (\CPU|BAH [2] & (\CPU|Add10~3  $ (GND))) # (!\CPU|BAH [2] & (!\CPU|Add10~3  & VCC))
// \CPU|Add10~5  = CARRY((\CPU|BAH [2] & !\CPU|Add10~3 ))

	.dataa(gnd),
	.datab(\CPU|BAH [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add10~3 ),
	.combout(\CPU|Add10~4_combout ),
	.cout(\CPU|Add10~5 ));
// synopsys translate_off
defparam \CPU|Add10~4 .lut_mask = 16'hC30C;
defparam \CPU|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
fiftyfivenm_lcell_comb \CPU|BAH~21 (
// Equation(s):
// \CPU|BAH~21_combout  = (\CPU|BAH[5]~3_combout  & (\CPU|Add10~4_combout  & ((\CPU|BAH~20_combout ) # (\CPU|Selector37~6_combout )))) # (!\CPU|BAH[5]~3_combout  & (\CPU|BAH~20_combout ))

	.dataa(\CPU|BAH~20_combout ),
	.datab(\CPU|Add10~4_combout ),
	.datac(\CPU|BAH[5]~3_combout ),
	.datad(\CPU|Selector37~6_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~21 .lut_mask = 16'hCA8A;
defparam \CPU|BAH~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N1
dffeas \CPU|BAH[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~21_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[2] .is_wysiwyg = "true";
defparam \CPU|BAH[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
fiftyfivenm_lcell_comb \CPU|Selector21~0 (
// Equation(s):
// \CPU|Selector21~0_combout  = (\CPU|PC [10] & (((\CPU|BAH [2] & \CPU|Set_Addr_To_r.Set_Addr_To_BA~q )) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ))) # (!\CPU|PC [10] & (((\CPU|BAH [2] & \CPU|Set_Addr_To_r.Set_Addr_To_BA~q ))))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datac(\CPU|BAH [2]),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.cin(gnd),
	.combout(\CPU|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector21~0 .lut_mask = 16'hF222;
defparam \CPU|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
fiftyfivenm_lcell_comb \CPU|Add10~6 (
// Equation(s):
// \CPU|Add10~6_combout  = (\CPU|BAH [3] & (!\CPU|Add10~5 )) # (!\CPU|BAH [3] & ((\CPU|Add10~5 ) # (GND)))
// \CPU|Add10~7  = CARRY((!\CPU|Add10~5 ) # (!\CPU|BAH [3]))

	.dataa(gnd),
	.datab(\CPU|BAH [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add10~5 ),
	.combout(\CPU|Add10~6_combout ),
	.cout(\CPU|Add10~7 ));
// synopsys translate_off
defparam \CPU|Add10~6 .lut_mask = 16'h3C3F;
defparam \CPU|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
fiftyfivenm_lcell_comb \CPU|BAH~18 (
// Equation(s):
// \CPU|BAH~18_combout  = (\CPU|BAH[5]~5_combout  & (((\CPU|BAH[5]~24_combout  & \CPU|DL[3]~3_combout )))) # (!\CPU|BAH[5]~5_combout  & ((\CPU|Selector36~6_combout ) # ((!\CPU|BAH[5]~24_combout ))))

	.dataa(\CPU|BAH[5]~5_combout ),
	.datab(\CPU|Selector36~6_combout ),
	.datac(\CPU|BAH[5]~24_combout ),
	.datad(\CPU|DL[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~18 .lut_mask = 16'hE545;
defparam \CPU|BAH~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
fiftyfivenm_lcell_comb \CPU|BAH~19 (
// Equation(s):
// \CPU|BAH~19_combout  = (\CPU|BAH[5]~3_combout  & (\CPU|Add10~6_combout  & ((\CPU|Selector36~6_combout ) # (\CPU|BAH~18_combout )))) # (!\CPU|BAH[5]~3_combout  & (((\CPU|BAH~18_combout ))))

	.dataa(\CPU|BAH[5]~3_combout ),
	.datab(\CPU|Selector36~6_combout ),
	.datac(\CPU|Add10~6_combout ),
	.datad(\CPU|BAH~18_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~19 .lut_mask = 16'hF580;
defparam \CPU|BAH~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N3
dffeas \CPU|BAH[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~19_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[3] .is_wysiwyg = "true";
defparam \CPU|BAH[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N6
fiftyfivenm_lcell_comb \CPU|Add3~6 (
// Equation(s):
// \CPU|Add3~6_combout  = (\CPU|PC [11] & (!\CPU|Add3~5 )) # (!\CPU|PC [11] & ((\CPU|Add3~5 ) # (GND)))
// \CPU|Add3~7  = CARRY((!\CPU|Add3~5 ) # (!\CPU|PC [11]))

	.dataa(\CPU|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~5 ),
	.combout(\CPU|Add3~6_combout ),
	.cout(\CPU|Add3~7 ));
// synopsys translate_off
defparam \CPU|Add3~6 .lut_mask = 16'h5A5F;
defparam \CPU|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N18
fiftyfivenm_lcell_comb \CPU|Add4~6 (
// Equation(s):
// \CPU|Add4~6_combout  = (\CPU|PC [11] & (\CPU|Add4~5  & VCC)) # (!\CPU|PC [11] & (!\CPU|Add4~5 ))
// \CPU|Add4~7  = CARRY((!\CPU|PC [11] & !\CPU|Add4~5 ))

	.dataa(gnd),
	.datab(\CPU|PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~5 ),
	.combout(\CPU|Add4~6_combout ),
	.cout(\CPU|Add4~7 ));
// synopsys translate_off
defparam \CPU|Add4~6 .lut_mask = 16'hC303;
defparam \CPU|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N22
fiftyfivenm_lcell_comb \CPU|Add0~22 (
// Equation(s):
// \CPU|Add0~22_combout  = (\CPU|PC [11] & (!\CPU|Add0~21 )) # (!\CPU|PC [11] & ((\CPU|Add0~21 ) # (GND)))
// \CPU|Add0~23  = CARRY((!\CPU|Add0~21 ) # (!\CPU|PC [11]))

	.dataa(gnd),
	.datab(\CPU|PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~21 ),
	.combout(\CPU|Add0~22_combout ),
	.cout(\CPU|Add0~23 ));
// synopsys translate_off
defparam \CPU|Add0~22 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N16
fiftyfivenm_lcell_comb \CPU|Mux4~0 (
// Equation(s):
// \CPU|Mux4~0_combout  = (\CPU|PC[10]~18_combout  & (((\CPU|PC[10]~15_combout )))) # (!\CPU|PC[10]~18_combout  & ((\CPU|PC[10]~15_combout  & (\CPU|Add0~22_combout )) # (!\CPU|PC[10]~15_combout  & ((\CPU|DL[3]~3_combout )))))

	.dataa(\CPU|Add0~22_combout ),
	.datab(\CPU|DL[3]~3_combout ),
	.datac(\CPU|PC[10]~18_combout ),
	.datad(\CPU|PC[10]~15_combout ),
	.cin(gnd),
	.combout(\CPU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux4~0 .lut_mask = 16'hFA0C;
defparam \CPU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N26
fiftyfivenm_lcell_comb \CPU|Mux4~1 (
// Equation(s):
// \CPU|Mux4~1_combout  = (\CPU|PC[10]~18_combout  & ((\CPU|Mux4~0_combout  & (\CPU|Add3~6_combout )) # (!\CPU|Mux4~0_combout  & ((\CPU|Add4~6_combout ))))) # (!\CPU|PC[10]~18_combout  & (((\CPU|Mux4~0_combout ))))

	.dataa(\CPU|Add3~6_combout ),
	.datab(\CPU|Add4~6_combout ),
	.datac(\CPU|PC[10]~18_combout ),
	.datad(\CPU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux4~1 .lut_mask = 16'hAFC0;
defparam \CPU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N27
dffeas \CPU|PC[11] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[11] .is_wysiwyg = "true";
defparam \CPU|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
fiftyfivenm_lcell_comb \CPU|Selector20~0 (
// Equation(s):
// \CPU|Selector20~0_combout  = (\CPU|BAH [3] & ((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ) # ((\CPU|PC [11] & !\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q )))) # (!\CPU|BAH [3] & (\CPU|PC [11] & (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q )))

	.dataa(\CPU|BAH [3]),
	.datab(\CPU|PC [11]),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.cin(gnd),
	.combout(\CPU|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector20~0 .lut_mask = 16'hAE0C;
defparam \CPU|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N22
fiftyfivenm_lcell_comb \CPU|BusB_r[3]~13 (
// Equation(s):
// \CPU|BusB_r[3]~13_combout  = (\CPU|DL[3]~3_combout  & (\CPU|BusB_r[2]~12  $ (GND))) # (!\CPU|DL[3]~3_combout  & (!\CPU|BusB_r[2]~12  & VCC))
// \CPU|BusB_r[3]~14  = CARRY((\CPU|DL[3]~3_combout  & !\CPU|BusB_r[2]~12 ))

	.dataa(\CPU|DL[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|BusB_r[2]~12 ),
	.combout(\CPU|BusB_r[3]~13_combout ),
	.cout(\CPU|BusB_r[3]~14 ));
// synopsys translate_off
defparam \CPU|BusB_r[3]~13 .lut_mask = 16'hA50A;
defparam \CPU|BusB_r[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N24
fiftyfivenm_lcell_comb \CPU|BusB_r[4]~15 (
// Equation(s):
// \CPU|BusB_r[4]~15_combout  = (\CPU|DL[4]~4_combout  & (!\CPU|BusB_r[3]~14 )) # (!\CPU|DL[4]~4_combout  & ((\CPU|BusB_r[3]~14 ) # (GND)))
// \CPU|BusB_r[4]~16  = CARRY((!\CPU|BusB_r[3]~14 ) # (!\CPU|DL[4]~4_combout ))

	.dataa(gnd),
	.datab(\CPU|DL[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|BusB_r[3]~14 ),
	.combout(\CPU|BusB_r[4]~15_combout ),
	.cout(\CPU|BusB_r[4]~16 ));
// synopsys translate_off
defparam \CPU|BusB_r[4]~15 .lut_mask = 16'h3C3F;
defparam \CPU|BusB_r[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y31_N25
dffeas \CPU|BusB_r[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[4]~15_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BusB_r[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[4] .is_wysiwyg = "true";
defparam \CPU|BusB_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
fiftyfivenm_lcell_comb \CPU|Selector35~0 (
// Equation(s):
// \CPU|Selector35~0_combout  = (\CPU|Y [4] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|Write_Data_r.Write_Data_YB~q  & \CPU|BusB_r [4]))))

	.dataa(\CPU|Write_Data_r.Write_Data_Y~q ),
	.datab(\CPU|Write_Data_r.Write_Data_YB~q ),
	.datac(\CPU|Y [4]),
	.datad(\CPU|BusB_r [4]),
	.cin(gnd),
	.combout(\CPU|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~0 .lut_mask = 16'hE0A0;
defparam \CPU|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
fiftyfivenm_lcell_comb \CPU|P[5]~feeder (
// Equation(s):
// \CPU|P[5]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|P[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[5]~feeder .lut_mask = 16'hFFFF;
defparam \CPU|P[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N1
dffeas \CPU|P[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|P[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|P [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|P[5] .is_wysiwyg = "true";
defparam \CPU|P[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N8
fiftyfivenm_lcell_comb \CPU|Add3~8 (
// Equation(s):
// \CPU|Add3~8_combout  = (\CPU|PC [12] & (\CPU|Add3~7  $ (GND))) # (!\CPU|PC [12] & (!\CPU|Add3~7  & VCC))
// \CPU|Add3~9  = CARRY((\CPU|PC [12] & !\CPU|Add3~7 ))

	.dataa(gnd),
	.datab(\CPU|PC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~7 ),
	.combout(\CPU|Add3~8_combout ),
	.cout(\CPU|Add3~9 ));
// synopsys translate_off
defparam \CPU|Add3~8 .lut_mask = 16'hC30C;
defparam \CPU|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
fiftyfivenm_lcell_comb \CPU|Add0~24 (
// Equation(s):
// \CPU|Add0~24_combout  = (\CPU|PC [12] & (\CPU|Add0~23  $ (GND))) # (!\CPU|PC [12] & (!\CPU|Add0~23  & VCC))
// \CPU|Add0~25  = CARRY((\CPU|PC [12] & !\CPU|Add0~23 ))

	.dataa(\CPU|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~23 ),
	.combout(\CPU|Add0~24_combout ),
	.cout(\CPU|Add0~25 ));
// synopsys translate_off
defparam \CPU|Add0~24 .lut_mask = 16'hA50A;
defparam \CPU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N20
fiftyfivenm_lcell_comb \CPU|Add4~8 (
// Equation(s):
// \CPU|Add4~8_combout  = (\CPU|PC [12] & ((GND) # (!\CPU|Add4~7 ))) # (!\CPU|PC [12] & (\CPU|Add4~7  $ (GND)))
// \CPU|Add4~9  = CARRY((\CPU|PC [12]) # (!\CPU|Add4~7 ))

	.dataa(gnd),
	.datab(\CPU|PC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~7 ),
	.combout(\CPU|Add4~8_combout ),
	.cout(\CPU|Add4~9 ));
// synopsys translate_off
defparam \CPU|Add4~8 .lut_mask = 16'h3CCF;
defparam \CPU|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N2
fiftyfivenm_lcell_comb \CPU|Mux3~0 (
// Equation(s):
// \CPU|Mux3~0_combout  = (\CPU|PC[10]~15_combout  & (((\CPU|PC[10]~18_combout )))) # (!\CPU|PC[10]~15_combout  & ((\CPU|PC[10]~18_combout  & ((\CPU|Add4~8_combout ))) # (!\CPU|PC[10]~18_combout  & (\CPU|DL[4]~4_combout ))))

	.dataa(\CPU|PC[10]~15_combout ),
	.datab(\CPU|DL[4]~4_combout ),
	.datac(\CPU|PC[10]~18_combout ),
	.datad(\CPU|Add4~8_combout ),
	.cin(gnd),
	.combout(\CPU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux3~0 .lut_mask = 16'hF4A4;
defparam \CPU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N14
fiftyfivenm_lcell_comb \CPU|Mux3~1 (
// Equation(s):
// \CPU|Mux3~1_combout  = (\CPU|PC[10]~15_combout  & ((\CPU|Mux3~0_combout  & (\CPU|Add3~8_combout )) # (!\CPU|Mux3~0_combout  & ((\CPU|Add0~24_combout ))))) # (!\CPU|PC[10]~15_combout  & (((\CPU|Mux3~0_combout ))))

	.dataa(\CPU|PC[10]~15_combout ),
	.datab(\CPU|Add3~8_combout ),
	.datac(\CPU|Add0~24_combout ),
	.datad(\CPU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux3~1 .lut_mask = 16'hDDA0;
defparam \CPU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N15
dffeas \CPU|PC[12] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[12] .is_wysiwyg = "true";
defparam \CPU|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
fiftyfivenm_lcell_comb \CPU|Selector35~1 (
// Equation(s):
// \CPU|Selector35~1_combout  = (\CPU|Write_Data_r.Write_Data_PCH~q  & ((\CPU|PC [12]) # ((\CPU|PC [4] & \CPU|Write_Data_r.Write_Data_PCL~q )))) # (!\CPU|Write_Data_r.Write_Data_PCH~q  & (((\CPU|PC [4] & \CPU|Write_Data_r.Write_Data_PCL~q ))))

	.dataa(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.datab(\CPU|PC [12]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.cin(gnd),
	.combout(\CPU|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~1 .lut_mask = 16'hF888;
defparam \CPU|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
fiftyfivenm_lcell_comb \CPU|Selector35~2 (
// Equation(s):
// \CPU|Selector35~2_combout  = (\CPU|ABC [4] & ((\CPU|Write_Data_r.Write_Data_ABC~q ) # ((!\CPU|Write_Data_r.Write_Data_DL~q  & \CPU|DL [4])))) # (!\CPU|ABC [4] & (!\CPU|Write_Data_r.Write_Data_DL~q  & ((\CPU|DL [4]))))

	.dataa(\CPU|ABC [4]),
	.datab(\CPU|Write_Data_r.Write_Data_DL~q ),
	.datac(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datad(\CPU|DL [4]),
	.cin(gnd),
	.combout(\CPU|Selector35~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~2 .lut_mask = 16'hB3A0;
defparam \CPU|Selector35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
fiftyfivenm_lcell_comb \CPU|Selector35~3 (
// Equation(s):
// \CPU|Selector35~3_combout  = (\CPU|Selector35~1_combout ) # ((\CPU|Selector35~2_combout ) # ((\CPU|Write_Data_r.Write_Data_P~q  & \CPU|P [5])))

	.dataa(\CPU|Write_Data_r.Write_Data_P~q ),
	.datab(\CPU|P [5]),
	.datac(\CPU|Selector35~1_combout ),
	.datad(\CPU|Selector35~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector35~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~3 .lut_mask = 16'hFFF8;
defparam \CPU|Selector35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N24
fiftyfivenm_lcell_comb \CPU|Selector35~4 (
// Equation(s):
// \CPU|Selector35~4_combout  = (\CPU|BusB_r [4] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|Write_Data_r.Write_Data_AXB~q  & \CPU|ABC [4]))))

	.dataa(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datab(\CPU|Write_Data_r.Write_Data_XB~q ),
	.datac(\CPU|ABC [4]),
	.datad(\CPU|BusB_r [4]),
	.cin(gnd),
	.combout(\CPU|Selector35~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~4 .lut_mask = 16'hEC00;
defparam \CPU|Selector35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
fiftyfivenm_lcell_comb \CPU|Selector35~5 (
// Equation(s):
// \CPU|Selector35~5_combout  = (\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|Selector35~4_combout ) # ((\CPU|ABC [4] & \CPU|Write_Data_r.Write_Data_AX~q )))

	.dataa(\CPU|ABC [4]),
	.datab(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datac(\CPU|Write_Data_r.Write_Data_X~q ),
	.datad(\CPU|Selector35~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector35~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~5 .lut_mask = 16'hFFF8;
defparam \CPU|Selector35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
fiftyfivenm_lcell_comb \CPU|Selector35~6 (
// Equation(s):
// \CPU|Selector35~6_combout  = (\CPU|Selector35~0_combout ) # ((\CPU|Selector35~3_combout ) # ((\CPU|X [4] & \CPU|Selector35~5_combout )))

	.dataa(\CPU|Selector35~0_combout ),
	.datab(\CPU|X [4]),
	.datac(\CPU|Selector35~3_combout ),
	.datad(\CPU|Selector35~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector35~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~6 .lut_mask = 16'hFEFA;
defparam \CPU|Selector35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
fiftyfivenm_lcell_comb \CPU|BAH~16 (
// Equation(s):
// \CPU|BAH~16_combout  = (\CPU|BAH[5]~24_combout  & ((\CPU|BAH[5]~5_combout  & (\CPU|DL[4]~4_combout )) # (!\CPU|BAH[5]~5_combout  & ((\CPU|Selector35~6_combout ))))) # (!\CPU|BAH[5]~24_combout  & (((!\CPU|BAH[5]~5_combout ))))

	.dataa(\CPU|DL[4]~4_combout ),
	.datab(\CPU|Selector35~6_combout ),
	.datac(\CPU|BAH[5]~24_combout ),
	.datad(\CPU|BAH[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~16 .lut_mask = 16'hA0CF;
defparam \CPU|BAH~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
fiftyfivenm_lcell_comb \CPU|Add10~8 (
// Equation(s):
// \CPU|Add10~8_combout  = (\CPU|BAH [4] & (\CPU|Add10~7  $ (GND))) # (!\CPU|BAH [4] & (!\CPU|Add10~7  & VCC))
// \CPU|Add10~9  = CARRY((\CPU|BAH [4] & !\CPU|Add10~7 ))

	.dataa(\CPU|BAH [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add10~7 ),
	.combout(\CPU|Add10~8_combout ),
	.cout(\CPU|Add10~9 ));
// synopsys translate_off
defparam \CPU|Add10~8 .lut_mask = 16'hA50A;
defparam \CPU|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
fiftyfivenm_lcell_comb \CPU|BAH~17 (
// Equation(s):
// \CPU|BAH~17_combout  = (\CPU|BAH[5]~3_combout  & (\CPU|Add10~8_combout  & ((\CPU|BAH~16_combout ) # (\CPU|Selector35~6_combout )))) # (!\CPU|BAH[5]~3_combout  & (\CPU|BAH~16_combout ))

	.dataa(\CPU|BAH~16_combout ),
	.datab(\CPU|Add10~8_combout ),
	.datac(\CPU|BAH[5]~3_combout ),
	.datad(\CPU|Selector35~6_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~17 .lut_mask = 16'hCA8A;
defparam \CPU|BAH~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N5
dffeas \CPU|BAH[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~17_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[4] .is_wysiwyg = "true";
defparam \CPU|BAH[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
fiftyfivenm_lcell_comb \CPU|Selector19~0 (
// Equation(s):
// \CPU|Selector19~0_combout  = (\CPU|BAH [4] & ((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ) # ((\CPU|PC [12] & !\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q )))) # (!\CPU|BAH [4] & (\CPU|PC [12] & (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q )))

	.dataa(\CPU|BAH [4]),
	.datab(\CPU|PC [12]),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.cin(gnd),
	.combout(\CPU|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector19~0 .lut_mask = 16'hAE0C;
defparam \CPU|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h0C00000000000000000000000088998899000000003C447C447C1C7C242858F81838585800600400587000183F28387C00C0000000003307637F0F1F0032665C061C7F7F306001007F7A03631C22367C000600000000003E36033233103666403E020010000008000000500000140300001818000000000000000000000000000000000000000000000000001F0404000002004080D26A9A080106034AEA68601060140400A5D531751410029754C5D4D0C01A020061803020141354C300284D530401A09AA30801417545354D3E09A60B882EA910BAA204D50C150541505402A0AA02A84150541505442A0AA02A8C154C0AE9C0AE9814D1815D1815440AE9C0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hA688154E055102BA7781B8163C0B4143C0B4153E837002C7C0B44143E05A00AA787C06781D023C0E815F41B801C7C0B44187C0B401A9F5E1B80E3C0B40C3C0B40D3C1F039E07418F03A0D7837038F02D061E05A0D3D7CBC1B8163C0BC163C0BC173E837002C7C0BC4163E05E00BA787C06781F033C0F81DF41B801C7C0BC41C7C0BC01E9F5E1B80E3C0BC0E3C0BC0F3C1F039E07C1CF03E0F7837038F02F071E05E0F3D7CBC1B0143C0BC163C0BC173E03608287C0BC0163E05E20BA787804781F033C0F81DF01B04187C0BC01C7C0BC41E9F5E1B00C3C0BC0E3C0BC0F3C1E031E07C1CF03E0F7836030F02F071E05E0F3D7C3C0B0143C0B4143C0B4153E8160;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h0287C0B44143E05A00AA783804781D023C0E815F40B00187C0B44187C0B401A9F5E0B00C3C0B40C3C0B40D3C0E031E07418F03A0D7816030F02D061E05A0D3D7CBC0B0143C0B4143C0B4153E01608287C0B40143E05A20AA783804781D023C0E815F00B04187C0B40187C0B441A9F5E0B00C3C0B40C3C0B40D3C0E031E07418F03A0D7816030F02D061E05A0D3D7C3C0B4143C1B414340B4153E81680287C1B44143605A00AA783A04783D02340E815F40B40187C1B44186C0B401A9F5E0B40C3C1B40C340B40D3C0E831E0F418D03A0D7816830F06D061A05A0D3D7CBD03880C40E207981C1C5201000461547023000565EE76A2EA829C554FD55D5075D7DC5;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h201000461547003000D61EE2E226A8110517513541A635DBA7001000A828118007515FB9008006929118002A97DC004003425223000D545BAEAFB900800549488C003AAAFDC80400149488C00354BEE402000A529118002AFA5D7D2DCE6440102DEA204002027701D4CD500AE66A822A89AA01DC4D5059D10408218828418841620E620B10652863E6023629C00C03A02880003503DB0C3A185430E871D8E2911C4471114440A0238081C051488020A051C8A228E4414082A1C7638AC6150C232809006047001004247B7C193A040E7030A50300204418010804008B0008000200040000A50040000400012C000E5006072C0181380102C01814F00012803039;
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h60040A70001E00028030265BD28DB5C3E5EA4605226FDCE6640000AFD4F322000AF5CC88000BF510200202EE0EA68002B9A0025514001DC50016E9104432288C44591CC8B2309433CC04F14E00601A02880006A0FD8C7462A31D1CECE524E24E24A241409C083814A48042829C944A724282151CECE5662A31194338804E04E0240102280080424FDF40757B7AFEE7BB43CA0CFA043CE066940C030220C030804031685D0060003000C00034A030000600032C003CA00C3CB00619C0086C01869E000CA00C3CB0021A70007C001A00C3CB785D910F3E970F07D48C0C87DBDB7F380EA66A8057335411544D500EE26A82CE8820410C41420C420B107310588306;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h07607605610A00E001C022840E40E40A400A00E001C01150C3A185430E871D8E2911C4471114440A0238081C051488020A051C8A228E4414082A1C7638AC6150C28E600CEA04600C8AE02A10A1910038F380A842846400B8EE26A32A111816AF39C1D4D0005734004AA28003B8A002DD2208864511888B239916460C3B0EC2B11407003809421C8721480501C00E012A31D18A8C7473B394938938928905027020E05292010A0A725129C90A085473B39598A8C51CC037502300C95C000850C88039E700021423200B9DC50195088C16AF7461D185461D1C7671491C48E24512050238103814524020A0A39289472454108EBB39988C02D5FFB33CEC9F14E23D;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h9E3C1569287EDCABAFAFEAF45A6A986005024D530401A169AA608014097545354D3E8C4AA2EA9B26A2EA91B240AA82111800E5091291820209002BE7606B01B0CF316A9AAA03110802358095135402010048C5A226A80406009182544D50488C012312889AA09018024601531545550001154A60854C551554000455298013145405404F9388C4E2799D168A9A8BA8B8C1AA88295500954416AA82EAA3EAA2EA83AA80AAA8EAAA145504215401542150015008550055412AA080AAC4AAC0AA44AA506AB16AAC0954B0A55305AAB01AA9C16AE9E02575E05ABAF806AEB60A5528095D3C12A6B402AA782154A00574F7821545AD02AA65784AA840AA8C47856807;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h0AD11E06F01A4420D22106A11682508BC1A44209221001680904000C7402680DB6D808002AA80C054CCB21E1A769DA695E77908046B1740922D14902AC520916D000353010114ADA14A434D0D82C4140B1B1A87F6461B2B0D9186CAC36361B130C968CAC36361B130D8986C24C3DD291B0588281636350F615AC361D4C3655AC3656930D95AC367530D91A4C362BF61B3AC363361B2DEC36630D8A30D84987A06214A6940D8520EC4015328A56D0A0B0D04A5296AD541AF0F786DAD80E4A2E9248BD4B2204582A794296F9A7B38EDF69763469F2B690D2006A4B576A9A29FC296F9A6B38ECF29523468F2BE945200684BDF403FD5AD83A14F0360002DB2C6286;
// synopsys translate_on

// Location: FF_X72_Y31_N1
dffeas \PRGROM|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \PRGROM|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h60040A70001E00028030265BD28DB5C3E5EA4605226FDCE6640000AFD4F322000AF5CC88000BF510200202EE0EA68002B9A0025514001DC50016E9104432288C44591CC8B2309433CC04F14E00601A02880006A0FD8C7462A31D1CECE524E24E24A241409C083814A48042829C944A724282151CECE5662A31194338804E04E0240102280080424FDF40757B7AFEE7BB43CA0CFA043CE066940C030220C030804031685D0060003000C00034A030000600032C003CA00C3CB00619C0086C01869E000CA00C3CB0021A70007C001A00C3CB785D910F3E970F07D48C0C87DBDB7F380EA66A8057335411544D500EE26A82CE8820410C41420C420B107310588306;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h07607605610A00E001C022840E40E40A400A00E001C01150C3A185430E871D8E2911C4471114440A0238081C051488020A051C8A228E4414082A1C7638AC6150C28E600CEA04600C8AE02A10A1910038F380A842846400B8EE26A32A111816AF39C1D4D0005734004AA28003B8A002DD2208864511888B239916460C3B0EC2B11407003809421C8721480501C00E012A31D18A8C7473B394938938928905027020E05292010A0A725129C90A085473B39598A8C51CC037502300C95C000850C88039E700021423200B9DC50195088C16AF7461D185461D1C7671491C48E24512050238103814524020A0A39289472454108EBB39988C02D5FFB33CEC9F14E23D;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h9E3C1569287EDCABAFAFEAF45A6A986005024D530401A169AA608014097545354D3E8C4AA2EA9B26A2EA91B240AA82111800E5091291820209002BE7606B01B0CF316A9AAA03110802358095135402010048C5A226A80406009182544D50488C012312889AA09018024601531545550001154A60854C551554000455298013145405404F9388C4E2799D168A9A8BA8B8C1AA88295500954416AA82EAA3EAA2EA83AA80AAA8EAAA145504215401542150015008550055412AA080AAC4AAC0AA44AA506AB16AAC0954B0A55305AAB01AA9C16AE9E02575E05ABAF806AEB60A5528095D3C12A6B402AA782154A00574F7821545AD02AA65784AA840AA8C47856807;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0AD11E06F01A4420D22106A11682508BC1A44209221001680904000C7402680DB6D808002AA80C054CCB21E1A769DA695E77908046B1740922D14902AC520916D000353010114ADA14A434D0D82C4140B1B1A87F6461B2B0D9186CAC36361B130C968CAC36361B130D8986C24C3DD291B0588281636350F615AC361D4C3655AC3656930D95AC367530D91A4C362BF61B3AC363361B2DEC36630D8A30D84987A06214A6940D8520EC4015328A56D0A0B0D04A5296AD541AF0F786DAD80E4A2E9248BD4B2204582A794296F9A7B38EDF69763469F2B690D2006A4B576A9A29FC296F9A6B38ECF29523468F2BE945200684BDF403FD5AD83A14F0360002DB2C6286;
// synopsys translate_on

// Location: FF_X66_Y31_N31
dffeas \PRGROM|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \PRGROM|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~14 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a16~portadataout ) # 
// ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (((\PRGROM|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// !\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~14 .lut_mask = 16'hCCB8;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h8C00000000000000000000000088998899000000003C447C447C1C7C242858F81838585800600400587000183F28387C00C0000000003307637F0F1F0032665C061C7F7F306001007F7A03631C22367C000600000000003E36033233103666403E020010000008000000500000140300001818000000000000000000000000000000000000000000000000001F0404000002004080D26A9A080106034AEA68601060140400A5D531751410029754C5D4D0C01A020061803020141354C300284D530401A09AA30801417545354D3E09A60B882EA910BAA204D50C150541505402A0AA02A84150541505442A0AA02A8C154C0AE9C0AE9814D1815D1815440AE9C0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hA688154E055102BA7781B8163C0B4143C0B4153E837002C7C0B44143E05A00AA787C06781D023C0E815F41B801C7C0B44187C0B401A9F5E1B80E3C0B40C3C0B40D3C1F039E07418F03A0D7837038F02D061E05A0D3D7CBC1B8163C0BC163C0BC173E837002C7C0BC4163E05E00BA787C06781F033C0F81DF41B801C7C0BC41C7C0BC01E9F5E1B80E3C0BC0E3C0BC0F3C1F039E07C1CF03E0F7837038F02F071E05E0F3D7CBC1B0143C0BC163C0BC173E03608287C0BC0163E05E20BA787804781F033C0F81DF01B04187C0BC01C7C0BC41E9F5E1B00C3C0BC0E3C0BC0F3C1E031E07C1CF03E0F7836030F02F071E05E0F3D7C3C0B0143C0B4143C0B4153E8160;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h0287C0B44143E05A00AA783804781D023C0E815F40B00187C0B44187C0B401A9F5E0B00C3C0B40C3C0B40D3C0E031E07418F03A0D7816030F02D061E05A0D3D7CBC0B0143C0B4143C0B4153E01608287C0B40143E05A20AA783804781D023C0E815F00B04187C0B40187C0B441A9F5E0B00C3C0B40C3C0B40D3C0E031E07418F03A0D7816030F02D061E05A0D3D7C3C0B4143C1B414340B4153E81680287C1B44143605A00AA783A04783D02340E815F40B40187C1B44186C0B401A9F5E0B40C3C1B40C340B40D3C0E831E0F418D03A0D7816830F06D061A05A0D3D7CBD03880C40E207981C1C5201000461547023000565EE76A2EA829C554FD55D5075D7DC5;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h201000461547003000D61EE2E226A8110517513541A635DBA7001000A828118007515FB9008006929118002A97DC004003425223000D545BAEAFB900800549488C003AAAFDC80400149488C00354BEE402000A529118002AFA5D7D2DCE6440102DEA204002027701D4CD500AE66A822A89AA01DC4D5059D10408218828418841620E620B10652863E6023629C00C03A02880003503DB0C3A185430E871D8E2911C4471114440A0238081C051488020A051C8A228E4414082A1C7638AC6150C232809006047001004247B7C193A040E7030A50300204418010804008B0008000200040000A50040000400012C000E5006072C0181380102C01814F00012803039;
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~15 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  = (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # 
// ((!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & (((\PRGROM|altsyncram_component|auto_generated|ram_block1a8~portadataout  & 
// \PRGROM|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~15 .lut_mask = 16'hB8CC;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\BUS|BUS_OUT[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU|DL[3]~3_combout ,\CPU|DL[2]~2_combout ,\CPU|DL[1]~1_combout ,\CPU|DL[0]~0_combout }),
	.portaaddr({\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,
\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SYSRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "system_ram:SYSRAM|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ALTSYNCRAM";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~16 (
// Equation(s):
// \BUS|BUS_OUT[0]~16_combout  = (\CPU|Selector16~0_combout  & (((\PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout )))) # (!\CPU|Selector16~0_combout  & (\BUS|LessThan0~0_combout  & ((\SYSRAM|altsyncram_component|auto_generated|q_a 
// [0]))))

	.dataa(\BUS|LessThan0~0_combout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.datac(\CPU|Selector16~0_combout ),
	.datad(\SYSRAM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~16 .lut_mask = 16'hCAC0;
defparam \BUS|BUS_OUT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N10
fiftyfivenm_lcell_comb \CPU|Selector7~1 (
// Equation(s):
// \CPU|Selector7~1_combout  = (\CPU|mcode|Equal19~0_combout  & (\CPU|mcode|Equal17~0_combout  & (\CPU|X [0] & \CPU|mcode|Mux3~0_combout )))

	.dataa(\CPU|mcode|Equal19~0_combout ),
	.datab(\CPU|mcode|Equal17~0_combout ),
	.datac(\CPU|X [0]),
	.datad(\CPU|mcode|Mux3~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~1 .lut_mask = 16'h8000;
defparam \CPU|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
fiftyfivenm_lcell_comb \CPU|Selector7~2 (
// Equation(s):
// \CPU|Selector7~2_combout  = (\CPU|ABC [0] & ((\CPU|Selector3~1_combout ) # (\CPU|Selector7~1_combout )))

	.dataa(gnd),
	.datab(\CPU|Selector3~1_combout ),
	.datac(\CPU|Selector7~1_combout ),
	.datad(\CPU|ABC [0]),
	.cin(gnd),
	.combout(\CPU|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~2 .lut_mask = 16'hFC00;
defparam \CPU|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
fiftyfivenm_lcell_comb \CPU|Selector7~3 (
// Equation(s):
// \CPU|Selector7~3_combout  = (\CPU|Selector7~2_combout  & ((\BUS|BUS_OUT[3]~9_combout  & (\CPU|Selector39~6_combout )) # (!\BUS|BUS_OUT[3]~9_combout  & ((\BUS|BUS_OUT[0]~16_combout )))))

	.dataa(\CPU|Selector39~6_combout ),
	.datab(\BUS|BUS_OUT[3]~9_combout ),
	.datac(\BUS|BUS_OUT[0]~16_combout ),
	.datad(\CPU|Selector7~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~3 .lut_mask = 16'hB800;
defparam \CPU|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
fiftyfivenm_lcell_comb \CPU|Selector7~5 (
// Equation(s):
// \CPU|Selector7~5_combout  = (\CPU|Selector7~4_combout ) # ((\CPU|Selector7~3_combout ) # ((\CPU|DL[0]~0_combout  & \CPU|mcode|Mux268~5_combout )))

	.dataa(\CPU|Selector7~4_combout ),
	.datab(\CPU|DL[0]~0_combout ),
	.datac(\CPU|mcode|Mux268~5_combout ),
	.datad(\CPU|Selector7~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~5 .lut_mask = 16'hFFEA;
defparam \CPU|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
fiftyfivenm_lcell_comb \CPU|Selector7~6 (
// Equation(s):
// \CPU|Selector7~6_combout  = (\CPU|Selector7~0_combout ) # ((\CPU|Selector7~5_combout ) # ((\CPU|mcode|Mux269~13_combout  & \CPU|ABC [0])))

	.dataa(\CPU|Selector7~0_combout ),
	.datab(\CPU|Selector7~5_combout ),
	.datac(\CPU|mcode|Mux269~13_combout ),
	.datad(\CPU|ABC [0]),
	.cin(gnd),
	.combout(\CPU|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~6 .lut_mask = 16'hFEEE;
defparam \CPU|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N29
dffeas \CPU|BusA_r[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector7~6_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[0] .is_wysiwyg = "true";
defparam \CPU|BusA_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N10
fiftyfivenm_lcell_comb \CPU|tmpP~2 (
// Equation(s):
// \CPU|tmpP~2_combout  = (\CPU|BusA_r [0] & ((\CPU|alu|Q_t~0_combout ) # ((\CPU|BusA_r [7] & \CPU|alu|Q_t~1_combout )))) # (!\CPU|BusA_r [0] & (\CPU|BusA_r [7] & ((\CPU|alu|Q_t~1_combout ))))

	.dataa(\CPU|BusA_r [0]),
	.datab(\CPU|BusA_r [7]),
	.datac(\CPU|alu|Q_t~0_combout ),
	.datad(\CPU|alu|Q_t~1_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~2 .lut_mask = 16'hECA0;
defparam \CPU|tmpP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N6
fiftyfivenm_lcell_comb \CPU|tmpP~3 (
// Equation(s):
// \CPU|tmpP~3_combout  = (\CPU|tmpP~2_combout ) # ((!\CPU|alu|Add6~10_combout  & !\CPU|alu|WideOr4~0_combout ))

	.dataa(\CPU|tmpP~2_combout ),
	.datab(gnd),
	.datac(\CPU|alu|Add6~10_combout ),
	.datad(\CPU|alu|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~3 .lut_mask = 16'hAAAF;
defparam \CPU|tmpP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N20
fiftyfivenm_lcell_comb \CPU|tmpP~5 (
// Equation(s):
// \CPU|tmpP~5_combout  = (\CPU|ALU_Op_r.ALU_OP_DEC~q ) # ((\CPU|ALU_Op_r.ALU_OP_EOR~q ) # ((\CPU|ALU_Op_r.ALU_OP_AND~q ) # (\CPU|ALU_Op_r.ALU_OP_INC~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.cin(gnd),
	.combout(\CPU|tmpP~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~5 .lut_mask = 16'hFFFE;
defparam \CPU|tmpP~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N8
fiftyfivenm_lcell_comb \CPU|tmpP~6 (
// Equation(s):
// \CPU|tmpP~6_combout  = (\CPU|P [0] & (((\CPU|ALU_Op_r.ALU_OP_OR~q ) # (\CPU|tmpP~5_combout )) # (!\CPU|tmpP~0_combout )))

	.dataa(\CPU|tmpP~0_combout ),
	.datab(\CPU|P [0]),
	.datac(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datad(\CPU|tmpP~5_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~6 .lut_mask = 16'hCCC4;
defparam \CPU|tmpP~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N20
fiftyfivenm_lcell_comb \CPU|tmpP~7 (
// Equation(s):
// \CPU|tmpP~7_combout  = (\CPU|ALU_Op_r.ALU_OP_ADC~q  & ((\CPU|alu|Add3~8_combout ) # ((\CPU|alu|LessThan1~0_combout  & \CPU|alu|process_1~0_combout ))))

	.dataa(\CPU|alu|LessThan1~0_combout ),
	.datab(\CPU|alu|process_1~0_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datad(\CPU|alu|Add3~8_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~7 .lut_mask = 16'hF080;
defparam \CPU|tmpP~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N0
fiftyfivenm_lcell_comb \CPU|tmpP~4 (
// Equation(s):
// \CPU|tmpP~4_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & ((\CPU|alu|Q_t~3_combout ) # ((\CPU|alu|Q2_t~5_combout  & \CPU|alu|process_1~0_combout ))))

	.dataa(\CPU|alu|Q2_t~5_combout ),
	.datab(\CPU|alu|Q_t~3_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|alu|process_1~0_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~4 .lut_mask = 16'hE0C0;
defparam \CPU|tmpP~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N2
fiftyfivenm_lcell_comb \CPU|tmpP~8 (
// Equation(s):
// \CPU|tmpP~8_combout  = (\CPU|tmpP~3_combout ) # ((\CPU|tmpP~6_combout ) # ((\CPU|tmpP~7_combout ) # (\CPU|tmpP~4_combout )))

	.dataa(\CPU|tmpP~3_combout ),
	.datab(\CPU|tmpP~6_combout ),
	.datac(\CPU|tmpP~7_combout ),
	.datad(\CPU|tmpP~4_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~8 .lut_mask = 16'hFFFE;
defparam \CPU|tmpP~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
fiftyfivenm_lcell_comb \CPU|tmpP~11 (
// Equation(s):
// \CPU|tmpP~11_combout  = (!\CPU|tmpP~10_combout  & ((\CPU|ALU_Op_r.ALU_OP_ANC~q  & ((\CPU|alu|Selector0~10_combout ))) # (!\CPU|ALU_Op_r.ALU_OP_ANC~q  & (\CPU|tmpP~8_combout ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ANC~q ),
	.datab(\CPU|tmpP~8_combout ),
	.datac(\CPU|tmpP~10_combout ),
	.datad(\CPU|alu|Selector0~10_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~11 .lut_mask = 16'h0E04;
defparam \CPU|tmpP~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N14
fiftyfivenm_lcell_comb \CPU|tmpP~12 (
// Equation(s):
// \CPU|tmpP~12_combout  = (\CPU|tmpP~11_combout ) # ((\CPU|tmpP~10_combout  & \CPU|P [0]))

	.dataa(gnd),
	.datab(\CPU|tmpP~11_combout ),
	.datac(\CPU|tmpP~10_combout ),
	.datad(\CPU|P [0]),
	.cin(gnd),
	.combout(\CPU|tmpP~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~12 .lut_mask = 16'hFCCC;
defparam \CPU|tmpP~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N4
fiftyfivenm_lcell_comb \CPU|tmpP~13 (
// Equation(s):
// \CPU|tmpP~13_combout  = (\CPU|mcode|Mux277~5_combout  & ((\CPU|alu|Q[0]~13_combout ))) # (!\CPU|mcode|Mux277~5_combout  & (\CPU|tmpP~12_combout ))

	.dataa(\CPU|tmpP~12_combout ),
	.datab(gnd),
	.datac(\CPU|alu|Q[0]~13_combout ),
	.datad(\CPU|mcode|Mux277~5_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~13 .lut_mask = 16'hF0AA;
defparam \CPU|tmpP~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N18
fiftyfivenm_lcell_comb \CPU|Mux19~0 (
// Equation(s):
// \CPU|Mux19~0_combout  = (\CPU|Equal11~7_combout  & ((\CPU|mcode|Mux314~1_combout ) # ((\CPU|tmpP~13_combout  & !\CPU|mcode|Mux314~0_combout )))) # (!\CPU|Equal11~7_combout  & (\CPU|tmpP~13_combout ))

	.dataa(\CPU|Equal11~7_combout ),
	.datab(\CPU|tmpP~13_combout ),
	.datac(\CPU|mcode|Mux314~0_combout ),
	.datad(\CPU|mcode|Mux314~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux19~0 .lut_mask = 16'hEE4C;
defparam \CPU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y27_N19
dffeas \CPU|P[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|P [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|P[0] .is_wysiwyg = "true";
defparam \CPU|P[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector0~7 (
// Equation(s):
// \CPU|alu|Selector0~7_combout  = (\CPU|P [0] & ((\CPU|ALU_Op_r.ALU_OP_ARR~q ) # (\CPU|ALU_Op_r.ALU_OP_ROR~q )))

	.dataa(\CPU|P [0]),
	.datab(gnd),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_ROR~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~7 .lut_mask = 16'hAAA0;
defparam \CPU|alu|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
fiftyfivenm_lcell_comb \CPU|alu|Add8~0 (
// Equation(s):
// \CPU|alu|Add8~0_combout  = \CPU|alu|Add6~8_combout  $ (((\CPU|alu|Add6~4_combout  & \CPU|alu|Add6~6_combout )))

	.dataa(gnd),
	.datab(\CPU|alu|Add6~4_combout ),
	.datac(\CPU|alu|Add6~6_combout ),
	.datad(\CPU|alu|Add6~8_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add8~0 .lut_mask = 16'h3FC0;
defparam \CPU|alu|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector0~4 (
// Equation(s):
// \CPU|alu|Selector0~4_combout  = (!\CPU|alu|Add8~0_combout  & (\CPU|ALU_Op_r.ALU_OP_SBC~q  & (\CPU|alu|Add6~10_combout  & \CPU|alu|process_1~0_combout )))

	.dataa(\CPU|alu|Add8~0_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datac(\CPU|alu|Add6~10_combout ),
	.datad(\CPU|alu|process_1~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~4 .lut_mask = 16'h4000;
defparam \CPU|alu|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N14
fiftyfivenm_lcell_comb \CPU|alu|Add12~14 (
// Equation(s):
// \CPU|alu|Add12~14_combout  = \CPU|BusA_r [7] $ (\CPU|alu|Add12~13 )

	.dataa(gnd),
	.datab(\CPU|BusA_r [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|alu|Add12~13 ),
	.combout(\CPU|alu|Add12~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add12~14 .lut_mask = 16'h3C3C;
defparam \CPU|alu|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N14
fiftyfivenm_lcell_comb \CPU|alu|Add11~14 (
// Equation(s):
// \CPU|alu|Add11~14_combout  = \CPU|BusA_r [7] $ (!\CPU|alu|Add11~13 )

	.dataa(\CPU|BusA_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|alu|Add11~13 ),
	.combout(\CPU|alu|Add11~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add11~14 .lut_mask = 16'hA5A5;
defparam \CPU|alu|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N22
fiftyfivenm_lcell_comb \CPU|alu|Selector0~5 (
// Equation(s):
// \CPU|alu|Selector0~5_combout  = (\CPU|ALU_Op_r.ALU_OP_DEC~q  & ((\CPU|alu|Add11~14_combout ) # ((\CPU|alu|Add12~14_combout  & \CPU|ALU_Op_r.ALU_OP_INC~q )))) # (!\CPU|ALU_Op_r.ALU_OP_DEC~q  & (\CPU|alu|Add12~14_combout  & (\CPU|ALU_Op_r.ALU_OP_INC~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datab(\CPU|alu|Add12~14_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datad(\CPU|alu|Add11~14_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~5 .lut_mask = 16'hEAC0;
defparam \CPU|alu|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N4
fiftyfivenm_lcell_comb \CPU|alu|Selector0~6 (
// Equation(s):
// \CPU|alu|Selector0~6_combout  = (\CPU|alu|Selector0~4_combout ) # ((\CPU|alu|Selector0~5_combout ) # ((\CPU|BusA_r [6] & \CPU|alu|Q_t~1_combout )))

	.dataa(\CPU|alu|Selector0~4_combout ),
	.datab(\CPU|alu|Selector0~5_combout ),
	.datac(\CPU|BusA_r [6]),
	.datad(\CPU|alu|Q_t~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~6 .lut_mask = 16'hFEEE;
defparam \CPU|alu|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector0~8 (
// Equation(s):
// \CPU|alu|Selector0~8_combout  = (\CPU|alu|Selector0~7_combout ) # ((\CPU|alu|Selector0~6_combout ) # ((\CPU|ALU_Op_r.ALU_OP_OR~q  & \CPU|BusB [7])))

	.dataa(\CPU|alu|Selector0~7_combout ),
	.datab(\CPU|alu|Selector0~6_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datad(\CPU|BusB [7]),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~8 .lut_mask = 16'hFEEE;
defparam \CPU|alu|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector0~9 (
// Equation(s):
// \CPU|alu|Selector0~9_combout  = \CPU|alu|Add3~6_combout  $ (((!\CPU|alu|process_0~5_combout  & ((\CPU|alu|Add3~2_combout ) # (\CPU|alu|Add3~4_combout )))))

	.dataa(\CPU|alu|Add3~2_combout ),
	.datab(\CPU|alu|Add3~6_combout ),
	.datac(\CPU|alu|Add3~4_combout ),
	.datad(\CPU|alu|process_0~5_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~9 .lut_mask = 16'hCC36;
defparam \CPU|alu|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N14
fiftyfivenm_lcell_comb \CPU|alu|Selector0~0 (
// Equation(s):
// \CPU|alu|Selector0~0_combout  = (\CPU|alu|Selector6~0_combout  & \CPU|BusA_r [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|alu|Selector6~0_combout ),
	.datad(\CPU|BusA_r [7]),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~0 .lut_mask = 16'hF000;
defparam \CPU|alu|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector0~1 (
// Equation(s):
// \CPU|alu|Selector0~1_combout  = (\CPU|BusB [7] & ((\CPU|BusA_r [7] & ((\CPU|ALU_Op_r.ALU_OP_AND~q ))) # (!\CPU|BusA_r [7] & (\CPU|ALU_Op_r.ALU_OP_EOR~q )))) # (!\CPU|BusB [7] & (\CPU|ALU_Op_r.ALU_OP_EOR~q  & ((\CPU|BusA_r [7]))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datab(\CPU|BusB [7]),
	.datac(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datad(\CPU|BusA_r [7]),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~1 .lut_mask = 16'hE288;
defparam \CPU|alu|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
fiftyfivenm_lcell_comb \CPU|alu|Selector0~2 (
// Equation(s):
// \CPU|alu|Selector0~2_combout  = (\CPU|ALU_Op_r.ALU_OP_SAX~q ) # ((\CPU|ALU_Op_r.ALU_OP_SBC~q  & ((!\CPU|alu|process_1~0_combout ) # (!\CPU|alu|Add6~10_combout ))))

	.dataa(\CPU|alu|Add6~10_combout ),
	.datab(\CPU|alu|process_1~0_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~2 .lut_mask = 16'hFF70;
defparam \CPU|alu|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector0~3 (
// Equation(s):
// \CPU|alu|Selector0~3_combout  = (\CPU|alu|Selector0~0_combout ) # ((\CPU|alu|Selector0~1_combout ) # ((\CPU|alu|Add6~8_combout  & \CPU|alu|Selector0~2_combout )))

	.dataa(\CPU|alu|Selector0~0_combout ),
	.datab(\CPU|alu|Selector0~1_combout ),
	.datac(\CPU|alu|Add6~8_combout ),
	.datad(\CPU|alu|Selector0~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~3 .lut_mask = 16'hFEEE;
defparam \CPU|alu|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
fiftyfivenm_lcell_comb \CPU|alu|Selector0~10 (
// Equation(s):
// \CPU|alu|Selector0~10_combout  = (\CPU|alu|Selector0~8_combout ) # ((\CPU|alu|Selector0~3_combout ) # ((\CPU|alu|Selector0~9_combout  & \CPU|ALU_Op_r.ALU_OP_ADC~q )))

	.dataa(\CPU|alu|Selector0~8_combout ),
	.datab(\CPU|alu|Selector0~9_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datad(\CPU|alu|Selector0~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~10 .lut_mask = 16'hFFEA;
defparam \CPU|alu|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
fiftyfivenm_lcell_comb \CPU|alu|Q[7]~11 (
// Equation(s):
// \CPU|alu|Q[7]~11_combout  = \CPU|P [0] $ (((\CPU|alu|Q2_t~6_combout  & ((\CPU|alu|Q_t~2_combout ) # (\CPU|alu|Q_t~3_combout )))))

	.dataa(\CPU|alu|Q2_t~6_combout ),
	.datab(\CPU|alu|Q_t~2_combout ),
	.datac(\CPU|P [0]),
	.datad(\CPU|alu|Q_t~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[7]~11 .lut_mask = 16'h5A78;
defparam \CPU|alu|Q[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
fiftyfivenm_lcell_comb \CPU|alu|Q[7]~12 (
// Equation(s):
// \CPU|alu|Q[7]~12_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & ((\CPU|alu|Q[7]~11_combout ))) # (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Selector0~10_combout ))

	.dataa(gnd),
	.datab(\CPU|alu|Selector0~10_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|alu|Q[7]~11_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[7]~12 .lut_mask = 16'hFC0C;
defparam \CPU|alu|Q[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N25
dffeas \CPU|DL[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[7]~feeder_combout ),
	.asdata(\CPU|alu|Q[7]~12_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~7_combout ),
	.ena(\CPU|DL[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[7] .is_wysiwyg = "true";
defparam \CPU|DL[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
fiftyfivenm_lcell_comb \CPU|Add5~16 (
// Equation(s):
// \CPU|Add5~16_combout  = \CPU|Add5~15  $ (!\CPU|DL [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL [7]),
	.cin(\CPU|Add5~15 ),
	.combout(\CPU|Add5~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add5~16 .lut_mask = 16'hF00F;
defparam \CPU|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N8
fiftyfivenm_lcell_comb \CPU|PC[10]~14 (
// Equation(s):
// \CPU|PC[10]~14_combout  = (\CPU|mcode|Mux291~0_combout  & \CPU|Add5~16_combout )

	.dataa(\CPU|mcode|Mux291~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Add5~16_combout ),
	.cin(gnd),
	.combout(\CPU|PC[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[10]~14 .lut_mask = 16'hAA00;
defparam \CPU|PC[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N18
fiftyfivenm_lcell_comb \CPU|PC[10]~18 (
// Equation(s):
// \CPU|PC[10]~18_combout  = (\CPU|PC[10]~14_combout  & (\CPU|mcode|Mux266~10_combout  & (!\CPU|IR [0] & \CPU|mcode|Mux265~3_combout )))

	.dataa(\CPU|PC[10]~14_combout ),
	.datab(\CPU|mcode|Mux266~10_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux265~3_combout ),
	.cin(gnd),
	.combout(\CPU|PC[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[10]~18 .lut_mask = 16'h0800;
defparam \CPU|PC[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N22
fiftyfivenm_lcell_comb \CPU|Add4~10 (
// Equation(s):
// \CPU|Add4~10_combout  = (\CPU|PC [13] & (\CPU|Add4~9  & VCC)) # (!\CPU|PC [13] & (!\CPU|Add4~9 ))
// \CPU|Add4~11  = CARRY((!\CPU|PC [13] & !\CPU|Add4~9 ))

	.dataa(\CPU|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~9 ),
	.combout(\CPU|Add4~10_combout ),
	.cout(\CPU|Add4~11 ));
// synopsys translate_off
defparam \CPU|Add4~10 .lut_mask = 16'hA505;
defparam \CPU|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N24
fiftyfivenm_lcell_comb \CPU|Add4~12 (
// Equation(s):
// \CPU|Add4~12_combout  = (\CPU|PC [14] & ((GND) # (!\CPU|Add4~11 ))) # (!\CPU|PC [14] & (\CPU|Add4~11  $ (GND)))
// \CPU|Add4~13  = CARRY((\CPU|PC [14]) # (!\CPU|Add4~11 ))

	.dataa(\CPU|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~11 ),
	.combout(\CPU|Add4~12_combout ),
	.cout(\CPU|Add4~13 ));
// synopsys translate_off
defparam \CPU|Add4~12 .lut_mask = 16'h5AAF;
defparam \CPU|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N28
fiftyfivenm_lcell_comb \CPU|Mux1~0 (
// Equation(s):
// \CPU|Mux1~0_combout  = (\CPU|PC[10]~15_combout  & (\CPU|PC[10]~18_combout )) # (!\CPU|PC[10]~15_combout  & ((\CPU|PC[10]~18_combout  & ((\CPU|Add4~12_combout ))) # (!\CPU|PC[10]~18_combout  & (\CPU|DL[6]~6_combout ))))

	.dataa(\CPU|PC[10]~15_combout ),
	.datab(\CPU|PC[10]~18_combout ),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(\CPU|Add4~12_combout ),
	.cin(gnd),
	.combout(\CPU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux1~0 .lut_mask = 16'hDC98;
defparam \CPU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N10
fiftyfivenm_lcell_comb \CPU|Add3~10 (
// Equation(s):
// \CPU|Add3~10_combout  = (\CPU|PC [13] & (!\CPU|Add3~9 )) # (!\CPU|PC [13] & ((\CPU|Add3~9 ) # (GND)))
// \CPU|Add3~11  = CARRY((!\CPU|Add3~9 ) # (!\CPU|PC [13]))

	.dataa(\CPU|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~9 ),
	.combout(\CPU|Add3~10_combout ),
	.cout(\CPU|Add3~11 ));
// synopsys translate_off
defparam \CPU|Add3~10 .lut_mask = 16'h5A5F;
defparam \CPU|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N12
fiftyfivenm_lcell_comb \CPU|Add3~12 (
// Equation(s):
// \CPU|Add3~12_combout  = (\CPU|PC [14] & (\CPU|Add3~11  $ (GND))) # (!\CPU|PC [14] & (!\CPU|Add3~11  & VCC))
// \CPU|Add3~13  = CARRY((\CPU|PC [14] & !\CPU|Add3~11 ))

	.dataa(\CPU|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~11 ),
	.combout(\CPU|Add3~12_combout ),
	.cout(\CPU|Add3~13 ));
// synopsys translate_off
defparam \CPU|Add3~12 .lut_mask = 16'hA50A;
defparam \CPU|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
fiftyfivenm_lcell_comb \CPU|Add0~26 (
// Equation(s):
// \CPU|Add0~26_combout  = (\CPU|PC [13] & (!\CPU|Add0~25 )) # (!\CPU|PC [13] & ((\CPU|Add0~25 ) # (GND)))
// \CPU|Add0~27  = CARRY((!\CPU|Add0~25 ) # (!\CPU|PC [13]))

	.dataa(\CPU|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~25 ),
	.combout(\CPU|Add0~26_combout ),
	.cout(\CPU|Add0~27 ));
// synopsys translate_off
defparam \CPU|Add0~26 .lut_mask = 16'h5A5F;
defparam \CPU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
fiftyfivenm_lcell_comb \CPU|Add0~28 (
// Equation(s):
// \CPU|Add0~28_combout  = (\CPU|PC [14] & (\CPU|Add0~27  $ (GND))) # (!\CPU|PC [14] & (!\CPU|Add0~27  & VCC))
// \CPU|Add0~29  = CARRY((\CPU|PC [14] & !\CPU|Add0~27 ))

	.dataa(\CPU|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~27 ),
	.combout(\CPU|Add0~28_combout ),
	.cout(\CPU|Add0~29 ));
// synopsys translate_off
defparam \CPU|Add0~28 .lut_mask = 16'hA50A;
defparam \CPU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N2
fiftyfivenm_lcell_comb \CPU|Mux1~1 (
// Equation(s):
// \CPU|Mux1~1_combout  = (\CPU|PC[10]~15_combout  & ((\CPU|Mux1~0_combout  & (\CPU|Add3~12_combout )) # (!\CPU|Mux1~0_combout  & ((\CPU|Add0~28_combout ))))) # (!\CPU|PC[10]~15_combout  & (\CPU|Mux1~0_combout ))

	.dataa(\CPU|PC[10]~15_combout ),
	.datab(\CPU|Mux1~0_combout ),
	.datac(\CPU|Add3~12_combout ),
	.datad(\CPU|Add0~28_combout ),
	.cin(gnd),
	.combout(\CPU|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux1~1 .lut_mask = 16'hE6C4;
defparam \CPU|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N3
dffeas \CPU|PC[14] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[14] .is_wysiwyg = "true";
defparam \CPU|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N26
fiftyfivenm_lcell_comb \CPU|Add4~14 (
// Equation(s):
// \CPU|Add4~14_combout  = \CPU|Add4~13  $ (!\CPU|PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|PC [15]),
	.cin(\CPU|Add4~13 ),
	.combout(\CPU|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add4~14 .lut_mask = 16'hF00F;
defparam \CPU|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N14
fiftyfivenm_lcell_comb \CPU|Add3~14 (
// Equation(s):
// \CPU|Add3~14_combout  = \CPU|Add3~13  $ (\CPU|PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|PC [15]),
	.cin(\CPU|Add3~13 ),
	.combout(\CPU|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add3~14 .lut_mask = 16'h0FF0;
defparam \CPU|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N30
fiftyfivenm_lcell_comb \CPU|Add0~30 (
// Equation(s):
// \CPU|Add0~30_combout  = \CPU|PC [15] $ (\CPU|Add0~29 )

	.dataa(\CPU|PC [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|Add0~29 ),
	.combout(\CPU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add0~30 .lut_mask = 16'h5A5A;
defparam \CPU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N30
fiftyfivenm_lcell_comb \CPU|Mux0~0 (
// Equation(s):
// \CPU|Mux0~0_combout  = (\CPU|PC[10]~15_combout  & ((\CPU|PC[10]~18_combout ) # ((\CPU|Add0~30_combout )))) # (!\CPU|PC[10]~15_combout  & (!\CPU|PC[10]~18_combout  & (\CPU|DL[7]~7_combout )))

	.dataa(\CPU|PC[10]~15_combout ),
	.datab(\CPU|PC[10]~18_combout ),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(\CPU|Add0~30_combout ),
	.cin(gnd),
	.combout(\CPU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux0~0 .lut_mask = 16'hBA98;
defparam \CPU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N28
fiftyfivenm_lcell_comb \CPU|Mux0~1 (
// Equation(s):
// \CPU|Mux0~1_combout  = (\CPU|PC[10]~18_combout  & ((\CPU|Mux0~0_combout  & ((\CPU|Add3~14_combout ))) # (!\CPU|Mux0~0_combout  & (\CPU|Add4~14_combout )))) # (!\CPU|PC[10]~18_combout  & (((\CPU|Mux0~0_combout ))))

	.dataa(\CPU|Add4~14_combout ),
	.datab(\CPU|PC[10]~18_combout ),
	.datac(\CPU|Add3~14_combout ),
	.datad(\CPU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux0~1 .lut_mask = 16'hF388;
defparam \CPU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N29
dffeas \CPU|PC[15] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[15] .is_wysiwyg = "true";
defparam \CPU|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
fiftyfivenm_lcell_comb \CPU|BAH~14 (
// Equation(s):
// \CPU|BAH~14_combout  = (\CPU|BAH[5]~5_combout  & (((\CPU|DL[7]~7_combout  & \CPU|BAH[5]~24_combout )))) # (!\CPU|BAH[5]~5_combout  & ((\CPU|Selector32~6_combout ) # ((!\CPU|BAH[5]~24_combout ))))

	.dataa(\CPU|Selector32~6_combout ),
	.datab(\CPU|BAH[5]~5_combout ),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(\CPU|BAH[5]~24_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~14 .lut_mask = 16'hE233;
defparam \CPU|BAH~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N26
fiftyfivenm_lcell_comb \CPU|BusB_r[5]~17 (
// Equation(s):
// \CPU|BusB_r[5]~17_combout  = (\CPU|DL[5]~5_combout  & (\CPU|BusB_r[4]~16  $ (GND))) # (!\CPU|DL[5]~5_combout  & (!\CPU|BusB_r[4]~16  & VCC))
// \CPU|BusB_r[5]~18  = CARRY((\CPU|DL[5]~5_combout  & !\CPU|BusB_r[4]~16 ))

	.dataa(gnd),
	.datab(\CPU|DL[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|BusB_r[4]~16 ),
	.combout(\CPU|BusB_r[5]~17_combout ),
	.cout(\CPU|BusB_r[5]~18 ));
// synopsys translate_off
defparam \CPU|BusB_r[5]~17 .lut_mask = 16'hC30C;
defparam \CPU|BusB_r[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y31_N27
dffeas \CPU|BusB_r[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[5]~17_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BusB_r[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[5] .is_wysiwyg = "true";
defparam \CPU|BusB_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
fiftyfivenm_lcell_comb \CPU|Selector34~0 (
// Equation(s):
// \CPU|Selector34~0_combout  = (\CPU|Y [5] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|Write_Data_r.Write_Data_YB~q  & \CPU|BusB_r [5]))))

	.dataa(\CPU|Write_Data_r.Write_Data_Y~q ),
	.datab(\CPU|Write_Data_r.Write_Data_YB~q ),
	.datac(\CPU|Y [5]),
	.datad(\CPU|BusB_r [5]),
	.cin(gnd),
	.combout(\CPU|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~0 .lut_mask = 16'hE0A0;
defparam \CPU|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N30
fiftyfivenm_lcell_comb \CPU|Selector34~4 (
// Equation(s):
// \CPU|Selector34~4_combout  = (\CPU|BusB_r [5] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|Write_Data_r.Write_Data_AXB~q  & \CPU|ABC [5]))))

	.dataa(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datab(\CPU|Write_Data_r.Write_Data_XB~q ),
	.datac(\CPU|ABC [5]),
	.datad(\CPU|BusB_r [5]),
	.cin(gnd),
	.combout(\CPU|Selector34~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~4 .lut_mask = 16'hEC00;
defparam \CPU|Selector34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
fiftyfivenm_lcell_comb \CPU|Selector34~5 (
// Equation(s):
// \CPU|Selector34~5_combout  = (\CPU|Selector34~4_combout ) # ((\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|ABC [5] & \CPU|Write_Data_r.Write_Data_AX~q )))

	.dataa(\CPU|ABC [5]),
	.datab(\CPU|Selector34~4_combout ),
	.datac(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datad(\CPU|Write_Data_r.Write_Data_X~q ),
	.cin(gnd),
	.combout(\CPU|Selector34~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~5 .lut_mask = 16'hFFEC;
defparam \CPU|Selector34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
fiftyfivenm_lcell_comb \CPU|Selector34~1 (
// Equation(s):
// \CPU|Selector34~1_combout  = (\CPU|Write_Data_r.Write_Data_PCH~q  & ((\CPU|PC [13]) # ((\CPU|Write_Data_r.Write_Data_PCL~q  & \CPU|PC [5])))) # (!\CPU|Write_Data_r.Write_Data_PCH~q  & (\CPU|Write_Data_r.Write_Data_PCL~q  & ((\CPU|PC [5]))))

	.dataa(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.datab(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.datac(\CPU|PC [13]),
	.datad(\CPU|PC [5]),
	.cin(gnd),
	.combout(\CPU|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
fiftyfivenm_lcell_comb \CPU|Selector34~2 (
// Equation(s):
// \CPU|Selector34~2_combout  = (\CPU|DL [5] & (((\CPU|Write_Data_r.Write_Data_ABC~q  & \CPU|ABC [5])) # (!\CPU|Write_Data_r.Write_Data_DL~q ))) # (!\CPU|DL [5] & (\CPU|Write_Data_r.Write_Data_ABC~q  & (\CPU|ABC [5])))

	.dataa(\CPU|DL [5]),
	.datab(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datac(\CPU|ABC [5]),
	.datad(\CPU|Write_Data_r.Write_Data_DL~q ),
	.cin(gnd),
	.combout(\CPU|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~2 .lut_mask = 16'hC0EA;
defparam \CPU|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
fiftyfivenm_lcell_comb \CPU|Selector34~3 (
// Equation(s):
// \CPU|Selector34~3_combout  = (\CPU|Selector34~1_combout ) # ((\CPU|Selector34~2_combout ) # ((\CPU|P [5] & \CPU|Write_Data_r.Write_Data_P~q )))

	.dataa(\CPU|Selector34~1_combout ),
	.datab(\CPU|P [5]),
	.datac(\CPU|Selector34~2_combout ),
	.datad(\CPU|Write_Data_r.Write_Data_P~q ),
	.cin(gnd),
	.combout(\CPU|Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~3 .lut_mask = 16'hFEFA;
defparam \CPU|Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
fiftyfivenm_lcell_comb \CPU|Selector34~6 (
// Equation(s):
// \CPU|Selector34~6_combout  = (\CPU|Selector34~0_combout ) # ((\CPU|Selector34~3_combout ) # ((\CPU|Selector34~5_combout  & \CPU|X [5])))

	.dataa(\CPU|Selector34~0_combout ),
	.datab(\CPU|Selector34~5_combout ),
	.datac(\CPU|Selector34~3_combout ),
	.datad(\CPU|X [5]),
	.cin(gnd),
	.combout(\CPU|Selector34~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~6 .lut_mask = 16'hFEFA;
defparam \CPU|Selector34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
fiftyfivenm_lcell_comb \CPU|Add10~10 (
// Equation(s):
// \CPU|Add10~10_combout  = (\CPU|BAH [5] & (!\CPU|Add10~9 )) # (!\CPU|BAH [5] & ((\CPU|Add10~9 ) # (GND)))
// \CPU|Add10~11  = CARRY((!\CPU|Add10~9 ) # (!\CPU|BAH [5]))

	.dataa(\CPU|BAH [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add10~9 ),
	.combout(\CPU|Add10~10_combout ),
	.cout(\CPU|Add10~11 ));
// synopsys translate_off
defparam \CPU|Add10~10 .lut_mask = 16'h5A5F;
defparam \CPU|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
fiftyfivenm_lcell_comb \CPU|BAH~10 (
// Equation(s):
// \CPU|BAH~10_combout  = (\CPU|BAH[5]~24_combout  & ((\CPU|BAH[5]~5_combout  & ((\CPU|DL[5]~5_combout ))) # (!\CPU|BAH[5]~5_combout  & (\CPU|Selector34~6_combout )))) # (!\CPU|BAH[5]~24_combout  & (((!\CPU|BAH[5]~5_combout ))))

	.dataa(\CPU|Selector34~6_combout ),
	.datab(\CPU|DL[5]~5_combout ),
	.datac(\CPU|BAH[5]~24_combout ),
	.datad(\CPU|BAH[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~10 .lut_mask = 16'hC0AF;
defparam \CPU|BAH~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
fiftyfivenm_lcell_comb \CPU|BAH~11 (
// Equation(s):
// \CPU|BAH~11_combout  = (\CPU|BAH[5]~3_combout  & (\CPU|Add10~10_combout  & ((\CPU|Selector34~6_combout ) # (\CPU|BAH~10_combout )))) # (!\CPU|BAH[5]~3_combout  & (((\CPU|BAH~10_combout ))))

	.dataa(\CPU|Selector34~6_combout ),
	.datab(\CPU|Add10~10_combout ),
	.datac(\CPU|BAH[5]~3_combout ),
	.datad(\CPU|BAH~10_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~11 .lut_mask = 16'hCF80;
defparam \CPU|BAH~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N23
dffeas \CPU|BAH[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~11_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[5] .is_wysiwyg = "true";
defparam \CPU|BAH[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
fiftyfivenm_lcell_comb \CPU|Add10~12 (
// Equation(s):
// \CPU|Add10~12_combout  = (\CPU|BAH [6] & (\CPU|Add10~11  $ (GND))) # (!\CPU|BAH [6] & (!\CPU|Add10~11  & VCC))
// \CPU|Add10~13  = CARRY((\CPU|BAH [6] & !\CPU|Add10~11 ))

	.dataa(gnd),
	.datab(\CPU|BAH [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add10~11 ),
	.combout(\CPU|Add10~12_combout ),
	.cout(\CPU|Add10~13 ));
// synopsys translate_off
defparam \CPU|Add10~12 .lut_mask = 16'hC30C;
defparam \CPU|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
fiftyfivenm_lcell_comb \CPU|Selector33~1 (
// Equation(s):
// \CPU|Selector33~1_combout  = (\CPU|Write_Data_r.Write_Data_PCH~q  & ((\CPU|PC [14]) # ((\CPU|Write_Data_r.Write_Data_PCL~q  & \CPU|PC [6])))) # (!\CPU|Write_Data_r.Write_Data_PCH~q  & (((\CPU|Write_Data_r.Write_Data_PCL~q  & \CPU|PC [6]))))

	.dataa(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.datab(\CPU|PC [14]),
	.datac(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.datad(\CPU|PC [6]),
	.cin(gnd),
	.combout(\CPU|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~1 .lut_mask = 16'hF888;
defparam \CPU|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N12
fiftyfivenm_lcell_comb \CPU|alu|Selector8~6 (
// Equation(s):
// \CPU|alu|Selector8~6_combout  = (\CPU|ALU_Op_r.ALU_OP_EQ2~q ) # ((\CPU|ALU_Op_r.ALU_OP_XAA~q ) # ((\CPU|ALU_Op_r.ALU_OP_ANC~q ) # (\CPU|ALU_Op_r.ALU_OP_EQ1~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_EQ2~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_XAA~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ANC~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_EQ1~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector8~6 .lut_mask = 16'hFFFE;
defparam \CPU|alu|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector8~5 (
// Equation(s):
// \CPU|alu|Selector8~5_combout  = (!\CPU|ALU_Op_r.ALU_OP_SBC~q  & (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|ALU_Op_r.ALU_OP_BIT~q  & !\CPU|ALU_Op_r.ALU_OP_ADC~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_BIT~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector8~5 .lut_mask = 16'h0010;
defparam \CPU|alu|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
fiftyfivenm_lcell_comb \CPU|alu|Selector8~4 (
// Equation(s):
// \CPU|alu|Selector8~4_combout  = (\CPU|ALU_Op_r.ALU_OP_SBC~q  & ((\CPU|BusA_r [7] & (!\CPU|alu|Add6~8_combout  & !\CPU|BusB [7])) # (!\CPU|BusA_r [7] & (\CPU|alu|Add6~8_combout  & \CPU|BusB [7]))))

	.dataa(\CPU|BusA_r [7]),
	.datab(\CPU|alu|Add6~8_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datad(\CPU|BusB [7]),
	.cin(gnd),
	.combout(\CPU|alu|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector8~4 .lut_mask = 16'h4020;
defparam \CPU|alu|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N6
fiftyfivenm_lcell_comb \CPU|alu|Selector8~7 (
// Equation(s):
// \CPU|alu|Selector8~7_combout  = (\CPU|alu|Selector8~4_combout ) # ((\CPU|P [6] & ((\CPU|alu|Selector8~6_combout ) # (\CPU|alu|Selector8~5_combout ))))

	.dataa(\CPU|alu|Selector8~6_combout ),
	.datab(\CPU|alu|Selector8~5_combout ),
	.datac(\CPU|alu|Selector8~4_combout ),
	.datad(\CPU|P [6]),
	.cin(gnd),
	.combout(\CPU|alu|Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector8~7 .lut_mask = 16'hFEF0;
defparam \CPU|alu|Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N6
fiftyfivenm_lcell_comb \CPU|alu|Selector8~8 (
// Equation(s):
// \CPU|alu|Selector8~8_combout  = (\CPU|ALU_Op_r.ALU_OP_ADC~q  & ((\CPU|BusA_r [7] & (\CPU|BusB [7] & !\CPU|alu|Add3~6_combout )) # (!\CPU|BusA_r [7] & (!\CPU|BusB [7] & \CPU|alu|Add3~6_combout ))))

	.dataa(\CPU|BusA_r [7]),
	.datab(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datac(\CPU|BusB [7]),
	.datad(\CPU|alu|Add3~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector8~8 .lut_mask = 16'h0480;
defparam \CPU|alu|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N18
fiftyfivenm_lcell_comb \CPU|alu|Selector8~10 (
// Equation(s):
// \CPU|alu|Selector8~10_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Q_t~3_combout  $ (((\CPU|BusB [6] & \CPU|BusA_r [6])))))

	.dataa(\CPU|alu|Q_t~3_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datac(\CPU|BusB [6]),
	.datad(\CPU|BusA_r [6]),
	.cin(gnd),
	.combout(\CPU|alu|Selector8~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector8~10 .lut_mask = 16'h4888;
defparam \CPU|alu|Selector8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector8~9 (
// Equation(s):
// \CPU|alu|Selector8~9_combout  = (\CPU|alu|Selector8~8_combout ) # ((\CPU|alu|Selector8~10_combout ) # ((\CPU|BusB [6] & !\CPU|ALU_Op_r.ALU_OP_BIT~q )))

	.dataa(\CPU|alu|Selector8~8_combout ),
	.datab(\CPU|BusB [6]),
	.datac(\CPU|ALU_Op_r.ALU_OP_BIT~q ),
	.datad(\CPU|alu|Selector8~10_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector8~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector8~9 .lut_mask = 16'hFFAE;
defparam \CPU|alu|Selector8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N14
fiftyfivenm_lcell_comb \CPU|tmpP~19 (
// Equation(s):
// \CPU|tmpP~19_combout  = (\CPU|tmpP~10_combout  & (((\CPU|P [6])))) # (!\CPU|tmpP~10_combout  & ((\CPU|alu|Selector8~7_combout ) # ((\CPU|alu|Selector8~9_combout ))))

	.dataa(\CPU|alu|Selector8~7_combout ),
	.datab(\CPU|alu|Selector8~9_combout ),
	.datac(\CPU|tmpP~10_combout ),
	.datad(\CPU|P [6]),
	.cin(gnd),
	.combout(\CPU|tmpP~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~19 .lut_mask = 16'hFE0E;
defparam \CPU|tmpP~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N24
fiftyfivenm_lcell_comb \CPU|tmpP~20 (
// Equation(s):
// \CPU|tmpP~20_combout  = (\CPU|mcode|Equal10~0_combout  & (\CPU|Equal11~5_combout  & (\CPU|IR [3] & \CPU|Equal11~4_combout )))

	.dataa(\CPU|mcode|Equal10~0_combout ),
	.datab(\CPU|Equal11~5_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|Equal11~4_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~20 .lut_mask = 16'h8000;
defparam \CPU|tmpP~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N16
fiftyfivenm_lcell_comb \CPU|tmpP~21 (
// Equation(s):
// \CPU|tmpP~21_combout  = (!\CPU|tmpP~20_combout  & ((\CPU|mcode|Mux277~5_combout  & ((\CPU|alu|Q[6]~10_combout ))) # (!\CPU|mcode|Mux277~5_combout  & (\CPU|tmpP~19_combout ))))

	.dataa(\CPU|mcode|Mux277~5_combout ),
	.datab(\CPU|tmpP~19_combout ),
	.datac(\CPU|alu|Q[6]~10_combout ),
	.datad(\CPU|tmpP~20_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~21 .lut_mask = 16'h00E4;
defparam \CPU|tmpP~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N17
dffeas \CPU|P[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|tmpP~21_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|P [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|P[6] .is_wysiwyg = "true";
defparam \CPU|P[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
fiftyfivenm_lcell_comb \CPU|Selector33~2 (
// Equation(s):
// \CPU|Selector33~2_combout  = (\CPU|Write_Data_r.Write_Data_ABC~q  & ((\CPU|ABC [6]) # ((\CPU|Write_Data_r.Write_Data_P~q  & \CPU|P [6])))) # (!\CPU|Write_Data_r.Write_Data_ABC~q  & (\CPU|Write_Data_r.Write_Data_P~q  & (\CPU|P [6])))

	.dataa(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datab(\CPU|Write_Data_r.Write_Data_P~q ),
	.datac(\CPU|P [6]),
	.datad(\CPU|ABC [6]),
	.cin(gnd),
	.combout(\CPU|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~2 .lut_mask = 16'hEAC0;
defparam \CPU|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
fiftyfivenm_lcell_comb \CPU|Selector33~3 (
// Equation(s):
// \CPU|Selector33~3_combout  = (\CPU|Selector33~1_combout ) # ((\CPU|Selector33~2_combout ) # ((\CPU|DL [6] & !\CPU|Write_Data_r.Write_Data_DL~q )))

	.dataa(\CPU|Selector33~1_combout ),
	.datab(\CPU|DL [6]),
	.datac(\CPU|Selector33~2_combout ),
	.datad(\CPU|Write_Data_r.Write_Data_DL~q ),
	.cin(gnd),
	.combout(\CPU|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~3 .lut_mask = 16'hFAFE;
defparam \CPU|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N28
fiftyfivenm_lcell_comb \CPU|BusB_r[6]~19 (
// Equation(s):
// \CPU|BusB_r[6]~19_combout  = (\CPU|DL[6]~6_combout  & (!\CPU|BusB_r[5]~18 )) # (!\CPU|DL[6]~6_combout  & ((\CPU|BusB_r[5]~18 ) # (GND)))
// \CPU|BusB_r[6]~20  = CARRY((!\CPU|BusB_r[5]~18 ) # (!\CPU|DL[6]~6_combout ))

	.dataa(gnd),
	.datab(\CPU|DL[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|BusB_r[5]~18 ),
	.combout(\CPU|BusB_r[6]~19_combout ),
	.cout(\CPU|BusB_r[6]~20 ));
// synopsys translate_off
defparam \CPU|BusB_r[6]~19 .lut_mask = 16'h3C3F;
defparam \CPU|BusB_r[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y31_N29
dffeas \CPU|BusB_r[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[6]~19_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BusB_r[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[6] .is_wysiwyg = "true";
defparam \CPU|BusB_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
fiftyfivenm_lcell_comb \CPU|Selector33~0 (
// Equation(s):
// \CPU|Selector33~0_combout  = (\CPU|Y [6] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|Write_Data_r.Write_Data_YB~q  & \CPU|BusB_r [6]))))

	.dataa(\CPU|Write_Data_r.Write_Data_Y~q ),
	.datab(\CPU|Write_Data_r.Write_Data_YB~q ),
	.datac(\CPU|Y [6]),
	.datad(\CPU|BusB_r [6]),
	.cin(gnd),
	.combout(\CPU|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~0 .lut_mask = 16'hE0A0;
defparam \CPU|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N16
fiftyfivenm_lcell_comb \CPU|Selector33~4 (
// Equation(s):
// \CPU|Selector33~4_combout  = (\CPU|BusB_r [6] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|Write_Data_r.Write_Data_AXB~q  & \CPU|ABC [6]))))

	.dataa(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datab(\CPU|Write_Data_r.Write_Data_XB~q ),
	.datac(\CPU|BusB_r [6]),
	.datad(\CPU|ABC [6]),
	.cin(gnd),
	.combout(\CPU|Selector33~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~4 .lut_mask = 16'hE0C0;
defparam \CPU|Selector33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
fiftyfivenm_lcell_comb \CPU|Selector33~5 (
// Equation(s):
// \CPU|Selector33~5_combout  = (\CPU|Selector33~4_combout ) # ((\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|Write_Data_r.Write_Data_AX~q  & \CPU|ABC [6])))

	.dataa(\CPU|Selector33~4_combout ),
	.datab(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datac(\CPU|Write_Data_r.Write_Data_X~q ),
	.datad(\CPU|ABC [6]),
	.cin(gnd),
	.combout(\CPU|Selector33~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~5 .lut_mask = 16'hFEFA;
defparam \CPU|Selector33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
fiftyfivenm_lcell_comb \CPU|Selector33~6 (
// Equation(s):
// \CPU|Selector33~6_combout  = (\CPU|Selector33~3_combout ) # ((\CPU|Selector33~0_combout ) # ((\CPU|X [6] & \CPU|Selector33~5_combout )))

	.dataa(\CPU|X [6]),
	.datab(\CPU|Selector33~3_combout ),
	.datac(\CPU|Selector33~0_combout ),
	.datad(\CPU|Selector33~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector33~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~6 .lut_mask = 16'hFEFC;
defparam \CPU|Selector33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
fiftyfivenm_lcell_comb \CPU|BAH~6 (
// Equation(s):
// \CPU|BAH~6_combout  = (\CPU|BAH[5]~5_combout  & (((\CPU|BAH[5]~24_combout  & \CPU|DL[6]~6_combout )))) # (!\CPU|BAH[5]~5_combout  & ((\CPU|Selector33~6_combout ) # ((!\CPU|BAH[5]~24_combout ))))

	.dataa(\CPU|BAH[5]~5_combout ),
	.datab(\CPU|Selector33~6_combout ),
	.datac(\CPU|BAH[5]~24_combout ),
	.datad(\CPU|DL[6]~6_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~6 .lut_mask = 16'hE545;
defparam \CPU|BAH~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
fiftyfivenm_lcell_comb \CPU|BAH~7 (
// Equation(s):
// \CPU|BAH~7_combout  = (\CPU|BAH[5]~3_combout  & (\CPU|Add10~12_combout  & ((\CPU|Selector33~6_combout ) # (\CPU|BAH~6_combout )))) # (!\CPU|BAH[5]~3_combout  & (((\CPU|BAH~6_combout ))))

	.dataa(\CPU|BAH[5]~3_combout ),
	.datab(\CPU|Add10~12_combout ),
	.datac(\CPU|Selector33~6_combout ),
	.datad(\CPU|BAH~6_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~7 .lut_mask = 16'hDD80;
defparam \CPU|BAH~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N9
dffeas \CPU|BAH[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~7_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[6] .is_wysiwyg = "true";
defparam \CPU|BAH[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
fiftyfivenm_lcell_comb \CPU|Add10~14 (
// Equation(s):
// \CPU|Add10~14_combout  = \CPU|BAH [7] $ (\CPU|Add10~13 )

	.dataa(\CPU|BAH [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|Add10~13 ),
	.combout(\CPU|Add10~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add10~14 .lut_mask = 16'h5A5A;
defparam \CPU|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
fiftyfivenm_lcell_comb \CPU|BAH~15 (
// Equation(s):
// \CPU|BAH~15_combout  = (\CPU|BAH[5]~3_combout  & (\CPU|Add10~14_combout  & ((\CPU|Selector32~6_combout ) # (\CPU|BAH~14_combout )))) # (!\CPU|BAH[5]~3_combout  & (((\CPU|BAH~14_combout ))))

	.dataa(\CPU|BAH[5]~3_combout ),
	.datab(\CPU|Selector32~6_combout ),
	.datac(\CPU|BAH~14_combout ),
	.datad(\CPU|Add10~14_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~15 .lut_mask = 16'hF850;
defparam \CPU|BAH~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N31
dffeas \CPU|BAH[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~15_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[7] .is_wysiwyg = "true";
defparam \CPU|BAH[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
fiftyfivenm_lcell_comb \CPU|Selector16~0 (
// Equation(s):
// \CPU|Selector16~0_combout  = (\CPU|PC [15] & (((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & \CPU|BAH [7])) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ))) # (!\CPU|PC [15] & (\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & ((\CPU|BAH [7]))))

	.dataa(\CPU|PC [15]),
	.datab(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datad(\CPU|BAH [7]),
	.cin(gnd),
	.combout(\CPU|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector16~0 .lut_mask = 16'hCE0A;
defparam \CPU|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~4 (
// Equation(s):
// \BUS|BUS_OUT[3]~4_combout  = (\CPU|WRn_i~q  & (!\CPU|Selector17~0_combout  & (!\CPU|Selector18~0_combout  & !\CPU|Selector16~0_combout )))

	.dataa(\CPU|WRn_i~q ),
	.datab(\CPU|Selector17~0_combout ),
	.datac(\CPU|Selector18~0_combout ),
	.datad(\CPU|Selector16~0_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~4 .lut_mask = 16'h0002;
defparam \BUS|BUS_OUT[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\BUS|BUS_OUT[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU|DL[7]~7_combout ,\CPU|DL[6]~6_combout ,\CPU|DL[5]~5_combout ,\CPU|DL[4]~4_combout }),
	.portaaddr({\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,
\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SYSRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "system_ram:SYSRAM|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ALTSYNCRAM";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h0400000000000000000000000099989998000000009964BC6C7C7C7C044C7C3CFC7C7C7C007FC4007F7C487C7C7C7F7C03C00C41067F736F777F3F7F416F7F3E7F3E7F7F7F7F60417F3E7F7F7F3E7F7E790341141C80006F7F437F6F187777407F60001880083E411C007F332E7F07000018180000000000000000435353105B6300780B63000208086B6300040404000088AB5821CEAFBDC5ED64072405F60AD71DF31817D902FF1FD3AFCB608B5915CEBFBD8C09D908FF1F53248B5014B492A54012D9245D8085B20ABE0216CD900B922A4916D9045BC820EB2A48B22483641945E406B2A48B22483641945E406B229F9493A9093F292D7292D5289F9086A9;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h483F2A154A25E421A9A21BE68C21FE78C21FE78F44374CD1E21FA678F10FD33F188DF69847FBCC23FDE7A21BA6D1E21FA6F1E21FA6FC44621BE68C21FE78C21FE78C237DA611FEF308FF798437DA3087FBC610FF78C454E21BE28C21FE38C21FE28FC437CC51E21FE638F10FF317188DF29847F9CC23FCA7E21BE651E21FE671E21FE65C44621BE28C21FE38C21FE28C237CA611FE7308FF298437CA3087F9C610FF28C45CE31FE78C21FE78C21BE68FC63FCCF1E21FE678F10DF33718CFF79847FBCC237DA7E31FA6F1E21FA6F1E21BA6DC44631FE78C21FE78C21BE68C33FDE611FEF308DF69863FDE3087FBC610DF68C454E31FE28C21BE28C21BE38F463F;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h4C51E21BA628F10DD31F18CFF29846F94C237CE7A31FA651E21BA651E21BA67C44631FE28C21BE28C21BE38C33FCA611BE5308DF39863FCA3086F94610DF38C45CE31BE68C21BE68C31FE78FC637CCD1E21BE668F18FF33F18CDF69846FB4C33FDE7E31BE6D1E21BE6D1E31FE6FC44631BE68C21BE68C31FE78C337DA611BED30CFF798637DA3086FB4618FF78C45CE31BE28C31BE28431FE38FC637CC51E31BE628718FF31F18CDF29866F94433FCE7E31BE651E31BA650E31FA67C44631BE28C31BE28431FE38C337CA619BE510CFF398637CA30C6F94218FF38C454F7FAFEF7F6AFF5FDEC5930251F3F445132005F0BE6284C0047C6E845899102F83F8C59;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h30251F3F445130005F0BA62C4C0947EFD14220409E1D66423143255F2A8B0800F96E308B192AFEB8A0800FAD6E450C947D55141005F5AAB089898A192AFB54504007DB55A4D0C957F54D04007F6B726C64A3EAE9B0802FAD3D131158668428A67526846A05BAB3404D8AA8426C404509A15128CD0821A0F9214915C90E48EA4052077202902F98090B0034B4D48951AE9B090236E8D74D5B9E97352A6ADCF4A8ACA2938A4E3D2714945ACA2A5CF73D2A6AD4F73D6A2AD455B9EB7356A2A5475E8A912A35D1612046DD1ACE210B100A3C60A1464524B622290F1104C2C100115062810C44218A0980A062080B150E1E04870A89211F0252B812946A0201F12108;
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h4400000000000000000000000099989998000000009964BC6C7C7C7C044C7C3CFC7C7C7C007FC4007F7C487C7C7C7F7C03C00C41067F736F777F3F7F416F7F3E7F3E7F7F7F7F60417F3E7F7F7F3E7F7E790341141C80006F7F437F6F187777407F60001880083E411C007F332E7F07000018180000000000000000435353105B6300780B63000208086B6300040404000088AB5821CEAFBDC5ED64072405F60AD71DF31817D902FF1FD3AFCB608B5915CEBFBD8C09D908FF1F53248B5014B492A54012D9245D8085B20ABE0216CD900B922A4916D9045BC820EB2A48B22483641945E406B2A48B22483641945E406B229F9493A9093F292D7292D5289F9086A9;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h483F2A154A25E421A9A21BE68C21FE78C21FE78F44374CD1E21FA678F10FD33F188DF69847FBCC23FDE7A21BA6D1E21FA6F1E21FA6FC44621BE68C21FE78C21FE78C237DA611FEF308FF798437DA3087FBC610FF78C454E21BE28C21FE38C21FE28FC437CC51E21FE638F10FF317188DF29847F9CC23FCA7E21BE651E21FE671E21FE65C44621BE28C21FE38C21FE28C237CA611FE7308FF298437CA3087F9C610FF28C45CE31FE78C21FE78C21BE68FC63FCCF1E21FE678F10DF33718CFF79847FBCC237DA7E31FA6F1E21FA6F1E21BA6DC44631FE78C21FE78C21BE68C33FDE611FEF308DF69863FDE3087FBC610DF68C454E31FE28C21BE28C21BE38F463F;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h4C51E21BA628F10DD31F18CFF29846F94C237CE7A31FA651E21BA651E21BA67C44631FE28C21BE28C21BE38C33FCA611BE5308DF39863FCA3086F94610DF38C45CE31BE68C21BE68C31FE78FC637CCD1E21BE668F18FF33F18CDF69846FB4C33FDE7E31BE6D1E21BE6D1E31FE6FC44631BE68C21BE68C31FE78C337DA611BED30CFF798637DA3086FB4618FF78C45CE31BE28C31BE28431FE38FC637CC51E31BE628718FF31F18CDF29866F94433FCE7E31BE651E31BA650E31FA67C44631BE28C31BE28431FE38C337CA619BE510CFF398637CA30C6F94218FF38C454F7FAFEF7F6AFF5FDEC5930251F3F445132005F0BE6284C0047C6E845899102F83F8C59;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h30251F3F445130005F0BA62C4C0947EFD14220409E1D66423143255F2A8B0800F96E308B192AFEB8A0800FAD6E450C947D55141005F5AAB089898A192AFB54504007DB55A4D0C957F54D04007F6B726C64A3EAE9B0802FAD3D131158668428A67526846A05BAB3404D8AA8426C404509A15128CD0821A0F9214915C90E48EA4052077202902F98090B0034B4D48951AE9B090236E8D74D5B9E97352A6ADCF4A8ACA2938A4E3D2714945ACA2A5CF73D2A6AD4F73D6A2AD455B9EB7356A2A5475E8A912A35D1612046DD1ACE210B100A3C60A1464524B622290F1104C2C100115062810C44218A0980A062080B150E1E04870A89211F0252B812946A0201F12108;
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hD4080E3E08154450F1210A34D9A1E4D2FA66E089B70D866A00220554CDB023552F64D085159D93423505BB66826CAA889B20251345454CD104687D4552BA8EA754150EE82A17CC051600E5A6A44A9AE9B09026DD3BADB77CBB655B6EF953653273273E4E64A5D94B2EF77CAB6D5EEFB52DA96DDF6EDB52CA9EF44051600E5A2A44A9AE8B09026DD3B37198C63184610A484710CB103478C685191725B11170F110785599824045631490C4643162602C31060B153C3C093C2A2498F812EB812E8D40487C48646A041E3E086A88B3C486469999CBA78C9349D0CDC116D11CC21B9A926CD552936602AA4D1A8B5668C11D17DB4ADAAEDA76D75692B4BBB495A56F;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h4BD49D49D553E93EBAFD54CAD6AD2ED2EFD2ED2AEAD5EA55D5BBE97752AEADDF4AAACAA93AA4EBD2754955ACAAA5DF77D2AEAD5F77D6AAAD555BBEB7756AAA5575E68AB526860035D26AC14A6900AB7529A30529A600ADD5268C14A69802B7534CDA4DB559936C06B269A8ED9A609D2FFCBF57F9FEEBD2F5DFA5EADF5ED3B4ED67E9FBDFD665ED797E5FF97E57B6BECAF6DFF2FD95EDBFE56D96C9EC9EF93D92D765ACBFDFF2BDB5FBFED6B6B5B7FDBF6D6B2B7BCD15D93430035E4D706534805776534C194D3005DD64D306534C0177539D68DDE176855A3778548CA4272139E139094B194A177BBC2AD1ABDDE3528D4AEF1BB54AA75184696244891B4E78E9;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h4D0D060E0A108423208988A628916A0296C512A54012D8824538081B140AAE0206CF662840010926622ECAB662111B9901DB57D988084A3CE198A2644652DDB35398A00345BAD5C5D93EB14020A0D0BAEF276280C141A1715E4EC50082874262BE9D8A03050E85C57D3B14406A21AD9ABF35DD7CD1812884B66AF45735F3004210994BA9F7AEF76AF5DF9A674230238F6691153422F3088A9A1179A53981598119A05668166117CC022B34A5342930213008CD024C22D980416694A6852604260119A049A45B30022CD222A6845E6051F9A491D4D049FA2125D78A497544225F1010CA8A483F8850D514883C504329B10235D18A44E49E215662802E2DD68C5B;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h8918B7753E2162B103118A5888C40C54E2862314B158888310A2F8111A2C94FFBEF8F2A3FBB8FC7F559BB66C2308C308C210CA11683446FF6DF5F658896DB649602704B1100C6322C6743FF7F7FFFFBFFFFFB7FFF8FFFC7FFE3FFF1FFF8FFFC7FE7FFF1FFF8FFFC7FFE3FFFFDFFDFFEFEFFFFF7FFFFF6FFFBFDFFFBFDFFFBFDFFFBFEFFFFFDFFFFF7FFF7FBFFFFFEFFFFDFFFFEFFFFFDFFFF7FFFF7FFFFBFFE49EC678C59347111B78CDC8E3191E223130E338D207FE271118886B0C396192492491210BD91AFAB94892187299A8C2B45352882B041A4B242D2C4474155014892083219A8C2B44352882B041A0B242D2C44644CCC21BCEC67245633B248D6ADA;
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N8
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~8 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a13~portadataout ) # 
// ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (((\PRGROM|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// !\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~8 .lut_mask = 16'hF0AC;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'hD4080E3E08154450F1210A34D9A1E4D2FA66E089B70D866A00220554CDB023552F64D085159D93423505BB66826CAA889B20251345454CD104687D4552BA8EA754150EE82A17CC051600E5A6A44A9AE9B09026DD3BADB77CBB655B6EF953653273273E4E64A5D94B2EF77CAB6D5EEFB52DA96DDF6EDB52CA9EF44051600E5A2A44A9AE8B09026DD3B37198C63184610A484710CB103478C685191725B11170F110785599824045631490C4643162602C31060B153C3C093C2A2498F812EB812E8D40487C48646A041E3E086A88B3C486469999CBA78C9349D0CDC116D11CC21B9A926CD552936602AA4D1A8B5668C11D17DB4ADAAEDA76D75692B4BBB495A56F;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h4BD49D49D553E93EBAFD54CAD6AD2ED2EFD2ED2AEAD5EA55D5BBE97752AEADDF4AAACAA93AA4EBD2754955ACAAA5DF77D2AEAD5F77D6AAAD555BBEB7756AAA5575E68AB526860035D26AC14A6900AB7529A30529A600ADD5268C14A69802B7534CDA4DB559936C06B269A8ED9A609D2FFCBF57F9FEEBD2F5DFA5EADF5ED3B4ED67E9FBDFD665ED797E5FF97E57B6BECAF6DFF2FD95EDBFE56D96C9EC9EF93D92D765ACBFDFF2BDB5FBFED6B6B5B7FDBF6D6B2B7BCD15D93430035E4D706534805776534C194D3005DD64D306534C0177539D68DDE176855A3778548CA4272139E139094B194A177BBC2AD1ABDDE3528D4AEF1BB54AA75184696244891B4E78E9;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h4D0D060E0A108423208988A628916A0296C512A54012D8824538081B140AAE0206CF662840010926622ECAB662111B9901DB57D988084A3CE198A2644652DDB35398A00345BAD5C5D93EB14020A0D0BAEF276280C141A1715E4EC50082874262BE9D8A03050E85C57D3B14406A21AD9ABF35DD7CD1812884B66AF45735F3004210994BA9F7AEF76AF5DF9A674230238F6691153422F3088A9A1179A53981598119A05668166117CC022B34A5342930213008CD024C22D980416694A6852604260119A049A45B30022CD222A6845E6051F9A491D4D049FA2125D78A497544225F1010CA8A483F8850D514883C504329B10235D18A44E49E215662802E2DD68C5B;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h8918B7753E2162B103118A5888C40C54E2862314B158888310A2F8111A2C94FFBEF8F2A3FBB8FC7F559BB66C2308C308C210CA11683446FF6DF5F658896DB649602704B1100C6322C6743FF7F7FFFFBFFFFFB7FFF8FFFC7FFE3FFF1FFF8FFFC7FE7FFF1FFF8FFFC7FFE3FFFFDFFDFFEFEFFFFF7FFFFF6FFFBFDFFFBFDFFFBFDFFFBFEFFFFFDFFFFF7FFF7FBFFFFFEFFFFDFFFFEFFFFFDFFFF7FFFF7FFFFBFFE49EC678C59347111B78CDC8E3191E223130E338D207FE271118886B0C396192492491210BD91AFAB94892187299A8C2B45352882B041A4B242D2C4474155014892083219A8C2B44352882B041A0B242D2C44644CCC21BCEC67245633B248D6ADA;
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N10
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~9 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~9_combout  = (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout  & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # 
// ((!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout  & (((\PRGROM|altsyncram_component|auto_generated|ram_block1a21~portadataout  & 
// \PRGROM|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~9 .lut_mask = 16'hB8CC;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N0
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~13 (
// Equation(s):
// \BUS|BUS_OUT[5]~13_combout  = (\CPU|Selector16~0_combout  & (((\PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~9_combout )))) # (!\CPU|Selector16~0_combout  & (\SYSRAM|altsyncram_component|auto_generated|q_a [5] & (\BUS|LessThan0~0_combout 
// )))

	.dataa(\SYSRAM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\BUS|LessThan0~0_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~9_combout ),
	.datad(\CPU|Selector16~0_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~13 .lut_mask = 16'hF088;
defparam \BUS|BUS_OUT[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N20
fiftyfivenm_lcell_comb \CPU|DL[5]~5 (
// Equation(s):
// \CPU|DL[5]~5_combout  = (\BUS|BUS_OUT[3]~9_combout  & ((\CPU|Selector34~6_combout ))) # (!\BUS|BUS_OUT[3]~9_combout  & (\BUS|BUS_OUT[5]~13_combout ))

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[5]~13_combout ),
	.datac(\BUS|BUS_OUT[3]~9_combout ),
	.datad(\CPU|Selector34~6_combout ),
	.cin(gnd),
	.combout(\CPU|DL[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[5]~5 .lut_mask = 16'hFC0C;
defparam \CPU|DL[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N23
dffeas \CPU|IR[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[5] .is_wysiwyg = "true";
defparam \CPU|IR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N4
fiftyfivenm_lcell_comb \CPU|mcode|Equal17~0 (
// Equation(s):
// \CPU|mcode|Equal17~0_combout  = (!\CPU|IR [6] & (\CPU|IR [7] & !\CPU|IR [5]))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [7]),
	.datac(gnd),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal17~0 .lut_mask = 16'h0044;
defparam \CPU|mcode|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N30
fiftyfivenm_lcell_comb \CPU|Write_Data_r~35 (
// Equation(s):
// \CPU|Write_Data_r~35_combout  = (\CPU|MCycle [1] & (((\CPU|IR [3])))) # (!\CPU|MCycle [1] & ((\CPU|MCycle [0]) # ((\CPU|IR [5]))))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|Write_Data_r~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r~35 .lut_mask = 16'hCCFA;
defparam \CPU|Write_Data_r~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N0
fiftyfivenm_lcell_comb \CPU|Write_Data_r~36 (
// Equation(s):
// \CPU|Write_Data_r~36_combout  = ((\CPU|Write_Data_r~35_combout ) # ((\CPU|IR [6] & !\CPU|IR [3]))) # (!\CPU|Write_Data_r~34_combout )

	.dataa(\CPU|Write_Data_r~34_combout ),
	.datab(\CPU|IR [6]),
	.datac(\CPU|Write_Data_r~35_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|Write_Data_r~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r~36 .lut_mask = 16'hF5FD;
defparam \CPU|Write_Data_r~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N8
fiftyfivenm_lcell_comb \CPU|Write_Data_r~37 (
// Equation(s):
// \CPU|Write_Data_r~37_combout  = (\CPU|mcode|Equal17~0_combout  & (!\CPU|mcode|Equal19~1_combout  & (\CPU|mcode|Mux271~0_combout  & \CPU|Write_Data_r~36_combout )))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|mcode|Equal19~1_combout ),
	.datac(\CPU|mcode|Mux271~0_combout ),
	.datad(\CPU|Write_Data_r~36_combout ),
	.cin(gnd),
	.combout(\CPU|Write_Data_r~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r~37 .lut_mask = 16'h2000;
defparam \CPU|Write_Data_r~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N9
dffeas \CPU|Write_Data_r.Write_Data_Y (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Write_Data_r~37_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_Y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_Y .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_Y .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N30
fiftyfivenm_lcell_comb \CPU|BusB_r[7]~21 (
// Equation(s):
// \CPU|BusB_r[7]~21_combout  = \CPU|DL[7]~7_combout  $ (!\CPU|BusB_r[6]~20 )

	.dataa(\CPU|DL[7]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|BusB_r[6]~20 ),
	.combout(\CPU|BusB_r[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BusB_r[7]~21 .lut_mask = 16'hA5A5;
defparam \CPU|BusB_r[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y31_N31
dffeas \CPU|BusB_r[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[7]~21_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BusB_r[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[7] .is_wysiwyg = "true";
defparam \CPU|BusB_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
fiftyfivenm_lcell_comb \CPU|Selector32~0 (
// Equation(s):
// \CPU|Selector32~0_combout  = (\CPU|Y [7] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|Write_Data_r.Write_Data_YB~q  & \CPU|BusB_r [7]))))

	.dataa(\CPU|Write_Data_r.Write_Data_Y~q ),
	.datab(\CPU|Write_Data_r.Write_Data_YB~q ),
	.datac(\CPU|Y [7]),
	.datad(\CPU|BusB_r [7]),
	.cin(gnd),
	.combout(\CPU|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~0 .lut_mask = 16'hE0A0;
defparam \CPU|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
fiftyfivenm_lcell_comb \CPU|Selector32~1 (
// Equation(s):
// \CPU|Selector32~1_combout  = (\CPU|Write_Data_r.Write_Data_PCH~q  & ((\CPU|PC [15]) # ((\CPU|Write_Data_r.Write_Data_PCL~q  & \CPU|PC [7])))) # (!\CPU|Write_Data_r.Write_Data_PCH~q  & (\CPU|Write_Data_r.Write_Data_PCL~q  & ((\CPU|PC [7]))))

	.dataa(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.datab(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.datac(\CPU|PC [15]),
	.datad(\CPU|PC [7]),
	.cin(gnd),
	.combout(\CPU|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N4
fiftyfivenm_lcell_comb \CPU|P[7]~20 (
// Equation(s):
// \CPU|P[7]~20_combout  = (\CPU|P [7] & ((\CPU|ALU_Op_r.ALU_OP_EQ1~q ) # ((!\CPU|ALU_Op_r.ALU_OP_BIT~q  & \CPU|BusB [7])))) # (!\CPU|P [7] & (((!\CPU|ALU_Op_r.ALU_OP_BIT~q  & \CPU|BusB [7]))))

	.dataa(\CPU|P [7]),
	.datab(\CPU|ALU_Op_r.ALU_OP_EQ1~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_BIT~q ),
	.datad(\CPU|BusB [7]),
	.cin(gnd),
	.combout(\CPU|P[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[7]~20 .lut_mask = 16'h8F88;
defparam \CPU|P[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N4
fiftyfivenm_lcell_comb \CPU|P[7]~21 (
// Equation(s):
// \CPU|P[7]~21_combout  = (\CPU|P[7]~20_combout ) # ((\CPU|ALU_Op_r.ALU_OP_ADC~q  & \CPU|alu|Add3~6_combout ))

	.dataa(gnd),
	.datab(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datac(\CPU|P[7]~20_combout ),
	.datad(\CPU|alu|Add3~6_combout ),
	.cin(gnd),
	.combout(\CPU|P[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[7]~21 .lut_mask = 16'hFCF0;
defparam \CPU|P[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
fiftyfivenm_lcell_comb \CPU|P[7]~22 (
// Equation(s):
// \CPU|P[7]~22_combout  = (\CPU|alu|Add6~8_combout  & (((\CPU|P[7]~15_combout  & \CPU|alu|Selector0~10_combout )) # (!\CPU|alu|WideOr4~0_combout ))) # (!\CPU|alu|Add6~8_combout  & (\CPU|P[7]~15_combout  & ((\CPU|alu|Selector0~10_combout ))))

	.dataa(\CPU|alu|Add6~8_combout ),
	.datab(\CPU|P[7]~15_combout ),
	.datac(\CPU|alu|WideOr4~0_combout ),
	.datad(\CPU|alu|Selector0~10_combout ),
	.cin(gnd),
	.combout(\CPU|P[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[7]~22 .lut_mask = 16'hCE0A;
defparam \CPU|P[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N8
fiftyfivenm_lcell_comb \CPU|P[7]~18 (
// Equation(s):
// \CPU|P[7]~18_combout  = (!\CPU|tmpP~10_combout  & !\CPU|mcode|Mux277~5_combout )

	.dataa(gnd),
	.datab(\CPU|tmpP~10_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux277~5_combout ),
	.cin(gnd),
	.combout(\CPU|P[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[7]~18 .lut_mask = 16'h0033;
defparam \CPU|P[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
fiftyfivenm_lcell_comb \CPU|P[7]~23 (
// Equation(s):
// \CPU|P[7]~23_combout  = (\CPU|P[7]~18_combout  & ((\CPU|P[7]~21_combout ) # ((\CPU|P[7]~22_combout )))) # (!\CPU|P[7]~18_combout  & (((\CPU|alu|Q[7]~12_combout ))))

	.dataa(\CPU|P[7]~21_combout ),
	.datab(\CPU|P[7]~22_combout ),
	.datac(\CPU|P[7]~18_combout ),
	.datad(\CPU|alu|Q[7]~12_combout ),
	.cin(gnd),
	.combout(\CPU|P[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[7]~23 .lut_mask = 16'hEFE0;
defparam \CPU|P[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N17
dffeas \CPU|P[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|P[7]~23_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|P[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|P [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|P[7] .is_wysiwyg = "true";
defparam \CPU|P[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
fiftyfivenm_lcell_comb \CPU|Selector32~2 (
// Equation(s):
// \CPU|Selector32~2_combout  = (\CPU|Write_Data_r.Write_Data_ABC~q  & ((\CPU|ABC [7]) # ((\CPU|P [7] & \CPU|Write_Data_r.Write_Data_P~q )))) # (!\CPU|Write_Data_r.Write_Data_ABC~q  & (\CPU|P [7] & ((\CPU|Write_Data_r.Write_Data_P~q ))))

	.dataa(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datab(\CPU|P [7]),
	.datac(\CPU|ABC [7]),
	.datad(\CPU|Write_Data_r.Write_Data_P~q ),
	.cin(gnd),
	.combout(\CPU|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
fiftyfivenm_lcell_comb \CPU|Selector32~3 (
// Equation(s):
// \CPU|Selector32~3_combout  = (\CPU|Selector32~1_combout ) # ((\CPU|Selector32~2_combout ) # ((\CPU|DL [7] & !\CPU|Write_Data_r.Write_Data_DL~q )))

	.dataa(\CPU|Selector32~1_combout ),
	.datab(\CPU|Selector32~2_combout ),
	.datac(\CPU|DL [7]),
	.datad(\CPU|Write_Data_r.Write_Data_DL~q ),
	.cin(gnd),
	.combout(\CPU|Selector32~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~3 .lut_mask = 16'hEEFE;
defparam \CPU|Selector32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N26
fiftyfivenm_lcell_comb \CPU|Selector32~4 (
// Equation(s):
// \CPU|Selector32~4_combout  = (\CPU|BusB_r [7] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|Write_Data_r.Write_Data_AXB~q  & \CPU|ABC [7]))))

	.dataa(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datab(\CPU|BusB_r [7]),
	.datac(\CPU|ABC [7]),
	.datad(\CPU|Write_Data_r.Write_Data_XB~q ),
	.cin(gnd),
	.combout(\CPU|Selector32~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~4 .lut_mask = 16'hCC80;
defparam \CPU|Selector32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
fiftyfivenm_lcell_comb \CPU|Selector32~5 (
// Equation(s):
// \CPU|Selector32~5_combout  = (\CPU|Selector32~4_combout ) # ((\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|Write_Data_r.Write_Data_AX~q  & \CPU|ABC [7])))

	.dataa(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datab(\CPU|Selector32~4_combout ),
	.datac(\CPU|Write_Data_r.Write_Data_X~q ),
	.datad(\CPU|ABC [7]),
	.cin(gnd),
	.combout(\CPU|Selector32~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~5 .lut_mask = 16'hFEFC;
defparam \CPU|Selector32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
fiftyfivenm_lcell_comb \CPU|Selector32~6 (
// Equation(s):
// \CPU|Selector32~6_combout  = (\CPU|Selector32~0_combout ) # ((\CPU|Selector32~3_combout ) # ((\CPU|X [7] & \CPU|Selector32~5_combout )))

	.dataa(\CPU|Selector32~0_combout ),
	.datab(\CPU|X [7]),
	.datac(\CPU|Selector32~3_combout ),
	.datad(\CPU|Selector32~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector32~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~6 .lut_mask = 16'hFEFA;
defparam \CPU|Selector32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y34_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'hAC00000000000000000000000000000000000000003C000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000000000000000000080000000000001400000018180000000000000000037A5B1C434300037B3A7B7B7B7B7B3A0004041F00002A885288C151082A214E23095020A814A2305D1183A234A21054420E88D388C151082E88C3A234A2104E0A55056128295C14827051A82B04A0AEA0A45D254625589C14125112928A084290A48922C81211485084290A48922C8121148508482621D0821D0C42A1042A10422621C482;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h1C5C422410898871238B99E216A9DE316A9DE31F57304C42EA9C2631754E131B3AECF22D577996ABBCCFAB982642EA9C2662EA9C266D54EB99E216A9DE316A9DE31EBB3C8B55DE65AAEF33D733C85AA7798B54EF31D555CA99E216A99E216A99E21FD530CC42EA986621754C33133AACF22D567916AB3C8FEA986642EA986642EA98664D54EA99E216A99E216A99E21EAB3C8B559E45AACF23D533C85AA6790B54CF21D55DCA99E216A99E216A99E21FD530CC42EA986621754C33133AACF22D567916AB3C8FEA986642EA986642EA98664D54EA99E216A99E216A99E21EAB3C8B559E45AACF23D533C85AA6790B54CF21D55DCA9DE316A9DE316A9DE21FD538;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'hCC62EA9C6631754E33133AAEF32D577996ABBC8FEA9C6662EA9C6662EA9C664D54EA9DE316A9DE316A9DE21EABBCCB55DE65AAEF23D53BCC5AA7798B54EF21D55DCA9DE716A9DE71EB9DE71FD538CCE2EA9C6671F5CE333B3AAEF72D577B9EBBBDCFEA9C66E2EA9C66E3EB9C66ED54EA9DE716A9DE71EB9DE71EABBDCB55DEE7AEEF73D53BDC5AA77B8F5CEF71D55DCA99E616B99E616B99E61FD530CCC2EB98666175CC33333AACF62D767B16BB3D8FEA9866C2EB9866C2EB9866CD54EA99E616B99E616B99E61EAB3D8B5D9EC5AECF63D533D85AE67B0B5CCF61D55DDBDD9ECCF667B33D99D575505F6755D577505F43EEEE5D5C17CDE95DCBBB82F91F9DD5;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h75505F6755D575505F43AEEAD55417F95756AAA0BE8555DAE755541F2ABABBA0F942D7BBAAA0FABBABBA0FA855DD5DD07D55775541F51A76AAABBAAAA0F955D5DD07CA129D555507D5555DD07D42AEAAEE83EAAAAAAA0FA87555573B4AAEE82E74EAAAA8242A5549554A094EAE50482AB94129554A0909E1070833883C41DC41E20EE20F1072A8E97F0A92A15D5D11ABABAAA2142BCF8E2E185C30B86170C2F115C47711DC70AE22B8E15C71704C10F821704C10B8217043F0C7E18FC317862EABABA235757554428579DCB93B550E5554E557052486A8892B54508A514934526A253D44E5A249A224E8A12950427A8E8138A3A02D45408A2A04A28882D47109;
// synopsys translate_on

// Location: M9K_X73_Y30_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hC51C467A88845110D4710A71CAA9F557E8EAAE29A52B9CAAAAA82915D5557541E75555DD079D755554142AAAAAAAA0ABABA82855750555554142F11C46723C8EE4791DC8F2395475FE15550AEAE89ABABAAA2285F7CE5C62E31718B8C5E4AE4EE4EE715C95CE2B9CB84C23E11709845C22E11F8CFC67E32F1975475FE15550AEAE89ABABAAA2285F7745F14E7294E52B41CB5CBB551CAAAB955C1524354452B54511455522A4D1535153D45CB452688A7451295044F51D04E28E816A2A08A2A0945110B51C44E28E267A8888A22351C44E3955D32FAE975F6FDD5C5E9DD5CA773A4AEA504A777282415DCA094AEA50484F0838419C41E20EE20F1077107883BC;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h25C27C27C30BC4BC7178E2FC4BC4FC4FC78BC4BC7178F178E2E185C30B86170C2F115C47711DC70AE22B8E15C71704C10F821704C10B8217043F0C7E18FC317863EEA804AEEAA8074EEA4122E8AA8954A3A9048BA2AA2550AEA4122E8AA8954729D55D54157775050AEEA0AABAA8285E2388CE4791DC8F23B91E4778AE2F8BE31795E72F397E5797E5F9E5E579CBCF2F39718B8C5C62E31792B93B93B9C5725738AE72E1308F845C2611708B847E33F19F8CBC6755501557554075D550515455455545541455155155155505154554554756F17385CE17385CE17B15D8EEC77785762BBC2BBC5CA650F942E53285CA1729D63F5BADD653956D72E5CB9F7FFEED;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h5F5D5EBEBA5294ABBEEBEEB4B9C14AA0AC5628295C148AC7052A82B158A0AEA0A45D56B9DD540B6DDD541E96EB84632AB88CC28BAC72A2F1727AC52ADEA52C9F775AE55511B2AAB88C6AF5CEAA0B9755058DEB1554172EAE0B1BD63AA82E5DDC1637AE55505CBAB82C6F5CAEE23388D846A23CD562BB88CE23611A88F3558AABAAFAAEABD9D8CC663318AE57557557576B10515883D58828AC41EAC15AC17AC47AE45EB816B845D708A95C2B5C2F5C8F5C8BD602D608BAC1152B056B05EB11EB117AE05AE1175C28A5720A2B907AB9066AC1D24560E836B05412AC150456088D5838C8AE1C6EAE11915C223570E323A5C82585AC41643EB1046B104EAB063D56;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h0C5AAC447AB86A75C751AE0A82D70541EB16AB58B55AAAC558AAAF5D644EA4FFF6D8FF03FEA8FC7D44BB6CE8A7394A29CE72B4558831574DA6936D32ACD36DB68AA2FAFE13294A4B94A52000002000008000007E000100008000400020001000080000002000100008000400003D000000400001000000E0000020000020000020000008000020000080000020000010000200001000002000080000800007BF2A94A29FE5DFF65DD297128A5257F8FE574A53C600018A5C52E3626C1D482692483DDB6BF45BBEEBC2B679F733BEEFEF667DEEFCF6E4892471DBFF7EFBFFE82B669B7B3BEEFEF767DEEFCF6E4C92471DBF74977F4A7D9A94BF954A52492C63E6;
// synopsys translate_on

// Location: M9K_X73_Y31_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hEC00000000000000000000000000000000000000003C000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000000000000000000080000000000001400000018180000000000000000037A5B1C434300037B3A7B7B7B7B7B3A0004041F00002A885288C151082A214E23095020A814A2305D1183A234A21054420E88D388C151082E88C3A234A2104E0A55056128295C14827051A82B04A0AEA0A45D254625589C14125112928A084290A48922C81211485084290A48922C8121148508482621D0821D0C42A1042A10422621C482;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h1C5C422410898871238B99E216A9DE316A9DE31F57304C42EA9C2631754E131B3AECF22D577996ABBCCFAB982642EA9C2662EA9C266D54EB99E216A9DE316A9DE31EBB3C8B55DE65AAEF33D733C85AA7798B54EF31D555CA99E216A99E216A99E21FD530CC42EA986621754C33133AACF22D567916AB3C8FEA986642EA986642EA98664D54EA99E216A99E216A99E21EAB3C8B559E45AACF23D533C85AA6790B54CF21D55DCA99E216A99E216A99E21FD530CC42EA986621754C33133AACF22D567916AB3C8FEA986642EA986642EA98664D54EA99E216A99E216A99E21EAB3C8B559E45AACF23D533C85AA6790B54CF21D55DCA9DE316A9DE316A9DE21FD538;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hCC62EA9C6631754E33133AAEF32D577996ABBC8FEA9C6662EA9C6662EA9C664D54EA9DE316A9DE316A9DE21EABBCCB55DE65AAEF23D53BCC5AA7798B54EF21D55DCA9DE716A9DE71EB9DE71FD538CCE2EA9C6671F5CE333B3AAEF72D577B9EBBBDCFEA9C66E2EA9C66E3EB9C66ED54EA9DE716A9DE71EB9DE71EABBDCB55DEE7AEEF73D53BDC5AA77B8F5CEF71D55DCA99E616B99E616B99E61FD530CCC2EB98666175CC33333AACF62D767B16BB3D8FEA9866C2EB9866C2EB9866CD54EA99E616B99E616B99E61EAB3D8B5D9EC5AECF63D533D85AE67B0B5CCF61D55DDBDD9ECCF667B33D99D575505F6755D577505F43EEEE5D5C17CDE95DCBBB82F91F9DD5;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h75505F6755D575505F43AEEAD55417F95756AAA0BE8555DAE755541F2ABABBA0F942D7BBAAA0FABBABBA0FA855DD5DD07D55775541F51A76AAABBAAAA0F955D5DD07CA129D555507D5555DD07D42AEAAEE83EAAAAAAA0FA87555573B4AAEE82E74EAAAA8242A5549554A094EAE50482AB94129554A0909E1070833883C41DC41E20EE20F1072A8E97F0A92A15D5D11ABABAAA2142BCF8E2E185C30B86170C2F115C47711DC70AE22B8E15C71704C10F821704C10B8217043F0C7E18FC317862EABABA235757554428579DCB93B550E5554E557052486A8892B54508A514934526A253D44E5A249A224E8A12950427A8E8138A3A02D45408A2A04A28882D47109;
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N30
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~12 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\PRGROM|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (\PRGROM|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~12 .lut_mask = 16'hCEC2;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y33_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hC51C467A88845110D4710A71CAA9F557E8EAAE29A52B9CAAAAA82915D5557541E75555DD079D755554142AAAAAAAA0ABABA82855750555554142F11C46723C8EE4791DC8F2395475FE15550AEAE89ABABAAA2285F7CE5C62E31718B8C5E4AE4EE4EE715C95CE2B9CB84C23E11709845C22E11F8CFC67E32F1975475FE15550AEAE89ABABAAA2285F7745F14E7294E52B41CB5CBB551CAAAB955C1524354452B54511455522A4D1535153D45CB452688A7451295044F51D04E28E816A2A08A2A0945110B51C44E28E267A8888A22351C44E3955D32FAE975F6FDD5C5E9DD5CA773A4AEA504A777282415DCA094AEA50484F0838419C41E20EE20F1077107883BC;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h25C27C27C30BC4BC7178E2FC4BC4FC4FC78BC4BC7178F178E2E185C30B86170C2F115C47711DC70AE22B8E15C71704C10F821704C10B8217043F0C7E18FC317863EEA804AEEAA8074EEA4122E8AA8954A3A9048BA2AA2550AEA4122E8AA8954729D55D54157775050AEEA0AABAA8285E2388CE4791DC8F23B91E4778AE2F8BE31795E72F397E5797E5F9E5E579CBCF2F39718B8C5C62E31792B93B93B9C5725738AE72E1308F845C2611708B847E33F19F8CBC6755501557554075D550515455455545541455155155155505154554554756F17385CE17385CE17B15D8EEC77785762BBC2BBC5CA650F942E53285CA1729D63F5BADD653956D72E5CB9F7FFEED;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h5F5D5EBEBA5294ABBEEBEEB4B9C14AA0AC5628295C148AC7052A82B158A0AEA0A45D56B9DD540B6DDD541E96EB84632AB88CC28BAC72A2F1727AC52ADEA52C9F775AE55511B2AAB88C6AF5CEAA0B9755058DEB1554172EAE0B1BD63AA82E5DDC1637AE55505CBAB82C6F5CAEE23388D846A23CD562BB88CE23611A88F3558AABAAFAAEABD9D8CC663318AE57557557576B10515883D58828AC41EAC15AC17AC47AE45EB816B845D708A95C2B5C2F5C8F5C8BD602D608BAC1152B056B05EB11EB117AE05AE1175C28A5720A2B907AB9066AC1D24560E836B05412AC150456088D5838C8AE1C6EAE11915C223570E323A5C82585AC41643EB1046B104EAB063D56;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h0C5AAC447AB86A75C751AE0A82D70541EB16AB58B55AAAC558AAAF5D644EA4FFF6D8FF03FEA8FC7D44BB6CE8A7394A29CE72B4558831574DA6936D32ACD36DB68AA2FAFE13294A4B94A52000002000008000007E000100008000400020001000080000002000100008000400003D000000400001000000E0000020000020000020000008000020000080000020000010000200001000002000080000800007BF2A94A29FE5DFF65DD297128A5257F8FE574A53C600018A5C52E3626C1D482692483DDB6BF45BBEEBC2B679F733BEEFEF667DEEFCF6E4892471DBFF7EFBFFE82B669B7B3BEEFEF767DEEFCF6E4C92471DBF74977F4A7D9A94BF954A52492C63E6;
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N8
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~13 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout  = (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout  & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a31~portadataout ) # 
// ((!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout  & (((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & 
// \PRGROM|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~13 .lut_mask = 16'hBC8C;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N4
fiftyfivenm_lcell_comb \BUS|BUS_OUT[7]~15 (
// Equation(s):
// \BUS|BUS_OUT[7]~15_combout  = (\CPU|Selector16~0_combout  & (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout )) # (!\CPU|Selector16~0_combout  & (((\BUS|LessThan0~0_combout  & \SYSRAM|altsyncram_component|auto_generated|q_a 
// [7]))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout ),
	.datab(\BUS|LessThan0~0_combout ),
	.datac(\SYSRAM|altsyncram_component|auto_generated|q_a [7]),
	.datad(\CPU|Selector16~0_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[7]~15 .lut_mask = 16'hAAC0;
defparam \BUS|BUS_OUT[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
fiftyfivenm_lcell_comb \CPU|DL[7]~7 (
// Equation(s):
// \CPU|DL[7]~7_combout  = (\BUS|BUS_OUT[3]~9_combout  & (\CPU|Selector32~6_combout )) # (!\BUS|BUS_OUT[3]~9_combout  & ((\BUS|BUS_OUT[7]~15_combout )))

	.dataa(\CPU|Selector32~6_combout ),
	.datab(gnd),
	.datac(\BUS|BUS_OUT[3]~9_combout ),
	.datad(\BUS|BUS_OUT[7]~15_combout ),
	.cin(gnd),
	.combout(\CPU|DL[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[7]~7 .lut_mask = 16'hAFA0;
defparam \CPU|DL[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N13
dffeas \CPU|IR[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[7] .is_wysiwyg = "true";
defparam \CPU|IR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux136~0 (
// Equation(s):
// \CPU|mcode|Mux136~0_combout  = (\CPU|IR [4] & (\CPU|IR [5] & !\CPU|IR [6])) # (!\CPU|IR [4] & (!\CPU|IR [5] & \CPU|IR [6]))

	.dataa(gnd),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux136~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux136~0 .lut_mask = 16'h03C0;
defparam \CPU|mcode|Mux136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux280~0 (
// Equation(s):
// \CPU|mcode|Mux280~0_combout  = (\CPU|mcode|Mux136~0_combout  & (\CPU|IR [1] & \CPU|Equal11~6_combout ))

	.dataa(\CPU|mcode|Mux136~0_combout ),
	.datab(gnd),
	.datac(\CPU|IR [1]),
	.datad(\CPU|Equal11~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux280~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux280~0 .lut_mask = 16'hA000;
defparam \CPU|mcode|Mux280~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~15 (
// Equation(s):
// \CPU|mcode|Mux32~15_combout  = (\CPU|IR [1] & (((!\CPU|IR [6])))) # (!\CPU|IR [1] & (!\CPU|IR [0] & (!\CPU|IR [4] & \CPU|IR [6])))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~15 .lut_mask = 16'h01F0;
defparam \CPU|mcode|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux280~1 (
// Equation(s):
// \CPU|mcode|Mux280~1_combout  = ((!\CPU|mcode|Mux280~0_combout  & ((!\CPU|mcode|Mux32~15_combout ) # (!\CPU|IR [5])))) # (!\CPU|IR [7])

	.dataa(\CPU|IR [7]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|mcode|Mux280~0_combout ),
	.datad(\CPU|mcode|Mux32~15_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux280~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux280~1 .lut_mask = 16'h575F;
defparam \CPU|mcode|Mux280~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~16 (
// Equation(s):
// \CPU|mcode|Mux32~16_combout  = (\CPU|mcode|Mux32~15_combout  & (\CPU|IR [5] & \CPU|IR [7]))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux32~15_combout ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~16 .lut_mask = 16'hC000;
defparam \CPU|mcode|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux136~1 (
// Equation(s):
// \CPU|mcode|Mux136~1_combout  = (\CPU|mcode|Mux136~0_combout  & (\CPU|Equal11~6_combout  & (\CPU|IR [1] & \CPU|IR [7])))

	.dataa(\CPU|mcode|Mux136~0_combout ),
	.datab(\CPU|Equal11~6_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux136~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux136~1 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux136~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux280~2 (
// Equation(s):
// \CPU|mcode|Mux280~2_combout  = (\CPU|mcode|Mux32~5_combout  & ((\CPU|IR [0] & ((\CPU|mcode|Mux127~8_combout ))) # (!\CPU|IR [0] & (\CPU|mcode|Mux136~1_combout ))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Mux32~5_combout ),
	.datac(\CPU|mcode|Mux136~1_combout ),
	.datad(\CPU|mcode|Mux127~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux280~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux280~2 .lut_mask = 16'hC840;
defparam \CPU|mcode|Mux280~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux280~3 (
// Equation(s):
// \CPU|mcode|Mux280~3_combout  = (\CPU|Equal11~5_combout  & (\CPU|IR [1] & (!\CPU|IR [4] & !\CPU|IR [3])))

	.dataa(\CPU|Equal11~5_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux280~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux280~3 .lut_mask = 16'h0008;
defparam \CPU|mcode|Mux280~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux280~4 (
// Equation(s):
// \CPU|mcode|Mux280~4_combout  = (\CPU|Equal0~1_combout  & (\CPU|mcode|Equal10~0_combout  & \CPU|mcode|Mux280~3_combout ))

	.dataa(gnd),
	.datab(\CPU|Equal0~1_combout ),
	.datac(\CPU|mcode|Equal10~0_combout ),
	.datad(\CPU|mcode|Mux280~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux280~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux280~4 .lut_mask = 16'hC000;
defparam \CPU|mcode|Mux280~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux280~5 (
// Equation(s):
// \CPU|mcode|Mux280~5_combout  = (\CPU|IR [1] & ((\CPU|mcode|Mux280~4_combout ) # ((!\CPU|IR [4] & \CPU|mcode|Mux280~2_combout ))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux280~2_combout ),
	.datad(\CPU|mcode|Mux280~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux280~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux280~5 .lut_mask = 16'hAA20;
defparam \CPU|mcode|Mux280~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux280~6 (
// Equation(s):
// \CPU|mcode|Mux280~6_combout  = (\CPU|mcode|Mux280~5_combout ) # ((\CPU|IR [4] & (!\CPU|mcode|Mux280~1_combout )) # (!\CPU|IR [4] & ((\CPU|mcode|Mux32~16_combout ))))

	.dataa(\CPU|mcode|Mux280~1_combout ),
	.datab(\CPU|mcode|Mux32~16_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux280~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux280~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux280~6 .lut_mask = 16'hFF5C;
defparam \CPU|mcode|Mux280~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N2
fiftyfivenm_lcell_comb \CPU|X[0]~0 (
// Equation(s):
// \CPU|X[0]~0_combout  = (\CPU|IR[1]~0_combout  & (\CPU|Res_n_i~q  & \CPU|mcode|Mux280~6_combout ))

	.dataa(gnd),
	.datab(\CPU|IR[1]~0_combout ),
	.datac(\CPU|Res_n_i~q ),
	.datad(\CPU|mcode|Mux280~6_combout ),
	.cin(gnd),
	.combout(\CPU|X[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|X[0]~0 .lut_mask = 16'hC000;
defparam \CPU|X[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N27
dffeas \CPU|X[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|alu|Q[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[3] .is_wysiwyg = "true";
defparam \CPU|X[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N4
fiftyfivenm_lcell_comb \CPU|Selector36~2 (
// Equation(s):
// \CPU|Selector36~2_combout  = (\CPU|P [3] & ((\CPU|Write_Data_r.Write_Data_P~q ) # ((\CPU|Write_Data_r.Write_Data_ABC~q  & \CPU|ABC [3])))) # (!\CPU|P [3] & (\CPU|Write_Data_r.Write_Data_ABC~q  & ((\CPU|ABC [3]))))

	.dataa(\CPU|P [3]),
	.datab(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datac(\CPU|Write_Data_r.Write_Data_P~q ),
	.datad(\CPU|ABC [3]),
	.cin(gnd),
	.combout(\CPU|Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
fiftyfivenm_lcell_comb \CPU|Selector36~1 (
// Equation(s):
// \CPU|Selector36~1_combout  = (\CPU|PC [3] & ((\CPU|Write_Data_r.Write_Data_PCL~q ) # ((\CPU|PC [11] & \CPU|Write_Data_r.Write_Data_PCH~q )))) # (!\CPU|PC [3] & (\CPU|PC [11] & ((\CPU|Write_Data_r.Write_Data_PCH~q ))))

	.dataa(\CPU|PC [3]),
	.datab(\CPU|PC [11]),
	.datac(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.datad(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.cin(gnd),
	.combout(\CPU|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
fiftyfivenm_lcell_comb \CPU|Selector36~3 (
// Equation(s):
// \CPU|Selector36~3_combout  = (\CPU|Selector36~2_combout ) # ((\CPU|Selector36~1_combout ) # ((!\CPU|Write_Data_r.Write_Data_DL~q  & \CPU|DL [3])))

	.dataa(\CPU|Write_Data_r.Write_Data_DL~q ),
	.datab(\CPU|DL [3]),
	.datac(\CPU|Selector36~2_combout ),
	.datad(\CPU|Selector36~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector36~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~3 .lut_mask = 16'hFFF4;
defparam \CPU|Selector36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N23
dffeas \CPU|BusB_r[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[3]~13_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BusB_r[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[3] .is_wysiwyg = "true";
defparam \CPU|BusB_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N12
fiftyfivenm_lcell_comb \CPU|Selector36~4 (
// Equation(s):
// \CPU|Selector36~4_combout  = (\CPU|BusB_r [3] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|Write_Data_r.Write_Data_AXB~q  & \CPU|ABC [3]))))

	.dataa(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datab(\CPU|BusB_r [3]),
	.datac(\CPU|ABC [3]),
	.datad(\CPU|Write_Data_r.Write_Data_XB~q ),
	.cin(gnd),
	.combout(\CPU|Selector36~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~4 .lut_mask = 16'hCC80;
defparam \CPU|Selector36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N6
fiftyfivenm_lcell_comb \CPU|Selector36~5 (
// Equation(s):
// \CPU|Selector36~5_combout  = (\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|Selector36~4_combout ) # ((\CPU|Write_Data_r.Write_Data_AX~q  & \CPU|ABC [3])))

	.dataa(\CPU|Write_Data_r.Write_Data_X~q ),
	.datab(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datac(\CPU|ABC [3]),
	.datad(\CPU|Selector36~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector36~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~5 .lut_mask = 16'hFFEA;
defparam \CPU|Selector36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
fiftyfivenm_lcell_comb \CPU|Selector36~0 (
// Equation(s):
// \CPU|Selector36~0_combout  = (\CPU|Y [3] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|BusB_r [3] & \CPU|Write_Data_r.Write_Data_YB~q ))))

	.dataa(\CPU|BusB_r [3]),
	.datab(\CPU|Write_Data_r.Write_Data_YB~q ),
	.datac(\CPU|Y [3]),
	.datad(\CPU|Write_Data_r.Write_Data_Y~q ),
	.cin(gnd),
	.combout(\CPU|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~0 .lut_mask = 16'hF080;
defparam \CPU|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
fiftyfivenm_lcell_comb \CPU|Selector36~6 (
// Equation(s):
// \CPU|Selector36~6_combout  = (\CPU|Selector36~3_combout ) # ((\CPU|Selector36~0_combout ) # ((\CPU|X [3] & \CPU|Selector36~5_combout )))

	.dataa(\CPU|X [3]),
	.datab(\CPU|Selector36~3_combout ),
	.datac(\CPU|Selector36~5_combout ),
	.datad(\CPU|Selector36~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector36~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~6 .lut_mask = 16'hFFEC;
defparam \CPU|Selector36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y24_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hCC0C8E7E0014C002F0322270F189A441E0620751B0289C243500042644E1AA023A6444A280C991128A009322022615189985441310A8CCC42A20700C03701C04C0300DC0701204300F06018241741390984500C0B384BC24E1A7897849C37E33E33C267C67C6DF8D3C6E24E12F0DC6BE34F12E01702B814C02B8C300B060086435411B1904D0044B3360E14E7294E52B49CF048B0404F860970C2824B04282F0428940110004C00300024004B0026000700029000CBC0C8CA60641F8190981909CC000BC048CE606467E00098003C0C84E1C118F8D0CC30428CC0EAAC990CA7118DA66CA9ED13654E3445953DE22CA9C1F1B78DBDCDBE6DCC6DE36F736F9B73C;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h6FE6DC6DE71BCDB8F3F1E6F8DFCDBCDB8F1BCDBCF3F9F371C7E38DC79BCE3F1C6E3BFCEDF3B78E5BE76F9EBFCF379EE71B8E3F1EE79FCF379C7C30F869F0D36187C22135A24134361A20CA6020844311A083298080310C11A22CA622004C340368CA4CE2AB9338AA9263155D98C5542E55956EABAA995655BAAEAA795F5394F527A9CB5E5A7CAFA9EA72C9EA7AD7D74E52F293969EA5E5272DFACFACF299F59F5B7EB4F5BA9394BCB75AFAD3D4B885C4AE25310B8C42993209A2624C22A0304222124308A80C01888124462A11002624039421F085C317887C21709FC4BE25E125F12F8D3F8C5E3710B843E1B8C7E31789003C0A050083946F3266C99B0E786F;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h38B8326760739CE3208988B054CAAE35564A9955C6AAC9732AB8D5592A255E25564E165C8A600DFC8A6014DFE5C0A3814C044C2F873DF21EBF485372423B97D97358501A809A014D04B0F0E41301CA01AA9861C0260394075530C3904C076806AA618700980EC00D54C30A43501D504EA205586CA90D4075413A881561B2A211817C0609D398CC777318170298218A1265C0832E0572A0419702B9F028F008F008F0023C023C0AC681010A050A012A012A004B804B815970202540E54065406140585018502F0A04A438126140BE1409F870E9CC2875FE5C3AD3970EB4CA812F2A0D79950EBF9702D32E04BCA875A1E0A057C18502F61E1C0B6140BE07F60C07;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hEC181FF43A0C64326321930900C88480E4C60306301818330260630C7B2733FFFFFFFBFFEAABFFFD569F0070A739CA294E5293005000400924482DA084426DA24007008493314A4A14A7A55A202088008046A07E00610030809840CC201610030E04C00C2046102B080D840C8C3D133440411001008D40E0630C20612C20630C2070BB08030C2004B081C2EC2025061020C201B61004EC20130814308191878D2314A396A50D426C0215128A525404A6734A52D806004A527392784FCE0B292492C145C1E4102A9408FA59785190980248040D820E1124DB8240445F12FE548FA5978519098224A040D820E1124DB804044490CCCA509E14E6960842492C63B1;
// synopsys translate_on

// Location: M9K_X73_Y20_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h040000000000000000000000001101110100000000A57CA0101840407E5424242444041C7F18847C04447F544444444404C0FE7F18414930081860407F49194909410C0C411C417F08414949414149094DD13614636C6C49497949491649597F49186018603E1C3E63074D0C6B14006F001FFF00000000000000001B53537F5B537F0B0B631002330863630004040400000214709460CA8C0D41D341804230251C25180C28C1953C35183A83134075C062400C021441953C35180614712A301851C4A8C030A5895180214E21464C0103030C0C285010A3808528000000000000000040000000000000040000040008000F00C9900C9E01912019120007004990;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h0C9E00048001C03221C199EF1609DEF1E09DEF1603333DE2C09D9EF1E04ECF7A2864FB0C137D8E09BEC34199DE62C09DDE63C09DDE684CA199E71609DE71E09DE716193CC304DE63826F30C333CC5827798F04EF316440C199EE16099EF1E099EF168333BDC2C099DEF1E04CEF7A2864FA0C127D8E093EC301999E42C0999E63C0999E684CA199E616099E71E099E716193C83049E63824F30C333C85826798F04CF316448C19DEF1609DEE1E19DEE16033B3DE2C09D9EE1E0CECF722866FB0C137D0E19BE83019DDE62C09DDE43C19DDE484CA19DE71609DE61E19DE61619BCC304DE43866F20C33BCC5827790F0CEF216440C199EF16099EF1E199EF160333;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h3DE2C099DEF1E0CCEF7A2864FB0C127D8E193EC34199DE62C099DE63C199DE684CA199E716099E71E199E716193CC3049E63864F30C333CC5826798F0CCF316448C19DEE16099EE1E199EE1E833BBDC2C099DEE1E0CCEF723866FA0C127D0E193E87019D9E42C0999E43C1999E484CE19DE616099E61E199E61E19BC83049E43864F21C33BC85826790F0CCF21E448C09DEE16199EE16199EE1E013B3DC2C1999EE160CCCF723826FA0C327D06193E87009D9E42C199DE42C199DE484CE09DE616199E616199E61E09BC830C9E41864F21C13BC85866790B0CCF21E440D3F99ECCF777F33D80C428902F3604C62A902FA3566242A40BCE914C5944817B8C3CC4;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h2A902F3684C628902FA31662CA240BCD831611605F4C04DA21009A0F6E0804D07960D28904D07CF0804D078C24440AE83C701009A0F1807288898804D07B70402683CB0694C02683E70C02683C6122605741E381804D078C301111394625140725A625140492D3094CC951CA264A8C28892A39C4495181E127093B893C499849C24EE24F1265186127831230C82E81B91984501603CF0C7E18DC39BC63F0C6E1BFC6DF1B7865BE36F8EBFC7378EE31B863F0EE39FC7378C7C10F829F05360876090D503361209A024479CC092B040A7C30A5C30A249608512F0428CA4009300260042400A580498004E00129000E5E06472981913F0322981914E60012F01239;
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N20
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~4 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\PRGROM|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (\PRGROM|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~4 .lut_mask = 16'hCEC2;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y19_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h040000000000000000000000001101110100000000A57CA0101840407E5424242444041C7F18847C04447F544444444404C0FE7F18414930081860407F49194909410C0C411C417F08414949414149094DD13614636C6C49497949491649597F49186018603E1C3E63074D0C6B14006F001FFF00000000000000001B53537F5B537F0B0B631002330863630004040400000214709460CA8C0D41D341804230251C25180C28C1953C35183A83134075C062400C021441953C35180614712A301851C4A8C030A5895180214E21464C0103030C0C285010A3808528000000000000000040000000000000040000040008000F00C9900C9E01912019120007004990;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h0C9E00048001C03221C199EF1609DEF1E09DEF1603333DE2C09D9EF1E04ECF7A2864FB0C137D8E09BEC34199DE62C09DDE63C09DDE684CA199E71609DE71E09DE716193CC304DE63826F30C333CC5827798F04EF316440C199EE16099EF1E099EF168333BDC2C099DEF1E04CEF7A2864FA0C127D8E093EC301999E42C0999E63C0999E684CA199E616099E71E099E716193C83049E63824F30C333C85826798F04CF316448C19DEF1609DEE1E19DEE16033B3DE2C09D9EE1E0CECF722866FB0C137D0E19BE83019DDE62C09DDE43C19DDE484CA19DE71609DE61E19DE61619BCC304DE43866F20C33BCC5827790F0CEF216440C199EF16099EF1E199EF160333;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h3DE2C099DEF1E0CCEF7A2864FB0C127D8E193EC34199DE62C099DE63C199DE684CA199E716099E71E199E716193CC3049E63864F30C333CC5826798F0CCF316448C19DEE16099EE1E199EE1E833BBDC2C099DEE1E0CCEF723866FA0C127D0E193E87019D9E42C0999E43C1999E484CE19DE616099E61E199E61E19BC83049E43864F21C33BC85826790F0CCF21E448C09DEE16199EE16199EE1E013B3DC2C1999EE160CCCF723826FA0C327D06193E87009D9E42C199DE42C199DE484CE09DE616199E616199E61E09BC830C9E41864F21C13BC85866790B0CCF21E440D3F99ECCF777F33D80C428902F3604C62A902FA3566242A40BCE914C5944817B8C3CC4;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h2A902F3684C628902FA31662CA240BCD831611605F4C04DA21009A0F6E0804D07960D28904D07CF0804D078C24440AE83C701009A0F1807288898804D07B70402683CB0694C02683E70C02683C6122605741E381804D078C301111394625140725A625140492D3094CC951CA264A8C28892A39C4495181E127093B893C499849C24EE24F1265186127831230C82E81B91984501603CF0C7E18DC39BC63F0C6E1BFC6DF1B7865BE36F8EBFC7378EE31B863F0EE39FC7378C7C10F829F05360876090D503361209A024479CC092B040A7C30A5C30A249608512F0428CA4009300260042400A580498004E00129000E5E06472981913F0322981914E60012F01239;
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hCC0C8E7E0014C002F0322270F189A441E0620751B0289C243500042644E1AA023A6444A280C991128A009322022615189985441310A8CCC42A20700C03701C04C0300DC0701204300F06018241741390984500C0B384BC24E1A7897849C37E33E33C267C67C6DF8D3C6E24E12F0DC6BE34F12E01702B814C02B8C300B060086435411B1904D0044B3360E14E7294E52B49CF048B0404F860970C2824B04282F0428940110004C00300024004B0026000700029000CBC0C8CA60641F8190981909CC000BC048CE606467E00098003C0C84E1C118F8D0CC30428CC0EAAC990CA7118DA66CA9ED13654E3445953DE22CA9C1F1B78DBDCDBE6DCC6DE36F736F9B73C;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h6FE6DC6DE71BCDB8F3F1E6F8DFCDBCDB8F1BCDBCF3F9F371C7E38DC79BCE3F1C6E3BFCEDF3B78E5BE76F9EBFCF379EE71B8E3F1EE79FCF379C7C30F869F0D36187C22135A24134361A20CA6020844311A083298080310C11A22CA622004C340368CA4CE2AB9338AA9263155D98C5542E55956EABAA995655BAAEAA795F5394F527A9CB5E5A7CAFA9EA72C9EA7AD7D74E52F293969EA5E5272DFACFACF299F59F5B7EB4F5BA9394BCB75AFAD3D4B885C4AE25310B8C42993209A2624C22A0304222124308A80C01888124462A11002624039421F085C317887C21709FC4BE25E125F12F8D3F8C5E3710B843E1B8C7E31789003C0A050083946F3266C99B0E786F;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h38B8326760739CE3208988B054CAAE35564A9955C6AAC9732AB8D5592A255E25564E165C8A600DFC8A6014DFE5C0A3814C044C2F873DF21EBF485372423B97D97358501A809A014D04B0F0E41301CA01AA9861C0260394075530C3904C076806AA618700980EC00D54C30A43501D504EA205586CA90D4075413A881561B2A211817C0609D398CC777318170298218A1265C0832E0572A0419702B9F028F008F008F0023C023C0AC681010A050A012A012A004B804B815970202540E54065406140585018502F0A04A438126140BE1409F870E9CC2875FE5C3AD3970EB4CA812F2A0D79950EBF9702D32E04BCA875A1E0A057C18502F61E1C0B6140BE07F60C07;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hEC181FF43A0C64326321930900C88480E4C60306301818330260630C7B2733FFFFFFFBFFEAABFFFD569F0070A739CA294E5293005000400924482DA084426DA24007008493314A4A14A7A55A202088008046A07E00610030809840CC201610030E04C00C2046102B080D840C8C3D133440411001008D40E0630C20612C20630C2070BB08030C2004B081C2EC2025061020C201B61004EC20130814308191878D2314A396A50D426C0215128A525404A6734A52D806004A527392784FCE0B292492C145C1E4102A9408FA59785190980248040D820E1124DB8240445F12FE548FA5978519098224A040D820E1124DB804044490CCCA509E14E6960842492C63B1;
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N30
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~5 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~5_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & ((\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout  & 
// (\PRGROM|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout  & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout ))

	.dataa(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~5 .lut_mask = 16'hE6C4;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N28
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~11 (
// Equation(s):
// \BUS|BUS_OUT[3]~11_combout  = (\CPU|Selector16~0_combout  & (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~5_combout )) # (!\CPU|Selector16~0_combout  & (((\SYSRAM|altsyncram_component|auto_generated|q_a [3] & \BUS|LessThan0~0_combout 
// ))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~5_combout ),
	.datab(\CPU|Selector16~0_combout ),
	.datac(\SYSRAM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\BUS|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~11 .lut_mask = 16'hB888;
defparam \BUS|BUS_OUT[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
fiftyfivenm_lcell_comb \CPU|DL[3]~3 (
// Equation(s):
// \CPU|DL[3]~3_combout  = (\BUS|BUS_OUT[3]~9_combout  & (\CPU|Selector36~6_combout )) # (!\BUS|BUS_OUT[3]~9_combout  & ((\BUS|BUS_OUT[3]~11_combout )))

	.dataa(\BUS|BUS_OUT[3]~9_combout ),
	.datab(gnd),
	.datac(\CPU|Selector36~6_combout ),
	.datad(\BUS|BUS_OUT[3]~11_combout ),
	.cin(gnd),
	.combout(\CPU|DL[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[3]~3 .lut_mask = 16'hF5A0;
defparam \CPU|DL[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N1
dffeas \CPU|IR[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[3] .is_wysiwyg = "true";
defparam \CPU|IR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~2 (
// Equation(s):
// \CPU|mcode|Mux108~2_combout  = (\CPU|MCycle [2] & (\CPU|IR [3] & (!\CPU|MCycle [1] & \CPU|MCycle [0]))) # (!\CPU|MCycle [2] & (!\CPU|IR [3] & (\CPU|MCycle [1] & !\CPU|MCycle [0])))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~2 .lut_mask = 16'h0810;
defparam \CPU|mcode|Mux108~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux289~2 (
// Equation(s):
// \CPU|mcode|Mux289~2_combout  = (\CPU|mcode|Mux244~0_combout  & ((\CPU|IR [4] & ((\CPU|mcode|Mux108~1_combout ))) # (!\CPU|IR [4] & (\CPU|mcode|Mux108~2_combout ))))

	.dataa(\CPU|mcode|Mux108~2_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux108~1_combout ),
	.datad(\CPU|mcode|Mux244~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux289~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux289~2 .lut_mask = 16'hE200;
defparam \CPU|mcode|Mux289~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux289~7 (
// Equation(s):
// \CPU|mcode|Mux289~7_combout  = (\CPU|IR [0] & (((\CPU|mcode|Mux289~6_combout )))) # (!\CPU|IR [0] & (\CPU|mcode|Mux289~2_combout  & ((\CPU|IR [1]))))

	.dataa(\CPU|mcode|Mux289~2_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux289~6_combout ),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux289~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux289~7 .lut_mask = 16'hE2C0;
defparam \CPU|mcode|Mux289~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N25
dffeas \CPU|DL[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[0]~feeder_combout ),
	.asdata(\CPU|alu|Q[0]~13_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~7_combout ),
	.ena(\CPU|DL[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[0] .is_wysiwyg = "true";
defparam \CPU|DL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N20
fiftyfivenm_lcell_comb \CPU|PC[0]~0 (
// Equation(s):
// \CPU|PC[0]~0_combout  = (\CPU|mcode|Mux266~10_combout  & ((\CPU|PCAdder[0]~0_combout ))) # (!\CPU|mcode|Mux266~10_combout  & (\CPU|DL [0]))

	.dataa(\CPU|DL [0]),
	.datab(\CPU|PCAdder[0]~0_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux266~10_combout ),
	.cin(gnd),
	.combout(\CPU|PC[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[0]~0 .lut_mask = 16'hCCAA;
defparam \CPU|PC[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N21
dffeas \CPU|PC[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[0]~0_combout ),
	.asdata(\CPU|Add0~0_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[0] .is_wysiwyg = "true";
defparam \CPU|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N24
fiftyfivenm_lcell_comb \CPU|PCAdder[0]~0 (
// Equation(s):
// \CPU|PCAdder[0]~0_combout  = (\CPU|mcode|Mux291~0_combout  & ((\CPU|Add5~0_combout ))) # (!\CPU|mcode|Mux291~0_combout  & (\CPU|PC [0]))

	.dataa(gnd),
	.datab(\CPU|PC [0]),
	.datac(\CPU|mcode|Mux291~0_combout ),
	.datad(\CPU|Add5~0_combout ),
	.cin(gnd),
	.combout(\CPU|PCAdder[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[0]~0 .lut_mask = 16'hFC0C;
defparam \CPU|PCAdder[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N8
fiftyfivenm_lcell_comb \CPU|Selector31~0 (
// Equation(s):
// \CPU|Selector31~0_combout  = (\CPU|Selector30~1_combout  & (((\CPU|Selector30~0_combout )))) # (!\CPU|Selector30~1_combout  & ((\CPU|Selector30~0_combout  & ((\CPU|BAL [0]))) # (!\CPU|Selector30~0_combout  & (\CPU|S [0]))))

	.dataa(\CPU|S [0]),
	.datab(\CPU|BAL [0]),
	.datac(\CPU|Selector30~1_combout ),
	.datad(\CPU|Selector30~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~0 .lut_mask = 16'hFC0A;
defparam \CPU|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N2
fiftyfivenm_lcell_comb \CPU|Selector31~1 (
// Equation(s):
// \CPU|Selector31~1_combout  = (\CPU|Selector31~0_combout  & ((\CPU|PCAdder[0]~0_combout ) # ((!\CPU|Selector30~1_combout )))) # (!\CPU|Selector31~0_combout  & (((\CPU|Selector30~1_combout  & \CPU|AD [0]))))

	.dataa(\CPU|PCAdder[0]~0_combout ),
	.datab(\CPU|Selector31~0_combout ),
	.datac(\CPU|Selector30~1_combout ),
	.datad(\CPU|AD [0]),
	.cin(gnd),
	.combout(\CPU|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~1 .lut_mask = 16'hBC8C;
defparam \CPU|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hE80000000000000000000000000000000000000000424418447C343400287C18F8387C7C007F40007F38003838383F3800C0080003006366637D1D3D03267F1C7F1C7F7F7D7F20007F1C41417F1C7F7C7F0341140800002636033E2F103666003E40000800082A0000003263247F04000018180000000000000000037B531C4363000B7B7B7B7B7B7B7B7B0004040400008E0B8A8305C170B83E3F5C0541C2E0E2A0C114170B82E2E0E170783F5F8FD707EBF08E0B8B82E2E0E12A89854480AA26151209544A2A2412E890A8904A951897225D1229541C4AA8512248920C83241941A54312248920C83241941A5431223895C3095C312B8412B84120B895C309;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h5C3120B8482C2570C122A9EE222ADEF223ADEF2205512DC442AC96F221D64B7A40B4FE445B7FA23DBFD102A897C442AC97E443AC97EA2902A9EE222ADEF223ADEF222D3F9116DFE88F6FF44553F888AB7F911D6FF22280A2ADEF222A9EE223A9EE228559ADE442A8D6E221D46B7240B6FF445A7F223D3F9142ACD7E442A8D7C443A8D7CA2902ADEF222A9EE223A9EE222DBFD1169FC88F4FE4455BFC88AA7F111D4FE22288A3ADEB223ADEB223ADEB228759AD6443ACD6B221D66B5A40F6FB447B7DA23DBED143ACD76443ACD76443ACD76A2903ADEB223ADEB223ADEB223DBED11EDF688F6FB4475BEC88EB7D911D6FB22288A3A9EA223A9EA223A9EB228751;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hAD4443A8D6A221D46B5A40F4FA447A7D223D3ED143A8D74443A8D74443A8D76A2903A9EA223A9EA223A9EB223D3E911E9F488F4FB44753E888EA7D111D4FB22280A2ADEF222ADEF2A3A9EE2A05592DE442AC96F2A1D44B7250B6FF445B7FAA3D3F9502AC97E442AC97E543A897CA2942ADEF222ADEF2A3A9EE2A2DBFD116DFEA8F4FE5455BFC88AB7F951D4FE2A280A2ADEF223ADEF223A9EE2A05592DE443AC96F221D44B7250B6FF447B7FA23D3F9502AC97E443AC97E443A897CA2942ADEF223ADEF223A9EE2A2DBFD11EDFE88F4FE5455BFC88EB7F911D4FE2A280B3F9DEEEFF77BB3F841E75711F8A201657711F84540A95D447D0120152BB88FA11281E;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h77711F8AA01657711F84540E1DDC47E2A050AEA23F00A2005075511F4102AA88FA000003AA88FC103AA88F80A20155447E00057711F80001444503AA88FA081D5447D024209D5447E089D5447E05104AAA23F0013BB88FC028888800A4EEA8802904EEA88014824809C089004E04480128112089408900A0030013811C08DC00E004C046022512A0002E004095D4510412AB8A0040010C571C8E395C7230C571ABC68E1A38651C3570CA3862B8EE391C72B8CC315862B0C470CAE191C323845112BA8A208255714008000A280114482470804744248A2A093115408441093042602404048082498824A28111044C022E06008B8111170208B810420291117030;
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h045C04220288405011700400802AA805C040EA880240020CEEA8802A81E777440AA01DD5100A807754401500A00E08A003822800504508141140500C02709C26E038098260920150005C0200AEA290402AB8A008008CAE7473AB9D18CAE75E71C71C6638EB8CC7195CEE7473AB998CAC6563238D5C68E3471280150005C0200AEA290402AB8A0080027160800108000208851401145048E2011D112451505311541080008224C113014040501052620A5141110458045C18022E0888B8208B82084054445C18022E0422029080A045C08010008EAD0542140089D5100008900092D04E8458827422C209508B144A8458151258929C9AE4D6E49724A626B1350C;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h6AC68C68C711CD5CF239E51CD5CD18D18D118D58E231A2B1C573C8E795CF231C573ABCE8E3A38E51C7571CA38E2B9EE791CF2B9CC7158E2B1C472CAE591CB2394400AA2100AAAA20140E91440AAB8A01403A45102AAE280140E91440AAB8A002541E01E11C807847100B08E502C2382A55954EBBAEDD575532ECBA19D6719C6723BAEF477A8EEBB8CE3348CEB3919A5672BBD1DEAEF4672BBD7BC73C7398E7AE731CE577BBD1DEAEE672B3959C8EB575A3AD1D488954882555520289E4622555C60282791889557180289E4622555C6002AC60B9C0E70B9C0C60B98BCC1C60E320E3171907182E77381CE1733182C60B19C6171B8DC480004A50A1428802180A;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h787872E6E021084100010022555110A8804BAA26151209754442A2012AE890A8904AA45D55C534D955C52169A550703BAA0E0576977BF0ADDE09574A14B7BB414291755741002BAA081092AAAA220555110025D554440AAA22004AAAA88815544400975551102AA888012AEAE833A0C106A838243BABA08E82041AA0E090AEEFBB9BBB51739CEEF73B39055575575570A1C4410E2210E22085110851385118505870521C1E1D0543A0F10A270A230A0B0A0A4383C3A0A8741E2144E1446141614148707874150EA1C4288821444214458875C1843AE1C61D70C2855C304282F10AB830875C288705210A0A042AE04130A233008711D0161C4521445A0B42041E;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h84283D602E1C2010E10085482042A410A1D20D0ED04808710E203F1D6D2AF2F24902F3CBD542F17A8A26C85612842184A1086700C818036D269249B004DA6DA6801DAB5EC98000018802BDF9F83EE7C0FBF3D87FF701FB80FDC07EE03F701FB80B9F9EE03F701FB80FDC07EEE03D77F3F07DCF81F7E7B0FF5FE03F5FE03F5FE03F4FF00FDFE03F7F80FCBFC03F7FF01FBE03F7F01FBFE03F780FDF80FDDC07FE00001003E0DFF61D80030040000FD41C06000015F801442A21518033DD01059248A897C9F40FFAEA886C208571346DCE2C69C4DEE2F7A493D892A22BFEFEE886C208571346DEE2E69C4DEE2F5A493D892A2002AAA12D8C001B800000000420BF;
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h045C04220288405011700400802AA805C040EA880240020CEEA8802A81E777440AA01DD5100A807754401500A00E08A003822800504508141140500C02709C26E038098260920150005C0200AEA290402AB8A008008CAE7473AB9D18CAE75E71C71C6638EB8CC7195CEE7473AB998CAC6563238D5C68E3471280150005C0200AEA290402AB8A0080027160800108000208851401145048E2011D112451505311541080008224C113014040501052620A5141110458045C18022E0888B8208B82084054445C18022E0422029080A045C08010008EAD0542140089D5100008900092D04E8458827422C209508B144A8458151258929C9AE4D6E49724A626B1350C;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h6AC68C68C711CD5CF239E51CD5CD18D18D118D58E231A2B1C573C8E795CF231C573ABCE8E3A38E51C7571CA38E2B9EE791CF2B9CC7158E2B1C472CAE591CB2394400AA2100AAAA20140E91440AAB8A01403A45102AAE280140E91440AAB8A002541E01E11C807847100B08E502C2382A55954EBBAEDD575532ECBA19D6719C6723BAEF477A8EEBB8CE3348CEB3919A5672BBD1DEAEF4672BBD7BC73C7398E7AE731CE577BBD1DEAEE672B3959C8EB575A3AD1D488954882555520289E4622555C60282791889557180289E4622555C6002AC60B9C0E70B9C0C60B98BCC1C60E320E3171907182E77381CE1733182C60B19C6171B8DC480004A50A1428802180A;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h787872E6E021084100010022555110A8804BAA26151209754442A2012AE890A8904AA45D55C534D955C52169A550703BAA0E0576977BF0ADDE09574A14B7BB414291755741002BAA081092AAAA220555110025D554440AAA22004AAAA88815544400975551102AA888012AEAE833A0C106A838243BABA08E82041AA0E090AEEFBB9BBB51739CEEF73B39055575575570A1C4410E2210E22085110851385118505870521C1E1D0543A0F10A270A230A0B0A0A4383C3A0A8741E2144E1446141614148707874150EA1C4288821444214458875C1843AE1C61D70C2855C304282F10AB830875C288705210A0A042AE04130A233008711D0161C4521445A0B42041E;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h84283D602E1C2010E10085482042A410A1D20D0ED04808710E203F1D6D2AF2F24902F3CBD542F17A8A26C85612842184A1086700C818036D269249B004DA6DA6801DAB5EC98000018802BDF9F83EE7C0FBF3D87FF701FB80FDC07EE03F701FB80B9F9EE03F701FB80FDC07EEE03D77F3F07DCF81F7E7B0FF5FE03F5FE03F5FE03F4FF00FDFE03F7F80FCBFC03F7FF01FBE03F7F01FBFE03F780FDF80FDDC07FE00001003E0DFF61D80030040000FD41C06000015F801442A21518033DD01059248A897C9F40FFAEA886C208571346DCE2C69C4DEE2F7A493D892A22BFEFEE886C208571346DEE2E69C4DEE2F5A493D892A2002AAA12D8C001B800000000420BF;
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N12
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~10 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (\PRGROM|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~10 .lut_mask = 16'hFC0A;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'hA80000000000000000000000000000000000000000424418447C343400287C18F8387C7C007F40007F38003838383F3800C0080003006366637D1D3D03267F1C7F1C7F7F7D7F20007F1C41417F1C7F7C7F0341140800002636033E2F103666003E40000800082A0000003263247F04000018180000000000000000037B531C4363000B7B7B7B7B7B7B7B7B0004040400008E0B8A8305C170B83E3F5C0541C2E0E2A0C114170B82E2E0E170783F5F8FD707EBF08E0B8B82E2E0E12A89854480AA26151209544A2A2412E890A8904A951897225D1229541C4AA8512248920C83241941A54312248920C83241941A5431223895C3095C312B8412B84120B895C309;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h5C3120B8482C2570C122A9EE222ADEF223ADEF2205512DC442AC96F221D64B7A40B4FE445B7FA23DBFD102A897C442AC97E443AC97EA2902A9EE222ADEF223ADEF222D3F9116DFE88F6FF44553F888AB7F911D6FF22280A2ADEF222A9EE223A9EE228559ADE442A8D6E221D46B7240B6FF445A7F223D3F9142ACD7E442A8D7C443A8D7CA2902ADEF222A9EE223A9EE222DBFD1169FC88F4FE4455BFC88AA7F111D4FE22288A3ADEB223ADEB223ADEB228759AD6443ACD6B221D66B5A40F6FB447B7DA23DBED143ACD76443ACD76443ACD76A2903ADEB223ADEB223ADEB223DBED11EDF688F6FB4475BEC88EB7D911D6FB22288A3A9EA223A9EA223A9EB228751;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'hAD4443A8D6A221D46B5A40F4FA447A7D223D3ED143A8D74443A8D74443A8D76A2903A9EA223A9EA223A9EB223D3E911E9F488F4FB44753E888EA7D111D4FB22280A2ADEF222ADEF2A3A9EE2A05592DE442AC96F2A1D44B7250B6FF445B7FAA3D3F9502AC97E442AC97E543A897CA2942ADEF222ADEF2A3A9EE2A2DBFD116DFEA8F4FE5455BFC88AB7F951D4FE2A280A2ADEF223ADEF223A9EE2A05592DE443AC96F221D44B7250B6FF447B7FA23D3F9502AC97E443AC97E443A897CA2942ADEF223ADEF223A9EE2A2DBFD11EDFE88F4FE5455BFC88EB7F911D4FE2A280B3F9DEEEFF77BB3F841E75711F8A201657711F84540A95D447D0120152BB88FA11281E;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h77711F8AA01657711F84540E1DDC47E2A050AEA23F00A2005075511F4102AA88FA000003AA88FC103AA88F80A20155447E00057711F80001444503AA88FA081D5447D024209D5447E089D5447E05104AAA23F0013BB88FC028888800A4EEA8802904EEA88014824809C089004E04480128112089408900A0030013811C08DC00E004C046022512A0002E004095D4510412AB8A0040010C571C8E395C7230C571ABC68E1A38651C3570CA3862B8EE391C72B8CC315862B0C470CAE191C323845112BA8A208255714008000A280114482470804744248A2A093115408441093042602404048082498824A28111044C022E06008B8111170208B810420291117030;
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N22
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~11 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout  = (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  & (((\PRGROM|altsyncram_component|auto_generated|ram_block1a30~portadataout ) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  & (\PRGROM|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~11 .lut_mask = 16'hE2CC;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~14 (
// Equation(s):
// \BUS|BUS_OUT[6]~14_combout  = (\CPU|Selector16~0_combout  & (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout )) # (!\CPU|Selector16~0_combout  & (((\BUS|LessThan0~0_combout  & \SYSRAM|altsyncram_component|auto_generated|q_a 
// [6]))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout ),
	.datab(\BUS|LessThan0~0_combout ),
	.datac(\CPU|Selector16~0_combout ),
	.datad(\SYSRAM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~14 .lut_mask = 16'hACA0;
defparam \BUS|BUS_OUT[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N30
fiftyfivenm_lcell_comb \CPU|DL[6]~6 (
// Equation(s):
// \CPU|DL[6]~6_combout  = (\BUS|BUS_OUT[3]~9_combout  & ((\CPU|Selector33~6_combout ))) # (!\BUS|BUS_OUT[3]~9_combout  & (\BUS|BUS_OUT[6]~14_combout ))

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[3]~9_combout ),
	.datac(\BUS|BUS_OUT[6]~14_combout ),
	.datad(\CPU|Selector33~6_combout ),
	.cin(gnd),
	.combout(\CPU|DL[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[6]~6 .lut_mask = 16'hFC30;
defparam \CPU|DL[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N17
dffeas \CPU|IR[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[6] .is_wysiwyg = "true";
defparam \CPU|IR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N30
fiftyfivenm_lcell_comb \CPU|ALU_Op_r~62 (
// Equation(s):
// \CPU|ALU_Op_r~62_combout  = (\CPU|IR [6] & (\CPU|IR [5] & (!\CPU|IR [7] & \CPU|ALU_Op_r~57_combout )))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|ALU_Op_r~57_combout ),
	.cin(gnd),
	.combout(\CPU|ALU_Op_r~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU_Op_r~62 .lut_mask = 16'h0800;
defparam \CPU|ALU_Op_r~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N31
dffeas \CPU|ALU_Op_r.ALU_OP_ADC (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|ALU_Op_r~62_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_ADC .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_ADC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N22
fiftyfivenm_lcell_comb \CPU|alu|Selector4~11 (
// Equation(s):
// \CPU|alu|Selector4~11_combout  = \CPU|alu|Add0~6_combout  $ (((!\CPU|alu|process_0~4_combout  & ((\CPU|alu|Add0~4_combout ) # (\CPU|alu|Add0~2_combout )))))

	.dataa(\CPU|alu|process_0~4_combout ),
	.datab(\CPU|alu|Add0~4_combout ),
	.datac(\CPU|alu|Add0~2_combout ),
	.datad(\CPU|alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~11 .lut_mask = 16'hAB54;
defparam \CPU|alu|Selector4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector4~6 (
// Equation(s):
// \CPU|alu|Selector4~6_combout  = (\CPU|alu|Selector4~13_combout  & (\CPU|alu|Add5~8_combout  $ (((!\CPU|alu|Add5~6_combout ) # (!\CPU|alu|Add5~4_combout )))))

	.dataa(\CPU|alu|Add5~8_combout ),
	.datab(\CPU|alu|Add5~4_combout ),
	.datac(\CPU|alu|Selector4~13_combout ),
	.datad(\CPU|alu|Add5~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~6 .lut_mask = 16'h9050;
defparam \CPU|alu|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N26
fiftyfivenm_lcell_comb \CPU|alu|Selector4~7 (
// Equation(s):
// \CPU|alu|Selector4~7_combout  = (\CPU|alu|Add11~6_combout  & ((\CPU|ALU_Op_r.ALU_OP_DEC~q ) # ((\CPU|ALU_Op_r.ALU_OP_INC~q  & \CPU|alu|Add12~6_combout )))) # (!\CPU|alu|Add11~6_combout  & (((\CPU|ALU_Op_r.ALU_OP_INC~q  & \CPU|alu|Add12~6_combout ))))

	.dataa(\CPU|alu|Add11~6_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datad(\CPU|alu|Add12~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~7 .lut_mask = 16'hF888;
defparam \CPU|alu|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N10
fiftyfivenm_lcell_comb \CPU|alu|Selector4~8 (
// Equation(s):
// \CPU|alu|Selector4~8_combout  = (\CPU|alu|Selector4~6_combout ) # ((\CPU|alu|Selector4~7_combout ) # ((\CPU|alu|process_2~1_combout  & \CPU|ALU_Op_r.ALU_OP_ARR~q )))

	.dataa(\CPU|alu|Selector4~6_combout ),
	.datab(\CPU|alu|process_2~1_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|alu|Selector4~7_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~8 .lut_mask = 16'hFFEA;
defparam \CPU|alu|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N24
fiftyfivenm_lcell_comb \CPU|alu|Selector4~9 (
// Equation(s):
// \CPU|alu|Selector4~9_combout  = (\CPU|BusA_r [2] & ((\CPU|alu|Q_t~1_combout ) # ((\CPU|BusB [3] & \CPU|ALU_Op_r.ALU_OP_OR~q )))) # (!\CPU|BusA_r [2] & (\CPU|BusB [3] & (\CPU|ALU_Op_r.ALU_OP_OR~q )))

	.dataa(\CPU|BusA_r [2]),
	.datab(\CPU|BusB [3]),
	.datac(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datad(\CPU|alu|Q_t~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~9 .lut_mask = 16'hEAC0;
defparam \CPU|alu|Selector4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N22
fiftyfivenm_lcell_comb \CPU|alu|Selector4~10 (
// Equation(s):
// \CPU|alu|Selector4~10_combout  = (\CPU|alu|Selector4~8_combout ) # ((\CPU|alu|Selector4~9_combout ) # ((\CPU|alu|Q_t~0_combout  & \CPU|BusA_r [4])))

	.dataa(\CPU|alu|Selector4~8_combout ),
	.datab(\CPU|alu|Q_t~0_combout ),
	.datac(\CPU|BusA_r [4]),
	.datad(\CPU|alu|Selector4~9_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~10 .lut_mask = 16'hFFEA;
defparam \CPU|alu|Selector4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N10
fiftyfivenm_lcell_comb \CPU|alu|Selector4~4 (
// Equation(s):
// \CPU|alu|Selector4~4_combout  = (\CPU|BusA_r [3] & ((\CPU|BusB [3] & (\CPU|ALU_Op_r.ALU_OP_AND~q )) # (!\CPU|BusB [3] & ((\CPU|ALU_Op_r.ALU_OP_EOR~q ))))) # (!\CPU|BusA_r [3] & (((\CPU|ALU_Op_r.ALU_OP_EOR~q  & \CPU|BusB [3]))))

	.dataa(\CPU|BusA_r [3]),
	.datab(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datad(\CPU|BusB [3]),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~4 .lut_mask = 16'hD8A0;
defparam \CPU|alu|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N4
fiftyfivenm_lcell_comb \CPU|alu|Selector4~3 (
// Equation(s):
// \CPU|alu|Selector4~3_combout  = (\CPU|alu|Selector6~0_combout  & \CPU|BusA_r [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|alu|Selector6~0_combout ),
	.datad(\CPU|BusA_r [3]),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~3 .lut_mask = 16'hF000;
defparam \CPU|alu|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector4~5 (
// Equation(s):
// \CPU|alu|Selector4~5_combout  = (\CPU|alu|Selector4~4_combout ) # ((\CPU|alu|Selector4~3_combout ) # ((\CPU|alu|Add5~8_combout  & \CPU|alu|Selector4~2_combout )))

	.dataa(\CPU|alu|Selector4~4_combout ),
	.datab(\CPU|alu|Selector4~3_combout ),
	.datac(\CPU|alu|Add5~8_combout ),
	.datad(\CPU|alu|Selector4~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~5 .lut_mask = 16'hFEEE;
defparam \CPU|alu|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N20
fiftyfivenm_lcell_comb \CPU|alu|Selector4~12 (
// Equation(s):
// \CPU|alu|Selector4~12_combout  = (\CPU|alu|Selector4~10_combout ) # ((\CPU|alu|Selector4~5_combout ) # ((\CPU|ALU_Op_r.ALU_OP_ADC~q  & \CPU|alu|Selector4~11_combout )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datab(\CPU|alu|Selector4~11_combout ),
	.datac(\CPU|alu|Selector4~10_combout ),
	.datad(\CPU|alu|Selector4~5_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~12 .lut_mask = 16'hFFF8;
defparam \CPU|alu|Selector4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
fiftyfivenm_lcell_comb \CPU|alu|Q[3]~5 (
// Equation(s):
// \CPU|alu|Q[3]~5_combout  = \CPU|alu|process_2~1_combout  $ (((\CPU|alu|Q2_t~4_combout  & ((\CPU|alu|Add9~0_combout ) # (\CPU|alu|process_2~0_combout )))))

	.dataa(\CPU|alu|Add9~0_combout ),
	.datab(\CPU|alu|Q2_t~4_combout ),
	.datac(\CPU|alu|process_2~0_combout ),
	.datad(\CPU|alu|process_2~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[3]~5 .lut_mask = 16'h37C8;
defparam \CPU|alu|Q[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N26
fiftyfivenm_lcell_comb \CPU|alu|Q[3]~6 (
// Equation(s):
// \CPU|alu|Q[3]~6_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & ((\CPU|alu|Q[3]~5_combout ))) # (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Selector4~12_combout ))

	.dataa(gnd),
	.datab(\CPU|alu|Selector4~12_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|alu|Q[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[3]~6 .lut_mask = 16'hFC0C;
defparam \CPU|alu|Q[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N31
dffeas \CPU|Y[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[3] .is_wysiwyg = "true";
defparam \CPU|Y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
fiftyfivenm_lcell_comb \CPU|AD~16 (
// Equation(s):
// \CPU|AD~16_combout  = (\CPU|AD[6]~0_combout  & (((\CPU|Add12~6_combout ) # (\CPU|AD[6]~3_combout )))) # (!\CPU|AD[6]~0_combout  & (\CPU|Add7~6_combout  & ((!\CPU|AD[6]~3_combout ))))

	.dataa(\CPU|AD[6]~0_combout ),
	.datab(\CPU|Add7~6_combout ),
	.datac(\CPU|Add12~6_combout ),
	.datad(\CPU|AD[6]~3_combout ),
	.cin(gnd),
	.combout(\CPU|AD~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~16 .lut_mask = 16'hAAE4;
defparam \CPU|AD~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
fiftyfivenm_lcell_comb \CPU|AD~17 (
// Equation(s):
// \CPU|AD~17_combout  = (\CPU|AD~16_combout  & ((\CPU|Add11~6_combout ) # ((!\CPU|AD[6]~3_combout )))) # (!\CPU|AD~16_combout  & (((\CPU|DL[3]~3_combout  & \CPU|AD[6]~3_combout ))))

	.dataa(\CPU|Add11~6_combout ),
	.datab(\CPU|AD~16_combout ),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(\CPU|AD[6]~3_combout ),
	.cin(gnd),
	.combout(\CPU|AD~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~17 .lut_mask = 16'hB8CC;
defparam \CPU|AD~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N7
dffeas \CPU|AD[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~17_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[3] .is_wysiwyg = "true";
defparam \CPU|AD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N16
fiftyfivenm_lcell_comb \CPU|Selector28~0 (
// Equation(s):
// \CPU|Selector28~0_combout  = (\CPU|Selector30~0_combout  & ((\CPU|BAL [3]) # ((\CPU|Selector30~1_combout )))) # (!\CPU|Selector30~0_combout  & (((!\CPU|Selector30~1_combout  & \CPU|S [3]))))

	.dataa(\CPU|BAL [3]),
	.datab(\CPU|Selector30~0_combout ),
	.datac(\CPU|Selector30~1_combout ),
	.datad(\CPU|S [3]),
	.cin(gnd),
	.combout(\CPU|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector28~0 .lut_mask = 16'hCBC8;
defparam \CPU|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
fiftyfivenm_lcell_comb \CPU|PCAdder[3]~3 (
// Equation(s):
// \CPU|PCAdder[3]~3_combout  = (\CPU|mcode|Mux291~0_combout  & (\CPU|Add5~6_combout )) # (!\CPU|mcode|Mux291~0_combout  & ((\CPU|PC [3])))

	.dataa(\CPU|Add5~6_combout ),
	.datab(\CPU|PC [3]),
	.datac(\CPU|mcode|Mux291~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|PCAdder[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[3]~3 .lut_mask = 16'hACAC;
defparam \CPU|PCAdder[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N30
fiftyfivenm_lcell_comb \CPU|Selector28~1 (
// Equation(s):
// \CPU|Selector28~1_combout  = (\CPU|Selector28~0_combout  & (((\CPU|PCAdder[3]~3_combout ) # (!\CPU|Selector30~1_combout )))) # (!\CPU|Selector28~0_combout  & (\CPU|AD [3] & (\CPU|Selector30~1_combout )))

	.dataa(\CPU|AD [3]),
	.datab(\CPU|Selector28~0_combout ),
	.datac(\CPU|Selector30~1_combout ),
	.datad(\CPU|PCAdder[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector28~1 .lut_mask = 16'hEC2C;
defparam \CPU|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~0 (
// Equation(s):
// \BUS|BUS_OUT[3]~0_combout  = (!\CPU|Selector20~0_combout  & (!\CPU|Selector19~0_combout  & (!\CPU|Selector21~0_combout  & !\CPU|Selector16~0_combout )))

	.dataa(\CPU|Selector20~0_combout ),
	.datab(\CPU|Selector19~0_combout ),
	.datac(\CPU|Selector21~0_combout ),
	.datad(\CPU|Selector16~0_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~0 .lut_mask = 16'h0001;
defparam \BUS|BUS_OUT[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~1 (
// Equation(s):
// \BUS|BUS_OUT[3]~1_combout  = (\CPU|Selector30~3_combout  & (!\CPU|Selector22~0_combout  & (\BUS|BUS_OUT[3]~0_combout  & \CPU|WRn_i~q )))

	.dataa(\CPU|Selector30~3_combout ),
	.datab(\CPU|Selector22~0_combout ),
	.datac(\BUS|BUS_OUT[3]~0_combout ),
	.datad(\CPU|WRn_i~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~1 .lut_mask = 16'h2000;
defparam \BUS|BUS_OUT[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~2 (
// Equation(s):
// \BUS|BUS_OUT[3]~2_combout  = (!\CPU|Selector28~1_combout  & (\CPU|Selector29~1_combout  & (!\CPU|Selector26~2_combout  & \BUS|BUS_OUT[3]~1_combout )))

	.dataa(\CPU|Selector28~1_combout ),
	.datab(\CPU|Selector29~1_combout ),
	.datac(\CPU|Selector26~2_combout ),
	.datad(\BUS|BUS_OUT[3]~1_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~2 .lut_mask = 16'h0400;
defparam \BUS|BUS_OUT[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~3 (
// Equation(s):
// \BUS|BUS_OUT[3]~3_combout  = (\BUS|BUS_OUT[3]~2_combout  & (!\CPU|Selector25~2_combout  & (!\CPU|Selector24~2_combout  & \CPU|Selector27~1_combout )))

	.dataa(\BUS|BUS_OUT[3]~2_combout ),
	.datab(\CPU|Selector25~2_combout ),
	.datac(\CPU|Selector24~2_combout ),
	.datad(\CPU|Selector27~1_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~3 .lut_mask = 16'h0200;
defparam \BUS|BUS_OUT[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
fiftyfivenm_lcell_comb \CPU|DL[0]~10 (
// Equation(s):
// \CPU|DL[0]~10_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (((!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (\PRGROM|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\PRGROM|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\CPU|DL[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[0]~10 .lut_mask = 16'h2F2C;
defparam \CPU|DL[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
fiftyfivenm_lcell_comb \CPU|DL[0]~11 (
// Equation(s):
// \CPU|DL[0]~11_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & ((\CPU|DL[0]~10_combout  & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (!\CPU|DL[0]~10_combout  & 
// (\PRGROM|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) # (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (((\CPU|DL[0]~10_combout ))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\CPU|DL[0]~10_combout ),
	.cin(gnd),
	.combout(\CPU|DL[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[0]~11 .lut_mask = 16'hF388;
defparam \CPU|DL[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
fiftyfivenm_lcell_comb \CPU|DL[0]~12 (
// Equation(s):
// \CPU|DL[0]~12_combout  = (\CPU|Selector16~0_combout  & (((\CPU|DL[0]~11_combout )))) # (!\CPU|Selector16~0_combout  & (\SYSRAM|altsyncram_component|auto_generated|q_a [0] & (\BUS|LessThan0~0_combout )))

	.dataa(\SYSRAM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\BUS|LessThan0~0_combout ),
	.datac(\CPU|Selector16~0_combout ),
	.datad(\CPU|DL[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU|DL[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[0]~12 .lut_mask = 16'hF808;
defparam \CPU|DL[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
fiftyfivenm_lcell_comb \CPU|DL[0]~15 (
// Equation(s):
// \CPU|DL[0]~15_combout  = (\BUS|BUS_OUT[3]~4_combout  & ((\CPU|Selector39~6_combout ))) # (!\BUS|BUS_OUT[3]~4_combout  & (\CPU|DL[0]~12_combout ))

	.dataa(\BUS|BUS_OUT[3]~4_combout ),
	.datab(gnd),
	.datac(\CPU|DL[0]~12_combout ),
	.datad(\CPU|Selector39~6_combout ),
	.cin(gnd),
	.combout(\CPU|DL[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[0]~15 .lut_mask = 16'hFA50;
defparam \CPU|DL[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
fiftyfivenm_lcell_comb \CPU|DL[0]~13 (
// Equation(s):
// \CPU|DL[0]~13_combout  = (\BUS|BUS_OUT[3]~4_combout  & (((\CPU|Selector39~6_combout )))) # (!\BUS|BUS_OUT[3]~4_combout  & ((\CPU|Selector23~1_combout  & (\CPU|DL[0]~12_combout )) # (!\CPU|Selector23~1_combout  & ((\CPU|Selector39~6_combout )))))

	.dataa(\BUS|BUS_OUT[3]~4_combout ),
	.datab(\CPU|Selector23~1_combout ),
	.datac(\CPU|DL[0]~12_combout ),
	.datad(\CPU|Selector39~6_combout ),
	.cin(gnd),
	.combout(\CPU|DL[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[0]~13 .lut_mask = 16'hFB40;
defparam \CPU|DL[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
fiftyfivenm_lcell_comb \CPU|DL[0]~0 (
// Equation(s):
// \CPU|DL[0]~0_combout  = (\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout  & ((\BUS|BUS_OUT[3]~3_combout  & ((\CPU|DL[0]~13_combout ))) # (!\BUS|BUS_OUT[3]~3_combout  & (\CPU|DL[0]~15_combout )))) # 
// (!\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout  & (((\CPU|DL[0]~15_combout ))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.datab(\BUS|BUS_OUT[3]~3_combout ),
	.datac(\CPU|DL[0]~15_combout ),
	.datad(\CPU|DL[0]~13_combout ),
	.cin(gnd),
	.combout(\CPU|DL[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[0]~0 .lut_mask = 16'hF870;
defparam \CPU|DL[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N29
dffeas \CPU|IR[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[0] .is_wysiwyg = "true";
defparam \CPU|IR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux265~4 (
// Equation(s):
// \CPU|mcode|Mux265~4_combout  = (\CPU|IR [0]) # (!\CPU|mcode|Mux265~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux265~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux265~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux265~4 .lut_mask = 16'hF0FF;
defparam \CPU|mcode|Mux265~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N2
fiftyfivenm_lcell_comb \CPU|PC[10]~15 (
// Equation(s):
// \CPU|PC[10]~15_combout  = (\CPU|mcode|Mux265~4_combout ) # ((\CPU|mcode|Mux266~10_combout  & ((!\CPU|PC[10]~14_combout ) # (!\CPU|DL [7]))))

	.dataa(\CPU|mcode|Mux265~4_combout ),
	.datab(\CPU|mcode|Mux266~10_combout ),
	.datac(\CPU|DL [7]),
	.datad(\CPU|PC[10]~14_combout ),
	.cin(gnd),
	.combout(\CPU|PC[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[10]~15 .lut_mask = 16'hAEEE;
defparam \CPU|PC[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N30
fiftyfivenm_lcell_comb \CPU|Mux2~0 (
// Equation(s):
// \CPU|Mux2~0_combout  = (\CPU|PC[10]~15_combout  & ((\CPU|PC[10]~18_combout ) # ((\CPU|Add0~26_combout )))) # (!\CPU|PC[10]~15_combout  & (!\CPU|PC[10]~18_combout  & (\CPU|DL[5]~5_combout )))

	.dataa(\CPU|PC[10]~15_combout ),
	.datab(\CPU|PC[10]~18_combout ),
	.datac(\CPU|DL[5]~5_combout ),
	.datad(\CPU|Add0~26_combout ),
	.cin(gnd),
	.combout(\CPU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux2~0 .lut_mask = 16'hBA98;
defparam \CPU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N8
fiftyfivenm_lcell_comb \CPU|Mux2~1 (
// Equation(s):
// \CPU|Mux2~1_combout  = (\CPU|Mux2~0_combout  & (((\CPU|Add3~10_combout )) # (!\CPU|PC[10]~18_combout ))) # (!\CPU|Mux2~0_combout  & (\CPU|PC[10]~18_combout  & ((\CPU|Add4~10_combout ))))

	.dataa(\CPU|Mux2~0_combout ),
	.datab(\CPU|PC[10]~18_combout ),
	.datac(\CPU|Add3~10_combout ),
	.datad(\CPU|Add4~10_combout ),
	.cin(gnd),
	.combout(\CPU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux2~1 .lut_mask = 16'hE6A2;
defparam \CPU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N9
dffeas \CPU|PC[13] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[13] .is_wysiwyg = "true";
defparam \CPU|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
fiftyfivenm_lcell_comb \CPU|Selector18~0 (
// Equation(s):
// \CPU|Selector18~0_combout  = (\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q  & (((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & \CPU|BAH [5])))) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q  & ((\CPU|PC [13]) # ((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & \CPU|BAH [5]))))

	.dataa(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datab(\CPU|PC [13]),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.datad(\CPU|BAH [5]),
	.cin(gnd),
	.combout(\CPU|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector18~0 .lut_mask = 16'hF444;
defparam \CPU|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
fiftyfivenm_lcell_comb \BUS|LessThan0~0 (
// Equation(s):
// \BUS|LessThan0~0_combout  = (!\CPU|Selector17~0_combout  & !\CPU|Selector18~0_combout )

	.dataa(\CPU|Selector17~0_combout ),
	.datab(gnd),
	.datac(\CPU|Selector18~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BUS|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|LessThan0~0 .lut_mask = 16'h0505;
defparam \BUS|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h08514C0C2A98855261652400B131A094F04488A990140048889FEC00892464FF722091997DC8A24665F49144A84CAABA032AAC404555D8115560D1565632A8AC65515C8AB2BA01644BF3B08088CBF9802222FE40288CA67423A1194CE865445065067208A0CE51190CE46433A91C8C867523219D08E866423A801644BF3B08088CBF9802222FE402824130000008000200841060117050CE0219570081157061157800880AE0057015C00570017002AE2157001578185978042CB8B0A2E10A2E00855C5859780428BC0C2AF10AB985978014880037040053AA8111564000840802900C95568064AAA20112AAD408955415124C928C924494649224B224992584;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h4A6486484510C90CA291642C94890C90C990890CB29122114532C845908A2996432288883220CB10444196288A21964510CB29164510CB2914432C84590CA21164448AA1048C8BA0904895404A333A094122550128CCE82144895404A333A082501A01A55B80695690092ADD024AB42A54D546A92A8D525592A6AB095350D42521A86A525A16A9286A1A684A1AD49242529AD09684A535A1A51241A41AC824835944A4359290D6A4B2521AD49486B425A1A9096889158824645E0A09256025199E0A82495809466782289256025199E082A42098C043010826301808800600318020018C11080632100C61219080630908C60219888680004A4081060800000A;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h6868E1C1C0210841000100200115579FE20122AAF3FC4004555E7F8800CAA39FE2089401919FD001919FD100009541F666A8090002420193A940244C33CC3428525024447F983222FC84A00C88FECE66551A001191FF9CCCAB34003223FB39115468004647F66322A8D0048CCFEF7A8D5D9FE88882333FBDEA35767FA222488C67063041128C6432518D106466CEEC6884954220AB624AA11255B1056125410541254041504956882A8024AC20A804A800A8002A012AD005500095801500950015002540055A04AA0012A840156C0954B025948802CB5C414503105140892AD620B29110514B10552224AA1882CA41420AA14010554214415404954848120090;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h34012070204900804804004020012010809008008040300600C0C4110008C002492403F0155400000922244002109000800400200D10234412480D2044D804821400AA5A2440000100003823083A6EC0EA15187FD301E980F4407A203D201EA008411A203D501EA00F5007A0603D60461074DD81D42A30FD4C803D42A03D4C803D49000F4C803D0A80F4A4003D52801E8603D0401E90003D000F4100F40C07B601000003C092A419C0000000000748180400000C07FE84040020C0181B00049248680048240B9154002018648134650A1060C250E382492C40022A0E7C144002008240134650A0060C250E380092C420222002AA908C0E005B000000000631B2;
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h08514C0C2A98855261652400B131A094F04488A990140048889FEC00892464FF722091997DC8A24665F49144A84CAABA032AAC404555D8115560D1565632A8AC65515C8AB2BA01644BF3B08088CBF9802222FE40288CA67423A1194CE865445065067208A0CE51190CE46433A91C8C867523219D08E866423A801644BF3B08088CBF9802222FE402824130000008000200841060117050CE0219570081157061157800880AE0057015C00570017002AE2157001578185978042CB8B0A2E10A2E00855C5859780428BC0C2AF10AB985978014880037040053AA8111564000840802900C95568064AAA20112AAD408955415124C928C924494649224B224992584;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h4A6486484510C90CA291642C94890C90C990890CB29122114532C845908A2996432288883220CB10444196288A21964510CB29164510CB2914432C84590CA21164448AA1048C8BA0904895404A333A094122550128CCE82144895404A333A082501A01A55B80695690092ADD024AB42A54D546A92A8D525592A6AB095350D42521A86A525A16A9286A1A684A1AD49242529AD09684A535A1A51241A41AC824835944A4359290D6A4B2521AD49486B425A1A9096889158824645E0A09256025199E0A82495809466782289256025199E082A42098C043010826301808800600318020018C11080632100C61219080630908C60219888680004A4081060800000A;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h6868E1C1C0210841000100200115579FE20122AAF3FC4004555E7F8800CAA39FE2089401919FD001919FD100009541F666A8090002420193A940244C33CC3428525024447F983222FC84A00C88FECE66551A001191FF9CCCAB34003223FB39115468004647F66322A8D0048CCFEF7A8D5D9FE88882333FBDEA35767FA222488C67063041128C6432518D106466CEEC6884954220AB624AA11255B1056125410541254041504956882A8024AC20A804A800A8002A012AD005500095801500950015002540055A04AA0012A840156C0954B025948802CB5C414503105140892AD620B29110514B10552224AA1882CA41420AA14010554214415404954848120090;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h34012070204900804804004020012010809008008040300600C0C4110008C002492403F0155400000922244002109000800400200D10234412480D2044D804821400AA5A2440000100003823083A6EC0EA15187FD301E980F4407A203D201EA008411A203D501EA00F5007A0603D60461074DD81D42A30FD4C803D42A03D4C803D49000F4C803D0A80F4A4003D52801E8603D0401E90003D000F4100F40C07B601000003C092A419C0000000000748180400000C07FE84040020C0181B00049248680048240B9154002018648134650A1060C250E382492C40022A0E7C144002008240134650A0060C250E380092C420222002AA908C0E005B000000000631B2;
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~6 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~6_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (\PRGROM|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~6 .lut_mask = 16'hDC98;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h40000000000000000000000000DDDCDDDC00000000A574A438304C4C3C5C2824144408084110844408447E544444484407C0FE410C7F59791C3363637F490A630A6306064308417F08637F7F42634A0B41D1631436EC6C49497149491441514251306010E03E1C633E044D186B14036F001FFF00000000000000007353537F5B737F780B6308081A086B6300040404000008AA367EA1155477E8C8BA819551DF8C8AA81955477FACCA88EFD50CBE376AA13FD40CAA877FAC8A8808AABCFF1022AAF3FC404556E7F880CAA39FE20A045106441954404551822AA00A82A0A82A015055415400A82A0A82A015055415400AAB05951059560A2820A2820AAB059510;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h51560AA882A8C16541430C060830C07003080602861880C1430C40702184203200C60610630380310181030C00C1430C00E0430800C800030C020830C0300308020031808418C0600C402006180820C3018018402000008308060830C06003080702861080C1430C40602184203A00C406106303003101C1430840C1430C40C0430840E8000308020830C0200308030031008418C0400C403006100820C30100184030000082080608308060020C0702041000C1430800602106003A008406106203002181C1020840C1430840C0420C40E80002080208308020020C030021008418804008603004100820C2010010603000088208070830C060020807028410;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h80E1430C00602104003A008407106303002101C1020800E1430C00C0420800E8000208030830C020020803002100C418C04008403004100C20C301001040300008830C0708208060820C0702861880E142084060A106203A00C607104203082181C1430C40E1420840C1420C40E800030C0308208020820C03003180C410804208603006180C208201041060300000830C0708308060020C0702061800E1430800602106003A00C607106203002181C1030C00E1430840C0420C40E800030C0308308020020C03003180C418804008603006180C20C2010010603000089028C06403205180D012444FF0F02010466FF064440C999BFC17520102237F80900812;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h464FF0B0A010446FF02404081913FC0C8060C8DFE04A0000004665F02603222F83242003332F82703222F86488011117C13004665F048081010103332F823819117C11252099997C03899117C024404C88BE01C13332F80428020040848CCBE721448CCBE490A249098AA9C84C554C21215539890AA981A12589318928498C49424E424B127002C825F9A61011197D9802222FB200910C531C8439086298E431288483120C71042418E2886218E4310C7290E4310C7290C431C84390C6210E5112232FB3024445F6401208202011482864808655201022A9061154C00548015202A40054800A400AA442A900154C0C2CA6010B2916145210A290042A91616530;
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000DDDCDDDC00000000A574A438304C4C3C5C2824144408084110844408447E544444484407C0FE410C7F59791C3363637F490A630A6306064308417F08637F7F42634A0B41D1631436EC6C49497149491441514251306010E03E1C633E044D186B14036F001FFF00000000000000007353537F5B737F780B6308081A086B6300040404000008AA367EA1155477E8C8BA819551DF8C8AA81955477FACCA88EFD50CBE376AA13FD40CAA877FAC8A8808AABCFF1022AAF3FC404556E7F880CAA39FE20A045106441954404551822AA00A82A0A82A015055415400A82A0A82A015055415400AAB05951059560A2820A2820AAB059510;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h51560AA882A8C16541430C060830C07003080602861880C1430C40702184203200C60610630380310181030C00C1430C00E0430800C800030C020830C0300308020031808418C0600C402006180820C3018018402000008308060830C06003080702861080C1430C40602184203A00C406106303003101C1430840C1430C40C0430840E8000308020830C0200308030031008418C0400C403006100820C30100184030000082080608308060020C0702041000C1430800602106003A008406106203002181C1020840C1430840C0420C40E80002080208308020020C030021008418804008603004100820C2010010603000088208070830C060020807028410;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h80E1430C00602104003A008407106303002101C1020800E1430C00C0420800E8000208030830C020020803002100C418C04008403004100C20C301001040300008830C0708208060820C0702861880E142084060A106203A00C607104203082181C1430C40E1420840C1420C40E800030C0308208020820C03003180C410804208603006180C208201041060300000830C0708308060020C0702061800E1430800602106003A00C607106203002181C1030C00E1430840C0420C40E800030C0308308020020C03003180C418804008603006180C20C2010010603000089028C06403205180D012444FF0F02010466FF064440C999BFC17520102237F80900812;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h464FF0B0A010446FF02404081913FC0C8060C8DFE04A0000004665F02603222F83242003332F82703222F86488011117C13004665F048081010103332F823819117C11252099997C03899117C024404C88BE01C13332F80428020040848CCBE721448CCBE490A249098AA9C84C554C21215539890AA981A12589318928498C49424E424B127002C825F9A61011197D9802222FB200910C531C8439086298E431288483120C71042418E2886218E4310C7290E4310C7290C431C84390C6210E5112232FB3024445F6401208202011482864808655201022A9061154C00548015202A40054800A400AA442A900154C0C2CA6010B2916145210A290042A91616530;
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~7 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~7_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & ((\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~6_combout  & 
// ((\PRGROM|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~6_combout  & (\PRGROM|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~6_combout ))

	.dataa(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~6_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~7 .lut_mask = 16'hEC64;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~12 (
// Equation(s):
// \BUS|BUS_OUT[4]~12_combout  = (\CPU|Selector16~0_combout  & (((\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~7_combout )))) # (!\CPU|Selector16~0_combout  & (\BUS|LessThan0~0_combout  & (\SYSRAM|altsyncram_component|auto_generated|q_a 
// [4])))

	.dataa(\BUS|LessThan0~0_combout ),
	.datab(\SYSRAM|altsyncram_component|auto_generated|q_a [4]),
	.datac(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~7_combout ),
	.datad(\CPU|Selector16~0_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~12 .lut_mask = 16'hF088;
defparam \BUS|BUS_OUT[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
fiftyfivenm_lcell_comb \CPU|DL[4]~4 (
// Equation(s):
// \CPU|DL[4]~4_combout  = (\BUS|BUS_OUT[3]~9_combout  & ((\CPU|Selector35~6_combout ))) # (!\BUS|BUS_OUT[3]~9_combout  & (\BUS|BUS_OUT[4]~12_combout ))

	.dataa(\BUS|BUS_OUT[3]~9_combout ),
	.datab(gnd),
	.datac(\BUS|BUS_OUT[4]~12_combout ),
	.datad(\CPU|Selector35~6_combout ),
	.cin(gnd),
	.combout(\CPU|DL[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[4]~4 .lut_mask = 16'hFA50;
defparam \CPU|DL[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N5
dffeas \CPU|IR[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[4] .is_wysiwyg = "true";
defparam \CPU|IR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N4
fiftyfivenm_lcell_comb \CPU|Equal11~4 (
// Equation(s):
// \CPU|Equal11~4_combout  = (\CPU|IR [4] & !\CPU|IR [1])

	.dataa(gnd),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Equal11~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal11~4 .lut_mask = 16'h0C0C;
defparam \CPU|Equal11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux291~0 (
// Equation(s):
// \CPU|mcode|Mux291~0_combout  = (\CPU|Equal0~0_combout  & (\CPU|Equal11~4_combout  & (!\CPU|IR [3] & \CPU|Equal11~5_combout )))

	.dataa(\CPU|Equal0~0_combout ),
	.datab(\CPU|Equal11~4_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|Equal11~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux291~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux291~0 .lut_mask = 16'h0800;
defparam \CPU|mcode|Mux291~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux294~0 (
// Equation(s):
// \CPU|mcode|Mux294~0_combout  = (!\CPU|IR [3] & (\CPU|mcode|Set_Addr_To~0_combout  & ((\CPU|mcode|Equal10~0_combout ) # (!\CPU|IR [1]))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Equal10~0_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Set_Addr_To~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux294~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux294~0 .lut_mask = 16'h0D00;
defparam \CPU|mcode|Mux294~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux294~1 (
// Equation(s):
// \CPU|mcode|Mux294~1_combout  = (\CPU|mcode|Mux294~0_combout ) # ((\CPU|mcode|Mux108~3_combout  & ((\CPU|mcode|Equal20~0_combout ) # (!\CPU|IR [1]))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux294~0_combout ),
	.datac(\CPU|mcode|Equal20~0_combout ),
	.datad(\CPU|mcode|Mux108~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux294~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux294~1 .lut_mask = 16'hFDCC;
defparam \CPU|mcode|Mux294~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux294~2 (
// Equation(s):
// \CPU|mcode|Mux294~2_combout  = (\CPU|mcode|Mux294~1_combout  & ((\CPU|mcode|Mux269~0_combout ) # ((\CPU|mcode|Mux32~17_combout  & !\CPU|mcode|process_0~3_combout )))) # (!\CPU|mcode|Mux294~1_combout  & (\CPU|mcode|Mux32~17_combout  & 
// (!\CPU|mcode|process_0~3_combout )))

	.dataa(\CPU|mcode|Mux294~1_combout ),
	.datab(\CPU|mcode|Mux32~17_combout ),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|mcode|Mux269~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux294~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux294~2 .lut_mask = 16'hAE0C;
defparam \CPU|mcode|Mux294~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N16
fiftyfivenm_lcell_comb \CPU|Break~0 (
// Equation(s):
// \CPU|Break~0_combout  = (\CPU|IR [4] & (!\CPU|mcode|Equal17~0_combout  & !\CPU|BAL [8]))

	.dataa(gnd),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|BAL [8]),
	.cin(gnd),
	.combout(\CPU|Break~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Break~0 .lut_mask = 16'h000C;
defparam \CPU|Break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N22
fiftyfivenm_lcell_comb \CPU|Break~1 (
// Equation(s):
// \CPU|Break~1_combout  = (\CPU|mcode|Mux291~0_combout  & (((\CPU|mcode|Mux294~2_combout  & \CPU|Break~0_combout )) # (!\CPU|Add5~16_combout ))) # (!\CPU|mcode|Mux291~0_combout  & (((\CPU|mcode|Mux294~2_combout  & \CPU|Break~0_combout ))))

	.dataa(\CPU|mcode|Mux291~0_combout ),
	.datab(\CPU|Add5~16_combout ),
	.datac(\CPU|mcode|Mux294~2_combout ),
	.datad(\CPU|Break~0_combout ),
	.cin(gnd),
	.combout(\CPU|Break~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Break~1 .lut_mask = 16'hF222;
defparam \CPU|Break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~0 (
// Equation(s):
// \CPU|mcode|Mux107~0_combout  = (((!\CPU|MCycle [1]) # (!\CPU|IR [6])) # (!\CPU|IR [3])) # (!\CPU|IR [1])

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~0 .lut_mask = 16'h7FFF;
defparam \CPU|mcode|Mux107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~1 (
// Equation(s):
// \CPU|mcode|Mux107~1_combout  = (\CPU|MCycle [1] & (((\CPU|IR [3])))) # (!\CPU|MCycle [1] & (!\CPU|MCycle [2] & (\CPU|MCycle [0])))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~1 .lut_mask = 16'hDC10;
defparam \CPU|mcode|Mux107~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~2 (
// Equation(s):
// \CPU|mcode|Mux107~2_combout  = (\CPU|IR [5] & (\CPU|IR [4] & (\CPU|mcode|Mux107~0_combout ))) # (!\CPU|IR [5] & ((\CPU|mcode|Mux107~1_combout ) # ((\CPU|IR [4] & \CPU|mcode|Mux107~0_combout ))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux107~0_combout ),
	.datad(\CPU|mcode|Mux107~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~2 .lut_mask = 16'hD5C0;
defparam \CPU|mcode|Mux107~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~4 (
// Equation(s):
// \CPU|mcode|Mux107~4_combout  = (\CPU|IR [5]) # ((\CPU|IR [3]) # ((!\CPU|MCycle [0] & \CPU|IR [6])))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|IR [6]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~4 .lut_mask = 16'hFFF4;
defparam \CPU|mcode|Mux107~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~3 (
// Equation(s):
// \CPU|mcode|Mux107~3_combout  = (\CPU|IR [5] & ((\CPU|MCycle [0] & ((!\CPU|MCycle [1]))) # (!\CPU|MCycle [0] & (\CPU|IR [3] & \CPU|MCycle [1]))))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~3 .lut_mask = 16'h40A0;
defparam \CPU|mcode|Mux107~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~5 (
// Equation(s):
// \CPU|mcode|Mux107~5_combout  = (\CPU|mcode|Mux107~3_combout ) # ((\CPU|MCycle [2] & ((\CPU|MCycle [1]) # (\CPU|mcode|Mux107~4_combout ))))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|mcode|Mux107~4_combout ),
	.datad(\CPU|mcode|Mux107~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~5 .lut_mask = 16'hFFA8;
defparam \CPU|mcode|Mux107~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~6 (
// Equation(s):
// \CPU|mcode|Mux107~6_combout  = (!\CPU|IR [4] & ((\CPU|IR [1]) # (\CPU|IR [7])))

	.dataa(gnd),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~6 .lut_mask = 16'h3330;
defparam \CPU|mcode|Mux107~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~7 (
// Equation(s):
// \CPU|mcode|Mux107~7_combout  = ((\CPU|mcode|Mux107~2_combout ) # ((\CPU|mcode|Mux107~5_combout ) # (\CPU|mcode|Mux107~6_combout ))) # (!\CPU|Equal11~5_combout )

	.dataa(\CPU|Equal11~5_combout ),
	.datab(\CPU|mcode|Mux107~2_combout ),
	.datac(\CPU|mcode|Mux107~5_combout ),
	.datad(\CPU|mcode|Mux107~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~7 .lut_mask = 16'hFFFD;
defparam \CPU|mcode|Mux107~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~7 (
// Equation(s):
// \CPU|mcode|Mux247~7_combout  = (\CPU|IR [0] & (((\CPU|IR [3])))) # (!\CPU|IR [0] & ((\CPU|mcode|Mux107~7_combout ) # ((!\CPU|mcode|Mux255~0_combout  & !\CPU|IR [3]))))

	.dataa(\CPU|mcode|Mux255~0_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux107~7_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~7 .lut_mask = 16'hCFC1;
defparam \CPU|mcode|Mux247~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux180~0 (
// Equation(s):
// \CPU|mcode|Mux180~0_combout  = (\CPU|MCycle [2] & (!\CPU|MCycle [0] & ((\CPU|MCycle [1]) # (!\CPU|mcode|process_0~3_combout )))) # (!\CPU|MCycle [2] & (!\CPU|MCycle [1] & ((\CPU|MCycle [0]))))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux180~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux180~0 .lut_mask = 16'h118A;
defparam \CPU|mcode|Mux180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~8 (
// Equation(s):
// \CPU|mcode|Mux247~8_combout  = (\CPU|mcode|Mux214~0_combout ) # (!\CPU|IR [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux214~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~8 .lut_mask = 16'hFF0F;
defparam \CPU|mcode|Mux247~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~9 (
// Equation(s):
// \CPU|mcode|Mux247~9_combout  = (\CPU|IR [0] & ((\CPU|mcode|Mux247~7_combout  & ((\CPU|mcode|Mux247~8_combout ))) # (!\CPU|mcode|Mux247~7_combout  & (\CPU|mcode|Mux180~0_combout )))) # (!\CPU|IR [0] & (\CPU|mcode|Mux247~7_combout ))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Mux247~7_combout ),
	.datac(\CPU|mcode|Mux180~0_combout ),
	.datad(\CPU|mcode|Mux247~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~9 .lut_mask = 16'hEC64;
defparam \CPU|mcode|Mux247~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N12
fiftyfivenm_lcell_comb \CPU|mcode|Set_Addr_To~2 (
// Equation(s):
// \CPU|mcode|Set_Addr_To~2_combout  = (\CPU|mcode|process_0~3_combout  & (\CPU|MCycle [2] $ (((\CPU|MCycle [1]) # (!\CPU|MCycle [0]))))) # (!\CPU|mcode|process_0~3_combout  & (!\CPU|MCycle [2] & (\CPU|MCycle [1] $ (!\CPU|MCycle [0]))))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_Addr_To~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_Addr_To~2 .lut_mask = 16'h6451;
defparam \CPU|mcode|Set_Addr_To~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~2 (
// Equation(s):
// \CPU|mcode|Mux247~2_combout  = (\CPU|mcode|process_0~2_combout  & (((!\CPU|IR [5])) # (!\CPU|mcode|Mux172~0_combout ))) # (!\CPU|mcode|process_0~2_combout  & (((!\CPU|Equal0~0_combout ))))

	.dataa(\CPU|mcode|process_0~2_combout ),
	.datab(\CPU|mcode|Mux172~0_combout ),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~2 .lut_mask = 16'h27AF;
defparam \CPU|mcode|Mux247~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~11 (
// Equation(s):
// \CPU|mcode|Mux247~11_combout  = (\CPU|IR [1] & (((!\CPU|mcode|Set_Addr_To~1_combout )))) # (!\CPU|IR [1] & ((\CPU|IR [0] & ((!\CPU|mcode|Set_Addr_To~1_combout ))) # (!\CPU|IR [0] & (\CPU|mcode|Mux247~2_combout ))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux247~2_combout ),
	.datad(\CPU|mcode|Set_Addr_To~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~11 .lut_mask = 16'h10FE;
defparam \CPU|mcode|Mux247~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~3 (
// Equation(s):
// \CPU|mcode|Mux247~3_combout  = (!\CPU|MCycle [2] & ((\CPU|MCycle [1]) # (!\CPU|MCycle [0])))

	.dataa(gnd),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~3 .lut_mask = 16'h0C0F;
defparam \CPU|mcode|Mux247~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~4 (
// Equation(s):
// \CPU|mcode|Mux247~4_combout  = (\CPU|mcode|Mux271~0_combout  & (\CPU|Equal0~1_combout )) # (!\CPU|mcode|Mux271~0_combout  & ((\CPU|mcode|process_0~3_combout  & ((\CPU|mcode|Mux247~3_combout ))) # (!\CPU|mcode|process_0~3_combout  & (\CPU|Equal0~1_combout 
// ))))

	.dataa(\CPU|Equal0~1_combout ),
	.datab(\CPU|mcode|Mux271~0_combout ),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|mcode|Mux247~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~4 .lut_mask = 16'hBA8A;
defparam \CPU|mcode|Mux247~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~5 (
// Equation(s):
// \CPU|mcode|Mux247~5_combout  = (\CPU|IR [4] & (((\CPU|IR [3])))) # (!\CPU|IR [4] & ((\CPU|IR [3] & (\CPU|mcode|Mux247~11_combout )) # (!\CPU|IR [3] & ((!\CPU|mcode|Mux247~4_combout )))))

	.dataa(\CPU|mcode|Mux247~11_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux247~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~5 .lut_mask = 16'hE0E3;
defparam \CPU|mcode|Mux247~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N28
fiftyfivenm_lcell_comb \CPU|mcode|Set_Addr_To~3 (
// Equation(s):
// \CPU|mcode|Set_Addr_To~3_combout  = (\CPU|MCycle [2] & ((\CPU|MCycle [1]) # (!\CPU|mcode|process_0~3_combout ))) # (!\CPU|MCycle [2] & ((!\CPU|MCycle [1])))

	.dataa(\CPU|MCycle [2]),
	.datab(gnd),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_Addr_To~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_Addr_To~3 .lut_mask = 16'hAA5F;
defparam \CPU|mcode|Set_Addr_To~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~6 (
// Equation(s):
// \CPU|mcode|Mux247~6_combout  = (\CPU|IR [4] & ((\CPU|mcode|Mux247~5_combout  & ((\CPU|mcode|Set_Addr_To~3_combout ))) # (!\CPU|mcode|Mux247~5_combout  & (!\CPU|mcode|Set_Addr_To~2_combout )))) # (!\CPU|IR [4] & (((\CPU|mcode|Mux247~5_combout ))))

	.dataa(\CPU|mcode|Set_Addr_To~2_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux247~5_combout ),
	.datad(\CPU|mcode|Set_Addr_To~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~6 .lut_mask = 16'hF434;
defparam \CPU|mcode|Mux247~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~10 (
// Equation(s):
// \CPU|mcode|Mux247~10_combout  = (!\CPU|Break~1_combout  & ((\CPU|IR [2] & ((!\CPU|mcode|Mux247~6_combout ))) # (!\CPU|IR [2] & (!\CPU|mcode|Mux247~9_combout ))))

	.dataa(\CPU|Break~1_combout ),
	.datab(\CPU|mcode|Mux247~9_combout ),
	.datac(\CPU|mcode|Mux247~6_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~10 .lut_mask = 16'h0511;
defparam \CPU|mcode|Mux247~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N1
dffeas \CPU|Set_Addr_To_r.Set_Addr_To_PBR (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux247~10_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Set_Addr_To_r.Set_Addr_To_PBR .is_wysiwyg = "true";
defparam \CPU|Set_Addr_To_r.Set_Addr_To_PBR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
fiftyfivenm_lcell_comb \CPU|Selector17~0 (
// Equation(s):
// \CPU|Selector17~0_combout  = (\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q  & (((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & \CPU|BAH [6])))) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q  & ((\CPU|PC [14]) # ((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & \CPU|BAH [6]))))

	.dataa(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datab(\CPU|PC [14]),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.datad(\CPU|BAH [6]),
	.cin(gnd),
	.combout(\CPU|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector17~0 .lut_mask = 16'hF444;
defparam \CPU|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N24
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout  = (!\CPU|Selector17~0_combout  & \CPU|Selector18~0_combout )

	.dataa(gnd),
	.datab(\CPU|Selector17~0_combout ),
	.datac(\CPU|Selector18~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1 .lut_mask = 16'h3030;
defparam \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y22_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hDC0000000000000000000000002223222300000000815CA038306020477424142444644C7F3CFC7C644449544844442400C00C7F30414D181C303060414939730963180640377F41086909496341490B6F191C1441000049494D49497F49497F450C000800083E1C410377663A7F040000181800000000000000000F7373105B5B00030B7B7B7B617B63630004040400002140004008A091514001402828445000500242801141210102A280414000400A829121401141210102414080820505020208120A02041024540014009A20A022808A80820A00105002411044110408220A08282411044110408220A08282414820A1220A104040440404414020A122;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h02004149105008284B087014789741470874147A10E0020F49740107243A0082F21804712D023086811D4870410F4974010E4874010BB3C8701C789741C708741C7886031C4B418C21A0C710E021E25D043843A0879B81887414789701570870157A10E8020F497001172438008AF21A04712C02B086015D4874410F4970012E4870012BB3C8741C789701D708701D7886831C4B01AC2180D710E821E25C04B84380979B81897414788701570870147A92E8820F4870411724380082F25A04710C02B086011D0974410F4870412E4870410BB3C9741C788701D708701C7896831C4301AC2180C712E821E21C04B84380879B89897415788701570870147A12E8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h022F4870411724382082F25A05710C02B086011D0974012F4870012E4870010BB3C9741D788701D708701C7896835C4301AC2180C712E825E21C04B84380879B89887015788741478974147290E0022F48740107A4BA0082E21805710D02389681194870412F4874410F4974010BB388701D788741C789741C7086035C43418E25A0C610E025E21D043C4BA0871B81897015789741470874147292E0822F49744107243A2082E25805712D02308681190970012F4974410E4874410BB389701D789741C708741C7096035C4B418C21A0C612E025E25D043843A0871B89882040000110488001ABA2A2804AB1A182A2804C4CD1E028A039071AAD15140535592B;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hA0A280CA312182A2804C4C9160A8A02224AB4545001A992886880A00A034515007094F35405002135515002193922028020248A2A000214B767324405005012A8A80386A79A20280101AA8A8030C9CD1014000135515000168ECE4A5895454142BC95014150544AD12AC1528D560A9A34582A59A2C152D85B42DA02DA16D456D0B6A2B695B453417E0545A452282838424415050C528A8B15140AA85558A8A0558154155054280AA0A8585450A80AA854582A2A2854502AA35966BA897512EA02450507084882A0A18A518959042A1612A1412A096A08504A042822890A5A4294850A10A14212D21528854A242A5408512A22144B0408822044288854A042895;
// synopsys translate_on

// Location: M9K_X73_Y23_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h11022160854910A8042885458242B9A0D2CD5010026210D74501486B9A3A282842B12A8A810AE4A80A0504892894C12235304946860919A1824AC1505402A0AA2541544A92A09A0BC0285229141418424415021844486242029094C48404C0482482410090483090848052121814484242029198CCE44722390120BC0285229141418424415021844664110842188423090C4A904282C250504A80B504280A04280510E42116908A420A1082840B48514428A2428A810A0A88850582040220405110A2810A0A888101608512214010A0A8B0E492452714829792A0200449984425689560A946AB054D1A2C152CD160A96C2DA16D016D0B6A2B685B515B4ADA02;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hB62B40B40AA856815582AA016C16856854281685458A850A8B15140AA85558A8A0558154155054280AA0A8585450A80AA854582A2A2854502AA35966BA897512EA0D14528D10545828D560ACD0414502CA5582B241051406C9560AC904145016B1A51A982446A60928D0C123243049582A0A80541544A82A89525404B1280A02909405302900581425090405090C48212189080A42531210130120920904024120C2421201484860512109080A466333911C88E49A28446882A1811298164820A10194A6059208284059A98166820A10166201880401108462010018008204100400208030804200088403008804201004C433190C860211FCAB460C1A08001C;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h882821010163108D9A232274D4209101409B841220281250824405024A50401040988E9420A0924820A0812489CA301404161112372130009703506041001000E63B50A0820404150141C6E10104082A0A2289C28208105014451384041020A8288A270A0820515051144A1450415000A0104981A8514105400280412606E544040511530A04001148803328280A08208CCA04425104650223288212A3128312831280C4A084A211940242544250625062501994199442128048CA88CA08CA0CCA0312831288625009094088CA2084A082128091094140C4800433200119940062501223202023282442500109404B06650114332840B0C4A08CCA089500A12A;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h0142540160940D06A06837124A13892589C0D06A068342504A090042055048024924000015540202A94268D18E63982108662755D2B9152C90DA0102288A6894CA80FF73366318D8B18425597036C480DAE3E87EB0615A30AC9856CC2B06158B089C960C2B06158B0ACD856CCC3D1562E06D8901B5C7D0EB3F0C2B394C2B3F0C2B2A630ADF0C2B6530AC698C2B37861584C2B6A615B3CC2B5B0AC430AD9987A0613183100C4110E806311218C6C4AC80C018C327C1E0D8E6C73652C82A5C6249253445A2004D753E8A205966D30E478D18B9607EB0F162486249930266E5BCA204926530E57AD0AB9617EB8F3224860491B1B19118C83A31D03218C2D9204287;
// synopsys translate_on

// Location: M9K_X73_Y25_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h11022160854910A8042885458242B9A0D2CD5010026210D74501486B9A3A282842B12A8A810AE4A80A0504892894C12235304946860919A1824AC1505402A0AA2541544A92A09A0BC0285229141418424415021844486242029094C48404C0482482410090483090848052121814484242029198CCE44722390120BC0285229141418424415021844664110842188423090C4A904282C250504A80B504280A04280510E42116908A420A1082840B48514428A2428A810A0A88850582040220405110A2810A0A888101608512214010A0A8B0E492452714829792A0200449984425689560A946AB054D1A2C152CD160A96C2DA16D016D0B6A2B685B515B4ADA02;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hB62B40B40AA856815582AA016C16856854281685458A850A8B15140AA85558A8A0558154155054280AA0A8585450A80AA854582A2A2854502AA35966BA897512EA0D14528D10545828D560ACD0414502CA5582B241051406C9560AC904145016B1A51A982446A60928D0C123243049582A0A80541544A82A89525404B1280A02909405302900581425090405090C48212189080A42531210130120920904024120C2421201484860512109080A466333911C88E49A28446882A1811298164820A10194A6059208284059A98166820A10166201880401108462010018008204100400208030804200088403008804201004C433190C860211FCAB460C1A08001C;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h882821010163108D9A232274D4209101409B841220281250824405024A50401040988E9420A0924820A0812489CA301404161112372130009703506041001000E63B50A0820404150141C6E10104082A0A2289C28208105014451384041020A8288A270A0820515051144A1450415000A0104981A8514105400280412606E544040511530A04001148803328280A08208CCA04425104650223288212A3128312831280C4A084A211940242544250625062501994199442128048CA88CA08CA0CCA0312831288625009094088CA2084A082128091094140C4800433200119940062501223202023282442500109404B06650114332840B0C4A08CCA089500A12A;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0142540160940D06A06837124A13892589C0D06A068342504A090042055048024924000015540202A94268D18E63982108662755D2B9152C90DA0102288A6894CA80FF73366318D8B18425597036C480DAE3E87EB0615A30AC9856CC2B06158B089C960C2B06158B0ACD856CCC3D1562E06D8901B5C7D0EB3F0C2B394C2B3F0C2B2A630ADF0C2B6530AC698C2B37861584C2B6A615B3CC2B5B0AC430AD9987A0613183100C4110E806311218C6C4AC80C018C327C1E0D8E6C73652C82A5C6249253445A2004D753E8A205966D30E478D18B9607EB0F162486249930266E5BCA204926530E57AD0AB9617EB8F3224860491B1B19118C83A31D03218C2D9204287;
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N28
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~2 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a18~portadataout ) # 
// ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (((\PRGROM|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// !\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~2 .lut_mask = 16'hF0AC;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y21_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h0C0000000000000000000000002223222300000000815CA038306020477424142444644C7F3CFC7C644449544844442400C00C7F30414D181C303060414939730963180640377F41086909496341490B6F191C1441000049494D49497F49497F450C000800083E1C410377663A7F040000181800000000000000000F7373105B5B00030B7B7B7B617B63630004040400002140004008A091514001402828445000500242801141210102A280414000400A829121401141210102414080820505020208120A02041024540014009A20A022808A80820A00105002411044110408220A08282411044110408220A08282414820A1220A104040440404414020A122;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h02004149105008284B087014789741470874147A10E0020F49740107243A0082F21804712D023086811D4870410F4974010E4874010BB3C8701C789741C708741C7886031C4B418C21A0C710E021E25D043843A0879B81887414789701570870157A10E8020F497001172438008AF21A04712C02B086015D4874410F4970012E4870012BB3C8741C789701D708701D7886831C4B01AC2180D710E821E25C04B84380979B81897414788701570870147A92E8820F4870411724380082F25A04710C02B086011D0974410F4870412E4870410BB3C9741C788701D708701C7896831C4301AC2180C712E821E21C04B84380879B89897415788701570870147A12E8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h022F4870411724382082F25A05710C02B086011D0974012F4870012E4870010BB3C9741D788701D708701C7896835C4301AC2180C712E825E21C04B84380879B89887015788741478974147290E0022F48740107A4BA0082E21805710D02389681194870412F4874410F4974010BB388701D788741C789741C7086035C43418E25A0C610E025E21D043C4BA0871B81897015789741470874147292E0822F49744107243A2082E25805712D02308681190970012F4974410E4874410BB389701D789741C708741C7096035C4B418C21A0C612E025E25D043843A0871B89882040000110488001ABA2A2804AB1A182A2804C4CD1E028A039071AAD15140535592B;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hA0A280CA312182A2804C4C9160A8A02224AB4545001A992886880A00A034515007094F35405002135515002193922028020248A2A000214B767324405005012A8A80386A79A20280101AA8A8030C9CD1014000135515000168ECE4A5895454142BC95014150544AD12AC1528D560A9A34582A59A2C152D85B42DA02DA16D456D0B6A2B695B453417E0545A452282838424415050C528A8B15140AA85558A8A0558154155054280AA0A8585450A80AA854582A2A2854502AA35966BA897512EA02450507084882A0A18A518959042A1612A1412A096A08504A042822890A5A4294850A10A14212D21528854A242A5408512A22144B0408822044288854A042895;
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N10
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~3 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~3_combout  = (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  & (((\PRGROM|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  & (\PRGROM|altsyncram_component|auto_generated|ram_block1a10~portadataout  & 
// (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~3 .lut_mask = 16'hEC2C;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N16
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~10 (
// Equation(s):
// \BUS|BUS_OUT[2]~10_combout  = (\CPU|Selector16~0_combout  & (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~3_combout )) # (!\CPU|Selector16~0_combout  & (((\BUS|LessThan0~0_combout  & \SYSRAM|altsyncram_component|auto_generated|q_a 
// [2]))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~3_combout ),
	.datab(\CPU|Selector16~0_combout ),
	.datac(\BUS|LessThan0~0_combout ),
	.datad(\SYSRAM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~10 .lut_mask = 16'hB888;
defparam \BUS|BUS_OUT[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N26
fiftyfivenm_lcell_comb \CPU|DL[2]~2 (
// Equation(s):
// \CPU|DL[2]~2_combout  = (\BUS|BUS_OUT[3]~9_combout  & ((\CPU|Selector37~6_combout ))) # (!\BUS|BUS_OUT[3]~9_combout  & (\BUS|BUS_OUT[2]~10_combout ))

	.dataa(\BUS|BUS_OUT[2]~10_combout ),
	.datab(gnd),
	.datac(\CPU|Selector37~6_combout ),
	.datad(\BUS|BUS_OUT[3]~9_combout ),
	.cin(gnd),
	.combout(\CPU|DL[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[2]~2 .lut_mask = 16'hF0AA;
defparam \CPU|DL[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N7
dffeas \CPU|IR[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[2] .is_wysiwyg = "true";
defparam \CPU|IR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
fiftyfivenm_lcell_comb \CPU|mcode|Equal19~0 (
// Equation(s):
// \CPU|mcode|Equal19~0_combout  = (!\CPU|IR [2] & (!\CPU|IR [4] & \CPU|IR [3]))

	.dataa(\CPU|IR [2]),
	.datab(gnd),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal19~0 .lut_mask = 16'h0500;
defparam \CPU|mcode|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N2
fiftyfivenm_lcell_comb \CPU|mcode|Equal21~1 (
// Equation(s):
// \CPU|mcode|Equal21~1_combout  = (!\CPU|IR [7] & (\CPU|IR [5] & \CPU|IR [6]))

	.dataa(gnd),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal21~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal21~1 .lut_mask = 16'h3000;
defparam \CPU|mcode|Equal21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux357~2 (
// Equation(s):
// \CPU|mcode|Mux357~2_combout  = (\CPU|mcode|Equal19~0_combout  & (\CPU|IR [0] & (\CPU|IR [1] & \CPU|mcode|Equal21~1_combout )))

	.dataa(\CPU|mcode|Equal19~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Equal21~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux357~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux357~2 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux357~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N9
dffeas \CPU|ALU_Op_r.ALU_OP_ARR (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux357~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_ARR .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_ARR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N2
fiftyfivenm_lcell_comb \CPU|alu|Q[0]~13 (
// Equation(s):
// \CPU|alu|Q[0]~13_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|BusB [1] & (\CPU|BusA_r [1]))) # (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (((\CPU|alu|Selector7~8_combout ))))

	.dataa(\CPU|BusB [1]),
	.datab(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datac(\CPU|BusA_r [1]),
	.datad(\CPU|alu|Selector7~8_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[0]~13 .lut_mask = 16'hB380;
defparam \CPU|alu|Q[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
fiftyfivenm_lcell_comb \CPU|S[0]~1 (
// Equation(s):
// \CPU|S[0]~1_combout  = (\CPU|mcode|Mux267~2_combout  & ((\CPU|alu|Q[0]~13_combout ))) # (!\CPU|mcode|Mux267~2_combout  & (\CPU|Add1~0_combout ))

	.dataa(\CPU|Add1~0_combout ),
	.datab(\CPU|alu|Q[0]~13_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux267~2_combout ),
	.cin(gnd),
	.combout(\CPU|S[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[0]~1 .lut_mask = 16'hCCAA;
defparam \CPU|S[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N7
dffeas \CPU|S[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[0]~1_combout ),
	.asdata(\CPU|Add2~0_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[0] .is_wysiwyg = "true";
defparam \CPU|S[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
fiftyfivenm_lcell_comb \CPU|S[1]~0 (
// Equation(s):
// \CPU|S[1]~0_combout  = (\CPU|mcode|Mux267~2_combout  & ((\CPU|alu|Q[1]~2_combout ))) # (!\CPU|mcode|Mux267~2_combout  & (\CPU|Add1~2_combout ))

	.dataa(\CPU|Add1~2_combout ),
	.datab(\CPU|alu|Q[1]~2_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux267~2_combout ),
	.cin(gnd),
	.combout(\CPU|S[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[1]~0 .lut_mask = 16'hCCAA;
defparam \CPU|S[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N5
dffeas \CPU|S[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[1]~0_combout ),
	.asdata(\CPU|Add2~2_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[1] .is_wysiwyg = "true";
defparam \CPU|S[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N12
fiftyfivenm_lcell_comb \CPU|Selector30~2 (
// Equation(s):
// \CPU|Selector30~2_combout  = (\CPU|Selector30~1_combout  & (((\CPU|AD [1]) # (\CPU|Selector30~0_combout )))) # (!\CPU|Selector30~1_combout  & (\CPU|S [1] & ((!\CPU|Selector30~0_combout ))))

	.dataa(\CPU|S [1]),
	.datab(\CPU|AD [1]),
	.datac(\CPU|Selector30~1_combout ),
	.datad(\CPU|Selector30~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector30~2 .lut_mask = 16'hF0CA;
defparam \CPU|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N26
fiftyfivenm_lcell_comb \CPU|Selector30~3 (
// Equation(s):
// \CPU|Selector30~3_combout  = (\CPU|Selector30~2_combout  & (((\CPU|PCAdder[1]~1_combout ) # (!\CPU|Selector30~0_combout )))) # (!\CPU|Selector30~2_combout  & (\CPU|BAL [1] & ((\CPU|Selector30~0_combout ))))

	.dataa(\CPU|Selector30~2_combout ),
	.datab(\CPU|BAL [1]),
	.datac(\CPU|PCAdder[1]~1_combout ),
	.datad(\CPU|Selector30~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector30~3 .lut_mask = 16'hE4AA;
defparam \CPU|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~8 (
// Equation(s):
// \BUS|BUS_OUT[3]~8_combout  = (!\CPU|Selector26~2_combout  & (\BUS|BUS_OUT[3]~0_combout  & (!\CPU|Selector24~2_combout  & !\CPU|Selector25~2_combout )))

	.dataa(\CPU|Selector26~2_combout ),
	.datab(\BUS|BUS_OUT[3]~0_combout ),
	.datac(\CPU|Selector24~2_combout ),
	.datad(\CPU|Selector25~2_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~8 .lut_mask = 16'h0004;
defparam \BUS|BUS_OUT[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~6 (
// Equation(s):
// \BUS|BUS_OUT[3]~6_combout  = (\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout  & (!\CPU|Selector23~1_combout  & (!\CPU|Selector22~0_combout  & \CPU|WRn_i~q )))

	.dataa(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.datab(\CPU|Selector23~1_combout ),
	.datac(\CPU|Selector22~0_combout ),
	.datad(\CPU|WRn_i~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~6 .lut_mask = 16'h0200;
defparam \BUS|BUS_OUT[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~7 (
// Equation(s):
// \BUS|BUS_OUT[3]~7_combout  = (!\CPU|Selector28~1_combout  & (\CPU|Selector29~1_combout  & (\BUS|BUS_OUT[3]~6_combout  & \CPU|Selector27~1_combout )))

	.dataa(\CPU|Selector28~1_combout ),
	.datab(\CPU|Selector29~1_combout ),
	.datac(\BUS|BUS_OUT[3]~6_combout ),
	.datad(\CPU|Selector27~1_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~7 .lut_mask = 16'h4000;
defparam \BUS|BUS_OUT[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~9 (
// Equation(s):
// \BUS|BUS_OUT[3]~9_combout  = (\BUS|BUS_OUT[3]~4_combout ) # ((\CPU|Selector30~3_combout  & (\BUS|BUS_OUT[3]~8_combout  & \BUS|BUS_OUT[3]~7_combout )))

	.dataa(\CPU|Selector30~3_combout ),
	.datab(\BUS|BUS_OUT[3]~8_combout ),
	.datac(\BUS|BUS_OUT[3]~7_combout ),
	.datad(\BUS|BUS_OUT[3]~4_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~9 .lut_mask = 16'hFF80;
defparam \BUS|BUS_OUT[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y32_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h81A20020D1001A2006A800208812A88AC0440044019540044404492A002AA88846A08888891AA20022242040200444201111080202210800884050441310842001084002008100881080A40444445059101114092A002210100004440020400020001000000210800002001008804000001009884862630218688881080A40044445058101114092A2C6A6250400128624A4685068A0434400688A240608A20608A0040834449A2268801A2006A24D14468A0068A801AA2800D5108354403444001A2801A22840D11020D14034501AA2041008401505022A028800800A04A50A016005222902291144082445240122282525892CC52C296009614B004B025812;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h9209029008A01201148A08452412052012A01201148A440209145028201148A081448110144011200880224850402028205048A028201040A09349249A4D34126904044244040440E00562A60544456201148A11151110C200522840544443028084088884002221000044211011080A0882621084002108004010241000400080000111002208002000A000004444000088404000111000810000800040000008420000080040220100000040262121898C08628008020020200C08989322A2216000222080A8880C008888222A2203020004885020400522040848020210009000800490810001020409100810084080D49219AC869940D8011AA1484040D8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h29090141420C4A4105411060B2A2200450575444008A0BEA888011417911191110485EB22222024A22220804AB22305454468192BEA03110BA5BE8540348142BF27AA88888A01001140DF5111111100022812E222220000044025D44444400008A04AA8888800001100951155111115221110C85D45544044408844422571114900011214204220048802E8AAAA8AA8B2B22017911179108AE88C868A9688968886886122252224B44095915591179117910574457444BE8802F22AB222B222F220BA88AA889511005D4402E2222E2208AA88885544542E22200BA8080554401510150BA80A0BA888151100554450127110100BA884012A2202A220AE50005C2;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h000A94002AB22E179150AE8B805F4540AB22E179150A8BE9792A222A241504F00000F3F3C000F078001268510A108442002126DDD0080325928B29A0004361868AA2C295A76A1001A109343A8828AA40A117A07F4301A180D04068A034601A10090688E034101A000D0C0680A03D506510515481422F40F401C03409A03401C03405200D01C0342680D014803460601A320340001A000034480D0D80D014078C41A10102286058881422001080015004A814800531991488A54530A7E81044FFFE288011E0075D67E021145C0144158C00A8455E2AF2169393980A1B13CCEA021145C0144158C00A8455E22F2169393988A12288008028A152A25AD40004A5C0;
// synopsys translate_on

// Location: M9K_X73_Y27_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h04000000000000000000000000FEFFFEFF00000000424CFC6C7C3C7C65647CFC3C7C7C7C406C7C447C3401547F6C7C7C00C008006000770F777F1F3F037B6F3E0F3E7F7F70633F007F3B01413E637F7E2E0F08144100007F7F077B7B7F7F6F407F06001800082A0000007263127F0700001818000000000000000007626310664E0000063E7F7F407F63220004040400001444854482A200544200420008015121112020880544204400A88004448544800880104405442004000444088800111022200022204440000448044049022002000888000220001100441104411008822208880040100401000802200880044802A1002A1005400044000440022100;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h22000440011000A8010569E76846DE76056DE6638AD08CED446C067622B60332C154F7508B7BA055BD91856806ED446C46EC456C46CA030569FF6846DFF6056DFE60553FD422DFE8156FE40AD3DDA11B7BB02B6F660AB0856DE66846DE76056DE6638AD88CCD446C067622B60332C156F6508B7BA055BD91856C06CD446C46EC456C46CA03056DFE6846DFF6056DFE6055BF9422DFE8156FE40ADBD9A11B7BB02B6F660AB0856DE668569E660569E7638AD80CCD4568066622B4233AC156F650AA7B20553DD1856C46CD456846CC456806EA03056DFE68569FE60569FF6055BF942A9FC8154FF40ADBD9A15A7B302B4F760AB08569E768569E660569E7630AD0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h0CED4568466622B4233AC154F750AA7B20553DD1C56846ED456806CC456806EA030569FF68569FE60569FF60553FD42A9FC8154FF40AD3DDA15A7B302B4F760AB8846DE66846DE76846DE66B08D88CCD446C4676A2360332D116F6508B7BA845BD95C46C06CD446C06ED446C46CA03446DFE6846DFF6846DFE6845BF9422DFEA116FE508DBD9A11B7BB4236F668AB88569E66856DE76056DE66B8AD08CCD456C067622B60332D154F650AB7BA055BD95856806CD456C46EC456C46CA034569FE6856DFF6056DFE68553F942ADFE8156FE50AD3D9A15B7BB02B6F668AB083F05EA2F407E8BD008AAAA88F4BA080AA888FC1C404AA2A23D962000544447906088A;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hA8A88FCB2080A8888F4184042A2A23F2C02151511E8B00000202222F201011117B00250111117A10111117A08A880888BD01200022FC06A04105011111790808888BD8212888888BD0888888BF0454044445E848100117A02B820850044444446B4400445421202C00A44520452228810488A480244504A4B12598A5852C012C296009604B02011408116C8088888905910111604CB4209145028201148A081448110144011200880224850402028205048A028201040A09349249A4D341268D11111120B020222C099688D010688021A0001A220480C110206088001A0126804D0001A000340934408D1000688400D502003540106A8003440000D100068810;
// synopsys translate_on

// Location: M9K_X73_Y28_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h81A20020D1001A2006A800208812A88AC0440044019540044404492A002AA88846A08888891AA20022242040200444201111080202210800884050441310842001084002008100881080A40444445059101114092A002210100004440020400020001000000210800002001008804000001009884862630218688881080A40044445058101114092A2C6A6250400128624A4685068A0434400688A240608A20608A0040834449A2268801A2006A24D14468A0068A801AA2800D5108354403444001A2801A22840D11020D14034501AA2041008401505022A028800800A04A50A016005222902291144082445240122282525892CC52C296009614B004B025812;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h9209029008A01201148A08452412052012A01201148A440209145028201148A081448110144011200880224850402028205048A028201040A09349249A4D34126904044244040440E00562A60544456201148A11151110C200522840544443028084088884002221000044211011080A0882621084002108004010241000400080000111002208002000A000004444000088404000111000810000800040000008420000080040220100000040262121898C08628008020020200C08989322A2216000222080A8880C008888222A2203020004885020400522040848020210009000800490810001020409100810084080D49219AC869940D8011AA1484040D8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h29090141420C4A4105411060B2A2200450575444008A0BEA888011417911191110485EB22222024A22220804AB22305454468192BEA03110BA5BE8540348142BF27AA88888A01001140DF5111111100022812E222220000044025D44444400008A04AA8888800001100951155111115221110C85D45544044408844422571114900011214204220048802E8AAAA8AA8B2B22017911179108AE88C868A9688968886886122252224B44095915591179117910574457444BE8802F22AB222B222F220BA88AA889511005D4402E2222E2208AA88885544542E22200BA8080554401510150BA80A0BA888151100554450127110100BA884012A2202A220AE50005C2;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h000A94002AB22E179150AE8B805F4540AB22E179150A8BE9792A222A241504F00000F3F3C000F078001268510A108442002126DDD0080325928B29A0004361868AA2C295A76A1001A109343A8828AA40A117A07F4301A180D04068A034601A10090688E034101A000D0C0680A03D506510515481422F40F401C03409A03401C03405200D01C0342680D014803460601A320340001A000034480D0D80D014078C41A10102286058881422001080015004A814800531991488A54530A7E81044FFFE288011E0075D67E021145C0144158C00A8455E2AF2169393980A1B13CCEA021145C0144158C00A8455E22F2169393988A12288008028A152A25AD40004A5C0;
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N4
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~0 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~0_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a9~portadataout ) # 
// ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (((\PRGROM|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// !\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~0 .lut_mask = 16'hCCB8;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y26_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~2_combout ,\CPU|Selector25~2_combout ,\CPU|Selector26~2_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~3_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../NES_clone/MIF_FILES/nestest.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h04000000000000000000000000FEFFFEFF00000000424CFC6C7C3C7C65647CFC3C7C7C7C406C7C447C3401547F6C7C7C00C008006000770F777F1F3F037B6F3E0F3E7F7F70633F007F3B01413E637F7E2E0F08144100007F7F077B7B7F7F6F407F06001800082A0000007263127F0700001818000000000000000007626310664E0000063E7F7F407F63220004040400001444854482A200544200420008015121112020880544204400A88004448544800880104405442004000444088800111022200022204440000448044049022002000888000220001100441104411008822208880040100401000802200880044802A1002A1005400044000440022100;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h22000440011000A8010569E76846DE76056DE6638AD08CED446C067622B60332C154F7508B7BA055BD91856806ED446C46EC456C46CA030569FF6846DFF6056DFE60553FD422DFE8156FE40AD3DDA11B7BB02B6F660AB0856DE66846DE76056DE6638AD88CCD446C067622B60332C156F6508B7BA055BD91856C06CD446C46EC456C46CA03056DFE6846DFF6056DFE6055BF9422DFE8156FE40ADBD9A11B7BB02B6F660AB0856DE668569E660569E7638AD80CCD4568066622B4233AC156F650AA7B20553DD1856C46CD456846CC456806EA03056DFE68569FE60569FF6055BF942A9FC8154FF40ADBD9A15A7B302B4F760AB08569E768569E660569E7630AD0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h0CED4568466622B4233AC154F750AA7B20553DD1C56846ED456806CC456806EA030569FF68569FE60569FF60553FD42A9FC8154FF40AD3DDA15A7B302B4F760AB8846DE66846DE76846DE66B08D88CCD446C4676A2360332D116F6508B7BA845BD95C46C06CD446C06ED446C46CA03446DFE6846DFF6846DFE6845BF9422DFEA116FE508DBD9A11B7BB4236F668AB88569E66856DE76056DE66B8AD08CCD456C067622B60332D154F650AB7BA055BD95856806CD456C46EC456C46CA034569FE6856DFF6056DFE68553F942ADFE8156FE50AD3D9A15B7BB02B6F668AB083F05EA2F407E8BD008AAAA88F4BA080AA888FC1C404AA2A23D962000544447906088A;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'hA8A88FCB2080A8888F4184042A2A23F2C02151511E8B00000202222F201011117B00250111117A10111117A08A880888BD01200022FC06A04105011111790808888BD8212888888BD0888888BF0454044445E848100117A02B820850044444446B4400445421202C00A44520452228810488A480244504A4B12598A5852C012C296009604B02011408116C8088888905910111604CB4209145028201148A081448110144011200880224850402028205048A028201040A09349249A4D341268D11111120B020222C099688D010688021A0001A220480C110206088001A0126804D0001A000340934408D1000688400D502003540106A8003440000D100068810;
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N18
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~1 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout  = (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~0_combout  & (((\PRGROM|altsyncram_component|auto_generated|ram_block1a25~portadataout ) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~0_combout  & (\PRGROM|altsyncram_component|auto_generated|ram_block1a17~portadataout  & 
// ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~0_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~1 .lut_mask = 16'hE2CC;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~5 (
// Equation(s):
// \BUS|BUS_OUT[1]~5_combout  = (\CPU|Selector16~0_combout  & (((\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout )))) # (!\CPU|Selector16~0_combout  & (\BUS|LessThan0~0_combout  & (\SYSRAM|altsyncram_component|auto_generated|q_a 
// [1])))

	.dataa(\BUS|LessThan0~0_combout ),
	.datab(\CPU|Selector16~0_combout ),
	.datac(\SYSRAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~5 .lut_mask = 16'hEC20;
defparam \BUS|BUS_OUT[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N16
fiftyfivenm_lcell_comb \CPU|DL[1]~1 (
// Equation(s):
// \CPU|DL[1]~1_combout  = (\BUS|BUS_OUT[3]~9_combout  & (\CPU|Selector38~6_combout )) # (!\BUS|BUS_OUT[3]~9_combout  & ((\BUS|BUS_OUT[1]~5_combout )))

	.dataa(\BUS|BUS_OUT[3]~9_combout ),
	.datab(gnd),
	.datac(\CPU|Selector38~6_combout ),
	.datad(\BUS|BUS_OUT[1]~5_combout ),
	.cin(gnd),
	.combout(\CPU|DL[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[1]~1 .lut_mask = 16'hF5A0;
defparam \CPU|DL[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N9
dffeas \CPU|IR[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[1] .is_wysiwyg = "true";
defparam \CPU|IR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux0~1 (
// Equation(s):
// \CPU|mcode|Mux0~1_combout  = \CPU|IR [5] $ (((\CPU|IR [6] & (!\CPU|P [6])) # (!\CPU|IR [6] & ((!\CPU|P [7])))))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|P [6]),
	.datad(\CPU|P [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux0~1 .lut_mask = 16'hC693;
defparam \CPU|mcode|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux0~0 (
// Equation(s):
// \CPU|mcode|Mux0~0_combout  = \CPU|IR [5] $ (((\CPU|IR [6] & (!\CPU|P [1])) # (!\CPU|IR [6] & ((!\CPU|P [0])))))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|P [1]),
	.datac(\CPU|P [0]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux0~0 .lut_mask = 16'hD827;
defparam \CPU|mcode|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux0~2 (
// Equation(s):
// \CPU|mcode|Mux0~2_combout  = (\CPU|IR [7] & ((\CPU|mcode|Mux0~0_combout ))) # (!\CPU|IR [7] & (\CPU|mcode|Mux0~1_combout ))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux0~1_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|mcode|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux0~2 .lut_mask = 16'hFC0C;
defparam \CPU|mcode|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~4 (
// Equation(s):
// \CPU|mcode|Mux245~4_combout  = (\CPU|IR [2]) # ((\CPU|mcode|Mux0~2_combout  & (\CPU|IR [4] & !\CPU|IR [0])))

	.dataa(\CPU|mcode|Mux0~2_combout ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~4 .lut_mask = 16'hCCEC;
defparam \CPU|mcode|Mux245~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux105~0 (
// Equation(s):
// \CPU|mcode|Mux105~0_combout  = (\CPU|IR [0]) # ((!\CPU|IR [3] & ((\CPU|IR [6]) # (\CPU|IR [5]))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [6]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux105~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux105~0 .lut_mask = 16'hFF54;
defparam \CPU|mcode|Mux105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~5 (
// Equation(s):
// \CPU|mcode|Mux245~5_combout  = (\CPU|mcode|Mux105~0_combout ) # ((\CPU|IR [7]) # ((!\CPU|mcode|Mux255~0_combout ) # (!\CPU|Equal11~5_combout )))

	.dataa(\CPU|mcode|Mux105~0_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|Equal11~5_combout ),
	.datad(\CPU|mcode|Mux255~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~5 .lut_mask = 16'hEFFF;
defparam \CPU|mcode|Mux245~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~6 (
// Equation(s):
// \CPU|mcode|Mux245~6_combout  = ((\CPU|IR [0] & \CPU|mcode|process_0~3_combout )) # (!\CPU|mcode|Mux245~5_combout )

	.dataa(gnd),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux245~5_combout ),
	.datad(\CPU|mcode|process_0~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~6 .lut_mask = 16'hCF0F;
defparam \CPU|mcode|Mux245~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~7 (
// Equation(s):
// \CPU|mcode|Mux245~7_combout  = (!\CPU|IR [1] & ((\CPU|mcode|Mux245~4_combout ) # ((!\CPU|IR [4] & \CPU|mcode|Mux245~6_combout ))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux245~4_combout ),
	.datad(\CPU|mcode|Mux245~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~7 .lut_mask = 16'h5150;
defparam \CPU|mcode|Mux245~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~8 (
// Equation(s):
// \CPU|mcode|Mux245~8_combout  = (\CPU|IR [2] & (((!\CPU|mcode|process_0~3_combout )))) # (!\CPU|IR [2] & (\CPU|mcode|Mux3~0_combout  & (!\CPU|mcode|Equal10~1_combout )))

	.dataa(\CPU|mcode|Mux3~0_combout ),
	.datab(\CPU|mcode|Equal10~1_combout ),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~8 .lut_mask = 16'h0F22;
defparam \CPU|mcode|Mux245~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~0 (
// Equation(s):
// \CPU|mcode|Mux245~0_combout  = (!\CPU|mcode|Mux105~0_combout  & (!\CPU|IR [7] & (\CPU|Equal11~5_combout  & \CPU|mcode|Mux255~0_combout )))

	.dataa(\CPU|mcode|Mux105~0_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|Equal11~5_combout ),
	.datad(\CPU|mcode|Mux255~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~0 .lut_mask = 16'h1000;
defparam \CPU|mcode|Mux245~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~1 (
// Equation(s):
// \CPU|mcode|Mux245~1_combout  = (\CPU|IR [1] & (!\CPU|mcode|process_0~3_combout )) # (!\CPU|IR [1] & (((!\CPU|IR [5]) # (!\CPU|mcode|process_0~2_combout ))))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|process_0~2_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~1 .lut_mask = 16'h4777;
defparam \CPU|mcode|Mux245~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~2 (
// Equation(s):
// \CPU|mcode|Mux245~2_combout  = (\CPU|IR [4] & (\CPU|mcode|process_0~3_combout )) # (!\CPU|IR [4] & (((\CPU|IR [2] & \CPU|mcode|Mux245~1_combout ))))

	.dataa(\CPU|mcode|process_0~3_combout ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux245~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~2 .lut_mask = 16'hACA0;
defparam \CPU|mcode|Mux245~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~3 (
// Equation(s):
// \CPU|mcode|Mux245~3_combout  = (\CPU|IR [2] & (((\CPU|mcode|Mux245~2_combout )))) # (!\CPU|IR [2] & ((\CPU|mcode|Mux245~0_combout ) # ((\CPU|IR [0] & \CPU|mcode|Mux245~2_combout ))))

	.dataa(\CPU|mcode|Mux245~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux245~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~3 .lut_mask = 16'hFE0A;
defparam \CPU|mcode|Mux245~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~9 (
// Equation(s):
// \CPU|mcode|Mux245~9_combout  = (\CPU|IR [3] & (((\CPU|mcode|Mux245~3_combout )))) # (!\CPU|IR [3] & ((\CPU|mcode|Mux245~7_combout ) # ((\CPU|mcode|Mux245~8_combout ))))

	.dataa(\CPU|mcode|Mux245~7_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Mux245~8_combout ),
	.datad(\CPU|mcode|Mux245~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~9 .lut_mask = 16'hFE32;
defparam \CPU|mcode|Mux245~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux244~4 (
// Equation(s):
// \CPU|mcode|Mux244~4_combout  = (\CPU|IR [2] & (\CPU|mcode|process_0~3_combout  & ((!\CPU|IR [3]) # (!\CPU|IR [4]))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|process_0~3_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux244~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux244~4 .lut_mask = 16'h20A0;
defparam \CPU|mcode|Mux244~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux244~3 (
// Equation(s):
// \CPU|mcode|Mux244~3_combout  = (\CPU|mcode|Mux32~6_combout  & ((\CPU|IR [0]) # ((\CPU|mcode|Mux255~0_combout  & !\CPU|IR [7]))))

	.dataa(\CPU|mcode|Mux255~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|mcode|Mux32~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux244~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux244~3 .lut_mask = 16'hCE00;
defparam \CPU|mcode|Mux244~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux244~1 (
// Equation(s):
// \CPU|mcode|Mux244~1_combout  = (\CPU|IR [5] & (!\CPU|IR [0] & (\CPU|mcode|process_0~2_combout  & \CPU|mcode|Mux255~0_combout )))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|process_0~2_combout ),
	.datad(\CPU|mcode|Mux255~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux244~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux244~1 .lut_mask = 16'h2000;
defparam \CPU|mcode|Mux244~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux244~2 (
// Equation(s):
// \CPU|mcode|Mux244~2_combout  = (\CPU|IR [3] & ((\CPU|mcode|Mux244~1_combout ) # ((!\CPU|Equal11~5_combout  & \CPU|IR [4]))))

	.dataa(\CPU|mcode|Mux244~1_combout ),
	.datab(\CPU|Equal11~5_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux244~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux244~2 .lut_mask = 16'hBA00;
defparam \CPU|mcode|Mux244~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N12
fiftyfivenm_lcell_comb \CPU|Equal13~0 (
// Equation(s):
// \CPU|Equal13~0_combout  = \CPU|MCycle [2] $ (((\CPU|mcode|Mux244~4_combout ) # ((\CPU|mcode|Mux244~3_combout ) # (\CPU|mcode|Mux244~2_combout ))))

	.dataa(\CPU|mcode|Mux244~4_combout ),
	.datab(\CPU|mcode|Mux244~3_combout ),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|mcode|Mux244~2_combout ),
	.cin(gnd),
	.combout(\CPU|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal13~0 .lut_mask = 16'h0F1E;
defparam \CPU|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux246~3 (
// Equation(s):
// \CPU|mcode|Mux246~3_combout  = ((\CPU|IR [1]) # ((\CPU|IR [0]) # (\CPU|IR [7]))) # (!\CPU|IR [6])

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux246~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux246~3 .lut_mask = 16'hFFFD;
defparam \CPU|mcode|Mux246~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux246~4 (
// Equation(s):
// \CPU|mcode|Mux246~4_combout  = (\CPU|IR [2] & ((\CPU|IR [4] & ((!\CPU|IR [3]))) # (!\CPU|IR [4] & (\CPU|mcode|Mux246~3_combout  & \CPU|IR [3]))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|mcode|Mux246~3_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux246~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux246~4 .lut_mask = 16'h08A0;
defparam \CPU|mcode|Mux246~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux246~0 (
// Equation(s):
// \CPU|mcode|Mux246~0_combout  = (\CPU|IR [5]) # ((\CPU|IR [1]) # (\CPU|IR [7]))

	.dataa(\CPU|IR [5]),
	.datab(gnd),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux246~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux246~0 .lut_mask = 16'hFFFA;
defparam \CPU|mcode|Mux246~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux246~1 (
// Equation(s):
// \CPU|mcode|Mux246~1_combout  = (\CPU|IR [3] & (((\CPU|IR [4])))) # (!\CPU|IR [3] & (!\CPU|IR [0] & ((\CPU|IR [6]) # (\CPU|IR [4]))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [6]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux246~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux246~1 .lut_mask = 16'hF054;
defparam \CPU|mcode|Mux246~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux246~2 (
// Equation(s):
// \CPU|mcode|Mux246~2_combout  = (!\CPU|IR [2] & ((\CPU|IR [0] & ((!\CPU|mcode|Mux246~1_combout ))) # (!\CPU|IR [0] & ((\CPU|mcode|Mux246~0_combout ) # (\CPU|mcode|Mux246~1_combout )))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux246~0_combout ),
	.datad(\CPU|mcode|Mux246~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux246~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux246~2 .lut_mask = 16'h1154;
defparam \CPU|mcode|Mux246~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N22
fiftyfivenm_lcell_comb \CPU|Equal13~1 (
// Equation(s):
// \CPU|Equal13~1_combout  = (!\CPU|Equal13~0_combout  & (\CPU|MCycle [0] $ (((\CPU|mcode|Mux246~4_combout ) # (\CPU|mcode|Mux246~2_combout )))))

	.dataa(\CPU|Equal13~0_combout ),
	.datab(\CPU|mcode|Mux246~4_combout ),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|mcode|Mux246~2_combout ),
	.cin(gnd),
	.combout(\CPU|Equal13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal13~1 .lut_mask = 16'h0514;
defparam \CPU|Equal13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N28
fiftyfivenm_lcell_comb \CPU|process_4~0 (
// Equation(s):
// \CPU|process_4~0_combout  = (\CPU|Break~1_combout ) # ((\CPU|Equal13~1_combout  & (\CPU|MCycle [1] $ (!\CPU|mcode|Mux245~9_combout ))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|mcode|Mux245~9_combout ),
	.datac(\CPU|Break~1_combout ),
	.datad(\CPU|Equal13~1_combout ),
	.cin(gnd),
	.combout(\CPU|process_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|process_4~0 .lut_mask = 16'hF9F0;
defparam \CPU|process_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N24
fiftyfivenm_lcell_comb \CPU|MCycle~0 (
// Equation(s):
// \CPU|MCycle~0_combout  = (\CPU|process_4~0_combout ) # (!\CPU|MCycle [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|process_4~0_combout ),
	.cin(gnd),
	.combout(\CPU|MCycle~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MCycle~0 .lut_mask = 16'hFF0F;
defparam \CPU|MCycle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N25
dffeas \CPU|MCycle[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|MCycle~0_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MCycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MCycle[0] .is_wysiwyg = "true";
defparam \CPU|MCycle[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N30
fiftyfivenm_lcell_comb \CPU|MCycle~1 (
// Equation(s):
// \CPU|MCycle~1_combout  = (!\CPU|process_4~0_combout  & (\CPU|MCycle [0] $ (!\CPU|MCycle [1])))

	.dataa(gnd),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|process_4~0_combout ),
	.cin(gnd),
	.combout(\CPU|MCycle~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MCycle~1 .lut_mask = 16'h00C3;
defparam \CPU|MCycle~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N31
dffeas \CPU|MCycle[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|MCycle~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MCycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MCycle[1] .is_wysiwyg = "true";
defparam \CPU|MCycle[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N20
fiftyfivenm_lcell_comb \CPU|Equal0~2 (
// Equation(s):
// \CPU|Equal0~2_combout  = (!\CPU|MCycle [1] & !\CPU|MCycle [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~2 .lut_mask = 16'h000F;
defparam \CPU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~0 (
// Equation(s):
// \CPU|mcode|Mux108~0_combout  = (!\CPU|MCycle [2] & ((\CPU|MCycle [1] & (\CPU|MCycle [0] & \CPU|IR [3])) # (!\CPU|MCycle [1] & (!\CPU|MCycle [0]))))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~0 .lut_mask = 16'h4101;
defparam \CPU|mcode|Mux108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~3 (
// Equation(s):
// \CPU|mcode|Mux266~3_combout  = (\CPU|IR [4] & (((\CPU|mcode|Mux108~0_combout )))) # (!\CPU|IR [4] & (\CPU|Equal0~2_combout  & (!\CPU|MCycle [2])))

	.dataa(\CPU|Equal0~2_combout ),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux108~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~3 .lut_mask = 16'hF202;
defparam \CPU|mcode|Mux266~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~5 (
// Equation(s):
// \CPU|mcode|Mux266~5_combout  = (\CPU|Equal0~1_combout  & ((\CPU|mcode|Mux127~0_combout  & ((\CPU|IR [7]) # (!\CPU|IR [1]))) # (!\CPU|mcode|Mux127~0_combout  & (!\CPU|IR [1] & \CPU|IR [7]))))

	.dataa(\CPU|mcode|Mux127~0_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~5 .lut_mask = 16'hB200;
defparam \CPU|mcode|Mux266~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~6 (
// Equation(s):
// \CPU|mcode|Mux266~6_combout  = (\CPU|mcode|Mux266~5_combout ) # ((\CPU|Equal0~3_combout  & (\CPU|mcode|Equal21~1_combout  & !\CPU|IR [1])))

	.dataa(\CPU|Equal0~3_combout ),
	.datab(\CPU|mcode|Equal21~1_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Mux266~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~6 .lut_mask = 16'hFF08;
defparam \CPU|mcode|Mux266~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~4 (
// Equation(s):
// \CPU|mcode|Mux266~4_combout  = (!\CPU|mcode|Mux127~0_combout  & (\CPU|IR [1] & (\CPU|IR [7] & \CPU|Equal0~1_combout )))

	.dataa(\CPU|mcode|Mux127~0_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~4 .lut_mask = 16'h4000;
defparam \CPU|mcode|Mux266~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~7 (
// Equation(s):
// \CPU|mcode|Mux266~7_combout  = (!\CPU|IR [4] & ((\CPU|mcode|Mux266~4_combout ) # ((\CPU|mcode|Mux266~6_combout  & \CPU|Equal11~5_combout ))))

	.dataa(\CPU|mcode|Mux266~6_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|Equal11~5_combout ),
	.datad(\CPU|mcode|Mux266~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~7 .lut_mask = 16'h3320;
defparam \CPU|mcode|Mux266~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~8 (
// Equation(s):
// \CPU|mcode|Mux266~8_combout  = (!\CPU|IR [3] & ((\CPU|mcode|Mux266~7_combout ) # ((\CPU|Equal11~4_combout  & \CPU|mcode|Mux204~0_combout ))))

	.dataa(\CPU|mcode|Mux266~7_combout ),
	.datab(\CPU|Equal11~4_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux204~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~8 .lut_mask = 16'h0E0A;
defparam \CPU|mcode|Mux266~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~9 (
// Equation(s):
// \CPU|mcode|Mux266~9_combout  = (\CPU|IR [0] & ((\CPU|mcode|Mux266~3_combout ) # ((\CPU|IR [2])))) # (!\CPU|IR [0] & (((!\CPU|IR [2] & \CPU|mcode|Mux266~8_combout ))))

	.dataa(\CPU|mcode|Mux266~3_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux266~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~9 .lut_mask = 16'hCBC8;
defparam \CPU|mcode|Mux266~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~2 (
// Equation(s):
// \CPU|mcode|Mux266~2_combout  = (\CPU|mcode|process_0~2_combout  & (((\CPU|Equal0~1_combout )))) # (!\CPU|mcode|process_0~2_combout  & ((\CPU|IR [3] & (\CPU|mcode|Mux204~0_combout )) # (!\CPU|IR [3] & ((\CPU|Equal0~1_combout )))))

	.dataa(\CPU|mcode|process_0~2_combout ),
	.datab(\CPU|mcode|Mux204~0_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~2 .lut_mask = 16'hEF40;
defparam \CPU|mcode|Mux266~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~11 (
// Equation(s):
// \CPU|mcode|Mux266~11_combout  = (\CPU|IR [1] & (\CPU|mcode|Mux108~0_combout )) # (!\CPU|IR [1] & ((\CPU|IR [4] & (\CPU|mcode|Mux108~0_combout )) # (!\CPU|IR [4] & ((\CPU|mcode|Mux266~2_combout )))))

	.dataa(\CPU|mcode|Mux108~0_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux266~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~11 .lut_mask = 16'hABA8;
defparam \CPU|mcode|Mux266~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~10 (
// Equation(s):
// \CPU|mcode|Mux266~10_combout  = (\CPU|mcode|Mux266~9_combout  & (((\CPU|mcode|Mux108~0_combout )) # (!\CPU|IR [2]))) # (!\CPU|mcode|Mux266~9_combout  & (\CPU|IR [2] & ((\CPU|mcode|Mux266~11_combout ))))

	.dataa(\CPU|mcode|Mux266~9_combout ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|mcode|Mux108~0_combout ),
	.datad(\CPU|mcode|Mux266~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~10 .lut_mask = 16'hE6A2;
defparam \CPU|mcode|Mux266~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N2
fiftyfivenm_lcell_comb \CPU|PC[3]~3 (
// Equation(s):
// \CPU|PC[3]~3_combout  = (\CPU|mcode|Mux266~10_combout  & (\CPU|PCAdder[3]~3_combout )) # (!\CPU|mcode|Mux266~10_combout  & ((\CPU|DL [3])))

	.dataa(\CPU|mcode|Mux266~10_combout ),
	.datab(\CPU|PCAdder[3]~3_combout ),
	.datac(gnd),
	.datad(\CPU|DL [3]),
	.cin(gnd),
	.combout(\CPU|PC[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[3]~3 .lut_mask = 16'hDD88;
defparam \CPU|PC[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N3
dffeas \CPU|PC[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[3]~3_combout ),
	.asdata(\CPU|Add0~6_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[3] .is_wysiwyg = "true";
defparam \CPU|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
fiftyfivenm_lcell_comb \PCD|WideOr6~0 (
// Equation(s):
// \PCD|WideOr6~0_combout  = (\CPU|PC [3] & (\CPU|PC [0] & (\CPU|PC [2] $ (\CPU|PC [1])))) # (!\CPU|PC [3] & (!\CPU|PC [1] & (\CPU|PC [2] $ (\CPU|PC [0]))))

	.dataa(\CPU|PC [3]),
	.datab(\CPU|PC [2]),
	.datac(\CPU|PC [1]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\PCD|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCD|WideOr6~0 .lut_mask = 16'h2904;
defparam \PCD|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N0
fiftyfivenm_lcell_comb \PCD|WideOr5~0 (
// Equation(s):
// \PCD|WideOr5~0_combout  = (\CPU|PC [1] & ((\CPU|PC [0] & ((\CPU|PC [3]))) # (!\CPU|PC [0] & (\CPU|PC [2])))) # (!\CPU|PC [1] & (\CPU|PC [2] & (\CPU|PC [3] $ (\CPU|PC [0]))))

	.dataa(\CPU|PC [1]),
	.datab(\CPU|PC [2]),
	.datac(\CPU|PC [3]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\PCD|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCD|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \PCD|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
fiftyfivenm_lcell_comb \PCD|WideOr4~0 (
// Equation(s):
// \PCD|WideOr4~0_combout  = (\CPU|PC [3] & (\CPU|PC [2] & ((\CPU|PC [1]) # (!\CPU|PC [0])))) # (!\CPU|PC [3] & (!\CPU|PC [2] & (\CPU|PC [1] & !\CPU|PC [0])))

	.dataa(\CPU|PC [3]),
	.datab(\CPU|PC [2]),
	.datac(\CPU|PC [1]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\PCD|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCD|WideOr4~0 .lut_mask = 16'h8098;
defparam \PCD|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
fiftyfivenm_lcell_comb \PCD|WideOr3~0 (
// Equation(s):
// \PCD|WideOr3~0_combout  = (\CPU|PC [1] & ((\CPU|PC [2] & ((\CPU|PC [0]))) # (!\CPU|PC [2] & (\CPU|PC [3] & !\CPU|PC [0])))) # (!\CPU|PC [1] & (!\CPU|PC [3] & (\CPU|PC [2] $ (\CPU|PC [0]))))

	.dataa(\CPU|PC [3]),
	.datab(\CPU|PC [2]),
	.datac(\CPU|PC [1]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\PCD|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCD|WideOr3~0 .lut_mask = 16'hC124;
defparam \PCD|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
fiftyfivenm_lcell_comb \PCD|WideOr2~0 (
// Equation(s):
// \PCD|WideOr2~0_combout  = (\CPU|PC [1] & (!\CPU|PC [3] & ((\CPU|PC [0])))) # (!\CPU|PC [1] & ((\CPU|PC [2] & (!\CPU|PC [3])) # (!\CPU|PC [2] & ((\CPU|PC [0])))))

	.dataa(\CPU|PC [3]),
	.datab(\CPU|PC [1]),
	.datac(\CPU|PC [2]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\PCD|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCD|WideOr2~0 .lut_mask = 16'h5710;
defparam \PCD|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N2
fiftyfivenm_lcell_comb \PCD|WideOr1~0 (
// Equation(s):
// \PCD|WideOr1~0_combout  = (\CPU|PC [1] & (!\CPU|PC [3] & ((\CPU|PC [0]) # (!\CPU|PC [2])))) # (!\CPU|PC [1] & (\CPU|PC [0] & (\CPU|PC [2] $ (!\CPU|PC [3]))))

	.dataa(\CPU|PC [1]),
	.datab(\CPU|PC [2]),
	.datac(\CPU|PC [3]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\PCD|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCD|WideOr1~0 .lut_mask = 16'h4B02;
defparam \PCD|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N16
fiftyfivenm_lcell_comb \PCD|WideOr0~0 (
// Equation(s):
// \PCD|WideOr0~0_combout  = (\CPU|PC [0] & ((\CPU|PC [3]) # (\CPU|PC [1] $ (\CPU|PC [2])))) # (!\CPU|PC [0] & ((\CPU|PC [1]) # (\CPU|PC [2] $ (\CPU|PC [3]))))

	.dataa(\CPU|PC [1]),
	.datab(\CPU|PC [2]),
	.datac(\CPU|PC [3]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\PCD|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCD|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \PCD|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N0
fiftyfivenm_lcell_comb \PCC|WideOr6~0 (
// Equation(s):
// \PCC|WideOr6~0_combout  = (\CPU|PC [6] & (!\CPU|PC [5] & (\CPU|PC [4] $ (!\CPU|PC [7])))) # (!\CPU|PC [6] & (\CPU|PC [4] & (\CPU|PC [5] $ (!\CPU|PC [7]))))

	.dataa(\CPU|PC [5]),
	.datab(\CPU|PC [6]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|PC [7]),
	.cin(gnd),
	.combout(\PCC|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCC|WideOr6~0 .lut_mask = 16'h6014;
defparam \PCC|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
fiftyfivenm_lcell_comb \PCC|WideOr5~0 (
// Equation(s):
// \PCC|WideOr5~0_combout  = (\CPU|PC [5] & ((\CPU|PC [4] & ((\CPU|PC [7]))) # (!\CPU|PC [4] & (\CPU|PC [6])))) # (!\CPU|PC [5] & (\CPU|PC [6] & (\CPU|PC [4] $ (\CPU|PC [7]))))

	.dataa(\CPU|PC [5]),
	.datab(\CPU|PC [6]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|PC [7]),
	.cin(gnd),
	.combout(\PCC|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCC|WideOr5~0 .lut_mask = 16'hAC48;
defparam \PCC|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N6
fiftyfivenm_lcell_comb \PCC|WideOr4~0 (
// Equation(s):
// \PCC|WideOr4~0_combout  = (\CPU|PC [6] & (\CPU|PC [7] & ((\CPU|PC [5]) # (!\CPU|PC [4])))) # (!\CPU|PC [6] & (\CPU|PC [5] & (!\CPU|PC [4] & !\CPU|PC [7])))

	.dataa(\CPU|PC [5]),
	.datab(\CPU|PC [6]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|PC [7]),
	.cin(gnd),
	.combout(\PCC|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCC|WideOr4~0 .lut_mask = 16'h8C02;
defparam \PCC|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N14
fiftyfivenm_lcell_comb \PCC|WideOr3~0 (
// Equation(s):
// \PCC|WideOr3~0_combout  = (\CPU|PC [5] & ((\CPU|PC [6] & (\CPU|PC [4])) # (!\CPU|PC [6] & (!\CPU|PC [4] & \CPU|PC [7])))) # (!\CPU|PC [5] & (!\CPU|PC [7] & (\CPU|PC [6] $ (\CPU|PC [4]))))

	.dataa(\CPU|PC [5]),
	.datab(\CPU|PC [6]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|PC [7]),
	.cin(gnd),
	.combout(\PCC|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCC|WideOr3~0 .lut_mask = 16'h8294;
defparam \PCC|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N12
fiftyfivenm_lcell_comb \PCC|WideOr2~0 (
// Equation(s):
// \PCC|WideOr2~0_combout  = (\CPU|PC [5] & (((\CPU|PC [4] & !\CPU|PC [7])))) # (!\CPU|PC [5] & ((\CPU|PC [6] & ((!\CPU|PC [7]))) # (!\CPU|PC [6] & (\CPU|PC [4]))))

	.dataa(\CPU|PC [5]),
	.datab(\CPU|PC [6]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|PC [7]),
	.cin(gnd),
	.combout(\PCC|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCC|WideOr2~0 .lut_mask = 16'h10F4;
defparam \PCC|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
fiftyfivenm_lcell_comb \PCC|WideOr1~0 (
// Equation(s):
// \PCC|WideOr1~0_combout  = (\CPU|PC [5] & (!\CPU|PC [7] & ((\CPU|PC [4]) # (!\CPU|PC [6])))) # (!\CPU|PC [5] & (\CPU|PC [4] & (\CPU|PC [6] $ (!\CPU|PC [7]))))

	.dataa(\CPU|PC [5]),
	.datab(\CPU|PC [6]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|PC [7]),
	.cin(gnd),
	.combout(\PCC|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCC|WideOr1~0 .lut_mask = 16'h40B2;
defparam \PCC|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
fiftyfivenm_lcell_comb \PCC|WideOr0~0 (
// Equation(s):
// \PCC|WideOr0~0_combout  = (\CPU|PC [4] & ((\CPU|PC [7]) # (\CPU|PC [5] $ (\CPU|PC [6])))) # (!\CPU|PC [4] & ((\CPU|PC [5]) # (\CPU|PC [6] $ (\CPU|PC [7]))))

	.dataa(\CPU|PC [5]),
	.datab(\CPU|PC [6]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|PC [7]),
	.cin(gnd),
	.combout(\PCC|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCC|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \PCC|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N16
fiftyfivenm_lcell_comb \PCB|WideOr6~0 (
// Equation(s):
// \PCB|WideOr6~0_combout  = (\CPU|PC [10] & (!\CPU|PC [9] & (\CPU|PC [11] $ (!\CPU|PC [8])))) # (!\CPU|PC [10] & (\CPU|PC [8] & (\CPU|PC [9] $ (!\CPU|PC [11]))))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|PC [9]),
	.datac(\CPU|PC [11]),
	.datad(\CPU|PC [8]),
	.cin(gnd),
	.combout(\PCB|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCB|WideOr6~0 .lut_mask = 16'h6102;
defparam \PCB|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
fiftyfivenm_lcell_comb \PCB|WideOr5~0 (
// Equation(s):
// \PCB|WideOr5~0_combout  = (\CPU|PC [11] & ((\CPU|PC [8] & ((\CPU|PC [9]))) # (!\CPU|PC [8] & (\CPU|PC [10])))) # (!\CPU|PC [11] & (\CPU|PC [10] & (\CPU|PC [8] $ (\CPU|PC [9]))))

	.dataa(\CPU|PC [8]),
	.datab(\CPU|PC [11]),
	.datac(\CPU|PC [10]),
	.datad(\CPU|PC [9]),
	.cin(gnd),
	.combout(\PCB|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCB|WideOr5~0 .lut_mask = 16'hD860;
defparam \PCB|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N4
fiftyfivenm_lcell_comb \PCB|WideOr4~0 (
// Equation(s):
// \PCB|WideOr4~0_combout  = (\CPU|PC [10] & (\CPU|PC [11] & ((\CPU|PC [9]) # (!\CPU|PC [8])))) # (!\CPU|PC [10] & (!\CPU|PC [8] & (!\CPU|PC [11] & \CPU|PC [9])))

	.dataa(\CPU|PC [8]),
	.datab(\CPU|PC [10]),
	.datac(\CPU|PC [11]),
	.datad(\CPU|PC [9]),
	.cin(gnd),
	.combout(\PCB|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCB|WideOr4~0 .lut_mask = 16'hC140;
defparam \PCB|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N26
fiftyfivenm_lcell_comb \PCB|WideOr3~0 (
// Equation(s):
// \PCB|WideOr3~0_combout  = (\CPU|PC [9] & ((\CPU|PC [10] & ((\CPU|PC [8]))) # (!\CPU|PC [10] & (\CPU|PC [11] & !\CPU|PC [8])))) # (!\CPU|PC [9] & (!\CPU|PC [11] & (\CPU|PC [10] $ (\CPU|PC [8]))))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|PC [9]),
	.datac(\CPU|PC [11]),
	.datad(\CPU|PC [8]),
	.cin(gnd),
	.combout(\PCB|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCB|WideOr3~0 .lut_mask = 16'h8942;
defparam \PCB|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N20
fiftyfivenm_lcell_comb \PCB|WideOr2~0 (
// Equation(s):
// \PCB|WideOr2~0_combout  = (\CPU|PC [9] & (((!\CPU|PC [11] & \CPU|PC [8])))) # (!\CPU|PC [9] & ((\CPU|PC [10] & (!\CPU|PC [11])) # (!\CPU|PC [10] & ((\CPU|PC [8])))))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|PC [9]),
	.datac(\CPU|PC [11]),
	.datad(\CPU|PC [8]),
	.cin(gnd),
	.combout(\PCB|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCB|WideOr2~0 .lut_mask = 16'h1F02;
defparam \PCB|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N18
fiftyfivenm_lcell_comb \PCB|WideOr1~0 (
// Equation(s):
// \PCB|WideOr1~0_combout  = (\CPU|PC [10] & (\CPU|PC [8] & (\CPU|PC [9] $ (\CPU|PC [11])))) # (!\CPU|PC [10] & (!\CPU|PC [11] & ((\CPU|PC [9]) # (\CPU|PC [8]))))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|PC [9]),
	.datac(\CPU|PC [11]),
	.datad(\CPU|PC [8]),
	.cin(gnd),
	.combout(\PCB|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCB|WideOr1~0 .lut_mask = 16'h2D04;
defparam \PCB|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N24
fiftyfivenm_lcell_comb \PCB|WideOr0~0 (
// Equation(s):
// \PCB|WideOr0~0_combout  = (\CPU|PC [8] & ((\CPU|PC [11]) # (\CPU|PC [10] $ (\CPU|PC [9])))) # (!\CPU|PC [8] & ((\CPU|PC [9]) # (\CPU|PC [10] $ (\CPU|PC [11]))))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|PC [9]),
	.datac(\CPU|PC [11]),
	.datad(\CPU|PC [8]),
	.cin(gnd),
	.combout(\PCB|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCB|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \PCB|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N22
fiftyfivenm_lcell_comb \PCA|WideOr6~0 (
// Equation(s):
// \PCA|WideOr6~0_combout  = (\CPU|PC [14] & (!\CPU|PC [13] & (\CPU|PC [15] $ (!\CPU|PC [12])))) # (!\CPU|PC [14] & (\CPU|PC [12] & (\CPU|PC [15] $ (!\CPU|PC [13]))))

	.dataa(\CPU|PC [14]),
	.datab(\CPU|PC [15]),
	.datac(\CPU|PC [12]),
	.datad(\CPU|PC [13]),
	.cin(gnd),
	.combout(\PCA|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCA|WideOr6~0 .lut_mask = 16'h4092;
defparam \PCA|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N22
fiftyfivenm_lcell_comb \PCA|WideOr5~0 (
// Equation(s):
// \PCA|WideOr5~0_combout  = (\CPU|PC [15] & ((\CPU|PC [12] & (\CPU|PC [13])) # (!\CPU|PC [12] & ((\CPU|PC [14]))))) # (!\CPU|PC [15] & (\CPU|PC [14] & (\CPU|PC [12] $ (\CPU|PC [13]))))

	.dataa(\CPU|PC [15]),
	.datab(\CPU|PC [12]),
	.datac(\CPU|PC [13]),
	.datad(\CPU|PC [14]),
	.cin(gnd),
	.combout(\PCA|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCA|WideOr5~0 .lut_mask = 16'hB680;
defparam \PCA|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N8
fiftyfivenm_lcell_comb \PCA|WideOr4~0 (
// Equation(s):
// \PCA|WideOr4~0_combout  = (\CPU|PC [14] & (\CPU|PC [15] & ((\CPU|PC [13]) # (!\CPU|PC [12])))) # (!\CPU|PC [14] & (!\CPU|PC [15] & (!\CPU|PC [12] & \CPU|PC [13])))

	.dataa(\CPU|PC [14]),
	.datab(\CPU|PC [15]),
	.datac(\CPU|PC [12]),
	.datad(\CPU|PC [13]),
	.cin(gnd),
	.combout(\PCA|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCA|WideOr4~0 .lut_mask = 16'h8908;
defparam \PCA|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N0
fiftyfivenm_lcell_comb \PCA|WideOr3~0 (
// Equation(s):
// \PCA|WideOr3~0_combout  = (\CPU|PC [13] & ((\CPU|PC [12] & ((\CPU|PC [14]))) # (!\CPU|PC [12] & (\CPU|PC [15] & !\CPU|PC [14])))) # (!\CPU|PC [13] & (!\CPU|PC [15] & (\CPU|PC [12] $ (\CPU|PC [14]))))

	.dataa(\CPU|PC [15]),
	.datab(\CPU|PC [12]),
	.datac(\CPU|PC [13]),
	.datad(\CPU|PC [14]),
	.cin(gnd),
	.combout(\PCA|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCA|WideOr3~0 .lut_mask = 16'hC124;
defparam \PCA|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N10
fiftyfivenm_lcell_comb \PCA|WideOr2~0 (
// Equation(s):
// \PCA|WideOr2~0_combout  = (\CPU|PC [13] & (!\CPU|PC [15] & (\CPU|PC [12]))) # (!\CPU|PC [13] & ((\CPU|PC [14] & (!\CPU|PC [15])) # (!\CPU|PC [14] & ((\CPU|PC [12])))))

	.dataa(\CPU|PC [15]),
	.datab(\CPU|PC [12]),
	.datac(\CPU|PC [13]),
	.datad(\CPU|PC [14]),
	.cin(gnd),
	.combout(\PCA|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCA|WideOr2~0 .lut_mask = 16'h454C;
defparam \PCA|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N20
fiftyfivenm_lcell_comb \PCA|WideOr1~0 (
// Equation(s):
// \PCA|WideOr1~0_combout  = (\CPU|PC [12] & (\CPU|PC [15] $ (((\CPU|PC [13]) # (!\CPU|PC [14]))))) # (!\CPU|PC [12] & (!\CPU|PC [15] & (\CPU|PC [13] & !\CPU|PC [14])))

	.dataa(\CPU|PC [15]),
	.datab(\CPU|PC [12]),
	.datac(\CPU|PC [13]),
	.datad(\CPU|PC [14]),
	.cin(gnd),
	.combout(\PCA|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCA|WideOr1~0 .lut_mask = 16'h4854;
defparam \PCA|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N28
fiftyfivenm_lcell_comb \PCA|WideOr0~0 (
// Equation(s):
// \PCA|WideOr0~0_combout  = (\CPU|PC [12] & ((\CPU|PC [15]) # (\CPU|PC [14] $ (\CPU|PC [13])))) # (!\CPU|PC [12] & ((\CPU|PC [13]) # (\CPU|PC [14] $ (\CPU|PC [15]))))

	.dataa(\CPU|PC [14]),
	.datab(\CPU|PC [15]),
	.datac(\CPU|PC [12]),
	.datad(\CPU|PC [13]),
	.cin(gnd),
	.combout(\PCA|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCA|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \PCA|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
fiftyfivenm_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
fiftyfivenm_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
fiftyfivenm_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X43_Y40_N0
fiftyfivenm_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: CLKCTRL_G10
fiftyfivenm_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'h8888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hFA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hAA88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h5A5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|~GND (
// Equation(s):
// \auto_signaltap_0|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .lut_mask = 16'h0000;
defparam \auto_signaltap_0|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h00A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'h88A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hE000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hFAF2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'hE444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hC1C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hDAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h88F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h0500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'h8C88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G16
fiftyfivenm_clkctrl \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .clock_type = "global clock";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hACCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h004C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hDC88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'h88B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 16'h5400;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .lut_mask = 16'h0030;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .lut_mask = 16'hF7FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .lut_mask = 16'hAFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .lut_mask = 16'h080C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .lut_mask = 16'hF5F5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .lut_mask = 16'hAA00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13 .lut_mask = 16'h9988;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[2]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout  = counter[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N1
dffeas \auto_signaltap_0|acq_trigger_in_reg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[4]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout  = counter[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|acq_trigger_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N1
dffeas \auto_signaltap_0|acq_trigger_in_reg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N15
dffeas \auto_signaltap_0|acq_trigger_in_reg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(counter[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .lut_mask = 16'h70D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout  = counter[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[0]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout  = counter[0]

	.dataa(counter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[0]~feeder .lut_mask = 16'hAAAA;
defparam \auto_signaltap_0|acq_trigger_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N5
dffeas \auto_signaltap_0|acq_trigger_in_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N1
dffeas \auto_signaltap_0|acq_trigger_in_reg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(counter[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[8]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout  = counter[3]

	.dataa(gnd),
	.datab(counter[3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[8]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|acq_trigger_in_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[7]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout  = counter[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|acq_trigger_in_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N23
dffeas \auto_signaltap_0|acq_trigger_in_reg[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[6]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout  = counter[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|acq_trigger_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N23
dffeas \auto_signaltap_0|acq_trigger_in_reg[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[15]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout  = \KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N23
dffeas \auto_signaltap_0|acq_trigger_in_reg[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[16]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout  = \BUS|BUS_OUT[0]~16_combout 

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[0]~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[16]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|acq_trigger_in_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N21
dffeas \auto_signaltap_0|acq_trigger_in_reg[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 .lut_mask = 16'hD8DB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[13]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout  = counter[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N31
dffeas \auto_signaltap_0|acq_trigger_in_reg[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[14]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout  = counter[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[9]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout  = counter[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N23
dffeas \auto_signaltap_0|acq_trigger_in_reg[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[12]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout  = counter[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .lut_mask = 16'h70D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[10]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout  = counter[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[10]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|acq_trigger_in_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N31
dffeas \auto_signaltap_0|acq_trigger_in_reg[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[11]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout  = counter[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[11]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|acq_trigger_in_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N17
dffeas \auto_signaltap_0|acq_trigger_in_reg[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[22]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout  = \BUS|BUS_OUT[6]~14_combout 

	.dataa(\BUS|BUS_OUT[6]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[22]~feeder .lut_mask = 16'hAAAA;
defparam \auto_signaltap_0|acq_trigger_in_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N17
dffeas \auto_signaltap_0|acq_trigger_in_reg[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y25_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[23]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout  = \BUS|BUS_OUT[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|BUS_OUT[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[23]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|acq_trigger_in_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [23]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [23]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[21]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout  = \BUS|BUS_OUT[5]~13_combout 

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[5]~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[21]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|acq_trigger_in_reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N25
dffeas \auto_signaltap_0|acq_trigger_in_reg[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y25_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [21]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [21]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N31
dffeas \auto_signaltap_0|acq_trigger_in_reg[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BUS|BUS_OUT[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [19]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[18]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout  = \BUS|BUS_OUT[2]~10_combout 

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[2]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[18]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|acq_trigger_in_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y28_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[17]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout  = \BUS|BUS_OUT[1]~5_combout 

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[1]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[17]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|acq_trigger_in_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y28_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[20]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout  = \BUS|BUS_OUT[4]~12_combout 

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[4]~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[20]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|acq_trigger_in_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N13
dffeas \auto_signaltap_0|acq_trigger_in_reg[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 .lut_mask = 16'hFA53;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 .lut_mask = 16'h70B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 .lut_mask = 16'hFF30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 16'h0A0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 .lut_mask = 16'h0FF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .lut_mask = 16'h0505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 16'hF130;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1 .lut_mask = 16'hF007;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~9 .lut_mask = 16'h8800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 16'h8800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 .lut_mask = 16'h0500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .lut_mask = 16'h70F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .lut_mask = 16'h0C04;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .lut_mask = 16'h0D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .lut_mask = 16'h0D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .lut_mask = 16'h0D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .lut_mask = 16'h0C04;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .lut_mask = 16'h0C04;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .lut_mask = 16'h0D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .lut_mask = 16'h0C04;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .lut_mask = 16'h4044;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 .lut_mask = 16'h080A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 .lut_mask = 16'h080A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .lut_mask = 16'h0D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .lut_mask = 16'h0D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 .lut_mask = 16'hA5A5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .lut_mask = 16'h2232;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .lut_mask = 16'h00F4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 .lut_mask = 16'hF8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 16'hAABA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 16'hC3D2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 16'h00C8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 16'hC800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [26]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [25]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [23]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [23]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .lut_mask = 16'hCCA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 .lut_mask = 16'hA5A5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 16'h0800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 .lut_mask = 16'hEECC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .lut_mask = 16'h3210;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 16'h00CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 16'h0003;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .lut_mask = 16'hF0E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .lut_mask = 16'h0808;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 16'h02AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 .lut_mask = 16'hA8A8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 16'h04CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 16'h04CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 16'h04CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 16'h04CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 16'h04CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 16'h04CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 16'h04CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 16'h3700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 16'h3700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 16'h04CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 16'h04CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .lut_mask = 16'hFAFA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 16'hE2AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 16'h04CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 16'h0ACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 16'hA0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .lut_mask = 16'h0030;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3 .lut_mask = 16'h2A2A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .lut_mask = 16'h0AA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5 .lut_mask = 16'h2DDD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 .lut_mask = 16'h28A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 .lut_mask = 16'h28A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~2 .lut_mask = 16'hFFEF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 .lut_mask = 16'h020A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(\auto_signaltap_0|~GND~combout ),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 16'hF0CA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|~VCC (
// Equation(s):
// \auto_signaltap_0|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|~VCC~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~VCC .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|~VCC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 16'hD8AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 16'hAAE4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .lut_mask = 16'hD8AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 (
	.dataa(\auto_signaltap_0|~GND~combout ),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .lut_mask = 16'hF0CA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .lut_mask = 16'hB8CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 16'hFA44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 16'hCFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 .lut_mask = 16'hAAE4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 .lut_mask = 16'hCAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 (
	.dataa(\auto_signaltap_0|~GND~combout ),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .lut_mask = 16'hFC0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .lut_mask = 16'hDDA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20 .lut_mask = 16'hAAE4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21 .lut_mask = 16'hCAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 .lut_mask = 16'hEE50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 (
	.dataa(\auto_signaltap_0|~GND~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 .lut_mask = 16'hE2CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8 .lut_mask = 16'hF222;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9 .lut_mask = 16'h5AF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 16'h0040;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .lut_mask = 16'hAAFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = 16'h0800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .lut_mask = 16'h040C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout  = counter[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N17
dffeas \auto_signaltap_0|acq_data_in_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 16'hEFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 16'h3FBF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 .lut_mask = 16'hA5A5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[7]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout  = counter[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \auto_signaltap_0|acq_data_in_reg[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y16_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[11]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout  = counter[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[11]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|acq_data_in_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N9
dffeas \auto_signaltap_0|acq_data_in_reg[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[23]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout  = \BUS|BUS_OUT[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|BUS_OUT[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[23]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|acq_data_in_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N11
dffeas \auto_signaltap_0|acq_data_in_reg[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y19_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .lut_mask = 16'hFCFC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[22]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout  = \BUS|BUS_OUT[6]~14_combout 

	.dataa(\BUS|BUS_OUT[6]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[22]~feeder .lut_mask = 16'hAAAA;
defparam \auto_signaltap_0|acq_data_in_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N11
dffeas \auto_signaltap_0|acq_data_in_reg[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y23_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [23]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[21]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout  = \BUS|BUS_OUT[5]~13_combout 

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[5]~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[21]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|acq_data_in_reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N19
dffeas \auto_signaltap_0|acq_data_in_reg[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y15_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[20]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout  = \BUS|BUS_OUT[4]~12_combout 

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[4]~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[20]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|acq_data_in_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N15
dffeas \auto_signaltap_0|acq_data_in_reg[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [21]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N5
dffeas \auto_signaltap_0|acq_data_in_reg[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BUS|BUS_OUT[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[18]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout  = \BUS|BUS_OUT[2]~10_combout 

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[2]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[18]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|acq_data_in_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N27
dffeas \auto_signaltap_0|acq_data_in_reg[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[17]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout  = \BUS|BUS_OUT[1]~5_combout 

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[1]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[17]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|acq_data_in_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N23
dffeas \auto_signaltap_0|acq_data_in_reg[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[16]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout  = \BUS|BUS_OUT[0]~16_combout 

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[0]~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[16]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|acq_data_in_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N7
dffeas \auto_signaltap_0|acq_data_in_reg[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y16_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[15]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout  = \KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \auto_signaltap_0|acq_data_in_reg[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y21_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[14]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout  = counter[9]

	.dataa(gnd),
	.datab(counter[9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[14]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|acq_data_in_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N3
dffeas \auto_signaltap_0|acq_data_in_reg[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[13]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout  = counter[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N17
dffeas \auto_signaltap_0|acq_data_in_reg[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[12]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout  = counter[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N27
dffeas \auto_signaltap_0|acq_data_in_reg[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y17_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[10]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout  = counter[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N21
dffeas \auto_signaltap_0|acq_data_in_reg[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[9]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout  = counter[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[9]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|acq_data_in_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N23
dffeas \auto_signaltap_0|acq_data_in_reg[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y15_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[8]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout  = counter[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[8]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|acq_data_in_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N1
dffeas \auto_signaltap_0|acq_data_in_reg[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y18_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[6]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout  = counter[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N19
dffeas \auto_signaltap_0|acq_data_in_reg[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y22_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[5]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout  = counter[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N25
dffeas \auto_signaltap_0|acq_data_in_reg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N3
dffeas \auto_signaltap_0|acq_data_in_reg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(counter[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y14_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[3]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout  = counter[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N21
dffeas \auto_signaltap_0|acq_data_in_reg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y17_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[2]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout  = counter[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N11
dffeas \auto_signaltap_0|acq_data_in_reg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y24_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|acq_data_in_reg[0]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout  = counter[0]

	.dataa(counter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0]~feeder .lut_mask = 16'hAAAA;
defparam \auto_signaltap_0|acq_data_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N5
dffeas \auto_signaltap_0|acq_data_in_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4m14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [26]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [25]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [24]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [23]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 16'h004C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 16'hF4F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .lut_mask = 16'hE2C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .lut_mask = 16'h0200;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 .lut_mask = 16'h0606;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1 .lut_mask = 16'h5450;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 .lut_mask = 16'h0906;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .lut_mask = 16'h2112;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 .lut_mask = 16'hA2AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 .lut_mask = 16'hAA00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 .lut_mask = 16'hF700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N6
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 .lut_mask = 16'hF700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N8
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .lut_mask = 16'hECA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
fiftyfivenm_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 .lut_mask = 16'hFFEA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'hC800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hF1F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20 .lut_mask = 16'hFF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h0003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hFF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h1030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h8C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0FAB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17 .lut_mask = 16'hFFC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'h88B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .lut_mask = 16'h3F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hA3A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hAEEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'hCCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h00CA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hF2F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~14 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~15 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h00C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'hC330;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h0104;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h88F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .lut_mask = 16'hB2B2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'h1604;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .lut_mask = 16'hCCE8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 .lut_mask = 16'hA222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22 .lut_mask = 16'hF111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h1400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'h05DB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hC8C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h5400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N0
fiftyfivenm_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[0]~input (
	.i(ARDUINO_IO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[0]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[0]~input .bus_hold = "false";
defparam \ARDUINO_IO[0]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[1]~input (
	.i(ARDUINO_IO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[1]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[1]~input .bus_hold = "false";
defparam \ARDUINO_IO[1]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[2]~input (
	.i(ARDUINO_IO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[2]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[2]~input .bus_hold = "false";
defparam \ARDUINO_IO[2]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[3]~input (
	.i(ARDUINO_IO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[3]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[3]~input .bus_hold = "false";
defparam \ARDUINO_IO[3]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[4]~input (
	.i(ARDUINO_IO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[4]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[4]~input .bus_hold = "false";
defparam \ARDUINO_IO[4]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[5]~input (
	.i(ARDUINO_IO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[5]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[5]~input .bus_hold = "false";
defparam \ARDUINO_IO[5]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[6]~input (
	.i(ARDUINO_IO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[6]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[6]~input .bus_hold = "false";
defparam \ARDUINO_IO[6]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[7]~input (
	.i(ARDUINO_IO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[7]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[7]~input .bus_hold = "false";
defparam \ARDUINO_IO[7]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[8]~input (
	.i(ARDUINO_IO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[8]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[8]~input .bus_hold = "false";
defparam \ARDUINO_IO[8]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[9]~input (
	.i(ARDUINO_IO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[9]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[9]~input .bus_hold = "false";
defparam \ARDUINO_IO[9]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[10]~input (
	.i(ARDUINO_IO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[10]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[10]~input .bus_hold = "false";
defparam \ARDUINO_IO[10]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[11]~input (
	.i(ARDUINO_IO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[11]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[11]~input .bus_hold = "false";
defparam \ARDUINO_IO[11]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[12]~input (
	.i(ARDUINO_IO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[12]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[12]~input .bus_hold = "false";
defparam \ARDUINO_IO[12]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[13]~input (
	.i(ARDUINO_IO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[13]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[13]~input .bus_hold = "false";
defparam \ARDUINO_IO[13]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[14]~input (
	.i(ARDUINO_IO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[14]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[14]~input .bus_hold = "false";
defparam \ARDUINO_IO[14]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[15]~input (
	.i(ARDUINO_IO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[15]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[15]~input .bus_hold = "false";
defparam \ARDUINO_IO[15]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y54_N29
fiftyfivenm_io_ibuf \ARDUINO_RESET_N~input (
	.i(ARDUINO_RESET_N),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_RESET_N~input_o ));
// synopsys translate_off
defparam \ARDUINO_RESET_N~input .bus_hold = "false";
defparam \ARDUINO_RESET_N~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
