
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001542                       # Number of seconds simulated
sim_ticks                                  1541656800                       # Number of ticks simulated
final_tick                                 1541656800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 225966                       # Simulator instruction rate (inst/s)
host_op_rate                                   344267                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55904125                       # Simulator tick rate (ticks/s)
host_mem_usage                                8569936                       # Number of bytes of host memory used
host_seconds                                    27.58                       # Real time elapsed on the host
sim_insts                                     6231418                       # Number of instructions simulated
sim_ops                                       9493785                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           80320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           16512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher        63424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             160256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        80320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80320                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher          991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2504                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           52099793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           10710555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher     41140155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             103950503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      52099793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52099793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          52099793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          10710555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher     41140155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            103950503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 160256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  160256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1541530260                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.711790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.044406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.350977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          111     24.24%     24.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          142     31.00%     55.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           56     12.23%     67.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      6.33%     73.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           22      4.80%     78.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      3.28%     81.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      3.49%     85.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      2.40%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           56     12.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          458                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     58919377                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               105869377                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12520000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23530.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42280.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       103.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    103.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2034                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     615627.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1642200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   842490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7147140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         30732000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             16607520                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1795680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        73070010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        38162400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        305004420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              475003860                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            308.112444                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1500449621                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3581982                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13078000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1240936820                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     99377173                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      24455064                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    160227761                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1713600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   895620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10731420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         49785840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             26260470                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2869440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       131485890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        58477440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        258571920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              540791640                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            350.785852                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1476541207                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5336787                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      21168000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1035966256                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    152285859                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      38554498                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    288345400                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  581764                       # Number of BP lookups
system.cpu.branchPred.condPredicted            581764                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             23068                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               485146                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   46946                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2729                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          485146                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             288297                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           196849                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        14386                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   14                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4629601                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2509358                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6846769                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      581764                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             335243                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1884511                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   46919                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  272                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2120                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    823327                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 12188                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4419742                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.381734                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.366437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2713840     61.40%     61.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   105655      2.39%     63.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   122754      2.78%     66.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   132654      3.00%     69.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   101215      2.29%     71.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    99707      2.26%     74.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   102430      2.32%     76.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    72344      1.64%     78.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   969143     21.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4419742                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.125662                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.478911                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2186129                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                543693                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1613284                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 53177                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  23459                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               10412653                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  23459                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2260033                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  164275                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            882                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1587955                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                383138                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10319136                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   121                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 108477                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 195369                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  43613                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            10991437                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              24168916                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         10190702                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           7988881                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10167880                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   823557                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    723456                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1824133                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              454634                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            260938                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            48753                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10191834                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 415                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9958959                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1059                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          698464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       895462                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            401                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4419742                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.253290                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.036695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1040273     23.54%     23.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              903244     20.44%     43.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              787043     17.81%     61.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              596255     13.49%     75.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              419538      9.49%     84.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              291062      6.59%     91.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              193241      4.37%     95.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              112732      2.55%     98.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               76354      1.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4419742                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15029     31.16%     31.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     31.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     31.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  8281     17.17%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23071     47.84%     96.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1065      2.21%     98.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               776      1.61%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                6      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9370      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5262127     52.84%     52.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   41      0.00%     52.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     52.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2431389     24.41%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1051434     10.56%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              277538      2.79%     90.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          761450      7.65%     98.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         165582      1.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9958959                       # Type of FU issued
system.cpu.iq.rate                           2.151148                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       48228                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004843                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           15482196                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6048205                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5474125                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8904751                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4842665                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4400631                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5539512                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4458305                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           245289                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       105081                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          212                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        25179                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        21767                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            62                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  23459                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   87087                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 22976                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10192249                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             23187                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1824133                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               454634                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                152                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1363                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 21244                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            168                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5828                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        22562                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                28390                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9922652                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1805455                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36307                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2246916                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   524847                       # Number of branches executed
system.cpu.iew.exec_stores                     441461                       # Number of stores executed
system.cpu.iew.exec_rate                     2.143306                       # Inst execution rate
system.cpu.iew.wb_sent                        9879635                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9874756                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7424601                       # num instructions producing a value
system.cpu.iew.wb_consumers                  12027696                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.132960                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.617292                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          698529                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             23318                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4318279                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.198511                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.825787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1861005     43.10%     43.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       752860     17.43%     60.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       278908      6.46%     66.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       336640      7.80%     74.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       259484      6.01%     80.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        94801      2.20%     82.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        75874      1.76%     84.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        63652      1.47%     86.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       595055     13.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4318279                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              6231418                       # Number of instructions committed
system.cpu.commit.committedOps                9493785                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2148507                       # Number of memory references committed
system.cpu.commit.loads                       1719052                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     500616                       # Number of branches committed
system.cpu.commit.fp_insts                    4271385                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6087123                       # Number of committed integer instructions.
system.cpu.commit.function_calls                38515                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1056      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4965053     52.30%     52.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              39      0.00%     52.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     52.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2379109     25.06%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1014774     10.69%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         268197      2.82%     90.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       704278      7.42%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       161258      1.70%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9493785                       # Class of committed instruction
system.cpu.commit.bw_lim_events                595055                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     13915538                       # The number of ROB reads
system.cpu.rob.rob_writes                    20486300                       # The number of ROB writes
system.cpu.timesIdled                             822                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          209859                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     6231418                       # Number of Instructions Simulated
system.cpu.committedOps                       9493785                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.742945                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.742945                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.345995                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.345995                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  9810658                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4667121                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   7576057                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4113383                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2050611                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1766077                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3655386                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued         3820                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified         4404                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit          567                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            54                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2376                       # number of replacements
system.cpu.dcache.tags.tagsinuse           496.926670                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1964318                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2888                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            680.165512                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         133328871                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   102.269746                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   394.656924                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.199746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.770814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.970560                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          391                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.763672                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.236328                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3937542                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3937542                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1535450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1535450                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       428860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         428860                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1964310                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1964310                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1964310                       # number of overall hits
system.cpu.dcache.overall_hits::total         1964310                       # number of overall hits
system.cpu.dcache.conversionMisses                  0                       # number of conversion misses
system.cpu.dcache.ReadReq_misses::cpu.data         2417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2417                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          600                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          600                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3017                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3017                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3017                       # number of overall misses
system.cpu.dcache.overall_misses::total          3017                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     65205396                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     65205396                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     27303335                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27303335                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     92508731                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     92508731                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     92508731                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     92508731                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1537867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1537867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       429460                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       429460                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1967327                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1967327                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1967327                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1967327                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001572                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001397                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001397                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001534                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001534                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001534                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001534                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26977.822094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26977.822094                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45505.558333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45505.558333                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 30662.489559                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30662.489559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 30662.489559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30662.489559                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1960                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   108.888889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               277                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks         1624                       # number of writebacks
system.cpu.dcache.writebacks::total              1624                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1377                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          504                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          504                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1881                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1881                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1881                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1881                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1040                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           96                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           96                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher         1758                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         1758                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1136                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1136                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1136                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher         1758                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2894                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     28946358                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28946358                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      8863460                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8863460                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher    102673400                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    102673400                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     37809818                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     37809818                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     37809818                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher    102673400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    140483218                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000224                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000577                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000577                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000577                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001471                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27833.036538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27833.036538                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 92327.708333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92327.708333                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 58403.526735                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58403.526735                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 33283.290493                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33283.290493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 33283.290493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 58403.526735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48542.922598                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.conversionMisses            0                       # number of conversion misses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               892                       # number of replacements
system.cpu.icache.tags.tagsinuse           496.295029                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              821566                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1404                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            585.160969                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         860157981                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   496.295029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.969326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1648064                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1648064                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       821566                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          821566                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        821566                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           821566                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       821566                       # number of overall hits
system.cpu.icache.overall_hits::total          821566                       # number of overall hits
system.cpu.icache.conversionMisses                  0                       # number of conversion misses
system.cpu.icache.ReadReq_misses::cpu.inst         1761                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1761                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1761                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1761                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1761                       # number of overall misses
system.cpu.icache.overall_misses::total          1761                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    169171992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    169171992                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    169171992                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    169171992                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    169171992                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    169171992                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       823327                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       823327                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       823327                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       823327                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       823327                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       823327                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002139                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002139                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002139                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002139                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002139                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 96065.867121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96065.867121                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 96065.867121                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96065.867121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 96065.867121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96065.867121                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          767                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    95.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          892                       # number of writebacks
system.cpu.icache.writebacks::total               892                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          350                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          350                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          350                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          350                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          350                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          350                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1411                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1411                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1411                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1411                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1411                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1411                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    138569625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    138569625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    138569625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    138569625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    138569625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    138569625                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001714                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001714                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001714                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001714                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001714                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001714                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 98206.679660                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98206.679660                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 98206.679660                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98206.679660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 98206.679660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98206.679660                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.conversionMisses            0                       # number of conversion misses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2.tags.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.l2.tags.replacements                     7                       # number of replacements
system.cpu.l2.tags.tagsinuse              1977.861939                       # Cycle average of tags in use
system.cpu.l2.tags.total_refs                    5050                       # Total number of references to valid blocks.
system.cpu.l2.tags.sampled_refs                  2504                       # Sample count of references to valid blocks.
system.cpu.l2.tags.avg_refs                  2.016773                       # Average number of references to valid blocks.
system.cpu.l2.tags.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2.tags.occ_blocks::cpu.inst   1083.027601                       # Average occupied blocks per requestor
system.cpu.l2.tags.occ_blocks::cpu.data    213.759975                       # Average occupied blocks per requestor
system.cpu.l2.tags.occ_blocks::cpu.dcache.prefetcher   681.074363                       # Average occupied blocks per requestor
system.cpu.l2.tags.occ_percent::cpu.inst     0.264411                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_percent::cpu.data     0.052187                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_percent::cpu.dcache.prefetcher     0.166278                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_percent::total        0.482876                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_task_id_blocks::1022          990                       # Occupied blocks per task id
system.cpu.l2.tags.occ_task_id_blocks::1024         1507                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1022::0           80                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1022::1          180                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1022::2           28                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1022::3          702                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::3         1290                       # Occupied blocks per task id
system.cpu.l2.tags.occ_task_id_percent::1022     0.241699                       # Percentage of cache occupancy per task id
system.cpu.l2.tags.occ_task_id_percent::1024     0.367920                       # Percentage of cache occupancy per task id
system.cpu.l2.tags.tag_accesses                 62944                       # Number of tag accesses
system.cpu.l2.tags.data_accesses                62944                       # Number of data accesses
system.cpu.l2.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.l2.WritebackDirty_hits::writebacks         1624                       # number of WritebackDirty hits
system.cpu.l2.WritebackDirty_hits::total         1624                       # number of WritebackDirty hits
system.cpu.l2.WritebackClean_hits::writebacks          889                       # number of WritebackClean hits
system.cpu.l2.WritebackClean_hits::total          889                       # number of WritebackClean hits
system.cpu.l2.UpgradeReq_hits::cpu.data             6                       # number of UpgradeReq hits
system.cpu.l2.UpgradeReq_hits::total                6                       # number of UpgradeReq hits
system.cpu.l2.ReadExReq_hits::cpu.data              7                       # number of ReadExReq hits
system.cpu.l2.ReadExReq_hits::total                 7                       # number of ReadExReq hits
system.cpu.l2.ReadCleanReq_hits::cpu.inst          149                       # number of ReadCleanReq hits
system.cpu.l2.ReadCleanReq_hits::total            149                       # number of ReadCleanReq hits
system.cpu.l2.ReadSharedReq_hits::cpu.data          865                       # number of ReadSharedReq hits
system.cpu.l2.ReadSharedReq_hits::cpu.dcache.prefetcher          767                       # number of ReadSharedReq hits
system.cpu.l2.ReadSharedReq_hits::total          1632                       # number of ReadSharedReq hits
system.cpu.l2.demand_hits::cpu.inst               149                       # number of demand (read+write) hits
system.cpu.l2.demand_hits::cpu.data               872                       # number of demand (read+write) hits
system.cpu.l2.demand_hits::cpu.dcache.prefetcher          767                       # number of demand (read+write) hits
system.cpu.l2.demand_hits::total                 1788                       # number of demand (read+write) hits
system.cpu.l2.overall_hits::cpu.inst              149                       # number of overall hits
system.cpu.l2.overall_hits::cpu.data              872                       # number of overall hits
system.cpu.l2.overall_hits::cpu.dcache.prefetcher          767                       # number of overall hits
system.cpu.l2.overall_hits::total                1788                       # number of overall hits
system.cpu.l2.conversionMisses                      0                       # number of conversion misses
system.cpu.l2.ReadExReq_misses::cpu.data           83                       # number of ReadExReq misses
system.cpu.l2.ReadExReq_misses::total              83                       # number of ReadExReq misses
system.cpu.l2.ReadCleanReq_misses::cpu.inst         1256                       # number of ReadCleanReq misses
system.cpu.l2.ReadCleanReq_misses::total         1256                       # number of ReadCleanReq misses
system.cpu.l2.ReadSharedReq_misses::cpu.data          175                       # number of ReadSharedReq misses
system.cpu.l2.ReadSharedReq_misses::cpu.dcache.prefetcher          991                       # number of ReadSharedReq misses
system.cpu.l2.ReadSharedReq_misses::total         1166                       # number of ReadSharedReq misses
system.cpu.l2.demand_misses::cpu.inst            1256                       # number of demand (read+write) misses
system.cpu.l2.demand_misses::cpu.data             258                       # number of demand (read+write) misses
system.cpu.l2.demand_misses::cpu.dcache.prefetcher          991                       # number of demand (read+write) misses
system.cpu.l2.demand_misses::total               2505                       # number of demand (read+write) misses
system.cpu.l2.overall_misses::cpu.inst           1256                       # number of overall misses
system.cpu.l2.overall_misses::cpu.data            258                       # number of overall misses
system.cpu.l2.overall_misses::cpu.dcache.prefetcher          991                       # number of overall misses
system.cpu.l2.overall_misses::total              2505                       # number of overall misses
system.cpu.l2.ReadExReq_miss_latency::cpu.data      8636688                       # number of ReadExReq miss cycles
system.cpu.l2.ReadExReq_miss_latency::total      8636688                       # number of ReadExReq miss cycles
system.cpu.l2.ReadCleanReq_miss_latency::cpu.inst    135540990                       # number of ReadCleanReq miss cycles
system.cpu.l2.ReadCleanReq_miss_latency::total    135540990                       # number of ReadCleanReq miss cycles
system.cpu.l2.ReadSharedReq_miss_latency::cpu.data     23448861                       # number of ReadSharedReq miss cycles
system.cpu.l2.ReadSharedReq_miss_latency::cpu.dcache.prefetcher     98694796                       # number of ReadSharedReq miss cycles
system.cpu.l2.ReadSharedReq_miss_latency::total    122143657                       # number of ReadSharedReq miss cycles
system.cpu.l2.demand_miss_latency::cpu.inst    135540990                       # number of demand (read+write) miss cycles
system.cpu.l2.demand_miss_latency::cpu.data     32085549                       # number of demand (read+write) miss cycles
system.cpu.l2.demand_miss_latency::cpu.dcache.prefetcher     98694796                       # number of demand (read+write) miss cycles
system.cpu.l2.demand_miss_latency::total    266321335                       # number of demand (read+write) miss cycles
system.cpu.l2.overall_miss_latency::cpu.inst    135540990                       # number of overall miss cycles
system.cpu.l2.overall_miss_latency::cpu.data     32085549                       # number of overall miss cycles
system.cpu.l2.overall_miss_latency::cpu.dcache.prefetcher     98694796                       # number of overall miss cycles
system.cpu.l2.overall_miss_latency::total    266321335                       # number of overall miss cycles
system.cpu.l2.WritebackDirty_accesses::writebacks         1624                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2.WritebackDirty_accesses::total         1624                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2.WritebackClean_accesses::writebacks          889                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2.WritebackClean_accesses::total          889                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2.UpgradeReq_accesses::cpu.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2.ReadExReq_accesses::cpu.data           90                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2.ReadExReq_accesses::total            90                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2.ReadCleanReq_accesses::cpu.inst         1405                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2.ReadCleanReq_accesses::total         1405                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2.ReadSharedReq_accesses::cpu.data         1040                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2.ReadSharedReq_accesses::cpu.dcache.prefetcher         1758                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2.ReadSharedReq_accesses::total         2798                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2.demand_accesses::cpu.inst          1405                       # number of demand (read+write) accesses
system.cpu.l2.demand_accesses::cpu.data          1130                       # number of demand (read+write) accesses
system.cpu.l2.demand_accesses::cpu.dcache.prefetcher         1758                       # number of demand (read+write) accesses
system.cpu.l2.demand_accesses::total             4293                       # number of demand (read+write) accesses
system.cpu.l2.overall_accesses::cpu.inst         1405                       # number of overall (read+write) accesses
system.cpu.l2.overall_accesses::cpu.data         1130                       # number of overall (read+write) accesses
system.cpu.l2.overall_accesses::cpu.dcache.prefetcher         1758                       # number of overall (read+write) accesses
system.cpu.l2.overall_accesses::total            4293                       # number of overall (read+write) accesses
system.cpu.l2.ReadExReq_miss_rate::cpu.data     0.922222                       # miss rate for ReadExReq accesses
system.cpu.l2.ReadExReq_miss_rate::total     0.922222                       # miss rate for ReadExReq accesses
system.cpu.l2.ReadCleanReq_miss_rate::cpu.inst     0.893950                       # miss rate for ReadCleanReq accesses
system.cpu.l2.ReadCleanReq_miss_rate::total     0.893950                       # miss rate for ReadCleanReq accesses
system.cpu.l2.ReadSharedReq_miss_rate::cpu.data     0.168269                       # miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_miss_rate::cpu.dcache.prefetcher     0.563709                       # miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_miss_rate::total     0.416726                       # miss rate for ReadSharedReq accesses
system.cpu.l2.demand_miss_rate::cpu.inst     0.893950                       # miss rate for demand accesses
system.cpu.l2.demand_miss_rate::cpu.data     0.228319                       # miss rate for demand accesses
system.cpu.l2.demand_miss_rate::cpu.dcache.prefetcher     0.563709                       # miss rate for demand accesses
system.cpu.l2.demand_miss_rate::total        0.583508                       # miss rate for demand accesses
system.cpu.l2.overall_miss_rate::cpu.inst     0.893950                       # miss rate for overall accesses
system.cpu.l2.overall_miss_rate::cpu.data     0.228319                       # miss rate for overall accesses
system.cpu.l2.overall_miss_rate::cpu.dcache.prefetcher     0.563709                       # miss rate for overall accesses
system.cpu.l2.overall_miss_rate::total       0.583508                       # miss rate for overall accesses
system.cpu.l2.ReadExReq_avg_miss_latency::cpu.data 104056.481928                       # average ReadExReq miss latency
system.cpu.l2.ReadExReq_avg_miss_latency::total 104056.481928                       # average ReadExReq miss latency
system.cpu.l2.ReadCleanReq_avg_miss_latency::cpu.inst 107914.800955                       # average ReadCleanReq miss latency
system.cpu.l2.ReadCleanReq_avg_miss_latency::total 107914.800955                       # average ReadCleanReq miss latency
system.cpu.l2.ReadSharedReq_avg_miss_latency::cpu.data 133993.491429                       # average ReadSharedReq miss latency
system.cpu.l2.ReadSharedReq_avg_miss_latency::cpu.dcache.prefetcher 99591.116044                       # average ReadSharedReq miss latency
system.cpu.l2.ReadSharedReq_avg_miss_latency::total 104754.422813                       # average ReadSharedReq miss latency
system.cpu.l2.demand_avg_miss_latency::cpu.inst 107914.800955                       # average overall miss latency
system.cpu.l2.demand_avg_miss_latency::cpu.data 124362.593023                       # average overall miss latency
system.cpu.l2.demand_avg_miss_latency::cpu.dcache.prefetcher 99591.116044                       # average overall miss latency
system.cpu.l2.demand_avg_miss_latency::total 106315.902196                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::cpu.inst 107914.800955                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::cpu.data 124362.593023                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::cpu.dcache.prefetcher 99591.116044                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::total 106315.902196                       # average overall miss latency
system.cpu.l2.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.cpu.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.cpu.l2.blocked::no_targets                   0                       # number of cycles access was blocked
system.cpu.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2.ReadExReq_mshr_misses::cpu.data           83                       # number of ReadExReq MSHR misses
system.cpu.l2.ReadExReq_mshr_misses::total           83                       # number of ReadExReq MSHR misses
system.cpu.l2.ReadCleanReq_mshr_misses::cpu.inst         1256                       # number of ReadCleanReq MSHR misses
system.cpu.l2.ReadCleanReq_mshr_misses::total         1256                       # number of ReadCleanReq MSHR misses
system.cpu.l2.ReadSharedReq_mshr_misses::cpu.data          175                       # number of ReadSharedReq MSHR misses
system.cpu.l2.ReadSharedReq_mshr_misses::cpu.dcache.prefetcher          991                       # number of ReadSharedReq MSHR misses
system.cpu.l2.ReadSharedReq_mshr_misses::total         1166                       # number of ReadSharedReq MSHR misses
system.cpu.l2.demand_mshr_misses::cpu.inst         1256                       # number of demand (read+write) MSHR misses
system.cpu.l2.demand_mshr_misses::cpu.data          258                       # number of demand (read+write) MSHR misses
system.cpu.l2.demand_mshr_misses::cpu.dcache.prefetcher          991                       # number of demand (read+write) MSHR misses
system.cpu.l2.demand_mshr_misses::total          2505                       # number of demand (read+write) MSHR misses
system.cpu.l2.overall_mshr_misses::cpu.inst         1256                       # number of overall MSHR misses
system.cpu.l2.overall_mshr_misses::cpu.data          258                       # number of overall MSHR misses
system.cpu.l2.overall_mshr_misses::cpu.dcache.prefetcher          991                       # number of overall MSHR misses
system.cpu.l2.overall_mshr_misses::total         2505                       # number of overall MSHR misses
system.cpu.l2.ReadExReq_mshr_miss_latency::cpu.data      8305020                       # number of ReadExReq MSHR miss cycles
system.cpu.l2.ReadExReq_mshr_miss_latency::total      8305020                       # number of ReadExReq MSHR miss cycles
system.cpu.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    130526010                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2.ReadCleanReq_mshr_miss_latency::total    130526010                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2.ReadSharedReq_mshr_miss_latency::cpu.data     22749561                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2.ReadSharedReq_mshr_miss_latency::cpu.dcache.prefetcher     94734760                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2.ReadSharedReq_mshr_miss_latency::total    117484321                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::cpu.inst    130526010                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::cpu.data     31054581                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::cpu.dcache.prefetcher     94734760                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::total    256315351                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::cpu.inst    130526010                       # number of overall MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::cpu.data     31054581                       # number of overall MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::cpu.dcache.prefetcher     94734760                       # number of overall MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::total    256315351                       # number of overall MSHR miss cycles
system.cpu.l2.ReadExReq_mshr_miss_rate::cpu.data     0.922222                       # mshr miss rate for ReadExReq accesses
system.cpu.l2.ReadExReq_mshr_miss_rate::total     0.922222                       # mshr miss rate for ReadExReq accesses
system.cpu.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.893950                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2.ReadCleanReq_mshr_miss_rate::total     0.893950                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.168269                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_mshr_miss_rate::cpu.dcache.prefetcher     0.563709                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_mshr_miss_rate::total     0.416726                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2.demand_mshr_miss_rate::cpu.inst     0.893950                       # mshr miss rate for demand accesses
system.cpu.l2.demand_mshr_miss_rate::cpu.data     0.228319                       # mshr miss rate for demand accesses
system.cpu.l2.demand_mshr_miss_rate::cpu.dcache.prefetcher     0.563709                       # mshr miss rate for demand accesses
system.cpu.l2.demand_mshr_miss_rate::total     0.583508                       # mshr miss rate for demand accesses
system.cpu.l2.overall_mshr_miss_rate::cpu.inst     0.893950                       # mshr miss rate for overall accesses
system.cpu.l2.overall_mshr_miss_rate::cpu.data     0.228319                       # mshr miss rate for overall accesses
system.cpu.l2.overall_mshr_miss_rate::cpu.dcache.prefetcher     0.563709                       # mshr miss rate for overall accesses
system.cpu.l2.overall_mshr_miss_rate::total     0.583508                       # mshr miss rate for overall accesses
system.cpu.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 100060.481928                       # average ReadExReq mshr miss latency
system.cpu.l2.ReadExReq_avg_mshr_miss_latency::total 100060.481928                       # average ReadExReq mshr miss latency
system.cpu.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 103921.982484                       # average ReadCleanReq mshr miss latency
system.cpu.l2.ReadCleanReq_avg_mshr_miss_latency::total 103921.982484                       # average ReadCleanReq mshr miss latency
system.cpu.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 129997.491429                       # average ReadSharedReq mshr miss latency
system.cpu.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 95595.116044                       # average ReadSharedReq mshr miss latency
system.cpu.l2.ReadSharedReq_avg_mshr_miss_latency::total 100758.422813                       # average ReadSharedReq mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::cpu.inst 103921.982484                       # average overall mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::cpu.data 120366.593023                       # average overall mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::cpu.dcache.prefetcher 95595.116044                       # average overall mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::total 102321.497405                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::cpu.inst 103921.982484                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::cpu.data 120366.593023                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 95595.116044                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::total 102321.497405                       # average overall mshr miss latency
system.cpu.tol2bus.snoop_filter.tot_requests         7573                       # Total number of requests made to the snoop filter.
system.cpu.tol2bus.snoop_filter.hit_single_requests         3273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.tol2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.tol2bus.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.cpu.tol2bus.trans_dist::ReadResp          4208                       # Transaction distribution
system.cpu.tol2bus.trans_dist::WritebackDirty         1624                       # Transaction distribution
system.cpu.tol2bus.trans_dist::WritebackClean          892                       # Transaction distribution
system.cpu.tol2bus.trans_dist::CleanEvict          759                       # Transaction distribution
system.cpu.tol2bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu.tol2bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadExReq           90                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadExResp           90                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadCleanReq         1411                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadSharedReq         2798                       # Transaction distribution
system.cpu.tol2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2.cpu_side         3707                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2.cpu_side         8164                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_count::total             11871                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2.cpu_side       146944                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2.cpu_side       288768                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size::total             435712                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.snoops                          13                       # Total snoops (count)
system.cpu.tol2bus.snoopTraffic                   384                       # Total snoop traffic (bytes)
system.cpu.tol2bus.snoop_fanout::samples         4312                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::mean        0.006262                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::stdev       0.078891                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::0               4285     99.37%     99.37% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::1                 27      0.63%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::total           4312                       # Request fanout histogram
system.cpu.tol2bus.reqLayer0.occupancy        4242936                       # Layer occupancy (ticks)
system.cpu.tol2bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu.tol2bus.respLayer0.occupancy       1408922                       # Layer occupancy (ticks)
system.cpu.tol2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu.tol2bus.respLayer1.occupancy       2887181                       # Layer occupancy (ticks)
system.cpu.tol2bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                  1979.885400                       # Cycle average of tags in use
system.l3.tags.total_refs                           7                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      2504                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.002796                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst       1085.035740                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        213.762065                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.dcache.prefetcher   681.087596                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008278                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.001631                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.dcache.prefetcher     0.005196                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.015105                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022           991                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1024          1513                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::0           80                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1          180                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2           28                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3          703                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1296                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.007561                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1024     0.011543                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     42680                       # Number of tag accesses
system.l3.tags.data_accesses                    42680                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.l3.conversionMisses                          0                       # number of conversion misses
system.l3.ReadExReq_misses::cpu.data               83                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  83                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst         1255                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          175                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.dcache.prefetcher          991                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            2421                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                1255                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                 258                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.dcache.prefetcher          991                       # number of demand (read+write) misses
system.l3.demand_misses::total                   2504                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst               1255                       # number of overall misses
system.l3.overall_misses::cpu.data                258                       # number of overall misses
system.l3.overall_misses::cpu.dcache.prefetcher          991                       # number of overall misses
system.l3.overall_misses::total                  2504                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data      7918074                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total       7918074                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    124675200                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     21933711                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.dcache.prefetcher     90070250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    236679161                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     124675200                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data      29851785                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.dcache.prefetcher     90070250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        244597235                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    124675200                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data     29851785                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.dcache.prefetcher     90070250                       # number of overall miss cycles
system.l3.overall_miss_latency::total       244597235                       # number of overall miss cycles
system.l3.ReadExReq_accesses::cpu.data             83                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                83                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst         1255                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data          175                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.dcache.prefetcher          991                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          2421                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst              1255                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data               258                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.dcache.prefetcher          991                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 2504                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst             1255                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data              258                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.dcache.prefetcher          991                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                2504                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.dcache.prefetcher            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.dcache.prefetcher            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 95398.481928                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 95398.481928                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 99342.788845                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 125335.491429                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.dcache.prefetcher 90888.244198                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 97760.909128                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 99342.788845                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 115704.593023                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.dcache.prefetcher 90888.244198                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 97682.601837                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 99342.788845                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 115704.593023                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.dcache.prefetcher 90888.244198                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 97682.601837                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data           83                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             83                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst         1255                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          175                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.dcache.prefetcher          991                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         2421                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst           1255                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data            258                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.dcache.prefetcher          991                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              2504                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst          1255                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data           258                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.dcache.prefetcher          991                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             2504                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data      6907977                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total      6907977                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    109425977                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     19807596                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.dcache.prefetcher     78023132                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    207256705                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    109425977                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data     26715573                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.dcache.prefetcher     78023132                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    214164682                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    109425977                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data     26715573                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.dcache.prefetcher     78023132                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    214164682                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 83228.638554                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 83228.638554                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 87192.013546                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 113186.262857                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 78731.717457                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 85607.891367                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 87192.013546                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 103548.732558                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.dcache.prefetcher 78731.717457                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 85529.026358                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 87192.013546                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 103548.732558                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 78731.717457                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 85529.026358                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2504                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2421                       # Transaction distribution
system.membus.trans_dist::ReadExReq                83                       # Transaction distribution
system.membus.trans_dist::ReadExResp               83                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2421                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         5008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         5008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       160256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       160256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  160256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2504                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3613307                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13264857                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests         2511                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests            7                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   1541656800                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              2421                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict               7                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq               83                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp              83                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         2421                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu.l2.mem_side::system.l3.cpu_side         5015                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2.mem_side::system.l3.cpu_side       160256                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             2504                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   2504    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               2504                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy             836240                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           1667664                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
