
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006b94  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406b94  00406b94  00016b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  00406b9c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000448  204009d0  00407570  000209d0  2**3
                  ALLOC
  4 .stack        00002000  20400e18  004079b8  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402e18  004099b8  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   000173f0  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003582  00000000  00000000  00037e47  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005344  00000000  00000000  0003b3c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000888  00000000  00000000  0004070d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000008d0  00000000  00000000  00040f95  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00009c8b  00000000  00000000  00041865  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e523  00000000  00000000  0004b4f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00090161  00000000  00000000  00059a13  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001e88  00000000  00000000  000e9b74  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	18 2e 40 20 59 0f 40 00 55 0f 40 00 55 0f 40 00     ..@ Y.@.U.@.U.@.
  400010:	55 0f 40 00 55 0f 40 00 55 0f 40 00 00 00 00 00     U.@.U.@.U.@.....
	...
  40002c:	55 0f 40 00 55 0f 40 00 00 00 00 00 55 0f 40 00     U.@.U.@.....U.@.
  40003c:	55 0f 40 00 55 0f 40 00 55 0f 40 00 55 0f 40 00     U.@.U.@.U.@.U.@.
  40004c:	d1 12 40 00 55 0f 40 00 55 0f 40 00 55 0f 40 00     ..@.U.@.U.@.U.@.
  40005c:	55 0f 40 00 55 0f 40 00 00 00 00 00 7d 0d 40 00     U.@.U.@.....}.@.
  40006c:	91 0d 40 00 a5 0d 40 00 55 0f 40 00 55 0f 40 00     ..@...@.U.@.U.@.
  40007c:	55 0f 40 00 b9 0d 40 00 cd 0d 40 00 55 0f 40 00     U.@...@...@.U.@.
  40008c:	55 0f 40 00 55 0f 40 00 55 0f 40 00 55 0f 40 00     U.@.U.@.U.@.U.@.
  40009c:	55 0f 40 00 55 0f 40 00 55 0f 40 00 55 0f 40 00     U.@.U.@.U.@.U.@.
  4000ac:	55 0f 40 00 55 0f 40 00 55 0f 40 00 55 0f 40 00     U.@.U.@.U.@.U.@.
  4000bc:	55 0f 40 00 55 0f 40 00 55 0f 40 00 55 0f 40 00     U.@.U.@.U.@.U.@.
  4000cc:	55 0f 40 00 00 00 00 00 55 0f 40 00 00 00 00 00     U.@.....U.@.....
  4000dc:	55 0f 40 00 55 0f 40 00 55 0f 40 00 55 0f 40 00     U.@.U.@.U.@.U.@.
  4000ec:	55 0f 40 00 55 0f 40 00 55 0f 40 00 55 0f 40 00     U.@.U.@.U.@.U.@.
  4000fc:	55 0f 40 00 55 0f 40 00 55 0f 40 00 55 0f 40 00     U.@.U.@.U.@.U.@.
  40010c:	55 0f 40 00 55 0f 40 00 00 00 00 00 00 00 00 00     U.@.U.@.........
  40011c:	00 00 00 00 55 0f 40 00 55 0f 40 00 55 0f 40 00     ....U.@.U.@.U.@.
  40012c:	55 0f 40 00 55 0f 40 00 00 00 00 00 55 0f 40 00     U.@.U.@.....U.@.
  40013c:	55 0f 40 00                                         U.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	00406b9c 	.word	0x00406b9c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406b9c 	.word	0x00406b9c
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	00406b9c 	.word	0x00406b9c
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	204009ec 	.word	0x204009ec

004001c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	204009ec 	.word	0x204009ec

004001ec <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4001ec:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001ee:	4b03      	ldr	r3, [pc, #12]	; (4001fc <rtt_enable_interrupt+0x10>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	4319      	orrs	r1, r3
  4001f4:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  4001f6:	6001      	str	r1, [r0, #0]
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop
  4001fc:	204009ec 	.word	0x204009ec

00400200 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400200:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400202:	6883      	ldr	r3, [r0, #8]
  400204:	429a      	cmp	r2, r3
  400206:	d003      	beq.n	400210 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  400208:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40020a:	6883      	ldr	r3, [r0, #8]
  40020c:	4293      	cmp	r3, r2
  40020e:	d1fb      	bne.n	400208 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400210:	4618      	mov	r0, r3
  400212:	4770      	bx	lr

00400214 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400214:	68c0      	ldr	r0, [r0, #12]
}
  400216:	4770      	bx	lr

00400218 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400218:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40021a:	4b07      	ldr	r3, [pc, #28]	; (400238 <spi_enable_clock+0x20>)
  40021c:	4298      	cmp	r0, r3
  40021e:	d003      	beq.n	400228 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400220:	4b06      	ldr	r3, [pc, #24]	; (40023c <spi_enable_clock+0x24>)
  400222:	4298      	cmp	r0, r3
  400224:	d004      	beq.n	400230 <spi_enable_clock+0x18>
  400226:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400228:	2015      	movs	r0, #21
  40022a:	4b05      	ldr	r3, [pc, #20]	; (400240 <spi_enable_clock+0x28>)
  40022c:	4798      	blx	r3
  40022e:	bd08      	pop	{r3, pc}
  400230:	202a      	movs	r0, #42	; 0x2a
  400232:	4b03      	ldr	r3, [pc, #12]	; (400240 <spi_enable_clock+0x28>)
  400234:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400236:	e7f6      	b.n	400226 <spi_enable_clock+0xe>
  400238:	40008000 	.word	0x40008000
  40023c:	40058000 	.word	0x40058000
  400240:	00400f01 	.word	0x00400f01

00400244 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400244:	6843      	ldr	r3, [r0, #4]
  400246:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40024a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40024c:	6843      	ldr	r3, [r0, #4]
  40024e:	0409      	lsls	r1, r1, #16
  400250:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400254:	4319      	orrs	r1, r3
  400256:	6041      	str	r1, [r0, #4]
  400258:	4770      	bx	lr

0040025a <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40025a:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40025c:	f643 2499 	movw	r4, #15001	; 0x3a99
  400260:	6905      	ldr	r5, [r0, #16]
  400262:	f015 0f02 	tst.w	r5, #2
  400266:	d103      	bne.n	400270 <spi_write+0x16>
		if (!timeout--) {
  400268:	3c01      	subs	r4, #1
  40026a:	d1f9      	bne.n	400260 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  40026c:	2001      	movs	r0, #1
  40026e:	e00c      	b.n	40028a <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400270:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400272:	f014 0f02 	tst.w	r4, #2
  400276:	d006      	beq.n	400286 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400278:	0412      	lsls	r2, r2, #16
  40027a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40027e:	4311      	orrs	r1, r2
		if (uc_last) {
  400280:	b10b      	cbz	r3, 400286 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400282:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400286:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400288:	2000      	movs	r0, #0
}
  40028a:	bc30      	pop	{r4, r5}
  40028c:	4770      	bx	lr

0040028e <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40028e:	b932      	cbnz	r2, 40029e <spi_set_clock_polarity+0x10>
  400290:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400294:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400296:	f023 0301 	bic.w	r3, r3, #1
  40029a:	6303      	str	r3, [r0, #48]	; 0x30
  40029c:	4770      	bx	lr
  40029e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002a4:	f043 0301 	orr.w	r3, r3, #1
  4002a8:	6303      	str	r3, [r0, #48]	; 0x30
  4002aa:	4770      	bx	lr

004002ac <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4002ac:	b932      	cbnz	r2, 4002bc <spi_set_clock_phase+0x10>
  4002ae:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4002b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002b4:	f023 0302 	bic.w	r3, r3, #2
  4002b8:	6303      	str	r3, [r0, #48]	; 0x30
  4002ba:	4770      	bx	lr
  4002bc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4002c0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002c2:	f043 0302 	orr.w	r3, r3, #2
  4002c6:	6303      	str	r3, [r0, #48]	; 0x30
  4002c8:	4770      	bx	lr

004002ca <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4002ca:	2a04      	cmp	r2, #4
  4002cc:	d003      	beq.n	4002d6 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4002ce:	b16a      	cbz	r2, 4002ec <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4002d0:	2a08      	cmp	r2, #8
  4002d2:	d016      	beq.n	400302 <spi_configure_cs_behavior+0x38>
  4002d4:	4770      	bx	lr
  4002d6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002da:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002dc:	f023 0308 	bic.w	r3, r3, #8
  4002e0:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4002e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002e4:	f043 0304 	orr.w	r3, r3, #4
  4002e8:	6303      	str	r3, [r0, #48]	; 0x30
  4002ea:	4770      	bx	lr
  4002ec:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002f0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002f2:	f023 0308 	bic.w	r3, r3, #8
  4002f6:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4002f8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fa:	f023 0304 	bic.w	r3, r3, #4
  4002fe:	6303      	str	r3, [r0, #48]	; 0x30
  400300:	4770      	bx	lr
  400302:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400306:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400308:	f043 0308 	orr.w	r3, r3, #8
  40030c:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  40030e:	e7e1      	b.n	4002d4 <spi_configure_cs_behavior+0xa>

00400310 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400310:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400314:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400316:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40031a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40031c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40031e:	431a      	orrs	r2, r3
  400320:	630a      	str	r2, [r1, #48]	; 0x30
  400322:	4770      	bx	lr

00400324 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400324:	1e43      	subs	r3, r0, #1
  400326:	4419      	add	r1, r3
  400328:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40032c:	1e43      	subs	r3, r0, #1
  40032e:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400330:	bf94      	ite	ls
  400332:	b200      	sxthls	r0, r0
		return -1;
  400334:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400338:	4770      	bx	lr

0040033a <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  40033a:	b17a      	cbz	r2, 40035c <spi_set_baudrate_div+0x22>
{
  40033c:	b410      	push	{r4}
  40033e:	4614      	mov	r4, r2
  400340:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400344:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400346:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40034a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40034c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40034e:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  400352:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400354:	2000      	movs	r0, #0
}
  400356:	f85d 4b04 	ldr.w	r4, [sp], #4
  40035a:	4770      	bx	lr
        return -1;
  40035c:	f04f 30ff 	mov.w	r0, #4294967295
  400360:	4770      	bx	lr
	...

00400364 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400364:	4b01      	ldr	r3, [pc, #4]	; (40036c <gfx_mono_set_framebuffer+0x8>)
  400366:	6018      	str	r0, [r3, #0]
  400368:	4770      	bx	lr
  40036a:	bf00      	nop
  40036c:	204009f0 	.word	0x204009f0

00400370 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400370:	4b02      	ldr	r3, [pc, #8]	; (40037c <gfx_mono_framebuffer_put_byte+0xc>)
  400372:	681b      	ldr	r3, [r3, #0]
  400374:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400378:	5442      	strb	r2, [r0, r1]
  40037a:	4770      	bx	lr
  40037c:	204009f0 	.word	0x204009f0

00400380 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400380:	4b02      	ldr	r3, [pc, #8]	; (40038c <gfx_mono_framebuffer_get_byte+0xc>)
  400382:	681b      	ldr	r3, [r3, #0]
  400384:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400388:	5c40      	ldrb	r0, [r0, r1]
  40038a:	4770      	bx	lr
  40038c:	204009f0 	.word	0x204009f0

00400390 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400394:	1884      	adds	r4, r0, r2
  400396:	2c80      	cmp	r4, #128	; 0x80
  400398:	dd02      	ble.n	4003a0 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40039a:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  40039e:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4003a0:	b322      	cbz	r2, 4003ec <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4003a2:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4003a4:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4003a8:	2601      	movs	r6, #1
  4003aa:	fa06 f101 	lsl.w	r1, r6, r1
  4003ae:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4003b0:	2b01      	cmp	r3, #1
  4003b2:	d01d      	beq.n	4003f0 <gfx_mono_generic_draw_horizontal_line+0x60>
  4003b4:	2b00      	cmp	r3, #0
  4003b6:	d035      	beq.n	400424 <gfx_mono_generic_draw_horizontal_line+0x94>
  4003b8:	2b02      	cmp	r3, #2
  4003ba:	d117      	bne.n	4003ec <gfx_mono_generic_draw_horizontal_line+0x5c>
  4003bc:	3801      	subs	r0, #1
  4003be:	b2c7      	uxtb	r7, r0
  4003c0:	19d4      	adds	r4, r2, r7
  4003c2:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  4003c4:	f8df a090 	ldr.w	sl, [pc, #144]	; 400458 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  4003c8:	f04f 0900 	mov.w	r9, #0
  4003cc:	f8df 808c 	ldr.w	r8, [pc, #140]	; 40045c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4003d0:	4621      	mov	r1, r4
  4003d2:	4628      	mov	r0, r5
  4003d4:	47d0      	blx	sl
			temp ^= pixelmask;
  4003d6:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003da:	464b      	mov	r3, r9
  4003dc:	b2d2      	uxtb	r2, r2
  4003de:	4621      	mov	r1, r4
  4003e0:	4628      	mov	r0, r5
  4003e2:	47c0      	blx	r8
  4003e4:	3c01      	subs	r4, #1
  4003e6:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003e8:	42bc      	cmp	r4, r7
  4003ea:	d1f1      	bne.n	4003d0 <gfx_mono_generic_draw_horizontal_line+0x40>
  4003ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003f0:	3801      	subs	r0, #1
  4003f2:	b2c7      	uxtb	r7, r0
  4003f4:	19d4      	adds	r4, r2, r7
  4003f6:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4003f8:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400458 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4003fc:	f04f 0900 	mov.w	r9, #0
  400400:	f8df 8058 	ldr.w	r8, [pc, #88]	; 40045c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400404:	4621      	mov	r1, r4
  400406:	4628      	mov	r0, r5
  400408:	47d0      	blx	sl
			temp |= pixelmask;
  40040a:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40040e:	464b      	mov	r3, r9
  400410:	b2d2      	uxtb	r2, r2
  400412:	4621      	mov	r1, r4
  400414:	4628      	mov	r0, r5
  400416:	47c0      	blx	r8
  400418:	3c01      	subs	r4, #1
  40041a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40041c:	42bc      	cmp	r4, r7
  40041e:	d1f1      	bne.n	400404 <gfx_mono_generic_draw_horizontal_line+0x74>
  400420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400424:	3801      	subs	r0, #1
  400426:	b2c7      	uxtb	r7, r0
  400428:	19d4      	adds	r4, r2, r7
  40042a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40042c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400458 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400430:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  400432:	f8df 9028 	ldr.w	r9, [pc, #40]	; 40045c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400436:	4621      	mov	r1, r4
  400438:	4628      	mov	r0, r5
  40043a:	47c0      	blx	r8
			temp &= ~pixelmask;
  40043c:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400440:	2300      	movs	r3, #0
  400442:	b2d2      	uxtb	r2, r2
  400444:	4621      	mov	r1, r4
  400446:	4628      	mov	r0, r5
  400448:	47c8      	blx	r9
  40044a:	3c01      	subs	r4, #1
  40044c:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40044e:	42bc      	cmp	r4, r7
  400450:	d1f1      	bne.n	400436 <gfx_mono_generic_draw_horizontal_line+0xa6>
  400452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400456:	bf00      	nop
  400458:	00400691 	.word	0x00400691
  40045c:	0040058d 	.word	0x0040058d

00400460 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400464:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400468:	b18b      	cbz	r3, 40048e <gfx_mono_generic_draw_filled_rect+0x2e>
  40046a:	461c      	mov	r4, r3
  40046c:	4690      	mov	r8, r2
  40046e:	4606      	mov	r6, r0
  400470:	1e4d      	subs	r5, r1, #1
  400472:	b2ed      	uxtb	r5, r5
  400474:	442c      	add	r4, r5
  400476:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400478:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400494 <gfx_mono_generic_draw_filled_rect+0x34>
  40047c:	463b      	mov	r3, r7
  40047e:	4642      	mov	r2, r8
  400480:	4621      	mov	r1, r4
  400482:	4630      	mov	r0, r6
  400484:	47c8      	blx	r9
  400486:	3c01      	subs	r4, #1
  400488:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40048a:	42ac      	cmp	r4, r5
  40048c:	d1f6      	bne.n	40047c <gfx_mono_generic_draw_filled_rect+0x1c>
  40048e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400492:	bf00      	nop
  400494:	00400391 	.word	0x00400391

00400498 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40049c:	b083      	sub	sp, #12
  40049e:	4604      	mov	r4, r0
  4004a0:	4688      	mov	r8, r1
  4004a2:	4691      	mov	r9, r2
  4004a4:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4004a6:	7a5b      	ldrb	r3, [r3, #9]
  4004a8:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4004ac:	2100      	movs	r1, #0
  4004ae:	9100      	str	r1, [sp, #0]
  4004b0:	4649      	mov	r1, r9
  4004b2:	4640      	mov	r0, r8
  4004b4:	4d21      	ldr	r5, [pc, #132]	; (40053c <gfx_mono_draw_char+0xa4>)
  4004b6:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4004b8:	f89b 3000 	ldrb.w	r3, [fp]
  4004bc:	b113      	cbz	r3, 4004c4 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4004be:	b003      	add	sp, #12
  4004c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4004c4:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4004c8:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4004ca:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4004ce:	bf18      	it	ne
  4004d0:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4004d2:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  4004d6:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4004da:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4004dc:	fb17 f70a 	smulbb	r7, r7, sl
  4004e0:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4004e4:	f8db 3004 	ldr.w	r3, [fp, #4]
  4004e8:	fa13 f787 	uxtah	r7, r3, r7
  4004ec:	e01f      	b.n	40052e <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4004ee:	0064      	lsls	r4, r4, #1
  4004f0:	b2e4      	uxtb	r4, r4
  4004f2:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4004f4:	b2eb      	uxtb	r3, r5
  4004f6:	429e      	cmp	r6, r3
  4004f8:	d910      	bls.n	40051c <gfx_mono_draw_char+0x84>
  4004fa:	b2eb      	uxtb	r3, r5
  4004fc:	eb08 0003 	add.w	r0, r8, r3
  400500:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400502:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400506:	bf08      	it	eq
  400508:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  40050c:	f014 0f80 	tst.w	r4, #128	; 0x80
  400510:	d0ed      	beq.n	4004ee <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400512:	2201      	movs	r2, #1
  400514:	4649      	mov	r1, r9
  400516:	4b0a      	ldr	r3, [pc, #40]	; (400540 <gfx_mono_draw_char+0xa8>)
  400518:	4798      	blx	r3
  40051a:	e7e8      	b.n	4004ee <gfx_mono_draw_char+0x56>
		inc_y += 1;
  40051c:	f109 0901 	add.w	r9, r9, #1
  400520:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400524:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400528:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  40052c:	d0c7      	beq.n	4004be <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  40052e:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400532:	2e00      	cmp	r6, #0
  400534:	d0f2      	beq.n	40051c <gfx_mono_draw_char+0x84>
  400536:	2500      	movs	r5, #0
  400538:	462c      	mov	r4, r5
  40053a:	e7de      	b.n	4004fa <gfx_mono_draw_char+0x62>
  40053c:	00400461 	.word	0x00400461
  400540:	0040062d 	.word	0x0040062d

00400544 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400548:	4604      	mov	r4, r0
  40054a:	4690      	mov	r8, r2
  40054c:	461d      	mov	r5, r3
  40054e:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400550:	4f0d      	ldr	r7, [pc, #52]	; (400588 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400552:	460e      	mov	r6, r1
  400554:	e008      	b.n	400568 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  400556:	7a6a      	ldrb	r2, [r5, #9]
  400558:	3201      	adds	r2, #1
  40055a:	4442      	add	r2, r8
  40055c:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400560:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  400562:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400566:	b16b      	cbz	r3, 400584 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400568:	7820      	ldrb	r0, [r4, #0]
  40056a:	280a      	cmp	r0, #10
  40056c:	d0f3      	beq.n	400556 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  40056e:	280d      	cmp	r0, #13
  400570:	d0f7      	beq.n	400562 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400572:	462b      	mov	r3, r5
  400574:	4642      	mov	r2, r8
  400576:	4649      	mov	r1, r9
  400578:	47b8      	blx	r7
			x += font->width;
  40057a:	7a2b      	ldrb	r3, [r5, #8]
  40057c:	4499      	add	r9, r3
  40057e:	fa5f f989 	uxtb.w	r9, r9
  400582:	e7ee      	b.n	400562 <gfx_mono_draw_string+0x1e>
}
  400584:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400588:	00400499 	.word	0x00400499

0040058c <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  40058c:	b570      	push	{r4, r5, r6, lr}
  40058e:	4604      	mov	r4, r0
  400590:	460d      	mov	r5, r1
  400592:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400594:	b91b      	cbnz	r3, 40059e <gfx_mono_ssd1306_put_byte+0x12>
  400596:	4b0d      	ldr	r3, [pc, #52]	; (4005cc <gfx_mono_ssd1306_put_byte+0x40>)
  400598:	4798      	blx	r3
  40059a:	42b0      	cmp	r0, r6
  40059c:	d015      	beq.n	4005ca <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  40059e:	4632      	mov	r2, r6
  4005a0:	4629      	mov	r1, r5
  4005a2:	4620      	mov	r0, r4
  4005a4:	4b0a      	ldr	r3, [pc, #40]	; (4005d0 <gfx_mono_ssd1306_put_byte+0x44>)
  4005a6:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4005a8:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4005ac:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4005b0:	4c08      	ldr	r4, [pc, #32]	; (4005d4 <gfx_mono_ssd1306_put_byte+0x48>)
  4005b2:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4005b4:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4005b8:	f040 0010 	orr.w	r0, r0, #16
  4005bc:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4005be:	f005 000f 	and.w	r0, r5, #15
  4005c2:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4005c4:	4630      	mov	r0, r6
  4005c6:	4b04      	ldr	r3, [pc, #16]	; (4005d8 <gfx_mono_ssd1306_put_byte+0x4c>)
  4005c8:	4798      	blx	r3
  4005ca:	bd70      	pop	{r4, r5, r6, pc}
  4005cc:	00400381 	.word	0x00400381
  4005d0:	00400371 	.word	0x00400371
  4005d4:	0040069d 	.word	0x0040069d
  4005d8:	004008bd 	.word	0x004008bd

004005dc <gfx_mono_ssd1306_init>:
{
  4005dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4005e0:	480d      	ldr	r0, [pc, #52]	; (400618 <gfx_mono_ssd1306_init+0x3c>)
  4005e2:	4b0e      	ldr	r3, [pc, #56]	; (40061c <gfx_mono_ssd1306_init+0x40>)
  4005e4:	4798      	blx	r3
	ssd1306_init();
  4005e6:	4b0e      	ldr	r3, [pc, #56]	; (400620 <gfx_mono_ssd1306_init+0x44>)
  4005e8:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4005ea:	2040      	movs	r0, #64	; 0x40
  4005ec:	4b0d      	ldr	r3, [pc, #52]	; (400624 <gfx_mono_ssd1306_init+0x48>)
  4005ee:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4005f0:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4005f2:	f04f 0801 	mov.w	r8, #1
  4005f6:	462f      	mov	r7, r5
  4005f8:	4e0b      	ldr	r6, [pc, #44]	; (400628 <gfx_mono_ssd1306_init+0x4c>)
{
  4005fa:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4005fc:	4643      	mov	r3, r8
  4005fe:	463a      	mov	r2, r7
  400600:	b2e1      	uxtb	r1, r4
  400602:	4628      	mov	r0, r5
  400604:	47b0      	blx	r6
  400606:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400608:	2c80      	cmp	r4, #128	; 0x80
  40060a:	d1f7      	bne.n	4005fc <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40060c:	3501      	adds	r5, #1
  40060e:	b2ed      	uxtb	r5, r5
  400610:	2d04      	cmp	r5, #4
  400612:	d1f2      	bne.n	4005fa <gfx_mono_ssd1306_init+0x1e>
  400614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400618:	204009f4 	.word	0x204009f4
  40061c:	00400365 	.word	0x00400365
  400620:	004006dd 	.word	0x004006dd
  400624:	0040069d 	.word	0x0040069d
  400628:	0040058d 	.word	0x0040058d

0040062c <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  40062c:	09c3      	lsrs	r3, r0, #7
  40062e:	d12a      	bne.n	400686 <gfx_mono_ssd1306_draw_pixel+0x5a>
  400630:	291f      	cmp	r1, #31
  400632:	d828      	bhi.n	400686 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400638:	4614      	mov	r4, r2
  40063a:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  40063c:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  40063e:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400642:	2201      	movs	r2, #1
  400644:	fa02 f701 	lsl.w	r7, r2, r1
  400648:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  40064c:	4601      	mov	r1, r0
  40064e:	4630      	mov	r0, r6
  400650:	4b0d      	ldr	r3, [pc, #52]	; (400688 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400652:	4798      	blx	r3
  400654:	4602      	mov	r2, r0
	switch (color) {
  400656:	2c01      	cmp	r4, #1
  400658:	d009      	beq.n	40066e <gfx_mono_ssd1306_draw_pixel+0x42>
  40065a:	b164      	cbz	r4, 400676 <gfx_mono_ssd1306_draw_pixel+0x4a>
  40065c:	2c02      	cmp	r4, #2
  40065e:	d00e      	beq.n	40067e <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400660:	2300      	movs	r3, #0
  400662:	4629      	mov	r1, r5
  400664:	4630      	mov	r0, r6
  400666:	4c09      	ldr	r4, [pc, #36]	; (40068c <gfx_mono_ssd1306_draw_pixel+0x60>)
  400668:	47a0      	blx	r4
  40066a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  40066e:	ea48 0200 	orr.w	r2, r8, r0
  400672:	b2d2      	uxtb	r2, r2
		break;
  400674:	e7f4      	b.n	400660 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400676:	ea20 0207 	bic.w	r2, r0, r7
  40067a:	b2d2      	uxtb	r2, r2
		break;
  40067c:	e7f0      	b.n	400660 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  40067e:	ea88 0200 	eor.w	r2, r8, r0
  400682:	b2d2      	uxtb	r2, r2
		break;
  400684:	e7ec      	b.n	400660 <gfx_mono_ssd1306_draw_pixel+0x34>
  400686:	4770      	bx	lr
  400688:	00400381 	.word	0x00400381
  40068c:	0040058d 	.word	0x0040058d

00400690 <gfx_mono_ssd1306_get_byte>:
{
  400690:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400692:	4b01      	ldr	r3, [pc, #4]	; (400698 <gfx_mono_ssd1306_get_byte+0x8>)
  400694:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400696:	bd08      	pop	{r3, pc}
  400698:	00400381 	.word	0x00400381

0040069c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  40069c:	b538      	push	{r3, r4, r5, lr}
  40069e:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4006a0:	2208      	movs	r2, #8
  4006a2:	4b09      	ldr	r3, [pc, #36]	; (4006c8 <ssd1306_write_command+0x2c>)
  4006a4:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4006a6:	4c09      	ldr	r4, [pc, #36]	; (4006cc <ssd1306_write_command+0x30>)
  4006a8:	2101      	movs	r1, #1
  4006aa:	4620      	mov	r0, r4
  4006ac:	4b08      	ldr	r3, [pc, #32]	; (4006d0 <ssd1306_write_command+0x34>)
  4006ae:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4006b0:	2301      	movs	r3, #1
  4006b2:	461a      	mov	r2, r3
  4006b4:	4629      	mov	r1, r5
  4006b6:	4620      	mov	r0, r4
  4006b8:	4c06      	ldr	r4, [pc, #24]	; (4006d4 <ssd1306_write_command+0x38>)
  4006ba:	47a0      	blx	r4
	delay_us(10);
  4006bc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4006c0:	4b05      	ldr	r3, [pc, #20]	; (4006d8 <ssd1306_write_command+0x3c>)
  4006c2:	4798      	blx	r3
  4006c4:	bd38      	pop	{r3, r4, r5, pc}
  4006c6:	bf00      	nop
  4006c8:	400e1000 	.word	0x400e1000
  4006cc:	40008000 	.word	0x40008000
  4006d0:	00400245 	.word	0x00400245
  4006d4:	0040025b 	.word	0x0040025b
  4006d8:	20400001 	.word	0x20400001

004006dc <ssd1306_init>:
{
  4006dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4006e0:	4d66      	ldr	r5, [pc, #408]	; (40087c <ssd1306_init+0x1a0>)
  4006e2:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4006e6:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006e8:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4006ec:	4b64      	ldr	r3, [pc, #400]	; (400880 <ssd1306_init+0x1a4>)
  4006ee:	2708      	movs	r7, #8
  4006f0:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006f2:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4006f6:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4006f8:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4006fc:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4006fe:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400700:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400704:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400706:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40070a:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40070c:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40070e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400712:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400714:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400716:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40071a:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40071c:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40071e:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400722:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400724:	f022 0208 	bic.w	r2, r2, #8
  400728:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40072a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40072c:	f022 0208 	bic.w	r2, r2, #8
  400730:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400732:	601f      	str	r7, [r3, #0]
  400734:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400736:	631f      	str	r7, [r3, #48]	; 0x30
  400738:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40073a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 4008b8 <ssd1306_init+0x1dc>
  40073e:	2300      	movs	r3, #0
  400740:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400744:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400748:	4640      	mov	r0, r8
  40074a:	4c4e      	ldr	r4, [pc, #312]	; (400884 <ssd1306_init+0x1a8>)
  40074c:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40074e:	2300      	movs	r3, #0
  400750:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400754:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400758:	4640      	mov	r0, r8
  40075a:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40075c:	2300      	movs	r3, #0
  40075e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400762:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400766:	4640      	mov	r0, r8
  400768:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40076a:	2300      	movs	r3, #0
  40076c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400770:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400774:	4640      	mov	r0, r8
  400776:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400778:	2300      	movs	r3, #0
  40077a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40077e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400782:	4640      	mov	r0, r8
  400784:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400786:	2300      	movs	r3, #0
  400788:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40078c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400790:	4640      	mov	r0, r8
  400792:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400794:	4c3c      	ldr	r4, [pc, #240]	; (400888 <ssd1306_init+0x1ac>)
  400796:	f04f 0902 	mov.w	r9, #2
  40079a:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40079e:	f04f 0880 	mov.w	r8, #128	; 0x80
  4007a2:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4007a6:	6863      	ldr	r3, [r4, #4]
  4007a8:	f043 0301 	orr.w	r3, r3, #1
  4007ac:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4007ae:	463a      	mov	r2, r7
  4007b0:	2101      	movs	r1, #1
  4007b2:	4620      	mov	r0, r4
  4007b4:	4b35      	ldr	r3, [pc, #212]	; (40088c <ssd1306_init+0x1b0>)
  4007b6:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4007b8:	2200      	movs	r2, #0
  4007ba:	2101      	movs	r1, #1
  4007bc:	4620      	mov	r0, r4
  4007be:	4b34      	ldr	r3, [pc, #208]	; (400890 <ssd1306_init+0x1b4>)
  4007c0:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4007c2:	2200      	movs	r2, #0
  4007c4:	2101      	movs	r1, #1
  4007c6:	4620      	mov	r0, r4
  4007c8:	4b32      	ldr	r3, [pc, #200]	; (400894 <ssd1306_init+0x1b8>)
  4007ca:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4007cc:	6863      	ldr	r3, [r4, #4]
  4007ce:	f023 0302 	bic.w	r3, r3, #2
  4007d2:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4007d4:	2200      	movs	r2, #0
  4007d6:	2101      	movs	r1, #1
  4007d8:	4620      	mov	r0, r4
  4007da:	4b2f      	ldr	r3, [pc, #188]	; (400898 <ssd1306_init+0x1bc>)
  4007dc:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4007de:	6863      	ldr	r3, [r4, #4]
  4007e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4007e4:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4007e6:	6863      	ldr	r3, [r4, #4]
  4007e8:	f043 0310 	orr.w	r3, r3, #16
  4007ec:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4007ee:	492b      	ldr	r1, [pc, #172]	; (40089c <ssd1306_init+0x1c0>)
  4007f0:	482b      	ldr	r0, [pc, #172]	; (4008a0 <ssd1306_init+0x1c4>)
  4007f2:	4b2c      	ldr	r3, [pc, #176]	; (4008a4 <ssd1306_init+0x1c8>)
  4007f4:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4007f6:	b2c2      	uxtb	r2, r0
  4007f8:	2101      	movs	r1, #1
  4007fa:	4620      	mov	r0, r4
  4007fc:	4b2a      	ldr	r3, [pc, #168]	; (4008a8 <ssd1306_init+0x1cc>)
  4007fe:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400800:	4620      	mov	r0, r4
  400802:	4b2a      	ldr	r3, [pc, #168]	; (4008ac <ssd1306_init+0x1d0>)
  400804:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400806:	2301      	movs	r3, #1
  400808:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40080a:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  40080c:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400810:	4c27      	ldr	r4, [pc, #156]	; (4008b0 <ssd1306_init+0x1d4>)
  400812:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400814:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400816:	f640 30b8 	movw	r0, #3000	; 0xbb8
  40081a:	47a0      	blx	r4
  40081c:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40081e:	20a8      	movs	r0, #168	; 0xa8
  400820:	4c24      	ldr	r4, [pc, #144]	; (4008b4 <ssd1306_init+0x1d8>)
  400822:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400824:	201f      	movs	r0, #31
  400826:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400828:	20d3      	movs	r0, #211	; 0xd3
  40082a:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  40082c:	2000      	movs	r0, #0
  40082e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400830:	2040      	movs	r0, #64	; 0x40
  400832:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400834:	20a1      	movs	r0, #161	; 0xa1
  400836:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400838:	20c8      	movs	r0, #200	; 0xc8
  40083a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40083c:	20da      	movs	r0, #218	; 0xda
  40083e:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400840:	4648      	mov	r0, r9
  400842:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400844:	2081      	movs	r0, #129	; 0x81
  400846:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400848:	208f      	movs	r0, #143	; 0x8f
  40084a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40084c:	20a4      	movs	r0, #164	; 0xa4
  40084e:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400850:	20a6      	movs	r0, #166	; 0xa6
  400852:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400854:	20d5      	movs	r0, #213	; 0xd5
  400856:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400858:	4640      	mov	r0, r8
  40085a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  40085c:	208d      	movs	r0, #141	; 0x8d
  40085e:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400860:	2014      	movs	r0, #20
  400862:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400864:	20db      	movs	r0, #219	; 0xdb
  400866:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400868:	2040      	movs	r0, #64	; 0x40
  40086a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40086c:	20d9      	movs	r0, #217	; 0xd9
  40086e:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400870:	20f1      	movs	r0, #241	; 0xf1
  400872:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400874:	20af      	movs	r0, #175	; 0xaf
  400876:	47a0      	blx	r4
  400878:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40087c:	400e1200 	.word	0x400e1200
  400880:	400e1000 	.word	0x400e1000
  400884:	00400be5 	.word	0x00400be5
  400888:	40008000 	.word	0x40008000
  40088c:	004002cb 	.word	0x004002cb
  400890:	0040028f 	.word	0x0040028f
  400894:	004002ad 	.word	0x004002ad
  400898:	00400311 	.word	0x00400311
  40089c:	08f0d180 	.word	0x08f0d180
  4008a0:	001e8480 	.word	0x001e8480
  4008a4:	00400325 	.word	0x00400325
  4008a8:	0040033b 	.word	0x0040033b
  4008ac:	00400219 	.word	0x00400219
  4008b0:	20400001 	.word	0x20400001
  4008b4:	0040069d 	.word	0x0040069d
  4008b8:	400e1400 	.word	0x400e1400

004008bc <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4008bc:	b538      	push	{r3, r4, r5, lr}
  4008be:	4605      	mov	r5, r0
  4008c0:	2208      	movs	r2, #8
  4008c2:	4b09      	ldr	r3, [pc, #36]	; (4008e8 <ssd1306_write_data+0x2c>)
  4008c4:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4008c6:	4c09      	ldr	r4, [pc, #36]	; (4008ec <ssd1306_write_data+0x30>)
  4008c8:	2101      	movs	r1, #1
  4008ca:	4620      	mov	r0, r4
  4008cc:	4b08      	ldr	r3, [pc, #32]	; (4008f0 <ssd1306_write_data+0x34>)
  4008ce:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4008d0:	2301      	movs	r3, #1
  4008d2:	461a      	mov	r2, r3
  4008d4:	4629      	mov	r1, r5
  4008d6:	4620      	mov	r0, r4
  4008d8:	4c06      	ldr	r4, [pc, #24]	; (4008f4 <ssd1306_write_data+0x38>)
  4008da:	47a0      	blx	r4
	delay_us(10);
  4008dc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4008e0:	4b05      	ldr	r3, [pc, #20]	; (4008f8 <ssd1306_write_data+0x3c>)
  4008e2:	4798      	blx	r3
  4008e4:	bd38      	pop	{r3, r4, r5, pc}
  4008e6:	bf00      	nop
  4008e8:	400e1000 	.word	0x400e1000
  4008ec:	40008000 	.word	0x40008000
  4008f0:	00400245 	.word	0x00400245
  4008f4:	0040025b 	.word	0x0040025b
  4008f8:	20400001 	.word	0x20400001

004008fc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4008fc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4008fe:	4810      	ldr	r0, [pc, #64]	; (400940 <sysclk_init+0x44>)
  400900:	4b10      	ldr	r3, [pc, #64]	; (400944 <sysclk_init+0x48>)
  400902:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400904:	213e      	movs	r1, #62	; 0x3e
  400906:	2000      	movs	r0, #0
  400908:	4b0f      	ldr	r3, [pc, #60]	; (400948 <sysclk_init+0x4c>)
  40090a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40090c:	4c0f      	ldr	r4, [pc, #60]	; (40094c <sysclk_init+0x50>)
  40090e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400910:	2800      	cmp	r0, #0
  400912:	d0fc      	beq.n	40090e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400914:	4b0e      	ldr	r3, [pc, #56]	; (400950 <sysclk_init+0x54>)
  400916:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400918:	4a0e      	ldr	r2, [pc, #56]	; (400954 <sysclk_init+0x58>)
  40091a:	4b0f      	ldr	r3, [pc, #60]	; (400958 <sysclk_init+0x5c>)
  40091c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40091e:	4c0f      	ldr	r4, [pc, #60]	; (40095c <sysclk_init+0x60>)
  400920:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400922:	2800      	cmp	r0, #0
  400924:	d0fc      	beq.n	400920 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400926:	2002      	movs	r0, #2
  400928:	4b0d      	ldr	r3, [pc, #52]	; (400960 <sysclk_init+0x64>)
  40092a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40092c:	2000      	movs	r0, #0
  40092e:	4b0d      	ldr	r3, [pc, #52]	; (400964 <sysclk_init+0x68>)
  400930:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400932:	4b0d      	ldr	r3, [pc, #52]	; (400968 <sysclk_init+0x6c>)
  400934:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400936:	4802      	ldr	r0, [pc, #8]	; (400940 <sysclk_init+0x44>)
  400938:	4b02      	ldr	r3, [pc, #8]	; (400944 <sysclk_init+0x48>)
  40093a:	4798      	blx	r3
  40093c:	bd10      	pop	{r4, pc}
  40093e:	bf00      	nop
  400940:	11e1a300 	.word	0x11e1a300
  400944:	0040112d 	.word	0x0040112d
  400948:	00400e7d 	.word	0x00400e7d
  40094c:	00400ed1 	.word	0x00400ed1
  400950:	00400ee1 	.word	0x00400ee1
  400954:	20183f01 	.word	0x20183f01
  400958:	400e0600 	.word	0x400e0600
  40095c:	00400ef1 	.word	0x00400ef1
  400960:	00400de1 	.word	0x00400de1
  400964:	00400e19 	.word	0x00400e19
  400968:	00401021 	.word	0x00401021

0040096c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  40096c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40096e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400972:	4b48      	ldr	r3, [pc, #288]	; (400a94 <board_init+0x128>)
  400974:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400976:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40097a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40097e:	4b46      	ldr	r3, [pc, #280]	; (400a98 <board_init+0x12c>)
  400980:	2200      	movs	r2, #0
  400982:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400986:	695a      	ldr	r2, [r3, #20]
  400988:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  40098c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  40098e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400992:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400996:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40099a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  40099e:	f007 0007 	and.w	r0, r7, #7
  4009a2:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4009a4:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4009a8:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4009ac:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4009b0:	f3bf 8f4f 	dsb	sy
  4009b4:	f04f 34ff 	mov.w	r4, #4294967295
  4009b8:	fa04 fc00 	lsl.w	ip, r4, r0
  4009bc:	fa06 f000 	lsl.w	r0, r6, r0
  4009c0:	fa04 f40e 	lsl.w	r4, r4, lr
  4009c4:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4009c8:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  4009ca:	463a      	mov	r2, r7
  4009cc:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  4009ce:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4009d2:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4009d6:	3a01      	subs	r2, #1
  4009d8:	4423      	add	r3, r4
  4009da:	f1b2 3fff 	cmp.w	r2, #4294967295
  4009de:	d1f6      	bne.n	4009ce <board_init+0x62>
        } while(sets--);
  4009e0:	3e01      	subs	r6, #1
  4009e2:	4460      	add	r0, ip
  4009e4:	f1b6 3fff 	cmp.w	r6, #4294967295
  4009e8:	d1ef      	bne.n	4009ca <board_init+0x5e>
  4009ea:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4009ee:	4b2a      	ldr	r3, [pc, #168]	; (400a98 <board_init+0x12c>)
  4009f0:	695a      	ldr	r2, [r3, #20]
  4009f2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4009f6:	615a      	str	r2, [r3, #20]
  4009f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009fc:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a00:	4a26      	ldr	r2, [pc, #152]	; (400a9c <board_init+0x130>)
  400a02:	4927      	ldr	r1, [pc, #156]	; (400aa0 <board_init+0x134>)
  400a04:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a06:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400a0a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400a0c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a10:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a14:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400a18:	f022 0201 	bic.w	r2, r2, #1
  400a1c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a20:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400a24:	f022 0201 	bic.w	r2, r2, #1
  400a28:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400a2c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a30:	f3bf 8f6f 	isb	sy
  400a34:	200a      	movs	r0, #10
  400a36:	4c1b      	ldr	r4, [pc, #108]	; (400aa4 <board_init+0x138>)
  400a38:	47a0      	blx	r4
  400a3a:	200b      	movs	r0, #11
  400a3c:	47a0      	blx	r4
  400a3e:	200c      	movs	r0, #12
  400a40:	47a0      	blx	r4
  400a42:	2010      	movs	r0, #16
  400a44:	47a0      	blx	r4
  400a46:	2011      	movs	r0, #17
  400a48:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a4a:	4b17      	ldr	r3, [pc, #92]	; (400aa8 <board_init+0x13c>)
  400a4c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400a50:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a52:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a56:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400a58:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400a5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400a60:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a62:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400a66:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400a68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a6c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400a6e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400a70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400a74:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a76:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a7a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a7c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a7e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a82:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a84:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a88:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400a8c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a92:	bf00      	nop
  400a94:	400e1850 	.word	0x400e1850
  400a98:	e000ed00 	.word	0xe000ed00
  400a9c:	400e0c00 	.word	0x400e0c00
  400aa0:	5a00080c 	.word	0x5a00080c
  400aa4:	00400f01 	.word	0x00400f01
  400aa8:	400e1200 	.word	0x400e1200

00400aac <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400aac:	b90a      	cbnz	r2, 400ab2 <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400aae:	6601      	str	r1, [r0, #96]	; 0x60
  400ab0:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400ab2:	6641      	str	r1, [r0, #100]	; 0x64
  400ab4:	4770      	bx	lr

00400ab6 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400ab6:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400aba:	0053      	lsls	r3, r2, #1
  400abc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ac0:	fbb2 f2f3 	udiv	r2, r2, r3
  400ac4:	3a01      	subs	r2, #1
  400ac6:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400aca:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400ace:	4770      	bx	lr

00400ad0 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400ad0:	6301      	str	r1, [r0, #48]	; 0x30
  400ad2:	4770      	bx	lr

00400ad4 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400ad4:	6341      	str	r1, [r0, #52]	; 0x34
  400ad6:	4770      	bx	lr

00400ad8 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400ad8:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400adc:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400ae0:	d105      	bne.n	400aee <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400ae2:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  400ae4:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400ae6:	bf14      	ite	ne
  400ae8:	2001      	movne	r0, #1
  400aea:	2000      	moveq	r0, #0
  400aec:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400aee:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400af0:	e7f8      	b.n	400ae4 <pio_get+0xc>

00400af2 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400af2:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400af4:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400af8:	d03a      	beq.n	400b70 <pio_set_peripheral+0x7e>
  400afa:	d813      	bhi.n	400b24 <pio_set_peripheral+0x32>
  400afc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400b00:	d025      	beq.n	400b4e <pio_set_peripheral+0x5c>
  400b02:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400b06:	d10a      	bne.n	400b1e <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b08:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b0a:	4313      	orrs	r3, r2
  400b0c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b0e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b10:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b12:	400b      	ands	r3, r1
  400b14:	ea23 0302 	bic.w	r3, r3, r2
  400b18:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400b1a:	6042      	str	r2, [r0, #4]
  400b1c:	4770      	bx	lr
	switch (ul_type) {
  400b1e:	2900      	cmp	r1, #0
  400b20:	d1fb      	bne.n	400b1a <pio_set_peripheral+0x28>
  400b22:	4770      	bx	lr
  400b24:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400b28:	d021      	beq.n	400b6e <pio_set_peripheral+0x7c>
  400b2a:	d809      	bhi.n	400b40 <pio_set_peripheral+0x4e>
  400b2c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400b30:	d1f3      	bne.n	400b1a <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b32:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b34:	4313      	orrs	r3, r2
  400b36:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b38:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b3a:	4313      	orrs	r3, r2
  400b3c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b3e:	e7ec      	b.n	400b1a <pio_set_peripheral+0x28>
	switch (ul_type) {
  400b40:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b44:	d013      	beq.n	400b6e <pio_set_peripheral+0x7c>
  400b46:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b4a:	d010      	beq.n	400b6e <pio_set_peripheral+0x7c>
  400b4c:	e7e5      	b.n	400b1a <pio_set_peripheral+0x28>
{
  400b4e:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b50:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b52:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400b54:	43d3      	mvns	r3, r2
  400b56:	4021      	ands	r1, r4
  400b58:	461c      	mov	r4, r3
  400b5a:	4019      	ands	r1, r3
  400b5c:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b5e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b60:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b62:	400b      	ands	r3, r1
  400b64:	4023      	ands	r3, r4
  400b66:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400b68:	6042      	str	r2, [r0, #4]
}
  400b6a:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b6e:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b70:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b72:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400b74:	400b      	ands	r3, r1
  400b76:	ea23 0302 	bic.w	r3, r3, r2
  400b7a:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b7c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b7e:	4313      	orrs	r3, r2
  400b80:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b82:	e7ca      	b.n	400b1a <pio_set_peripheral+0x28>

00400b84 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400b84:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b86:	f012 0f01 	tst.w	r2, #1
  400b8a:	d10d      	bne.n	400ba8 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400b8c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400b8e:	f012 0f0a 	tst.w	r2, #10
  400b92:	d00b      	beq.n	400bac <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400b94:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400b96:	f012 0f02 	tst.w	r2, #2
  400b9a:	d109      	bne.n	400bb0 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400b9c:	f012 0f08 	tst.w	r2, #8
  400ba0:	d008      	beq.n	400bb4 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400ba2:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400ba6:	e005      	b.n	400bb4 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400ba8:	6641      	str	r1, [r0, #100]	; 0x64
  400baa:	e7f0      	b.n	400b8e <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400bac:	6241      	str	r1, [r0, #36]	; 0x24
  400bae:	e7f2      	b.n	400b96 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400bb0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400bb4:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400bb6:	6001      	str	r1, [r0, #0]
  400bb8:	4770      	bx	lr

00400bba <pio_set_output>:
{
  400bba:	b410      	push	{r4}
  400bbc:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400bbe:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400bc0:	b94c      	cbnz	r4, 400bd6 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400bc2:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400bc4:	b14b      	cbz	r3, 400bda <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400bc6:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400bc8:	b94a      	cbnz	r2, 400bde <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400bca:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400bcc:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400bce:	6001      	str	r1, [r0, #0]
}
  400bd0:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bd4:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400bd6:	6641      	str	r1, [r0, #100]	; 0x64
  400bd8:	e7f4      	b.n	400bc4 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400bda:	6541      	str	r1, [r0, #84]	; 0x54
  400bdc:	e7f4      	b.n	400bc8 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400bde:	6301      	str	r1, [r0, #48]	; 0x30
  400be0:	e7f4      	b.n	400bcc <pio_set_output+0x12>
	...

00400be4 <pio_configure>:
{
  400be4:	b570      	push	{r4, r5, r6, lr}
  400be6:	b082      	sub	sp, #8
  400be8:	4605      	mov	r5, r0
  400bea:	4616      	mov	r6, r2
  400bec:	461c      	mov	r4, r3
	switch (ul_type) {
  400bee:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400bf2:	d014      	beq.n	400c1e <pio_configure+0x3a>
  400bf4:	d90a      	bls.n	400c0c <pio_configure+0x28>
  400bf6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400bfa:	d024      	beq.n	400c46 <pio_configure+0x62>
  400bfc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c00:	d021      	beq.n	400c46 <pio_configure+0x62>
  400c02:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c06:	d017      	beq.n	400c38 <pio_configure+0x54>
		return 0;
  400c08:	2000      	movs	r0, #0
  400c0a:	e01a      	b.n	400c42 <pio_configure+0x5e>
	switch (ul_type) {
  400c0c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c10:	d005      	beq.n	400c1e <pio_configure+0x3a>
  400c12:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c16:	d002      	beq.n	400c1e <pio_configure+0x3a>
  400c18:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c1c:	d1f4      	bne.n	400c08 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400c1e:	4632      	mov	r2, r6
  400c20:	4628      	mov	r0, r5
  400c22:	4b11      	ldr	r3, [pc, #68]	; (400c68 <pio_configure+0x84>)
  400c24:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400c26:	f014 0f01 	tst.w	r4, #1
  400c2a:	d102      	bne.n	400c32 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400c2c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400c2e:	2001      	movs	r0, #1
  400c30:	e007      	b.n	400c42 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400c32:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400c34:	2001      	movs	r0, #1
  400c36:	e004      	b.n	400c42 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400c38:	461a      	mov	r2, r3
  400c3a:	4631      	mov	r1, r6
  400c3c:	4b0b      	ldr	r3, [pc, #44]	; (400c6c <pio_configure+0x88>)
  400c3e:	4798      	blx	r3
	return 1;
  400c40:	2001      	movs	r0, #1
}
  400c42:	b002      	add	sp, #8
  400c44:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400c46:	f004 0301 	and.w	r3, r4, #1
  400c4a:	9300      	str	r3, [sp, #0]
  400c4c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400c50:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c54:	bf14      	ite	ne
  400c56:	2200      	movne	r2, #0
  400c58:	2201      	moveq	r2, #1
  400c5a:	4631      	mov	r1, r6
  400c5c:	4628      	mov	r0, r5
  400c5e:	4c04      	ldr	r4, [pc, #16]	; (400c70 <pio_configure+0x8c>)
  400c60:	47a0      	blx	r4
	return 1;
  400c62:	2001      	movs	r0, #1
		break;
  400c64:	e7ed      	b.n	400c42 <pio_configure+0x5e>
  400c66:	bf00      	nop
  400c68:	00400af3 	.word	0x00400af3
  400c6c:	00400b85 	.word	0x00400b85
  400c70:	00400bbb 	.word	0x00400bbb

00400c74 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400c74:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400c76:	420b      	tst	r3, r1
}
  400c78:	bf14      	ite	ne
  400c7a:	2001      	movne	r0, #1
  400c7c:	2000      	moveq	r0, #0
  400c7e:	4770      	bx	lr

00400c80 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400c80:	f012 0f10 	tst.w	r2, #16
  400c84:	d012      	beq.n	400cac <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400c86:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400c8a:	f012 0f20 	tst.w	r2, #32
  400c8e:	d007      	beq.n	400ca0 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400c90:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400c94:	f012 0f40 	tst.w	r2, #64	; 0x40
  400c98:	d005      	beq.n	400ca6 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400c9a:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400c9e:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400ca0:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400ca4:	e7f6      	b.n	400c94 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400ca6:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400caa:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400cac:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400cb0:	4770      	bx	lr

00400cb2 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400cb2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400cb4:	4770      	bx	lr

00400cb6 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400cb6:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400cb8:	4770      	bx	lr
	...

00400cbc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400cc0:	4604      	mov	r4, r0
  400cc2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400cc4:	4b0e      	ldr	r3, [pc, #56]	; (400d00 <pio_handler_process+0x44>)
  400cc6:	4798      	blx	r3
  400cc8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400cca:	4620      	mov	r0, r4
  400ccc:	4b0d      	ldr	r3, [pc, #52]	; (400d04 <pio_handler_process+0x48>)
  400cce:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400cd0:	4005      	ands	r5, r0
  400cd2:	d013      	beq.n	400cfc <pio_handler_process+0x40>
  400cd4:	4c0c      	ldr	r4, [pc, #48]	; (400d08 <pio_handler_process+0x4c>)
  400cd6:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400cda:	e003      	b.n	400ce4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400cdc:	42b4      	cmp	r4, r6
  400cde:	d00d      	beq.n	400cfc <pio_handler_process+0x40>
  400ce0:	3410      	adds	r4, #16
		while (status != 0) {
  400ce2:	b15d      	cbz	r5, 400cfc <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400ce4:	6820      	ldr	r0, [r4, #0]
  400ce6:	4540      	cmp	r0, r8
  400ce8:	d1f8      	bne.n	400cdc <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400cea:	6861      	ldr	r1, [r4, #4]
  400cec:	4229      	tst	r1, r5
  400cee:	d0f5      	beq.n	400cdc <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400cf0:	68e3      	ldr	r3, [r4, #12]
  400cf2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400cf4:	6863      	ldr	r3, [r4, #4]
  400cf6:	ea25 0503 	bic.w	r5, r5, r3
  400cfa:	e7ef      	b.n	400cdc <pio_handler_process+0x20>
  400cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d00:	00400cb3 	.word	0x00400cb3
  400d04:	00400cb7 	.word	0x00400cb7
  400d08:	20400bf4 	.word	0x20400bf4

00400d0c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400d0e:	4c18      	ldr	r4, [pc, #96]	; (400d70 <pio_handler_set+0x64>)
  400d10:	6826      	ldr	r6, [r4, #0]
  400d12:	2e06      	cmp	r6, #6
  400d14:	d82a      	bhi.n	400d6c <pio_handler_set+0x60>
  400d16:	f04f 0c00 	mov.w	ip, #0
  400d1a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400d1c:	4f15      	ldr	r7, [pc, #84]	; (400d74 <pio_handler_set+0x68>)
  400d1e:	e004      	b.n	400d2a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400d20:	3401      	adds	r4, #1
  400d22:	b2e4      	uxtb	r4, r4
  400d24:	46a4      	mov	ip, r4
  400d26:	42a6      	cmp	r6, r4
  400d28:	d309      	bcc.n	400d3e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400d2a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400d2c:	0125      	lsls	r5, r4, #4
  400d2e:	597d      	ldr	r5, [r7, r5]
  400d30:	428d      	cmp	r5, r1
  400d32:	d1f5      	bne.n	400d20 <pio_handler_set+0x14>
  400d34:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400d38:	686d      	ldr	r5, [r5, #4]
  400d3a:	4295      	cmp	r5, r2
  400d3c:	d1f0      	bne.n	400d20 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400d3e:	4d0d      	ldr	r5, [pc, #52]	; (400d74 <pio_handler_set+0x68>)
  400d40:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400d44:	eb05 040e 	add.w	r4, r5, lr
  400d48:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400d4c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400d4e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400d50:	9906      	ldr	r1, [sp, #24]
  400d52:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400d54:	3601      	adds	r6, #1
  400d56:	4566      	cmp	r6, ip
  400d58:	d005      	beq.n	400d66 <pio_handler_set+0x5a>
  400d5a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400d5c:	461a      	mov	r2, r3
  400d5e:	4b06      	ldr	r3, [pc, #24]	; (400d78 <pio_handler_set+0x6c>)
  400d60:	4798      	blx	r3

	return 0;
  400d62:	2000      	movs	r0, #0
  400d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400d66:	4902      	ldr	r1, [pc, #8]	; (400d70 <pio_handler_set+0x64>)
  400d68:	600e      	str	r6, [r1, #0]
  400d6a:	e7f6      	b.n	400d5a <pio_handler_set+0x4e>
		return 1;
  400d6c:	2001      	movs	r0, #1
}
  400d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d70:	20400c64 	.word	0x20400c64
  400d74:	20400bf4 	.word	0x20400bf4
  400d78:	00400c81 	.word	0x00400c81

00400d7c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400d7c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400d7e:	210a      	movs	r1, #10
  400d80:	4801      	ldr	r0, [pc, #4]	; (400d88 <PIOA_Handler+0xc>)
  400d82:	4b02      	ldr	r3, [pc, #8]	; (400d8c <PIOA_Handler+0x10>)
  400d84:	4798      	blx	r3
  400d86:	bd08      	pop	{r3, pc}
  400d88:	400e0e00 	.word	0x400e0e00
  400d8c:	00400cbd 	.word	0x00400cbd

00400d90 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400d90:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400d92:	210b      	movs	r1, #11
  400d94:	4801      	ldr	r0, [pc, #4]	; (400d9c <PIOB_Handler+0xc>)
  400d96:	4b02      	ldr	r3, [pc, #8]	; (400da0 <PIOB_Handler+0x10>)
  400d98:	4798      	blx	r3
  400d9a:	bd08      	pop	{r3, pc}
  400d9c:	400e1000 	.word	0x400e1000
  400da0:	00400cbd 	.word	0x00400cbd

00400da4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400da4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400da6:	210c      	movs	r1, #12
  400da8:	4801      	ldr	r0, [pc, #4]	; (400db0 <PIOC_Handler+0xc>)
  400daa:	4b02      	ldr	r3, [pc, #8]	; (400db4 <PIOC_Handler+0x10>)
  400dac:	4798      	blx	r3
  400dae:	bd08      	pop	{r3, pc}
  400db0:	400e1200 	.word	0x400e1200
  400db4:	00400cbd 	.word	0x00400cbd

00400db8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400db8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400dba:	2110      	movs	r1, #16
  400dbc:	4801      	ldr	r0, [pc, #4]	; (400dc4 <PIOD_Handler+0xc>)
  400dbe:	4b02      	ldr	r3, [pc, #8]	; (400dc8 <PIOD_Handler+0x10>)
  400dc0:	4798      	blx	r3
  400dc2:	bd08      	pop	{r3, pc}
  400dc4:	400e1400 	.word	0x400e1400
  400dc8:	00400cbd 	.word	0x00400cbd

00400dcc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400dcc:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400dce:	2111      	movs	r1, #17
  400dd0:	4801      	ldr	r0, [pc, #4]	; (400dd8 <PIOE_Handler+0xc>)
  400dd2:	4b02      	ldr	r3, [pc, #8]	; (400ddc <PIOE_Handler+0x10>)
  400dd4:	4798      	blx	r3
  400dd6:	bd08      	pop	{r3, pc}
  400dd8:	400e1600 	.word	0x400e1600
  400ddc:	00400cbd 	.word	0x00400cbd

00400de0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400de0:	2803      	cmp	r0, #3
  400de2:	d011      	beq.n	400e08 <pmc_mck_set_division+0x28>
  400de4:	2804      	cmp	r0, #4
  400de6:	d012      	beq.n	400e0e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400de8:	2802      	cmp	r0, #2
  400dea:	bf0c      	ite	eq
  400dec:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400df0:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400df2:	4a08      	ldr	r2, [pc, #32]	; (400e14 <pmc_mck_set_division+0x34>)
  400df4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400df6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400dfa:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400dfc:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400dfe:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e00:	f013 0f08 	tst.w	r3, #8
  400e04:	d0fb      	beq.n	400dfe <pmc_mck_set_division+0x1e>
}
  400e06:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400e08:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400e0c:	e7f1      	b.n	400df2 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400e0e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400e12:	e7ee      	b.n	400df2 <pmc_mck_set_division+0x12>
  400e14:	400e0600 	.word	0x400e0600

00400e18 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400e18:	4a17      	ldr	r2, [pc, #92]	; (400e78 <pmc_switch_mck_to_pllack+0x60>)
  400e1a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400e20:	4318      	orrs	r0, r3
  400e22:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e24:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e26:	f013 0f08 	tst.w	r3, #8
  400e2a:	d10a      	bne.n	400e42 <pmc_switch_mck_to_pllack+0x2a>
  400e2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e30:	4911      	ldr	r1, [pc, #68]	; (400e78 <pmc_switch_mck_to_pllack+0x60>)
  400e32:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e34:	f012 0f08 	tst.w	r2, #8
  400e38:	d103      	bne.n	400e42 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e3a:	3b01      	subs	r3, #1
  400e3c:	d1f9      	bne.n	400e32 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400e3e:	2001      	movs	r0, #1
  400e40:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400e42:	4a0d      	ldr	r2, [pc, #52]	; (400e78 <pmc_switch_mck_to_pllack+0x60>)
  400e44:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e46:	f023 0303 	bic.w	r3, r3, #3
  400e4a:	f043 0302 	orr.w	r3, r3, #2
  400e4e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e50:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e52:	f013 0f08 	tst.w	r3, #8
  400e56:	d10a      	bne.n	400e6e <pmc_switch_mck_to_pllack+0x56>
  400e58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e5c:	4906      	ldr	r1, [pc, #24]	; (400e78 <pmc_switch_mck_to_pllack+0x60>)
  400e5e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e60:	f012 0f08 	tst.w	r2, #8
  400e64:	d105      	bne.n	400e72 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e66:	3b01      	subs	r3, #1
  400e68:	d1f9      	bne.n	400e5e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400e6a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400e6c:	4770      	bx	lr
	return 0;
  400e6e:	2000      	movs	r0, #0
  400e70:	4770      	bx	lr
  400e72:	2000      	movs	r0, #0
  400e74:	4770      	bx	lr
  400e76:	bf00      	nop
  400e78:	400e0600 	.word	0x400e0600

00400e7c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400e7c:	b9a0      	cbnz	r0, 400ea8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e7e:	480e      	ldr	r0, [pc, #56]	; (400eb8 <pmc_switch_mainck_to_xtal+0x3c>)
  400e80:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400e82:	0209      	lsls	r1, r1, #8
  400e84:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e86:	4a0d      	ldr	r2, [pc, #52]	; (400ebc <pmc_switch_mainck_to_xtal+0x40>)
  400e88:	401a      	ands	r2, r3
  400e8a:	4b0d      	ldr	r3, [pc, #52]	; (400ec0 <pmc_switch_mainck_to_xtal+0x44>)
  400e8c:	4313      	orrs	r3, r2
  400e8e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e90:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400e92:	4602      	mov	r2, r0
  400e94:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e96:	f013 0f01 	tst.w	r3, #1
  400e9a:	d0fb      	beq.n	400e94 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400e9c:	4a06      	ldr	r2, [pc, #24]	; (400eb8 <pmc_switch_mainck_to_xtal+0x3c>)
  400e9e:	6a11      	ldr	r1, [r2, #32]
  400ea0:	4b08      	ldr	r3, [pc, #32]	; (400ec4 <pmc_switch_mainck_to_xtal+0x48>)
  400ea2:	430b      	orrs	r3, r1
  400ea4:	6213      	str	r3, [r2, #32]
  400ea6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ea8:	4903      	ldr	r1, [pc, #12]	; (400eb8 <pmc_switch_mainck_to_xtal+0x3c>)
  400eaa:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400eac:	4a06      	ldr	r2, [pc, #24]	; (400ec8 <pmc_switch_mainck_to_xtal+0x4c>)
  400eae:	401a      	ands	r2, r3
  400eb0:	4b06      	ldr	r3, [pc, #24]	; (400ecc <pmc_switch_mainck_to_xtal+0x50>)
  400eb2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400eb4:	620b      	str	r3, [r1, #32]
  400eb6:	4770      	bx	lr
  400eb8:	400e0600 	.word	0x400e0600
  400ebc:	ffc8fffc 	.word	0xffc8fffc
  400ec0:	00370001 	.word	0x00370001
  400ec4:	01370000 	.word	0x01370000
  400ec8:	fec8fffc 	.word	0xfec8fffc
  400ecc:	01370002 	.word	0x01370002

00400ed0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ed0:	4b02      	ldr	r3, [pc, #8]	; (400edc <pmc_osc_is_ready_mainck+0xc>)
  400ed2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400ed4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400ed8:	4770      	bx	lr
  400eda:	bf00      	nop
  400edc:	400e0600 	.word	0x400e0600

00400ee0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400ee0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400ee4:	4b01      	ldr	r3, [pc, #4]	; (400eec <pmc_disable_pllack+0xc>)
  400ee6:	629a      	str	r2, [r3, #40]	; 0x28
  400ee8:	4770      	bx	lr
  400eea:	bf00      	nop
  400eec:	400e0600 	.word	0x400e0600

00400ef0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400ef0:	4b02      	ldr	r3, [pc, #8]	; (400efc <pmc_is_locked_pllack+0xc>)
  400ef2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400ef4:	f000 0002 	and.w	r0, r0, #2
  400ef8:	4770      	bx	lr
  400efa:	bf00      	nop
  400efc:	400e0600 	.word	0x400e0600

00400f00 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400f00:	283f      	cmp	r0, #63	; 0x3f
  400f02:	d81e      	bhi.n	400f42 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400f04:	281f      	cmp	r0, #31
  400f06:	d80c      	bhi.n	400f22 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f08:	4b11      	ldr	r3, [pc, #68]	; (400f50 <pmc_enable_periph_clk+0x50>)
  400f0a:	699a      	ldr	r2, [r3, #24]
  400f0c:	2301      	movs	r3, #1
  400f0e:	4083      	lsls	r3, r0
  400f10:	4393      	bics	r3, r2
  400f12:	d018      	beq.n	400f46 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f14:	2301      	movs	r3, #1
  400f16:	fa03 f000 	lsl.w	r0, r3, r0
  400f1a:	4b0d      	ldr	r3, [pc, #52]	; (400f50 <pmc_enable_periph_clk+0x50>)
  400f1c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400f1e:	2000      	movs	r0, #0
  400f20:	4770      	bx	lr
		ul_id -= 32;
  400f22:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400f24:	4b0a      	ldr	r3, [pc, #40]	; (400f50 <pmc_enable_periph_clk+0x50>)
  400f26:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f2a:	2301      	movs	r3, #1
  400f2c:	4083      	lsls	r3, r0
  400f2e:	4393      	bics	r3, r2
  400f30:	d00b      	beq.n	400f4a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f32:	2301      	movs	r3, #1
  400f34:	fa03 f000 	lsl.w	r0, r3, r0
  400f38:	4b05      	ldr	r3, [pc, #20]	; (400f50 <pmc_enable_periph_clk+0x50>)
  400f3a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400f3e:	2000      	movs	r0, #0
  400f40:	4770      	bx	lr
		return 1;
  400f42:	2001      	movs	r0, #1
  400f44:	4770      	bx	lr
	return 0;
  400f46:	2000      	movs	r0, #0
  400f48:	4770      	bx	lr
  400f4a:	2000      	movs	r0, #0
}
  400f4c:	4770      	bx	lr
  400f4e:	bf00      	nop
  400f50:	400e0600 	.word	0x400e0600

00400f54 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400f54:	e7fe      	b.n	400f54 <Dummy_Handler>
	...

00400f58 <Reset_Handler>:
{
  400f58:	b500      	push	{lr}
  400f5a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400f5c:	4b25      	ldr	r3, [pc, #148]	; (400ff4 <Reset_Handler+0x9c>)
  400f5e:	4a26      	ldr	r2, [pc, #152]	; (400ff8 <Reset_Handler+0xa0>)
  400f60:	429a      	cmp	r2, r3
  400f62:	d010      	beq.n	400f86 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400f64:	4b25      	ldr	r3, [pc, #148]	; (400ffc <Reset_Handler+0xa4>)
  400f66:	4a23      	ldr	r2, [pc, #140]	; (400ff4 <Reset_Handler+0x9c>)
  400f68:	429a      	cmp	r2, r3
  400f6a:	d20c      	bcs.n	400f86 <Reset_Handler+0x2e>
  400f6c:	3b01      	subs	r3, #1
  400f6e:	1a9b      	subs	r3, r3, r2
  400f70:	f023 0303 	bic.w	r3, r3, #3
  400f74:	3304      	adds	r3, #4
  400f76:	4413      	add	r3, r2
  400f78:	491f      	ldr	r1, [pc, #124]	; (400ff8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400f7a:	f851 0b04 	ldr.w	r0, [r1], #4
  400f7e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400f82:	429a      	cmp	r2, r3
  400f84:	d1f9      	bne.n	400f7a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400f86:	4b1e      	ldr	r3, [pc, #120]	; (401000 <Reset_Handler+0xa8>)
  400f88:	4a1e      	ldr	r2, [pc, #120]	; (401004 <Reset_Handler+0xac>)
  400f8a:	429a      	cmp	r2, r3
  400f8c:	d20a      	bcs.n	400fa4 <Reset_Handler+0x4c>
  400f8e:	3b01      	subs	r3, #1
  400f90:	1a9b      	subs	r3, r3, r2
  400f92:	f023 0303 	bic.w	r3, r3, #3
  400f96:	3304      	adds	r3, #4
  400f98:	4413      	add	r3, r2
                *pDest++ = 0;
  400f9a:	2100      	movs	r1, #0
  400f9c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400fa0:	4293      	cmp	r3, r2
  400fa2:	d1fb      	bne.n	400f9c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400fa4:	4a18      	ldr	r2, [pc, #96]	; (401008 <Reset_Handler+0xb0>)
  400fa6:	4b19      	ldr	r3, [pc, #100]	; (40100c <Reset_Handler+0xb4>)
  400fa8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400fac:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400fae:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400fb2:	fab3 f383 	clz	r3, r3
  400fb6:	095b      	lsrs	r3, r3, #5
  400fb8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400fba:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400fbc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400fc0:	2200      	movs	r2, #0
  400fc2:	4b13      	ldr	r3, [pc, #76]	; (401010 <Reset_Handler+0xb8>)
  400fc4:	701a      	strb	r2, [r3, #0]
	return flags;
  400fc6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400fc8:	4a12      	ldr	r2, [pc, #72]	; (401014 <Reset_Handler+0xbc>)
  400fca:	6813      	ldr	r3, [r2, #0]
  400fcc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400fd0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400fd2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400fd6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400fda:	b129      	cbz	r1, 400fe8 <Reset_Handler+0x90>
		cpu_irq_enable();
  400fdc:	2201      	movs	r2, #1
  400fde:	4b0c      	ldr	r3, [pc, #48]	; (401010 <Reset_Handler+0xb8>)
  400fe0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400fe2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400fe6:	b662      	cpsie	i
        __libc_init_array();
  400fe8:	4b0b      	ldr	r3, [pc, #44]	; (401018 <Reset_Handler+0xc0>)
  400fea:	4798      	blx	r3
        main();
  400fec:	4b0b      	ldr	r3, [pc, #44]	; (40101c <Reset_Handler+0xc4>)
  400fee:	4798      	blx	r3
  400ff0:	e7fe      	b.n	400ff0 <Reset_Handler+0x98>
  400ff2:	bf00      	nop
  400ff4:	20400000 	.word	0x20400000
  400ff8:	00406b9c 	.word	0x00406b9c
  400ffc:	204009d0 	.word	0x204009d0
  401000:	20400e18 	.word	0x20400e18
  401004:	204009d0 	.word	0x204009d0
  401008:	e000ed00 	.word	0xe000ed00
  40100c:	00400000 	.word	0x00400000
  401010:	20400018 	.word	0x20400018
  401014:	e000ed88 	.word	0xe000ed88
  401018:	00401e1d 	.word	0x00401e1d
  40101c:	004013b1 	.word	0x004013b1

00401020 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401020:	4b3b      	ldr	r3, [pc, #236]	; (401110 <SystemCoreClockUpdate+0xf0>)
  401022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401024:	f003 0303 	and.w	r3, r3, #3
  401028:	2b01      	cmp	r3, #1
  40102a:	d01d      	beq.n	401068 <SystemCoreClockUpdate+0x48>
  40102c:	b183      	cbz	r3, 401050 <SystemCoreClockUpdate+0x30>
  40102e:	2b02      	cmp	r3, #2
  401030:	d036      	beq.n	4010a0 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401032:	4b37      	ldr	r3, [pc, #220]	; (401110 <SystemCoreClockUpdate+0xf0>)
  401034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401036:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40103a:	2b70      	cmp	r3, #112	; 0x70
  40103c:	d05f      	beq.n	4010fe <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40103e:	4b34      	ldr	r3, [pc, #208]	; (401110 <SystemCoreClockUpdate+0xf0>)
  401040:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401042:	4934      	ldr	r1, [pc, #208]	; (401114 <SystemCoreClockUpdate+0xf4>)
  401044:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401048:	680b      	ldr	r3, [r1, #0]
  40104a:	40d3      	lsrs	r3, r2
  40104c:	600b      	str	r3, [r1, #0]
  40104e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401050:	4b31      	ldr	r3, [pc, #196]	; (401118 <SystemCoreClockUpdate+0xf8>)
  401052:	695b      	ldr	r3, [r3, #20]
  401054:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401058:	bf14      	ite	ne
  40105a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40105e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401062:	4b2c      	ldr	r3, [pc, #176]	; (401114 <SystemCoreClockUpdate+0xf4>)
  401064:	601a      	str	r2, [r3, #0]
  401066:	e7e4      	b.n	401032 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401068:	4b29      	ldr	r3, [pc, #164]	; (401110 <SystemCoreClockUpdate+0xf0>)
  40106a:	6a1b      	ldr	r3, [r3, #32]
  40106c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401070:	d003      	beq.n	40107a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401072:	4a2a      	ldr	r2, [pc, #168]	; (40111c <SystemCoreClockUpdate+0xfc>)
  401074:	4b27      	ldr	r3, [pc, #156]	; (401114 <SystemCoreClockUpdate+0xf4>)
  401076:	601a      	str	r2, [r3, #0]
  401078:	e7db      	b.n	401032 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40107a:	4a29      	ldr	r2, [pc, #164]	; (401120 <SystemCoreClockUpdate+0x100>)
  40107c:	4b25      	ldr	r3, [pc, #148]	; (401114 <SystemCoreClockUpdate+0xf4>)
  40107e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401080:	4b23      	ldr	r3, [pc, #140]	; (401110 <SystemCoreClockUpdate+0xf0>)
  401082:	6a1b      	ldr	r3, [r3, #32]
  401084:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401088:	2b10      	cmp	r3, #16
  40108a:	d005      	beq.n	401098 <SystemCoreClockUpdate+0x78>
  40108c:	2b20      	cmp	r3, #32
  40108e:	d1d0      	bne.n	401032 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401090:	4a22      	ldr	r2, [pc, #136]	; (40111c <SystemCoreClockUpdate+0xfc>)
  401092:	4b20      	ldr	r3, [pc, #128]	; (401114 <SystemCoreClockUpdate+0xf4>)
  401094:	601a      	str	r2, [r3, #0]
          break;
  401096:	e7cc      	b.n	401032 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401098:	4a22      	ldr	r2, [pc, #136]	; (401124 <SystemCoreClockUpdate+0x104>)
  40109a:	4b1e      	ldr	r3, [pc, #120]	; (401114 <SystemCoreClockUpdate+0xf4>)
  40109c:	601a      	str	r2, [r3, #0]
          break;
  40109e:	e7c8      	b.n	401032 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4010a0:	4b1b      	ldr	r3, [pc, #108]	; (401110 <SystemCoreClockUpdate+0xf0>)
  4010a2:	6a1b      	ldr	r3, [r3, #32]
  4010a4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4010a8:	d016      	beq.n	4010d8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4010aa:	4a1c      	ldr	r2, [pc, #112]	; (40111c <SystemCoreClockUpdate+0xfc>)
  4010ac:	4b19      	ldr	r3, [pc, #100]	; (401114 <SystemCoreClockUpdate+0xf4>)
  4010ae:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4010b0:	4b17      	ldr	r3, [pc, #92]	; (401110 <SystemCoreClockUpdate+0xf0>)
  4010b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010b4:	f003 0303 	and.w	r3, r3, #3
  4010b8:	2b02      	cmp	r3, #2
  4010ba:	d1ba      	bne.n	401032 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4010bc:	4a14      	ldr	r2, [pc, #80]	; (401110 <SystemCoreClockUpdate+0xf0>)
  4010be:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4010c0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4010c2:	4814      	ldr	r0, [pc, #80]	; (401114 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4010c4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4010c8:	6803      	ldr	r3, [r0, #0]
  4010ca:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4010ce:	b2d2      	uxtb	r2, r2
  4010d0:	fbb3 f3f2 	udiv	r3, r3, r2
  4010d4:	6003      	str	r3, [r0, #0]
  4010d6:	e7ac      	b.n	401032 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4010d8:	4a11      	ldr	r2, [pc, #68]	; (401120 <SystemCoreClockUpdate+0x100>)
  4010da:	4b0e      	ldr	r3, [pc, #56]	; (401114 <SystemCoreClockUpdate+0xf4>)
  4010dc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4010de:	4b0c      	ldr	r3, [pc, #48]	; (401110 <SystemCoreClockUpdate+0xf0>)
  4010e0:	6a1b      	ldr	r3, [r3, #32]
  4010e2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010e6:	2b10      	cmp	r3, #16
  4010e8:	d005      	beq.n	4010f6 <SystemCoreClockUpdate+0xd6>
  4010ea:	2b20      	cmp	r3, #32
  4010ec:	d1e0      	bne.n	4010b0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4010ee:	4a0b      	ldr	r2, [pc, #44]	; (40111c <SystemCoreClockUpdate+0xfc>)
  4010f0:	4b08      	ldr	r3, [pc, #32]	; (401114 <SystemCoreClockUpdate+0xf4>)
  4010f2:	601a      	str	r2, [r3, #0]
          break;
  4010f4:	e7dc      	b.n	4010b0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4010f6:	4a0b      	ldr	r2, [pc, #44]	; (401124 <SystemCoreClockUpdate+0x104>)
  4010f8:	4b06      	ldr	r3, [pc, #24]	; (401114 <SystemCoreClockUpdate+0xf4>)
  4010fa:	601a      	str	r2, [r3, #0]
          break;
  4010fc:	e7d8      	b.n	4010b0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4010fe:	4a05      	ldr	r2, [pc, #20]	; (401114 <SystemCoreClockUpdate+0xf4>)
  401100:	6813      	ldr	r3, [r2, #0]
  401102:	4909      	ldr	r1, [pc, #36]	; (401128 <SystemCoreClockUpdate+0x108>)
  401104:	fba1 1303 	umull	r1, r3, r1, r3
  401108:	085b      	lsrs	r3, r3, #1
  40110a:	6013      	str	r3, [r2, #0]
  40110c:	4770      	bx	lr
  40110e:	bf00      	nop
  401110:	400e0600 	.word	0x400e0600
  401114:	2040001c 	.word	0x2040001c
  401118:	400e1810 	.word	0x400e1810
  40111c:	00b71b00 	.word	0x00b71b00
  401120:	003d0900 	.word	0x003d0900
  401124:	007a1200 	.word	0x007a1200
  401128:	aaaaaaab 	.word	0xaaaaaaab

0040112c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40112c:	4b16      	ldr	r3, [pc, #88]	; (401188 <system_init_flash+0x5c>)
  40112e:	4298      	cmp	r0, r3
  401130:	d913      	bls.n	40115a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401132:	4b16      	ldr	r3, [pc, #88]	; (40118c <system_init_flash+0x60>)
  401134:	4298      	cmp	r0, r3
  401136:	d915      	bls.n	401164 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401138:	4b15      	ldr	r3, [pc, #84]	; (401190 <system_init_flash+0x64>)
  40113a:	4298      	cmp	r0, r3
  40113c:	d916      	bls.n	40116c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40113e:	4b15      	ldr	r3, [pc, #84]	; (401194 <system_init_flash+0x68>)
  401140:	4298      	cmp	r0, r3
  401142:	d917      	bls.n	401174 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401144:	4b14      	ldr	r3, [pc, #80]	; (401198 <system_init_flash+0x6c>)
  401146:	4298      	cmp	r0, r3
  401148:	d918      	bls.n	40117c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40114a:	4b14      	ldr	r3, [pc, #80]	; (40119c <system_init_flash+0x70>)
  40114c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40114e:	bf94      	ite	ls
  401150:	4a13      	ldrls	r2, [pc, #76]	; (4011a0 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401152:	4a14      	ldrhi	r2, [pc, #80]	; (4011a4 <system_init_flash+0x78>)
  401154:	4b14      	ldr	r3, [pc, #80]	; (4011a8 <system_init_flash+0x7c>)
  401156:	601a      	str	r2, [r3, #0]
  401158:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40115a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40115e:	4b12      	ldr	r3, [pc, #72]	; (4011a8 <system_init_flash+0x7c>)
  401160:	601a      	str	r2, [r3, #0]
  401162:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401164:	4a11      	ldr	r2, [pc, #68]	; (4011ac <system_init_flash+0x80>)
  401166:	4b10      	ldr	r3, [pc, #64]	; (4011a8 <system_init_flash+0x7c>)
  401168:	601a      	str	r2, [r3, #0]
  40116a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40116c:	4a10      	ldr	r2, [pc, #64]	; (4011b0 <system_init_flash+0x84>)
  40116e:	4b0e      	ldr	r3, [pc, #56]	; (4011a8 <system_init_flash+0x7c>)
  401170:	601a      	str	r2, [r3, #0]
  401172:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401174:	4a0f      	ldr	r2, [pc, #60]	; (4011b4 <system_init_flash+0x88>)
  401176:	4b0c      	ldr	r3, [pc, #48]	; (4011a8 <system_init_flash+0x7c>)
  401178:	601a      	str	r2, [r3, #0]
  40117a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40117c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401180:	4b09      	ldr	r3, [pc, #36]	; (4011a8 <system_init_flash+0x7c>)
  401182:	601a      	str	r2, [r3, #0]
  401184:	4770      	bx	lr
  401186:	bf00      	nop
  401188:	015ef3bf 	.word	0x015ef3bf
  40118c:	02bde77f 	.word	0x02bde77f
  401190:	041cdb3f 	.word	0x041cdb3f
  401194:	057bceff 	.word	0x057bceff
  401198:	06dac2bf 	.word	0x06dac2bf
  40119c:	0839b67f 	.word	0x0839b67f
  4011a0:	04000500 	.word	0x04000500
  4011a4:	04000600 	.word	0x04000600
  4011a8:	400e0c00 	.word	0x400e0c00
  4011ac:	04000100 	.word	0x04000100
  4011b0:	04000200 	.word	0x04000200
  4011b4:	04000300 	.word	0x04000300

004011b8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4011b8:	4b0a      	ldr	r3, [pc, #40]	; (4011e4 <_sbrk+0x2c>)
  4011ba:	681b      	ldr	r3, [r3, #0]
  4011bc:	b153      	cbz	r3, 4011d4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4011be:	4b09      	ldr	r3, [pc, #36]	; (4011e4 <_sbrk+0x2c>)
  4011c0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4011c2:	181a      	adds	r2, r3, r0
  4011c4:	4908      	ldr	r1, [pc, #32]	; (4011e8 <_sbrk+0x30>)
  4011c6:	4291      	cmp	r1, r2
  4011c8:	db08      	blt.n	4011dc <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4011ca:	4610      	mov	r0, r2
  4011cc:	4a05      	ldr	r2, [pc, #20]	; (4011e4 <_sbrk+0x2c>)
  4011ce:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4011d0:	4618      	mov	r0, r3
  4011d2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4011d4:	4a05      	ldr	r2, [pc, #20]	; (4011ec <_sbrk+0x34>)
  4011d6:	4b03      	ldr	r3, [pc, #12]	; (4011e4 <_sbrk+0x2c>)
  4011d8:	601a      	str	r2, [r3, #0]
  4011da:	e7f0      	b.n	4011be <_sbrk+0x6>
		return (caddr_t) -1;	
  4011dc:	f04f 30ff 	mov.w	r0, #4294967295
}
  4011e0:	4770      	bx	lr
  4011e2:	bf00      	nop
  4011e4:	20400c68 	.word	0x20400c68
  4011e8:	2045fffc 	.word	0x2045fffc
  4011ec:	20403018 	.word	0x20403018

004011f0 <echo_callback>:
volatile double tempo_rtt = 0;
volatile double dist = 0;
char str[300];


void echo_callback(void){
  4011f0:	b508      	push	{r3, lr}
	if (!pio_get(ECHO_PI, PIO_INPUT, ECHO_PI_IDX_MASK)) {
  4011f2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4011f6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4011fa:	480d      	ldr	r0, [pc, #52]	; (401230 <echo_callback+0x40>)
  4011fc:	4b0d      	ldr	r3, [pc, #52]	; (401234 <echo_callback+0x44>)
  4011fe:	4798      	blx	r3
  401200:	b930      	cbnz	r0, 401210 <echo_callback+0x20>
		descida = 1;
  401202:	2201      	movs	r2, #1
  401204:	4b0c      	ldr	r3, [pc, #48]	; (401238 <echo_callback+0x48>)
  401206:	701a      	strb	r2, [r3, #0]
		subida = 0;
  401208:	2200      	movs	r2, #0
  40120a:	4b0c      	ldr	r3, [pc, #48]	; (40123c <echo_callback+0x4c>)
  40120c:	701a      	strb	r2, [r3, #0]
  40120e:	bd08      	pop	{r3, pc}
		
	} else if (pio_get(ECHO_PI, PIO_INPUT, ECHO_PI_IDX_MASK)) {
  401210:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401214:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401218:	4805      	ldr	r0, [pc, #20]	; (401230 <echo_callback+0x40>)
  40121a:	4b06      	ldr	r3, [pc, #24]	; (401234 <echo_callback+0x44>)
  40121c:	4798      	blx	r3
  40121e:	b128      	cbz	r0, 40122c <echo_callback+0x3c>
		// PINO == 1 --> Borda de subida
		subida = 1;
  401220:	2201      	movs	r2, #1
  401222:	4b06      	ldr	r3, [pc, #24]	; (40123c <echo_callback+0x4c>)
  401224:	701a      	strb	r2, [r3, #0]
		descida = 0;
  401226:	2200      	movs	r2, #0
  401228:	4b03      	ldr	r3, [pc, #12]	; (401238 <echo_callback+0x48>)
  40122a:	701a      	strb	r2, [r3, #0]
  40122c:	bd08      	pop	{r3, pc}
  40122e:	bf00      	nop
  401230:	400e0e00 	.word	0x400e0e00
  401234:	00400ad9 	.word	0x00400ad9
  401238:	20400c6c 	.word	0x20400c6c
  40123c:	20400c78 	.word	0x20400c78

00401240 <oled_init>:
#define BUT_PI1			  PIOD
#define BUT_PI1_ID        ID_PIOD
#define BUT_PI1_IDX	      28
#define BUT_PI1_IDX_MASK (1u << BUT_PI1_IDX)

void oled_init(void) {
  401240:	b570      	push	{r4, r5, r6, lr}
  401242:	b082      	sub	sp, #8
	
	pmc_enable_periph_clk(LED_PI1_ID);
  401244:	200a      	movs	r0, #10
  401246:	4d19      	ldr	r5, [pc, #100]	; (4012ac <oled_init+0x6c>)
  401248:	47a8      	blx	r5
	//Inicializa LED1 como sada
	pio_set_output(LED_PI1, LED_PI1_IDX_MASK, 0, 0, 0);
  40124a:	2400      	movs	r4, #0
  40124c:	9400      	str	r4, [sp, #0]
  40124e:	4623      	mov	r3, r4
  401250:	4622      	mov	r2, r4
  401252:	2101      	movs	r1, #1
  401254:	4816      	ldr	r0, [pc, #88]	; (4012b0 <oled_init+0x70>)
  401256:	4e17      	ldr	r6, [pc, #92]	; (4012b4 <oled_init+0x74>)
  401258:	47b0      	blx	r6
	
	pmc_enable_periph_clk(LED_PI2_ID);
  40125a:	200c      	movs	r0, #12
  40125c:	47a8      	blx	r5
	//Inicializa LED2 como sada
	pio_set_output(LED_PI2, LED_PI2_IDX_MASK, 0, 0, 0);
  40125e:	9400      	str	r4, [sp, #0]
  401260:	4623      	mov	r3, r4
  401262:	4622      	mov	r2, r4
  401264:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401268:	4813      	ldr	r0, [pc, #76]	; (4012b8 <oled_init+0x78>)
  40126a:	47b0      	blx	r6
	
	pmc_enable_periph_clk(LED_PI1_ID);
  40126c:	200a      	movs	r0, #10
  40126e:	47a8      	blx	r5
	//Inicializa LED1 como sada
	pio_set_output(LED_PI3, LED_PI3_IDX_MASK, 0, 0, 0);
  401270:	9400      	str	r4, [sp, #0]
  401272:	4623      	mov	r3, r4
  401274:	4622      	mov	r2, r4
  401276:	2104      	movs	r1, #4
  401278:	4810      	ldr	r0, [pc, #64]	; (4012bc <oled_init+0x7c>)
  40127a:	47b0      	blx	r6
	
	// Inicializa PIO do BOTAO 1
	pmc_enable_periph_clk(BUT_PI1_ID);
  40127c:	2010      	movs	r0, #16
  40127e:	47a8      	blx	r5
	// configura pino ligado ao boto como entrada com um pull-up.
	pio_set_input(BUT_PI1,BUT_PI1_IDX_MASK,PIO_DEFAULT);
  401280:	4d0f      	ldr	r5, [pc, #60]	; (4012c0 <oled_init+0x80>)
  401282:	4622      	mov	r2, r4
  401284:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401288:	4628      	mov	r0, r5
  40128a:	4b0e      	ldr	r3, [pc, #56]	; (4012c4 <oled_init+0x84>)
  40128c:	4798      	blx	r3
	pio_pull_up(BUT_PI1,BUT_PI1_IDX_MASK,1);
  40128e:	2201      	movs	r2, #1
  401290:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401294:	4628      	mov	r0, r5
  401296:	4b0c      	ldr	r3, [pc, #48]	; (4012c8 <oled_init+0x88>)
  401298:	4798      	blx	r3
	pio_set_debounce_filter(BUT_PI1, BUT_PI1_IDX_MASK, 60);
  40129a:	223c      	movs	r2, #60	; 0x3c
  40129c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012a0:	4628      	mov	r0, r5
  4012a2:	4b0a      	ldr	r3, [pc, #40]	; (4012cc <oled_init+0x8c>)
  4012a4:	4798      	blx	r3
	
  4012a6:	b002      	add	sp, #8
  4012a8:	bd70      	pop	{r4, r5, r6, pc}
  4012aa:	bf00      	nop
  4012ac:	00400f01 	.word	0x00400f01
  4012b0:	400e0e00 	.word	0x400e0e00
  4012b4:	00400bbb 	.word	0x00400bbb
  4012b8:	400e1200 	.word	0x400e1200
  4012bc:	400e1000 	.word	0x400e1000
  4012c0:	400e1400 	.word	0x400e1400
  4012c4:	00400b85 	.word	0x00400b85
  4012c8:	00400aad 	.word	0x00400aad
  4012cc:	00400ab7 	.word	0x00400ab7

004012d0 <RTT_Handler>:
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
	
}

void RTT_Handler(void) {
  4012d0:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  4012d2:	4808      	ldr	r0, [pc, #32]	; (4012f4 <RTT_Handler+0x24>)
  4012d4:	4b08      	ldr	r3, [pc, #32]	; (4012f8 <RTT_Handler+0x28>)
  4012d6:	4798      	blx	r3

	/* IRQ due to Time has changed */
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) {
  4012d8:	f010 0f02 	tst.w	r0, #2
  4012dc:	d008      	beq.n	4012f0 <RTT_Handler+0x20>
		//pin_toggle(LED_PI2, LED_PI2_IDX_MASK);    // BLINK Led
		tempo_rtt+=1;
  4012de:	4c07      	ldr	r4, [pc, #28]	; (4012fc <RTT_Handler+0x2c>)
  4012e0:	2200      	movs	r2, #0
  4012e2:	4b07      	ldr	r3, [pc, #28]	; (401300 <RTT_Handler+0x30>)
  4012e4:	e9d4 0100 	ldrd	r0, r1, [r4]
  4012e8:	4d06      	ldr	r5, [pc, #24]	; (401304 <RTT_Handler+0x34>)
  4012ea:	47a8      	blx	r5
  4012ec:	e9c4 0100 	strd	r0, r1, [r4]
  4012f0:	bd38      	pop	{r3, r4, r5, pc}
  4012f2:	bf00      	nop
  4012f4:	400e1830 	.word	0x400e1830
  4012f8:	00400215 	.word	0x00400215
  4012fc:	20400c88 	.word	0x20400c88
  401300:	3ff00000 	.word	0x3ff00000
  401304:	00401585 	.word	0x00401585

00401308 <pin_toggle>:
	}
}

void pin_toggle(Pio *pio, uint32_t mask) {
  401308:	b538      	push	{r3, r4, r5, lr}
  40130a:	4604      	mov	r4, r0
  40130c:	460d      	mov	r5, r1
	if(pio_get_output_data_status(pio, mask))
  40130e:	4b06      	ldr	r3, [pc, #24]	; (401328 <pin_toggle+0x20>)
  401310:	4798      	blx	r3
  401312:	b920      	cbnz	r0, 40131e <pin_toggle+0x16>
	pio_clear(pio, mask);
	else
	pio_set(pio,mask);
  401314:	4629      	mov	r1, r5
  401316:	4620      	mov	r0, r4
  401318:	4b04      	ldr	r3, [pc, #16]	; (40132c <pin_toggle+0x24>)
  40131a:	4798      	blx	r3
  40131c:	bd38      	pop	{r3, r4, r5, pc}
	pio_clear(pio, mask);
  40131e:	4629      	mov	r1, r5
  401320:	4620      	mov	r0, r4
  401322:	4b03      	ldr	r3, [pc, #12]	; (401330 <pin_toggle+0x28>)
  401324:	4798      	blx	r3
  401326:	bd38      	pop	{r3, r4, r5, pc}
  401328:	00400c75 	.word	0x00400c75
  40132c:	00400ad1 	.word	0x00400ad1
  401330:	00400ad5 	.word	0x00400ad5

00401334 <init>:
}

void init(void) {
  401334:	b530      	push	{r4, r5, lr}
  401336:	b083      	sub	sp, #12
	//Initialize the board clock
	sysclk_init();
  401338:	4b12      	ldr	r3, [pc, #72]	; (401384 <init+0x50>)
  40133a:	4798      	blx	r3
	oled_init();
  40133c:	4b12      	ldr	r3, [pc, #72]	; (401388 <init+0x54>)
  40133e:	4798      	blx	r3
	
	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  401340:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401344:	4b11      	ldr	r3, [pc, #68]	; (40138c <init+0x58>)
  401346:	605a      	str	r2, [r3, #4]
	
	//Definindo o ECHO PIO como input
	pmc_enable_periph_clk(ECHO_PI_ID);
  401348:	200a      	movs	r0, #10
  40134a:	4d11      	ldr	r5, [pc, #68]	; (401390 <init+0x5c>)
  40134c:	47a8      	blx	r5
	pio_set_input(ECHO_PI,ECHO_PI_IDX_MASK,PIO_DEFAULT);
  40134e:	4c11      	ldr	r4, [pc, #68]	; (401394 <init+0x60>)
  401350:	2200      	movs	r2, #0
  401352:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  401356:	4620      	mov	r0, r4
  401358:	4b0f      	ldr	r3, [pc, #60]	; (401398 <init+0x64>)
  40135a:	4798      	blx	r3
	
	//Definindo o ECHO PIO como output
	pmc_enable_periph_clk(TRIG_PI_ID);
  40135c:	200b      	movs	r0, #11
  40135e:	47a8      	blx	r5
	pio_configure(TRIG_PI, PIO_OUTPUT_0,TRIG_PI_IDX_MASK, PIO_DEFAULT);
  401360:	2300      	movs	r3, #0
  401362:	2210      	movs	r2, #16
  401364:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401368:	480c      	ldr	r0, [pc, #48]	; (40139c <init+0x68>)
  40136a:	4d0d      	ldr	r5, [pc, #52]	; (4013a0 <init+0x6c>)
  40136c:	47a8      	blx	r5
	
	pio_handler_set(ECHO_PI,
  40136e:	4b0d      	ldr	r3, [pc, #52]	; (4013a4 <init+0x70>)
  401370:	9300      	str	r3, [sp, #0]
  401372:	2340      	movs	r3, #64	; 0x40
  401374:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401378:	210a      	movs	r1, #10
  40137a:	4620      	mov	r0, r4
  40137c:	4c0a      	ldr	r4, [pc, #40]	; (4013a8 <init+0x74>)
  40137e:	47a0      	blx	r4
		ECHO_PI_ID,
		ECHO_PI_IDX_MASK,
		PIO_IT_EDGE,
		echo_callback);
}
  401380:	b003      	add	sp, #12
  401382:	bd30      	pop	{r4, r5, pc}
  401384:	004008fd 	.word	0x004008fd
  401388:	00401241 	.word	0x00401241
  40138c:	400e1850 	.word	0x400e1850
  401390:	00400f01 	.word	0x00400f01
  401394:	400e0e00 	.word	0x400e0e00
  401398:	00400b85 	.word	0x00400b85
  40139c:	400e1000 	.word	0x400e1000
  4013a0:	00400be5 	.word	0x00400be5
  4013a4:	004011f1 	.word	0x004011f1
  4013a8:	00400d0d 	.word	0x00400d0d
  4013ac:	00000000 	.word	0x00000000

004013b0 <main>:

int main (void)
{
  4013b0:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
	board_init();
  4013b4:	4b4e      	ldr	r3, [pc, #312]	; (4014f0 <main+0x140>)
  4013b6:	4798      	blx	r3
	sysclk_init();
  4013b8:	4b4e      	ldr	r3, [pc, #312]	; (4014f4 <main+0x144>)
  4013ba:	4798      	blx	r3
	init();
  4013bc:	4b4e      	ldr	r3, [pc, #312]	; (4014f8 <main+0x148>)
  4013be:	4798      	blx	r3
	delay_init();

  // Init OLED
	gfx_mono_ssd1306_init();
  4013c0:	4b4e      	ldr	r3, [pc, #312]	; (4014fc <main+0x14c>)
  4013c2:	4798      	blx	r3
	gfx_mono_draw_string("Aguardando", 0,16, &sysfont);
  4013c4:	4b4e      	ldr	r3, [pc, #312]	; (401500 <main+0x150>)
  4013c6:	2210      	movs	r2, #16
  4013c8:	2100      	movs	r1, #0
  4013ca:	484e      	ldr	r0, [pc, #312]	; (401504 <main+0x154>)
  4013cc:	4c4e      	ldr	r4, [pc, #312]	; (401508 <main+0x158>)
  4013ce:	47a0      	blx	r4
  /* Insert application code here, after the board has been initialized. */
	while(1) {
			
			if (!pio_get(BUT_PI1,PIO_INPUT, BUT_PI1_IDX_MASK)) {
  4013d0:	f8df 819c 	ldr.w	r8, [pc, #412]	; 401570 <main+0x1c0>
				pin_toggle(LED_PI2, LED_PI2_IDX_MASK);
			
			}
			
			if (descida) {	
				tempo = rtt_read_timer_value(RTT);
  4013d4:	4c4d      	ldr	r4, [pc, #308]	; (40150c <main+0x15c>)
				delay_ms(300);
				pin_toggle(LED_PI3, LED_PI3_IDX_MASK);
			}
			
			
			if (tempo != 0) {
  4013d6:	f04f 0a00 	mov.w	sl, #0
  4013da:	f04f 0b00 	mov.w	fp, #0
  4013de:	e07b      	b.n	4014d8 <main+0x128>
					pio_set(TRIG_PI,TRIG_PI_IDX_MASK);
  4013e0:	4d4b      	ldr	r5, [pc, #300]	; (401510 <main+0x160>)
  4013e2:	2110      	movs	r1, #16
  4013e4:	4628      	mov	r0, r5
  4013e6:	4b4b      	ldr	r3, [pc, #300]	; (401514 <main+0x164>)
  4013e8:	4798      	blx	r3
					delay_us(10);
  4013ea:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4013ee:	4f4a      	ldr	r7, [pc, #296]	; (401518 <main+0x168>)
  4013f0:	47b8      	blx	r7
					pio_clear(TRIG_PI,TRIG_PI_IDX_MASK);
  4013f2:	2110      	movs	r1, #16
  4013f4:	4628      	mov	r0, r5
  4013f6:	4b49      	ldr	r3, [pc, #292]	; (40151c <main+0x16c>)
  4013f8:	4798      	blx	r3
					pin_toggle(LED_PI1, LED_PI1_IDX_MASK);
  4013fa:	2101      	movs	r1, #1
  4013fc:	4648      	mov	r0, r9
  4013fe:	4d48      	ldr	r5, [pc, #288]	; (401520 <main+0x170>)
  401400:	47a8      	blx	r5
					delay_ms(300);
  401402:	4848      	ldr	r0, [pc, #288]	; (401524 <main+0x174>)
  401404:	47b8      	blx	r7
					pin_toggle(LED_PI1, LED_PI1_IDX_MASK);
  401406:	2101      	movs	r1, #1
  401408:	4648      	mov	r0, r9
  40140a:	47a8      	blx	r5
  40140c:	e034      	b.n	401478 <main+0xc8>
	rtt_sel_source(RTT, false);
  40140e:	2100      	movs	r1, #0
  401410:	4630      	mov	r0, r6
  401412:	4b45      	ldr	r3, [pc, #276]	; (401528 <main+0x178>)
  401414:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  401416:	2103      	movs	r1, #3
  401418:	4630      	mov	r0, r6
  40141a:	4b44      	ldr	r3, [pc, #272]	; (40152c <main+0x17c>)
  40141c:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40141e:	4b44      	ldr	r3, [pc, #272]	; (401530 <main+0x180>)
  401420:	2208      	movs	r2, #8
  401422:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401426:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40142a:	2180      	movs	r1, #128	; 0x80
  40142c:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401430:	601a      	str	r2, [r3, #0]
	rtt_enable_interrupt(RTT, rttIRQSource);
  401432:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  401436:	4630      	mov	r0, r6
  401438:	4b3e      	ldr	r3, [pc, #248]	; (401534 <main+0x184>)
  40143a:	4798      	blx	r3
				pin_toggle(LED_PI2, LED_PI2_IDX_MASK);
  40143c:	4f3e      	ldr	r7, [pc, #248]	; (401538 <main+0x188>)
  40143e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401442:	4638      	mov	r0, r7
  401444:	4d36      	ldr	r5, [pc, #216]	; (401520 <main+0x170>)
  401446:	47a8      	blx	r5
				delay_ms(300);
  401448:	4836      	ldr	r0, [pc, #216]	; (401524 <main+0x174>)
  40144a:	4b33      	ldr	r3, [pc, #204]	; (401518 <main+0x168>)
  40144c:	4798      	blx	r3
				pin_toggle(LED_PI2, LED_PI2_IDX_MASK);
  40144e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401452:	4638      	mov	r0, r7
  401454:	47a8      	blx	r5
  401456:	e013      	b.n	401480 <main+0xd0>
			if (tempo != 0) {
  401458:	4652      	mov	r2, sl
  40145a:	465b      	mov	r3, fp
  40145c:	e9d4 0100 	ldrd	r0, r1, [r4]
  401460:	4d36      	ldr	r5, [pc, #216]	; (40153c <main+0x18c>)
  401462:	47a8      	blx	r5
  401464:	b318      	cbz	r0, 4014ae <main+0xfe>
			if (!pio_get(BUT_PI1,PIO_INPUT, BUT_PI1_IDX_MASK)) {
  401466:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40146a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40146e:	4640      	mov	r0, r8
  401470:	4b33      	ldr	r3, [pc, #204]	; (401540 <main+0x190>)
  401472:	4798      	blx	r3
  401474:	2800      	cmp	r0, #0
  401476:	d0b3      	beq.n	4013e0 <main+0x30>
			if (subida) {
  401478:	4b32      	ldr	r3, [pc, #200]	; (401544 <main+0x194>)
  40147a:	781b      	ldrb	r3, [r3, #0]
  40147c:	2b00      	cmp	r3, #0
  40147e:	d1c6      	bne.n	40140e <main+0x5e>
			if (descida) {	
  401480:	4b31      	ldr	r3, [pc, #196]	; (401548 <main+0x198>)
  401482:	781b      	ldrb	r3, [r3, #0]
  401484:	2b00      	cmp	r3, #0
  401486:	d0e7      	beq.n	401458 <main+0xa8>
				tempo = rtt_read_timer_value(RTT);
  401488:	4630      	mov	r0, r6
  40148a:	4b30      	ldr	r3, [pc, #192]	; (40154c <main+0x19c>)
  40148c:	4798      	blx	r3
  40148e:	4b30      	ldr	r3, [pc, #192]	; (401550 <main+0x1a0>)
  401490:	4798      	blx	r3
  401492:	e9c4 0100 	strd	r0, r1, [r4]
				pin_toggle(LED_PI3, LED_PI3_IDX_MASK);
  401496:	4f1e      	ldr	r7, [pc, #120]	; (401510 <main+0x160>)
  401498:	2104      	movs	r1, #4
  40149a:	4638      	mov	r0, r7
  40149c:	4d20      	ldr	r5, [pc, #128]	; (401520 <main+0x170>)
  40149e:	47a8      	blx	r5
				delay_ms(300);
  4014a0:	4820      	ldr	r0, [pc, #128]	; (401524 <main+0x174>)
  4014a2:	4b1d      	ldr	r3, [pc, #116]	; (401518 <main+0x168>)
  4014a4:	4798      	blx	r3
				pin_toggle(LED_PI3, LED_PI3_IDX_MASK);
  4014a6:	2104      	movs	r1, #4
  4014a8:	4638      	mov	r0, r7
  4014aa:	47a8      	blx	r5
  4014ac:	e7d4      	b.n	401458 <main+0xa8>
				//regra de 3: se 2*0.000058s = 0.02m, t (segundos) = x (m)
				
				dist = (tempo*0.02)/(2*0.000058);
  4014ae:	a30c      	add	r3, pc, #48	; (adr r3, 4014e0 <main+0x130>)
  4014b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014b4:	e9d4 0100 	ldrd	r0, r1, [r4]
  4014b8:	4d26      	ldr	r5, [pc, #152]	; (401554 <main+0x1a4>)
  4014ba:	47a8      	blx	r5
  4014bc:	a30a      	add	r3, pc, #40	; (adr r3, 4014e8 <main+0x138>)
  4014be:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014c2:	4d25      	ldr	r5, [pc, #148]	; (401558 <main+0x1a8>)
  4014c4:	47a8      	blx	r5
  4014c6:	4b25      	ldr	r3, [pc, #148]	; (40155c <main+0x1ac>)
  4014c8:	e9c3 0100 	strd	r0, r1, [r3]
				
				sprintf(str, "%lf", dist);
  4014cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014d0:	4923      	ldr	r1, [pc, #140]	; (401560 <main+0x1b0>)
  4014d2:	4824      	ldr	r0, [pc, #144]	; (401564 <main+0x1b4>)
  4014d4:	4d24      	ldr	r5, [pc, #144]	; (401568 <main+0x1b8>)
  4014d6:	47a8      	blx	r5
					pin_toggle(LED_PI1, LED_PI1_IDX_MASK);
  4014d8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 401574 <main+0x1c4>
	rtt_sel_source(RTT, false);
  4014dc:	4e23      	ldr	r6, [pc, #140]	; (40156c <main+0x1bc>)
  4014de:	e7c2      	b.n	401466 <main+0xb6>
  4014e0:	47ae147b 	.word	0x47ae147b
  4014e4:	3f947ae1 	.word	0x3f947ae1
  4014e8:	d349be90 	.word	0xd349be90
  4014ec:	3f1e68a0 	.word	0x3f1e68a0
  4014f0:	0040096d 	.word	0x0040096d
  4014f4:	004008fd 	.word	0x004008fd
  4014f8:	00401335 	.word	0x00401335
  4014fc:	004005dd 	.word	0x004005dd
  401500:	2040000c 	.word	0x2040000c
  401504:	004068d8 	.word	0x004068d8
  401508:	00400545 	.word	0x00400545
  40150c:	20400c80 	.word	0x20400c80
  401510:	400e1000 	.word	0x400e1000
  401514:	00400ad1 	.word	0x00400ad1
  401518:	20400001 	.word	0x20400001
  40151c:	00400ad5 	.word	0x00400ad5
  401520:	00401309 	.word	0x00401309
  401524:	00e7816d 	.word	0x00e7816d
  401528:	004001c1 	.word	0x004001c1
  40152c:	004001ad 	.word	0x004001ad
  401530:	e000e100 	.word	0xe000e100
  401534:	004001ed 	.word	0x004001ed
  401538:	400e1200 	.word	0x400e1200
  40153c:	00401db9 	.word	0x00401db9
  401540:	00400ad9 	.word	0x00400ad9
  401544:	20400c78 	.word	0x20400c78
  401548:	20400c6c 	.word	0x20400c6c
  40154c:	00400201 	.word	0x00400201
  401550:	004017fd 	.word	0x004017fd
  401554:	004018e9 	.word	0x004018e9
  401558:	00401b3d 	.word	0x00401b3d
  40155c:	20400c70 	.word	0x20400c70
  401560:	004068e4 	.word	0x004068e4
  401564:	20400cc4 	.word	0x20400cc4
  401568:	00401f09 	.word	0x00401f09
  40156c:	400e1830 	.word	0x400e1830
  401570:	400e1400 	.word	0x400e1400
  401574:	400e0e00 	.word	0x400e0e00

00401578 <__aeabi_drsub>:
  401578:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40157c:	e002      	b.n	401584 <__adddf3>
  40157e:	bf00      	nop

00401580 <__aeabi_dsub>:
  401580:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401584 <__adddf3>:
  401584:	b530      	push	{r4, r5, lr}
  401586:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40158a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40158e:	ea94 0f05 	teq	r4, r5
  401592:	bf08      	it	eq
  401594:	ea90 0f02 	teqeq	r0, r2
  401598:	bf1f      	itttt	ne
  40159a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40159e:	ea55 0c02 	orrsne.w	ip, r5, r2
  4015a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4015a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4015aa:	f000 80e2 	beq.w	401772 <__adddf3+0x1ee>
  4015ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4015b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4015b6:	bfb8      	it	lt
  4015b8:	426d      	neglt	r5, r5
  4015ba:	dd0c      	ble.n	4015d6 <__adddf3+0x52>
  4015bc:	442c      	add	r4, r5
  4015be:	ea80 0202 	eor.w	r2, r0, r2
  4015c2:	ea81 0303 	eor.w	r3, r1, r3
  4015c6:	ea82 0000 	eor.w	r0, r2, r0
  4015ca:	ea83 0101 	eor.w	r1, r3, r1
  4015ce:	ea80 0202 	eor.w	r2, r0, r2
  4015d2:	ea81 0303 	eor.w	r3, r1, r3
  4015d6:	2d36      	cmp	r5, #54	; 0x36
  4015d8:	bf88      	it	hi
  4015da:	bd30      	pophi	{r4, r5, pc}
  4015dc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4015e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4015e4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4015e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4015ec:	d002      	beq.n	4015f4 <__adddf3+0x70>
  4015ee:	4240      	negs	r0, r0
  4015f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4015f4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4015f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4015fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401600:	d002      	beq.n	401608 <__adddf3+0x84>
  401602:	4252      	negs	r2, r2
  401604:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401608:	ea94 0f05 	teq	r4, r5
  40160c:	f000 80a7 	beq.w	40175e <__adddf3+0x1da>
  401610:	f1a4 0401 	sub.w	r4, r4, #1
  401614:	f1d5 0e20 	rsbs	lr, r5, #32
  401618:	db0d      	blt.n	401636 <__adddf3+0xb2>
  40161a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40161e:	fa22 f205 	lsr.w	r2, r2, r5
  401622:	1880      	adds	r0, r0, r2
  401624:	f141 0100 	adc.w	r1, r1, #0
  401628:	fa03 f20e 	lsl.w	r2, r3, lr
  40162c:	1880      	adds	r0, r0, r2
  40162e:	fa43 f305 	asr.w	r3, r3, r5
  401632:	4159      	adcs	r1, r3
  401634:	e00e      	b.n	401654 <__adddf3+0xd0>
  401636:	f1a5 0520 	sub.w	r5, r5, #32
  40163a:	f10e 0e20 	add.w	lr, lr, #32
  40163e:	2a01      	cmp	r2, #1
  401640:	fa03 fc0e 	lsl.w	ip, r3, lr
  401644:	bf28      	it	cs
  401646:	f04c 0c02 	orrcs.w	ip, ip, #2
  40164a:	fa43 f305 	asr.w	r3, r3, r5
  40164e:	18c0      	adds	r0, r0, r3
  401650:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401654:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401658:	d507      	bpl.n	40166a <__adddf3+0xe6>
  40165a:	f04f 0e00 	mov.w	lr, #0
  40165e:	f1dc 0c00 	rsbs	ip, ip, #0
  401662:	eb7e 0000 	sbcs.w	r0, lr, r0
  401666:	eb6e 0101 	sbc.w	r1, lr, r1
  40166a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40166e:	d31b      	bcc.n	4016a8 <__adddf3+0x124>
  401670:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401674:	d30c      	bcc.n	401690 <__adddf3+0x10c>
  401676:	0849      	lsrs	r1, r1, #1
  401678:	ea5f 0030 	movs.w	r0, r0, rrx
  40167c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401680:	f104 0401 	add.w	r4, r4, #1
  401684:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401688:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40168c:	f080 809a 	bcs.w	4017c4 <__adddf3+0x240>
  401690:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401694:	bf08      	it	eq
  401696:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40169a:	f150 0000 	adcs.w	r0, r0, #0
  40169e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4016a2:	ea41 0105 	orr.w	r1, r1, r5
  4016a6:	bd30      	pop	{r4, r5, pc}
  4016a8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4016ac:	4140      	adcs	r0, r0
  4016ae:	eb41 0101 	adc.w	r1, r1, r1
  4016b2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4016b6:	f1a4 0401 	sub.w	r4, r4, #1
  4016ba:	d1e9      	bne.n	401690 <__adddf3+0x10c>
  4016bc:	f091 0f00 	teq	r1, #0
  4016c0:	bf04      	itt	eq
  4016c2:	4601      	moveq	r1, r0
  4016c4:	2000      	moveq	r0, #0
  4016c6:	fab1 f381 	clz	r3, r1
  4016ca:	bf08      	it	eq
  4016cc:	3320      	addeq	r3, #32
  4016ce:	f1a3 030b 	sub.w	r3, r3, #11
  4016d2:	f1b3 0220 	subs.w	r2, r3, #32
  4016d6:	da0c      	bge.n	4016f2 <__adddf3+0x16e>
  4016d8:	320c      	adds	r2, #12
  4016da:	dd08      	ble.n	4016ee <__adddf3+0x16a>
  4016dc:	f102 0c14 	add.w	ip, r2, #20
  4016e0:	f1c2 020c 	rsb	r2, r2, #12
  4016e4:	fa01 f00c 	lsl.w	r0, r1, ip
  4016e8:	fa21 f102 	lsr.w	r1, r1, r2
  4016ec:	e00c      	b.n	401708 <__adddf3+0x184>
  4016ee:	f102 0214 	add.w	r2, r2, #20
  4016f2:	bfd8      	it	le
  4016f4:	f1c2 0c20 	rsble	ip, r2, #32
  4016f8:	fa01 f102 	lsl.w	r1, r1, r2
  4016fc:	fa20 fc0c 	lsr.w	ip, r0, ip
  401700:	bfdc      	itt	le
  401702:	ea41 010c 	orrle.w	r1, r1, ip
  401706:	4090      	lslle	r0, r2
  401708:	1ae4      	subs	r4, r4, r3
  40170a:	bfa2      	ittt	ge
  40170c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401710:	4329      	orrge	r1, r5
  401712:	bd30      	popge	{r4, r5, pc}
  401714:	ea6f 0404 	mvn.w	r4, r4
  401718:	3c1f      	subs	r4, #31
  40171a:	da1c      	bge.n	401756 <__adddf3+0x1d2>
  40171c:	340c      	adds	r4, #12
  40171e:	dc0e      	bgt.n	40173e <__adddf3+0x1ba>
  401720:	f104 0414 	add.w	r4, r4, #20
  401724:	f1c4 0220 	rsb	r2, r4, #32
  401728:	fa20 f004 	lsr.w	r0, r0, r4
  40172c:	fa01 f302 	lsl.w	r3, r1, r2
  401730:	ea40 0003 	orr.w	r0, r0, r3
  401734:	fa21 f304 	lsr.w	r3, r1, r4
  401738:	ea45 0103 	orr.w	r1, r5, r3
  40173c:	bd30      	pop	{r4, r5, pc}
  40173e:	f1c4 040c 	rsb	r4, r4, #12
  401742:	f1c4 0220 	rsb	r2, r4, #32
  401746:	fa20 f002 	lsr.w	r0, r0, r2
  40174a:	fa01 f304 	lsl.w	r3, r1, r4
  40174e:	ea40 0003 	orr.w	r0, r0, r3
  401752:	4629      	mov	r1, r5
  401754:	bd30      	pop	{r4, r5, pc}
  401756:	fa21 f004 	lsr.w	r0, r1, r4
  40175a:	4629      	mov	r1, r5
  40175c:	bd30      	pop	{r4, r5, pc}
  40175e:	f094 0f00 	teq	r4, #0
  401762:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401766:	bf06      	itte	eq
  401768:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40176c:	3401      	addeq	r4, #1
  40176e:	3d01      	subne	r5, #1
  401770:	e74e      	b.n	401610 <__adddf3+0x8c>
  401772:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401776:	bf18      	it	ne
  401778:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40177c:	d029      	beq.n	4017d2 <__adddf3+0x24e>
  40177e:	ea94 0f05 	teq	r4, r5
  401782:	bf08      	it	eq
  401784:	ea90 0f02 	teqeq	r0, r2
  401788:	d005      	beq.n	401796 <__adddf3+0x212>
  40178a:	ea54 0c00 	orrs.w	ip, r4, r0
  40178e:	bf04      	itt	eq
  401790:	4619      	moveq	r1, r3
  401792:	4610      	moveq	r0, r2
  401794:	bd30      	pop	{r4, r5, pc}
  401796:	ea91 0f03 	teq	r1, r3
  40179a:	bf1e      	ittt	ne
  40179c:	2100      	movne	r1, #0
  40179e:	2000      	movne	r0, #0
  4017a0:	bd30      	popne	{r4, r5, pc}
  4017a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4017a6:	d105      	bne.n	4017b4 <__adddf3+0x230>
  4017a8:	0040      	lsls	r0, r0, #1
  4017aa:	4149      	adcs	r1, r1
  4017ac:	bf28      	it	cs
  4017ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4017b2:	bd30      	pop	{r4, r5, pc}
  4017b4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4017b8:	bf3c      	itt	cc
  4017ba:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4017be:	bd30      	popcc	{r4, r5, pc}
  4017c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4017c4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4017c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4017cc:	f04f 0000 	mov.w	r0, #0
  4017d0:	bd30      	pop	{r4, r5, pc}
  4017d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4017d6:	bf1a      	itte	ne
  4017d8:	4619      	movne	r1, r3
  4017da:	4610      	movne	r0, r2
  4017dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4017e0:	bf1c      	itt	ne
  4017e2:	460b      	movne	r3, r1
  4017e4:	4602      	movne	r2, r0
  4017e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4017ea:	bf06      	itte	eq
  4017ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4017f0:	ea91 0f03 	teqeq	r1, r3
  4017f4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4017f8:	bd30      	pop	{r4, r5, pc}
  4017fa:	bf00      	nop

004017fc <__aeabi_ui2d>:
  4017fc:	f090 0f00 	teq	r0, #0
  401800:	bf04      	itt	eq
  401802:	2100      	moveq	r1, #0
  401804:	4770      	bxeq	lr
  401806:	b530      	push	{r4, r5, lr}
  401808:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40180c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401810:	f04f 0500 	mov.w	r5, #0
  401814:	f04f 0100 	mov.w	r1, #0
  401818:	e750      	b.n	4016bc <__adddf3+0x138>
  40181a:	bf00      	nop

0040181c <__aeabi_i2d>:
  40181c:	f090 0f00 	teq	r0, #0
  401820:	bf04      	itt	eq
  401822:	2100      	moveq	r1, #0
  401824:	4770      	bxeq	lr
  401826:	b530      	push	{r4, r5, lr}
  401828:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40182c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401830:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401834:	bf48      	it	mi
  401836:	4240      	negmi	r0, r0
  401838:	f04f 0100 	mov.w	r1, #0
  40183c:	e73e      	b.n	4016bc <__adddf3+0x138>
  40183e:	bf00      	nop

00401840 <__aeabi_f2d>:
  401840:	0042      	lsls	r2, r0, #1
  401842:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401846:	ea4f 0131 	mov.w	r1, r1, rrx
  40184a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40184e:	bf1f      	itttt	ne
  401850:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401854:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401858:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40185c:	4770      	bxne	lr
  40185e:	f092 0f00 	teq	r2, #0
  401862:	bf14      	ite	ne
  401864:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401868:	4770      	bxeq	lr
  40186a:	b530      	push	{r4, r5, lr}
  40186c:	f44f 7460 	mov.w	r4, #896	; 0x380
  401870:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401874:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401878:	e720      	b.n	4016bc <__adddf3+0x138>
  40187a:	bf00      	nop

0040187c <__aeabi_ul2d>:
  40187c:	ea50 0201 	orrs.w	r2, r0, r1
  401880:	bf08      	it	eq
  401882:	4770      	bxeq	lr
  401884:	b530      	push	{r4, r5, lr}
  401886:	f04f 0500 	mov.w	r5, #0
  40188a:	e00a      	b.n	4018a2 <__aeabi_l2d+0x16>

0040188c <__aeabi_l2d>:
  40188c:	ea50 0201 	orrs.w	r2, r0, r1
  401890:	bf08      	it	eq
  401892:	4770      	bxeq	lr
  401894:	b530      	push	{r4, r5, lr}
  401896:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40189a:	d502      	bpl.n	4018a2 <__aeabi_l2d+0x16>
  40189c:	4240      	negs	r0, r0
  40189e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4018a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4018a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4018aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4018ae:	f43f aedc 	beq.w	40166a <__adddf3+0xe6>
  4018b2:	f04f 0203 	mov.w	r2, #3
  4018b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4018ba:	bf18      	it	ne
  4018bc:	3203      	addne	r2, #3
  4018be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4018c2:	bf18      	it	ne
  4018c4:	3203      	addne	r2, #3
  4018c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4018ca:	f1c2 0320 	rsb	r3, r2, #32
  4018ce:	fa00 fc03 	lsl.w	ip, r0, r3
  4018d2:	fa20 f002 	lsr.w	r0, r0, r2
  4018d6:	fa01 fe03 	lsl.w	lr, r1, r3
  4018da:	ea40 000e 	orr.w	r0, r0, lr
  4018de:	fa21 f102 	lsr.w	r1, r1, r2
  4018e2:	4414      	add	r4, r2
  4018e4:	e6c1      	b.n	40166a <__adddf3+0xe6>
  4018e6:	bf00      	nop

004018e8 <__aeabi_dmul>:
  4018e8:	b570      	push	{r4, r5, r6, lr}
  4018ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4018ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4018f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4018f6:	bf1d      	ittte	ne
  4018f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4018fc:	ea94 0f0c 	teqne	r4, ip
  401900:	ea95 0f0c 	teqne	r5, ip
  401904:	f000 f8de 	bleq	401ac4 <__aeabi_dmul+0x1dc>
  401908:	442c      	add	r4, r5
  40190a:	ea81 0603 	eor.w	r6, r1, r3
  40190e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401912:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401916:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40191a:	bf18      	it	ne
  40191c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401920:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401924:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401928:	d038      	beq.n	40199c <__aeabi_dmul+0xb4>
  40192a:	fba0 ce02 	umull	ip, lr, r0, r2
  40192e:	f04f 0500 	mov.w	r5, #0
  401932:	fbe1 e502 	umlal	lr, r5, r1, r2
  401936:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40193a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40193e:	f04f 0600 	mov.w	r6, #0
  401942:	fbe1 5603 	umlal	r5, r6, r1, r3
  401946:	f09c 0f00 	teq	ip, #0
  40194a:	bf18      	it	ne
  40194c:	f04e 0e01 	orrne.w	lr, lr, #1
  401950:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401954:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401958:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40195c:	d204      	bcs.n	401968 <__aeabi_dmul+0x80>
  40195e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401962:	416d      	adcs	r5, r5
  401964:	eb46 0606 	adc.w	r6, r6, r6
  401968:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40196c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401970:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401974:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401978:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40197c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401980:	bf88      	it	hi
  401982:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401986:	d81e      	bhi.n	4019c6 <__aeabi_dmul+0xde>
  401988:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40198c:	bf08      	it	eq
  40198e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401992:	f150 0000 	adcs.w	r0, r0, #0
  401996:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40199a:	bd70      	pop	{r4, r5, r6, pc}
  40199c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4019a0:	ea46 0101 	orr.w	r1, r6, r1
  4019a4:	ea40 0002 	orr.w	r0, r0, r2
  4019a8:	ea81 0103 	eor.w	r1, r1, r3
  4019ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4019b0:	bfc2      	ittt	gt
  4019b2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4019b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4019ba:	bd70      	popgt	{r4, r5, r6, pc}
  4019bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4019c0:	f04f 0e00 	mov.w	lr, #0
  4019c4:	3c01      	subs	r4, #1
  4019c6:	f300 80ab 	bgt.w	401b20 <__aeabi_dmul+0x238>
  4019ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4019ce:	bfde      	ittt	le
  4019d0:	2000      	movle	r0, #0
  4019d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4019d6:	bd70      	pople	{r4, r5, r6, pc}
  4019d8:	f1c4 0400 	rsb	r4, r4, #0
  4019dc:	3c20      	subs	r4, #32
  4019de:	da35      	bge.n	401a4c <__aeabi_dmul+0x164>
  4019e0:	340c      	adds	r4, #12
  4019e2:	dc1b      	bgt.n	401a1c <__aeabi_dmul+0x134>
  4019e4:	f104 0414 	add.w	r4, r4, #20
  4019e8:	f1c4 0520 	rsb	r5, r4, #32
  4019ec:	fa00 f305 	lsl.w	r3, r0, r5
  4019f0:	fa20 f004 	lsr.w	r0, r0, r4
  4019f4:	fa01 f205 	lsl.w	r2, r1, r5
  4019f8:	ea40 0002 	orr.w	r0, r0, r2
  4019fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401a00:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401a04:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401a08:	fa21 f604 	lsr.w	r6, r1, r4
  401a0c:	eb42 0106 	adc.w	r1, r2, r6
  401a10:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401a14:	bf08      	it	eq
  401a16:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401a1a:	bd70      	pop	{r4, r5, r6, pc}
  401a1c:	f1c4 040c 	rsb	r4, r4, #12
  401a20:	f1c4 0520 	rsb	r5, r4, #32
  401a24:	fa00 f304 	lsl.w	r3, r0, r4
  401a28:	fa20 f005 	lsr.w	r0, r0, r5
  401a2c:	fa01 f204 	lsl.w	r2, r1, r4
  401a30:	ea40 0002 	orr.w	r0, r0, r2
  401a34:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401a38:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401a3c:	f141 0100 	adc.w	r1, r1, #0
  401a40:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401a44:	bf08      	it	eq
  401a46:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401a4a:	bd70      	pop	{r4, r5, r6, pc}
  401a4c:	f1c4 0520 	rsb	r5, r4, #32
  401a50:	fa00 f205 	lsl.w	r2, r0, r5
  401a54:	ea4e 0e02 	orr.w	lr, lr, r2
  401a58:	fa20 f304 	lsr.w	r3, r0, r4
  401a5c:	fa01 f205 	lsl.w	r2, r1, r5
  401a60:	ea43 0302 	orr.w	r3, r3, r2
  401a64:	fa21 f004 	lsr.w	r0, r1, r4
  401a68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401a6c:	fa21 f204 	lsr.w	r2, r1, r4
  401a70:	ea20 0002 	bic.w	r0, r0, r2
  401a74:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401a78:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401a7c:	bf08      	it	eq
  401a7e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401a82:	bd70      	pop	{r4, r5, r6, pc}
  401a84:	f094 0f00 	teq	r4, #0
  401a88:	d10f      	bne.n	401aaa <__aeabi_dmul+0x1c2>
  401a8a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401a8e:	0040      	lsls	r0, r0, #1
  401a90:	eb41 0101 	adc.w	r1, r1, r1
  401a94:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401a98:	bf08      	it	eq
  401a9a:	3c01      	subeq	r4, #1
  401a9c:	d0f7      	beq.n	401a8e <__aeabi_dmul+0x1a6>
  401a9e:	ea41 0106 	orr.w	r1, r1, r6
  401aa2:	f095 0f00 	teq	r5, #0
  401aa6:	bf18      	it	ne
  401aa8:	4770      	bxne	lr
  401aaa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401aae:	0052      	lsls	r2, r2, #1
  401ab0:	eb43 0303 	adc.w	r3, r3, r3
  401ab4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401ab8:	bf08      	it	eq
  401aba:	3d01      	subeq	r5, #1
  401abc:	d0f7      	beq.n	401aae <__aeabi_dmul+0x1c6>
  401abe:	ea43 0306 	orr.w	r3, r3, r6
  401ac2:	4770      	bx	lr
  401ac4:	ea94 0f0c 	teq	r4, ip
  401ac8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401acc:	bf18      	it	ne
  401ace:	ea95 0f0c 	teqne	r5, ip
  401ad2:	d00c      	beq.n	401aee <__aeabi_dmul+0x206>
  401ad4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401ad8:	bf18      	it	ne
  401ada:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401ade:	d1d1      	bne.n	401a84 <__aeabi_dmul+0x19c>
  401ae0:	ea81 0103 	eor.w	r1, r1, r3
  401ae4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401ae8:	f04f 0000 	mov.w	r0, #0
  401aec:	bd70      	pop	{r4, r5, r6, pc}
  401aee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401af2:	bf06      	itte	eq
  401af4:	4610      	moveq	r0, r2
  401af6:	4619      	moveq	r1, r3
  401af8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401afc:	d019      	beq.n	401b32 <__aeabi_dmul+0x24a>
  401afe:	ea94 0f0c 	teq	r4, ip
  401b02:	d102      	bne.n	401b0a <__aeabi_dmul+0x222>
  401b04:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401b08:	d113      	bne.n	401b32 <__aeabi_dmul+0x24a>
  401b0a:	ea95 0f0c 	teq	r5, ip
  401b0e:	d105      	bne.n	401b1c <__aeabi_dmul+0x234>
  401b10:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401b14:	bf1c      	itt	ne
  401b16:	4610      	movne	r0, r2
  401b18:	4619      	movne	r1, r3
  401b1a:	d10a      	bne.n	401b32 <__aeabi_dmul+0x24a>
  401b1c:	ea81 0103 	eor.w	r1, r1, r3
  401b20:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401b24:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401b28:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401b2c:	f04f 0000 	mov.w	r0, #0
  401b30:	bd70      	pop	{r4, r5, r6, pc}
  401b32:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401b36:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401b3a:	bd70      	pop	{r4, r5, r6, pc}

00401b3c <__aeabi_ddiv>:
  401b3c:	b570      	push	{r4, r5, r6, lr}
  401b3e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401b42:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401b46:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401b4a:	bf1d      	ittte	ne
  401b4c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401b50:	ea94 0f0c 	teqne	r4, ip
  401b54:	ea95 0f0c 	teqne	r5, ip
  401b58:	f000 f8a7 	bleq	401caa <__aeabi_ddiv+0x16e>
  401b5c:	eba4 0405 	sub.w	r4, r4, r5
  401b60:	ea81 0e03 	eor.w	lr, r1, r3
  401b64:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401b68:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401b6c:	f000 8088 	beq.w	401c80 <__aeabi_ddiv+0x144>
  401b70:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401b74:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401b78:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401b7c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401b80:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401b84:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401b88:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401b8c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401b90:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401b94:	429d      	cmp	r5, r3
  401b96:	bf08      	it	eq
  401b98:	4296      	cmpeq	r6, r2
  401b9a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401b9e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401ba2:	d202      	bcs.n	401baa <__aeabi_ddiv+0x6e>
  401ba4:	085b      	lsrs	r3, r3, #1
  401ba6:	ea4f 0232 	mov.w	r2, r2, rrx
  401baa:	1ab6      	subs	r6, r6, r2
  401bac:	eb65 0503 	sbc.w	r5, r5, r3
  401bb0:	085b      	lsrs	r3, r3, #1
  401bb2:	ea4f 0232 	mov.w	r2, r2, rrx
  401bb6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401bba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401bbe:	ebb6 0e02 	subs.w	lr, r6, r2
  401bc2:	eb75 0e03 	sbcs.w	lr, r5, r3
  401bc6:	bf22      	ittt	cs
  401bc8:	1ab6      	subcs	r6, r6, r2
  401bca:	4675      	movcs	r5, lr
  401bcc:	ea40 000c 	orrcs.w	r0, r0, ip
  401bd0:	085b      	lsrs	r3, r3, #1
  401bd2:	ea4f 0232 	mov.w	r2, r2, rrx
  401bd6:	ebb6 0e02 	subs.w	lr, r6, r2
  401bda:	eb75 0e03 	sbcs.w	lr, r5, r3
  401bde:	bf22      	ittt	cs
  401be0:	1ab6      	subcs	r6, r6, r2
  401be2:	4675      	movcs	r5, lr
  401be4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401be8:	085b      	lsrs	r3, r3, #1
  401bea:	ea4f 0232 	mov.w	r2, r2, rrx
  401bee:	ebb6 0e02 	subs.w	lr, r6, r2
  401bf2:	eb75 0e03 	sbcs.w	lr, r5, r3
  401bf6:	bf22      	ittt	cs
  401bf8:	1ab6      	subcs	r6, r6, r2
  401bfa:	4675      	movcs	r5, lr
  401bfc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401c00:	085b      	lsrs	r3, r3, #1
  401c02:	ea4f 0232 	mov.w	r2, r2, rrx
  401c06:	ebb6 0e02 	subs.w	lr, r6, r2
  401c0a:	eb75 0e03 	sbcs.w	lr, r5, r3
  401c0e:	bf22      	ittt	cs
  401c10:	1ab6      	subcs	r6, r6, r2
  401c12:	4675      	movcs	r5, lr
  401c14:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401c18:	ea55 0e06 	orrs.w	lr, r5, r6
  401c1c:	d018      	beq.n	401c50 <__aeabi_ddiv+0x114>
  401c1e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401c22:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401c26:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401c2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401c2e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401c32:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401c36:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401c3a:	d1c0      	bne.n	401bbe <__aeabi_ddiv+0x82>
  401c3c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401c40:	d10b      	bne.n	401c5a <__aeabi_ddiv+0x11e>
  401c42:	ea41 0100 	orr.w	r1, r1, r0
  401c46:	f04f 0000 	mov.w	r0, #0
  401c4a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401c4e:	e7b6      	b.n	401bbe <__aeabi_ddiv+0x82>
  401c50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401c54:	bf04      	itt	eq
  401c56:	4301      	orreq	r1, r0
  401c58:	2000      	moveq	r0, #0
  401c5a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401c5e:	bf88      	it	hi
  401c60:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401c64:	f63f aeaf 	bhi.w	4019c6 <__aeabi_dmul+0xde>
  401c68:	ebb5 0c03 	subs.w	ip, r5, r3
  401c6c:	bf04      	itt	eq
  401c6e:	ebb6 0c02 	subseq.w	ip, r6, r2
  401c72:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401c76:	f150 0000 	adcs.w	r0, r0, #0
  401c7a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401c7e:	bd70      	pop	{r4, r5, r6, pc}
  401c80:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401c84:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401c88:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401c8c:	bfc2      	ittt	gt
  401c8e:	ebd4 050c 	rsbsgt	r5, r4, ip
  401c92:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401c96:	bd70      	popgt	{r4, r5, r6, pc}
  401c98:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401c9c:	f04f 0e00 	mov.w	lr, #0
  401ca0:	3c01      	subs	r4, #1
  401ca2:	e690      	b.n	4019c6 <__aeabi_dmul+0xde>
  401ca4:	ea45 0e06 	orr.w	lr, r5, r6
  401ca8:	e68d      	b.n	4019c6 <__aeabi_dmul+0xde>
  401caa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401cae:	ea94 0f0c 	teq	r4, ip
  401cb2:	bf08      	it	eq
  401cb4:	ea95 0f0c 	teqeq	r5, ip
  401cb8:	f43f af3b 	beq.w	401b32 <__aeabi_dmul+0x24a>
  401cbc:	ea94 0f0c 	teq	r4, ip
  401cc0:	d10a      	bne.n	401cd8 <__aeabi_ddiv+0x19c>
  401cc2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401cc6:	f47f af34 	bne.w	401b32 <__aeabi_dmul+0x24a>
  401cca:	ea95 0f0c 	teq	r5, ip
  401cce:	f47f af25 	bne.w	401b1c <__aeabi_dmul+0x234>
  401cd2:	4610      	mov	r0, r2
  401cd4:	4619      	mov	r1, r3
  401cd6:	e72c      	b.n	401b32 <__aeabi_dmul+0x24a>
  401cd8:	ea95 0f0c 	teq	r5, ip
  401cdc:	d106      	bne.n	401cec <__aeabi_ddiv+0x1b0>
  401cde:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401ce2:	f43f aefd 	beq.w	401ae0 <__aeabi_dmul+0x1f8>
  401ce6:	4610      	mov	r0, r2
  401ce8:	4619      	mov	r1, r3
  401cea:	e722      	b.n	401b32 <__aeabi_dmul+0x24a>
  401cec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401cf0:	bf18      	it	ne
  401cf2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401cf6:	f47f aec5 	bne.w	401a84 <__aeabi_dmul+0x19c>
  401cfa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401cfe:	f47f af0d 	bne.w	401b1c <__aeabi_dmul+0x234>
  401d02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401d06:	f47f aeeb 	bne.w	401ae0 <__aeabi_dmul+0x1f8>
  401d0a:	e712      	b.n	401b32 <__aeabi_dmul+0x24a>

00401d0c <__gedf2>:
  401d0c:	f04f 3cff 	mov.w	ip, #4294967295
  401d10:	e006      	b.n	401d20 <__cmpdf2+0x4>
  401d12:	bf00      	nop

00401d14 <__ledf2>:
  401d14:	f04f 0c01 	mov.w	ip, #1
  401d18:	e002      	b.n	401d20 <__cmpdf2+0x4>
  401d1a:	bf00      	nop

00401d1c <__cmpdf2>:
  401d1c:	f04f 0c01 	mov.w	ip, #1
  401d20:	f84d cd04 	str.w	ip, [sp, #-4]!
  401d24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  401d28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401d2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  401d30:	bf18      	it	ne
  401d32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  401d36:	d01b      	beq.n	401d70 <__cmpdf2+0x54>
  401d38:	b001      	add	sp, #4
  401d3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  401d3e:	bf0c      	ite	eq
  401d40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  401d44:	ea91 0f03 	teqne	r1, r3
  401d48:	bf02      	ittt	eq
  401d4a:	ea90 0f02 	teqeq	r0, r2
  401d4e:	2000      	moveq	r0, #0
  401d50:	4770      	bxeq	lr
  401d52:	f110 0f00 	cmn.w	r0, #0
  401d56:	ea91 0f03 	teq	r1, r3
  401d5a:	bf58      	it	pl
  401d5c:	4299      	cmppl	r1, r3
  401d5e:	bf08      	it	eq
  401d60:	4290      	cmpeq	r0, r2
  401d62:	bf2c      	ite	cs
  401d64:	17d8      	asrcs	r0, r3, #31
  401d66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  401d6a:	f040 0001 	orr.w	r0, r0, #1
  401d6e:	4770      	bx	lr
  401d70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  401d74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401d78:	d102      	bne.n	401d80 <__cmpdf2+0x64>
  401d7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  401d7e:	d107      	bne.n	401d90 <__cmpdf2+0x74>
  401d80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  401d84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401d88:	d1d6      	bne.n	401d38 <__cmpdf2+0x1c>
  401d8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  401d8e:	d0d3      	beq.n	401d38 <__cmpdf2+0x1c>
  401d90:	f85d 0b04 	ldr.w	r0, [sp], #4
  401d94:	4770      	bx	lr
  401d96:	bf00      	nop

00401d98 <__aeabi_cdrcmple>:
  401d98:	4684      	mov	ip, r0
  401d9a:	4610      	mov	r0, r2
  401d9c:	4662      	mov	r2, ip
  401d9e:	468c      	mov	ip, r1
  401da0:	4619      	mov	r1, r3
  401da2:	4663      	mov	r3, ip
  401da4:	e000      	b.n	401da8 <__aeabi_cdcmpeq>
  401da6:	bf00      	nop

00401da8 <__aeabi_cdcmpeq>:
  401da8:	b501      	push	{r0, lr}
  401daa:	f7ff ffb7 	bl	401d1c <__cmpdf2>
  401dae:	2800      	cmp	r0, #0
  401db0:	bf48      	it	mi
  401db2:	f110 0f00 	cmnmi.w	r0, #0
  401db6:	bd01      	pop	{r0, pc}

00401db8 <__aeabi_dcmpeq>:
  401db8:	f84d ed08 	str.w	lr, [sp, #-8]!
  401dbc:	f7ff fff4 	bl	401da8 <__aeabi_cdcmpeq>
  401dc0:	bf0c      	ite	eq
  401dc2:	2001      	moveq	r0, #1
  401dc4:	2000      	movne	r0, #0
  401dc6:	f85d fb08 	ldr.w	pc, [sp], #8
  401dca:	bf00      	nop

00401dcc <__aeabi_dcmplt>:
  401dcc:	f84d ed08 	str.w	lr, [sp, #-8]!
  401dd0:	f7ff ffea 	bl	401da8 <__aeabi_cdcmpeq>
  401dd4:	bf34      	ite	cc
  401dd6:	2001      	movcc	r0, #1
  401dd8:	2000      	movcs	r0, #0
  401dda:	f85d fb08 	ldr.w	pc, [sp], #8
  401dde:	bf00      	nop

00401de0 <__aeabi_dcmple>:
  401de0:	f84d ed08 	str.w	lr, [sp, #-8]!
  401de4:	f7ff ffe0 	bl	401da8 <__aeabi_cdcmpeq>
  401de8:	bf94      	ite	ls
  401dea:	2001      	movls	r0, #1
  401dec:	2000      	movhi	r0, #0
  401dee:	f85d fb08 	ldr.w	pc, [sp], #8
  401df2:	bf00      	nop

00401df4 <__aeabi_dcmpge>:
  401df4:	f84d ed08 	str.w	lr, [sp, #-8]!
  401df8:	f7ff ffce 	bl	401d98 <__aeabi_cdrcmple>
  401dfc:	bf94      	ite	ls
  401dfe:	2001      	movls	r0, #1
  401e00:	2000      	movhi	r0, #0
  401e02:	f85d fb08 	ldr.w	pc, [sp], #8
  401e06:	bf00      	nop

00401e08 <__aeabi_dcmpgt>:
  401e08:	f84d ed08 	str.w	lr, [sp, #-8]!
  401e0c:	f7ff ffc4 	bl	401d98 <__aeabi_cdrcmple>
  401e10:	bf34      	ite	cc
  401e12:	2001      	movcc	r0, #1
  401e14:	2000      	movcs	r0, #0
  401e16:	f85d fb08 	ldr.w	pc, [sp], #8
  401e1a:	bf00      	nop

00401e1c <__libc_init_array>:
  401e1c:	b570      	push	{r4, r5, r6, lr}
  401e1e:	4e0f      	ldr	r6, [pc, #60]	; (401e5c <__libc_init_array+0x40>)
  401e20:	4d0f      	ldr	r5, [pc, #60]	; (401e60 <__libc_init_array+0x44>)
  401e22:	1b76      	subs	r6, r6, r5
  401e24:	10b6      	asrs	r6, r6, #2
  401e26:	bf18      	it	ne
  401e28:	2400      	movne	r4, #0
  401e2a:	d005      	beq.n	401e38 <__libc_init_array+0x1c>
  401e2c:	3401      	adds	r4, #1
  401e2e:	f855 3b04 	ldr.w	r3, [r5], #4
  401e32:	4798      	blx	r3
  401e34:	42a6      	cmp	r6, r4
  401e36:	d1f9      	bne.n	401e2c <__libc_init_array+0x10>
  401e38:	4e0a      	ldr	r6, [pc, #40]	; (401e64 <__libc_init_array+0x48>)
  401e3a:	4d0b      	ldr	r5, [pc, #44]	; (401e68 <__libc_init_array+0x4c>)
  401e3c:	1b76      	subs	r6, r6, r5
  401e3e:	f004 fe97 	bl	406b70 <_init>
  401e42:	10b6      	asrs	r6, r6, #2
  401e44:	bf18      	it	ne
  401e46:	2400      	movne	r4, #0
  401e48:	d006      	beq.n	401e58 <__libc_init_array+0x3c>
  401e4a:	3401      	adds	r4, #1
  401e4c:	f855 3b04 	ldr.w	r3, [r5], #4
  401e50:	4798      	blx	r3
  401e52:	42a6      	cmp	r6, r4
  401e54:	d1f9      	bne.n	401e4a <__libc_init_array+0x2e>
  401e56:	bd70      	pop	{r4, r5, r6, pc}
  401e58:	bd70      	pop	{r4, r5, r6, pc}
  401e5a:	bf00      	nop
  401e5c:	00406b7c 	.word	0x00406b7c
  401e60:	00406b7c 	.word	0x00406b7c
  401e64:	00406b84 	.word	0x00406b84
  401e68:	00406b7c 	.word	0x00406b7c

00401e6c <memset>:
  401e6c:	b470      	push	{r4, r5, r6}
  401e6e:	0786      	lsls	r6, r0, #30
  401e70:	d046      	beq.n	401f00 <memset+0x94>
  401e72:	1e54      	subs	r4, r2, #1
  401e74:	2a00      	cmp	r2, #0
  401e76:	d041      	beq.n	401efc <memset+0x90>
  401e78:	b2ca      	uxtb	r2, r1
  401e7a:	4603      	mov	r3, r0
  401e7c:	e002      	b.n	401e84 <memset+0x18>
  401e7e:	f114 34ff 	adds.w	r4, r4, #4294967295
  401e82:	d33b      	bcc.n	401efc <memset+0x90>
  401e84:	f803 2b01 	strb.w	r2, [r3], #1
  401e88:	079d      	lsls	r5, r3, #30
  401e8a:	d1f8      	bne.n	401e7e <memset+0x12>
  401e8c:	2c03      	cmp	r4, #3
  401e8e:	d92e      	bls.n	401eee <memset+0x82>
  401e90:	b2cd      	uxtb	r5, r1
  401e92:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401e96:	2c0f      	cmp	r4, #15
  401e98:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401e9c:	d919      	bls.n	401ed2 <memset+0x66>
  401e9e:	f103 0210 	add.w	r2, r3, #16
  401ea2:	4626      	mov	r6, r4
  401ea4:	3e10      	subs	r6, #16
  401ea6:	2e0f      	cmp	r6, #15
  401ea8:	f842 5c10 	str.w	r5, [r2, #-16]
  401eac:	f842 5c0c 	str.w	r5, [r2, #-12]
  401eb0:	f842 5c08 	str.w	r5, [r2, #-8]
  401eb4:	f842 5c04 	str.w	r5, [r2, #-4]
  401eb8:	f102 0210 	add.w	r2, r2, #16
  401ebc:	d8f2      	bhi.n	401ea4 <memset+0x38>
  401ebe:	f1a4 0210 	sub.w	r2, r4, #16
  401ec2:	f022 020f 	bic.w	r2, r2, #15
  401ec6:	f004 040f 	and.w	r4, r4, #15
  401eca:	3210      	adds	r2, #16
  401ecc:	2c03      	cmp	r4, #3
  401ece:	4413      	add	r3, r2
  401ed0:	d90d      	bls.n	401eee <memset+0x82>
  401ed2:	461e      	mov	r6, r3
  401ed4:	4622      	mov	r2, r4
  401ed6:	3a04      	subs	r2, #4
  401ed8:	2a03      	cmp	r2, #3
  401eda:	f846 5b04 	str.w	r5, [r6], #4
  401ede:	d8fa      	bhi.n	401ed6 <memset+0x6a>
  401ee0:	1f22      	subs	r2, r4, #4
  401ee2:	f022 0203 	bic.w	r2, r2, #3
  401ee6:	3204      	adds	r2, #4
  401ee8:	4413      	add	r3, r2
  401eea:	f004 0403 	and.w	r4, r4, #3
  401eee:	b12c      	cbz	r4, 401efc <memset+0x90>
  401ef0:	b2c9      	uxtb	r1, r1
  401ef2:	441c      	add	r4, r3
  401ef4:	f803 1b01 	strb.w	r1, [r3], #1
  401ef8:	429c      	cmp	r4, r3
  401efa:	d1fb      	bne.n	401ef4 <memset+0x88>
  401efc:	bc70      	pop	{r4, r5, r6}
  401efe:	4770      	bx	lr
  401f00:	4614      	mov	r4, r2
  401f02:	4603      	mov	r3, r0
  401f04:	e7c2      	b.n	401e8c <memset+0x20>
  401f06:	bf00      	nop

00401f08 <sprintf>:
  401f08:	b40e      	push	{r1, r2, r3}
  401f0a:	b5f0      	push	{r4, r5, r6, r7, lr}
  401f0c:	b09c      	sub	sp, #112	; 0x70
  401f0e:	ab21      	add	r3, sp, #132	; 0x84
  401f10:	490f      	ldr	r1, [pc, #60]	; (401f50 <sprintf+0x48>)
  401f12:	f853 2b04 	ldr.w	r2, [r3], #4
  401f16:	9301      	str	r3, [sp, #4]
  401f18:	4605      	mov	r5, r0
  401f1a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401f1e:	6808      	ldr	r0, [r1, #0]
  401f20:	9502      	str	r5, [sp, #8]
  401f22:	f44f 7702 	mov.w	r7, #520	; 0x208
  401f26:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401f2a:	a902      	add	r1, sp, #8
  401f2c:	9506      	str	r5, [sp, #24]
  401f2e:	f8ad 7014 	strh.w	r7, [sp, #20]
  401f32:	9404      	str	r4, [sp, #16]
  401f34:	9407      	str	r4, [sp, #28]
  401f36:	f8ad 6016 	strh.w	r6, [sp, #22]
  401f3a:	f000 f80b 	bl	401f54 <_svfprintf_r>
  401f3e:	9b02      	ldr	r3, [sp, #8]
  401f40:	2200      	movs	r2, #0
  401f42:	701a      	strb	r2, [r3, #0]
  401f44:	b01c      	add	sp, #112	; 0x70
  401f46:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401f4a:	b003      	add	sp, #12
  401f4c:	4770      	bx	lr
  401f4e:	bf00      	nop
  401f50:	20400020 	.word	0x20400020

00401f54 <_svfprintf_r>:
  401f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401f58:	b0c3      	sub	sp, #268	; 0x10c
  401f5a:	460c      	mov	r4, r1
  401f5c:	910b      	str	r1, [sp, #44]	; 0x2c
  401f5e:	4692      	mov	sl, r2
  401f60:	930f      	str	r3, [sp, #60]	; 0x3c
  401f62:	900c      	str	r0, [sp, #48]	; 0x30
  401f64:	f002 fa0c 	bl	404380 <_localeconv_r>
  401f68:	6803      	ldr	r3, [r0, #0]
  401f6a:	931a      	str	r3, [sp, #104]	; 0x68
  401f6c:	4618      	mov	r0, r3
  401f6e:	f003 f8e7 	bl	405140 <strlen>
  401f72:	89a3      	ldrh	r3, [r4, #12]
  401f74:	9019      	str	r0, [sp, #100]	; 0x64
  401f76:	0619      	lsls	r1, r3, #24
  401f78:	d503      	bpl.n	401f82 <_svfprintf_r+0x2e>
  401f7a:	6923      	ldr	r3, [r4, #16]
  401f7c:	2b00      	cmp	r3, #0
  401f7e:	f001 8003 	beq.w	402f88 <_svfprintf_r+0x1034>
  401f82:	2300      	movs	r3, #0
  401f84:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401f88:	9313      	str	r3, [sp, #76]	; 0x4c
  401f8a:	9315      	str	r3, [sp, #84]	; 0x54
  401f8c:	9314      	str	r3, [sp, #80]	; 0x50
  401f8e:	9327      	str	r3, [sp, #156]	; 0x9c
  401f90:	9326      	str	r3, [sp, #152]	; 0x98
  401f92:	9318      	str	r3, [sp, #96]	; 0x60
  401f94:	931b      	str	r3, [sp, #108]	; 0x6c
  401f96:	9309      	str	r3, [sp, #36]	; 0x24
  401f98:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401f9c:	46c8      	mov	r8, r9
  401f9e:	9316      	str	r3, [sp, #88]	; 0x58
  401fa0:	9317      	str	r3, [sp, #92]	; 0x5c
  401fa2:	f89a 3000 	ldrb.w	r3, [sl]
  401fa6:	4654      	mov	r4, sl
  401fa8:	b1e3      	cbz	r3, 401fe4 <_svfprintf_r+0x90>
  401faa:	2b25      	cmp	r3, #37	; 0x25
  401fac:	d102      	bne.n	401fb4 <_svfprintf_r+0x60>
  401fae:	e019      	b.n	401fe4 <_svfprintf_r+0x90>
  401fb0:	2b25      	cmp	r3, #37	; 0x25
  401fb2:	d003      	beq.n	401fbc <_svfprintf_r+0x68>
  401fb4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401fb8:	2b00      	cmp	r3, #0
  401fba:	d1f9      	bne.n	401fb0 <_svfprintf_r+0x5c>
  401fbc:	eba4 050a 	sub.w	r5, r4, sl
  401fc0:	b185      	cbz	r5, 401fe4 <_svfprintf_r+0x90>
  401fc2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401fc4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401fc6:	f8c8 a000 	str.w	sl, [r8]
  401fca:	3301      	adds	r3, #1
  401fcc:	442a      	add	r2, r5
  401fce:	2b07      	cmp	r3, #7
  401fd0:	f8c8 5004 	str.w	r5, [r8, #4]
  401fd4:	9227      	str	r2, [sp, #156]	; 0x9c
  401fd6:	9326      	str	r3, [sp, #152]	; 0x98
  401fd8:	dc7f      	bgt.n	4020da <_svfprintf_r+0x186>
  401fda:	f108 0808 	add.w	r8, r8, #8
  401fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401fe0:	442b      	add	r3, r5
  401fe2:	9309      	str	r3, [sp, #36]	; 0x24
  401fe4:	7823      	ldrb	r3, [r4, #0]
  401fe6:	2b00      	cmp	r3, #0
  401fe8:	d07f      	beq.n	4020ea <_svfprintf_r+0x196>
  401fea:	2300      	movs	r3, #0
  401fec:	461a      	mov	r2, r3
  401fee:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401ff2:	4619      	mov	r1, r3
  401ff4:	930d      	str	r3, [sp, #52]	; 0x34
  401ff6:	469b      	mov	fp, r3
  401ff8:	f04f 30ff 	mov.w	r0, #4294967295
  401ffc:	7863      	ldrb	r3, [r4, #1]
  401ffe:	900a      	str	r0, [sp, #40]	; 0x28
  402000:	f104 0a01 	add.w	sl, r4, #1
  402004:	f10a 0a01 	add.w	sl, sl, #1
  402008:	f1a3 0020 	sub.w	r0, r3, #32
  40200c:	2858      	cmp	r0, #88	; 0x58
  40200e:	f200 83c1 	bhi.w	402794 <_svfprintf_r+0x840>
  402012:	e8df f010 	tbh	[pc, r0, lsl #1]
  402016:	0238      	.short	0x0238
  402018:	03bf03bf 	.word	0x03bf03bf
  40201c:	03bf0240 	.word	0x03bf0240
  402020:	03bf03bf 	.word	0x03bf03bf
  402024:	03bf03bf 	.word	0x03bf03bf
  402028:	024503bf 	.word	0x024503bf
  40202c:	03bf0203 	.word	0x03bf0203
  402030:	026b005d 	.word	0x026b005d
  402034:	028603bf 	.word	0x028603bf
  402038:	039d039d 	.word	0x039d039d
  40203c:	039d039d 	.word	0x039d039d
  402040:	039d039d 	.word	0x039d039d
  402044:	039d039d 	.word	0x039d039d
  402048:	03bf039d 	.word	0x03bf039d
  40204c:	03bf03bf 	.word	0x03bf03bf
  402050:	03bf03bf 	.word	0x03bf03bf
  402054:	03bf03bf 	.word	0x03bf03bf
  402058:	03bf03bf 	.word	0x03bf03bf
  40205c:	033703bf 	.word	0x033703bf
  402060:	03bf0357 	.word	0x03bf0357
  402064:	03bf0357 	.word	0x03bf0357
  402068:	03bf03bf 	.word	0x03bf03bf
  40206c:	039803bf 	.word	0x039803bf
  402070:	03bf03bf 	.word	0x03bf03bf
  402074:	03bf03ad 	.word	0x03bf03ad
  402078:	03bf03bf 	.word	0x03bf03bf
  40207c:	03bf03bf 	.word	0x03bf03bf
  402080:	03bf0259 	.word	0x03bf0259
  402084:	031e03bf 	.word	0x031e03bf
  402088:	03bf03bf 	.word	0x03bf03bf
  40208c:	03bf03bf 	.word	0x03bf03bf
  402090:	03bf03bf 	.word	0x03bf03bf
  402094:	03bf03bf 	.word	0x03bf03bf
  402098:	03bf03bf 	.word	0x03bf03bf
  40209c:	02db02c6 	.word	0x02db02c6
  4020a0:	03570357 	.word	0x03570357
  4020a4:	028b0357 	.word	0x028b0357
  4020a8:	03bf02db 	.word	0x03bf02db
  4020ac:	029003bf 	.word	0x029003bf
  4020b0:	029d03bf 	.word	0x029d03bf
  4020b4:	02b401cc 	.word	0x02b401cc
  4020b8:	03bf0208 	.word	0x03bf0208
  4020bc:	03bf01e1 	.word	0x03bf01e1
  4020c0:	03bf007e 	.word	0x03bf007e
  4020c4:	020d03bf 	.word	0x020d03bf
  4020c8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4020ca:	930f      	str	r3, [sp, #60]	; 0x3c
  4020cc:	4240      	negs	r0, r0
  4020ce:	900d      	str	r0, [sp, #52]	; 0x34
  4020d0:	f04b 0b04 	orr.w	fp, fp, #4
  4020d4:	f89a 3000 	ldrb.w	r3, [sl]
  4020d8:	e794      	b.n	402004 <_svfprintf_r+0xb0>
  4020da:	aa25      	add	r2, sp, #148	; 0x94
  4020dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4020de:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020e0:	f003 f89c 	bl	40521c <__ssprint_r>
  4020e4:	b940      	cbnz	r0, 4020f8 <_svfprintf_r+0x1a4>
  4020e6:	46c8      	mov	r8, r9
  4020e8:	e779      	b.n	401fde <_svfprintf_r+0x8a>
  4020ea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4020ec:	b123      	cbz	r3, 4020f8 <_svfprintf_r+0x1a4>
  4020ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4020f2:	aa25      	add	r2, sp, #148	; 0x94
  4020f4:	f003 f892 	bl	40521c <__ssprint_r>
  4020f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4020fa:	899b      	ldrh	r3, [r3, #12]
  4020fc:	f013 0f40 	tst.w	r3, #64	; 0x40
  402100:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402102:	bf18      	it	ne
  402104:	f04f 33ff 	movne.w	r3, #4294967295
  402108:	9309      	str	r3, [sp, #36]	; 0x24
  40210a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40210c:	b043      	add	sp, #268	; 0x10c
  40210e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402112:	f01b 0f20 	tst.w	fp, #32
  402116:	9311      	str	r3, [sp, #68]	; 0x44
  402118:	f040 81dd 	bne.w	4024d6 <_svfprintf_r+0x582>
  40211c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40211e:	f01b 0f10 	tst.w	fp, #16
  402122:	4613      	mov	r3, r2
  402124:	f040 856e 	bne.w	402c04 <_svfprintf_r+0xcb0>
  402128:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40212c:	f000 856a 	beq.w	402c04 <_svfprintf_r+0xcb0>
  402130:	8814      	ldrh	r4, [r2, #0]
  402132:	3204      	adds	r2, #4
  402134:	2500      	movs	r5, #0
  402136:	2301      	movs	r3, #1
  402138:	920f      	str	r2, [sp, #60]	; 0x3c
  40213a:	2700      	movs	r7, #0
  40213c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402140:	990a      	ldr	r1, [sp, #40]	; 0x28
  402142:	1c4a      	adds	r2, r1, #1
  402144:	f000 8265 	beq.w	402612 <_svfprintf_r+0x6be>
  402148:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  40214c:	9207      	str	r2, [sp, #28]
  40214e:	ea54 0205 	orrs.w	r2, r4, r5
  402152:	f040 8264 	bne.w	40261e <_svfprintf_r+0x6ca>
  402156:	2900      	cmp	r1, #0
  402158:	f040 843c 	bne.w	4029d4 <_svfprintf_r+0xa80>
  40215c:	2b00      	cmp	r3, #0
  40215e:	f040 84d7 	bne.w	402b10 <_svfprintf_r+0xbbc>
  402162:	f01b 0301 	ands.w	r3, fp, #1
  402166:	930e      	str	r3, [sp, #56]	; 0x38
  402168:	f000 8604 	beq.w	402d74 <_svfprintf_r+0xe20>
  40216c:	ae42      	add	r6, sp, #264	; 0x108
  40216e:	2330      	movs	r3, #48	; 0x30
  402170:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402176:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402178:	4293      	cmp	r3, r2
  40217a:	bfb8      	it	lt
  40217c:	4613      	movlt	r3, r2
  40217e:	9308      	str	r3, [sp, #32]
  402180:	2300      	movs	r3, #0
  402182:	9312      	str	r3, [sp, #72]	; 0x48
  402184:	b117      	cbz	r7, 40218c <_svfprintf_r+0x238>
  402186:	9b08      	ldr	r3, [sp, #32]
  402188:	3301      	adds	r3, #1
  40218a:	9308      	str	r3, [sp, #32]
  40218c:	9b07      	ldr	r3, [sp, #28]
  40218e:	f013 0302 	ands.w	r3, r3, #2
  402192:	9310      	str	r3, [sp, #64]	; 0x40
  402194:	d002      	beq.n	40219c <_svfprintf_r+0x248>
  402196:	9b08      	ldr	r3, [sp, #32]
  402198:	3302      	adds	r3, #2
  40219a:	9308      	str	r3, [sp, #32]
  40219c:	9b07      	ldr	r3, [sp, #28]
  40219e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4021a2:	f040 830e 	bne.w	4027c2 <_svfprintf_r+0x86e>
  4021a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4021a8:	9a08      	ldr	r2, [sp, #32]
  4021aa:	eba3 0b02 	sub.w	fp, r3, r2
  4021ae:	f1bb 0f00 	cmp.w	fp, #0
  4021b2:	f340 8306 	ble.w	4027c2 <_svfprintf_r+0x86e>
  4021b6:	f1bb 0f10 	cmp.w	fp, #16
  4021ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021bc:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4021be:	dd29      	ble.n	402214 <_svfprintf_r+0x2c0>
  4021c0:	4643      	mov	r3, r8
  4021c2:	4621      	mov	r1, r4
  4021c4:	46a8      	mov	r8, r5
  4021c6:	2710      	movs	r7, #16
  4021c8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4021ca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4021cc:	e006      	b.n	4021dc <_svfprintf_r+0x288>
  4021ce:	f1ab 0b10 	sub.w	fp, fp, #16
  4021d2:	f1bb 0f10 	cmp.w	fp, #16
  4021d6:	f103 0308 	add.w	r3, r3, #8
  4021da:	dd18      	ble.n	40220e <_svfprintf_r+0x2ba>
  4021dc:	3201      	adds	r2, #1
  4021de:	48b7      	ldr	r0, [pc, #732]	; (4024bc <_svfprintf_r+0x568>)
  4021e0:	9226      	str	r2, [sp, #152]	; 0x98
  4021e2:	3110      	adds	r1, #16
  4021e4:	2a07      	cmp	r2, #7
  4021e6:	9127      	str	r1, [sp, #156]	; 0x9c
  4021e8:	e883 0081 	stmia.w	r3, {r0, r7}
  4021ec:	ddef      	ble.n	4021ce <_svfprintf_r+0x27a>
  4021ee:	aa25      	add	r2, sp, #148	; 0x94
  4021f0:	4629      	mov	r1, r5
  4021f2:	4620      	mov	r0, r4
  4021f4:	f003 f812 	bl	40521c <__ssprint_r>
  4021f8:	2800      	cmp	r0, #0
  4021fa:	f47f af7d 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  4021fe:	f1ab 0b10 	sub.w	fp, fp, #16
  402202:	f1bb 0f10 	cmp.w	fp, #16
  402206:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402208:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40220a:	464b      	mov	r3, r9
  40220c:	dce6      	bgt.n	4021dc <_svfprintf_r+0x288>
  40220e:	4645      	mov	r5, r8
  402210:	460c      	mov	r4, r1
  402212:	4698      	mov	r8, r3
  402214:	3201      	adds	r2, #1
  402216:	4ba9      	ldr	r3, [pc, #676]	; (4024bc <_svfprintf_r+0x568>)
  402218:	9226      	str	r2, [sp, #152]	; 0x98
  40221a:	445c      	add	r4, fp
  40221c:	2a07      	cmp	r2, #7
  40221e:	9427      	str	r4, [sp, #156]	; 0x9c
  402220:	e888 0808 	stmia.w	r8, {r3, fp}
  402224:	f300 8498 	bgt.w	402b58 <_svfprintf_r+0xc04>
  402228:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40222c:	f108 0808 	add.w	r8, r8, #8
  402230:	b177      	cbz	r7, 402250 <_svfprintf_r+0x2fc>
  402232:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402234:	3301      	adds	r3, #1
  402236:	3401      	adds	r4, #1
  402238:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  40223c:	2201      	movs	r2, #1
  40223e:	2b07      	cmp	r3, #7
  402240:	9427      	str	r4, [sp, #156]	; 0x9c
  402242:	9326      	str	r3, [sp, #152]	; 0x98
  402244:	e888 0006 	stmia.w	r8, {r1, r2}
  402248:	f300 83db 	bgt.w	402a02 <_svfprintf_r+0xaae>
  40224c:	f108 0808 	add.w	r8, r8, #8
  402250:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402252:	b16b      	cbz	r3, 402270 <_svfprintf_r+0x31c>
  402254:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402256:	3301      	adds	r3, #1
  402258:	3402      	adds	r4, #2
  40225a:	a91e      	add	r1, sp, #120	; 0x78
  40225c:	2202      	movs	r2, #2
  40225e:	2b07      	cmp	r3, #7
  402260:	9427      	str	r4, [sp, #156]	; 0x9c
  402262:	9326      	str	r3, [sp, #152]	; 0x98
  402264:	e888 0006 	stmia.w	r8, {r1, r2}
  402268:	f300 83d6 	bgt.w	402a18 <_svfprintf_r+0xac4>
  40226c:	f108 0808 	add.w	r8, r8, #8
  402270:	2d80      	cmp	r5, #128	; 0x80
  402272:	f000 8315 	beq.w	4028a0 <_svfprintf_r+0x94c>
  402276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402278:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40227a:	1a9f      	subs	r7, r3, r2
  40227c:	2f00      	cmp	r7, #0
  40227e:	dd36      	ble.n	4022ee <_svfprintf_r+0x39a>
  402280:	2f10      	cmp	r7, #16
  402282:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402284:	4d8e      	ldr	r5, [pc, #568]	; (4024c0 <_svfprintf_r+0x56c>)
  402286:	dd27      	ble.n	4022d8 <_svfprintf_r+0x384>
  402288:	4642      	mov	r2, r8
  40228a:	4621      	mov	r1, r4
  40228c:	46b0      	mov	r8, r6
  40228e:	f04f 0b10 	mov.w	fp, #16
  402292:	462e      	mov	r6, r5
  402294:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402296:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402298:	e004      	b.n	4022a4 <_svfprintf_r+0x350>
  40229a:	3f10      	subs	r7, #16
  40229c:	2f10      	cmp	r7, #16
  40229e:	f102 0208 	add.w	r2, r2, #8
  4022a2:	dd15      	ble.n	4022d0 <_svfprintf_r+0x37c>
  4022a4:	3301      	adds	r3, #1
  4022a6:	3110      	adds	r1, #16
  4022a8:	2b07      	cmp	r3, #7
  4022aa:	9127      	str	r1, [sp, #156]	; 0x9c
  4022ac:	9326      	str	r3, [sp, #152]	; 0x98
  4022ae:	e882 0840 	stmia.w	r2, {r6, fp}
  4022b2:	ddf2      	ble.n	40229a <_svfprintf_r+0x346>
  4022b4:	aa25      	add	r2, sp, #148	; 0x94
  4022b6:	4629      	mov	r1, r5
  4022b8:	4620      	mov	r0, r4
  4022ba:	f002 ffaf 	bl	40521c <__ssprint_r>
  4022be:	2800      	cmp	r0, #0
  4022c0:	f47f af1a 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  4022c4:	3f10      	subs	r7, #16
  4022c6:	2f10      	cmp	r7, #16
  4022c8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4022ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022cc:	464a      	mov	r2, r9
  4022ce:	dce9      	bgt.n	4022a4 <_svfprintf_r+0x350>
  4022d0:	4635      	mov	r5, r6
  4022d2:	460c      	mov	r4, r1
  4022d4:	4646      	mov	r6, r8
  4022d6:	4690      	mov	r8, r2
  4022d8:	3301      	adds	r3, #1
  4022da:	443c      	add	r4, r7
  4022dc:	2b07      	cmp	r3, #7
  4022de:	9427      	str	r4, [sp, #156]	; 0x9c
  4022e0:	9326      	str	r3, [sp, #152]	; 0x98
  4022e2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4022e6:	f300 8381 	bgt.w	4029ec <_svfprintf_r+0xa98>
  4022ea:	f108 0808 	add.w	r8, r8, #8
  4022ee:	9b07      	ldr	r3, [sp, #28]
  4022f0:	05df      	lsls	r7, r3, #23
  4022f2:	f100 8268 	bmi.w	4027c6 <_svfprintf_r+0x872>
  4022f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022f8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4022fa:	f8c8 6000 	str.w	r6, [r8]
  4022fe:	3301      	adds	r3, #1
  402300:	440c      	add	r4, r1
  402302:	2b07      	cmp	r3, #7
  402304:	9427      	str	r4, [sp, #156]	; 0x9c
  402306:	f8c8 1004 	str.w	r1, [r8, #4]
  40230a:	9326      	str	r3, [sp, #152]	; 0x98
  40230c:	f300 834d 	bgt.w	4029aa <_svfprintf_r+0xa56>
  402310:	f108 0808 	add.w	r8, r8, #8
  402314:	9b07      	ldr	r3, [sp, #28]
  402316:	075b      	lsls	r3, r3, #29
  402318:	d53a      	bpl.n	402390 <_svfprintf_r+0x43c>
  40231a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40231c:	9a08      	ldr	r2, [sp, #32]
  40231e:	1a9d      	subs	r5, r3, r2
  402320:	2d00      	cmp	r5, #0
  402322:	dd35      	ble.n	402390 <_svfprintf_r+0x43c>
  402324:	2d10      	cmp	r5, #16
  402326:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402328:	dd20      	ble.n	40236c <_svfprintf_r+0x418>
  40232a:	2610      	movs	r6, #16
  40232c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40232e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402332:	e004      	b.n	40233e <_svfprintf_r+0x3ea>
  402334:	3d10      	subs	r5, #16
  402336:	2d10      	cmp	r5, #16
  402338:	f108 0808 	add.w	r8, r8, #8
  40233c:	dd16      	ble.n	40236c <_svfprintf_r+0x418>
  40233e:	3301      	adds	r3, #1
  402340:	4a5e      	ldr	r2, [pc, #376]	; (4024bc <_svfprintf_r+0x568>)
  402342:	9326      	str	r3, [sp, #152]	; 0x98
  402344:	3410      	adds	r4, #16
  402346:	2b07      	cmp	r3, #7
  402348:	9427      	str	r4, [sp, #156]	; 0x9c
  40234a:	e888 0044 	stmia.w	r8, {r2, r6}
  40234e:	ddf1      	ble.n	402334 <_svfprintf_r+0x3e0>
  402350:	aa25      	add	r2, sp, #148	; 0x94
  402352:	4659      	mov	r1, fp
  402354:	4638      	mov	r0, r7
  402356:	f002 ff61 	bl	40521c <__ssprint_r>
  40235a:	2800      	cmp	r0, #0
  40235c:	f47f aecc 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402360:	3d10      	subs	r5, #16
  402362:	2d10      	cmp	r5, #16
  402364:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402366:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402368:	46c8      	mov	r8, r9
  40236a:	dce8      	bgt.n	40233e <_svfprintf_r+0x3ea>
  40236c:	3301      	adds	r3, #1
  40236e:	4a53      	ldr	r2, [pc, #332]	; (4024bc <_svfprintf_r+0x568>)
  402370:	9326      	str	r3, [sp, #152]	; 0x98
  402372:	442c      	add	r4, r5
  402374:	2b07      	cmp	r3, #7
  402376:	9427      	str	r4, [sp, #156]	; 0x9c
  402378:	e888 0024 	stmia.w	r8, {r2, r5}
  40237c:	dd08      	ble.n	402390 <_svfprintf_r+0x43c>
  40237e:	aa25      	add	r2, sp, #148	; 0x94
  402380:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402382:	980c      	ldr	r0, [sp, #48]	; 0x30
  402384:	f002 ff4a 	bl	40521c <__ssprint_r>
  402388:	2800      	cmp	r0, #0
  40238a:	f47f aeb5 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  40238e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402390:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402392:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402394:	9908      	ldr	r1, [sp, #32]
  402396:	428a      	cmp	r2, r1
  402398:	bfac      	ite	ge
  40239a:	189b      	addge	r3, r3, r2
  40239c:	185b      	addlt	r3, r3, r1
  40239e:	9309      	str	r3, [sp, #36]	; 0x24
  4023a0:	2c00      	cmp	r4, #0
  4023a2:	f040 830d 	bne.w	4029c0 <_svfprintf_r+0xa6c>
  4023a6:	2300      	movs	r3, #0
  4023a8:	9326      	str	r3, [sp, #152]	; 0x98
  4023aa:	46c8      	mov	r8, r9
  4023ac:	e5f9      	b.n	401fa2 <_svfprintf_r+0x4e>
  4023ae:	9311      	str	r3, [sp, #68]	; 0x44
  4023b0:	f01b 0320 	ands.w	r3, fp, #32
  4023b4:	f040 81e3 	bne.w	40277e <_svfprintf_r+0x82a>
  4023b8:	f01b 0210 	ands.w	r2, fp, #16
  4023bc:	f040 842e 	bne.w	402c1c <_svfprintf_r+0xcc8>
  4023c0:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4023c4:	f000 842a 	beq.w	402c1c <_svfprintf_r+0xcc8>
  4023c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4023ca:	4613      	mov	r3, r2
  4023cc:	460a      	mov	r2, r1
  4023ce:	3204      	adds	r2, #4
  4023d0:	880c      	ldrh	r4, [r1, #0]
  4023d2:	920f      	str	r2, [sp, #60]	; 0x3c
  4023d4:	2500      	movs	r5, #0
  4023d6:	e6b0      	b.n	40213a <_svfprintf_r+0x1e6>
  4023d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023da:	9311      	str	r3, [sp, #68]	; 0x44
  4023dc:	6816      	ldr	r6, [r2, #0]
  4023de:	2400      	movs	r4, #0
  4023e0:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4023e4:	1d15      	adds	r5, r2, #4
  4023e6:	2e00      	cmp	r6, #0
  4023e8:	f000 86a7 	beq.w	40313a <_svfprintf_r+0x11e6>
  4023ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4023ee:	1c53      	adds	r3, r2, #1
  4023f0:	f000 8609 	beq.w	403006 <_svfprintf_r+0x10b2>
  4023f4:	4621      	mov	r1, r4
  4023f6:	4630      	mov	r0, r6
  4023f8:	f002 fa8a 	bl	404910 <memchr>
  4023fc:	2800      	cmp	r0, #0
  4023fe:	f000 86e1 	beq.w	4031c4 <_svfprintf_r+0x1270>
  402402:	1b83      	subs	r3, r0, r6
  402404:	930e      	str	r3, [sp, #56]	; 0x38
  402406:	940a      	str	r4, [sp, #40]	; 0x28
  402408:	950f      	str	r5, [sp, #60]	; 0x3c
  40240a:	f8cd b01c 	str.w	fp, [sp, #28]
  40240e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402412:	9308      	str	r3, [sp, #32]
  402414:	9412      	str	r4, [sp, #72]	; 0x48
  402416:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40241a:	e6b3      	b.n	402184 <_svfprintf_r+0x230>
  40241c:	f89a 3000 	ldrb.w	r3, [sl]
  402420:	2201      	movs	r2, #1
  402422:	212b      	movs	r1, #43	; 0x2b
  402424:	e5ee      	b.n	402004 <_svfprintf_r+0xb0>
  402426:	f04b 0b20 	orr.w	fp, fp, #32
  40242a:	f89a 3000 	ldrb.w	r3, [sl]
  40242e:	e5e9      	b.n	402004 <_svfprintf_r+0xb0>
  402430:	9311      	str	r3, [sp, #68]	; 0x44
  402432:	2a00      	cmp	r2, #0
  402434:	f040 8795 	bne.w	403362 <_svfprintf_r+0x140e>
  402438:	4b22      	ldr	r3, [pc, #136]	; (4024c4 <_svfprintf_r+0x570>)
  40243a:	9318      	str	r3, [sp, #96]	; 0x60
  40243c:	f01b 0f20 	tst.w	fp, #32
  402440:	f040 8111 	bne.w	402666 <_svfprintf_r+0x712>
  402444:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402446:	f01b 0f10 	tst.w	fp, #16
  40244a:	4613      	mov	r3, r2
  40244c:	f040 83e1 	bne.w	402c12 <_svfprintf_r+0xcbe>
  402450:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402454:	f000 83dd 	beq.w	402c12 <_svfprintf_r+0xcbe>
  402458:	3304      	adds	r3, #4
  40245a:	8814      	ldrh	r4, [r2, #0]
  40245c:	930f      	str	r3, [sp, #60]	; 0x3c
  40245e:	2500      	movs	r5, #0
  402460:	f01b 0f01 	tst.w	fp, #1
  402464:	f000 810c 	beq.w	402680 <_svfprintf_r+0x72c>
  402468:	ea54 0305 	orrs.w	r3, r4, r5
  40246c:	f000 8108 	beq.w	402680 <_svfprintf_r+0x72c>
  402470:	2330      	movs	r3, #48	; 0x30
  402472:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402476:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40247a:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40247e:	f04b 0b02 	orr.w	fp, fp, #2
  402482:	2302      	movs	r3, #2
  402484:	e659      	b.n	40213a <_svfprintf_r+0x1e6>
  402486:	f89a 3000 	ldrb.w	r3, [sl]
  40248a:	2900      	cmp	r1, #0
  40248c:	f47f adba 	bne.w	402004 <_svfprintf_r+0xb0>
  402490:	2201      	movs	r2, #1
  402492:	2120      	movs	r1, #32
  402494:	e5b6      	b.n	402004 <_svfprintf_r+0xb0>
  402496:	f04b 0b01 	orr.w	fp, fp, #1
  40249a:	f89a 3000 	ldrb.w	r3, [sl]
  40249e:	e5b1      	b.n	402004 <_svfprintf_r+0xb0>
  4024a0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4024a2:	6823      	ldr	r3, [r4, #0]
  4024a4:	930d      	str	r3, [sp, #52]	; 0x34
  4024a6:	4618      	mov	r0, r3
  4024a8:	2800      	cmp	r0, #0
  4024aa:	4623      	mov	r3, r4
  4024ac:	f103 0304 	add.w	r3, r3, #4
  4024b0:	f6ff ae0a 	blt.w	4020c8 <_svfprintf_r+0x174>
  4024b4:	930f      	str	r3, [sp, #60]	; 0x3c
  4024b6:	f89a 3000 	ldrb.w	r3, [sl]
  4024ba:	e5a3      	b.n	402004 <_svfprintf_r+0xb0>
  4024bc:	00406930 	.word	0x00406930
  4024c0:	00406940 	.word	0x00406940
  4024c4:	00406910 	.word	0x00406910
  4024c8:	f04b 0b10 	orr.w	fp, fp, #16
  4024cc:	f01b 0f20 	tst.w	fp, #32
  4024d0:	9311      	str	r3, [sp, #68]	; 0x44
  4024d2:	f43f ae23 	beq.w	40211c <_svfprintf_r+0x1c8>
  4024d6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4024d8:	3507      	adds	r5, #7
  4024da:	f025 0307 	bic.w	r3, r5, #7
  4024de:	f103 0208 	add.w	r2, r3, #8
  4024e2:	e9d3 4500 	ldrd	r4, r5, [r3]
  4024e6:	920f      	str	r2, [sp, #60]	; 0x3c
  4024e8:	2301      	movs	r3, #1
  4024ea:	e626      	b.n	40213a <_svfprintf_r+0x1e6>
  4024ec:	f89a 3000 	ldrb.w	r3, [sl]
  4024f0:	2b2a      	cmp	r3, #42	; 0x2a
  4024f2:	f10a 0401 	add.w	r4, sl, #1
  4024f6:	f000 8727 	beq.w	403348 <_svfprintf_r+0x13f4>
  4024fa:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4024fe:	2809      	cmp	r0, #9
  402500:	46a2      	mov	sl, r4
  402502:	f200 86ad 	bhi.w	403260 <_svfprintf_r+0x130c>
  402506:	2300      	movs	r3, #0
  402508:	461c      	mov	r4, r3
  40250a:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40250e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402512:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402516:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40251a:	2809      	cmp	r0, #9
  40251c:	d9f5      	bls.n	40250a <_svfprintf_r+0x5b6>
  40251e:	940a      	str	r4, [sp, #40]	; 0x28
  402520:	e572      	b.n	402008 <_svfprintf_r+0xb4>
  402522:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402526:	f89a 3000 	ldrb.w	r3, [sl]
  40252a:	e56b      	b.n	402004 <_svfprintf_r+0xb0>
  40252c:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402530:	f89a 3000 	ldrb.w	r3, [sl]
  402534:	e566      	b.n	402004 <_svfprintf_r+0xb0>
  402536:	f89a 3000 	ldrb.w	r3, [sl]
  40253a:	2b6c      	cmp	r3, #108	; 0x6c
  40253c:	bf03      	ittte	eq
  40253e:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402542:	f04b 0b20 	orreq.w	fp, fp, #32
  402546:	f10a 0a01 	addeq.w	sl, sl, #1
  40254a:	f04b 0b10 	orrne.w	fp, fp, #16
  40254e:	e559      	b.n	402004 <_svfprintf_r+0xb0>
  402550:	2a00      	cmp	r2, #0
  402552:	f040 8711 	bne.w	403378 <_svfprintf_r+0x1424>
  402556:	f01b 0f20 	tst.w	fp, #32
  40255a:	f040 84f9 	bne.w	402f50 <_svfprintf_r+0xffc>
  40255e:	f01b 0f10 	tst.w	fp, #16
  402562:	f040 84ac 	bne.w	402ebe <_svfprintf_r+0xf6a>
  402566:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40256a:	f000 84a8 	beq.w	402ebe <_svfprintf_r+0xf6a>
  40256e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402570:	6813      	ldr	r3, [r2, #0]
  402572:	3204      	adds	r2, #4
  402574:	920f      	str	r2, [sp, #60]	; 0x3c
  402576:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  40257a:	801a      	strh	r2, [r3, #0]
  40257c:	e511      	b.n	401fa2 <_svfprintf_r+0x4e>
  40257e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402580:	4bb3      	ldr	r3, [pc, #716]	; (402850 <_svfprintf_r+0x8fc>)
  402582:	680c      	ldr	r4, [r1, #0]
  402584:	9318      	str	r3, [sp, #96]	; 0x60
  402586:	2230      	movs	r2, #48	; 0x30
  402588:	2378      	movs	r3, #120	; 0x78
  40258a:	3104      	adds	r1, #4
  40258c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402590:	9311      	str	r3, [sp, #68]	; 0x44
  402592:	f04b 0b02 	orr.w	fp, fp, #2
  402596:	910f      	str	r1, [sp, #60]	; 0x3c
  402598:	2500      	movs	r5, #0
  40259a:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40259e:	2302      	movs	r3, #2
  4025a0:	e5cb      	b.n	40213a <_svfprintf_r+0x1e6>
  4025a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4025a4:	9311      	str	r3, [sp, #68]	; 0x44
  4025a6:	680a      	ldr	r2, [r1, #0]
  4025a8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4025ac:	2300      	movs	r3, #0
  4025ae:	460a      	mov	r2, r1
  4025b0:	461f      	mov	r7, r3
  4025b2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4025b6:	3204      	adds	r2, #4
  4025b8:	2301      	movs	r3, #1
  4025ba:	9308      	str	r3, [sp, #32]
  4025bc:	f8cd b01c 	str.w	fp, [sp, #28]
  4025c0:	970a      	str	r7, [sp, #40]	; 0x28
  4025c2:	9712      	str	r7, [sp, #72]	; 0x48
  4025c4:	920f      	str	r2, [sp, #60]	; 0x3c
  4025c6:	930e      	str	r3, [sp, #56]	; 0x38
  4025c8:	ae28      	add	r6, sp, #160	; 0xa0
  4025ca:	e5df      	b.n	40218c <_svfprintf_r+0x238>
  4025cc:	9311      	str	r3, [sp, #68]	; 0x44
  4025ce:	2a00      	cmp	r2, #0
  4025d0:	f040 86ea 	bne.w	4033a8 <_svfprintf_r+0x1454>
  4025d4:	f01b 0f20 	tst.w	fp, #32
  4025d8:	d15d      	bne.n	402696 <_svfprintf_r+0x742>
  4025da:	f01b 0f10 	tst.w	fp, #16
  4025de:	f040 8308 	bne.w	402bf2 <_svfprintf_r+0xc9e>
  4025e2:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4025e6:	f000 8304 	beq.w	402bf2 <_svfprintf_r+0xc9e>
  4025ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4025ec:	f9b1 4000 	ldrsh.w	r4, [r1]
  4025f0:	3104      	adds	r1, #4
  4025f2:	17e5      	asrs	r5, r4, #31
  4025f4:	4622      	mov	r2, r4
  4025f6:	462b      	mov	r3, r5
  4025f8:	910f      	str	r1, [sp, #60]	; 0x3c
  4025fa:	2a00      	cmp	r2, #0
  4025fc:	f173 0300 	sbcs.w	r3, r3, #0
  402600:	db58      	blt.n	4026b4 <_svfprintf_r+0x760>
  402602:	990a      	ldr	r1, [sp, #40]	; 0x28
  402604:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402608:	1c4a      	adds	r2, r1, #1
  40260a:	f04f 0301 	mov.w	r3, #1
  40260e:	f47f ad9b 	bne.w	402148 <_svfprintf_r+0x1f4>
  402612:	ea54 0205 	orrs.w	r2, r4, r5
  402616:	f000 81df 	beq.w	4029d8 <_svfprintf_r+0xa84>
  40261a:	f8cd b01c 	str.w	fp, [sp, #28]
  40261e:	2b01      	cmp	r3, #1
  402620:	f000 827b 	beq.w	402b1a <_svfprintf_r+0xbc6>
  402624:	2b02      	cmp	r3, #2
  402626:	f040 8206 	bne.w	402a36 <_svfprintf_r+0xae2>
  40262a:	9818      	ldr	r0, [sp, #96]	; 0x60
  40262c:	464e      	mov	r6, r9
  40262e:	0923      	lsrs	r3, r4, #4
  402630:	f004 010f 	and.w	r1, r4, #15
  402634:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402638:	092a      	lsrs	r2, r5, #4
  40263a:	461c      	mov	r4, r3
  40263c:	4615      	mov	r5, r2
  40263e:	5c43      	ldrb	r3, [r0, r1]
  402640:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402644:	ea54 0305 	orrs.w	r3, r4, r5
  402648:	d1f1      	bne.n	40262e <_svfprintf_r+0x6da>
  40264a:	eba9 0306 	sub.w	r3, r9, r6
  40264e:	930e      	str	r3, [sp, #56]	; 0x38
  402650:	e590      	b.n	402174 <_svfprintf_r+0x220>
  402652:	9311      	str	r3, [sp, #68]	; 0x44
  402654:	2a00      	cmp	r2, #0
  402656:	f040 86a3 	bne.w	4033a0 <_svfprintf_r+0x144c>
  40265a:	4b7e      	ldr	r3, [pc, #504]	; (402854 <_svfprintf_r+0x900>)
  40265c:	9318      	str	r3, [sp, #96]	; 0x60
  40265e:	f01b 0f20 	tst.w	fp, #32
  402662:	f43f aeef 	beq.w	402444 <_svfprintf_r+0x4f0>
  402666:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402668:	3507      	adds	r5, #7
  40266a:	f025 0307 	bic.w	r3, r5, #7
  40266e:	f103 0208 	add.w	r2, r3, #8
  402672:	f01b 0f01 	tst.w	fp, #1
  402676:	920f      	str	r2, [sp, #60]	; 0x3c
  402678:	e9d3 4500 	ldrd	r4, r5, [r3]
  40267c:	f47f aef4 	bne.w	402468 <_svfprintf_r+0x514>
  402680:	2302      	movs	r3, #2
  402682:	e55a      	b.n	40213a <_svfprintf_r+0x1e6>
  402684:	9311      	str	r3, [sp, #68]	; 0x44
  402686:	2a00      	cmp	r2, #0
  402688:	f040 8686 	bne.w	403398 <_svfprintf_r+0x1444>
  40268c:	f04b 0b10 	orr.w	fp, fp, #16
  402690:	f01b 0f20 	tst.w	fp, #32
  402694:	d0a1      	beq.n	4025da <_svfprintf_r+0x686>
  402696:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402698:	3507      	adds	r5, #7
  40269a:	f025 0507 	bic.w	r5, r5, #7
  40269e:	e9d5 2300 	ldrd	r2, r3, [r5]
  4026a2:	2a00      	cmp	r2, #0
  4026a4:	f105 0108 	add.w	r1, r5, #8
  4026a8:	461d      	mov	r5, r3
  4026aa:	f173 0300 	sbcs.w	r3, r3, #0
  4026ae:	910f      	str	r1, [sp, #60]	; 0x3c
  4026b0:	4614      	mov	r4, r2
  4026b2:	daa6      	bge.n	402602 <_svfprintf_r+0x6ae>
  4026b4:	272d      	movs	r7, #45	; 0x2d
  4026b6:	4264      	negs	r4, r4
  4026b8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4026bc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4026c0:	2301      	movs	r3, #1
  4026c2:	e53d      	b.n	402140 <_svfprintf_r+0x1ec>
  4026c4:	9311      	str	r3, [sp, #68]	; 0x44
  4026c6:	2a00      	cmp	r2, #0
  4026c8:	f040 8662 	bne.w	403390 <_svfprintf_r+0x143c>
  4026cc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4026ce:	3507      	adds	r5, #7
  4026d0:	f025 0307 	bic.w	r3, r5, #7
  4026d4:	f103 0208 	add.w	r2, r3, #8
  4026d8:	920f      	str	r2, [sp, #60]	; 0x3c
  4026da:	681a      	ldr	r2, [r3, #0]
  4026dc:	9215      	str	r2, [sp, #84]	; 0x54
  4026de:	685b      	ldr	r3, [r3, #4]
  4026e0:	9314      	str	r3, [sp, #80]	; 0x50
  4026e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4026e4:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4026e6:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4026ea:	4628      	mov	r0, r5
  4026ec:	4621      	mov	r1, r4
  4026ee:	f04f 32ff 	mov.w	r2, #4294967295
  4026f2:	4b59      	ldr	r3, [pc, #356]	; (402858 <_svfprintf_r+0x904>)
  4026f4:	f003 fa06 	bl	405b04 <__aeabi_dcmpun>
  4026f8:	2800      	cmp	r0, #0
  4026fa:	f040 834a 	bne.w	402d92 <_svfprintf_r+0xe3e>
  4026fe:	4628      	mov	r0, r5
  402700:	4621      	mov	r1, r4
  402702:	f04f 32ff 	mov.w	r2, #4294967295
  402706:	4b54      	ldr	r3, [pc, #336]	; (402858 <_svfprintf_r+0x904>)
  402708:	f7ff fb6a 	bl	401de0 <__aeabi_dcmple>
  40270c:	2800      	cmp	r0, #0
  40270e:	f040 8340 	bne.w	402d92 <_svfprintf_r+0xe3e>
  402712:	a815      	add	r0, sp, #84	; 0x54
  402714:	c80d      	ldmia	r0, {r0, r2, r3}
  402716:	9914      	ldr	r1, [sp, #80]	; 0x50
  402718:	f7ff fb58 	bl	401dcc <__aeabi_dcmplt>
  40271c:	2800      	cmp	r0, #0
  40271e:	f040 8530 	bne.w	403182 <_svfprintf_r+0x122e>
  402722:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402726:	4e4d      	ldr	r6, [pc, #308]	; (40285c <_svfprintf_r+0x908>)
  402728:	4b4d      	ldr	r3, [pc, #308]	; (402860 <_svfprintf_r+0x90c>)
  40272a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40272e:	9007      	str	r0, [sp, #28]
  402730:	9811      	ldr	r0, [sp, #68]	; 0x44
  402732:	2203      	movs	r2, #3
  402734:	2100      	movs	r1, #0
  402736:	9208      	str	r2, [sp, #32]
  402738:	910a      	str	r1, [sp, #40]	; 0x28
  40273a:	2847      	cmp	r0, #71	; 0x47
  40273c:	bfd8      	it	le
  40273e:	461e      	movle	r6, r3
  402740:	920e      	str	r2, [sp, #56]	; 0x38
  402742:	9112      	str	r1, [sp, #72]	; 0x48
  402744:	e51e      	b.n	402184 <_svfprintf_r+0x230>
  402746:	f04b 0b08 	orr.w	fp, fp, #8
  40274a:	f89a 3000 	ldrb.w	r3, [sl]
  40274e:	e459      	b.n	402004 <_svfprintf_r+0xb0>
  402750:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402754:	2300      	movs	r3, #0
  402756:	461c      	mov	r4, r3
  402758:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40275c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402760:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402764:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402768:	2809      	cmp	r0, #9
  40276a:	d9f5      	bls.n	402758 <_svfprintf_r+0x804>
  40276c:	940d      	str	r4, [sp, #52]	; 0x34
  40276e:	e44b      	b.n	402008 <_svfprintf_r+0xb4>
  402770:	f04b 0b10 	orr.w	fp, fp, #16
  402774:	9311      	str	r3, [sp, #68]	; 0x44
  402776:	f01b 0320 	ands.w	r3, fp, #32
  40277a:	f43f ae1d 	beq.w	4023b8 <_svfprintf_r+0x464>
  40277e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402780:	3507      	adds	r5, #7
  402782:	f025 0307 	bic.w	r3, r5, #7
  402786:	f103 0208 	add.w	r2, r3, #8
  40278a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40278e:	920f      	str	r2, [sp, #60]	; 0x3c
  402790:	2300      	movs	r3, #0
  402792:	e4d2      	b.n	40213a <_svfprintf_r+0x1e6>
  402794:	9311      	str	r3, [sp, #68]	; 0x44
  402796:	2a00      	cmp	r2, #0
  402798:	f040 85e7 	bne.w	40336a <_svfprintf_r+0x1416>
  40279c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40279e:	2a00      	cmp	r2, #0
  4027a0:	f43f aca3 	beq.w	4020ea <_svfprintf_r+0x196>
  4027a4:	2300      	movs	r3, #0
  4027a6:	2101      	movs	r1, #1
  4027a8:	461f      	mov	r7, r3
  4027aa:	9108      	str	r1, [sp, #32]
  4027ac:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4027b0:	f8cd b01c 	str.w	fp, [sp, #28]
  4027b4:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4027b8:	930a      	str	r3, [sp, #40]	; 0x28
  4027ba:	9312      	str	r3, [sp, #72]	; 0x48
  4027bc:	910e      	str	r1, [sp, #56]	; 0x38
  4027be:	ae28      	add	r6, sp, #160	; 0xa0
  4027c0:	e4e4      	b.n	40218c <_svfprintf_r+0x238>
  4027c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027c4:	e534      	b.n	402230 <_svfprintf_r+0x2dc>
  4027c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4027c8:	2b65      	cmp	r3, #101	; 0x65
  4027ca:	f340 80a7 	ble.w	40291c <_svfprintf_r+0x9c8>
  4027ce:	a815      	add	r0, sp, #84	; 0x54
  4027d0:	c80d      	ldmia	r0, {r0, r2, r3}
  4027d2:	9914      	ldr	r1, [sp, #80]	; 0x50
  4027d4:	f7ff faf0 	bl	401db8 <__aeabi_dcmpeq>
  4027d8:	2800      	cmp	r0, #0
  4027da:	f000 8150 	beq.w	402a7e <_svfprintf_r+0xb2a>
  4027de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027e0:	4a20      	ldr	r2, [pc, #128]	; (402864 <_svfprintf_r+0x910>)
  4027e2:	f8c8 2000 	str.w	r2, [r8]
  4027e6:	3301      	adds	r3, #1
  4027e8:	3401      	adds	r4, #1
  4027ea:	2201      	movs	r2, #1
  4027ec:	2b07      	cmp	r3, #7
  4027ee:	9427      	str	r4, [sp, #156]	; 0x9c
  4027f0:	9326      	str	r3, [sp, #152]	; 0x98
  4027f2:	f8c8 2004 	str.w	r2, [r8, #4]
  4027f6:	f300 836a 	bgt.w	402ece <_svfprintf_r+0xf7a>
  4027fa:	f108 0808 	add.w	r8, r8, #8
  4027fe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402800:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402802:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402804:	4293      	cmp	r3, r2
  402806:	db03      	blt.n	402810 <_svfprintf_r+0x8bc>
  402808:	9b07      	ldr	r3, [sp, #28]
  40280a:	07dd      	lsls	r5, r3, #31
  40280c:	f57f ad82 	bpl.w	402314 <_svfprintf_r+0x3c0>
  402810:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402812:	9919      	ldr	r1, [sp, #100]	; 0x64
  402814:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402816:	f8c8 2000 	str.w	r2, [r8]
  40281a:	3301      	adds	r3, #1
  40281c:	440c      	add	r4, r1
  40281e:	2b07      	cmp	r3, #7
  402820:	f8c8 1004 	str.w	r1, [r8, #4]
  402824:	9427      	str	r4, [sp, #156]	; 0x9c
  402826:	9326      	str	r3, [sp, #152]	; 0x98
  402828:	f300 839e 	bgt.w	402f68 <_svfprintf_r+0x1014>
  40282c:	f108 0808 	add.w	r8, r8, #8
  402830:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402832:	1e5e      	subs	r6, r3, #1
  402834:	2e00      	cmp	r6, #0
  402836:	f77f ad6d 	ble.w	402314 <_svfprintf_r+0x3c0>
  40283a:	2e10      	cmp	r6, #16
  40283c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40283e:	4d0a      	ldr	r5, [pc, #40]	; (402868 <_svfprintf_r+0x914>)
  402840:	f340 81f5 	ble.w	402c2e <_svfprintf_r+0xcda>
  402844:	4622      	mov	r2, r4
  402846:	2710      	movs	r7, #16
  402848:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40284c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40284e:	e013      	b.n	402878 <_svfprintf_r+0x924>
  402850:	00406910 	.word	0x00406910
  402854:	004068fc 	.word	0x004068fc
  402858:	7fefffff 	.word	0x7fefffff
  40285c:	004068f0 	.word	0x004068f0
  402860:	004068ec 	.word	0x004068ec
  402864:	0040692c 	.word	0x0040692c
  402868:	00406940 	.word	0x00406940
  40286c:	f108 0808 	add.w	r8, r8, #8
  402870:	3e10      	subs	r6, #16
  402872:	2e10      	cmp	r6, #16
  402874:	f340 81da 	ble.w	402c2c <_svfprintf_r+0xcd8>
  402878:	3301      	adds	r3, #1
  40287a:	3210      	adds	r2, #16
  40287c:	2b07      	cmp	r3, #7
  40287e:	9227      	str	r2, [sp, #156]	; 0x9c
  402880:	9326      	str	r3, [sp, #152]	; 0x98
  402882:	e888 00a0 	stmia.w	r8, {r5, r7}
  402886:	ddf1      	ble.n	40286c <_svfprintf_r+0x918>
  402888:	aa25      	add	r2, sp, #148	; 0x94
  40288a:	4621      	mov	r1, r4
  40288c:	4658      	mov	r0, fp
  40288e:	f002 fcc5 	bl	40521c <__ssprint_r>
  402892:	2800      	cmp	r0, #0
  402894:	f47f ac30 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402898:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40289a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40289c:	46c8      	mov	r8, r9
  40289e:	e7e7      	b.n	402870 <_svfprintf_r+0x91c>
  4028a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4028a2:	9a08      	ldr	r2, [sp, #32]
  4028a4:	1a9f      	subs	r7, r3, r2
  4028a6:	2f00      	cmp	r7, #0
  4028a8:	f77f ace5 	ble.w	402276 <_svfprintf_r+0x322>
  4028ac:	2f10      	cmp	r7, #16
  4028ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028b0:	4db6      	ldr	r5, [pc, #728]	; (402b8c <_svfprintf_r+0xc38>)
  4028b2:	dd27      	ble.n	402904 <_svfprintf_r+0x9b0>
  4028b4:	4642      	mov	r2, r8
  4028b6:	4621      	mov	r1, r4
  4028b8:	46b0      	mov	r8, r6
  4028ba:	f04f 0b10 	mov.w	fp, #16
  4028be:	462e      	mov	r6, r5
  4028c0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4028c2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4028c4:	e004      	b.n	4028d0 <_svfprintf_r+0x97c>
  4028c6:	3f10      	subs	r7, #16
  4028c8:	2f10      	cmp	r7, #16
  4028ca:	f102 0208 	add.w	r2, r2, #8
  4028ce:	dd15      	ble.n	4028fc <_svfprintf_r+0x9a8>
  4028d0:	3301      	adds	r3, #1
  4028d2:	3110      	adds	r1, #16
  4028d4:	2b07      	cmp	r3, #7
  4028d6:	9127      	str	r1, [sp, #156]	; 0x9c
  4028d8:	9326      	str	r3, [sp, #152]	; 0x98
  4028da:	e882 0840 	stmia.w	r2, {r6, fp}
  4028de:	ddf2      	ble.n	4028c6 <_svfprintf_r+0x972>
  4028e0:	aa25      	add	r2, sp, #148	; 0x94
  4028e2:	4629      	mov	r1, r5
  4028e4:	4620      	mov	r0, r4
  4028e6:	f002 fc99 	bl	40521c <__ssprint_r>
  4028ea:	2800      	cmp	r0, #0
  4028ec:	f47f ac04 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  4028f0:	3f10      	subs	r7, #16
  4028f2:	2f10      	cmp	r7, #16
  4028f4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4028f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028f8:	464a      	mov	r2, r9
  4028fa:	dce9      	bgt.n	4028d0 <_svfprintf_r+0x97c>
  4028fc:	4635      	mov	r5, r6
  4028fe:	460c      	mov	r4, r1
  402900:	4646      	mov	r6, r8
  402902:	4690      	mov	r8, r2
  402904:	3301      	adds	r3, #1
  402906:	443c      	add	r4, r7
  402908:	2b07      	cmp	r3, #7
  40290a:	9427      	str	r4, [sp, #156]	; 0x9c
  40290c:	9326      	str	r3, [sp, #152]	; 0x98
  40290e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402912:	f300 8232 	bgt.w	402d7a <_svfprintf_r+0xe26>
  402916:	f108 0808 	add.w	r8, r8, #8
  40291a:	e4ac      	b.n	402276 <_svfprintf_r+0x322>
  40291c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40291e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402920:	2b01      	cmp	r3, #1
  402922:	f340 81fe 	ble.w	402d22 <_svfprintf_r+0xdce>
  402926:	3701      	adds	r7, #1
  402928:	3401      	adds	r4, #1
  40292a:	2301      	movs	r3, #1
  40292c:	2f07      	cmp	r7, #7
  40292e:	9427      	str	r4, [sp, #156]	; 0x9c
  402930:	9726      	str	r7, [sp, #152]	; 0x98
  402932:	f8c8 6000 	str.w	r6, [r8]
  402936:	f8c8 3004 	str.w	r3, [r8, #4]
  40293a:	f300 8203 	bgt.w	402d44 <_svfprintf_r+0xdf0>
  40293e:	f108 0808 	add.w	r8, r8, #8
  402942:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402944:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402946:	f8c8 3000 	str.w	r3, [r8]
  40294a:	3701      	adds	r7, #1
  40294c:	4414      	add	r4, r2
  40294e:	2f07      	cmp	r7, #7
  402950:	9427      	str	r4, [sp, #156]	; 0x9c
  402952:	9726      	str	r7, [sp, #152]	; 0x98
  402954:	f8c8 2004 	str.w	r2, [r8, #4]
  402958:	f300 8200 	bgt.w	402d5c <_svfprintf_r+0xe08>
  40295c:	f108 0808 	add.w	r8, r8, #8
  402960:	a815      	add	r0, sp, #84	; 0x54
  402962:	c80d      	ldmia	r0, {r0, r2, r3}
  402964:	9914      	ldr	r1, [sp, #80]	; 0x50
  402966:	f7ff fa27 	bl	401db8 <__aeabi_dcmpeq>
  40296a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40296c:	2800      	cmp	r0, #0
  40296e:	f040 8101 	bne.w	402b74 <_svfprintf_r+0xc20>
  402972:	3b01      	subs	r3, #1
  402974:	3701      	adds	r7, #1
  402976:	3601      	adds	r6, #1
  402978:	441c      	add	r4, r3
  40297a:	2f07      	cmp	r7, #7
  40297c:	9726      	str	r7, [sp, #152]	; 0x98
  40297e:	9427      	str	r4, [sp, #156]	; 0x9c
  402980:	f8c8 6000 	str.w	r6, [r8]
  402984:	f8c8 3004 	str.w	r3, [r8, #4]
  402988:	f300 8127 	bgt.w	402bda <_svfprintf_r+0xc86>
  40298c:	f108 0808 	add.w	r8, r8, #8
  402990:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402992:	f8c8 2004 	str.w	r2, [r8, #4]
  402996:	3701      	adds	r7, #1
  402998:	4414      	add	r4, r2
  40299a:	ab21      	add	r3, sp, #132	; 0x84
  40299c:	2f07      	cmp	r7, #7
  40299e:	9427      	str	r4, [sp, #156]	; 0x9c
  4029a0:	9726      	str	r7, [sp, #152]	; 0x98
  4029a2:	f8c8 3000 	str.w	r3, [r8]
  4029a6:	f77f acb3 	ble.w	402310 <_svfprintf_r+0x3bc>
  4029aa:	aa25      	add	r2, sp, #148	; 0x94
  4029ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029b0:	f002 fc34 	bl	40521c <__ssprint_r>
  4029b4:	2800      	cmp	r0, #0
  4029b6:	f47f ab9f 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  4029ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029bc:	46c8      	mov	r8, r9
  4029be:	e4a9      	b.n	402314 <_svfprintf_r+0x3c0>
  4029c0:	aa25      	add	r2, sp, #148	; 0x94
  4029c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029c4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029c6:	f002 fc29 	bl	40521c <__ssprint_r>
  4029ca:	2800      	cmp	r0, #0
  4029cc:	f43f aceb 	beq.w	4023a6 <_svfprintf_r+0x452>
  4029d0:	f7ff bb92 	b.w	4020f8 <_svfprintf_r+0x1a4>
  4029d4:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4029d8:	2b01      	cmp	r3, #1
  4029da:	f000 8134 	beq.w	402c46 <_svfprintf_r+0xcf2>
  4029de:	2b02      	cmp	r3, #2
  4029e0:	d125      	bne.n	402a2e <_svfprintf_r+0xada>
  4029e2:	f8cd b01c 	str.w	fp, [sp, #28]
  4029e6:	2400      	movs	r4, #0
  4029e8:	2500      	movs	r5, #0
  4029ea:	e61e      	b.n	40262a <_svfprintf_r+0x6d6>
  4029ec:	aa25      	add	r2, sp, #148	; 0x94
  4029ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029f0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029f2:	f002 fc13 	bl	40521c <__ssprint_r>
  4029f6:	2800      	cmp	r0, #0
  4029f8:	f47f ab7e 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  4029fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029fe:	46c8      	mov	r8, r9
  402a00:	e475      	b.n	4022ee <_svfprintf_r+0x39a>
  402a02:	aa25      	add	r2, sp, #148	; 0x94
  402a04:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a06:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a08:	f002 fc08 	bl	40521c <__ssprint_r>
  402a0c:	2800      	cmp	r0, #0
  402a0e:	f47f ab73 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402a12:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a14:	46c8      	mov	r8, r9
  402a16:	e41b      	b.n	402250 <_svfprintf_r+0x2fc>
  402a18:	aa25      	add	r2, sp, #148	; 0x94
  402a1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a1e:	f002 fbfd 	bl	40521c <__ssprint_r>
  402a22:	2800      	cmp	r0, #0
  402a24:	f47f ab68 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402a28:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a2a:	46c8      	mov	r8, r9
  402a2c:	e420      	b.n	402270 <_svfprintf_r+0x31c>
  402a2e:	f8cd b01c 	str.w	fp, [sp, #28]
  402a32:	2400      	movs	r4, #0
  402a34:	2500      	movs	r5, #0
  402a36:	4649      	mov	r1, r9
  402a38:	e000      	b.n	402a3c <_svfprintf_r+0xae8>
  402a3a:	4631      	mov	r1, r6
  402a3c:	08e2      	lsrs	r2, r4, #3
  402a3e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402a42:	08e8      	lsrs	r0, r5, #3
  402a44:	f004 0307 	and.w	r3, r4, #7
  402a48:	4605      	mov	r5, r0
  402a4a:	4614      	mov	r4, r2
  402a4c:	3330      	adds	r3, #48	; 0x30
  402a4e:	ea54 0205 	orrs.w	r2, r4, r5
  402a52:	f801 3c01 	strb.w	r3, [r1, #-1]
  402a56:	f101 36ff 	add.w	r6, r1, #4294967295
  402a5a:	d1ee      	bne.n	402a3a <_svfprintf_r+0xae6>
  402a5c:	9a07      	ldr	r2, [sp, #28]
  402a5e:	07d2      	lsls	r2, r2, #31
  402a60:	f57f adf3 	bpl.w	40264a <_svfprintf_r+0x6f6>
  402a64:	2b30      	cmp	r3, #48	; 0x30
  402a66:	f43f adf0 	beq.w	40264a <_svfprintf_r+0x6f6>
  402a6a:	3902      	subs	r1, #2
  402a6c:	2330      	movs	r3, #48	; 0x30
  402a6e:	f806 3c01 	strb.w	r3, [r6, #-1]
  402a72:	eba9 0301 	sub.w	r3, r9, r1
  402a76:	930e      	str	r3, [sp, #56]	; 0x38
  402a78:	460e      	mov	r6, r1
  402a7a:	f7ff bb7b 	b.w	402174 <_svfprintf_r+0x220>
  402a7e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402a80:	2900      	cmp	r1, #0
  402a82:	f340 822e 	ble.w	402ee2 <_svfprintf_r+0xf8e>
  402a86:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402a88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402a8a:	4293      	cmp	r3, r2
  402a8c:	bfa8      	it	ge
  402a8e:	4613      	movge	r3, r2
  402a90:	2b00      	cmp	r3, #0
  402a92:	461f      	mov	r7, r3
  402a94:	dd0d      	ble.n	402ab2 <_svfprintf_r+0xb5e>
  402a96:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a98:	f8c8 6000 	str.w	r6, [r8]
  402a9c:	3301      	adds	r3, #1
  402a9e:	443c      	add	r4, r7
  402aa0:	2b07      	cmp	r3, #7
  402aa2:	9427      	str	r4, [sp, #156]	; 0x9c
  402aa4:	f8c8 7004 	str.w	r7, [r8, #4]
  402aa8:	9326      	str	r3, [sp, #152]	; 0x98
  402aaa:	f300 831f 	bgt.w	4030ec <_svfprintf_r+0x1198>
  402aae:	f108 0808 	add.w	r8, r8, #8
  402ab2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402ab4:	2f00      	cmp	r7, #0
  402ab6:	bfa8      	it	ge
  402ab8:	1bdb      	subge	r3, r3, r7
  402aba:	2b00      	cmp	r3, #0
  402abc:	461f      	mov	r7, r3
  402abe:	f340 80d6 	ble.w	402c6e <_svfprintf_r+0xd1a>
  402ac2:	2f10      	cmp	r7, #16
  402ac4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ac6:	4d31      	ldr	r5, [pc, #196]	; (402b8c <_svfprintf_r+0xc38>)
  402ac8:	f340 81ed 	ble.w	402ea6 <_svfprintf_r+0xf52>
  402acc:	4642      	mov	r2, r8
  402ace:	4621      	mov	r1, r4
  402ad0:	46b0      	mov	r8, r6
  402ad2:	f04f 0b10 	mov.w	fp, #16
  402ad6:	462e      	mov	r6, r5
  402ad8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402ada:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402adc:	e004      	b.n	402ae8 <_svfprintf_r+0xb94>
  402ade:	3208      	adds	r2, #8
  402ae0:	3f10      	subs	r7, #16
  402ae2:	2f10      	cmp	r7, #16
  402ae4:	f340 81db 	ble.w	402e9e <_svfprintf_r+0xf4a>
  402ae8:	3301      	adds	r3, #1
  402aea:	3110      	adds	r1, #16
  402aec:	2b07      	cmp	r3, #7
  402aee:	9127      	str	r1, [sp, #156]	; 0x9c
  402af0:	9326      	str	r3, [sp, #152]	; 0x98
  402af2:	e882 0840 	stmia.w	r2, {r6, fp}
  402af6:	ddf2      	ble.n	402ade <_svfprintf_r+0xb8a>
  402af8:	aa25      	add	r2, sp, #148	; 0x94
  402afa:	4629      	mov	r1, r5
  402afc:	4620      	mov	r0, r4
  402afe:	f002 fb8d 	bl	40521c <__ssprint_r>
  402b02:	2800      	cmp	r0, #0
  402b04:	f47f aaf8 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402b08:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402b0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b0c:	464a      	mov	r2, r9
  402b0e:	e7e7      	b.n	402ae0 <_svfprintf_r+0xb8c>
  402b10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b12:	930e      	str	r3, [sp, #56]	; 0x38
  402b14:	464e      	mov	r6, r9
  402b16:	f7ff bb2d 	b.w	402174 <_svfprintf_r+0x220>
  402b1a:	2d00      	cmp	r5, #0
  402b1c:	bf08      	it	eq
  402b1e:	2c0a      	cmpeq	r4, #10
  402b20:	f0c0 808f 	bcc.w	402c42 <_svfprintf_r+0xcee>
  402b24:	464e      	mov	r6, r9
  402b26:	4620      	mov	r0, r4
  402b28:	4629      	mov	r1, r5
  402b2a:	220a      	movs	r2, #10
  402b2c:	2300      	movs	r3, #0
  402b2e:	f003 f827 	bl	405b80 <__aeabi_uldivmod>
  402b32:	3230      	adds	r2, #48	; 0x30
  402b34:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402b38:	4620      	mov	r0, r4
  402b3a:	4629      	mov	r1, r5
  402b3c:	2300      	movs	r3, #0
  402b3e:	220a      	movs	r2, #10
  402b40:	f003 f81e 	bl	405b80 <__aeabi_uldivmod>
  402b44:	4604      	mov	r4, r0
  402b46:	460d      	mov	r5, r1
  402b48:	ea54 0305 	orrs.w	r3, r4, r5
  402b4c:	d1eb      	bne.n	402b26 <_svfprintf_r+0xbd2>
  402b4e:	eba9 0306 	sub.w	r3, r9, r6
  402b52:	930e      	str	r3, [sp, #56]	; 0x38
  402b54:	f7ff bb0e 	b.w	402174 <_svfprintf_r+0x220>
  402b58:	aa25      	add	r2, sp, #148	; 0x94
  402b5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b5c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b5e:	f002 fb5d 	bl	40521c <__ssprint_r>
  402b62:	2800      	cmp	r0, #0
  402b64:	f47f aac8 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402b68:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402b6c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b6e:	46c8      	mov	r8, r9
  402b70:	f7ff bb5e 	b.w	402230 <_svfprintf_r+0x2dc>
  402b74:	1e5e      	subs	r6, r3, #1
  402b76:	2e00      	cmp	r6, #0
  402b78:	f77f af0a 	ble.w	402990 <_svfprintf_r+0xa3c>
  402b7c:	2e10      	cmp	r6, #16
  402b7e:	4d03      	ldr	r5, [pc, #12]	; (402b8c <_svfprintf_r+0xc38>)
  402b80:	dd22      	ble.n	402bc8 <_svfprintf_r+0xc74>
  402b82:	4622      	mov	r2, r4
  402b84:	f04f 0b10 	mov.w	fp, #16
  402b88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402b8a:	e006      	b.n	402b9a <_svfprintf_r+0xc46>
  402b8c:	00406940 	.word	0x00406940
  402b90:	3e10      	subs	r6, #16
  402b92:	2e10      	cmp	r6, #16
  402b94:	f108 0808 	add.w	r8, r8, #8
  402b98:	dd15      	ble.n	402bc6 <_svfprintf_r+0xc72>
  402b9a:	3701      	adds	r7, #1
  402b9c:	3210      	adds	r2, #16
  402b9e:	2f07      	cmp	r7, #7
  402ba0:	9227      	str	r2, [sp, #156]	; 0x9c
  402ba2:	9726      	str	r7, [sp, #152]	; 0x98
  402ba4:	e888 0820 	stmia.w	r8, {r5, fp}
  402ba8:	ddf2      	ble.n	402b90 <_svfprintf_r+0xc3c>
  402baa:	aa25      	add	r2, sp, #148	; 0x94
  402bac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bae:	4620      	mov	r0, r4
  402bb0:	f002 fb34 	bl	40521c <__ssprint_r>
  402bb4:	2800      	cmp	r0, #0
  402bb6:	f47f aa9f 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402bba:	3e10      	subs	r6, #16
  402bbc:	2e10      	cmp	r6, #16
  402bbe:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402bc0:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402bc2:	46c8      	mov	r8, r9
  402bc4:	dce9      	bgt.n	402b9a <_svfprintf_r+0xc46>
  402bc6:	4614      	mov	r4, r2
  402bc8:	3701      	adds	r7, #1
  402bca:	4434      	add	r4, r6
  402bcc:	2f07      	cmp	r7, #7
  402bce:	9427      	str	r4, [sp, #156]	; 0x9c
  402bd0:	9726      	str	r7, [sp, #152]	; 0x98
  402bd2:	e888 0060 	stmia.w	r8, {r5, r6}
  402bd6:	f77f aed9 	ble.w	40298c <_svfprintf_r+0xa38>
  402bda:	aa25      	add	r2, sp, #148	; 0x94
  402bdc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bde:	980c      	ldr	r0, [sp, #48]	; 0x30
  402be0:	f002 fb1c 	bl	40521c <__ssprint_r>
  402be4:	2800      	cmp	r0, #0
  402be6:	f47f aa87 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402bea:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bec:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402bee:	46c8      	mov	r8, r9
  402bf0:	e6ce      	b.n	402990 <_svfprintf_r+0xa3c>
  402bf2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402bf4:	6814      	ldr	r4, [r2, #0]
  402bf6:	4613      	mov	r3, r2
  402bf8:	3304      	adds	r3, #4
  402bfa:	17e5      	asrs	r5, r4, #31
  402bfc:	930f      	str	r3, [sp, #60]	; 0x3c
  402bfe:	4622      	mov	r2, r4
  402c00:	462b      	mov	r3, r5
  402c02:	e4fa      	b.n	4025fa <_svfprintf_r+0x6a6>
  402c04:	3204      	adds	r2, #4
  402c06:	681c      	ldr	r4, [r3, #0]
  402c08:	920f      	str	r2, [sp, #60]	; 0x3c
  402c0a:	2301      	movs	r3, #1
  402c0c:	2500      	movs	r5, #0
  402c0e:	f7ff ba94 	b.w	40213a <_svfprintf_r+0x1e6>
  402c12:	681c      	ldr	r4, [r3, #0]
  402c14:	3304      	adds	r3, #4
  402c16:	930f      	str	r3, [sp, #60]	; 0x3c
  402c18:	2500      	movs	r5, #0
  402c1a:	e421      	b.n	402460 <_svfprintf_r+0x50c>
  402c1c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402c1e:	460a      	mov	r2, r1
  402c20:	3204      	adds	r2, #4
  402c22:	680c      	ldr	r4, [r1, #0]
  402c24:	920f      	str	r2, [sp, #60]	; 0x3c
  402c26:	2500      	movs	r5, #0
  402c28:	f7ff ba87 	b.w	40213a <_svfprintf_r+0x1e6>
  402c2c:	4614      	mov	r4, r2
  402c2e:	3301      	adds	r3, #1
  402c30:	4434      	add	r4, r6
  402c32:	2b07      	cmp	r3, #7
  402c34:	9427      	str	r4, [sp, #156]	; 0x9c
  402c36:	9326      	str	r3, [sp, #152]	; 0x98
  402c38:	e888 0060 	stmia.w	r8, {r5, r6}
  402c3c:	f77f ab68 	ble.w	402310 <_svfprintf_r+0x3bc>
  402c40:	e6b3      	b.n	4029aa <_svfprintf_r+0xa56>
  402c42:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402c46:	f8cd b01c 	str.w	fp, [sp, #28]
  402c4a:	ae42      	add	r6, sp, #264	; 0x108
  402c4c:	3430      	adds	r4, #48	; 0x30
  402c4e:	2301      	movs	r3, #1
  402c50:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402c54:	930e      	str	r3, [sp, #56]	; 0x38
  402c56:	f7ff ba8d 	b.w	402174 <_svfprintf_r+0x220>
  402c5a:	aa25      	add	r2, sp, #148	; 0x94
  402c5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c5e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c60:	f002 fadc 	bl	40521c <__ssprint_r>
  402c64:	2800      	cmp	r0, #0
  402c66:	f47f aa47 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402c6a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c6c:	46c8      	mov	r8, r9
  402c6e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402c70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c72:	429a      	cmp	r2, r3
  402c74:	db44      	blt.n	402d00 <_svfprintf_r+0xdac>
  402c76:	9b07      	ldr	r3, [sp, #28]
  402c78:	07d9      	lsls	r1, r3, #31
  402c7a:	d441      	bmi.n	402d00 <_svfprintf_r+0xdac>
  402c7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c7e:	9812      	ldr	r0, [sp, #72]	; 0x48
  402c80:	1a9a      	subs	r2, r3, r2
  402c82:	1a1d      	subs	r5, r3, r0
  402c84:	4295      	cmp	r5, r2
  402c86:	bfa8      	it	ge
  402c88:	4615      	movge	r5, r2
  402c8a:	2d00      	cmp	r5, #0
  402c8c:	dd0e      	ble.n	402cac <_svfprintf_r+0xd58>
  402c8e:	9926      	ldr	r1, [sp, #152]	; 0x98
  402c90:	f8c8 5004 	str.w	r5, [r8, #4]
  402c94:	3101      	adds	r1, #1
  402c96:	4406      	add	r6, r0
  402c98:	442c      	add	r4, r5
  402c9a:	2907      	cmp	r1, #7
  402c9c:	f8c8 6000 	str.w	r6, [r8]
  402ca0:	9427      	str	r4, [sp, #156]	; 0x9c
  402ca2:	9126      	str	r1, [sp, #152]	; 0x98
  402ca4:	f300 823b 	bgt.w	40311e <_svfprintf_r+0x11ca>
  402ca8:	f108 0808 	add.w	r8, r8, #8
  402cac:	2d00      	cmp	r5, #0
  402cae:	bfac      	ite	ge
  402cb0:	1b56      	subge	r6, r2, r5
  402cb2:	4616      	movlt	r6, r2
  402cb4:	2e00      	cmp	r6, #0
  402cb6:	f77f ab2d 	ble.w	402314 <_svfprintf_r+0x3c0>
  402cba:	2e10      	cmp	r6, #16
  402cbc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cbe:	4db0      	ldr	r5, [pc, #704]	; (402f80 <_svfprintf_r+0x102c>)
  402cc0:	ddb5      	ble.n	402c2e <_svfprintf_r+0xcda>
  402cc2:	4622      	mov	r2, r4
  402cc4:	2710      	movs	r7, #16
  402cc6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402cca:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402ccc:	e004      	b.n	402cd8 <_svfprintf_r+0xd84>
  402cce:	f108 0808 	add.w	r8, r8, #8
  402cd2:	3e10      	subs	r6, #16
  402cd4:	2e10      	cmp	r6, #16
  402cd6:	dda9      	ble.n	402c2c <_svfprintf_r+0xcd8>
  402cd8:	3301      	adds	r3, #1
  402cda:	3210      	adds	r2, #16
  402cdc:	2b07      	cmp	r3, #7
  402cde:	9227      	str	r2, [sp, #156]	; 0x9c
  402ce0:	9326      	str	r3, [sp, #152]	; 0x98
  402ce2:	e888 00a0 	stmia.w	r8, {r5, r7}
  402ce6:	ddf2      	ble.n	402cce <_svfprintf_r+0xd7a>
  402ce8:	aa25      	add	r2, sp, #148	; 0x94
  402cea:	4621      	mov	r1, r4
  402cec:	4658      	mov	r0, fp
  402cee:	f002 fa95 	bl	40521c <__ssprint_r>
  402cf2:	2800      	cmp	r0, #0
  402cf4:	f47f aa00 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402cf8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402cfa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cfc:	46c8      	mov	r8, r9
  402cfe:	e7e8      	b.n	402cd2 <_svfprintf_r+0xd7e>
  402d00:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d02:	9819      	ldr	r0, [sp, #100]	; 0x64
  402d04:	991a      	ldr	r1, [sp, #104]	; 0x68
  402d06:	f8c8 1000 	str.w	r1, [r8]
  402d0a:	3301      	adds	r3, #1
  402d0c:	4404      	add	r4, r0
  402d0e:	2b07      	cmp	r3, #7
  402d10:	9427      	str	r4, [sp, #156]	; 0x9c
  402d12:	f8c8 0004 	str.w	r0, [r8, #4]
  402d16:	9326      	str	r3, [sp, #152]	; 0x98
  402d18:	f300 81f5 	bgt.w	403106 <_svfprintf_r+0x11b2>
  402d1c:	f108 0808 	add.w	r8, r8, #8
  402d20:	e7ac      	b.n	402c7c <_svfprintf_r+0xd28>
  402d22:	9b07      	ldr	r3, [sp, #28]
  402d24:	07da      	lsls	r2, r3, #31
  402d26:	f53f adfe 	bmi.w	402926 <_svfprintf_r+0x9d2>
  402d2a:	3701      	adds	r7, #1
  402d2c:	3401      	adds	r4, #1
  402d2e:	2301      	movs	r3, #1
  402d30:	2f07      	cmp	r7, #7
  402d32:	9427      	str	r4, [sp, #156]	; 0x9c
  402d34:	9726      	str	r7, [sp, #152]	; 0x98
  402d36:	f8c8 6000 	str.w	r6, [r8]
  402d3a:	f8c8 3004 	str.w	r3, [r8, #4]
  402d3e:	f77f ae25 	ble.w	40298c <_svfprintf_r+0xa38>
  402d42:	e74a      	b.n	402bda <_svfprintf_r+0xc86>
  402d44:	aa25      	add	r2, sp, #148	; 0x94
  402d46:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d48:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d4a:	f002 fa67 	bl	40521c <__ssprint_r>
  402d4e:	2800      	cmp	r0, #0
  402d50:	f47f a9d2 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402d54:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d56:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d58:	46c8      	mov	r8, r9
  402d5a:	e5f2      	b.n	402942 <_svfprintf_r+0x9ee>
  402d5c:	aa25      	add	r2, sp, #148	; 0x94
  402d5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d60:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d62:	f002 fa5b 	bl	40521c <__ssprint_r>
  402d66:	2800      	cmp	r0, #0
  402d68:	f47f a9c6 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402d6c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d6e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d70:	46c8      	mov	r8, r9
  402d72:	e5f5      	b.n	402960 <_svfprintf_r+0xa0c>
  402d74:	464e      	mov	r6, r9
  402d76:	f7ff b9fd 	b.w	402174 <_svfprintf_r+0x220>
  402d7a:	aa25      	add	r2, sp, #148	; 0x94
  402d7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d7e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d80:	f002 fa4c 	bl	40521c <__ssprint_r>
  402d84:	2800      	cmp	r0, #0
  402d86:	f47f a9b7 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402d8a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d8c:	46c8      	mov	r8, r9
  402d8e:	f7ff ba72 	b.w	402276 <_svfprintf_r+0x322>
  402d92:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402d94:	4622      	mov	r2, r4
  402d96:	4620      	mov	r0, r4
  402d98:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402d9a:	4623      	mov	r3, r4
  402d9c:	4621      	mov	r1, r4
  402d9e:	f002 feb1 	bl	405b04 <__aeabi_dcmpun>
  402da2:	2800      	cmp	r0, #0
  402da4:	f040 8286 	bne.w	4032b4 <_svfprintf_r+0x1360>
  402da8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402daa:	3301      	adds	r3, #1
  402dac:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402dae:	f023 0320 	bic.w	r3, r3, #32
  402db2:	930e      	str	r3, [sp, #56]	; 0x38
  402db4:	f000 81e2 	beq.w	40317c <_svfprintf_r+0x1228>
  402db8:	2b47      	cmp	r3, #71	; 0x47
  402dba:	f000 811e 	beq.w	402ffa <_svfprintf_r+0x10a6>
  402dbe:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402dc2:	9307      	str	r3, [sp, #28]
  402dc4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402dc6:	1e1f      	subs	r7, r3, #0
  402dc8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402dca:	9308      	str	r3, [sp, #32]
  402dcc:	bfbb      	ittet	lt
  402dce:	463b      	movlt	r3, r7
  402dd0:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402dd4:	2300      	movge	r3, #0
  402dd6:	232d      	movlt	r3, #45	; 0x2d
  402dd8:	9310      	str	r3, [sp, #64]	; 0x40
  402dda:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ddc:	2b66      	cmp	r3, #102	; 0x66
  402dde:	f000 81bb 	beq.w	403158 <_svfprintf_r+0x1204>
  402de2:	2b46      	cmp	r3, #70	; 0x46
  402de4:	f000 80df 	beq.w	402fa6 <_svfprintf_r+0x1052>
  402de8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402dea:	9a08      	ldr	r2, [sp, #32]
  402dec:	2b45      	cmp	r3, #69	; 0x45
  402dee:	bf0c      	ite	eq
  402df0:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402df2:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402df4:	a823      	add	r0, sp, #140	; 0x8c
  402df6:	a920      	add	r1, sp, #128	; 0x80
  402df8:	bf08      	it	eq
  402dfa:	1c5d      	addeq	r5, r3, #1
  402dfc:	9004      	str	r0, [sp, #16]
  402dfe:	9103      	str	r1, [sp, #12]
  402e00:	a81f      	add	r0, sp, #124	; 0x7c
  402e02:	2102      	movs	r1, #2
  402e04:	463b      	mov	r3, r7
  402e06:	9002      	str	r0, [sp, #8]
  402e08:	9501      	str	r5, [sp, #4]
  402e0a:	9100      	str	r1, [sp, #0]
  402e0c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e0e:	f000 fb73 	bl	4034f8 <_dtoa_r>
  402e12:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e14:	2b67      	cmp	r3, #103	; 0x67
  402e16:	4606      	mov	r6, r0
  402e18:	f040 81e0 	bne.w	4031dc <_svfprintf_r+0x1288>
  402e1c:	f01b 0f01 	tst.w	fp, #1
  402e20:	f000 8246 	beq.w	4032b0 <_svfprintf_r+0x135c>
  402e24:	1974      	adds	r4, r6, r5
  402e26:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402e28:	9808      	ldr	r0, [sp, #32]
  402e2a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402e2c:	4639      	mov	r1, r7
  402e2e:	f7fe ffc3 	bl	401db8 <__aeabi_dcmpeq>
  402e32:	2800      	cmp	r0, #0
  402e34:	f040 8165 	bne.w	403102 <_svfprintf_r+0x11ae>
  402e38:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402e3a:	42a3      	cmp	r3, r4
  402e3c:	d206      	bcs.n	402e4c <_svfprintf_r+0xef8>
  402e3e:	2130      	movs	r1, #48	; 0x30
  402e40:	1c5a      	adds	r2, r3, #1
  402e42:	9223      	str	r2, [sp, #140]	; 0x8c
  402e44:	7019      	strb	r1, [r3, #0]
  402e46:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402e48:	429c      	cmp	r4, r3
  402e4a:	d8f9      	bhi.n	402e40 <_svfprintf_r+0xeec>
  402e4c:	1b9b      	subs	r3, r3, r6
  402e4e:	9313      	str	r3, [sp, #76]	; 0x4c
  402e50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e52:	2b47      	cmp	r3, #71	; 0x47
  402e54:	f000 80e9 	beq.w	40302a <_svfprintf_r+0x10d6>
  402e58:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e5a:	2b65      	cmp	r3, #101	; 0x65
  402e5c:	f340 81cd 	ble.w	4031fa <_svfprintf_r+0x12a6>
  402e60:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e62:	2b66      	cmp	r3, #102	; 0x66
  402e64:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402e66:	9312      	str	r3, [sp, #72]	; 0x48
  402e68:	f000 819e 	beq.w	4031a8 <_svfprintf_r+0x1254>
  402e6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402e70:	4619      	mov	r1, r3
  402e72:	4291      	cmp	r1, r2
  402e74:	f300 818a 	bgt.w	40318c <_svfprintf_r+0x1238>
  402e78:	f01b 0f01 	tst.w	fp, #1
  402e7c:	f040 8213 	bne.w	4032a6 <_svfprintf_r+0x1352>
  402e80:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402e84:	9308      	str	r3, [sp, #32]
  402e86:	2367      	movs	r3, #103	; 0x67
  402e88:	920e      	str	r2, [sp, #56]	; 0x38
  402e8a:	9311      	str	r3, [sp, #68]	; 0x44
  402e8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402e8e:	2b00      	cmp	r3, #0
  402e90:	f040 80c4 	bne.w	40301c <_svfprintf_r+0x10c8>
  402e94:	930a      	str	r3, [sp, #40]	; 0x28
  402e96:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402e9a:	f7ff b973 	b.w	402184 <_svfprintf_r+0x230>
  402e9e:	4635      	mov	r5, r6
  402ea0:	460c      	mov	r4, r1
  402ea2:	4646      	mov	r6, r8
  402ea4:	4690      	mov	r8, r2
  402ea6:	3301      	adds	r3, #1
  402ea8:	443c      	add	r4, r7
  402eaa:	2b07      	cmp	r3, #7
  402eac:	9427      	str	r4, [sp, #156]	; 0x9c
  402eae:	9326      	str	r3, [sp, #152]	; 0x98
  402eb0:	e888 00a0 	stmia.w	r8, {r5, r7}
  402eb4:	f73f aed1 	bgt.w	402c5a <_svfprintf_r+0xd06>
  402eb8:	f108 0808 	add.w	r8, r8, #8
  402ebc:	e6d7      	b.n	402c6e <_svfprintf_r+0xd1a>
  402ebe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ec0:	6813      	ldr	r3, [r2, #0]
  402ec2:	3204      	adds	r2, #4
  402ec4:	920f      	str	r2, [sp, #60]	; 0x3c
  402ec6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402ec8:	601a      	str	r2, [r3, #0]
  402eca:	f7ff b86a 	b.w	401fa2 <_svfprintf_r+0x4e>
  402ece:	aa25      	add	r2, sp, #148	; 0x94
  402ed0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ed2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ed4:	f002 f9a2 	bl	40521c <__ssprint_r>
  402ed8:	2800      	cmp	r0, #0
  402eda:	f47f a90d 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402ede:	46c8      	mov	r8, r9
  402ee0:	e48d      	b.n	4027fe <_svfprintf_r+0x8aa>
  402ee2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ee4:	4a27      	ldr	r2, [pc, #156]	; (402f84 <_svfprintf_r+0x1030>)
  402ee6:	f8c8 2000 	str.w	r2, [r8]
  402eea:	3301      	adds	r3, #1
  402eec:	3401      	adds	r4, #1
  402eee:	2201      	movs	r2, #1
  402ef0:	2b07      	cmp	r3, #7
  402ef2:	9427      	str	r4, [sp, #156]	; 0x9c
  402ef4:	9326      	str	r3, [sp, #152]	; 0x98
  402ef6:	f8c8 2004 	str.w	r2, [r8, #4]
  402efa:	dc72      	bgt.n	402fe2 <_svfprintf_r+0x108e>
  402efc:	f108 0808 	add.w	r8, r8, #8
  402f00:	b929      	cbnz	r1, 402f0e <_svfprintf_r+0xfba>
  402f02:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f04:	b91b      	cbnz	r3, 402f0e <_svfprintf_r+0xfba>
  402f06:	9b07      	ldr	r3, [sp, #28]
  402f08:	07d8      	lsls	r0, r3, #31
  402f0a:	f57f aa03 	bpl.w	402314 <_svfprintf_r+0x3c0>
  402f0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f10:	9819      	ldr	r0, [sp, #100]	; 0x64
  402f12:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402f14:	f8c8 2000 	str.w	r2, [r8]
  402f18:	3301      	adds	r3, #1
  402f1a:	4602      	mov	r2, r0
  402f1c:	4422      	add	r2, r4
  402f1e:	2b07      	cmp	r3, #7
  402f20:	9227      	str	r2, [sp, #156]	; 0x9c
  402f22:	f8c8 0004 	str.w	r0, [r8, #4]
  402f26:	9326      	str	r3, [sp, #152]	; 0x98
  402f28:	f300 818d 	bgt.w	403246 <_svfprintf_r+0x12f2>
  402f2c:	f108 0808 	add.w	r8, r8, #8
  402f30:	2900      	cmp	r1, #0
  402f32:	f2c0 8165 	blt.w	403200 <_svfprintf_r+0x12ac>
  402f36:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402f38:	f8c8 6000 	str.w	r6, [r8]
  402f3c:	3301      	adds	r3, #1
  402f3e:	188c      	adds	r4, r1, r2
  402f40:	2b07      	cmp	r3, #7
  402f42:	9427      	str	r4, [sp, #156]	; 0x9c
  402f44:	9326      	str	r3, [sp, #152]	; 0x98
  402f46:	f8c8 1004 	str.w	r1, [r8, #4]
  402f4a:	f77f a9e1 	ble.w	402310 <_svfprintf_r+0x3bc>
  402f4e:	e52c      	b.n	4029aa <_svfprintf_r+0xa56>
  402f50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f52:	9909      	ldr	r1, [sp, #36]	; 0x24
  402f54:	6813      	ldr	r3, [r2, #0]
  402f56:	17cd      	asrs	r5, r1, #31
  402f58:	4608      	mov	r0, r1
  402f5a:	3204      	adds	r2, #4
  402f5c:	4629      	mov	r1, r5
  402f5e:	920f      	str	r2, [sp, #60]	; 0x3c
  402f60:	e9c3 0100 	strd	r0, r1, [r3]
  402f64:	f7ff b81d 	b.w	401fa2 <_svfprintf_r+0x4e>
  402f68:	aa25      	add	r2, sp, #148	; 0x94
  402f6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f6c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f6e:	f002 f955 	bl	40521c <__ssprint_r>
  402f72:	2800      	cmp	r0, #0
  402f74:	f47f a8c0 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402f78:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f7a:	46c8      	mov	r8, r9
  402f7c:	e458      	b.n	402830 <_svfprintf_r+0x8dc>
  402f7e:	bf00      	nop
  402f80:	00406940 	.word	0x00406940
  402f84:	0040692c 	.word	0x0040692c
  402f88:	2140      	movs	r1, #64	; 0x40
  402f8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f8c:	f001 fa0a 	bl	4043a4 <_malloc_r>
  402f90:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402f92:	6010      	str	r0, [r2, #0]
  402f94:	6110      	str	r0, [r2, #16]
  402f96:	2800      	cmp	r0, #0
  402f98:	f000 81f2 	beq.w	403380 <_svfprintf_r+0x142c>
  402f9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402f9e:	2340      	movs	r3, #64	; 0x40
  402fa0:	6153      	str	r3, [r2, #20]
  402fa2:	f7fe bfee 	b.w	401f82 <_svfprintf_r+0x2e>
  402fa6:	a823      	add	r0, sp, #140	; 0x8c
  402fa8:	a920      	add	r1, sp, #128	; 0x80
  402faa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402fac:	9004      	str	r0, [sp, #16]
  402fae:	9103      	str	r1, [sp, #12]
  402fb0:	a81f      	add	r0, sp, #124	; 0x7c
  402fb2:	2103      	movs	r1, #3
  402fb4:	9002      	str	r0, [sp, #8]
  402fb6:	9a08      	ldr	r2, [sp, #32]
  402fb8:	9401      	str	r4, [sp, #4]
  402fba:	463b      	mov	r3, r7
  402fbc:	9100      	str	r1, [sp, #0]
  402fbe:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fc0:	f000 fa9a 	bl	4034f8 <_dtoa_r>
  402fc4:	4625      	mov	r5, r4
  402fc6:	4606      	mov	r6, r0
  402fc8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fca:	2b46      	cmp	r3, #70	; 0x46
  402fcc:	eb06 0405 	add.w	r4, r6, r5
  402fd0:	f47f af29 	bne.w	402e26 <_svfprintf_r+0xed2>
  402fd4:	7833      	ldrb	r3, [r6, #0]
  402fd6:	2b30      	cmp	r3, #48	; 0x30
  402fd8:	f000 8178 	beq.w	4032cc <_svfprintf_r+0x1378>
  402fdc:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402fde:	442c      	add	r4, r5
  402fe0:	e721      	b.n	402e26 <_svfprintf_r+0xed2>
  402fe2:	aa25      	add	r2, sp, #148	; 0x94
  402fe4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fe6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fe8:	f002 f918 	bl	40521c <__ssprint_r>
  402fec:	2800      	cmp	r0, #0
  402fee:	f47f a883 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402ff2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402ff4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ff6:	46c8      	mov	r8, r9
  402ff8:	e782      	b.n	402f00 <_svfprintf_r+0xfac>
  402ffa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ffc:	2b00      	cmp	r3, #0
  402ffe:	bf08      	it	eq
  403000:	2301      	moveq	r3, #1
  403002:	930a      	str	r3, [sp, #40]	; 0x28
  403004:	e6db      	b.n	402dbe <_svfprintf_r+0xe6a>
  403006:	4630      	mov	r0, r6
  403008:	940a      	str	r4, [sp, #40]	; 0x28
  40300a:	f002 f899 	bl	405140 <strlen>
  40300e:	950f      	str	r5, [sp, #60]	; 0x3c
  403010:	900e      	str	r0, [sp, #56]	; 0x38
  403012:	f8cd b01c 	str.w	fp, [sp, #28]
  403016:	4603      	mov	r3, r0
  403018:	f7ff b9f9 	b.w	40240e <_svfprintf_r+0x4ba>
  40301c:	272d      	movs	r7, #45	; 0x2d
  40301e:	2300      	movs	r3, #0
  403020:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403024:	930a      	str	r3, [sp, #40]	; 0x28
  403026:	f7ff b8ae 	b.w	402186 <_svfprintf_r+0x232>
  40302a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40302c:	9312      	str	r3, [sp, #72]	; 0x48
  40302e:	461a      	mov	r2, r3
  403030:	3303      	adds	r3, #3
  403032:	db04      	blt.n	40303e <_svfprintf_r+0x10ea>
  403034:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403036:	4619      	mov	r1, r3
  403038:	4291      	cmp	r1, r2
  40303a:	f6bf af17 	bge.w	402e6c <_svfprintf_r+0xf18>
  40303e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403040:	3b02      	subs	r3, #2
  403042:	9311      	str	r3, [sp, #68]	; 0x44
  403044:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403048:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  40304c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40304e:	3b01      	subs	r3, #1
  403050:	2b00      	cmp	r3, #0
  403052:	931f      	str	r3, [sp, #124]	; 0x7c
  403054:	bfbd      	ittte	lt
  403056:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403058:	f1c3 0301 	rsblt	r3, r3, #1
  40305c:	222d      	movlt	r2, #45	; 0x2d
  40305e:	222b      	movge	r2, #43	; 0x2b
  403060:	2b09      	cmp	r3, #9
  403062:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403066:	f340 8116 	ble.w	403296 <_svfprintf_r+0x1342>
  40306a:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40306e:	4620      	mov	r0, r4
  403070:	4dab      	ldr	r5, [pc, #684]	; (403320 <_svfprintf_r+0x13cc>)
  403072:	e000      	b.n	403076 <_svfprintf_r+0x1122>
  403074:	4610      	mov	r0, r2
  403076:	fb85 1203 	smull	r1, r2, r5, r3
  40307a:	17d9      	asrs	r1, r3, #31
  40307c:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403080:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403084:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403088:	3230      	adds	r2, #48	; 0x30
  40308a:	2909      	cmp	r1, #9
  40308c:	f800 2c01 	strb.w	r2, [r0, #-1]
  403090:	460b      	mov	r3, r1
  403092:	f100 32ff 	add.w	r2, r0, #4294967295
  403096:	dced      	bgt.n	403074 <_svfprintf_r+0x1120>
  403098:	3330      	adds	r3, #48	; 0x30
  40309a:	3802      	subs	r0, #2
  40309c:	b2d9      	uxtb	r1, r3
  40309e:	4284      	cmp	r4, r0
  4030a0:	f802 1c01 	strb.w	r1, [r2, #-1]
  4030a4:	f240 8165 	bls.w	403372 <_svfprintf_r+0x141e>
  4030a8:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4030ac:	4613      	mov	r3, r2
  4030ae:	e001      	b.n	4030b4 <_svfprintf_r+0x1160>
  4030b0:	f813 1b01 	ldrb.w	r1, [r3], #1
  4030b4:	f800 1b01 	strb.w	r1, [r0], #1
  4030b8:	42a3      	cmp	r3, r4
  4030ba:	d1f9      	bne.n	4030b0 <_svfprintf_r+0x115c>
  4030bc:	3301      	adds	r3, #1
  4030be:	1a9b      	subs	r3, r3, r2
  4030c0:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4030c4:	4413      	add	r3, r2
  4030c6:	aa21      	add	r2, sp, #132	; 0x84
  4030c8:	1a9b      	subs	r3, r3, r2
  4030ca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4030cc:	931b      	str	r3, [sp, #108]	; 0x6c
  4030ce:	2a01      	cmp	r2, #1
  4030d0:	4413      	add	r3, r2
  4030d2:	930e      	str	r3, [sp, #56]	; 0x38
  4030d4:	f340 8119 	ble.w	40330a <_svfprintf_r+0x13b6>
  4030d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4030da:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4030dc:	4413      	add	r3, r2
  4030de:	930e      	str	r3, [sp, #56]	; 0x38
  4030e0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4030e4:	9308      	str	r3, [sp, #32]
  4030e6:	2300      	movs	r3, #0
  4030e8:	9312      	str	r3, [sp, #72]	; 0x48
  4030ea:	e6cf      	b.n	402e8c <_svfprintf_r+0xf38>
  4030ec:	aa25      	add	r2, sp, #148	; 0x94
  4030ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030f0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030f2:	f002 f893 	bl	40521c <__ssprint_r>
  4030f6:	2800      	cmp	r0, #0
  4030f8:	f47e affe 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  4030fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030fe:	46c8      	mov	r8, r9
  403100:	e4d7      	b.n	402ab2 <_svfprintf_r+0xb5e>
  403102:	4623      	mov	r3, r4
  403104:	e6a2      	b.n	402e4c <_svfprintf_r+0xef8>
  403106:	aa25      	add	r2, sp, #148	; 0x94
  403108:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40310a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40310c:	f002 f886 	bl	40521c <__ssprint_r>
  403110:	2800      	cmp	r0, #0
  403112:	f47e aff1 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  403116:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403118:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40311a:	46c8      	mov	r8, r9
  40311c:	e5ae      	b.n	402c7c <_svfprintf_r+0xd28>
  40311e:	aa25      	add	r2, sp, #148	; 0x94
  403120:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403122:	980c      	ldr	r0, [sp, #48]	; 0x30
  403124:	f002 f87a 	bl	40521c <__ssprint_r>
  403128:	2800      	cmp	r0, #0
  40312a:	f47e afe5 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  40312e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403130:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403132:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403134:	1a9a      	subs	r2, r3, r2
  403136:	46c8      	mov	r8, r9
  403138:	e5b8      	b.n	402cac <_svfprintf_r+0xd58>
  40313a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40313c:	9612      	str	r6, [sp, #72]	; 0x48
  40313e:	2b06      	cmp	r3, #6
  403140:	bf28      	it	cs
  403142:	2306      	movcs	r3, #6
  403144:	960a      	str	r6, [sp, #40]	; 0x28
  403146:	4637      	mov	r7, r6
  403148:	9308      	str	r3, [sp, #32]
  40314a:	950f      	str	r5, [sp, #60]	; 0x3c
  40314c:	f8cd b01c 	str.w	fp, [sp, #28]
  403150:	930e      	str	r3, [sp, #56]	; 0x38
  403152:	4e74      	ldr	r6, [pc, #464]	; (403324 <_svfprintf_r+0x13d0>)
  403154:	f7ff b816 	b.w	402184 <_svfprintf_r+0x230>
  403158:	a823      	add	r0, sp, #140	; 0x8c
  40315a:	a920      	add	r1, sp, #128	; 0x80
  40315c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40315e:	9004      	str	r0, [sp, #16]
  403160:	9103      	str	r1, [sp, #12]
  403162:	a81f      	add	r0, sp, #124	; 0x7c
  403164:	2103      	movs	r1, #3
  403166:	9002      	str	r0, [sp, #8]
  403168:	9a08      	ldr	r2, [sp, #32]
  40316a:	9501      	str	r5, [sp, #4]
  40316c:	463b      	mov	r3, r7
  40316e:	9100      	str	r1, [sp, #0]
  403170:	980c      	ldr	r0, [sp, #48]	; 0x30
  403172:	f000 f9c1 	bl	4034f8 <_dtoa_r>
  403176:	4606      	mov	r6, r0
  403178:	1944      	adds	r4, r0, r5
  40317a:	e72b      	b.n	402fd4 <_svfprintf_r+0x1080>
  40317c:	2306      	movs	r3, #6
  40317e:	930a      	str	r3, [sp, #40]	; 0x28
  403180:	e61d      	b.n	402dbe <_svfprintf_r+0xe6a>
  403182:	272d      	movs	r7, #45	; 0x2d
  403184:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403188:	f7ff bacd 	b.w	402726 <_svfprintf_r+0x7d2>
  40318c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40318e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403190:	4413      	add	r3, r2
  403192:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403194:	930e      	str	r3, [sp, #56]	; 0x38
  403196:	2a00      	cmp	r2, #0
  403198:	f340 80b0 	ble.w	4032fc <_svfprintf_r+0x13a8>
  40319c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4031a0:	9308      	str	r3, [sp, #32]
  4031a2:	2367      	movs	r3, #103	; 0x67
  4031a4:	9311      	str	r3, [sp, #68]	; 0x44
  4031a6:	e671      	b.n	402e8c <_svfprintf_r+0xf38>
  4031a8:	2b00      	cmp	r3, #0
  4031aa:	f340 80c3 	ble.w	403334 <_svfprintf_r+0x13e0>
  4031ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4031b0:	2a00      	cmp	r2, #0
  4031b2:	f040 8099 	bne.w	4032e8 <_svfprintf_r+0x1394>
  4031b6:	f01b 0f01 	tst.w	fp, #1
  4031ba:	f040 8095 	bne.w	4032e8 <_svfprintf_r+0x1394>
  4031be:	9308      	str	r3, [sp, #32]
  4031c0:	930e      	str	r3, [sp, #56]	; 0x38
  4031c2:	e663      	b.n	402e8c <_svfprintf_r+0xf38>
  4031c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031c6:	9308      	str	r3, [sp, #32]
  4031c8:	930e      	str	r3, [sp, #56]	; 0x38
  4031ca:	900a      	str	r0, [sp, #40]	; 0x28
  4031cc:	950f      	str	r5, [sp, #60]	; 0x3c
  4031ce:	f8cd b01c 	str.w	fp, [sp, #28]
  4031d2:	9012      	str	r0, [sp, #72]	; 0x48
  4031d4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4031d8:	f7fe bfd4 	b.w	402184 <_svfprintf_r+0x230>
  4031dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031de:	2b47      	cmp	r3, #71	; 0x47
  4031e0:	f47f ae20 	bne.w	402e24 <_svfprintf_r+0xed0>
  4031e4:	f01b 0f01 	tst.w	fp, #1
  4031e8:	f47f aeee 	bne.w	402fc8 <_svfprintf_r+0x1074>
  4031ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4031ee:	1b9b      	subs	r3, r3, r6
  4031f0:	9313      	str	r3, [sp, #76]	; 0x4c
  4031f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4031f4:	2b47      	cmp	r3, #71	; 0x47
  4031f6:	f43f af18 	beq.w	40302a <_svfprintf_r+0x10d6>
  4031fa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4031fc:	9312      	str	r3, [sp, #72]	; 0x48
  4031fe:	e721      	b.n	403044 <_svfprintf_r+0x10f0>
  403200:	424f      	negs	r7, r1
  403202:	3110      	adds	r1, #16
  403204:	4d48      	ldr	r5, [pc, #288]	; (403328 <_svfprintf_r+0x13d4>)
  403206:	da2f      	bge.n	403268 <_svfprintf_r+0x1314>
  403208:	2410      	movs	r4, #16
  40320a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40320e:	e004      	b.n	40321a <_svfprintf_r+0x12c6>
  403210:	f108 0808 	add.w	r8, r8, #8
  403214:	3f10      	subs	r7, #16
  403216:	2f10      	cmp	r7, #16
  403218:	dd26      	ble.n	403268 <_svfprintf_r+0x1314>
  40321a:	3301      	adds	r3, #1
  40321c:	3210      	adds	r2, #16
  40321e:	2b07      	cmp	r3, #7
  403220:	9227      	str	r2, [sp, #156]	; 0x9c
  403222:	9326      	str	r3, [sp, #152]	; 0x98
  403224:	f8c8 5000 	str.w	r5, [r8]
  403228:	f8c8 4004 	str.w	r4, [r8, #4]
  40322c:	ddf0      	ble.n	403210 <_svfprintf_r+0x12bc>
  40322e:	aa25      	add	r2, sp, #148	; 0x94
  403230:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403232:	4658      	mov	r0, fp
  403234:	f001 fff2 	bl	40521c <__ssprint_r>
  403238:	2800      	cmp	r0, #0
  40323a:	f47e af5d 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  40323e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403240:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403242:	46c8      	mov	r8, r9
  403244:	e7e6      	b.n	403214 <_svfprintf_r+0x12c0>
  403246:	aa25      	add	r2, sp, #148	; 0x94
  403248:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40324a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40324c:	f001 ffe6 	bl	40521c <__ssprint_r>
  403250:	2800      	cmp	r0, #0
  403252:	f47e af51 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  403256:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403258:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40325a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40325c:	46c8      	mov	r8, r9
  40325e:	e667      	b.n	402f30 <_svfprintf_r+0xfdc>
  403260:	2000      	movs	r0, #0
  403262:	900a      	str	r0, [sp, #40]	; 0x28
  403264:	f7fe bed0 	b.w	402008 <_svfprintf_r+0xb4>
  403268:	3301      	adds	r3, #1
  40326a:	443a      	add	r2, r7
  40326c:	2b07      	cmp	r3, #7
  40326e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403272:	9227      	str	r2, [sp, #156]	; 0x9c
  403274:	9326      	str	r3, [sp, #152]	; 0x98
  403276:	f108 0808 	add.w	r8, r8, #8
  40327a:	f77f ae5c 	ble.w	402f36 <_svfprintf_r+0xfe2>
  40327e:	aa25      	add	r2, sp, #148	; 0x94
  403280:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403282:	980c      	ldr	r0, [sp, #48]	; 0x30
  403284:	f001 ffca 	bl	40521c <__ssprint_r>
  403288:	2800      	cmp	r0, #0
  40328a:	f47e af35 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  40328e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403290:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403292:	46c8      	mov	r8, r9
  403294:	e64f      	b.n	402f36 <_svfprintf_r+0xfe2>
  403296:	3330      	adds	r3, #48	; 0x30
  403298:	2230      	movs	r2, #48	; 0x30
  40329a:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40329e:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4032a2:	ab22      	add	r3, sp, #136	; 0x88
  4032a4:	e70f      	b.n	4030c6 <_svfprintf_r+0x1172>
  4032a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032a8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4032aa:	4413      	add	r3, r2
  4032ac:	930e      	str	r3, [sp, #56]	; 0x38
  4032ae:	e775      	b.n	40319c <_svfprintf_r+0x1248>
  4032b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4032b2:	e5cb      	b.n	402e4c <_svfprintf_r+0xef8>
  4032b4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4032b6:	4e1d      	ldr	r6, [pc, #116]	; (40332c <_svfprintf_r+0x13d8>)
  4032b8:	2b00      	cmp	r3, #0
  4032ba:	bfb6      	itet	lt
  4032bc:	272d      	movlt	r7, #45	; 0x2d
  4032be:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4032c2:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4032c6:	4b1a      	ldr	r3, [pc, #104]	; (403330 <_svfprintf_r+0x13dc>)
  4032c8:	f7ff ba2f 	b.w	40272a <_svfprintf_r+0x7d6>
  4032cc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4032ce:	9808      	ldr	r0, [sp, #32]
  4032d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4032d2:	4639      	mov	r1, r7
  4032d4:	f7fe fd70 	bl	401db8 <__aeabi_dcmpeq>
  4032d8:	2800      	cmp	r0, #0
  4032da:	f47f ae7f 	bne.w	402fdc <_svfprintf_r+0x1088>
  4032de:	f1c5 0501 	rsb	r5, r5, #1
  4032e2:	951f      	str	r5, [sp, #124]	; 0x7c
  4032e4:	442c      	add	r4, r5
  4032e6:	e59e      	b.n	402e26 <_svfprintf_r+0xed2>
  4032e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032ea:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4032ec:	4413      	add	r3, r2
  4032ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4032f0:	441a      	add	r2, r3
  4032f2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4032f6:	920e      	str	r2, [sp, #56]	; 0x38
  4032f8:	9308      	str	r3, [sp, #32]
  4032fa:	e5c7      	b.n	402e8c <_svfprintf_r+0xf38>
  4032fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403300:	f1c3 0301 	rsb	r3, r3, #1
  403304:	441a      	add	r2, r3
  403306:	4613      	mov	r3, r2
  403308:	e7d0      	b.n	4032ac <_svfprintf_r+0x1358>
  40330a:	f01b 0301 	ands.w	r3, fp, #1
  40330e:	9312      	str	r3, [sp, #72]	; 0x48
  403310:	f47f aee2 	bne.w	4030d8 <_svfprintf_r+0x1184>
  403314:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403316:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40331a:	9308      	str	r3, [sp, #32]
  40331c:	e5b6      	b.n	402e8c <_svfprintf_r+0xf38>
  40331e:	bf00      	nop
  403320:	66666667 	.word	0x66666667
  403324:	00406924 	.word	0x00406924
  403328:	00406940 	.word	0x00406940
  40332c:	004068f8 	.word	0x004068f8
  403330:	004068f4 	.word	0x004068f4
  403334:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403336:	b913      	cbnz	r3, 40333e <_svfprintf_r+0x13ea>
  403338:	f01b 0f01 	tst.w	fp, #1
  40333c:	d002      	beq.n	403344 <_svfprintf_r+0x13f0>
  40333e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403340:	3301      	adds	r3, #1
  403342:	e7d4      	b.n	4032ee <_svfprintf_r+0x139a>
  403344:	2301      	movs	r3, #1
  403346:	e73a      	b.n	4031be <_svfprintf_r+0x126a>
  403348:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40334a:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40334e:	6828      	ldr	r0, [r5, #0]
  403350:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403354:	900a      	str	r0, [sp, #40]	; 0x28
  403356:	4628      	mov	r0, r5
  403358:	3004      	adds	r0, #4
  40335a:	46a2      	mov	sl, r4
  40335c:	900f      	str	r0, [sp, #60]	; 0x3c
  40335e:	f7fe be51 	b.w	402004 <_svfprintf_r+0xb0>
  403362:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403366:	f7ff b867 	b.w	402438 <_svfprintf_r+0x4e4>
  40336a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40336e:	f7ff ba15 	b.w	40279c <_svfprintf_r+0x848>
  403372:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403376:	e6a6      	b.n	4030c6 <_svfprintf_r+0x1172>
  403378:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40337c:	f7ff b8eb 	b.w	402556 <_svfprintf_r+0x602>
  403380:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403382:	230c      	movs	r3, #12
  403384:	6013      	str	r3, [r2, #0]
  403386:	f04f 33ff 	mov.w	r3, #4294967295
  40338a:	9309      	str	r3, [sp, #36]	; 0x24
  40338c:	f7fe bebd 	b.w	40210a <_svfprintf_r+0x1b6>
  403390:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403394:	f7ff b99a 	b.w	4026cc <_svfprintf_r+0x778>
  403398:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40339c:	f7ff b976 	b.w	40268c <_svfprintf_r+0x738>
  4033a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4033a4:	f7ff b959 	b.w	40265a <_svfprintf_r+0x706>
  4033a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4033ac:	f7ff b912 	b.w	4025d4 <_svfprintf_r+0x680>

004033b0 <register_fini>:
  4033b0:	4b02      	ldr	r3, [pc, #8]	; (4033bc <register_fini+0xc>)
  4033b2:	b113      	cbz	r3, 4033ba <register_fini+0xa>
  4033b4:	4802      	ldr	r0, [pc, #8]	; (4033c0 <register_fini+0x10>)
  4033b6:	f000 b805 	b.w	4033c4 <atexit>
  4033ba:	4770      	bx	lr
  4033bc:	00000000 	.word	0x00000000
  4033c0:	0040434d 	.word	0x0040434d

004033c4 <atexit>:
  4033c4:	2300      	movs	r3, #0
  4033c6:	4601      	mov	r1, r0
  4033c8:	461a      	mov	r2, r3
  4033ca:	4618      	mov	r0, r3
  4033cc:	f001 bfa4 	b.w	405318 <__register_exitproc>

004033d0 <quorem>:
  4033d0:	6902      	ldr	r2, [r0, #16]
  4033d2:	690b      	ldr	r3, [r1, #16]
  4033d4:	4293      	cmp	r3, r2
  4033d6:	f300 808d 	bgt.w	4034f4 <quorem+0x124>
  4033da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4033de:	f103 38ff 	add.w	r8, r3, #4294967295
  4033e2:	f101 0714 	add.w	r7, r1, #20
  4033e6:	f100 0b14 	add.w	fp, r0, #20
  4033ea:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4033ee:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4033f2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4033f6:	b083      	sub	sp, #12
  4033f8:	3201      	adds	r2, #1
  4033fa:	fbb3 f9f2 	udiv	r9, r3, r2
  4033fe:	eb0b 0304 	add.w	r3, fp, r4
  403402:	9400      	str	r4, [sp, #0]
  403404:	eb07 0a04 	add.w	sl, r7, r4
  403408:	9301      	str	r3, [sp, #4]
  40340a:	f1b9 0f00 	cmp.w	r9, #0
  40340e:	d039      	beq.n	403484 <quorem+0xb4>
  403410:	2500      	movs	r5, #0
  403412:	462e      	mov	r6, r5
  403414:	46bc      	mov	ip, r7
  403416:	46de      	mov	lr, fp
  403418:	f85c 4b04 	ldr.w	r4, [ip], #4
  40341c:	f8de 3000 	ldr.w	r3, [lr]
  403420:	b2a2      	uxth	r2, r4
  403422:	fb09 5502 	mla	r5, r9, r2, r5
  403426:	0c22      	lsrs	r2, r4, #16
  403428:	0c2c      	lsrs	r4, r5, #16
  40342a:	fb09 4202 	mla	r2, r9, r2, r4
  40342e:	b2ad      	uxth	r5, r5
  403430:	1b75      	subs	r5, r6, r5
  403432:	b296      	uxth	r6, r2
  403434:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403438:	fa15 f383 	uxtah	r3, r5, r3
  40343c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403440:	b29b      	uxth	r3, r3
  403442:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403446:	45e2      	cmp	sl, ip
  403448:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40344c:	f84e 3b04 	str.w	r3, [lr], #4
  403450:	ea4f 4626 	mov.w	r6, r6, asr #16
  403454:	d2e0      	bcs.n	403418 <quorem+0x48>
  403456:	9b00      	ldr	r3, [sp, #0]
  403458:	f85b 3003 	ldr.w	r3, [fp, r3]
  40345c:	b993      	cbnz	r3, 403484 <quorem+0xb4>
  40345e:	9c01      	ldr	r4, [sp, #4]
  403460:	1f23      	subs	r3, r4, #4
  403462:	459b      	cmp	fp, r3
  403464:	d20c      	bcs.n	403480 <quorem+0xb0>
  403466:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40346a:	b94b      	cbnz	r3, 403480 <quorem+0xb0>
  40346c:	f1a4 0308 	sub.w	r3, r4, #8
  403470:	e002      	b.n	403478 <quorem+0xa8>
  403472:	681a      	ldr	r2, [r3, #0]
  403474:	3b04      	subs	r3, #4
  403476:	b91a      	cbnz	r2, 403480 <quorem+0xb0>
  403478:	459b      	cmp	fp, r3
  40347a:	f108 38ff 	add.w	r8, r8, #4294967295
  40347e:	d3f8      	bcc.n	403472 <quorem+0xa2>
  403480:	f8c0 8010 	str.w	r8, [r0, #16]
  403484:	4604      	mov	r4, r0
  403486:	f001 fd37 	bl	404ef8 <__mcmp>
  40348a:	2800      	cmp	r0, #0
  40348c:	db2e      	blt.n	4034ec <quorem+0x11c>
  40348e:	f109 0901 	add.w	r9, r9, #1
  403492:	465d      	mov	r5, fp
  403494:	2300      	movs	r3, #0
  403496:	f857 1b04 	ldr.w	r1, [r7], #4
  40349a:	6828      	ldr	r0, [r5, #0]
  40349c:	b28a      	uxth	r2, r1
  40349e:	1a9a      	subs	r2, r3, r2
  4034a0:	0c0b      	lsrs	r3, r1, #16
  4034a2:	fa12 f280 	uxtah	r2, r2, r0
  4034a6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4034aa:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4034ae:	b292      	uxth	r2, r2
  4034b0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4034b4:	45ba      	cmp	sl, r7
  4034b6:	f845 2b04 	str.w	r2, [r5], #4
  4034ba:	ea4f 4323 	mov.w	r3, r3, asr #16
  4034be:	d2ea      	bcs.n	403496 <quorem+0xc6>
  4034c0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4034c4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4034c8:	b982      	cbnz	r2, 4034ec <quorem+0x11c>
  4034ca:	1f1a      	subs	r2, r3, #4
  4034cc:	4593      	cmp	fp, r2
  4034ce:	d20b      	bcs.n	4034e8 <quorem+0x118>
  4034d0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4034d4:	b942      	cbnz	r2, 4034e8 <quorem+0x118>
  4034d6:	3b08      	subs	r3, #8
  4034d8:	e002      	b.n	4034e0 <quorem+0x110>
  4034da:	681a      	ldr	r2, [r3, #0]
  4034dc:	3b04      	subs	r3, #4
  4034de:	b91a      	cbnz	r2, 4034e8 <quorem+0x118>
  4034e0:	459b      	cmp	fp, r3
  4034e2:	f108 38ff 	add.w	r8, r8, #4294967295
  4034e6:	d3f8      	bcc.n	4034da <quorem+0x10a>
  4034e8:	f8c4 8010 	str.w	r8, [r4, #16]
  4034ec:	4648      	mov	r0, r9
  4034ee:	b003      	add	sp, #12
  4034f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034f4:	2000      	movs	r0, #0
  4034f6:	4770      	bx	lr

004034f8 <_dtoa_r>:
  4034f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034fc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4034fe:	b09b      	sub	sp, #108	; 0x6c
  403500:	4604      	mov	r4, r0
  403502:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403504:	4692      	mov	sl, r2
  403506:	469b      	mov	fp, r3
  403508:	b141      	cbz	r1, 40351c <_dtoa_r+0x24>
  40350a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40350c:	604a      	str	r2, [r1, #4]
  40350e:	2301      	movs	r3, #1
  403510:	4093      	lsls	r3, r2
  403512:	608b      	str	r3, [r1, #8]
  403514:	f001 fb18 	bl	404b48 <_Bfree>
  403518:	2300      	movs	r3, #0
  40351a:	6423      	str	r3, [r4, #64]	; 0x40
  40351c:	f1bb 0f00 	cmp.w	fp, #0
  403520:	465d      	mov	r5, fp
  403522:	db35      	blt.n	403590 <_dtoa_r+0x98>
  403524:	2300      	movs	r3, #0
  403526:	6033      	str	r3, [r6, #0]
  403528:	4b9d      	ldr	r3, [pc, #628]	; (4037a0 <_dtoa_r+0x2a8>)
  40352a:	43ab      	bics	r3, r5
  40352c:	d015      	beq.n	40355a <_dtoa_r+0x62>
  40352e:	4650      	mov	r0, sl
  403530:	4659      	mov	r1, fp
  403532:	2200      	movs	r2, #0
  403534:	2300      	movs	r3, #0
  403536:	f7fe fc3f 	bl	401db8 <__aeabi_dcmpeq>
  40353a:	4680      	mov	r8, r0
  40353c:	2800      	cmp	r0, #0
  40353e:	d02d      	beq.n	40359c <_dtoa_r+0xa4>
  403540:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403542:	2301      	movs	r3, #1
  403544:	6013      	str	r3, [r2, #0]
  403546:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403548:	2b00      	cmp	r3, #0
  40354a:	f000 80bd 	beq.w	4036c8 <_dtoa_r+0x1d0>
  40354e:	4895      	ldr	r0, [pc, #596]	; (4037a4 <_dtoa_r+0x2ac>)
  403550:	6018      	str	r0, [r3, #0]
  403552:	3801      	subs	r0, #1
  403554:	b01b      	add	sp, #108	; 0x6c
  403556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40355a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40355c:	f242 730f 	movw	r3, #9999	; 0x270f
  403560:	6013      	str	r3, [r2, #0]
  403562:	f1ba 0f00 	cmp.w	sl, #0
  403566:	d10d      	bne.n	403584 <_dtoa_r+0x8c>
  403568:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40356c:	b955      	cbnz	r5, 403584 <_dtoa_r+0x8c>
  40356e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403570:	488d      	ldr	r0, [pc, #564]	; (4037a8 <_dtoa_r+0x2b0>)
  403572:	2b00      	cmp	r3, #0
  403574:	d0ee      	beq.n	403554 <_dtoa_r+0x5c>
  403576:	f100 0308 	add.w	r3, r0, #8
  40357a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40357c:	6013      	str	r3, [r2, #0]
  40357e:	b01b      	add	sp, #108	; 0x6c
  403580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403584:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403586:	4889      	ldr	r0, [pc, #548]	; (4037ac <_dtoa_r+0x2b4>)
  403588:	2b00      	cmp	r3, #0
  40358a:	d0e3      	beq.n	403554 <_dtoa_r+0x5c>
  40358c:	1cc3      	adds	r3, r0, #3
  40358e:	e7f4      	b.n	40357a <_dtoa_r+0x82>
  403590:	2301      	movs	r3, #1
  403592:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403596:	6033      	str	r3, [r6, #0]
  403598:	46ab      	mov	fp, r5
  40359a:	e7c5      	b.n	403528 <_dtoa_r+0x30>
  40359c:	aa18      	add	r2, sp, #96	; 0x60
  40359e:	ab19      	add	r3, sp, #100	; 0x64
  4035a0:	9201      	str	r2, [sp, #4]
  4035a2:	9300      	str	r3, [sp, #0]
  4035a4:	4652      	mov	r2, sl
  4035a6:	465b      	mov	r3, fp
  4035a8:	4620      	mov	r0, r4
  4035aa:	f001 fd45 	bl	405038 <__d2b>
  4035ae:	0d2b      	lsrs	r3, r5, #20
  4035b0:	4681      	mov	r9, r0
  4035b2:	d071      	beq.n	403698 <_dtoa_r+0x1a0>
  4035b4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4035b8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4035bc:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4035be:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4035c2:	4650      	mov	r0, sl
  4035c4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4035c8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4035cc:	2200      	movs	r2, #0
  4035ce:	4b78      	ldr	r3, [pc, #480]	; (4037b0 <_dtoa_r+0x2b8>)
  4035d0:	f7fd ffd6 	bl	401580 <__aeabi_dsub>
  4035d4:	a36c      	add	r3, pc, #432	; (adr r3, 403788 <_dtoa_r+0x290>)
  4035d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035da:	f7fe f985 	bl	4018e8 <__aeabi_dmul>
  4035de:	a36c      	add	r3, pc, #432	; (adr r3, 403790 <_dtoa_r+0x298>)
  4035e0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035e4:	f7fd ffce 	bl	401584 <__adddf3>
  4035e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4035ec:	4630      	mov	r0, r6
  4035ee:	f7fe f915 	bl	40181c <__aeabi_i2d>
  4035f2:	a369      	add	r3, pc, #420	; (adr r3, 403798 <_dtoa_r+0x2a0>)
  4035f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035f8:	f7fe f976 	bl	4018e8 <__aeabi_dmul>
  4035fc:	4602      	mov	r2, r0
  4035fe:	460b      	mov	r3, r1
  403600:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403604:	f7fd ffbe 	bl	401584 <__adddf3>
  403608:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40360c:	f002 fa90 	bl	405b30 <__aeabi_d2iz>
  403610:	2200      	movs	r2, #0
  403612:	9002      	str	r0, [sp, #8]
  403614:	2300      	movs	r3, #0
  403616:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40361a:	f7fe fbd7 	bl	401dcc <__aeabi_dcmplt>
  40361e:	2800      	cmp	r0, #0
  403620:	f040 8173 	bne.w	40390a <_dtoa_r+0x412>
  403624:	9d02      	ldr	r5, [sp, #8]
  403626:	2d16      	cmp	r5, #22
  403628:	f200 815d 	bhi.w	4038e6 <_dtoa_r+0x3ee>
  40362c:	4b61      	ldr	r3, [pc, #388]	; (4037b4 <_dtoa_r+0x2bc>)
  40362e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403632:	e9d3 0100 	ldrd	r0, r1, [r3]
  403636:	4652      	mov	r2, sl
  403638:	465b      	mov	r3, fp
  40363a:	f7fe fbe5 	bl	401e08 <__aeabi_dcmpgt>
  40363e:	2800      	cmp	r0, #0
  403640:	f000 81c5 	beq.w	4039ce <_dtoa_r+0x4d6>
  403644:	1e6b      	subs	r3, r5, #1
  403646:	9302      	str	r3, [sp, #8]
  403648:	2300      	movs	r3, #0
  40364a:	930e      	str	r3, [sp, #56]	; 0x38
  40364c:	1bbf      	subs	r7, r7, r6
  40364e:	1e7b      	subs	r3, r7, #1
  403650:	9306      	str	r3, [sp, #24]
  403652:	f100 8154 	bmi.w	4038fe <_dtoa_r+0x406>
  403656:	2300      	movs	r3, #0
  403658:	9308      	str	r3, [sp, #32]
  40365a:	9b02      	ldr	r3, [sp, #8]
  40365c:	2b00      	cmp	r3, #0
  40365e:	f2c0 8145 	blt.w	4038ec <_dtoa_r+0x3f4>
  403662:	9a06      	ldr	r2, [sp, #24]
  403664:	930d      	str	r3, [sp, #52]	; 0x34
  403666:	4611      	mov	r1, r2
  403668:	4419      	add	r1, r3
  40366a:	2300      	movs	r3, #0
  40366c:	9106      	str	r1, [sp, #24]
  40366e:	930c      	str	r3, [sp, #48]	; 0x30
  403670:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403672:	2b09      	cmp	r3, #9
  403674:	d82a      	bhi.n	4036cc <_dtoa_r+0x1d4>
  403676:	2b05      	cmp	r3, #5
  403678:	f340 865b 	ble.w	404332 <_dtoa_r+0xe3a>
  40367c:	3b04      	subs	r3, #4
  40367e:	9324      	str	r3, [sp, #144]	; 0x90
  403680:	2500      	movs	r5, #0
  403682:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403684:	3b02      	subs	r3, #2
  403686:	2b03      	cmp	r3, #3
  403688:	f200 8642 	bhi.w	404310 <_dtoa_r+0xe18>
  40368c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403690:	02c903d4 	.word	0x02c903d4
  403694:	046103df 	.word	0x046103df
  403698:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40369a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40369c:	443e      	add	r6, r7
  40369e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4036a2:	2b20      	cmp	r3, #32
  4036a4:	f340 818e 	ble.w	4039c4 <_dtoa_r+0x4cc>
  4036a8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4036ac:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4036b0:	409d      	lsls	r5, r3
  4036b2:	fa2a f000 	lsr.w	r0, sl, r0
  4036b6:	4328      	orrs	r0, r5
  4036b8:	f7fe f8a0 	bl	4017fc <__aeabi_ui2d>
  4036bc:	2301      	movs	r3, #1
  4036be:	3e01      	subs	r6, #1
  4036c0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4036c4:	9314      	str	r3, [sp, #80]	; 0x50
  4036c6:	e781      	b.n	4035cc <_dtoa_r+0xd4>
  4036c8:	483b      	ldr	r0, [pc, #236]	; (4037b8 <_dtoa_r+0x2c0>)
  4036ca:	e743      	b.n	403554 <_dtoa_r+0x5c>
  4036cc:	2100      	movs	r1, #0
  4036ce:	6461      	str	r1, [r4, #68]	; 0x44
  4036d0:	4620      	mov	r0, r4
  4036d2:	9125      	str	r1, [sp, #148]	; 0x94
  4036d4:	f001 fa12 	bl	404afc <_Balloc>
  4036d8:	f04f 33ff 	mov.w	r3, #4294967295
  4036dc:	930a      	str	r3, [sp, #40]	; 0x28
  4036de:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4036e0:	930f      	str	r3, [sp, #60]	; 0x3c
  4036e2:	2301      	movs	r3, #1
  4036e4:	9004      	str	r0, [sp, #16]
  4036e6:	6420      	str	r0, [r4, #64]	; 0x40
  4036e8:	9224      	str	r2, [sp, #144]	; 0x90
  4036ea:	930b      	str	r3, [sp, #44]	; 0x2c
  4036ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4036ee:	2b00      	cmp	r3, #0
  4036f0:	f2c0 80d9 	blt.w	4038a6 <_dtoa_r+0x3ae>
  4036f4:	9a02      	ldr	r2, [sp, #8]
  4036f6:	2a0e      	cmp	r2, #14
  4036f8:	f300 80d5 	bgt.w	4038a6 <_dtoa_r+0x3ae>
  4036fc:	4b2d      	ldr	r3, [pc, #180]	; (4037b4 <_dtoa_r+0x2bc>)
  4036fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403702:	e9d3 2300 	ldrd	r2, r3, [r3]
  403706:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40370a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40370c:	2b00      	cmp	r3, #0
  40370e:	f2c0 83ba 	blt.w	403e86 <_dtoa_r+0x98e>
  403712:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403716:	4650      	mov	r0, sl
  403718:	462a      	mov	r2, r5
  40371a:	4633      	mov	r3, r6
  40371c:	4659      	mov	r1, fp
  40371e:	f7fe fa0d 	bl	401b3c <__aeabi_ddiv>
  403722:	f002 fa05 	bl	405b30 <__aeabi_d2iz>
  403726:	4680      	mov	r8, r0
  403728:	f7fe f878 	bl	40181c <__aeabi_i2d>
  40372c:	462a      	mov	r2, r5
  40372e:	4633      	mov	r3, r6
  403730:	f7fe f8da 	bl	4018e8 <__aeabi_dmul>
  403734:	460b      	mov	r3, r1
  403736:	4602      	mov	r2, r0
  403738:	4659      	mov	r1, fp
  40373a:	4650      	mov	r0, sl
  40373c:	f7fd ff20 	bl	401580 <__aeabi_dsub>
  403740:	9d04      	ldr	r5, [sp, #16]
  403742:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403746:	702b      	strb	r3, [r5, #0]
  403748:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40374a:	2b01      	cmp	r3, #1
  40374c:	4606      	mov	r6, r0
  40374e:	460f      	mov	r7, r1
  403750:	f105 0501 	add.w	r5, r5, #1
  403754:	d068      	beq.n	403828 <_dtoa_r+0x330>
  403756:	2200      	movs	r2, #0
  403758:	4b18      	ldr	r3, [pc, #96]	; (4037bc <_dtoa_r+0x2c4>)
  40375a:	f7fe f8c5 	bl	4018e8 <__aeabi_dmul>
  40375e:	2200      	movs	r2, #0
  403760:	2300      	movs	r3, #0
  403762:	4606      	mov	r6, r0
  403764:	460f      	mov	r7, r1
  403766:	f7fe fb27 	bl	401db8 <__aeabi_dcmpeq>
  40376a:	2800      	cmp	r0, #0
  40376c:	f040 8088 	bne.w	403880 <_dtoa_r+0x388>
  403770:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403774:	f04f 0a00 	mov.w	sl, #0
  403778:	f8df b040 	ldr.w	fp, [pc, #64]	; 4037bc <_dtoa_r+0x2c4>
  40377c:	940c      	str	r4, [sp, #48]	; 0x30
  40377e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403782:	e028      	b.n	4037d6 <_dtoa_r+0x2de>
  403784:	f3af 8000 	nop.w
  403788:	636f4361 	.word	0x636f4361
  40378c:	3fd287a7 	.word	0x3fd287a7
  403790:	8b60c8b3 	.word	0x8b60c8b3
  403794:	3fc68a28 	.word	0x3fc68a28
  403798:	509f79fb 	.word	0x509f79fb
  40379c:	3fd34413 	.word	0x3fd34413
  4037a0:	7ff00000 	.word	0x7ff00000
  4037a4:	0040692d 	.word	0x0040692d
  4037a8:	00406950 	.word	0x00406950
  4037ac:	0040695c 	.word	0x0040695c
  4037b0:	3ff80000 	.word	0x3ff80000
  4037b4:	00406988 	.word	0x00406988
  4037b8:	0040692c 	.word	0x0040692c
  4037bc:	40240000 	.word	0x40240000
  4037c0:	f7fe f892 	bl	4018e8 <__aeabi_dmul>
  4037c4:	2200      	movs	r2, #0
  4037c6:	2300      	movs	r3, #0
  4037c8:	4606      	mov	r6, r0
  4037ca:	460f      	mov	r7, r1
  4037cc:	f7fe faf4 	bl	401db8 <__aeabi_dcmpeq>
  4037d0:	2800      	cmp	r0, #0
  4037d2:	f040 83c1 	bne.w	403f58 <_dtoa_r+0xa60>
  4037d6:	4642      	mov	r2, r8
  4037d8:	464b      	mov	r3, r9
  4037da:	4630      	mov	r0, r6
  4037dc:	4639      	mov	r1, r7
  4037de:	f7fe f9ad 	bl	401b3c <__aeabi_ddiv>
  4037e2:	f002 f9a5 	bl	405b30 <__aeabi_d2iz>
  4037e6:	4604      	mov	r4, r0
  4037e8:	f7fe f818 	bl	40181c <__aeabi_i2d>
  4037ec:	4642      	mov	r2, r8
  4037ee:	464b      	mov	r3, r9
  4037f0:	f7fe f87a 	bl	4018e8 <__aeabi_dmul>
  4037f4:	4602      	mov	r2, r0
  4037f6:	460b      	mov	r3, r1
  4037f8:	4630      	mov	r0, r6
  4037fa:	4639      	mov	r1, r7
  4037fc:	f7fd fec0 	bl	401580 <__aeabi_dsub>
  403800:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403804:	9e04      	ldr	r6, [sp, #16]
  403806:	f805 eb01 	strb.w	lr, [r5], #1
  40380a:	eba5 0e06 	sub.w	lr, r5, r6
  40380e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403810:	45b6      	cmp	lr, r6
  403812:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403816:	4652      	mov	r2, sl
  403818:	465b      	mov	r3, fp
  40381a:	d1d1      	bne.n	4037c0 <_dtoa_r+0x2c8>
  40381c:	46a0      	mov	r8, r4
  40381e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403822:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403824:	4606      	mov	r6, r0
  403826:	460f      	mov	r7, r1
  403828:	4632      	mov	r2, r6
  40382a:	463b      	mov	r3, r7
  40382c:	4630      	mov	r0, r6
  40382e:	4639      	mov	r1, r7
  403830:	f7fd fea8 	bl	401584 <__adddf3>
  403834:	4606      	mov	r6, r0
  403836:	460f      	mov	r7, r1
  403838:	4602      	mov	r2, r0
  40383a:	460b      	mov	r3, r1
  40383c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403840:	f7fe fac4 	bl	401dcc <__aeabi_dcmplt>
  403844:	b948      	cbnz	r0, 40385a <_dtoa_r+0x362>
  403846:	4632      	mov	r2, r6
  403848:	463b      	mov	r3, r7
  40384a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40384e:	f7fe fab3 	bl	401db8 <__aeabi_dcmpeq>
  403852:	b1a8      	cbz	r0, 403880 <_dtoa_r+0x388>
  403854:	f018 0f01 	tst.w	r8, #1
  403858:	d012      	beq.n	403880 <_dtoa_r+0x388>
  40385a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40385e:	9a04      	ldr	r2, [sp, #16]
  403860:	1e6b      	subs	r3, r5, #1
  403862:	e004      	b.n	40386e <_dtoa_r+0x376>
  403864:	429a      	cmp	r2, r3
  403866:	f000 8401 	beq.w	40406c <_dtoa_r+0xb74>
  40386a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40386e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403872:	f103 0501 	add.w	r5, r3, #1
  403876:	d0f5      	beq.n	403864 <_dtoa_r+0x36c>
  403878:	f108 0801 	add.w	r8, r8, #1
  40387c:	f883 8000 	strb.w	r8, [r3]
  403880:	4649      	mov	r1, r9
  403882:	4620      	mov	r0, r4
  403884:	f001 f960 	bl	404b48 <_Bfree>
  403888:	2200      	movs	r2, #0
  40388a:	9b02      	ldr	r3, [sp, #8]
  40388c:	702a      	strb	r2, [r5, #0]
  40388e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403890:	3301      	adds	r3, #1
  403892:	6013      	str	r3, [r2, #0]
  403894:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403896:	2b00      	cmp	r3, #0
  403898:	f000 839e 	beq.w	403fd8 <_dtoa_r+0xae0>
  40389c:	9804      	ldr	r0, [sp, #16]
  40389e:	601d      	str	r5, [r3, #0]
  4038a0:	b01b      	add	sp, #108	; 0x6c
  4038a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4038a8:	2a00      	cmp	r2, #0
  4038aa:	d03e      	beq.n	40392a <_dtoa_r+0x432>
  4038ac:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4038ae:	2a01      	cmp	r2, #1
  4038b0:	f340 8311 	ble.w	403ed6 <_dtoa_r+0x9de>
  4038b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4038b8:	1e5f      	subs	r7, r3, #1
  4038ba:	42ba      	cmp	r2, r7
  4038bc:	f2c0 838f 	blt.w	403fde <_dtoa_r+0xae6>
  4038c0:	1bd7      	subs	r7, r2, r7
  4038c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038c4:	2b00      	cmp	r3, #0
  4038c6:	f2c0 848b 	blt.w	4041e0 <_dtoa_r+0xce8>
  4038ca:	9d08      	ldr	r5, [sp, #32]
  4038cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038ce:	9a08      	ldr	r2, [sp, #32]
  4038d0:	441a      	add	r2, r3
  4038d2:	9208      	str	r2, [sp, #32]
  4038d4:	9a06      	ldr	r2, [sp, #24]
  4038d6:	2101      	movs	r1, #1
  4038d8:	441a      	add	r2, r3
  4038da:	4620      	mov	r0, r4
  4038dc:	9206      	str	r2, [sp, #24]
  4038de:	f001 f9cd 	bl	404c7c <__i2b>
  4038e2:	4606      	mov	r6, r0
  4038e4:	e024      	b.n	403930 <_dtoa_r+0x438>
  4038e6:	2301      	movs	r3, #1
  4038e8:	930e      	str	r3, [sp, #56]	; 0x38
  4038ea:	e6af      	b.n	40364c <_dtoa_r+0x154>
  4038ec:	9a08      	ldr	r2, [sp, #32]
  4038ee:	9b02      	ldr	r3, [sp, #8]
  4038f0:	1ad2      	subs	r2, r2, r3
  4038f2:	425b      	negs	r3, r3
  4038f4:	930c      	str	r3, [sp, #48]	; 0x30
  4038f6:	2300      	movs	r3, #0
  4038f8:	9208      	str	r2, [sp, #32]
  4038fa:	930d      	str	r3, [sp, #52]	; 0x34
  4038fc:	e6b8      	b.n	403670 <_dtoa_r+0x178>
  4038fe:	f1c7 0301 	rsb	r3, r7, #1
  403902:	9308      	str	r3, [sp, #32]
  403904:	2300      	movs	r3, #0
  403906:	9306      	str	r3, [sp, #24]
  403908:	e6a7      	b.n	40365a <_dtoa_r+0x162>
  40390a:	9d02      	ldr	r5, [sp, #8]
  40390c:	4628      	mov	r0, r5
  40390e:	f7fd ff85 	bl	40181c <__aeabi_i2d>
  403912:	4602      	mov	r2, r0
  403914:	460b      	mov	r3, r1
  403916:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40391a:	f7fe fa4d 	bl	401db8 <__aeabi_dcmpeq>
  40391e:	2800      	cmp	r0, #0
  403920:	f47f ae80 	bne.w	403624 <_dtoa_r+0x12c>
  403924:	1e6b      	subs	r3, r5, #1
  403926:	9302      	str	r3, [sp, #8]
  403928:	e67c      	b.n	403624 <_dtoa_r+0x12c>
  40392a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40392c:	9d08      	ldr	r5, [sp, #32]
  40392e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403930:	2d00      	cmp	r5, #0
  403932:	dd0c      	ble.n	40394e <_dtoa_r+0x456>
  403934:	9906      	ldr	r1, [sp, #24]
  403936:	2900      	cmp	r1, #0
  403938:	460b      	mov	r3, r1
  40393a:	dd08      	ble.n	40394e <_dtoa_r+0x456>
  40393c:	42a9      	cmp	r1, r5
  40393e:	9a08      	ldr	r2, [sp, #32]
  403940:	bfa8      	it	ge
  403942:	462b      	movge	r3, r5
  403944:	1ad2      	subs	r2, r2, r3
  403946:	1aed      	subs	r5, r5, r3
  403948:	1acb      	subs	r3, r1, r3
  40394a:	9208      	str	r2, [sp, #32]
  40394c:	9306      	str	r3, [sp, #24]
  40394e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403950:	b1d3      	cbz	r3, 403988 <_dtoa_r+0x490>
  403952:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403954:	2b00      	cmp	r3, #0
  403956:	f000 82b7 	beq.w	403ec8 <_dtoa_r+0x9d0>
  40395a:	2f00      	cmp	r7, #0
  40395c:	dd10      	ble.n	403980 <_dtoa_r+0x488>
  40395e:	4631      	mov	r1, r6
  403960:	463a      	mov	r2, r7
  403962:	4620      	mov	r0, r4
  403964:	f001 fa26 	bl	404db4 <__pow5mult>
  403968:	464a      	mov	r2, r9
  40396a:	4601      	mov	r1, r0
  40396c:	4606      	mov	r6, r0
  40396e:	4620      	mov	r0, r4
  403970:	f001 f98e 	bl	404c90 <__multiply>
  403974:	4649      	mov	r1, r9
  403976:	4680      	mov	r8, r0
  403978:	4620      	mov	r0, r4
  40397a:	f001 f8e5 	bl	404b48 <_Bfree>
  40397e:	46c1      	mov	r9, r8
  403980:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403982:	1bda      	subs	r2, r3, r7
  403984:	f040 82a1 	bne.w	403eca <_dtoa_r+0x9d2>
  403988:	2101      	movs	r1, #1
  40398a:	4620      	mov	r0, r4
  40398c:	f001 f976 	bl	404c7c <__i2b>
  403990:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403992:	2b00      	cmp	r3, #0
  403994:	4680      	mov	r8, r0
  403996:	dd1c      	ble.n	4039d2 <_dtoa_r+0x4da>
  403998:	4601      	mov	r1, r0
  40399a:	461a      	mov	r2, r3
  40399c:	4620      	mov	r0, r4
  40399e:	f001 fa09 	bl	404db4 <__pow5mult>
  4039a2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039a4:	2b01      	cmp	r3, #1
  4039a6:	4680      	mov	r8, r0
  4039a8:	f340 8254 	ble.w	403e54 <_dtoa_r+0x95c>
  4039ac:	2300      	movs	r3, #0
  4039ae:	930c      	str	r3, [sp, #48]	; 0x30
  4039b0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4039b4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4039b8:	6918      	ldr	r0, [r3, #16]
  4039ba:	f001 f90f 	bl	404bdc <__hi0bits>
  4039be:	f1c0 0020 	rsb	r0, r0, #32
  4039c2:	e010      	b.n	4039e6 <_dtoa_r+0x4ee>
  4039c4:	f1c3 0520 	rsb	r5, r3, #32
  4039c8:	fa0a f005 	lsl.w	r0, sl, r5
  4039cc:	e674      	b.n	4036b8 <_dtoa_r+0x1c0>
  4039ce:	900e      	str	r0, [sp, #56]	; 0x38
  4039d0:	e63c      	b.n	40364c <_dtoa_r+0x154>
  4039d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039d4:	2b01      	cmp	r3, #1
  4039d6:	f340 8287 	ble.w	403ee8 <_dtoa_r+0x9f0>
  4039da:	2300      	movs	r3, #0
  4039dc:	930c      	str	r3, [sp, #48]	; 0x30
  4039de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4039e0:	2001      	movs	r0, #1
  4039e2:	2b00      	cmp	r3, #0
  4039e4:	d1e4      	bne.n	4039b0 <_dtoa_r+0x4b8>
  4039e6:	9a06      	ldr	r2, [sp, #24]
  4039e8:	4410      	add	r0, r2
  4039ea:	f010 001f 	ands.w	r0, r0, #31
  4039ee:	f000 80a1 	beq.w	403b34 <_dtoa_r+0x63c>
  4039f2:	f1c0 0320 	rsb	r3, r0, #32
  4039f6:	2b04      	cmp	r3, #4
  4039f8:	f340 849e 	ble.w	404338 <_dtoa_r+0xe40>
  4039fc:	9b08      	ldr	r3, [sp, #32]
  4039fe:	f1c0 001c 	rsb	r0, r0, #28
  403a02:	4403      	add	r3, r0
  403a04:	9308      	str	r3, [sp, #32]
  403a06:	4613      	mov	r3, r2
  403a08:	4403      	add	r3, r0
  403a0a:	4405      	add	r5, r0
  403a0c:	9306      	str	r3, [sp, #24]
  403a0e:	9b08      	ldr	r3, [sp, #32]
  403a10:	2b00      	cmp	r3, #0
  403a12:	dd05      	ble.n	403a20 <_dtoa_r+0x528>
  403a14:	4649      	mov	r1, r9
  403a16:	461a      	mov	r2, r3
  403a18:	4620      	mov	r0, r4
  403a1a:	f001 fa1b 	bl	404e54 <__lshift>
  403a1e:	4681      	mov	r9, r0
  403a20:	9b06      	ldr	r3, [sp, #24]
  403a22:	2b00      	cmp	r3, #0
  403a24:	dd05      	ble.n	403a32 <_dtoa_r+0x53a>
  403a26:	4641      	mov	r1, r8
  403a28:	461a      	mov	r2, r3
  403a2a:	4620      	mov	r0, r4
  403a2c:	f001 fa12 	bl	404e54 <__lshift>
  403a30:	4680      	mov	r8, r0
  403a32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403a34:	2b00      	cmp	r3, #0
  403a36:	f040 8086 	bne.w	403b46 <_dtoa_r+0x64e>
  403a3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a3c:	2b00      	cmp	r3, #0
  403a3e:	f340 8266 	ble.w	403f0e <_dtoa_r+0xa16>
  403a42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403a44:	2b00      	cmp	r3, #0
  403a46:	f000 8098 	beq.w	403b7a <_dtoa_r+0x682>
  403a4a:	2d00      	cmp	r5, #0
  403a4c:	dd05      	ble.n	403a5a <_dtoa_r+0x562>
  403a4e:	4631      	mov	r1, r6
  403a50:	462a      	mov	r2, r5
  403a52:	4620      	mov	r0, r4
  403a54:	f001 f9fe 	bl	404e54 <__lshift>
  403a58:	4606      	mov	r6, r0
  403a5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403a5c:	2b00      	cmp	r3, #0
  403a5e:	f040 8337 	bne.w	4040d0 <_dtoa_r+0xbd8>
  403a62:	9606      	str	r6, [sp, #24]
  403a64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a66:	9a04      	ldr	r2, [sp, #16]
  403a68:	f8dd b018 	ldr.w	fp, [sp, #24]
  403a6c:	3b01      	subs	r3, #1
  403a6e:	18d3      	adds	r3, r2, r3
  403a70:	930b      	str	r3, [sp, #44]	; 0x2c
  403a72:	f00a 0301 	and.w	r3, sl, #1
  403a76:	930c      	str	r3, [sp, #48]	; 0x30
  403a78:	4617      	mov	r7, r2
  403a7a:	46c2      	mov	sl, r8
  403a7c:	4651      	mov	r1, sl
  403a7e:	4648      	mov	r0, r9
  403a80:	f7ff fca6 	bl	4033d0 <quorem>
  403a84:	4631      	mov	r1, r6
  403a86:	4605      	mov	r5, r0
  403a88:	4648      	mov	r0, r9
  403a8a:	f001 fa35 	bl	404ef8 <__mcmp>
  403a8e:	465a      	mov	r2, fp
  403a90:	900a      	str	r0, [sp, #40]	; 0x28
  403a92:	4651      	mov	r1, sl
  403a94:	4620      	mov	r0, r4
  403a96:	f001 fa4b 	bl	404f30 <__mdiff>
  403a9a:	68c2      	ldr	r2, [r0, #12]
  403a9c:	4680      	mov	r8, r0
  403a9e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403aa2:	2a00      	cmp	r2, #0
  403aa4:	f040 822b 	bne.w	403efe <_dtoa_r+0xa06>
  403aa8:	4601      	mov	r1, r0
  403aaa:	4648      	mov	r0, r9
  403aac:	9308      	str	r3, [sp, #32]
  403aae:	f001 fa23 	bl	404ef8 <__mcmp>
  403ab2:	4641      	mov	r1, r8
  403ab4:	9006      	str	r0, [sp, #24]
  403ab6:	4620      	mov	r0, r4
  403ab8:	f001 f846 	bl	404b48 <_Bfree>
  403abc:	9a06      	ldr	r2, [sp, #24]
  403abe:	9b08      	ldr	r3, [sp, #32]
  403ac0:	b932      	cbnz	r2, 403ad0 <_dtoa_r+0x5d8>
  403ac2:	9924      	ldr	r1, [sp, #144]	; 0x90
  403ac4:	b921      	cbnz	r1, 403ad0 <_dtoa_r+0x5d8>
  403ac6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403ac8:	2a00      	cmp	r2, #0
  403aca:	f000 83ef 	beq.w	4042ac <_dtoa_r+0xdb4>
  403ace:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403ad0:	990a      	ldr	r1, [sp, #40]	; 0x28
  403ad2:	2900      	cmp	r1, #0
  403ad4:	f2c0 829f 	blt.w	404016 <_dtoa_r+0xb1e>
  403ad8:	d105      	bne.n	403ae6 <_dtoa_r+0x5ee>
  403ada:	9924      	ldr	r1, [sp, #144]	; 0x90
  403adc:	b919      	cbnz	r1, 403ae6 <_dtoa_r+0x5ee>
  403ade:	990c      	ldr	r1, [sp, #48]	; 0x30
  403ae0:	2900      	cmp	r1, #0
  403ae2:	f000 8298 	beq.w	404016 <_dtoa_r+0xb1e>
  403ae6:	2a00      	cmp	r2, #0
  403ae8:	f300 8306 	bgt.w	4040f8 <_dtoa_r+0xc00>
  403aec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403aee:	703b      	strb	r3, [r7, #0]
  403af0:	f107 0801 	add.w	r8, r7, #1
  403af4:	4297      	cmp	r7, r2
  403af6:	4645      	mov	r5, r8
  403af8:	f000 830c 	beq.w	404114 <_dtoa_r+0xc1c>
  403afc:	4649      	mov	r1, r9
  403afe:	2300      	movs	r3, #0
  403b00:	220a      	movs	r2, #10
  403b02:	4620      	mov	r0, r4
  403b04:	f001 f82a 	bl	404b5c <__multadd>
  403b08:	455e      	cmp	r6, fp
  403b0a:	4681      	mov	r9, r0
  403b0c:	4631      	mov	r1, r6
  403b0e:	f04f 0300 	mov.w	r3, #0
  403b12:	f04f 020a 	mov.w	r2, #10
  403b16:	4620      	mov	r0, r4
  403b18:	f000 81eb 	beq.w	403ef2 <_dtoa_r+0x9fa>
  403b1c:	f001 f81e 	bl	404b5c <__multadd>
  403b20:	4659      	mov	r1, fp
  403b22:	4606      	mov	r6, r0
  403b24:	2300      	movs	r3, #0
  403b26:	220a      	movs	r2, #10
  403b28:	4620      	mov	r0, r4
  403b2a:	f001 f817 	bl	404b5c <__multadd>
  403b2e:	4647      	mov	r7, r8
  403b30:	4683      	mov	fp, r0
  403b32:	e7a3      	b.n	403a7c <_dtoa_r+0x584>
  403b34:	201c      	movs	r0, #28
  403b36:	9b08      	ldr	r3, [sp, #32]
  403b38:	4403      	add	r3, r0
  403b3a:	9308      	str	r3, [sp, #32]
  403b3c:	9b06      	ldr	r3, [sp, #24]
  403b3e:	4403      	add	r3, r0
  403b40:	4405      	add	r5, r0
  403b42:	9306      	str	r3, [sp, #24]
  403b44:	e763      	b.n	403a0e <_dtoa_r+0x516>
  403b46:	4641      	mov	r1, r8
  403b48:	4648      	mov	r0, r9
  403b4a:	f001 f9d5 	bl	404ef8 <__mcmp>
  403b4e:	2800      	cmp	r0, #0
  403b50:	f6bf af73 	bge.w	403a3a <_dtoa_r+0x542>
  403b54:	9f02      	ldr	r7, [sp, #8]
  403b56:	4649      	mov	r1, r9
  403b58:	2300      	movs	r3, #0
  403b5a:	220a      	movs	r2, #10
  403b5c:	4620      	mov	r0, r4
  403b5e:	3f01      	subs	r7, #1
  403b60:	9702      	str	r7, [sp, #8]
  403b62:	f000 fffb 	bl	404b5c <__multadd>
  403b66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403b68:	4681      	mov	r9, r0
  403b6a:	2b00      	cmp	r3, #0
  403b6c:	f040 83b6 	bne.w	4042dc <_dtoa_r+0xde4>
  403b70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403b72:	2b00      	cmp	r3, #0
  403b74:	f340 83bf 	ble.w	4042f6 <_dtoa_r+0xdfe>
  403b78:	930a      	str	r3, [sp, #40]	; 0x28
  403b7a:	f8dd b010 	ldr.w	fp, [sp, #16]
  403b7e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403b80:	465d      	mov	r5, fp
  403b82:	e002      	b.n	403b8a <_dtoa_r+0x692>
  403b84:	f000 ffea 	bl	404b5c <__multadd>
  403b88:	4681      	mov	r9, r0
  403b8a:	4641      	mov	r1, r8
  403b8c:	4648      	mov	r0, r9
  403b8e:	f7ff fc1f 	bl	4033d0 <quorem>
  403b92:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403b96:	f805 ab01 	strb.w	sl, [r5], #1
  403b9a:	eba5 030b 	sub.w	r3, r5, fp
  403b9e:	42bb      	cmp	r3, r7
  403ba0:	f04f 020a 	mov.w	r2, #10
  403ba4:	f04f 0300 	mov.w	r3, #0
  403ba8:	4649      	mov	r1, r9
  403baa:	4620      	mov	r0, r4
  403bac:	dbea      	blt.n	403b84 <_dtoa_r+0x68c>
  403bae:	9b04      	ldr	r3, [sp, #16]
  403bb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403bb2:	2a01      	cmp	r2, #1
  403bb4:	bfac      	ite	ge
  403bb6:	189b      	addge	r3, r3, r2
  403bb8:	3301      	addlt	r3, #1
  403bba:	461d      	mov	r5, r3
  403bbc:	f04f 0b00 	mov.w	fp, #0
  403bc0:	4649      	mov	r1, r9
  403bc2:	2201      	movs	r2, #1
  403bc4:	4620      	mov	r0, r4
  403bc6:	f001 f945 	bl	404e54 <__lshift>
  403bca:	4641      	mov	r1, r8
  403bcc:	4681      	mov	r9, r0
  403bce:	f001 f993 	bl	404ef8 <__mcmp>
  403bd2:	2800      	cmp	r0, #0
  403bd4:	f340 823d 	ble.w	404052 <_dtoa_r+0xb5a>
  403bd8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403bdc:	9904      	ldr	r1, [sp, #16]
  403bde:	1e6b      	subs	r3, r5, #1
  403be0:	e004      	b.n	403bec <_dtoa_r+0x6f4>
  403be2:	428b      	cmp	r3, r1
  403be4:	f000 81ae 	beq.w	403f44 <_dtoa_r+0xa4c>
  403be8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403bec:	2a39      	cmp	r2, #57	; 0x39
  403bee:	f103 0501 	add.w	r5, r3, #1
  403bf2:	d0f6      	beq.n	403be2 <_dtoa_r+0x6ea>
  403bf4:	3201      	adds	r2, #1
  403bf6:	701a      	strb	r2, [r3, #0]
  403bf8:	4641      	mov	r1, r8
  403bfa:	4620      	mov	r0, r4
  403bfc:	f000 ffa4 	bl	404b48 <_Bfree>
  403c00:	2e00      	cmp	r6, #0
  403c02:	f43f ae3d 	beq.w	403880 <_dtoa_r+0x388>
  403c06:	f1bb 0f00 	cmp.w	fp, #0
  403c0a:	d005      	beq.n	403c18 <_dtoa_r+0x720>
  403c0c:	45b3      	cmp	fp, r6
  403c0e:	d003      	beq.n	403c18 <_dtoa_r+0x720>
  403c10:	4659      	mov	r1, fp
  403c12:	4620      	mov	r0, r4
  403c14:	f000 ff98 	bl	404b48 <_Bfree>
  403c18:	4631      	mov	r1, r6
  403c1a:	4620      	mov	r0, r4
  403c1c:	f000 ff94 	bl	404b48 <_Bfree>
  403c20:	e62e      	b.n	403880 <_dtoa_r+0x388>
  403c22:	2300      	movs	r3, #0
  403c24:	930b      	str	r3, [sp, #44]	; 0x2c
  403c26:	9b02      	ldr	r3, [sp, #8]
  403c28:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403c2a:	4413      	add	r3, r2
  403c2c:	930f      	str	r3, [sp, #60]	; 0x3c
  403c2e:	3301      	adds	r3, #1
  403c30:	2b01      	cmp	r3, #1
  403c32:	461f      	mov	r7, r3
  403c34:	461e      	mov	r6, r3
  403c36:	930a      	str	r3, [sp, #40]	; 0x28
  403c38:	bfb8      	it	lt
  403c3a:	2701      	movlt	r7, #1
  403c3c:	2100      	movs	r1, #0
  403c3e:	2f17      	cmp	r7, #23
  403c40:	6461      	str	r1, [r4, #68]	; 0x44
  403c42:	d90a      	bls.n	403c5a <_dtoa_r+0x762>
  403c44:	2201      	movs	r2, #1
  403c46:	2304      	movs	r3, #4
  403c48:	005b      	lsls	r3, r3, #1
  403c4a:	f103 0014 	add.w	r0, r3, #20
  403c4e:	4287      	cmp	r7, r0
  403c50:	4611      	mov	r1, r2
  403c52:	f102 0201 	add.w	r2, r2, #1
  403c56:	d2f7      	bcs.n	403c48 <_dtoa_r+0x750>
  403c58:	6461      	str	r1, [r4, #68]	; 0x44
  403c5a:	4620      	mov	r0, r4
  403c5c:	f000 ff4e 	bl	404afc <_Balloc>
  403c60:	2e0e      	cmp	r6, #14
  403c62:	9004      	str	r0, [sp, #16]
  403c64:	6420      	str	r0, [r4, #64]	; 0x40
  403c66:	f63f ad41 	bhi.w	4036ec <_dtoa_r+0x1f4>
  403c6a:	2d00      	cmp	r5, #0
  403c6c:	f43f ad3e 	beq.w	4036ec <_dtoa_r+0x1f4>
  403c70:	9902      	ldr	r1, [sp, #8]
  403c72:	2900      	cmp	r1, #0
  403c74:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403c78:	f340 8202 	ble.w	404080 <_dtoa_r+0xb88>
  403c7c:	4bb8      	ldr	r3, [pc, #736]	; (403f60 <_dtoa_r+0xa68>)
  403c7e:	f001 020f 	and.w	r2, r1, #15
  403c82:	110d      	asrs	r5, r1, #4
  403c84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403c88:	06e9      	lsls	r1, r5, #27
  403c8a:	e9d3 6700 	ldrd	r6, r7, [r3]
  403c8e:	f140 81ae 	bpl.w	403fee <_dtoa_r+0xaf6>
  403c92:	4bb4      	ldr	r3, [pc, #720]	; (403f64 <_dtoa_r+0xa6c>)
  403c94:	4650      	mov	r0, sl
  403c96:	4659      	mov	r1, fp
  403c98:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403c9c:	f7fd ff4e 	bl	401b3c <__aeabi_ddiv>
  403ca0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403ca4:	f005 050f 	and.w	r5, r5, #15
  403ca8:	f04f 0a03 	mov.w	sl, #3
  403cac:	b18d      	cbz	r5, 403cd2 <_dtoa_r+0x7da>
  403cae:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403f64 <_dtoa_r+0xa6c>
  403cb2:	07ea      	lsls	r2, r5, #31
  403cb4:	d509      	bpl.n	403cca <_dtoa_r+0x7d2>
  403cb6:	4630      	mov	r0, r6
  403cb8:	4639      	mov	r1, r7
  403cba:	e9d8 2300 	ldrd	r2, r3, [r8]
  403cbe:	f7fd fe13 	bl	4018e8 <__aeabi_dmul>
  403cc2:	f10a 0a01 	add.w	sl, sl, #1
  403cc6:	4606      	mov	r6, r0
  403cc8:	460f      	mov	r7, r1
  403cca:	106d      	asrs	r5, r5, #1
  403ccc:	f108 0808 	add.w	r8, r8, #8
  403cd0:	d1ef      	bne.n	403cb2 <_dtoa_r+0x7ba>
  403cd2:	463b      	mov	r3, r7
  403cd4:	4632      	mov	r2, r6
  403cd6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403cda:	f7fd ff2f 	bl	401b3c <__aeabi_ddiv>
  403cde:	4607      	mov	r7, r0
  403ce0:	4688      	mov	r8, r1
  403ce2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403ce4:	b143      	cbz	r3, 403cf8 <_dtoa_r+0x800>
  403ce6:	2200      	movs	r2, #0
  403ce8:	4b9f      	ldr	r3, [pc, #636]	; (403f68 <_dtoa_r+0xa70>)
  403cea:	4638      	mov	r0, r7
  403cec:	4641      	mov	r1, r8
  403cee:	f7fe f86d 	bl	401dcc <__aeabi_dcmplt>
  403cf2:	2800      	cmp	r0, #0
  403cf4:	f040 8286 	bne.w	404204 <_dtoa_r+0xd0c>
  403cf8:	4650      	mov	r0, sl
  403cfa:	f7fd fd8f 	bl	40181c <__aeabi_i2d>
  403cfe:	463a      	mov	r2, r7
  403d00:	4643      	mov	r3, r8
  403d02:	f7fd fdf1 	bl	4018e8 <__aeabi_dmul>
  403d06:	4b99      	ldr	r3, [pc, #612]	; (403f6c <_dtoa_r+0xa74>)
  403d08:	2200      	movs	r2, #0
  403d0a:	f7fd fc3b 	bl	401584 <__adddf3>
  403d0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d10:	4605      	mov	r5, r0
  403d12:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403d16:	2b00      	cmp	r3, #0
  403d18:	f000 813e 	beq.w	403f98 <_dtoa_r+0xaa0>
  403d1c:	9b02      	ldr	r3, [sp, #8]
  403d1e:	9315      	str	r3, [sp, #84]	; 0x54
  403d20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d22:	9312      	str	r3, [sp, #72]	; 0x48
  403d24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403d26:	2b00      	cmp	r3, #0
  403d28:	f000 81fa 	beq.w	404120 <_dtoa_r+0xc28>
  403d2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403d2e:	4b8c      	ldr	r3, [pc, #560]	; (403f60 <_dtoa_r+0xa68>)
  403d30:	498f      	ldr	r1, [pc, #572]	; (403f70 <_dtoa_r+0xa78>)
  403d32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403d36:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403d3a:	2000      	movs	r0, #0
  403d3c:	f7fd fefe 	bl	401b3c <__aeabi_ddiv>
  403d40:	462a      	mov	r2, r5
  403d42:	4633      	mov	r3, r6
  403d44:	f7fd fc1c 	bl	401580 <__aeabi_dsub>
  403d48:	4682      	mov	sl, r0
  403d4a:	468b      	mov	fp, r1
  403d4c:	4638      	mov	r0, r7
  403d4e:	4641      	mov	r1, r8
  403d50:	f001 feee 	bl	405b30 <__aeabi_d2iz>
  403d54:	4605      	mov	r5, r0
  403d56:	f7fd fd61 	bl	40181c <__aeabi_i2d>
  403d5a:	4602      	mov	r2, r0
  403d5c:	460b      	mov	r3, r1
  403d5e:	4638      	mov	r0, r7
  403d60:	4641      	mov	r1, r8
  403d62:	f7fd fc0d 	bl	401580 <__aeabi_dsub>
  403d66:	3530      	adds	r5, #48	; 0x30
  403d68:	fa5f f885 	uxtb.w	r8, r5
  403d6c:	9d04      	ldr	r5, [sp, #16]
  403d6e:	4606      	mov	r6, r0
  403d70:	460f      	mov	r7, r1
  403d72:	f885 8000 	strb.w	r8, [r5]
  403d76:	4602      	mov	r2, r0
  403d78:	460b      	mov	r3, r1
  403d7a:	4650      	mov	r0, sl
  403d7c:	4659      	mov	r1, fp
  403d7e:	3501      	adds	r5, #1
  403d80:	f7fe f842 	bl	401e08 <__aeabi_dcmpgt>
  403d84:	2800      	cmp	r0, #0
  403d86:	d154      	bne.n	403e32 <_dtoa_r+0x93a>
  403d88:	4632      	mov	r2, r6
  403d8a:	463b      	mov	r3, r7
  403d8c:	2000      	movs	r0, #0
  403d8e:	4976      	ldr	r1, [pc, #472]	; (403f68 <_dtoa_r+0xa70>)
  403d90:	f7fd fbf6 	bl	401580 <__aeabi_dsub>
  403d94:	4602      	mov	r2, r0
  403d96:	460b      	mov	r3, r1
  403d98:	4650      	mov	r0, sl
  403d9a:	4659      	mov	r1, fp
  403d9c:	f7fe f834 	bl	401e08 <__aeabi_dcmpgt>
  403da0:	2800      	cmp	r0, #0
  403da2:	f040 8270 	bne.w	404286 <_dtoa_r+0xd8e>
  403da6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403da8:	2a01      	cmp	r2, #1
  403daa:	f000 8111 	beq.w	403fd0 <_dtoa_r+0xad8>
  403dae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403db0:	9a04      	ldr	r2, [sp, #16]
  403db2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403db6:	4413      	add	r3, r2
  403db8:	4699      	mov	r9, r3
  403dba:	e00d      	b.n	403dd8 <_dtoa_r+0x8e0>
  403dbc:	2000      	movs	r0, #0
  403dbe:	496a      	ldr	r1, [pc, #424]	; (403f68 <_dtoa_r+0xa70>)
  403dc0:	f7fd fbde 	bl	401580 <__aeabi_dsub>
  403dc4:	4652      	mov	r2, sl
  403dc6:	465b      	mov	r3, fp
  403dc8:	f7fe f800 	bl	401dcc <__aeabi_dcmplt>
  403dcc:	2800      	cmp	r0, #0
  403dce:	f040 8258 	bne.w	404282 <_dtoa_r+0xd8a>
  403dd2:	454d      	cmp	r5, r9
  403dd4:	f000 80fa 	beq.w	403fcc <_dtoa_r+0xad4>
  403dd8:	4650      	mov	r0, sl
  403dda:	4659      	mov	r1, fp
  403ddc:	2200      	movs	r2, #0
  403dde:	4b65      	ldr	r3, [pc, #404]	; (403f74 <_dtoa_r+0xa7c>)
  403de0:	f7fd fd82 	bl	4018e8 <__aeabi_dmul>
  403de4:	2200      	movs	r2, #0
  403de6:	4b63      	ldr	r3, [pc, #396]	; (403f74 <_dtoa_r+0xa7c>)
  403de8:	4682      	mov	sl, r0
  403dea:	468b      	mov	fp, r1
  403dec:	4630      	mov	r0, r6
  403dee:	4639      	mov	r1, r7
  403df0:	f7fd fd7a 	bl	4018e8 <__aeabi_dmul>
  403df4:	460f      	mov	r7, r1
  403df6:	4606      	mov	r6, r0
  403df8:	f001 fe9a 	bl	405b30 <__aeabi_d2iz>
  403dfc:	4680      	mov	r8, r0
  403dfe:	f7fd fd0d 	bl	40181c <__aeabi_i2d>
  403e02:	4602      	mov	r2, r0
  403e04:	460b      	mov	r3, r1
  403e06:	4630      	mov	r0, r6
  403e08:	4639      	mov	r1, r7
  403e0a:	f7fd fbb9 	bl	401580 <__aeabi_dsub>
  403e0e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403e12:	fa5f f888 	uxtb.w	r8, r8
  403e16:	4652      	mov	r2, sl
  403e18:	465b      	mov	r3, fp
  403e1a:	f805 8b01 	strb.w	r8, [r5], #1
  403e1e:	4606      	mov	r6, r0
  403e20:	460f      	mov	r7, r1
  403e22:	f7fd ffd3 	bl	401dcc <__aeabi_dcmplt>
  403e26:	4632      	mov	r2, r6
  403e28:	463b      	mov	r3, r7
  403e2a:	2800      	cmp	r0, #0
  403e2c:	d0c6      	beq.n	403dbc <_dtoa_r+0x8c4>
  403e2e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403e32:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403e34:	9302      	str	r3, [sp, #8]
  403e36:	e523      	b.n	403880 <_dtoa_r+0x388>
  403e38:	2300      	movs	r3, #0
  403e3a:	930b      	str	r3, [sp, #44]	; 0x2c
  403e3c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403e3e:	2b00      	cmp	r3, #0
  403e40:	f340 80dc 	ble.w	403ffc <_dtoa_r+0xb04>
  403e44:	461f      	mov	r7, r3
  403e46:	461e      	mov	r6, r3
  403e48:	930f      	str	r3, [sp, #60]	; 0x3c
  403e4a:	930a      	str	r3, [sp, #40]	; 0x28
  403e4c:	e6f6      	b.n	403c3c <_dtoa_r+0x744>
  403e4e:	2301      	movs	r3, #1
  403e50:	930b      	str	r3, [sp, #44]	; 0x2c
  403e52:	e7f3      	b.n	403e3c <_dtoa_r+0x944>
  403e54:	f1ba 0f00 	cmp.w	sl, #0
  403e58:	f47f ada8 	bne.w	4039ac <_dtoa_r+0x4b4>
  403e5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403e60:	2b00      	cmp	r3, #0
  403e62:	f47f adba 	bne.w	4039da <_dtoa_r+0x4e2>
  403e66:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403e6a:	0d3f      	lsrs	r7, r7, #20
  403e6c:	053f      	lsls	r7, r7, #20
  403e6e:	2f00      	cmp	r7, #0
  403e70:	f000 820d 	beq.w	40428e <_dtoa_r+0xd96>
  403e74:	9b08      	ldr	r3, [sp, #32]
  403e76:	3301      	adds	r3, #1
  403e78:	9308      	str	r3, [sp, #32]
  403e7a:	9b06      	ldr	r3, [sp, #24]
  403e7c:	3301      	adds	r3, #1
  403e7e:	9306      	str	r3, [sp, #24]
  403e80:	2301      	movs	r3, #1
  403e82:	930c      	str	r3, [sp, #48]	; 0x30
  403e84:	e5ab      	b.n	4039de <_dtoa_r+0x4e6>
  403e86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e88:	2b00      	cmp	r3, #0
  403e8a:	f73f ac42 	bgt.w	403712 <_dtoa_r+0x21a>
  403e8e:	f040 8221 	bne.w	4042d4 <_dtoa_r+0xddc>
  403e92:	2200      	movs	r2, #0
  403e94:	4b38      	ldr	r3, [pc, #224]	; (403f78 <_dtoa_r+0xa80>)
  403e96:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403e9a:	f7fd fd25 	bl	4018e8 <__aeabi_dmul>
  403e9e:	4652      	mov	r2, sl
  403ea0:	465b      	mov	r3, fp
  403ea2:	f7fd ffa7 	bl	401df4 <__aeabi_dcmpge>
  403ea6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403eaa:	4646      	mov	r6, r8
  403eac:	2800      	cmp	r0, #0
  403eae:	d041      	beq.n	403f34 <_dtoa_r+0xa3c>
  403eb0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403eb2:	9d04      	ldr	r5, [sp, #16]
  403eb4:	43db      	mvns	r3, r3
  403eb6:	9302      	str	r3, [sp, #8]
  403eb8:	4641      	mov	r1, r8
  403eba:	4620      	mov	r0, r4
  403ebc:	f000 fe44 	bl	404b48 <_Bfree>
  403ec0:	2e00      	cmp	r6, #0
  403ec2:	f43f acdd 	beq.w	403880 <_dtoa_r+0x388>
  403ec6:	e6a7      	b.n	403c18 <_dtoa_r+0x720>
  403ec8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403eca:	4649      	mov	r1, r9
  403ecc:	4620      	mov	r0, r4
  403ece:	f000 ff71 	bl	404db4 <__pow5mult>
  403ed2:	4681      	mov	r9, r0
  403ed4:	e558      	b.n	403988 <_dtoa_r+0x490>
  403ed6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403ed8:	2a00      	cmp	r2, #0
  403eda:	f000 8187 	beq.w	4041ec <_dtoa_r+0xcf4>
  403ede:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403ee2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403ee4:	9d08      	ldr	r5, [sp, #32]
  403ee6:	e4f2      	b.n	4038ce <_dtoa_r+0x3d6>
  403ee8:	f1ba 0f00 	cmp.w	sl, #0
  403eec:	f47f ad75 	bne.w	4039da <_dtoa_r+0x4e2>
  403ef0:	e7b4      	b.n	403e5c <_dtoa_r+0x964>
  403ef2:	f000 fe33 	bl	404b5c <__multadd>
  403ef6:	4647      	mov	r7, r8
  403ef8:	4606      	mov	r6, r0
  403efa:	4683      	mov	fp, r0
  403efc:	e5be      	b.n	403a7c <_dtoa_r+0x584>
  403efe:	4601      	mov	r1, r0
  403f00:	4620      	mov	r0, r4
  403f02:	9306      	str	r3, [sp, #24]
  403f04:	f000 fe20 	bl	404b48 <_Bfree>
  403f08:	2201      	movs	r2, #1
  403f0a:	9b06      	ldr	r3, [sp, #24]
  403f0c:	e5e0      	b.n	403ad0 <_dtoa_r+0x5d8>
  403f0e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f10:	2b02      	cmp	r3, #2
  403f12:	f77f ad96 	ble.w	403a42 <_dtoa_r+0x54a>
  403f16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f18:	2b00      	cmp	r3, #0
  403f1a:	d1c9      	bne.n	403eb0 <_dtoa_r+0x9b8>
  403f1c:	4641      	mov	r1, r8
  403f1e:	2205      	movs	r2, #5
  403f20:	4620      	mov	r0, r4
  403f22:	f000 fe1b 	bl	404b5c <__multadd>
  403f26:	4601      	mov	r1, r0
  403f28:	4680      	mov	r8, r0
  403f2a:	4648      	mov	r0, r9
  403f2c:	f000 ffe4 	bl	404ef8 <__mcmp>
  403f30:	2800      	cmp	r0, #0
  403f32:	ddbd      	ble.n	403eb0 <_dtoa_r+0x9b8>
  403f34:	9a02      	ldr	r2, [sp, #8]
  403f36:	9904      	ldr	r1, [sp, #16]
  403f38:	2331      	movs	r3, #49	; 0x31
  403f3a:	3201      	adds	r2, #1
  403f3c:	9202      	str	r2, [sp, #8]
  403f3e:	700b      	strb	r3, [r1, #0]
  403f40:	1c4d      	adds	r5, r1, #1
  403f42:	e7b9      	b.n	403eb8 <_dtoa_r+0x9c0>
  403f44:	9a02      	ldr	r2, [sp, #8]
  403f46:	3201      	adds	r2, #1
  403f48:	9202      	str	r2, [sp, #8]
  403f4a:	9a04      	ldr	r2, [sp, #16]
  403f4c:	2331      	movs	r3, #49	; 0x31
  403f4e:	7013      	strb	r3, [r2, #0]
  403f50:	e652      	b.n	403bf8 <_dtoa_r+0x700>
  403f52:	2301      	movs	r3, #1
  403f54:	930b      	str	r3, [sp, #44]	; 0x2c
  403f56:	e666      	b.n	403c26 <_dtoa_r+0x72e>
  403f58:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403f5c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403f5e:	e48f      	b.n	403880 <_dtoa_r+0x388>
  403f60:	00406988 	.word	0x00406988
  403f64:	00406960 	.word	0x00406960
  403f68:	3ff00000 	.word	0x3ff00000
  403f6c:	401c0000 	.word	0x401c0000
  403f70:	3fe00000 	.word	0x3fe00000
  403f74:	40240000 	.word	0x40240000
  403f78:	40140000 	.word	0x40140000
  403f7c:	4650      	mov	r0, sl
  403f7e:	f7fd fc4d 	bl	40181c <__aeabi_i2d>
  403f82:	463a      	mov	r2, r7
  403f84:	4643      	mov	r3, r8
  403f86:	f7fd fcaf 	bl	4018e8 <__aeabi_dmul>
  403f8a:	2200      	movs	r2, #0
  403f8c:	4bc1      	ldr	r3, [pc, #772]	; (404294 <_dtoa_r+0xd9c>)
  403f8e:	f7fd faf9 	bl	401584 <__adddf3>
  403f92:	4605      	mov	r5, r0
  403f94:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403f98:	4641      	mov	r1, r8
  403f9a:	2200      	movs	r2, #0
  403f9c:	4bbe      	ldr	r3, [pc, #760]	; (404298 <_dtoa_r+0xda0>)
  403f9e:	4638      	mov	r0, r7
  403fa0:	f7fd faee 	bl	401580 <__aeabi_dsub>
  403fa4:	462a      	mov	r2, r5
  403fa6:	4633      	mov	r3, r6
  403fa8:	4682      	mov	sl, r0
  403faa:	468b      	mov	fp, r1
  403fac:	f7fd ff2c 	bl	401e08 <__aeabi_dcmpgt>
  403fb0:	4680      	mov	r8, r0
  403fb2:	2800      	cmp	r0, #0
  403fb4:	f040 8110 	bne.w	4041d8 <_dtoa_r+0xce0>
  403fb8:	462a      	mov	r2, r5
  403fba:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403fbe:	4650      	mov	r0, sl
  403fc0:	4659      	mov	r1, fp
  403fc2:	f7fd ff03 	bl	401dcc <__aeabi_dcmplt>
  403fc6:	b118      	cbz	r0, 403fd0 <_dtoa_r+0xad8>
  403fc8:	4646      	mov	r6, r8
  403fca:	e771      	b.n	403eb0 <_dtoa_r+0x9b8>
  403fcc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403fd0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403fd4:	f7ff bb8a 	b.w	4036ec <_dtoa_r+0x1f4>
  403fd8:	9804      	ldr	r0, [sp, #16]
  403fda:	f7ff babb 	b.w	403554 <_dtoa_r+0x5c>
  403fde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403fe0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403fe2:	970c      	str	r7, [sp, #48]	; 0x30
  403fe4:	1afb      	subs	r3, r7, r3
  403fe6:	441a      	add	r2, r3
  403fe8:	920d      	str	r2, [sp, #52]	; 0x34
  403fea:	2700      	movs	r7, #0
  403fec:	e469      	b.n	4038c2 <_dtoa_r+0x3ca>
  403fee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403ff2:	f04f 0a02 	mov.w	sl, #2
  403ff6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403ffa:	e657      	b.n	403cac <_dtoa_r+0x7b4>
  403ffc:	2100      	movs	r1, #0
  403ffe:	2301      	movs	r3, #1
  404000:	6461      	str	r1, [r4, #68]	; 0x44
  404002:	4620      	mov	r0, r4
  404004:	9325      	str	r3, [sp, #148]	; 0x94
  404006:	f000 fd79 	bl	404afc <_Balloc>
  40400a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40400c:	9004      	str	r0, [sp, #16]
  40400e:	6420      	str	r0, [r4, #64]	; 0x40
  404010:	930a      	str	r3, [sp, #40]	; 0x28
  404012:	930f      	str	r3, [sp, #60]	; 0x3c
  404014:	e629      	b.n	403c6a <_dtoa_r+0x772>
  404016:	2a00      	cmp	r2, #0
  404018:	46d0      	mov	r8, sl
  40401a:	f8cd b018 	str.w	fp, [sp, #24]
  40401e:	469a      	mov	sl, r3
  404020:	dd11      	ble.n	404046 <_dtoa_r+0xb4e>
  404022:	4649      	mov	r1, r9
  404024:	2201      	movs	r2, #1
  404026:	4620      	mov	r0, r4
  404028:	f000 ff14 	bl	404e54 <__lshift>
  40402c:	4641      	mov	r1, r8
  40402e:	4681      	mov	r9, r0
  404030:	f000 ff62 	bl	404ef8 <__mcmp>
  404034:	2800      	cmp	r0, #0
  404036:	f340 8146 	ble.w	4042c6 <_dtoa_r+0xdce>
  40403a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40403e:	f000 8106 	beq.w	40424e <_dtoa_r+0xd56>
  404042:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404046:	46b3      	mov	fp, r6
  404048:	f887 a000 	strb.w	sl, [r7]
  40404c:	1c7d      	adds	r5, r7, #1
  40404e:	9e06      	ldr	r6, [sp, #24]
  404050:	e5d2      	b.n	403bf8 <_dtoa_r+0x700>
  404052:	d104      	bne.n	40405e <_dtoa_r+0xb66>
  404054:	f01a 0f01 	tst.w	sl, #1
  404058:	d001      	beq.n	40405e <_dtoa_r+0xb66>
  40405a:	e5bd      	b.n	403bd8 <_dtoa_r+0x6e0>
  40405c:	4615      	mov	r5, r2
  40405e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404062:	2b30      	cmp	r3, #48	; 0x30
  404064:	f105 32ff 	add.w	r2, r5, #4294967295
  404068:	d0f8      	beq.n	40405c <_dtoa_r+0xb64>
  40406a:	e5c5      	b.n	403bf8 <_dtoa_r+0x700>
  40406c:	9904      	ldr	r1, [sp, #16]
  40406e:	2230      	movs	r2, #48	; 0x30
  404070:	700a      	strb	r2, [r1, #0]
  404072:	9a02      	ldr	r2, [sp, #8]
  404074:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404078:	3201      	adds	r2, #1
  40407a:	9202      	str	r2, [sp, #8]
  40407c:	f7ff bbfc 	b.w	403878 <_dtoa_r+0x380>
  404080:	f000 80bb 	beq.w	4041fa <_dtoa_r+0xd02>
  404084:	9b02      	ldr	r3, [sp, #8]
  404086:	425d      	negs	r5, r3
  404088:	4b84      	ldr	r3, [pc, #528]	; (40429c <_dtoa_r+0xda4>)
  40408a:	f005 020f 	and.w	r2, r5, #15
  40408e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404092:	e9d3 2300 	ldrd	r2, r3, [r3]
  404096:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40409a:	f7fd fc25 	bl	4018e8 <__aeabi_dmul>
  40409e:	112d      	asrs	r5, r5, #4
  4040a0:	4607      	mov	r7, r0
  4040a2:	4688      	mov	r8, r1
  4040a4:	f000 812c 	beq.w	404300 <_dtoa_r+0xe08>
  4040a8:	4e7d      	ldr	r6, [pc, #500]	; (4042a0 <_dtoa_r+0xda8>)
  4040aa:	f04f 0a02 	mov.w	sl, #2
  4040ae:	07eb      	lsls	r3, r5, #31
  4040b0:	d509      	bpl.n	4040c6 <_dtoa_r+0xbce>
  4040b2:	4638      	mov	r0, r7
  4040b4:	4641      	mov	r1, r8
  4040b6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4040ba:	f7fd fc15 	bl	4018e8 <__aeabi_dmul>
  4040be:	f10a 0a01 	add.w	sl, sl, #1
  4040c2:	4607      	mov	r7, r0
  4040c4:	4688      	mov	r8, r1
  4040c6:	106d      	asrs	r5, r5, #1
  4040c8:	f106 0608 	add.w	r6, r6, #8
  4040cc:	d1ef      	bne.n	4040ae <_dtoa_r+0xbb6>
  4040ce:	e608      	b.n	403ce2 <_dtoa_r+0x7ea>
  4040d0:	6871      	ldr	r1, [r6, #4]
  4040d2:	4620      	mov	r0, r4
  4040d4:	f000 fd12 	bl	404afc <_Balloc>
  4040d8:	6933      	ldr	r3, [r6, #16]
  4040da:	3302      	adds	r3, #2
  4040dc:	009a      	lsls	r2, r3, #2
  4040de:	4605      	mov	r5, r0
  4040e0:	f106 010c 	add.w	r1, r6, #12
  4040e4:	300c      	adds	r0, #12
  4040e6:	f000 fc63 	bl	4049b0 <memcpy>
  4040ea:	4629      	mov	r1, r5
  4040ec:	2201      	movs	r2, #1
  4040ee:	4620      	mov	r0, r4
  4040f0:	f000 feb0 	bl	404e54 <__lshift>
  4040f4:	9006      	str	r0, [sp, #24]
  4040f6:	e4b5      	b.n	403a64 <_dtoa_r+0x56c>
  4040f8:	2b39      	cmp	r3, #57	; 0x39
  4040fa:	f8cd b018 	str.w	fp, [sp, #24]
  4040fe:	46d0      	mov	r8, sl
  404100:	f000 80a5 	beq.w	40424e <_dtoa_r+0xd56>
  404104:	f103 0a01 	add.w	sl, r3, #1
  404108:	46b3      	mov	fp, r6
  40410a:	f887 a000 	strb.w	sl, [r7]
  40410e:	1c7d      	adds	r5, r7, #1
  404110:	9e06      	ldr	r6, [sp, #24]
  404112:	e571      	b.n	403bf8 <_dtoa_r+0x700>
  404114:	465a      	mov	r2, fp
  404116:	46d0      	mov	r8, sl
  404118:	46b3      	mov	fp, r6
  40411a:	469a      	mov	sl, r3
  40411c:	4616      	mov	r6, r2
  40411e:	e54f      	b.n	403bc0 <_dtoa_r+0x6c8>
  404120:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404122:	495e      	ldr	r1, [pc, #376]	; (40429c <_dtoa_r+0xda4>)
  404124:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404128:	462a      	mov	r2, r5
  40412a:	4633      	mov	r3, r6
  40412c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404130:	f7fd fbda 	bl	4018e8 <__aeabi_dmul>
  404134:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404138:	4638      	mov	r0, r7
  40413a:	4641      	mov	r1, r8
  40413c:	f001 fcf8 	bl	405b30 <__aeabi_d2iz>
  404140:	4605      	mov	r5, r0
  404142:	f7fd fb6b 	bl	40181c <__aeabi_i2d>
  404146:	460b      	mov	r3, r1
  404148:	4602      	mov	r2, r0
  40414a:	4641      	mov	r1, r8
  40414c:	4638      	mov	r0, r7
  40414e:	f7fd fa17 	bl	401580 <__aeabi_dsub>
  404152:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404154:	460f      	mov	r7, r1
  404156:	9904      	ldr	r1, [sp, #16]
  404158:	3530      	adds	r5, #48	; 0x30
  40415a:	2b01      	cmp	r3, #1
  40415c:	700d      	strb	r5, [r1, #0]
  40415e:	4606      	mov	r6, r0
  404160:	f101 0501 	add.w	r5, r1, #1
  404164:	d026      	beq.n	4041b4 <_dtoa_r+0xcbc>
  404166:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404168:	9a04      	ldr	r2, [sp, #16]
  40416a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4042a8 <_dtoa_r+0xdb0>
  40416e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404172:	4413      	add	r3, r2
  404174:	f04f 0a00 	mov.w	sl, #0
  404178:	4699      	mov	r9, r3
  40417a:	4652      	mov	r2, sl
  40417c:	465b      	mov	r3, fp
  40417e:	4630      	mov	r0, r6
  404180:	4639      	mov	r1, r7
  404182:	f7fd fbb1 	bl	4018e8 <__aeabi_dmul>
  404186:	460f      	mov	r7, r1
  404188:	4606      	mov	r6, r0
  40418a:	f001 fcd1 	bl	405b30 <__aeabi_d2iz>
  40418e:	4680      	mov	r8, r0
  404190:	f7fd fb44 	bl	40181c <__aeabi_i2d>
  404194:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404198:	4602      	mov	r2, r0
  40419a:	460b      	mov	r3, r1
  40419c:	4630      	mov	r0, r6
  40419e:	4639      	mov	r1, r7
  4041a0:	f7fd f9ee 	bl	401580 <__aeabi_dsub>
  4041a4:	f805 8b01 	strb.w	r8, [r5], #1
  4041a8:	454d      	cmp	r5, r9
  4041aa:	4606      	mov	r6, r0
  4041ac:	460f      	mov	r7, r1
  4041ae:	d1e4      	bne.n	40417a <_dtoa_r+0xc82>
  4041b0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4041b4:	4b3b      	ldr	r3, [pc, #236]	; (4042a4 <_dtoa_r+0xdac>)
  4041b6:	2200      	movs	r2, #0
  4041b8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4041bc:	f7fd f9e2 	bl	401584 <__adddf3>
  4041c0:	4632      	mov	r2, r6
  4041c2:	463b      	mov	r3, r7
  4041c4:	f7fd fe02 	bl	401dcc <__aeabi_dcmplt>
  4041c8:	2800      	cmp	r0, #0
  4041ca:	d046      	beq.n	40425a <_dtoa_r+0xd62>
  4041cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4041ce:	9302      	str	r3, [sp, #8]
  4041d0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4041d4:	f7ff bb43 	b.w	40385e <_dtoa_r+0x366>
  4041d8:	f04f 0800 	mov.w	r8, #0
  4041dc:	4646      	mov	r6, r8
  4041de:	e6a9      	b.n	403f34 <_dtoa_r+0xa3c>
  4041e0:	9b08      	ldr	r3, [sp, #32]
  4041e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4041e4:	1a9d      	subs	r5, r3, r2
  4041e6:	2300      	movs	r3, #0
  4041e8:	f7ff bb71 	b.w	4038ce <_dtoa_r+0x3d6>
  4041ec:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4041ee:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4041f0:	9d08      	ldr	r5, [sp, #32]
  4041f2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4041f6:	f7ff bb6a 	b.w	4038ce <_dtoa_r+0x3d6>
  4041fa:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4041fe:	f04f 0a02 	mov.w	sl, #2
  404202:	e56e      	b.n	403ce2 <_dtoa_r+0x7ea>
  404204:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404206:	2b00      	cmp	r3, #0
  404208:	f43f aeb8 	beq.w	403f7c <_dtoa_r+0xa84>
  40420c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40420e:	2b00      	cmp	r3, #0
  404210:	f77f aede 	ble.w	403fd0 <_dtoa_r+0xad8>
  404214:	2200      	movs	r2, #0
  404216:	4b24      	ldr	r3, [pc, #144]	; (4042a8 <_dtoa_r+0xdb0>)
  404218:	4638      	mov	r0, r7
  40421a:	4641      	mov	r1, r8
  40421c:	f7fd fb64 	bl	4018e8 <__aeabi_dmul>
  404220:	4607      	mov	r7, r0
  404222:	4688      	mov	r8, r1
  404224:	f10a 0001 	add.w	r0, sl, #1
  404228:	f7fd faf8 	bl	40181c <__aeabi_i2d>
  40422c:	463a      	mov	r2, r7
  40422e:	4643      	mov	r3, r8
  404230:	f7fd fb5a 	bl	4018e8 <__aeabi_dmul>
  404234:	2200      	movs	r2, #0
  404236:	4b17      	ldr	r3, [pc, #92]	; (404294 <_dtoa_r+0xd9c>)
  404238:	f7fd f9a4 	bl	401584 <__adddf3>
  40423c:	9a02      	ldr	r2, [sp, #8]
  40423e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404240:	9312      	str	r3, [sp, #72]	; 0x48
  404242:	3a01      	subs	r2, #1
  404244:	4605      	mov	r5, r0
  404246:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40424a:	9215      	str	r2, [sp, #84]	; 0x54
  40424c:	e56a      	b.n	403d24 <_dtoa_r+0x82c>
  40424e:	2239      	movs	r2, #57	; 0x39
  404250:	46b3      	mov	fp, r6
  404252:	703a      	strb	r2, [r7, #0]
  404254:	9e06      	ldr	r6, [sp, #24]
  404256:	1c7d      	adds	r5, r7, #1
  404258:	e4c0      	b.n	403bdc <_dtoa_r+0x6e4>
  40425a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40425e:	2000      	movs	r0, #0
  404260:	4910      	ldr	r1, [pc, #64]	; (4042a4 <_dtoa_r+0xdac>)
  404262:	f7fd f98d 	bl	401580 <__aeabi_dsub>
  404266:	4632      	mov	r2, r6
  404268:	463b      	mov	r3, r7
  40426a:	f7fd fdcd 	bl	401e08 <__aeabi_dcmpgt>
  40426e:	b908      	cbnz	r0, 404274 <_dtoa_r+0xd7c>
  404270:	e6ae      	b.n	403fd0 <_dtoa_r+0xad8>
  404272:	4615      	mov	r5, r2
  404274:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404278:	2b30      	cmp	r3, #48	; 0x30
  40427a:	f105 32ff 	add.w	r2, r5, #4294967295
  40427e:	d0f8      	beq.n	404272 <_dtoa_r+0xd7a>
  404280:	e5d7      	b.n	403e32 <_dtoa_r+0x93a>
  404282:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404286:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404288:	9302      	str	r3, [sp, #8]
  40428a:	f7ff bae8 	b.w	40385e <_dtoa_r+0x366>
  40428e:	970c      	str	r7, [sp, #48]	; 0x30
  404290:	f7ff bba5 	b.w	4039de <_dtoa_r+0x4e6>
  404294:	401c0000 	.word	0x401c0000
  404298:	40140000 	.word	0x40140000
  40429c:	00406988 	.word	0x00406988
  4042a0:	00406960 	.word	0x00406960
  4042a4:	3fe00000 	.word	0x3fe00000
  4042a8:	40240000 	.word	0x40240000
  4042ac:	2b39      	cmp	r3, #57	; 0x39
  4042ae:	f8cd b018 	str.w	fp, [sp, #24]
  4042b2:	46d0      	mov	r8, sl
  4042b4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4042b8:	469a      	mov	sl, r3
  4042ba:	d0c8      	beq.n	40424e <_dtoa_r+0xd56>
  4042bc:	f1bb 0f00 	cmp.w	fp, #0
  4042c0:	f73f aebf 	bgt.w	404042 <_dtoa_r+0xb4a>
  4042c4:	e6bf      	b.n	404046 <_dtoa_r+0xb4e>
  4042c6:	f47f aebe 	bne.w	404046 <_dtoa_r+0xb4e>
  4042ca:	f01a 0f01 	tst.w	sl, #1
  4042ce:	f43f aeba 	beq.w	404046 <_dtoa_r+0xb4e>
  4042d2:	e6b2      	b.n	40403a <_dtoa_r+0xb42>
  4042d4:	f04f 0800 	mov.w	r8, #0
  4042d8:	4646      	mov	r6, r8
  4042da:	e5e9      	b.n	403eb0 <_dtoa_r+0x9b8>
  4042dc:	4631      	mov	r1, r6
  4042de:	2300      	movs	r3, #0
  4042e0:	220a      	movs	r2, #10
  4042e2:	4620      	mov	r0, r4
  4042e4:	f000 fc3a 	bl	404b5c <__multadd>
  4042e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4042ea:	2b00      	cmp	r3, #0
  4042ec:	4606      	mov	r6, r0
  4042ee:	dd0a      	ble.n	404306 <_dtoa_r+0xe0e>
  4042f0:	930a      	str	r3, [sp, #40]	; 0x28
  4042f2:	f7ff bbaa 	b.w	403a4a <_dtoa_r+0x552>
  4042f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4042f8:	2b02      	cmp	r3, #2
  4042fa:	dc23      	bgt.n	404344 <_dtoa_r+0xe4c>
  4042fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4042fe:	e43b      	b.n	403b78 <_dtoa_r+0x680>
  404300:	f04f 0a02 	mov.w	sl, #2
  404304:	e4ed      	b.n	403ce2 <_dtoa_r+0x7ea>
  404306:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404308:	2b02      	cmp	r3, #2
  40430a:	dc1b      	bgt.n	404344 <_dtoa_r+0xe4c>
  40430c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40430e:	e7ef      	b.n	4042f0 <_dtoa_r+0xdf8>
  404310:	2500      	movs	r5, #0
  404312:	6465      	str	r5, [r4, #68]	; 0x44
  404314:	4629      	mov	r1, r5
  404316:	4620      	mov	r0, r4
  404318:	f000 fbf0 	bl	404afc <_Balloc>
  40431c:	f04f 33ff 	mov.w	r3, #4294967295
  404320:	930a      	str	r3, [sp, #40]	; 0x28
  404322:	930f      	str	r3, [sp, #60]	; 0x3c
  404324:	2301      	movs	r3, #1
  404326:	9004      	str	r0, [sp, #16]
  404328:	9525      	str	r5, [sp, #148]	; 0x94
  40432a:	6420      	str	r0, [r4, #64]	; 0x40
  40432c:	930b      	str	r3, [sp, #44]	; 0x2c
  40432e:	f7ff b9dd 	b.w	4036ec <_dtoa_r+0x1f4>
  404332:	2501      	movs	r5, #1
  404334:	f7ff b9a5 	b.w	403682 <_dtoa_r+0x18a>
  404338:	f43f ab69 	beq.w	403a0e <_dtoa_r+0x516>
  40433c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404340:	f7ff bbf9 	b.w	403b36 <_dtoa_r+0x63e>
  404344:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404346:	930a      	str	r3, [sp, #40]	; 0x28
  404348:	e5e5      	b.n	403f16 <_dtoa_r+0xa1e>
  40434a:	bf00      	nop

0040434c <__libc_fini_array>:
  40434c:	b538      	push	{r3, r4, r5, lr}
  40434e:	4c0a      	ldr	r4, [pc, #40]	; (404378 <__libc_fini_array+0x2c>)
  404350:	4d0a      	ldr	r5, [pc, #40]	; (40437c <__libc_fini_array+0x30>)
  404352:	1b64      	subs	r4, r4, r5
  404354:	10a4      	asrs	r4, r4, #2
  404356:	d00a      	beq.n	40436e <__libc_fini_array+0x22>
  404358:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40435c:	3b01      	subs	r3, #1
  40435e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404362:	3c01      	subs	r4, #1
  404364:	f855 3904 	ldr.w	r3, [r5], #-4
  404368:	4798      	blx	r3
  40436a:	2c00      	cmp	r4, #0
  40436c:	d1f9      	bne.n	404362 <__libc_fini_array+0x16>
  40436e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404372:	f002 bc07 	b.w	406b84 <_fini>
  404376:	bf00      	nop
  404378:	00406b94 	.word	0x00406b94
  40437c:	00406b90 	.word	0x00406b90

00404380 <_localeconv_r>:
  404380:	4a04      	ldr	r2, [pc, #16]	; (404394 <_localeconv_r+0x14>)
  404382:	4b05      	ldr	r3, [pc, #20]	; (404398 <_localeconv_r+0x18>)
  404384:	6812      	ldr	r2, [r2, #0]
  404386:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404388:	2800      	cmp	r0, #0
  40438a:	bf08      	it	eq
  40438c:	4618      	moveq	r0, r3
  40438e:	30f0      	adds	r0, #240	; 0xf0
  404390:	4770      	bx	lr
  404392:	bf00      	nop
  404394:	20400020 	.word	0x20400020
  404398:	20400864 	.word	0x20400864

0040439c <__retarget_lock_acquire_recursive>:
  40439c:	4770      	bx	lr
  40439e:	bf00      	nop

004043a0 <__retarget_lock_release_recursive>:
  4043a0:	4770      	bx	lr
  4043a2:	bf00      	nop

004043a4 <_malloc_r>:
  4043a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4043a8:	f101 060b 	add.w	r6, r1, #11
  4043ac:	2e16      	cmp	r6, #22
  4043ae:	b083      	sub	sp, #12
  4043b0:	4605      	mov	r5, r0
  4043b2:	f240 809e 	bls.w	4044f2 <_malloc_r+0x14e>
  4043b6:	f036 0607 	bics.w	r6, r6, #7
  4043ba:	f100 80bd 	bmi.w	404538 <_malloc_r+0x194>
  4043be:	42b1      	cmp	r1, r6
  4043c0:	f200 80ba 	bhi.w	404538 <_malloc_r+0x194>
  4043c4:	f000 fb8e 	bl	404ae4 <__malloc_lock>
  4043c8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4043cc:	f0c0 8293 	bcc.w	4048f6 <_malloc_r+0x552>
  4043d0:	0a73      	lsrs	r3, r6, #9
  4043d2:	f000 80b8 	beq.w	404546 <_malloc_r+0x1a2>
  4043d6:	2b04      	cmp	r3, #4
  4043d8:	f200 8179 	bhi.w	4046ce <_malloc_r+0x32a>
  4043dc:	09b3      	lsrs	r3, r6, #6
  4043de:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4043e2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4043e6:	00c3      	lsls	r3, r0, #3
  4043e8:	4fbf      	ldr	r7, [pc, #764]	; (4046e8 <_malloc_r+0x344>)
  4043ea:	443b      	add	r3, r7
  4043ec:	f1a3 0108 	sub.w	r1, r3, #8
  4043f0:	685c      	ldr	r4, [r3, #4]
  4043f2:	42a1      	cmp	r1, r4
  4043f4:	d106      	bne.n	404404 <_malloc_r+0x60>
  4043f6:	e00c      	b.n	404412 <_malloc_r+0x6e>
  4043f8:	2a00      	cmp	r2, #0
  4043fa:	f280 80aa 	bge.w	404552 <_malloc_r+0x1ae>
  4043fe:	68e4      	ldr	r4, [r4, #12]
  404400:	42a1      	cmp	r1, r4
  404402:	d006      	beq.n	404412 <_malloc_r+0x6e>
  404404:	6863      	ldr	r3, [r4, #4]
  404406:	f023 0303 	bic.w	r3, r3, #3
  40440a:	1b9a      	subs	r2, r3, r6
  40440c:	2a0f      	cmp	r2, #15
  40440e:	ddf3      	ble.n	4043f8 <_malloc_r+0x54>
  404410:	4670      	mov	r0, lr
  404412:	693c      	ldr	r4, [r7, #16]
  404414:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4046fc <_malloc_r+0x358>
  404418:	4574      	cmp	r4, lr
  40441a:	f000 81ab 	beq.w	404774 <_malloc_r+0x3d0>
  40441e:	6863      	ldr	r3, [r4, #4]
  404420:	f023 0303 	bic.w	r3, r3, #3
  404424:	1b9a      	subs	r2, r3, r6
  404426:	2a0f      	cmp	r2, #15
  404428:	f300 8190 	bgt.w	40474c <_malloc_r+0x3a8>
  40442c:	2a00      	cmp	r2, #0
  40442e:	f8c7 e014 	str.w	lr, [r7, #20]
  404432:	f8c7 e010 	str.w	lr, [r7, #16]
  404436:	f280 809d 	bge.w	404574 <_malloc_r+0x1d0>
  40443a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40443e:	f080 8161 	bcs.w	404704 <_malloc_r+0x360>
  404442:	08db      	lsrs	r3, r3, #3
  404444:	f103 0c01 	add.w	ip, r3, #1
  404448:	1099      	asrs	r1, r3, #2
  40444a:	687a      	ldr	r2, [r7, #4]
  40444c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404450:	f8c4 8008 	str.w	r8, [r4, #8]
  404454:	2301      	movs	r3, #1
  404456:	408b      	lsls	r3, r1
  404458:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40445c:	4313      	orrs	r3, r2
  40445e:	3908      	subs	r1, #8
  404460:	60e1      	str	r1, [r4, #12]
  404462:	607b      	str	r3, [r7, #4]
  404464:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404468:	f8c8 400c 	str.w	r4, [r8, #12]
  40446c:	1082      	asrs	r2, r0, #2
  40446e:	2401      	movs	r4, #1
  404470:	4094      	lsls	r4, r2
  404472:	429c      	cmp	r4, r3
  404474:	f200 808b 	bhi.w	40458e <_malloc_r+0x1ea>
  404478:	421c      	tst	r4, r3
  40447a:	d106      	bne.n	40448a <_malloc_r+0xe6>
  40447c:	f020 0003 	bic.w	r0, r0, #3
  404480:	0064      	lsls	r4, r4, #1
  404482:	421c      	tst	r4, r3
  404484:	f100 0004 	add.w	r0, r0, #4
  404488:	d0fa      	beq.n	404480 <_malloc_r+0xdc>
  40448a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40448e:	46cc      	mov	ip, r9
  404490:	4680      	mov	r8, r0
  404492:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404496:	459c      	cmp	ip, r3
  404498:	d107      	bne.n	4044aa <_malloc_r+0x106>
  40449a:	e16d      	b.n	404778 <_malloc_r+0x3d4>
  40449c:	2a00      	cmp	r2, #0
  40449e:	f280 817b 	bge.w	404798 <_malloc_r+0x3f4>
  4044a2:	68db      	ldr	r3, [r3, #12]
  4044a4:	459c      	cmp	ip, r3
  4044a6:	f000 8167 	beq.w	404778 <_malloc_r+0x3d4>
  4044aa:	6859      	ldr	r1, [r3, #4]
  4044ac:	f021 0103 	bic.w	r1, r1, #3
  4044b0:	1b8a      	subs	r2, r1, r6
  4044b2:	2a0f      	cmp	r2, #15
  4044b4:	ddf2      	ble.n	40449c <_malloc_r+0xf8>
  4044b6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4044ba:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4044be:	9300      	str	r3, [sp, #0]
  4044c0:	199c      	adds	r4, r3, r6
  4044c2:	4628      	mov	r0, r5
  4044c4:	f046 0601 	orr.w	r6, r6, #1
  4044c8:	f042 0501 	orr.w	r5, r2, #1
  4044cc:	605e      	str	r6, [r3, #4]
  4044ce:	f8c8 c00c 	str.w	ip, [r8, #12]
  4044d2:	f8cc 8008 	str.w	r8, [ip, #8]
  4044d6:	617c      	str	r4, [r7, #20]
  4044d8:	613c      	str	r4, [r7, #16]
  4044da:	f8c4 e00c 	str.w	lr, [r4, #12]
  4044de:	f8c4 e008 	str.w	lr, [r4, #8]
  4044e2:	6065      	str	r5, [r4, #4]
  4044e4:	505a      	str	r2, [r3, r1]
  4044e6:	f000 fb03 	bl	404af0 <__malloc_unlock>
  4044ea:	9b00      	ldr	r3, [sp, #0]
  4044ec:	f103 0408 	add.w	r4, r3, #8
  4044f0:	e01e      	b.n	404530 <_malloc_r+0x18c>
  4044f2:	2910      	cmp	r1, #16
  4044f4:	d820      	bhi.n	404538 <_malloc_r+0x194>
  4044f6:	f000 faf5 	bl	404ae4 <__malloc_lock>
  4044fa:	2610      	movs	r6, #16
  4044fc:	2318      	movs	r3, #24
  4044fe:	2002      	movs	r0, #2
  404500:	4f79      	ldr	r7, [pc, #484]	; (4046e8 <_malloc_r+0x344>)
  404502:	443b      	add	r3, r7
  404504:	f1a3 0208 	sub.w	r2, r3, #8
  404508:	685c      	ldr	r4, [r3, #4]
  40450a:	4294      	cmp	r4, r2
  40450c:	f000 813d 	beq.w	40478a <_malloc_r+0x3e6>
  404510:	6863      	ldr	r3, [r4, #4]
  404512:	68e1      	ldr	r1, [r4, #12]
  404514:	68a6      	ldr	r6, [r4, #8]
  404516:	f023 0303 	bic.w	r3, r3, #3
  40451a:	4423      	add	r3, r4
  40451c:	4628      	mov	r0, r5
  40451e:	685a      	ldr	r2, [r3, #4]
  404520:	60f1      	str	r1, [r6, #12]
  404522:	f042 0201 	orr.w	r2, r2, #1
  404526:	608e      	str	r6, [r1, #8]
  404528:	605a      	str	r2, [r3, #4]
  40452a:	f000 fae1 	bl	404af0 <__malloc_unlock>
  40452e:	3408      	adds	r4, #8
  404530:	4620      	mov	r0, r4
  404532:	b003      	add	sp, #12
  404534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404538:	2400      	movs	r4, #0
  40453a:	230c      	movs	r3, #12
  40453c:	4620      	mov	r0, r4
  40453e:	602b      	str	r3, [r5, #0]
  404540:	b003      	add	sp, #12
  404542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404546:	2040      	movs	r0, #64	; 0x40
  404548:	f44f 7300 	mov.w	r3, #512	; 0x200
  40454c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404550:	e74a      	b.n	4043e8 <_malloc_r+0x44>
  404552:	4423      	add	r3, r4
  404554:	68e1      	ldr	r1, [r4, #12]
  404556:	685a      	ldr	r2, [r3, #4]
  404558:	68a6      	ldr	r6, [r4, #8]
  40455a:	f042 0201 	orr.w	r2, r2, #1
  40455e:	60f1      	str	r1, [r6, #12]
  404560:	4628      	mov	r0, r5
  404562:	608e      	str	r6, [r1, #8]
  404564:	605a      	str	r2, [r3, #4]
  404566:	f000 fac3 	bl	404af0 <__malloc_unlock>
  40456a:	3408      	adds	r4, #8
  40456c:	4620      	mov	r0, r4
  40456e:	b003      	add	sp, #12
  404570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404574:	4423      	add	r3, r4
  404576:	4628      	mov	r0, r5
  404578:	685a      	ldr	r2, [r3, #4]
  40457a:	f042 0201 	orr.w	r2, r2, #1
  40457e:	605a      	str	r2, [r3, #4]
  404580:	f000 fab6 	bl	404af0 <__malloc_unlock>
  404584:	3408      	adds	r4, #8
  404586:	4620      	mov	r0, r4
  404588:	b003      	add	sp, #12
  40458a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40458e:	68bc      	ldr	r4, [r7, #8]
  404590:	6863      	ldr	r3, [r4, #4]
  404592:	f023 0803 	bic.w	r8, r3, #3
  404596:	45b0      	cmp	r8, r6
  404598:	d304      	bcc.n	4045a4 <_malloc_r+0x200>
  40459a:	eba8 0306 	sub.w	r3, r8, r6
  40459e:	2b0f      	cmp	r3, #15
  4045a0:	f300 8085 	bgt.w	4046ae <_malloc_r+0x30a>
  4045a4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404700 <_malloc_r+0x35c>
  4045a8:	4b50      	ldr	r3, [pc, #320]	; (4046ec <_malloc_r+0x348>)
  4045aa:	f8d9 2000 	ldr.w	r2, [r9]
  4045ae:	681b      	ldr	r3, [r3, #0]
  4045b0:	3201      	adds	r2, #1
  4045b2:	4433      	add	r3, r6
  4045b4:	eb04 0a08 	add.w	sl, r4, r8
  4045b8:	f000 8155 	beq.w	404866 <_malloc_r+0x4c2>
  4045bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4045c0:	330f      	adds	r3, #15
  4045c2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4045c6:	f02b 0b0f 	bic.w	fp, fp, #15
  4045ca:	4659      	mov	r1, fp
  4045cc:	4628      	mov	r0, r5
  4045ce:	f000 fd8f 	bl	4050f0 <_sbrk_r>
  4045d2:	1c41      	adds	r1, r0, #1
  4045d4:	4602      	mov	r2, r0
  4045d6:	f000 80fc 	beq.w	4047d2 <_malloc_r+0x42e>
  4045da:	4582      	cmp	sl, r0
  4045dc:	f200 80f7 	bhi.w	4047ce <_malloc_r+0x42a>
  4045e0:	4b43      	ldr	r3, [pc, #268]	; (4046f0 <_malloc_r+0x34c>)
  4045e2:	6819      	ldr	r1, [r3, #0]
  4045e4:	4459      	add	r1, fp
  4045e6:	6019      	str	r1, [r3, #0]
  4045e8:	f000 814d 	beq.w	404886 <_malloc_r+0x4e2>
  4045ec:	f8d9 0000 	ldr.w	r0, [r9]
  4045f0:	3001      	adds	r0, #1
  4045f2:	bf1b      	ittet	ne
  4045f4:	eba2 0a0a 	subne.w	sl, r2, sl
  4045f8:	4451      	addne	r1, sl
  4045fa:	f8c9 2000 	streq.w	r2, [r9]
  4045fe:	6019      	strne	r1, [r3, #0]
  404600:	f012 0107 	ands.w	r1, r2, #7
  404604:	f000 8115 	beq.w	404832 <_malloc_r+0x48e>
  404608:	f1c1 0008 	rsb	r0, r1, #8
  40460c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404610:	4402      	add	r2, r0
  404612:	3108      	adds	r1, #8
  404614:	eb02 090b 	add.w	r9, r2, fp
  404618:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40461c:	eba1 0909 	sub.w	r9, r1, r9
  404620:	4649      	mov	r1, r9
  404622:	4628      	mov	r0, r5
  404624:	9301      	str	r3, [sp, #4]
  404626:	9200      	str	r2, [sp, #0]
  404628:	f000 fd62 	bl	4050f0 <_sbrk_r>
  40462c:	1c43      	adds	r3, r0, #1
  40462e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404632:	f000 8143 	beq.w	4048bc <_malloc_r+0x518>
  404636:	1a80      	subs	r0, r0, r2
  404638:	4448      	add	r0, r9
  40463a:	f040 0001 	orr.w	r0, r0, #1
  40463e:	6819      	ldr	r1, [r3, #0]
  404640:	60ba      	str	r2, [r7, #8]
  404642:	4449      	add	r1, r9
  404644:	42bc      	cmp	r4, r7
  404646:	6050      	str	r0, [r2, #4]
  404648:	6019      	str	r1, [r3, #0]
  40464a:	d017      	beq.n	40467c <_malloc_r+0x2d8>
  40464c:	f1b8 0f0f 	cmp.w	r8, #15
  404650:	f240 80fb 	bls.w	40484a <_malloc_r+0x4a6>
  404654:	6860      	ldr	r0, [r4, #4]
  404656:	f1a8 020c 	sub.w	r2, r8, #12
  40465a:	f022 0207 	bic.w	r2, r2, #7
  40465e:	eb04 0e02 	add.w	lr, r4, r2
  404662:	f000 0001 	and.w	r0, r0, #1
  404666:	f04f 0c05 	mov.w	ip, #5
  40466a:	4310      	orrs	r0, r2
  40466c:	2a0f      	cmp	r2, #15
  40466e:	6060      	str	r0, [r4, #4]
  404670:	f8ce c004 	str.w	ip, [lr, #4]
  404674:	f8ce c008 	str.w	ip, [lr, #8]
  404678:	f200 8117 	bhi.w	4048aa <_malloc_r+0x506>
  40467c:	4b1d      	ldr	r3, [pc, #116]	; (4046f4 <_malloc_r+0x350>)
  40467e:	68bc      	ldr	r4, [r7, #8]
  404680:	681a      	ldr	r2, [r3, #0]
  404682:	4291      	cmp	r1, r2
  404684:	bf88      	it	hi
  404686:	6019      	strhi	r1, [r3, #0]
  404688:	4b1b      	ldr	r3, [pc, #108]	; (4046f8 <_malloc_r+0x354>)
  40468a:	681a      	ldr	r2, [r3, #0]
  40468c:	4291      	cmp	r1, r2
  40468e:	6862      	ldr	r2, [r4, #4]
  404690:	bf88      	it	hi
  404692:	6019      	strhi	r1, [r3, #0]
  404694:	f022 0203 	bic.w	r2, r2, #3
  404698:	4296      	cmp	r6, r2
  40469a:	eba2 0306 	sub.w	r3, r2, r6
  40469e:	d801      	bhi.n	4046a4 <_malloc_r+0x300>
  4046a0:	2b0f      	cmp	r3, #15
  4046a2:	dc04      	bgt.n	4046ae <_malloc_r+0x30a>
  4046a4:	4628      	mov	r0, r5
  4046a6:	f000 fa23 	bl	404af0 <__malloc_unlock>
  4046aa:	2400      	movs	r4, #0
  4046ac:	e740      	b.n	404530 <_malloc_r+0x18c>
  4046ae:	19a2      	adds	r2, r4, r6
  4046b0:	f043 0301 	orr.w	r3, r3, #1
  4046b4:	f046 0601 	orr.w	r6, r6, #1
  4046b8:	6066      	str	r6, [r4, #4]
  4046ba:	4628      	mov	r0, r5
  4046bc:	60ba      	str	r2, [r7, #8]
  4046be:	6053      	str	r3, [r2, #4]
  4046c0:	f000 fa16 	bl	404af0 <__malloc_unlock>
  4046c4:	3408      	adds	r4, #8
  4046c6:	4620      	mov	r0, r4
  4046c8:	b003      	add	sp, #12
  4046ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046ce:	2b14      	cmp	r3, #20
  4046d0:	d971      	bls.n	4047b6 <_malloc_r+0x412>
  4046d2:	2b54      	cmp	r3, #84	; 0x54
  4046d4:	f200 80a3 	bhi.w	40481e <_malloc_r+0x47a>
  4046d8:	0b33      	lsrs	r3, r6, #12
  4046da:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4046de:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4046e2:	00c3      	lsls	r3, r0, #3
  4046e4:	e680      	b.n	4043e8 <_malloc_r+0x44>
  4046e6:	bf00      	nop
  4046e8:	20400454 	.word	0x20400454
  4046ec:	20400cc0 	.word	0x20400cc0
  4046f0:	20400c90 	.word	0x20400c90
  4046f4:	20400cb8 	.word	0x20400cb8
  4046f8:	20400cbc 	.word	0x20400cbc
  4046fc:	2040045c 	.word	0x2040045c
  404700:	2040085c 	.word	0x2040085c
  404704:	0a5a      	lsrs	r2, r3, #9
  404706:	2a04      	cmp	r2, #4
  404708:	d95b      	bls.n	4047c2 <_malloc_r+0x41e>
  40470a:	2a14      	cmp	r2, #20
  40470c:	f200 80ae 	bhi.w	40486c <_malloc_r+0x4c8>
  404710:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404714:	00c9      	lsls	r1, r1, #3
  404716:	325b      	adds	r2, #91	; 0x5b
  404718:	eb07 0c01 	add.w	ip, r7, r1
  40471c:	5879      	ldr	r1, [r7, r1]
  40471e:	f1ac 0c08 	sub.w	ip, ip, #8
  404722:	458c      	cmp	ip, r1
  404724:	f000 8088 	beq.w	404838 <_malloc_r+0x494>
  404728:	684a      	ldr	r2, [r1, #4]
  40472a:	f022 0203 	bic.w	r2, r2, #3
  40472e:	4293      	cmp	r3, r2
  404730:	d273      	bcs.n	40481a <_malloc_r+0x476>
  404732:	6889      	ldr	r1, [r1, #8]
  404734:	458c      	cmp	ip, r1
  404736:	d1f7      	bne.n	404728 <_malloc_r+0x384>
  404738:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40473c:	687b      	ldr	r3, [r7, #4]
  40473e:	60e2      	str	r2, [r4, #12]
  404740:	f8c4 c008 	str.w	ip, [r4, #8]
  404744:	6094      	str	r4, [r2, #8]
  404746:	f8cc 400c 	str.w	r4, [ip, #12]
  40474a:	e68f      	b.n	40446c <_malloc_r+0xc8>
  40474c:	19a1      	adds	r1, r4, r6
  40474e:	f046 0c01 	orr.w	ip, r6, #1
  404752:	f042 0601 	orr.w	r6, r2, #1
  404756:	f8c4 c004 	str.w	ip, [r4, #4]
  40475a:	4628      	mov	r0, r5
  40475c:	6179      	str	r1, [r7, #20]
  40475e:	6139      	str	r1, [r7, #16]
  404760:	f8c1 e00c 	str.w	lr, [r1, #12]
  404764:	f8c1 e008 	str.w	lr, [r1, #8]
  404768:	604e      	str	r6, [r1, #4]
  40476a:	50e2      	str	r2, [r4, r3]
  40476c:	f000 f9c0 	bl	404af0 <__malloc_unlock>
  404770:	3408      	adds	r4, #8
  404772:	e6dd      	b.n	404530 <_malloc_r+0x18c>
  404774:	687b      	ldr	r3, [r7, #4]
  404776:	e679      	b.n	40446c <_malloc_r+0xc8>
  404778:	f108 0801 	add.w	r8, r8, #1
  40477c:	f018 0f03 	tst.w	r8, #3
  404780:	f10c 0c08 	add.w	ip, ip, #8
  404784:	f47f ae85 	bne.w	404492 <_malloc_r+0xee>
  404788:	e02d      	b.n	4047e6 <_malloc_r+0x442>
  40478a:	68dc      	ldr	r4, [r3, #12]
  40478c:	42a3      	cmp	r3, r4
  40478e:	bf08      	it	eq
  404790:	3002      	addeq	r0, #2
  404792:	f43f ae3e 	beq.w	404412 <_malloc_r+0x6e>
  404796:	e6bb      	b.n	404510 <_malloc_r+0x16c>
  404798:	4419      	add	r1, r3
  40479a:	461c      	mov	r4, r3
  40479c:	684a      	ldr	r2, [r1, #4]
  40479e:	68db      	ldr	r3, [r3, #12]
  4047a0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4047a4:	f042 0201 	orr.w	r2, r2, #1
  4047a8:	604a      	str	r2, [r1, #4]
  4047aa:	4628      	mov	r0, r5
  4047ac:	60f3      	str	r3, [r6, #12]
  4047ae:	609e      	str	r6, [r3, #8]
  4047b0:	f000 f99e 	bl	404af0 <__malloc_unlock>
  4047b4:	e6bc      	b.n	404530 <_malloc_r+0x18c>
  4047b6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4047ba:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4047be:	00c3      	lsls	r3, r0, #3
  4047c0:	e612      	b.n	4043e8 <_malloc_r+0x44>
  4047c2:	099a      	lsrs	r2, r3, #6
  4047c4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4047c8:	00c9      	lsls	r1, r1, #3
  4047ca:	3238      	adds	r2, #56	; 0x38
  4047cc:	e7a4      	b.n	404718 <_malloc_r+0x374>
  4047ce:	42bc      	cmp	r4, r7
  4047d0:	d054      	beq.n	40487c <_malloc_r+0x4d8>
  4047d2:	68bc      	ldr	r4, [r7, #8]
  4047d4:	6862      	ldr	r2, [r4, #4]
  4047d6:	f022 0203 	bic.w	r2, r2, #3
  4047da:	e75d      	b.n	404698 <_malloc_r+0x2f4>
  4047dc:	f859 3908 	ldr.w	r3, [r9], #-8
  4047e0:	4599      	cmp	r9, r3
  4047e2:	f040 8086 	bne.w	4048f2 <_malloc_r+0x54e>
  4047e6:	f010 0f03 	tst.w	r0, #3
  4047ea:	f100 30ff 	add.w	r0, r0, #4294967295
  4047ee:	d1f5      	bne.n	4047dc <_malloc_r+0x438>
  4047f0:	687b      	ldr	r3, [r7, #4]
  4047f2:	ea23 0304 	bic.w	r3, r3, r4
  4047f6:	607b      	str	r3, [r7, #4]
  4047f8:	0064      	lsls	r4, r4, #1
  4047fa:	429c      	cmp	r4, r3
  4047fc:	f63f aec7 	bhi.w	40458e <_malloc_r+0x1ea>
  404800:	2c00      	cmp	r4, #0
  404802:	f43f aec4 	beq.w	40458e <_malloc_r+0x1ea>
  404806:	421c      	tst	r4, r3
  404808:	4640      	mov	r0, r8
  40480a:	f47f ae3e 	bne.w	40448a <_malloc_r+0xe6>
  40480e:	0064      	lsls	r4, r4, #1
  404810:	421c      	tst	r4, r3
  404812:	f100 0004 	add.w	r0, r0, #4
  404816:	d0fa      	beq.n	40480e <_malloc_r+0x46a>
  404818:	e637      	b.n	40448a <_malloc_r+0xe6>
  40481a:	468c      	mov	ip, r1
  40481c:	e78c      	b.n	404738 <_malloc_r+0x394>
  40481e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404822:	d815      	bhi.n	404850 <_malloc_r+0x4ac>
  404824:	0bf3      	lsrs	r3, r6, #15
  404826:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40482a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40482e:	00c3      	lsls	r3, r0, #3
  404830:	e5da      	b.n	4043e8 <_malloc_r+0x44>
  404832:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404836:	e6ed      	b.n	404614 <_malloc_r+0x270>
  404838:	687b      	ldr	r3, [r7, #4]
  40483a:	1092      	asrs	r2, r2, #2
  40483c:	2101      	movs	r1, #1
  40483e:	fa01 f202 	lsl.w	r2, r1, r2
  404842:	4313      	orrs	r3, r2
  404844:	607b      	str	r3, [r7, #4]
  404846:	4662      	mov	r2, ip
  404848:	e779      	b.n	40473e <_malloc_r+0x39a>
  40484a:	2301      	movs	r3, #1
  40484c:	6053      	str	r3, [r2, #4]
  40484e:	e729      	b.n	4046a4 <_malloc_r+0x300>
  404850:	f240 5254 	movw	r2, #1364	; 0x554
  404854:	4293      	cmp	r3, r2
  404856:	d822      	bhi.n	40489e <_malloc_r+0x4fa>
  404858:	0cb3      	lsrs	r3, r6, #18
  40485a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40485e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404862:	00c3      	lsls	r3, r0, #3
  404864:	e5c0      	b.n	4043e8 <_malloc_r+0x44>
  404866:	f103 0b10 	add.w	fp, r3, #16
  40486a:	e6ae      	b.n	4045ca <_malloc_r+0x226>
  40486c:	2a54      	cmp	r2, #84	; 0x54
  40486e:	d829      	bhi.n	4048c4 <_malloc_r+0x520>
  404870:	0b1a      	lsrs	r2, r3, #12
  404872:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404876:	00c9      	lsls	r1, r1, #3
  404878:	326e      	adds	r2, #110	; 0x6e
  40487a:	e74d      	b.n	404718 <_malloc_r+0x374>
  40487c:	4b20      	ldr	r3, [pc, #128]	; (404900 <_malloc_r+0x55c>)
  40487e:	6819      	ldr	r1, [r3, #0]
  404880:	4459      	add	r1, fp
  404882:	6019      	str	r1, [r3, #0]
  404884:	e6b2      	b.n	4045ec <_malloc_r+0x248>
  404886:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40488a:	2800      	cmp	r0, #0
  40488c:	f47f aeae 	bne.w	4045ec <_malloc_r+0x248>
  404890:	eb08 030b 	add.w	r3, r8, fp
  404894:	68ba      	ldr	r2, [r7, #8]
  404896:	f043 0301 	orr.w	r3, r3, #1
  40489a:	6053      	str	r3, [r2, #4]
  40489c:	e6ee      	b.n	40467c <_malloc_r+0x2d8>
  40489e:	207f      	movs	r0, #127	; 0x7f
  4048a0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4048a4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4048a8:	e59e      	b.n	4043e8 <_malloc_r+0x44>
  4048aa:	f104 0108 	add.w	r1, r4, #8
  4048ae:	4628      	mov	r0, r5
  4048b0:	9300      	str	r3, [sp, #0]
  4048b2:	f000 fe13 	bl	4054dc <_free_r>
  4048b6:	9b00      	ldr	r3, [sp, #0]
  4048b8:	6819      	ldr	r1, [r3, #0]
  4048ba:	e6df      	b.n	40467c <_malloc_r+0x2d8>
  4048bc:	2001      	movs	r0, #1
  4048be:	f04f 0900 	mov.w	r9, #0
  4048c2:	e6bc      	b.n	40463e <_malloc_r+0x29a>
  4048c4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4048c8:	d805      	bhi.n	4048d6 <_malloc_r+0x532>
  4048ca:	0bda      	lsrs	r2, r3, #15
  4048cc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4048d0:	00c9      	lsls	r1, r1, #3
  4048d2:	3277      	adds	r2, #119	; 0x77
  4048d4:	e720      	b.n	404718 <_malloc_r+0x374>
  4048d6:	f240 5154 	movw	r1, #1364	; 0x554
  4048da:	428a      	cmp	r2, r1
  4048dc:	d805      	bhi.n	4048ea <_malloc_r+0x546>
  4048de:	0c9a      	lsrs	r2, r3, #18
  4048e0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4048e4:	00c9      	lsls	r1, r1, #3
  4048e6:	327c      	adds	r2, #124	; 0x7c
  4048e8:	e716      	b.n	404718 <_malloc_r+0x374>
  4048ea:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4048ee:	227e      	movs	r2, #126	; 0x7e
  4048f0:	e712      	b.n	404718 <_malloc_r+0x374>
  4048f2:	687b      	ldr	r3, [r7, #4]
  4048f4:	e780      	b.n	4047f8 <_malloc_r+0x454>
  4048f6:	08f0      	lsrs	r0, r6, #3
  4048f8:	f106 0308 	add.w	r3, r6, #8
  4048fc:	e600      	b.n	404500 <_malloc_r+0x15c>
  4048fe:	bf00      	nop
  404900:	20400c90 	.word	0x20400c90
	...

00404910 <memchr>:
  404910:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404914:	2a10      	cmp	r2, #16
  404916:	db2b      	blt.n	404970 <memchr+0x60>
  404918:	f010 0f07 	tst.w	r0, #7
  40491c:	d008      	beq.n	404930 <memchr+0x20>
  40491e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404922:	3a01      	subs	r2, #1
  404924:	428b      	cmp	r3, r1
  404926:	d02d      	beq.n	404984 <memchr+0x74>
  404928:	f010 0f07 	tst.w	r0, #7
  40492c:	b342      	cbz	r2, 404980 <memchr+0x70>
  40492e:	d1f6      	bne.n	40491e <memchr+0xe>
  404930:	b4f0      	push	{r4, r5, r6, r7}
  404932:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404936:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40493a:	f022 0407 	bic.w	r4, r2, #7
  40493e:	f07f 0700 	mvns.w	r7, #0
  404942:	2300      	movs	r3, #0
  404944:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404948:	3c08      	subs	r4, #8
  40494a:	ea85 0501 	eor.w	r5, r5, r1
  40494e:	ea86 0601 	eor.w	r6, r6, r1
  404952:	fa85 f547 	uadd8	r5, r5, r7
  404956:	faa3 f587 	sel	r5, r3, r7
  40495a:	fa86 f647 	uadd8	r6, r6, r7
  40495e:	faa5 f687 	sel	r6, r5, r7
  404962:	b98e      	cbnz	r6, 404988 <memchr+0x78>
  404964:	d1ee      	bne.n	404944 <memchr+0x34>
  404966:	bcf0      	pop	{r4, r5, r6, r7}
  404968:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40496c:	f002 0207 	and.w	r2, r2, #7
  404970:	b132      	cbz	r2, 404980 <memchr+0x70>
  404972:	f810 3b01 	ldrb.w	r3, [r0], #1
  404976:	3a01      	subs	r2, #1
  404978:	ea83 0301 	eor.w	r3, r3, r1
  40497c:	b113      	cbz	r3, 404984 <memchr+0x74>
  40497e:	d1f8      	bne.n	404972 <memchr+0x62>
  404980:	2000      	movs	r0, #0
  404982:	4770      	bx	lr
  404984:	3801      	subs	r0, #1
  404986:	4770      	bx	lr
  404988:	2d00      	cmp	r5, #0
  40498a:	bf06      	itte	eq
  40498c:	4635      	moveq	r5, r6
  40498e:	3803      	subeq	r0, #3
  404990:	3807      	subne	r0, #7
  404992:	f015 0f01 	tst.w	r5, #1
  404996:	d107      	bne.n	4049a8 <memchr+0x98>
  404998:	3001      	adds	r0, #1
  40499a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40499e:	bf02      	ittt	eq
  4049a0:	3001      	addeq	r0, #1
  4049a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4049a6:	3001      	addeq	r0, #1
  4049a8:	bcf0      	pop	{r4, r5, r6, r7}
  4049aa:	3801      	subs	r0, #1
  4049ac:	4770      	bx	lr
  4049ae:	bf00      	nop

004049b0 <memcpy>:
  4049b0:	4684      	mov	ip, r0
  4049b2:	ea41 0300 	orr.w	r3, r1, r0
  4049b6:	f013 0303 	ands.w	r3, r3, #3
  4049ba:	d16d      	bne.n	404a98 <memcpy+0xe8>
  4049bc:	3a40      	subs	r2, #64	; 0x40
  4049be:	d341      	bcc.n	404a44 <memcpy+0x94>
  4049c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049c4:	f840 3b04 	str.w	r3, [r0], #4
  4049c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049cc:	f840 3b04 	str.w	r3, [r0], #4
  4049d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049d4:	f840 3b04 	str.w	r3, [r0], #4
  4049d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049dc:	f840 3b04 	str.w	r3, [r0], #4
  4049e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049e4:	f840 3b04 	str.w	r3, [r0], #4
  4049e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049ec:	f840 3b04 	str.w	r3, [r0], #4
  4049f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049f4:	f840 3b04 	str.w	r3, [r0], #4
  4049f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049fc:	f840 3b04 	str.w	r3, [r0], #4
  404a00:	f851 3b04 	ldr.w	r3, [r1], #4
  404a04:	f840 3b04 	str.w	r3, [r0], #4
  404a08:	f851 3b04 	ldr.w	r3, [r1], #4
  404a0c:	f840 3b04 	str.w	r3, [r0], #4
  404a10:	f851 3b04 	ldr.w	r3, [r1], #4
  404a14:	f840 3b04 	str.w	r3, [r0], #4
  404a18:	f851 3b04 	ldr.w	r3, [r1], #4
  404a1c:	f840 3b04 	str.w	r3, [r0], #4
  404a20:	f851 3b04 	ldr.w	r3, [r1], #4
  404a24:	f840 3b04 	str.w	r3, [r0], #4
  404a28:	f851 3b04 	ldr.w	r3, [r1], #4
  404a2c:	f840 3b04 	str.w	r3, [r0], #4
  404a30:	f851 3b04 	ldr.w	r3, [r1], #4
  404a34:	f840 3b04 	str.w	r3, [r0], #4
  404a38:	f851 3b04 	ldr.w	r3, [r1], #4
  404a3c:	f840 3b04 	str.w	r3, [r0], #4
  404a40:	3a40      	subs	r2, #64	; 0x40
  404a42:	d2bd      	bcs.n	4049c0 <memcpy+0x10>
  404a44:	3230      	adds	r2, #48	; 0x30
  404a46:	d311      	bcc.n	404a6c <memcpy+0xbc>
  404a48:	f851 3b04 	ldr.w	r3, [r1], #4
  404a4c:	f840 3b04 	str.w	r3, [r0], #4
  404a50:	f851 3b04 	ldr.w	r3, [r1], #4
  404a54:	f840 3b04 	str.w	r3, [r0], #4
  404a58:	f851 3b04 	ldr.w	r3, [r1], #4
  404a5c:	f840 3b04 	str.w	r3, [r0], #4
  404a60:	f851 3b04 	ldr.w	r3, [r1], #4
  404a64:	f840 3b04 	str.w	r3, [r0], #4
  404a68:	3a10      	subs	r2, #16
  404a6a:	d2ed      	bcs.n	404a48 <memcpy+0x98>
  404a6c:	320c      	adds	r2, #12
  404a6e:	d305      	bcc.n	404a7c <memcpy+0xcc>
  404a70:	f851 3b04 	ldr.w	r3, [r1], #4
  404a74:	f840 3b04 	str.w	r3, [r0], #4
  404a78:	3a04      	subs	r2, #4
  404a7a:	d2f9      	bcs.n	404a70 <memcpy+0xc0>
  404a7c:	3204      	adds	r2, #4
  404a7e:	d008      	beq.n	404a92 <memcpy+0xe2>
  404a80:	07d2      	lsls	r2, r2, #31
  404a82:	bf1c      	itt	ne
  404a84:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404a88:	f800 3b01 	strbne.w	r3, [r0], #1
  404a8c:	d301      	bcc.n	404a92 <memcpy+0xe2>
  404a8e:	880b      	ldrh	r3, [r1, #0]
  404a90:	8003      	strh	r3, [r0, #0]
  404a92:	4660      	mov	r0, ip
  404a94:	4770      	bx	lr
  404a96:	bf00      	nop
  404a98:	2a08      	cmp	r2, #8
  404a9a:	d313      	bcc.n	404ac4 <memcpy+0x114>
  404a9c:	078b      	lsls	r3, r1, #30
  404a9e:	d08d      	beq.n	4049bc <memcpy+0xc>
  404aa0:	f010 0303 	ands.w	r3, r0, #3
  404aa4:	d08a      	beq.n	4049bc <memcpy+0xc>
  404aa6:	f1c3 0304 	rsb	r3, r3, #4
  404aaa:	1ad2      	subs	r2, r2, r3
  404aac:	07db      	lsls	r3, r3, #31
  404aae:	bf1c      	itt	ne
  404ab0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ab4:	f800 3b01 	strbne.w	r3, [r0], #1
  404ab8:	d380      	bcc.n	4049bc <memcpy+0xc>
  404aba:	f831 3b02 	ldrh.w	r3, [r1], #2
  404abe:	f820 3b02 	strh.w	r3, [r0], #2
  404ac2:	e77b      	b.n	4049bc <memcpy+0xc>
  404ac4:	3a04      	subs	r2, #4
  404ac6:	d3d9      	bcc.n	404a7c <memcpy+0xcc>
  404ac8:	3a01      	subs	r2, #1
  404aca:	f811 3b01 	ldrb.w	r3, [r1], #1
  404ace:	f800 3b01 	strb.w	r3, [r0], #1
  404ad2:	d2f9      	bcs.n	404ac8 <memcpy+0x118>
  404ad4:	780b      	ldrb	r3, [r1, #0]
  404ad6:	7003      	strb	r3, [r0, #0]
  404ad8:	784b      	ldrb	r3, [r1, #1]
  404ada:	7043      	strb	r3, [r0, #1]
  404adc:	788b      	ldrb	r3, [r1, #2]
  404ade:	7083      	strb	r3, [r0, #2]
  404ae0:	4660      	mov	r0, ip
  404ae2:	4770      	bx	lr

00404ae4 <__malloc_lock>:
  404ae4:	4801      	ldr	r0, [pc, #4]	; (404aec <__malloc_lock+0x8>)
  404ae6:	f7ff bc59 	b.w	40439c <__retarget_lock_acquire_recursive>
  404aea:	bf00      	nop
  404aec:	20400e00 	.word	0x20400e00

00404af0 <__malloc_unlock>:
  404af0:	4801      	ldr	r0, [pc, #4]	; (404af8 <__malloc_unlock+0x8>)
  404af2:	f7ff bc55 	b.w	4043a0 <__retarget_lock_release_recursive>
  404af6:	bf00      	nop
  404af8:	20400e00 	.word	0x20400e00

00404afc <_Balloc>:
  404afc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404afe:	b570      	push	{r4, r5, r6, lr}
  404b00:	4605      	mov	r5, r0
  404b02:	460c      	mov	r4, r1
  404b04:	b14b      	cbz	r3, 404b1a <_Balloc+0x1e>
  404b06:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404b0a:	b180      	cbz	r0, 404b2e <_Balloc+0x32>
  404b0c:	6802      	ldr	r2, [r0, #0]
  404b0e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404b12:	2300      	movs	r3, #0
  404b14:	6103      	str	r3, [r0, #16]
  404b16:	60c3      	str	r3, [r0, #12]
  404b18:	bd70      	pop	{r4, r5, r6, pc}
  404b1a:	2221      	movs	r2, #33	; 0x21
  404b1c:	2104      	movs	r1, #4
  404b1e:	f000 fc5d 	bl	4053dc <_calloc_r>
  404b22:	64e8      	str	r0, [r5, #76]	; 0x4c
  404b24:	4603      	mov	r3, r0
  404b26:	2800      	cmp	r0, #0
  404b28:	d1ed      	bne.n	404b06 <_Balloc+0xa>
  404b2a:	2000      	movs	r0, #0
  404b2c:	bd70      	pop	{r4, r5, r6, pc}
  404b2e:	2101      	movs	r1, #1
  404b30:	fa01 f604 	lsl.w	r6, r1, r4
  404b34:	1d72      	adds	r2, r6, #5
  404b36:	4628      	mov	r0, r5
  404b38:	0092      	lsls	r2, r2, #2
  404b3a:	f000 fc4f 	bl	4053dc <_calloc_r>
  404b3e:	2800      	cmp	r0, #0
  404b40:	d0f3      	beq.n	404b2a <_Balloc+0x2e>
  404b42:	6044      	str	r4, [r0, #4]
  404b44:	6086      	str	r6, [r0, #8]
  404b46:	e7e4      	b.n	404b12 <_Balloc+0x16>

00404b48 <_Bfree>:
  404b48:	b131      	cbz	r1, 404b58 <_Bfree+0x10>
  404b4a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404b4c:	684a      	ldr	r2, [r1, #4]
  404b4e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404b52:	6008      	str	r0, [r1, #0]
  404b54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404b58:	4770      	bx	lr
  404b5a:	bf00      	nop

00404b5c <__multadd>:
  404b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  404b5e:	690c      	ldr	r4, [r1, #16]
  404b60:	b083      	sub	sp, #12
  404b62:	460d      	mov	r5, r1
  404b64:	4606      	mov	r6, r0
  404b66:	f101 0e14 	add.w	lr, r1, #20
  404b6a:	2700      	movs	r7, #0
  404b6c:	f8de 0000 	ldr.w	r0, [lr]
  404b70:	b281      	uxth	r1, r0
  404b72:	fb02 3301 	mla	r3, r2, r1, r3
  404b76:	0c01      	lsrs	r1, r0, #16
  404b78:	0c18      	lsrs	r0, r3, #16
  404b7a:	fb02 0101 	mla	r1, r2, r1, r0
  404b7e:	b29b      	uxth	r3, r3
  404b80:	3701      	adds	r7, #1
  404b82:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404b86:	42bc      	cmp	r4, r7
  404b88:	f84e 3b04 	str.w	r3, [lr], #4
  404b8c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404b90:	dcec      	bgt.n	404b6c <__multadd+0x10>
  404b92:	b13b      	cbz	r3, 404ba4 <__multadd+0x48>
  404b94:	68aa      	ldr	r2, [r5, #8]
  404b96:	4294      	cmp	r4, r2
  404b98:	da07      	bge.n	404baa <__multadd+0x4e>
  404b9a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404b9e:	3401      	adds	r4, #1
  404ba0:	6153      	str	r3, [r2, #20]
  404ba2:	612c      	str	r4, [r5, #16]
  404ba4:	4628      	mov	r0, r5
  404ba6:	b003      	add	sp, #12
  404ba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404baa:	6869      	ldr	r1, [r5, #4]
  404bac:	9301      	str	r3, [sp, #4]
  404bae:	3101      	adds	r1, #1
  404bb0:	4630      	mov	r0, r6
  404bb2:	f7ff ffa3 	bl	404afc <_Balloc>
  404bb6:	692a      	ldr	r2, [r5, #16]
  404bb8:	3202      	adds	r2, #2
  404bba:	f105 010c 	add.w	r1, r5, #12
  404bbe:	4607      	mov	r7, r0
  404bc0:	0092      	lsls	r2, r2, #2
  404bc2:	300c      	adds	r0, #12
  404bc4:	f7ff fef4 	bl	4049b0 <memcpy>
  404bc8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404bca:	6869      	ldr	r1, [r5, #4]
  404bcc:	9b01      	ldr	r3, [sp, #4]
  404bce:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404bd2:	6028      	str	r0, [r5, #0]
  404bd4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404bd8:	463d      	mov	r5, r7
  404bda:	e7de      	b.n	404b9a <__multadd+0x3e>

00404bdc <__hi0bits>:
  404bdc:	0c02      	lsrs	r2, r0, #16
  404bde:	0412      	lsls	r2, r2, #16
  404be0:	4603      	mov	r3, r0
  404be2:	b9b2      	cbnz	r2, 404c12 <__hi0bits+0x36>
  404be4:	0403      	lsls	r3, r0, #16
  404be6:	2010      	movs	r0, #16
  404be8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404bec:	bf04      	itt	eq
  404bee:	021b      	lsleq	r3, r3, #8
  404bf0:	3008      	addeq	r0, #8
  404bf2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404bf6:	bf04      	itt	eq
  404bf8:	011b      	lsleq	r3, r3, #4
  404bfa:	3004      	addeq	r0, #4
  404bfc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404c00:	bf04      	itt	eq
  404c02:	009b      	lsleq	r3, r3, #2
  404c04:	3002      	addeq	r0, #2
  404c06:	2b00      	cmp	r3, #0
  404c08:	db02      	blt.n	404c10 <__hi0bits+0x34>
  404c0a:	005b      	lsls	r3, r3, #1
  404c0c:	d403      	bmi.n	404c16 <__hi0bits+0x3a>
  404c0e:	2020      	movs	r0, #32
  404c10:	4770      	bx	lr
  404c12:	2000      	movs	r0, #0
  404c14:	e7e8      	b.n	404be8 <__hi0bits+0xc>
  404c16:	3001      	adds	r0, #1
  404c18:	4770      	bx	lr
  404c1a:	bf00      	nop

00404c1c <__lo0bits>:
  404c1c:	6803      	ldr	r3, [r0, #0]
  404c1e:	f013 0207 	ands.w	r2, r3, #7
  404c22:	4601      	mov	r1, r0
  404c24:	d007      	beq.n	404c36 <__lo0bits+0x1a>
  404c26:	07da      	lsls	r2, r3, #31
  404c28:	d421      	bmi.n	404c6e <__lo0bits+0x52>
  404c2a:	0798      	lsls	r0, r3, #30
  404c2c:	d421      	bmi.n	404c72 <__lo0bits+0x56>
  404c2e:	089b      	lsrs	r3, r3, #2
  404c30:	600b      	str	r3, [r1, #0]
  404c32:	2002      	movs	r0, #2
  404c34:	4770      	bx	lr
  404c36:	b298      	uxth	r0, r3
  404c38:	b198      	cbz	r0, 404c62 <__lo0bits+0x46>
  404c3a:	4610      	mov	r0, r2
  404c3c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404c40:	bf04      	itt	eq
  404c42:	0a1b      	lsreq	r3, r3, #8
  404c44:	3008      	addeq	r0, #8
  404c46:	071a      	lsls	r2, r3, #28
  404c48:	bf04      	itt	eq
  404c4a:	091b      	lsreq	r3, r3, #4
  404c4c:	3004      	addeq	r0, #4
  404c4e:	079a      	lsls	r2, r3, #30
  404c50:	bf04      	itt	eq
  404c52:	089b      	lsreq	r3, r3, #2
  404c54:	3002      	addeq	r0, #2
  404c56:	07da      	lsls	r2, r3, #31
  404c58:	d407      	bmi.n	404c6a <__lo0bits+0x4e>
  404c5a:	085b      	lsrs	r3, r3, #1
  404c5c:	d104      	bne.n	404c68 <__lo0bits+0x4c>
  404c5e:	2020      	movs	r0, #32
  404c60:	4770      	bx	lr
  404c62:	0c1b      	lsrs	r3, r3, #16
  404c64:	2010      	movs	r0, #16
  404c66:	e7e9      	b.n	404c3c <__lo0bits+0x20>
  404c68:	3001      	adds	r0, #1
  404c6a:	600b      	str	r3, [r1, #0]
  404c6c:	4770      	bx	lr
  404c6e:	2000      	movs	r0, #0
  404c70:	4770      	bx	lr
  404c72:	085b      	lsrs	r3, r3, #1
  404c74:	600b      	str	r3, [r1, #0]
  404c76:	2001      	movs	r0, #1
  404c78:	4770      	bx	lr
  404c7a:	bf00      	nop

00404c7c <__i2b>:
  404c7c:	b510      	push	{r4, lr}
  404c7e:	460c      	mov	r4, r1
  404c80:	2101      	movs	r1, #1
  404c82:	f7ff ff3b 	bl	404afc <_Balloc>
  404c86:	2201      	movs	r2, #1
  404c88:	6144      	str	r4, [r0, #20]
  404c8a:	6102      	str	r2, [r0, #16]
  404c8c:	bd10      	pop	{r4, pc}
  404c8e:	bf00      	nop

00404c90 <__multiply>:
  404c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c94:	690c      	ldr	r4, [r1, #16]
  404c96:	6915      	ldr	r5, [r2, #16]
  404c98:	42ac      	cmp	r4, r5
  404c9a:	b083      	sub	sp, #12
  404c9c:	468b      	mov	fp, r1
  404c9e:	4616      	mov	r6, r2
  404ca0:	da04      	bge.n	404cac <__multiply+0x1c>
  404ca2:	4622      	mov	r2, r4
  404ca4:	46b3      	mov	fp, r6
  404ca6:	462c      	mov	r4, r5
  404ca8:	460e      	mov	r6, r1
  404caa:	4615      	mov	r5, r2
  404cac:	f8db 3008 	ldr.w	r3, [fp, #8]
  404cb0:	f8db 1004 	ldr.w	r1, [fp, #4]
  404cb4:	eb04 0805 	add.w	r8, r4, r5
  404cb8:	4598      	cmp	r8, r3
  404cba:	bfc8      	it	gt
  404cbc:	3101      	addgt	r1, #1
  404cbe:	f7ff ff1d 	bl	404afc <_Balloc>
  404cc2:	f100 0914 	add.w	r9, r0, #20
  404cc6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404cca:	45d1      	cmp	r9, sl
  404ccc:	9000      	str	r0, [sp, #0]
  404cce:	d205      	bcs.n	404cdc <__multiply+0x4c>
  404cd0:	464b      	mov	r3, r9
  404cd2:	2100      	movs	r1, #0
  404cd4:	f843 1b04 	str.w	r1, [r3], #4
  404cd8:	459a      	cmp	sl, r3
  404cda:	d8fb      	bhi.n	404cd4 <__multiply+0x44>
  404cdc:	f106 0c14 	add.w	ip, r6, #20
  404ce0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404ce4:	f10b 0b14 	add.w	fp, fp, #20
  404ce8:	459c      	cmp	ip, r3
  404cea:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404cee:	d24c      	bcs.n	404d8a <__multiply+0xfa>
  404cf0:	f8cd a004 	str.w	sl, [sp, #4]
  404cf4:	469a      	mov	sl, r3
  404cf6:	f8dc 5000 	ldr.w	r5, [ip]
  404cfa:	b2af      	uxth	r7, r5
  404cfc:	b1ef      	cbz	r7, 404d3a <__multiply+0xaa>
  404cfe:	2100      	movs	r1, #0
  404d00:	464d      	mov	r5, r9
  404d02:	465e      	mov	r6, fp
  404d04:	460c      	mov	r4, r1
  404d06:	f856 2b04 	ldr.w	r2, [r6], #4
  404d0a:	6828      	ldr	r0, [r5, #0]
  404d0c:	b293      	uxth	r3, r2
  404d0e:	b281      	uxth	r1, r0
  404d10:	fb07 1303 	mla	r3, r7, r3, r1
  404d14:	0c12      	lsrs	r2, r2, #16
  404d16:	0c01      	lsrs	r1, r0, #16
  404d18:	4423      	add	r3, r4
  404d1a:	fb07 1102 	mla	r1, r7, r2, r1
  404d1e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404d22:	b29b      	uxth	r3, r3
  404d24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404d28:	45b6      	cmp	lr, r6
  404d2a:	f845 3b04 	str.w	r3, [r5], #4
  404d2e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404d32:	d8e8      	bhi.n	404d06 <__multiply+0x76>
  404d34:	602c      	str	r4, [r5, #0]
  404d36:	f8dc 5000 	ldr.w	r5, [ip]
  404d3a:	0c2d      	lsrs	r5, r5, #16
  404d3c:	d01d      	beq.n	404d7a <__multiply+0xea>
  404d3e:	f8d9 3000 	ldr.w	r3, [r9]
  404d42:	4648      	mov	r0, r9
  404d44:	461c      	mov	r4, r3
  404d46:	4659      	mov	r1, fp
  404d48:	2200      	movs	r2, #0
  404d4a:	880e      	ldrh	r6, [r1, #0]
  404d4c:	0c24      	lsrs	r4, r4, #16
  404d4e:	fb05 4406 	mla	r4, r5, r6, r4
  404d52:	4422      	add	r2, r4
  404d54:	b29b      	uxth	r3, r3
  404d56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404d5a:	f840 3b04 	str.w	r3, [r0], #4
  404d5e:	f851 3b04 	ldr.w	r3, [r1], #4
  404d62:	6804      	ldr	r4, [r0, #0]
  404d64:	0c1b      	lsrs	r3, r3, #16
  404d66:	b2a6      	uxth	r6, r4
  404d68:	fb05 6303 	mla	r3, r5, r3, r6
  404d6c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404d70:	458e      	cmp	lr, r1
  404d72:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404d76:	d8e8      	bhi.n	404d4a <__multiply+0xba>
  404d78:	6003      	str	r3, [r0, #0]
  404d7a:	f10c 0c04 	add.w	ip, ip, #4
  404d7e:	45e2      	cmp	sl, ip
  404d80:	f109 0904 	add.w	r9, r9, #4
  404d84:	d8b7      	bhi.n	404cf6 <__multiply+0x66>
  404d86:	f8dd a004 	ldr.w	sl, [sp, #4]
  404d8a:	f1b8 0f00 	cmp.w	r8, #0
  404d8e:	dd0b      	ble.n	404da8 <__multiply+0x118>
  404d90:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404d94:	f1aa 0a04 	sub.w	sl, sl, #4
  404d98:	b11b      	cbz	r3, 404da2 <__multiply+0x112>
  404d9a:	e005      	b.n	404da8 <__multiply+0x118>
  404d9c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404da0:	b913      	cbnz	r3, 404da8 <__multiply+0x118>
  404da2:	f1b8 0801 	subs.w	r8, r8, #1
  404da6:	d1f9      	bne.n	404d9c <__multiply+0x10c>
  404da8:	9800      	ldr	r0, [sp, #0]
  404daa:	f8c0 8010 	str.w	r8, [r0, #16]
  404dae:	b003      	add	sp, #12
  404db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404db4 <__pow5mult>:
  404db4:	f012 0303 	ands.w	r3, r2, #3
  404db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404dbc:	4614      	mov	r4, r2
  404dbe:	4607      	mov	r7, r0
  404dc0:	d12e      	bne.n	404e20 <__pow5mult+0x6c>
  404dc2:	460d      	mov	r5, r1
  404dc4:	10a4      	asrs	r4, r4, #2
  404dc6:	d01c      	beq.n	404e02 <__pow5mult+0x4e>
  404dc8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404dca:	b396      	cbz	r6, 404e32 <__pow5mult+0x7e>
  404dcc:	07e3      	lsls	r3, r4, #31
  404dce:	f04f 0800 	mov.w	r8, #0
  404dd2:	d406      	bmi.n	404de2 <__pow5mult+0x2e>
  404dd4:	1064      	asrs	r4, r4, #1
  404dd6:	d014      	beq.n	404e02 <__pow5mult+0x4e>
  404dd8:	6830      	ldr	r0, [r6, #0]
  404dda:	b1a8      	cbz	r0, 404e08 <__pow5mult+0x54>
  404ddc:	4606      	mov	r6, r0
  404dde:	07e3      	lsls	r3, r4, #31
  404de0:	d5f8      	bpl.n	404dd4 <__pow5mult+0x20>
  404de2:	4632      	mov	r2, r6
  404de4:	4629      	mov	r1, r5
  404de6:	4638      	mov	r0, r7
  404de8:	f7ff ff52 	bl	404c90 <__multiply>
  404dec:	b1b5      	cbz	r5, 404e1c <__pow5mult+0x68>
  404dee:	686a      	ldr	r2, [r5, #4]
  404df0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404df2:	1064      	asrs	r4, r4, #1
  404df4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404df8:	6029      	str	r1, [r5, #0]
  404dfa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404dfe:	4605      	mov	r5, r0
  404e00:	d1ea      	bne.n	404dd8 <__pow5mult+0x24>
  404e02:	4628      	mov	r0, r5
  404e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e08:	4632      	mov	r2, r6
  404e0a:	4631      	mov	r1, r6
  404e0c:	4638      	mov	r0, r7
  404e0e:	f7ff ff3f 	bl	404c90 <__multiply>
  404e12:	6030      	str	r0, [r6, #0]
  404e14:	f8c0 8000 	str.w	r8, [r0]
  404e18:	4606      	mov	r6, r0
  404e1a:	e7e0      	b.n	404dde <__pow5mult+0x2a>
  404e1c:	4605      	mov	r5, r0
  404e1e:	e7d9      	b.n	404dd4 <__pow5mult+0x20>
  404e20:	1e5a      	subs	r2, r3, #1
  404e22:	4d0b      	ldr	r5, [pc, #44]	; (404e50 <__pow5mult+0x9c>)
  404e24:	2300      	movs	r3, #0
  404e26:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404e2a:	f7ff fe97 	bl	404b5c <__multadd>
  404e2e:	4605      	mov	r5, r0
  404e30:	e7c8      	b.n	404dc4 <__pow5mult+0x10>
  404e32:	2101      	movs	r1, #1
  404e34:	4638      	mov	r0, r7
  404e36:	f7ff fe61 	bl	404afc <_Balloc>
  404e3a:	f240 2171 	movw	r1, #625	; 0x271
  404e3e:	2201      	movs	r2, #1
  404e40:	2300      	movs	r3, #0
  404e42:	6141      	str	r1, [r0, #20]
  404e44:	6102      	str	r2, [r0, #16]
  404e46:	4606      	mov	r6, r0
  404e48:	64b8      	str	r0, [r7, #72]	; 0x48
  404e4a:	6003      	str	r3, [r0, #0]
  404e4c:	e7be      	b.n	404dcc <__pow5mult+0x18>
  404e4e:	bf00      	nop
  404e50:	00406a50 	.word	0x00406a50

00404e54 <__lshift>:
  404e54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404e58:	4691      	mov	r9, r2
  404e5a:	690a      	ldr	r2, [r1, #16]
  404e5c:	688b      	ldr	r3, [r1, #8]
  404e5e:	ea4f 1469 	mov.w	r4, r9, asr #5
  404e62:	eb04 0802 	add.w	r8, r4, r2
  404e66:	f108 0501 	add.w	r5, r8, #1
  404e6a:	429d      	cmp	r5, r3
  404e6c:	460e      	mov	r6, r1
  404e6e:	4607      	mov	r7, r0
  404e70:	6849      	ldr	r1, [r1, #4]
  404e72:	dd04      	ble.n	404e7e <__lshift+0x2a>
  404e74:	005b      	lsls	r3, r3, #1
  404e76:	429d      	cmp	r5, r3
  404e78:	f101 0101 	add.w	r1, r1, #1
  404e7c:	dcfa      	bgt.n	404e74 <__lshift+0x20>
  404e7e:	4638      	mov	r0, r7
  404e80:	f7ff fe3c 	bl	404afc <_Balloc>
  404e84:	2c00      	cmp	r4, #0
  404e86:	f100 0314 	add.w	r3, r0, #20
  404e8a:	dd06      	ble.n	404e9a <__lshift+0x46>
  404e8c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404e90:	2100      	movs	r1, #0
  404e92:	f843 1b04 	str.w	r1, [r3], #4
  404e96:	429a      	cmp	r2, r3
  404e98:	d1fb      	bne.n	404e92 <__lshift+0x3e>
  404e9a:	6934      	ldr	r4, [r6, #16]
  404e9c:	f106 0114 	add.w	r1, r6, #20
  404ea0:	f019 091f 	ands.w	r9, r9, #31
  404ea4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404ea8:	d01d      	beq.n	404ee6 <__lshift+0x92>
  404eaa:	f1c9 0c20 	rsb	ip, r9, #32
  404eae:	2200      	movs	r2, #0
  404eb0:	680c      	ldr	r4, [r1, #0]
  404eb2:	fa04 f409 	lsl.w	r4, r4, r9
  404eb6:	4314      	orrs	r4, r2
  404eb8:	f843 4b04 	str.w	r4, [r3], #4
  404ebc:	f851 2b04 	ldr.w	r2, [r1], #4
  404ec0:	458e      	cmp	lr, r1
  404ec2:	fa22 f20c 	lsr.w	r2, r2, ip
  404ec6:	d8f3      	bhi.n	404eb0 <__lshift+0x5c>
  404ec8:	601a      	str	r2, [r3, #0]
  404eca:	b10a      	cbz	r2, 404ed0 <__lshift+0x7c>
  404ecc:	f108 0502 	add.w	r5, r8, #2
  404ed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404ed2:	6872      	ldr	r2, [r6, #4]
  404ed4:	3d01      	subs	r5, #1
  404ed6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404eda:	6105      	str	r5, [r0, #16]
  404edc:	6031      	str	r1, [r6, #0]
  404ede:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404ee6:	3b04      	subs	r3, #4
  404ee8:	f851 2b04 	ldr.w	r2, [r1], #4
  404eec:	f843 2f04 	str.w	r2, [r3, #4]!
  404ef0:	458e      	cmp	lr, r1
  404ef2:	d8f9      	bhi.n	404ee8 <__lshift+0x94>
  404ef4:	e7ec      	b.n	404ed0 <__lshift+0x7c>
  404ef6:	bf00      	nop

00404ef8 <__mcmp>:
  404ef8:	b430      	push	{r4, r5}
  404efa:	690b      	ldr	r3, [r1, #16]
  404efc:	4605      	mov	r5, r0
  404efe:	6900      	ldr	r0, [r0, #16]
  404f00:	1ac0      	subs	r0, r0, r3
  404f02:	d10f      	bne.n	404f24 <__mcmp+0x2c>
  404f04:	009b      	lsls	r3, r3, #2
  404f06:	3514      	adds	r5, #20
  404f08:	3114      	adds	r1, #20
  404f0a:	4419      	add	r1, r3
  404f0c:	442b      	add	r3, r5
  404f0e:	e001      	b.n	404f14 <__mcmp+0x1c>
  404f10:	429d      	cmp	r5, r3
  404f12:	d207      	bcs.n	404f24 <__mcmp+0x2c>
  404f14:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404f18:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404f1c:	4294      	cmp	r4, r2
  404f1e:	d0f7      	beq.n	404f10 <__mcmp+0x18>
  404f20:	d302      	bcc.n	404f28 <__mcmp+0x30>
  404f22:	2001      	movs	r0, #1
  404f24:	bc30      	pop	{r4, r5}
  404f26:	4770      	bx	lr
  404f28:	f04f 30ff 	mov.w	r0, #4294967295
  404f2c:	e7fa      	b.n	404f24 <__mcmp+0x2c>
  404f2e:	bf00      	nop

00404f30 <__mdiff>:
  404f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f34:	690f      	ldr	r7, [r1, #16]
  404f36:	460e      	mov	r6, r1
  404f38:	6911      	ldr	r1, [r2, #16]
  404f3a:	1a7f      	subs	r7, r7, r1
  404f3c:	2f00      	cmp	r7, #0
  404f3e:	4690      	mov	r8, r2
  404f40:	d117      	bne.n	404f72 <__mdiff+0x42>
  404f42:	0089      	lsls	r1, r1, #2
  404f44:	f106 0514 	add.w	r5, r6, #20
  404f48:	f102 0e14 	add.w	lr, r2, #20
  404f4c:	186b      	adds	r3, r5, r1
  404f4e:	4471      	add	r1, lr
  404f50:	e001      	b.n	404f56 <__mdiff+0x26>
  404f52:	429d      	cmp	r5, r3
  404f54:	d25c      	bcs.n	405010 <__mdiff+0xe0>
  404f56:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404f5a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404f5e:	42a2      	cmp	r2, r4
  404f60:	d0f7      	beq.n	404f52 <__mdiff+0x22>
  404f62:	d25e      	bcs.n	405022 <__mdiff+0xf2>
  404f64:	4633      	mov	r3, r6
  404f66:	462c      	mov	r4, r5
  404f68:	4646      	mov	r6, r8
  404f6a:	4675      	mov	r5, lr
  404f6c:	4698      	mov	r8, r3
  404f6e:	2701      	movs	r7, #1
  404f70:	e005      	b.n	404f7e <__mdiff+0x4e>
  404f72:	db58      	blt.n	405026 <__mdiff+0xf6>
  404f74:	f106 0514 	add.w	r5, r6, #20
  404f78:	f108 0414 	add.w	r4, r8, #20
  404f7c:	2700      	movs	r7, #0
  404f7e:	6871      	ldr	r1, [r6, #4]
  404f80:	f7ff fdbc 	bl	404afc <_Balloc>
  404f84:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404f88:	6936      	ldr	r6, [r6, #16]
  404f8a:	60c7      	str	r7, [r0, #12]
  404f8c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404f90:	46a6      	mov	lr, r4
  404f92:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404f96:	f100 0414 	add.w	r4, r0, #20
  404f9a:	2300      	movs	r3, #0
  404f9c:	f85e 1b04 	ldr.w	r1, [lr], #4
  404fa0:	f855 8b04 	ldr.w	r8, [r5], #4
  404fa4:	b28a      	uxth	r2, r1
  404fa6:	fa13 f388 	uxtah	r3, r3, r8
  404faa:	0c09      	lsrs	r1, r1, #16
  404fac:	1a9a      	subs	r2, r3, r2
  404fae:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404fb2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404fb6:	b292      	uxth	r2, r2
  404fb8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404fbc:	45f4      	cmp	ip, lr
  404fbe:	f844 2b04 	str.w	r2, [r4], #4
  404fc2:	ea4f 4323 	mov.w	r3, r3, asr #16
  404fc6:	d8e9      	bhi.n	404f9c <__mdiff+0x6c>
  404fc8:	42af      	cmp	r7, r5
  404fca:	d917      	bls.n	404ffc <__mdiff+0xcc>
  404fcc:	46a4      	mov	ip, r4
  404fce:	46ae      	mov	lr, r5
  404fd0:	f85e 2b04 	ldr.w	r2, [lr], #4
  404fd4:	fa13 f382 	uxtah	r3, r3, r2
  404fd8:	1419      	asrs	r1, r3, #16
  404fda:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404fde:	b29b      	uxth	r3, r3
  404fe0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404fe4:	4577      	cmp	r7, lr
  404fe6:	f84c 2b04 	str.w	r2, [ip], #4
  404fea:	ea4f 4321 	mov.w	r3, r1, asr #16
  404fee:	d8ef      	bhi.n	404fd0 <__mdiff+0xa0>
  404ff0:	43ed      	mvns	r5, r5
  404ff2:	442f      	add	r7, r5
  404ff4:	f027 0703 	bic.w	r7, r7, #3
  404ff8:	3704      	adds	r7, #4
  404ffa:	443c      	add	r4, r7
  404ffc:	3c04      	subs	r4, #4
  404ffe:	b922      	cbnz	r2, 40500a <__mdiff+0xda>
  405000:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405004:	3e01      	subs	r6, #1
  405006:	2b00      	cmp	r3, #0
  405008:	d0fa      	beq.n	405000 <__mdiff+0xd0>
  40500a:	6106      	str	r6, [r0, #16]
  40500c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405010:	2100      	movs	r1, #0
  405012:	f7ff fd73 	bl	404afc <_Balloc>
  405016:	2201      	movs	r2, #1
  405018:	2300      	movs	r3, #0
  40501a:	6102      	str	r2, [r0, #16]
  40501c:	6143      	str	r3, [r0, #20]
  40501e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405022:	4674      	mov	r4, lr
  405024:	e7ab      	b.n	404f7e <__mdiff+0x4e>
  405026:	4633      	mov	r3, r6
  405028:	f106 0414 	add.w	r4, r6, #20
  40502c:	f102 0514 	add.w	r5, r2, #20
  405030:	4616      	mov	r6, r2
  405032:	2701      	movs	r7, #1
  405034:	4698      	mov	r8, r3
  405036:	e7a2      	b.n	404f7e <__mdiff+0x4e>

00405038 <__d2b>:
  405038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40503c:	b082      	sub	sp, #8
  40503e:	2101      	movs	r1, #1
  405040:	461c      	mov	r4, r3
  405042:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405046:	4615      	mov	r5, r2
  405048:	9e08      	ldr	r6, [sp, #32]
  40504a:	f7ff fd57 	bl	404afc <_Balloc>
  40504e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405052:	4680      	mov	r8, r0
  405054:	b10f      	cbz	r7, 40505a <__d2b+0x22>
  405056:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40505a:	9401      	str	r4, [sp, #4]
  40505c:	b31d      	cbz	r5, 4050a6 <__d2b+0x6e>
  40505e:	a802      	add	r0, sp, #8
  405060:	f840 5d08 	str.w	r5, [r0, #-8]!
  405064:	f7ff fdda 	bl	404c1c <__lo0bits>
  405068:	2800      	cmp	r0, #0
  40506a:	d134      	bne.n	4050d6 <__d2b+0x9e>
  40506c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405070:	f8c8 2014 	str.w	r2, [r8, #20]
  405074:	2b00      	cmp	r3, #0
  405076:	bf0c      	ite	eq
  405078:	2101      	moveq	r1, #1
  40507a:	2102      	movne	r1, #2
  40507c:	f8c8 3018 	str.w	r3, [r8, #24]
  405080:	f8c8 1010 	str.w	r1, [r8, #16]
  405084:	b9df      	cbnz	r7, 4050be <__d2b+0x86>
  405086:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40508a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40508e:	6030      	str	r0, [r6, #0]
  405090:	6918      	ldr	r0, [r3, #16]
  405092:	f7ff fda3 	bl	404bdc <__hi0bits>
  405096:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405098:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40509c:	6018      	str	r0, [r3, #0]
  40509e:	4640      	mov	r0, r8
  4050a0:	b002      	add	sp, #8
  4050a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4050a6:	a801      	add	r0, sp, #4
  4050a8:	f7ff fdb8 	bl	404c1c <__lo0bits>
  4050ac:	9b01      	ldr	r3, [sp, #4]
  4050ae:	f8c8 3014 	str.w	r3, [r8, #20]
  4050b2:	2101      	movs	r1, #1
  4050b4:	3020      	adds	r0, #32
  4050b6:	f8c8 1010 	str.w	r1, [r8, #16]
  4050ba:	2f00      	cmp	r7, #0
  4050bc:	d0e3      	beq.n	405086 <__d2b+0x4e>
  4050be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4050c0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4050c4:	4407      	add	r7, r0
  4050c6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4050ca:	6037      	str	r7, [r6, #0]
  4050cc:	6018      	str	r0, [r3, #0]
  4050ce:	4640      	mov	r0, r8
  4050d0:	b002      	add	sp, #8
  4050d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4050d6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4050da:	f1c0 0220 	rsb	r2, r0, #32
  4050de:	fa03 f202 	lsl.w	r2, r3, r2
  4050e2:	430a      	orrs	r2, r1
  4050e4:	40c3      	lsrs	r3, r0
  4050e6:	9301      	str	r3, [sp, #4]
  4050e8:	f8c8 2014 	str.w	r2, [r8, #20]
  4050ec:	e7c2      	b.n	405074 <__d2b+0x3c>
  4050ee:	bf00      	nop

004050f0 <_sbrk_r>:
  4050f0:	b538      	push	{r3, r4, r5, lr}
  4050f2:	4c07      	ldr	r4, [pc, #28]	; (405110 <_sbrk_r+0x20>)
  4050f4:	2300      	movs	r3, #0
  4050f6:	4605      	mov	r5, r0
  4050f8:	4608      	mov	r0, r1
  4050fa:	6023      	str	r3, [r4, #0]
  4050fc:	f7fc f85c 	bl	4011b8 <_sbrk>
  405100:	1c43      	adds	r3, r0, #1
  405102:	d000      	beq.n	405106 <_sbrk_r+0x16>
  405104:	bd38      	pop	{r3, r4, r5, pc}
  405106:	6823      	ldr	r3, [r4, #0]
  405108:	2b00      	cmp	r3, #0
  40510a:	d0fb      	beq.n	405104 <_sbrk_r+0x14>
  40510c:	602b      	str	r3, [r5, #0]
  40510e:	bd38      	pop	{r3, r4, r5, pc}
  405110:	20400e14 	.word	0x20400e14
	...

00405140 <strlen>:
  405140:	f890 f000 	pld	[r0]
  405144:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405148:	f020 0107 	bic.w	r1, r0, #7
  40514c:	f06f 0c00 	mvn.w	ip, #0
  405150:	f010 0407 	ands.w	r4, r0, #7
  405154:	f891 f020 	pld	[r1, #32]
  405158:	f040 8049 	bne.w	4051ee <strlen+0xae>
  40515c:	f04f 0400 	mov.w	r4, #0
  405160:	f06f 0007 	mvn.w	r0, #7
  405164:	e9d1 2300 	ldrd	r2, r3, [r1]
  405168:	f891 f040 	pld	[r1, #64]	; 0x40
  40516c:	f100 0008 	add.w	r0, r0, #8
  405170:	fa82 f24c 	uadd8	r2, r2, ip
  405174:	faa4 f28c 	sel	r2, r4, ip
  405178:	fa83 f34c 	uadd8	r3, r3, ip
  40517c:	faa2 f38c 	sel	r3, r2, ip
  405180:	bb4b      	cbnz	r3, 4051d6 <strlen+0x96>
  405182:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405186:	fa82 f24c 	uadd8	r2, r2, ip
  40518a:	f100 0008 	add.w	r0, r0, #8
  40518e:	faa4 f28c 	sel	r2, r4, ip
  405192:	fa83 f34c 	uadd8	r3, r3, ip
  405196:	faa2 f38c 	sel	r3, r2, ip
  40519a:	b9e3      	cbnz	r3, 4051d6 <strlen+0x96>
  40519c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4051a0:	fa82 f24c 	uadd8	r2, r2, ip
  4051a4:	f100 0008 	add.w	r0, r0, #8
  4051a8:	faa4 f28c 	sel	r2, r4, ip
  4051ac:	fa83 f34c 	uadd8	r3, r3, ip
  4051b0:	faa2 f38c 	sel	r3, r2, ip
  4051b4:	b97b      	cbnz	r3, 4051d6 <strlen+0x96>
  4051b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4051ba:	f101 0120 	add.w	r1, r1, #32
  4051be:	fa82 f24c 	uadd8	r2, r2, ip
  4051c2:	f100 0008 	add.w	r0, r0, #8
  4051c6:	faa4 f28c 	sel	r2, r4, ip
  4051ca:	fa83 f34c 	uadd8	r3, r3, ip
  4051ce:	faa2 f38c 	sel	r3, r2, ip
  4051d2:	2b00      	cmp	r3, #0
  4051d4:	d0c6      	beq.n	405164 <strlen+0x24>
  4051d6:	2a00      	cmp	r2, #0
  4051d8:	bf04      	itt	eq
  4051da:	3004      	addeq	r0, #4
  4051dc:	461a      	moveq	r2, r3
  4051de:	ba12      	rev	r2, r2
  4051e0:	fab2 f282 	clz	r2, r2
  4051e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4051e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4051ec:	4770      	bx	lr
  4051ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4051f2:	f004 0503 	and.w	r5, r4, #3
  4051f6:	f1c4 0000 	rsb	r0, r4, #0
  4051fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4051fe:	f014 0f04 	tst.w	r4, #4
  405202:	f891 f040 	pld	[r1, #64]	; 0x40
  405206:	fa0c f505 	lsl.w	r5, ip, r5
  40520a:	ea62 0205 	orn	r2, r2, r5
  40520e:	bf1c      	itt	ne
  405210:	ea63 0305 	ornne	r3, r3, r5
  405214:	4662      	movne	r2, ip
  405216:	f04f 0400 	mov.w	r4, #0
  40521a:	e7a9      	b.n	405170 <strlen+0x30>

0040521c <__ssprint_r>:
  40521c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405220:	6893      	ldr	r3, [r2, #8]
  405222:	b083      	sub	sp, #12
  405224:	4690      	mov	r8, r2
  405226:	2b00      	cmp	r3, #0
  405228:	d070      	beq.n	40530c <__ssprint_r+0xf0>
  40522a:	4682      	mov	sl, r0
  40522c:	460c      	mov	r4, r1
  40522e:	6817      	ldr	r7, [r2, #0]
  405230:	688d      	ldr	r5, [r1, #8]
  405232:	6808      	ldr	r0, [r1, #0]
  405234:	e042      	b.n	4052bc <__ssprint_r+0xa0>
  405236:	89a3      	ldrh	r3, [r4, #12]
  405238:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40523c:	d02e      	beq.n	40529c <__ssprint_r+0x80>
  40523e:	6965      	ldr	r5, [r4, #20]
  405240:	6921      	ldr	r1, [r4, #16]
  405242:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405246:	eba0 0b01 	sub.w	fp, r0, r1
  40524a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40524e:	f10b 0001 	add.w	r0, fp, #1
  405252:	106d      	asrs	r5, r5, #1
  405254:	4430      	add	r0, r6
  405256:	42a8      	cmp	r0, r5
  405258:	462a      	mov	r2, r5
  40525a:	bf84      	itt	hi
  40525c:	4605      	movhi	r5, r0
  40525e:	462a      	movhi	r2, r5
  405260:	055b      	lsls	r3, r3, #21
  405262:	d538      	bpl.n	4052d6 <__ssprint_r+0xba>
  405264:	4611      	mov	r1, r2
  405266:	4650      	mov	r0, sl
  405268:	f7ff f89c 	bl	4043a4 <_malloc_r>
  40526c:	2800      	cmp	r0, #0
  40526e:	d03c      	beq.n	4052ea <__ssprint_r+0xce>
  405270:	465a      	mov	r2, fp
  405272:	6921      	ldr	r1, [r4, #16]
  405274:	9001      	str	r0, [sp, #4]
  405276:	f7ff fb9b 	bl	4049b0 <memcpy>
  40527a:	89a2      	ldrh	r2, [r4, #12]
  40527c:	9b01      	ldr	r3, [sp, #4]
  40527e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405282:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405286:	81a2      	strh	r2, [r4, #12]
  405288:	eba5 020b 	sub.w	r2, r5, fp
  40528c:	eb03 000b 	add.w	r0, r3, fp
  405290:	6165      	str	r5, [r4, #20]
  405292:	6123      	str	r3, [r4, #16]
  405294:	6020      	str	r0, [r4, #0]
  405296:	60a2      	str	r2, [r4, #8]
  405298:	4635      	mov	r5, r6
  40529a:	46b3      	mov	fp, r6
  40529c:	465a      	mov	r2, fp
  40529e:	4649      	mov	r1, r9
  4052a0:	f000 fa18 	bl	4056d4 <memmove>
  4052a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4052a8:	68a2      	ldr	r2, [r4, #8]
  4052aa:	6820      	ldr	r0, [r4, #0]
  4052ac:	1b55      	subs	r5, r2, r5
  4052ae:	4458      	add	r0, fp
  4052b0:	1b9e      	subs	r6, r3, r6
  4052b2:	60a5      	str	r5, [r4, #8]
  4052b4:	6020      	str	r0, [r4, #0]
  4052b6:	f8c8 6008 	str.w	r6, [r8, #8]
  4052ba:	b33e      	cbz	r6, 40530c <__ssprint_r+0xf0>
  4052bc:	687e      	ldr	r6, [r7, #4]
  4052be:	463b      	mov	r3, r7
  4052c0:	3708      	adds	r7, #8
  4052c2:	2e00      	cmp	r6, #0
  4052c4:	d0fa      	beq.n	4052bc <__ssprint_r+0xa0>
  4052c6:	42ae      	cmp	r6, r5
  4052c8:	f8d3 9000 	ldr.w	r9, [r3]
  4052cc:	46ab      	mov	fp, r5
  4052ce:	d2b2      	bcs.n	405236 <__ssprint_r+0x1a>
  4052d0:	4635      	mov	r5, r6
  4052d2:	46b3      	mov	fp, r6
  4052d4:	e7e2      	b.n	40529c <__ssprint_r+0x80>
  4052d6:	4650      	mov	r0, sl
  4052d8:	f000 fa60 	bl	40579c <_realloc_r>
  4052dc:	4603      	mov	r3, r0
  4052de:	2800      	cmp	r0, #0
  4052e0:	d1d2      	bne.n	405288 <__ssprint_r+0x6c>
  4052e2:	6921      	ldr	r1, [r4, #16]
  4052e4:	4650      	mov	r0, sl
  4052e6:	f000 f8f9 	bl	4054dc <_free_r>
  4052ea:	230c      	movs	r3, #12
  4052ec:	f8ca 3000 	str.w	r3, [sl]
  4052f0:	89a3      	ldrh	r3, [r4, #12]
  4052f2:	2200      	movs	r2, #0
  4052f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4052f8:	f04f 30ff 	mov.w	r0, #4294967295
  4052fc:	81a3      	strh	r3, [r4, #12]
  4052fe:	f8c8 2008 	str.w	r2, [r8, #8]
  405302:	f8c8 2004 	str.w	r2, [r8, #4]
  405306:	b003      	add	sp, #12
  405308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40530c:	2000      	movs	r0, #0
  40530e:	f8c8 0004 	str.w	r0, [r8, #4]
  405312:	b003      	add	sp, #12
  405314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405318 <__register_exitproc>:
  405318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40531c:	4d2c      	ldr	r5, [pc, #176]	; (4053d0 <__register_exitproc+0xb8>)
  40531e:	4606      	mov	r6, r0
  405320:	6828      	ldr	r0, [r5, #0]
  405322:	4698      	mov	r8, r3
  405324:	460f      	mov	r7, r1
  405326:	4691      	mov	r9, r2
  405328:	f7ff f838 	bl	40439c <__retarget_lock_acquire_recursive>
  40532c:	4b29      	ldr	r3, [pc, #164]	; (4053d4 <__register_exitproc+0xbc>)
  40532e:	681c      	ldr	r4, [r3, #0]
  405330:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405334:	2b00      	cmp	r3, #0
  405336:	d03e      	beq.n	4053b6 <__register_exitproc+0x9e>
  405338:	685a      	ldr	r2, [r3, #4]
  40533a:	2a1f      	cmp	r2, #31
  40533c:	dc1c      	bgt.n	405378 <__register_exitproc+0x60>
  40533e:	f102 0e01 	add.w	lr, r2, #1
  405342:	b176      	cbz	r6, 405362 <__register_exitproc+0x4a>
  405344:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405348:	2401      	movs	r4, #1
  40534a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40534e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405352:	4094      	lsls	r4, r2
  405354:	4320      	orrs	r0, r4
  405356:	2e02      	cmp	r6, #2
  405358:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40535c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405360:	d023      	beq.n	4053aa <__register_exitproc+0x92>
  405362:	3202      	adds	r2, #2
  405364:	f8c3 e004 	str.w	lr, [r3, #4]
  405368:	6828      	ldr	r0, [r5, #0]
  40536a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40536e:	f7ff f817 	bl	4043a0 <__retarget_lock_release_recursive>
  405372:	2000      	movs	r0, #0
  405374:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405378:	4b17      	ldr	r3, [pc, #92]	; (4053d8 <__register_exitproc+0xc0>)
  40537a:	b30b      	cbz	r3, 4053c0 <__register_exitproc+0xa8>
  40537c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405380:	f3af 8000 	nop.w
  405384:	4603      	mov	r3, r0
  405386:	b1d8      	cbz	r0, 4053c0 <__register_exitproc+0xa8>
  405388:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40538c:	6002      	str	r2, [r0, #0]
  40538e:	2100      	movs	r1, #0
  405390:	6041      	str	r1, [r0, #4]
  405392:	460a      	mov	r2, r1
  405394:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405398:	f04f 0e01 	mov.w	lr, #1
  40539c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4053a0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4053a4:	2e00      	cmp	r6, #0
  4053a6:	d0dc      	beq.n	405362 <__register_exitproc+0x4a>
  4053a8:	e7cc      	b.n	405344 <__register_exitproc+0x2c>
  4053aa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4053ae:	430c      	orrs	r4, r1
  4053b0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4053b4:	e7d5      	b.n	405362 <__register_exitproc+0x4a>
  4053b6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4053ba:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4053be:	e7bb      	b.n	405338 <__register_exitproc+0x20>
  4053c0:	6828      	ldr	r0, [r5, #0]
  4053c2:	f7fe ffed 	bl	4043a0 <__retarget_lock_release_recursive>
  4053c6:	f04f 30ff 	mov.w	r0, #4294967295
  4053ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4053ce:	bf00      	nop
  4053d0:	20400450 	.word	0x20400450
  4053d4:	004068e8 	.word	0x004068e8
  4053d8:	00000000 	.word	0x00000000

004053dc <_calloc_r>:
  4053dc:	b510      	push	{r4, lr}
  4053de:	fb02 f101 	mul.w	r1, r2, r1
  4053e2:	f7fe ffdf 	bl	4043a4 <_malloc_r>
  4053e6:	4604      	mov	r4, r0
  4053e8:	b1d8      	cbz	r0, 405422 <_calloc_r+0x46>
  4053ea:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4053ee:	f022 0203 	bic.w	r2, r2, #3
  4053f2:	3a04      	subs	r2, #4
  4053f4:	2a24      	cmp	r2, #36	; 0x24
  4053f6:	d818      	bhi.n	40542a <_calloc_r+0x4e>
  4053f8:	2a13      	cmp	r2, #19
  4053fa:	d914      	bls.n	405426 <_calloc_r+0x4a>
  4053fc:	2300      	movs	r3, #0
  4053fe:	2a1b      	cmp	r2, #27
  405400:	6003      	str	r3, [r0, #0]
  405402:	6043      	str	r3, [r0, #4]
  405404:	d916      	bls.n	405434 <_calloc_r+0x58>
  405406:	2a24      	cmp	r2, #36	; 0x24
  405408:	6083      	str	r3, [r0, #8]
  40540a:	60c3      	str	r3, [r0, #12]
  40540c:	bf11      	iteee	ne
  40540e:	f100 0210 	addne.w	r2, r0, #16
  405412:	6103      	streq	r3, [r0, #16]
  405414:	6143      	streq	r3, [r0, #20]
  405416:	f100 0218 	addeq.w	r2, r0, #24
  40541a:	2300      	movs	r3, #0
  40541c:	6013      	str	r3, [r2, #0]
  40541e:	6053      	str	r3, [r2, #4]
  405420:	6093      	str	r3, [r2, #8]
  405422:	4620      	mov	r0, r4
  405424:	bd10      	pop	{r4, pc}
  405426:	4602      	mov	r2, r0
  405428:	e7f7      	b.n	40541a <_calloc_r+0x3e>
  40542a:	2100      	movs	r1, #0
  40542c:	f7fc fd1e 	bl	401e6c <memset>
  405430:	4620      	mov	r0, r4
  405432:	bd10      	pop	{r4, pc}
  405434:	f100 0208 	add.w	r2, r0, #8
  405438:	e7ef      	b.n	40541a <_calloc_r+0x3e>
  40543a:	bf00      	nop

0040543c <_malloc_trim_r>:
  40543c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40543e:	4f24      	ldr	r7, [pc, #144]	; (4054d0 <_malloc_trim_r+0x94>)
  405440:	460c      	mov	r4, r1
  405442:	4606      	mov	r6, r0
  405444:	f7ff fb4e 	bl	404ae4 <__malloc_lock>
  405448:	68bb      	ldr	r3, [r7, #8]
  40544a:	685d      	ldr	r5, [r3, #4]
  40544c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405450:	310f      	adds	r1, #15
  405452:	f025 0503 	bic.w	r5, r5, #3
  405456:	4429      	add	r1, r5
  405458:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40545c:	f021 010f 	bic.w	r1, r1, #15
  405460:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405464:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405468:	db07      	blt.n	40547a <_malloc_trim_r+0x3e>
  40546a:	2100      	movs	r1, #0
  40546c:	4630      	mov	r0, r6
  40546e:	f7ff fe3f 	bl	4050f0 <_sbrk_r>
  405472:	68bb      	ldr	r3, [r7, #8]
  405474:	442b      	add	r3, r5
  405476:	4298      	cmp	r0, r3
  405478:	d004      	beq.n	405484 <_malloc_trim_r+0x48>
  40547a:	4630      	mov	r0, r6
  40547c:	f7ff fb38 	bl	404af0 <__malloc_unlock>
  405480:	2000      	movs	r0, #0
  405482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405484:	4261      	negs	r1, r4
  405486:	4630      	mov	r0, r6
  405488:	f7ff fe32 	bl	4050f0 <_sbrk_r>
  40548c:	3001      	adds	r0, #1
  40548e:	d00d      	beq.n	4054ac <_malloc_trim_r+0x70>
  405490:	4b10      	ldr	r3, [pc, #64]	; (4054d4 <_malloc_trim_r+0x98>)
  405492:	68ba      	ldr	r2, [r7, #8]
  405494:	6819      	ldr	r1, [r3, #0]
  405496:	1b2d      	subs	r5, r5, r4
  405498:	f045 0501 	orr.w	r5, r5, #1
  40549c:	4630      	mov	r0, r6
  40549e:	1b09      	subs	r1, r1, r4
  4054a0:	6055      	str	r5, [r2, #4]
  4054a2:	6019      	str	r1, [r3, #0]
  4054a4:	f7ff fb24 	bl	404af0 <__malloc_unlock>
  4054a8:	2001      	movs	r0, #1
  4054aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4054ac:	2100      	movs	r1, #0
  4054ae:	4630      	mov	r0, r6
  4054b0:	f7ff fe1e 	bl	4050f0 <_sbrk_r>
  4054b4:	68ba      	ldr	r2, [r7, #8]
  4054b6:	1a83      	subs	r3, r0, r2
  4054b8:	2b0f      	cmp	r3, #15
  4054ba:	ddde      	ble.n	40547a <_malloc_trim_r+0x3e>
  4054bc:	4c06      	ldr	r4, [pc, #24]	; (4054d8 <_malloc_trim_r+0x9c>)
  4054be:	4905      	ldr	r1, [pc, #20]	; (4054d4 <_malloc_trim_r+0x98>)
  4054c0:	6824      	ldr	r4, [r4, #0]
  4054c2:	f043 0301 	orr.w	r3, r3, #1
  4054c6:	1b00      	subs	r0, r0, r4
  4054c8:	6053      	str	r3, [r2, #4]
  4054ca:	6008      	str	r0, [r1, #0]
  4054cc:	e7d5      	b.n	40547a <_malloc_trim_r+0x3e>
  4054ce:	bf00      	nop
  4054d0:	20400454 	.word	0x20400454
  4054d4:	20400c90 	.word	0x20400c90
  4054d8:	2040085c 	.word	0x2040085c

004054dc <_free_r>:
  4054dc:	2900      	cmp	r1, #0
  4054de:	d044      	beq.n	40556a <_free_r+0x8e>
  4054e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4054e4:	460d      	mov	r5, r1
  4054e6:	4680      	mov	r8, r0
  4054e8:	f7ff fafc 	bl	404ae4 <__malloc_lock>
  4054ec:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4054f0:	4969      	ldr	r1, [pc, #420]	; (405698 <_free_r+0x1bc>)
  4054f2:	f027 0301 	bic.w	r3, r7, #1
  4054f6:	f1a5 0408 	sub.w	r4, r5, #8
  4054fa:	18e2      	adds	r2, r4, r3
  4054fc:	688e      	ldr	r6, [r1, #8]
  4054fe:	6850      	ldr	r0, [r2, #4]
  405500:	42b2      	cmp	r2, r6
  405502:	f020 0003 	bic.w	r0, r0, #3
  405506:	d05e      	beq.n	4055c6 <_free_r+0xea>
  405508:	07fe      	lsls	r6, r7, #31
  40550a:	6050      	str	r0, [r2, #4]
  40550c:	d40b      	bmi.n	405526 <_free_r+0x4a>
  40550e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405512:	1be4      	subs	r4, r4, r7
  405514:	f101 0e08 	add.w	lr, r1, #8
  405518:	68a5      	ldr	r5, [r4, #8]
  40551a:	4575      	cmp	r5, lr
  40551c:	443b      	add	r3, r7
  40551e:	d06d      	beq.n	4055fc <_free_r+0x120>
  405520:	68e7      	ldr	r7, [r4, #12]
  405522:	60ef      	str	r7, [r5, #12]
  405524:	60bd      	str	r5, [r7, #8]
  405526:	1815      	adds	r5, r2, r0
  405528:	686d      	ldr	r5, [r5, #4]
  40552a:	07ed      	lsls	r5, r5, #31
  40552c:	d53e      	bpl.n	4055ac <_free_r+0xd0>
  40552e:	f043 0201 	orr.w	r2, r3, #1
  405532:	6062      	str	r2, [r4, #4]
  405534:	50e3      	str	r3, [r4, r3]
  405536:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40553a:	d217      	bcs.n	40556c <_free_r+0x90>
  40553c:	08db      	lsrs	r3, r3, #3
  40553e:	1c58      	adds	r0, r3, #1
  405540:	109a      	asrs	r2, r3, #2
  405542:	684d      	ldr	r5, [r1, #4]
  405544:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405548:	60a7      	str	r7, [r4, #8]
  40554a:	2301      	movs	r3, #1
  40554c:	4093      	lsls	r3, r2
  40554e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405552:	432b      	orrs	r3, r5
  405554:	3a08      	subs	r2, #8
  405556:	60e2      	str	r2, [r4, #12]
  405558:	604b      	str	r3, [r1, #4]
  40555a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40555e:	60fc      	str	r4, [r7, #12]
  405560:	4640      	mov	r0, r8
  405562:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405566:	f7ff bac3 	b.w	404af0 <__malloc_unlock>
  40556a:	4770      	bx	lr
  40556c:	0a5a      	lsrs	r2, r3, #9
  40556e:	2a04      	cmp	r2, #4
  405570:	d852      	bhi.n	405618 <_free_r+0x13c>
  405572:	099a      	lsrs	r2, r3, #6
  405574:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405578:	00ff      	lsls	r7, r7, #3
  40557a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40557e:	19c8      	adds	r0, r1, r7
  405580:	59ca      	ldr	r2, [r1, r7]
  405582:	3808      	subs	r0, #8
  405584:	4290      	cmp	r0, r2
  405586:	d04f      	beq.n	405628 <_free_r+0x14c>
  405588:	6851      	ldr	r1, [r2, #4]
  40558a:	f021 0103 	bic.w	r1, r1, #3
  40558e:	428b      	cmp	r3, r1
  405590:	d232      	bcs.n	4055f8 <_free_r+0x11c>
  405592:	6892      	ldr	r2, [r2, #8]
  405594:	4290      	cmp	r0, r2
  405596:	d1f7      	bne.n	405588 <_free_r+0xac>
  405598:	68c3      	ldr	r3, [r0, #12]
  40559a:	60a0      	str	r0, [r4, #8]
  40559c:	60e3      	str	r3, [r4, #12]
  40559e:	609c      	str	r4, [r3, #8]
  4055a0:	60c4      	str	r4, [r0, #12]
  4055a2:	4640      	mov	r0, r8
  4055a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4055a8:	f7ff baa2 	b.w	404af0 <__malloc_unlock>
  4055ac:	6895      	ldr	r5, [r2, #8]
  4055ae:	4f3b      	ldr	r7, [pc, #236]	; (40569c <_free_r+0x1c0>)
  4055b0:	42bd      	cmp	r5, r7
  4055b2:	4403      	add	r3, r0
  4055b4:	d040      	beq.n	405638 <_free_r+0x15c>
  4055b6:	68d0      	ldr	r0, [r2, #12]
  4055b8:	60e8      	str	r0, [r5, #12]
  4055ba:	f043 0201 	orr.w	r2, r3, #1
  4055be:	6085      	str	r5, [r0, #8]
  4055c0:	6062      	str	r2, [r4, #4]
  4055c2:	50e3      	str	r3, [r4, r3]
  4055c4:	e7b7      	b.n	405536 <_free_r+0x5a>
  4055c6:	07ff      	lsls	r7, r7, #31
  4055c8:	4403      	add	r3, r0
  4055ca:	d407      	bmi.n	4055dc <_free_r+0x100>
  4055cc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4055d0:	1aa4      	subs	r4, r4, r2
  4055d2:	4413      	add	r3, r2
  4055d4:	68a0      	ldr	r0, [r4, #8]
  4055d6:	68e2      	ldr	r2, [r4, #12]
  4055d8:	60c2      	str	r2, [r0, #12]
  4055da:	6090      	str	r0, [r2, #8]
  4055dc:	4a30      	ldr	r2, [pc, #192]	; (4056a0 <_free_r+0x1c4>)
  4055de:	6812      	ldr	r2, [r2, #0]
  4055e0:	f043 0001 	orr.w	r0, r3, #1
  4055e4:	4293      	cmp	r3, r2
  4055e6:	6060      	str	r0, [r4, #4]
  4055e8:	608c      	str	r4, [r1, #8]
  4055ea:	d3b9      	bcc.n	405560 <_free_r+0x84>
  4055ec:	4b2d      	ldr	r3, [pc, #180]	; (4056a4 <_free_r+0x1c8>)
  4055ee:	4640      	mov	r0, r8
  4055f0:	6819      	ldr	r1, [r3, #0]
  4055f2:	f7ff ff23 	bl	40543c <_malloc_trim_r>
  4055f6:	e7b3      	b.n	405560 <_free_r+0x84>
  4055f8:	4610      	mov	r0, r2
  4055fa:	e7cd      	b.n	405598 <_free_r+0xbc>
  4055fc:	1811      	adds	r1, r2, r0
  4055fe:	6849      	ldr	r1, [r1, #4]
  405600:	07c9      	lsls	r1, r1, #31
  405602:	d444      	bmi.n	40568e <_free_r+0x1b2>
  405604:	6891      	ldr	r1, [r2, #8]
  405606:	68d2      	ldr	r2, [r2, #12]
  405608:	60ca      	str	r2, [r1, #12]
  40560a:	4403      	add	r3, r0
  40560c:	f043 0001 	orr.w	r0, r3, #1
  405610:	6091      	str	r1, [r2, #8]
  405612:	6060      	str	r0, [r4, #4]
  405614:	50e3      	str	r3, [r4, r3]
  405616:	e7a3      	b.n	405560 <_free_r+0x84>
  405618:	2a14      	cmp	r2, #20
  40561a:	d816      	bhi.n	40564a <_free_r+0x16e>
  40561c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405620:	00ff      	lsls	r7, r7, #3
  405622:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405626:	e7aa      	b.n	40557e <_free_r+0xa2>
  405628:	10aa      	asrs	r2, r5, #2
  40562a:	2301      	movs	r3, #1
  40562c:	684d      	ldr	r5, [r1, #4]
  40562e:	4093      	lsls	r3, r2
  405630:	432b      	orrs	r3, r5
  405632:	604b      	str	r3, [r1, #4]
  405634:	4603      	mov	r3, r0
  405636:	e7b0      	b.n	40559a <_free_r+0xbe>
  405638:	f043 0201 	orr.w	r2, r3, #1
  40563c:	614c      	str	r4, [r1, #20]
  40563e:	610c      	str	r4, [r1, #16]
  405640:	60e5      	str	r5, [r4, #12]
  405642:	60a5      	str	r5, [r4, #8]
  405644:	6062      	str	r2, [r4, #4]
  405646:	50e3      	str	r3, [r4, r3]
  405648:	e78a      	b.n	405560 <_free_r+0x84>
  40564a:	2a54      	cmp	r2, #84	; 0x54
  40564c:	d806      	bhi.n	40565c <_free_r+0x180>
  40564e:	0b1a      	lsrs	r2, r3, #12
  405650:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405654:	00ff      	lsls	r7, r7, #3
  405656:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40565a:	e790      	b.n	40557e <_free_r+0xa2>
  40565c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405660:	d806      	bhi.n	405670 <_free_r+0x194>
  405662:	0bda      	lsrs	r2, r3, #15
  405664:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405668:	00ff      	lsls	r7, r7, #3
  40566a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40566e:	e786      	b.n	40557e <_free_r+0xa2>
  405670:	f240 5054 	movw	r0, #1364	; 0x554
  405674:	4282      	cmp	r2, r0
  405676:	d806      	bhi.n	405686 <_free_r+0x1aa>
  405678:	0c9a      	lsrs	r2, r3, #18
  40567a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40567e:	00ff      	lsls	r7, r7, #3
  405680:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405684:	e77b      	b.n	40557e <_free_r+0xa2>
  405686:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40568a:	257e      	movs	r5, #126	; 0x7e
  40568c:	e777      	b.n	40557e <_free_r+0xa2>
  40568e:	f043 0101 	orr.w	r1, r3, #1
  405692:	6061      	str	r1, [r4, #4]
  405694:	6013      	str	r3, [r2, #0]
  405696:	e763      	b.n	405560 <_free_r+0x84>
  405698:	20400454 	.word	0x20400454
  40569c:	2040045c 	.word	0x2040045c
  4056a0:	20400860 	.word	0x20400860
  4056a4:	20400cc0 	.word	0x20400cc0

004056a8 <__ascii_mbtowc>:
  4056a8:	b082      	sub	sp, #8
  4056aa:	b149      	cbz	r1, 4056c0 <__ascii_mbtowc+0x18>
  4056ac:	b15a      	cbz	r2, 4056c6 <__ascii_mbtowc+0x1e>
  4056ae:	b16b      	cbz	r3, 4056cc <__ascii_mbtowc+0x24>
  4056b0:	7813      	ldrb	r3, [r2, #0]
  4056b2:	600b      	str	r3, [r1, #0]
  4056b4:	7812      	ldrb	r2, [r2, #0]
  4056b6:	1c10      	adds	r0, r2, #0
  4056b8:	bf18      	it	ne
  4056ba:	2001      	movne	r0, #1
  4056bc:	b002      	add	sp, #8
  4056be:	4770      	bx	lr
  4056c0:	a901      	add	r1, sp, #4
  4056c2:	2a00      	cmp	r2, #0
  4056c4:	d1f3      	bne.n	4056ae <__ascii_mbtowc+0x6>
  4056c6:	4610      	mov	r0, r2
  4056c8:	b002      	add	sp, #8
  4056ca:	4770      	bx	lr
  4056cc:	f06f 0001 	mvn.w	r0, #1
  4056d0:	e7f4      	b.n	4056bc <__ascii_mbtowc+0x14>
  4056d2:	bf00      	nop

004056d4 <memmove>:
  4056d4:	4288      	cmp	r0, r1
  4056d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4056d8:	d90d      	bls.n	4056f6 <memmove+0x22>
  4056da:	188b      	adds	r3, r1, r2
  4056dc:	4298      	cmp	r0, r3
  4056de:	d20a      	bcs.n	4056f6 <memmove+0x22>
  4056e0:	1884      	adds	r4, r0, r2
  4056e2:	2a00      	cmp	r2, #0
  4056e4:	d051      	beq.n	40578a <memmove+0xb6>
  4056e6:	4622      	mov	r2, r4
  4056e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4056ec:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4056f0:	4299      	cmp	r1, r3
  4056f2:	d1f9      	bne.n	4056e8 <memmove+0x14>
  4056f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4056f6:	2a0f      	cmp	r2, #15
  4056f8:	d948      	bls.n	40578c <memmove+0xb8>
  4056fa:	ea41 0300 	orr.w	r3, r1, r0
  4056fe:	079b      	lsls	r3, r3, #30
  405700:	d146      	bne.n	405790 <memmove+0xbc>
  405702:	f100 0410 	add.w	r4, r0, #16
  405706:	f101 0310 	add.w	r3, r1, #16
  40570a:	4615      	mov	r5, r2
  40570c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405710:	f844 6c10 	str.w	r6, [r4, #-16]
  405714:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405718:	f844 6c0c 	str.w	r6, [r4, #-12]
  40571c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405720:	f844 6c08 	str.w	r6, [r4, #-8]
  405724:	3d10      	subs	r5, #16
  405726:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40572a:	f844 6c04 	str.w	r6, [r4, #-4]
  40572e:	2d0f      	cmp	r5, #15
  405730:	f103 0310 	add.w	r3, r3, #16
  405734:	f104 0410 	add.w	r4, r4, #16
  405738:	d8e8      	bhi.n	40570c <memmove+0x38>
  40573a:	f1a2 0310 	sub.w	r3, r2, #16
  40573e:	f023 030f 	bic.w	r3, r3, #15
  405742:	f002 0e0f 	and.w	lr, r2, #15
  405746:	3310      	adds	r3, #16
  405748:	f1be 0f03 	cmp.w	lr, #3
  40574c:	4419      	add	r1, r3
  40574e:	4403      	add	r3, r0
  405750:	d921      	bls.n	405796 <memmove+0xc2>
  405752:	1f1e      	subs	r6, r3, #4
  405754:	460d      	mov	r5, r1
  405756:	4674      	mov	r4, lr
  405758:	3c04      	subs	r4, #4
  40575a:	f855 7b04 	ldr.w	r7, [r5], #4
  40575e:	f846 7f04 	str.w	r7, [r6, #4]!
  405762:	2c03      	cmp	r4, #3
  405764:	d8f8      	bhi.n	405758 <memmove+0x84>
  405766:	f1ae 0404 	sub.w	r4, lr, #4
  40576a:	f024 0403 	bic.w	r4, r4, #3
  40576e:	3404      	adds	r4, #4
  405770:	4421      	add	r1, r4
  405772:	4423      	add	r3, r4
  405774:	f002 0203 	and.w	r2, r2, #3
  405778:	b162      	cbz	r2, 405794 <memmove+0xc0>
  40577a:	3b01      	subs	r3, #1
  40577c:	440a      	add	r2, r1
  40577e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405782:	f803 4f01 	strb.w	r4, [r3, #1]!
  405786:	428a      	cmp	r2, r1
  405788:	d1f9      	bne.n	40577e <memmove+0xaa>
  40578a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40578c:	4603      	mov	r3, r0
  40578e:	e7f3      	b.n	405778 <memmove+0xa4>
  405790:	4603      	mov	r3, r0
  405792:	e7f2      	b.n	40577a <memmove+0xa6>
  405794:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405796:	4672      	mov	r2, lr
  405798:	e7ee      	b.n	405778 <memmove+0xa4>
  40579a:	bf00      	nop

0040579c <_realloc_r>:
  40579c:	2900      	cmp	r1, #0
  40579e:	f000 8095 	beq.w	4058cc <_realloc_r+0x130>
  4057a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4057a6:	460d      	mov	r5, r1
  4057a8:	4616      	mov	r6, r2
  4057aa:	b083      	sub	sp, #12
  4057ac:	4680      	mov	r8, r0
  4057ae:	f106 070b 	add.w	r7, r6, #11
  4057b2:	f7ff f997 	bl	404ae4 <__malloc_lock>
  4057b6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4057ba:	2f16      	cmp	r7, #22
  4057bc:	f02e 0403 	bic.w	r4, lr, #3
  4057c0:	f1a5 0908 	sub.w	r9, r5, #8
  4057c4:	d83c      	bhi.n	405840 <_realloc_r+0xa4>
  4057c6:	2210      	movs	r2, #16
  4057c8:	4617      	mov	r7, r2
  4057ca:	42be      	cmp	r6, r7
  4057cc:	d83d      	bhi.n	40584a <_realloc_r+0xae>
  4057ce:	4294      	cmp	r4, r2
  4057d0:	da43      	bge.n	40585a <_realloc_r+0xbe>
  4057d2:	4bc4      	ldr	r3, [pc, #784]	; (405ae4 <_realloc_r+0x348>)
  4057d4:	6899      	ldr	r1, [r3, #8]
  4057d6:	eb09 0004 	add.w	r0, r9, r4
  4057da:	4288      	cmp	r0, r1
  4057dc:	f000 80b4 	beq.w	405948 <_realloc_r+0x1ac>
  4057e0:	6843      	ldr	r3, [r0, #4]
  4057e2:	f023 0101 	bic.w	r1, r3, #1
  4057e6:	4401      	add	r1, r0
  4057e8:	6849      	ldr	r1, [r1, #4]
  4057ea:	07c9      	lsls	r1, r1, #31
  4057ec:	d54c      	bpl.n	405888 <_realloc_r+0xec>
  4057ee:	f01e 0f01 	tst.w	lr, #1
  4057f2:	f000 809b 	beq.w	40592c <_realloc_r+0x190>
  4057f6:	4631      	mov	r1, r6
  4057f8:	4640      	mov	r0, r8
  4057fa:	f7fe fdd3 	bl	4043a4 <_malloc_r>
  4057fe:	4606      	mov	r6, r0
  405800:	2800      	cmp	r0, #0
  405802:	d03a      	beq.n	40587a <_realloc_r+0xde>
  405804:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405808:	f023 0301 	bic.w	r3, r3, #1
  40580c:	444b      	add	r3, r9
  40580e:	f1a0 0208 	sub.w	r2, r0, #8
  405812:	429a      	cmp	r2, r3
  405814:	f000 8121 	beq.w	405a5a <_realloc_r+0x2be>
  405818:	1f22      	subs	r2, r4, #4
  40581a:	2a24      	cmp	r2, #36	; 0x24
  40581c:	f200 8107 	bhi.w	405a2e <_realloc_r+0x292>
  405820:	2a13      	cmp	r2, #19
  405822:	f200 80db 	bhi.w	4059dc <_realloc_r+0x240>
  405826:	4603      	mov	r3, r0
  405828:	462a      	mov	r2, r5
  40582a:	6811      	ldr	r1, [r2, #0]
  40582c:	6019      	str	r1, [r3, #0]
  40582e:	6851      	ldr	r1, [r2, #4]
  405830:	6059      	str	r1, [r3, #4]
  405832:	6892      	ldr	r2, [r2, #8]
  405834:	609a      	str	r2, [r3, #8]
  405836:	4629      	mov	r1, r5
  405838:	4640      	mov	r0, r8
  40583a:	f7ff fe4f 	bl	4054dc <_free_r>
  40583e:	e01c      	b.n	40587a <_realloc_r+0xde>
  405840:	f027 0707 	bic.w	r7, r7, #7
  405844:	2f00      	cmp	r7, #0
  405846:	463a      	mov	r2, r7
  405848:	dabf      	bge.n	4057ca <_realloc_r+0x2e>
  40584a:	2600      	movs	r6, #0
  40584c:	230c      	movs	r3, #12
  40584e:	4630      	mov	r0, r6
  405850:	f8c8 3000 	str.w	r3, [r8]
  405854:	b003      	add	sp, #12
  405856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40585a:	462e      	mov	r6, r5
  40585c:	1be3      	subs	r3, r4, r7
  40585e:	2b0f      	cmp	r3, #15
  405860:	d81e      	bhi.n	4058a0 <_realloc_r+0x104>
  405862:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405866:	f003 0301 	and.w	r3, r3, #1
  40586a:	4323      	orrs	r3, r4
  40586c:	444c      	add	r4, r9
  40586e:	f8c9 3004 	str.w	r3, [r9, #4]
  405872:	6863      	ldr	r3, [r4, #4]
  405874:	f043 0301 	orr.w	r3, r3, #1
  405878:	6063      	str	r3, [r4, #4]
  40587a:	4640      	mov	r0, r8
  40587c:	f7ff f938 	bl	404af0 <__malloc_unlock>
  405880:	4630      	mov	r0, r6
  405882:	b003      	add	sp, #12
  405884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405888:	f023 0303 	bic.w	r3, r3, #3
  40588c:	18e1      	adds	r1, r4, r3
  40588e:	4291      	cmp	r1, r2
  405890:	db1f      	blt.n	4058d2 <_realloc_r+0x136>
  405892:	68c3      	ldr	r3, [r0, #12]
  405894:	6882      	ldr	r2, [r0, #8]
  405896:	462e      	mov	r6, r5
  405898:	60d3      	str	r3, [r2, #12]
  40589a:	460c      	mov	r4, r1
  40589c:	609a      	str	r2, [r3, #8]
  40589e:	e7dd      	b.n	40585c <_realloc_r+0xc0>
  4058a0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4058a4:	eb09 0107 	add.w	r1, r9, r7
  4058a8:	f002 0201 	and.w	r2, r2, #1
  4058ac:	444c      	add	r4, r9
  4058ae:	f043 0301 	orr.w	r3, r3, #1
  4058b2:	4317      	orrs	r7, r2
  4058b4:	f8c9 7004 	str.w	r7, [r9, #4]
  4058b8:	604b      	str	r3, [r1, #4]
  4058ba:	6863      	ldr	r3, [r4, #4]
  4058bc:	f043 0301 	orr.w	r3, r3, #1
  4058c0:	3108      	adds	r1, #8
  4058c2:	6063      	str	r3, [r4, #4]
  4058c4:	4640      	mov	r0, r8
  4058c6:	f7ff fe09 	bl	4054dc <_free_r>
  4058ca:	e7d6      	b.n	40587a <_realloc_r+0xde>
  4058cc:	4611      	mov	r1, r2
  4058ce:	f7fe bd69 	b.w	4043a4 <_malloc_r>
  4058d2:	f01e 0f01 	tst.w	lr, #1
  4058d6:	d18e      	bne.n	4057f6 <_realloc_r+0x5a>
  4058d8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4058dc:	eba9 0a01 	sub.w	sl, r9, r1
  4058e0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4058e4:	f021 0103 	bic.w	r1, r1, #3
  4058e8:	440b      	add	r3, r1
  4058ea:	4423      	add	r3, r4
  4058ec:	4293      	cmp	r3, r2
  4058ee:	db25      	blt.n	40593c <_realloc_r+0x1a0>
  4058f0:	68c2      	ldr	r2, [r0, #12]
  4058f2:	6881      	ldr	r1, [r0, #8]
  4058f4:	4656      	mov	r6, sl
  4058f6:	60ca      	str	r2, [r1, #12]
  4058f8:	6091      	str	r1, [r2, #8]
  4058fa:	f8da 100c 	ldr.w	r1, [sl, #12]
  4058fe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405902:	1f22      	subs	r2, r4, #4
  405904:	2a24      	cmp	r2, #36	; 0x24
  405906:	60c1      	str	r1, [r0, #12]
  405908:	6088      	str	r0, [r1, #8]
  40590a:	f200 8094 	bhi.w	405a36 <_realloc_r+0x29a>
  40590e:	2a13      	cmp	r2, #19
  405910:	d96f      	bls.n	4059f2 <_realloc_r+0x256>
  405912:	6829      	ldr	r1, [r5, #0]
  405914:	f8ca 1008 	str.w	r1, [sl, #8]
  405918:	6869      	ldr	r1, [r5, #4]
  40591a:	f8ca 100c 	str.w	r1, [sl, #12]
  40591e:	2a1b      	cmp	r2, #27
  405920:	f200 80a2 	bhi.w	405a68 <_realloc_r+0x2cc>
  405924:	3508      	adds	r5, #8
  405926:	f10a 0210 	add.w	r2, sl, #16
  40592a:	e063      	b.n	4059f4 <_realloc_r+0x258>
  40592c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405930:	eba9 0a03 	sub.w	sl, r9, r3
  405934:	f8da 1004 	ldr.w	r1, [sl, #4]
  405938:	f021 0103 	bic.w	r1, r1, #3
  40593c:	1863      	adds	r3, r4, r1
  40593e:	4293      	cmp	r3, r2
  405940:	f6ff af59 	blt.w	4057f6 <_realloc_r+0x5a>
  405944:	4656      	mov	r6, sl
  405946:	e7d8      	b.n	4058fa <_realloc_r+0x15e>
  405948:	6841      	ldr	r1, [r0, #4]
  40594a:	f021 0b03 	bic.w	fp, r1, #3
  40594e:	44a3      	add	fp, r4
  405950:	f107 0010 	add.w	r0, r7, #16
  405954:	4583      	cmp	fp, r0
  405956:	da56      	bge.n	405a06 <_realloc_r+0x26a>
  405958:	f01e 0f01 	tst.w	lr, #1
  40595c:	f47f af4b 	bne.w	4057f6 <_realloc_r+0x5a>
  405960:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405964:	eba9 0a01 	sub.w	sl, r9, r1
  405968:	f8da 1004 	ldr.w	r1, [sl, #4]
  40596c:	f021 0103 	bic.w	r1, r1, #3
  405970:	448b      	add	fp, r1
  405972:	4558      	cmp	r0, fp
  405974:	dce2      	bgt.n	40593c <_realloc_r+0x1a0>
  405976:	4656      	mov	r6, sl
  405978:	f8da 100c 	ldr.w	r1, [sl, #12]
  40597c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405980:	1f22      	subs	r2, r4, #4
  405982:	2a24      	cmp	r2, #36	; 0x24
  405984:	60c1      	str	r1, [r0, #12]
  405986:	6088      	str	r0, [r1, #8]
  405988:	f200 808f 	bhi.w	405aaa <_realloc_r+0x30e>
  40598c:	2a13      	cmp	r2, #19
  40598e:	f240 808a 	bls.w	405aa6 <_realloc_r+0x30a>
  405992:	6829      	ldr	r1, [r5, #0]
  405994:	f8ca 1008 	str.w	r1, [sl, #8]
  405998:	6869      	ldr	r1, [r5, #4]
  40599a:	f8ca 100c 	str.w	r1, [sl, #12]
  40599e:	2a1b      	cmp	r2, #27
  4059a0:	f200 808a 	bhi.w	405ab8 <_realloc_r+0x31c>
  4059a4:	3508      	adds	r5, #8
  4059a6:	f10a 0210 	add.w	r2, sl, #16
  4059aa:	6829      	ldr	r1, [r5, #0]
  4059ac:	6011      	str	r1, [r2, #0]
  4059ae:	6869      	ldr	r1, [r5, #4]
  4059b0:	6051      	str	r1, [r2, #4]
  4059b2:	68a9      	ldr	r1, [r5, #8]
  4059b4:	6091      	str	r1, [r2, #8]
  4059b6:	eb0a 0107 	add.w	r1, sl, r7
  4059ba:	ebab 0207 	sub.w	r2, fp, r7
  4059be:	f042 0201 	orr.w	r2, r2, #1
  4059c2:	6099      	str	r1, [r3, #8]
  4059c4:	604a      	str	r2, [r1, #4]
  4059c6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4059ca:	f003 0301 	and.w	r3, r3, #1
  4059ce:	431f      	orrs	r7, r3
  4059d0:	4640      	mov	r0, r8
  4059d2:	f8ca 7004 	str.w	r7, [sl, #4]
  4059d6:	f7ff f88b 	bl	404af0 <__malloc_unlock>
  4059da:	e751      	b.n	405880 <_realloc_r+0xe4>
  4059dc:	682b      	ldr	r3, [r5, #0]
  4059de:	6003      	str	r3, [r0, #0]
  4059e0:	686b      	ldr	r3, [r5, #4]
  4059e2:	6043      	str	r3, [r0, #4]
  4059e4:	2a1b      	cmp	r2, #27
  4059e6:	d82d      	bhi.n	405a44 <_realloc_r+0x2a8>
  4059e8:	f100 0308 	add.w	r3, r0, #8
  4059ec:	f105 0208 	add.w	r2, r5, #8
  4059f0:	e71b      	b.n	40582a <_realloc_r+0x8e>
  4059f2:	4632      	mov	r2, r6
  4059f4:	6829      	ldr	r1, [r5, #0]
  4059f6:	6011      	str	r1, [r2, #0]
  4059f8:	6869      	ldr	r1, [r5, #4]
  4059fa:	6051      	str	r1, [r2, #4]
  4059fc:	68a9      	ldr	r1, [r5, #8]
  4059fe:	6091      	str	r1, [r2, #8]
  405a00:	461c      	mov	r4, r3
  405a02:	46d1      	mov	r9, sl
  405a04:	e72a      	b.n	40585c <_realloc_r+0xc0>
  405a06:	eb09 0107 	add.w	r1, r9, r7
  405a0a:	ebab 0b07 	sub.w	fp, fp, r7
  405a0e:	f04b 0201 	orr.w	r2, fp, #1
  405a12:	6099      	str	r1, [r3, #8]
  405a14:	604a      	str	r2, [r1, #4]
  405a16:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405a1a:	f003 0301 	and.w	r3, r3, #1
  405a1e:	431f      	orrs	r7, r3
  405a20:	4640      	mov	r0, r8
  405a22:	f845 7c04 	str.w	r7, [r5, #-4]
  405a26:	f7ff f863 	bl	404af0 <__malloc_unlock>
  405a2a:	462e      	mov	r6, r5
  405a2c:	e728      	b.n	405880 <_realloc_r+0xe4>
  405a2e:	4629      	mov	r1, r5
  405a30:	f7ff fe50 	bl	4056d4 <memmove>
  405a34:	e6ff      	b.n	405836 <_realloc_r+0x9a>
  405a36:	4629      	mov	r1, r5
  405a38:	4630      	mov	r0, r6
  405a3a:	461c      	mov	r4, r3
  405a3c:	46d1      	mov	r9, sl
  405a3e:	f7ff fe49 	bl	4056d4 <memmove>
  405a42:	e70b      	b.n	40585c <_realloc_r+0xc0>
  405a44:	68ab      	ldr	r3, [r5, #8]
  405a46:	6083      	str	r3, [r0, #8]
  405a48:	68eb      	ldr	r3, [r5, #12]
  405a4a:	60c3      	str	r3, [r0, #12]
  405a4c:	2a24      	cmp	r2, #36	; 0x24
  405a4e:	d017      	beq.n	405a80 <_realloc_r+0x2e4>
  405a50:	f100 0310 	add.w	r3, r0, #16
  405a54:	f105 0210 	add.w	r2, r5, #16
  405a58:	e6e7      	b.n	40582a <_realloc_r+0x8e>
  405a5a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405a5e:	f023 0303 	bic.w	r3, r3, #3
  405a62:	441c      	add	r4, r3
  405a64:	462e      	mov	r6, r5
  405a66:	e6f9      	b.n	40585c <_realloc_r+0xc0>
  405a68:	68a9      	ldr	r1, [r5, #8]
  405a6a:	f8ca 1010 	str.w	r1, [sl, #16]
  405a6e:	68e9      	ldr	r1, [r5, #12]
  405a70:	f8ca 1014 	str.w	r1, [sl, #20]
  405a74:	2a24      	cmp	r2, #36	; 0x24
  405a76:	d00c      	beq.n	405a92 <_realloc_r+0x2f6>
  405a78:	3510      	adds	r5, #16
  405a7a:	f10a 0218 	add.w	r2, sl, #24
  405a7e:	e7b9      	b.n	4059f4 <_realloc_r+0x258>
  405a80:	692b      	ldr	r3, [r5, #16]
  405a82:	6103      	str	r3, [r0, #16]
  405a84:	696b      	ldr	r3, [r5, #20]
  405a86:	6143      	str	r3, [r0, #20]
  405a88:	f105 0218 	add.w	r2, r5, #24
  405a8c:	f100 0318 	add.w	r3, r0, #24
  405a90:	e6cb      	b.n	40582a <_realloc_r+0x8e>
  405a92:	692a      	ldr	r2, [r5, #16]
  405a94:	f8ca 2018 	str.w	r2, [sl, #24]
  405a98:	696a      	ldr	r2, [r5, #20]
  405a9a:	f8ca 201c 	str.w	r2, [sl, #28]
  405a9e:	3518      	adds	r5, #24
  405aa0:	f10a 0220 	add.w	r2, sl, #32
  405aa4:	e7a6      	b.n	4059f4 <_realloc_r+0x258>
  405aa6:	4632      	mov	r2, r6
  405aa8:	e77f      	b.n	4059aa <_realloc_r+0x20e>
  405aaa:	4629      	mov	r1, r5
  405aac:	4630      	mov	r0, r6
  405aae:	9301      	str	r3, [sp, #4]
  405ab0:	f7ff fe10 	bl	4056d4 <memmove>
  405ab4:	9b01      	ldr	r3, [sp, #4]
  405ab6:	e77e      	b.n	4059b6 <_realloc_r+0x21a>
  405ab8:	68a9      	ldr	r1, [r5, #8]
  405aba:	f8ca 1010 	str.w	r1, [sl, #16]
  405abe:	68e9      	ldr	r1, [r5, #12]
  405ac0:	f8ca 1014 	str.w	r1, [sl, #20]
  405ac4:	2a24      	cmp	r2, #36	; 0x24
  405ac6:	d003      	beq.n	405ad0 <_realloc_r+0x334>
  405ac8:	3510      	adds	r5, #16
  405aca:	f10a 0218 	add.w	r2, sl, #24
  405ace:	e76c      	b.n	4059aa <_realloc_r+0x20e>
  405ad0:	692a      	ldr	r2, [r5, #16]
  405ad2:	f8ca 2018 	str.w	r2, [sl, #24]
  405ad6:	696a      	ldr	r2, [r5, #20]
  405ad8:	f8ca 201c 	str.w	r2, [sl, #28]
  405adc:	3518      	adds	r5, #24
  405ade:	f10a 0220 	add.w	r2, sl, #32
  405ae2:	e762      	b.n	4059aa <_realloc_r+0x20e>
  405ae4:	20400454 	.word	0x20400454

00405ae8 <__ascii_wctomb>:
  405ae8:	b121      	cbz	r1, 405af4 <__ascii_wctomb+0xc>
  405aea:	2aff      	cmp	r2, #255	; 0xff
  405aec:	d804      	bhi.n	405af8 <__ascii_wctomb+0x10>
  405aee:	700a      	strb	r2, [r1, #0]
  405af0:	2001      	movs	r0, #1
  405af2:	4770      	bx	lr
  405af4:	4608      	mov	r0, r1
  405af6:	4770      	bx	lr
  405af8:	238a      	movs	r3, #138	; 0x8a
  405afa:	6003      	str	r3, [r0, #0]
  405afc:	f04f 30ff 	mov.w	r0, #4294967295
  405b00:	4770      	bx	lr
  405b02:	bf00      	nop

00405b04 <__aeabi_dcmpun>:
  405b04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405b0c:	d102      	bne.n	405b14 <__aeabi_dcmpun+0x10>
  405b0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405b12:	d10a      	bne.n	405b2a <__aeabi_dcmpun+0x26>
  405b14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405b1c:	d102      	bne.n	405b24 <__aeabi_dcmpun+0x20>
  405b1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405b22:	d102      	bne.n	405b2a <__aeabi_dcmpun+0x26>
  405b24:	f04f 0000 	mov.w	r0, #0
  405b28:	4770      	bx	lr
  405b2a:	f04f 0001 	mov.w	r0, #1
  405b2e:	4770      	bx	lr

00405b30 <__aeabi_d2iz>:
  405b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405b34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405b38:	d215      	bcs.n	405b66 <__aeabi_d2iz+0x36>
  405b3a:	d511      	bpl.n	405b60 <__aeabi_d2iz+0x30>
  405b3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405b40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405b44:	d912      	bls.n	405b6c <__aeabi_d2iz+0x3c>
  405b46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405b4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405b4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405b52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405b56:	fa23 f002 	lsr.w	r0, r3, r2
  405b5a:	bf18      	it	ne
  405b5c:	4240      	negne	r0, r0
  405b5e:	4770      	bx	lr
  405b60:	f04f 0000 	mov.w	r0, #0
  405b64:	4770      	bx	lr
  405b66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405b6a:	d105      	bne.n	405b78 <__aeabi_d2iz+0x48>
  405b6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405b70:	bf08      	it	eq
  405b72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405b76:	4770      	bx	lr
  405b78:	f04f 0000 	mov.w	r0, #0
  405b7c:	4770      	bx	lr
  405b7e:	bf00      	nop

00405b80 <__aeabi_uldivmod>:
  405b80:	b953      	cbnz	r3, 405b98 <__aeabi_uldivmod+0x18>
  405b82:	b94a      	cbnz	r2, 405b98 <__aeabi_uldivmod+0x18>
  405b84:	2900      	cmp	r1, #0
  405b86:	bf08      	it	eq
  405b88:	2800      	cmpeq	r0, #0
  405b8a:	bf1c      	itt	ne
  405b8c:	f04f 31ff 	movne.w	r1, #4294967295
  405b90:	f04f 30ff 	movne.w	r0, #4294967295
  405b94:	f000 b97a 	b.w	405e8c <__aeabi_idiv0>
  405b98:	f1ad 0c08 	sub.w	ip, sp, #8
  405b9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405ba0:	f000 f806 	bl	405bb0 <__udivmoddi4>
  405ba4:	f8dd e004 	ldr.w	lr, [sp, #4]
  405ba8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405bac:	b004      	add	sp, #16
  405bae:	4770      	bx	lr

00405bb0 <__udivmoddi4>:
  405bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405bb4:	468c      	mov	ip, r1
  405bb6:	460d      	mov	r5, r1
  405bb8:	4604      	mov	r4, r0
  405bba:	9e08      	ldr	r6, [sp, #32]
  405bbc:	2b00      	cmp	r3, #0
  405bbe:	d151      	bne.n	405c64 <__udivmoddi4+0xb4>
  405bc0:	428a      	cmp	r2, r1
  405bc2:	4617      	mov	r7, r2
  405bc4:	d96d      	bls.n	405ca2 <__udivmoddi4+0xf2>
  405bc6:	fab2 fe82 	clz	lr, r2
  405bca:	f1be 0f00 	cmp.w	lr, #0
  405bce:	d00b      	beq.n	405be8 <__udivmoddi4+0x38>
  405bd0:	f1ce 0c20 	rsb	ip, lr, #32
  405bd4:	fa01 f50e 	lsl.w	r5, r1, lr
  405bd8:	fa20 fc0c 	lsr.w	ip, r0, ip
  405bdc:	fa02 f70e 	lsl.w	r7, r2, lr
  405be0:	ea4c 0c05 	orr.w	ip, ip, r5
  405be4:	fa00 f40e 	lsl.w	r4, r0, lr
  405be8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405bec:	0c25      	lsrs	r5, r4, #16
  405bee:	fbbc f8fa 	udiv	r8, ip, sl
  405bf2:	fa1f f987 	uxth.w	r9, r7
  405bf6:	fb0a cc18 	mls	ip, sl, r8, ip
  405bfa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405bfe:	fb08 f309 	mul.w	r3, r8, r9
  405c02:	42ab      	cmp	r3, r5
  405c04:	d90a      	bls.n	405c1c <__udivmoddi4+0x6c>
  405c06:	19ed      	adds	r5, r5, r7
  405c08:	f108 32ff 	add.w	r2, r8, #4294967295
  405c0c:	f080 8123 	bcs.w	405e56 <__udivmoddi4+0x2a6>
  405c10:	42ab      	cmp	r3, r5
  405c12:	f240 8120 	bls.w	405e56 <__udivmoddi4+0x2a6>
  405c16:	f1a8 0802 	sub.w	r8, r8, #2
  405c1a:	443d      	add	r5, r7
  405c1c:	1aed      	subs	r5, r5, r3
  405c1e:	b2a4      	uxth	r4, r4
  405c20:	fbb5 f0fa 	udiv	r0, r5, sl
  405c24:	fb0a 5510 	mls	r5, sl, r0, r5
  405c28:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405c2c:	fb00 f909 	mul.w	r9, r0, r9
  405c30:	45a1      	cmp	r9, r4
  405c32:	d909      	bls.n	405c48 <__udivmoddi4+0x98>
  405c34:	19e4      	adds	r4, r4, r7
  405c36:	f100 33ff 	add.w	r3, r0, #4294967295
  405c3a:	f080 810a 	bcs.w	405e52 <__udivmoddi4+0x2a2>
  405c3e:	45a1      	cmp	r9, r4
  405c40:	f240 8107 	bls.w	405e52 <__udivmoddi4+0x2a2>
  405c44:	3802      	subs	r0, #2
  405c46:	443c      	add	r4, r7
  405c48:	eba4 0409 	sub.w	r4, r4, r9
  405c4c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405c50:	2100      	movs	r1, #0
  405c52:	2e00      	cmp	r6, #0
  405c54:	d061      	beq.n	405d1a <__udivmoddi4+0x16a>
  405c56:	fa24 f40e 	lsr.w	r4, r4, lr
  405c5a:	2300      	movs	r3, #0
  405c5c:	6034      	str	r4, [r6, #0]
  405c5e:	6073      	str	r3, [r6, #4]
  405c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405c64:	428b      	cmp	r3, r1
  405c66:	d907      	bls.n	405c78 <__udivmoddi4+0xc8>
  405c68:	2e00      	cmp	r6, #0
  405c6a:	d054      	beq.n	405d16 <__udivmoddi4+0x166>
  405c6c:	2100      	movs	r1, #0
  405c6e:	e886 0021 	stmia.w	r6, {r0, r5}
  405c72:	4608      	mov	r0, r1
  405c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405c78:	fab3 f183 	clz	r1, r3
  405c7c:	2900      	cmp	r1, #0
  405c7e:	f040 808e 	bne.w	405d9e <__udivmoddi4+0x1ee>
  405c82:	42ab      	cmp	r3, r5
  405c84:	d302      	bcc.n	405c8c <__udivmoddi4+0xdc>
  405c86:	4282      	cmp	r2, r0
  405c88:	f200 80fa 	bhi.w	405e80 <__udivmoddi4+0x2d0>
  405c8c:	1a84      	subs	r4, r0, r2
  405c8e:	eb65 0503 	sbc.w	r5, r5, r3
  405c92:	2001      	movs	r0, #1
  405c94:	46ac      	mov	ip, r5
  405c96:	2e00      	cmp	r6, #0
  405c98:	d03f      	beq.n	405d1a <__udivmoddi4+0x16a>
  405c9a:	e886 1010 	stmia.w	r6, {r4, ip}
  405c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405ca2:	b912      	cbnz	r2, 405caa <__udivmoddi4+0xfa>
  405ca4:	2701      	movs	r7, #1
  405ca6:	fbb7 f7f2 	udiv	r7, r7, r2
  405caa:	fab7 fe87 	clz	lr, r7
  405cae:	f1be 0f00 	cmp.w	lr, #0
  405cb2:	d134      	bne.n	405d1e <__udivmoddi4+0x16e>
  405cb4:	1beb      	subs	r3, r5, r7
  405cb6:	0c3a      	lsrs	r2, r7, #16
  405cb8:	fa1f fc87 	uxth.w	ip, r7
  405cbc:	2101      	movs	r1, #1
  405cbe:	fbb3 f8f2 	udiv	r8, r3, r2
  405cc2:	0c25      	lsrs	r5, r4, #16
  405cc4:	fb02 3318 	mls	r3, r2, r8, r3
  405cc8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405ccc:	fb0c f308 	mul.w	r3, ip, r8
  405cd0:	42ab      	cmp	r3, r5
  405cd2:	d907      	bls.n	405ce4 <__udivmoddi4+0x134>
  405cd4:	19ed      	adds	r5, r5, r7
  405cd6:	f108 30ff 	add.w	r0, r8, #4294967295
  405cda:	d202      	bcs.n	405ce2 <__udivmoddi4+0x132>
  405cdc:	42ab      	cmp	r3, r5
  405cde:	f200 80d1 	bhi.w	405e84 <__udivmoddi4+0x2d4>
  405ce2:	4680      	mov	r8, r0
  405ce4:	1aed      	subs	r5, r5, r3
  405ce6:	b2a3      	uxth	r3, r4
  405ce8:	fbb5 f0f2 	udiv	r0, r5, r2
  405cec:	fb02 5510 	mls	r5, r2, r0, r5
  405cf0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405cf4:	fb0c fc00 	mul.w	ip, ip, r0
  405cf8:	45a4      	cmp	ip, r4
  405cfa:	d907      	bls.n	405d0c <__udivmoddi4+0x15c>
  405cfc:	19e4      	adds	r4, r4, r7
  405cfe:	f100 33ff 	add.w	r3, r0, #4294967295
  405d02:	d202      	bcs.n	405d0a <__udivmoddi4+0x15a>
  405d04:	45a4      	cmp	ip, r4
  405d06:	f200 80b8 	bhi.w	405e7a <__udivmoddi4+0x2ca>
  405d0a:	4618      	mov	r0, r3
  405d0c:	eba4 040c 	sub.w	r4, r4, ip
  405d10:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405d14:	e79d      	b.n	405c52 <__udivmoddi4+0xa2>
  405d16:	4631      	mov	r1, r6
  405d18:	4630      	mov	r0, r6
  405d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405d1e:	f1ce 0420 	rsb	r4, lr, #32
  405d22:	fa05 f30e 	lsl.w	r3, r5, lr
  405d26:	fa07 f70e 	lsl.w	r7, r7, lr
  405d2a:	fa20 f804 	lsr.w	r8, r0, r4
  405d2e:	0c3a      	lsrs	r2, r7, #16
  405d30:	fa25 f404 	lsr.w	r4, r5, r4
  405d34:	ea48 0803 	orr.w	r8, r8, r3
  405d38:	fbb4 f1f2 	udiv	r1, r4, r2
  405d3c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405d40:	fb02 4411 	mls	r4, r2, r1, r4
  405d44:	fa1f fc87 	uxth.w	ip, r7
  405d48:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405d4c:	fb01 f30c 	mul.w	r3, r1, ip
  405d50:	42ab      	cmp	r3, r5
  405d52:	fa00 f40e 	lsl.w	r4, r0, lr
  405d56:	d909      	bls.n	405d6c <__udivmoddi4+0x1bc>
  405d58:	19ed      	adds	r5, r5, r7
  405d5a:	f101 30ff 	add.w	r0, r1, #4294967295
  405d5e:	f080 808a 	bcs.w	405e76 <__udivmoddi4+0x2c6>
  405d62:	42ab      	cmp	r3, r5
  405d64:	f240 8087 	bls.w	405e76 <__udivmoddi4+0x2c6>
  405d68:	3902      	subs	r1, #2
  405d6a:	443d      	add	r5, r7
  405d6c:	1aeb      	subs	r3, r5, r3
  405d6e:	fa1f f588 	uxth.w	r5, r8
  405d72:	fbb3 f0f2 	udiv	r0, r3, r2
  405d76:	fb02 3310 	mls	r3, r2, r0, r3
  405d7a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405d7e:	fb00 f30c 	mul.w	r3, r0, ip
  405d82:	42ab      	cmp	r3, r5
  405d84:	d907      	bls.n	405d96 <__udivmoddi4+0x1e6>
  405d86:	19ed      	adds	r5, r5, r7
  405d88:	f100 38ff 	add.w	r8, r0, #4294967295
  405d8c:	d26f      	bcs.n	405e6e <__udivmoddi4+0x2be>
  405d8e:	42ab      	cmp	r3, r5
  405d90:	d96d      	bls.n	405e6e <__udivmoddi4+0x2be>
  405d92:	3802      	subs	r0, #2
  405d94:	443d      	add	r5, r7
  405d96:	1aeb      	subs	r3, r5, r3
  405d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405d9c:	e78f      	b.n	405cbe <__udivmoddi4+0x10e>
  405d9e:	f1c1 0720 	rsb	r7, r1, #32
  405da2:	fa22 f807 	lsr.w	r8, r2, r7
  405da6:	408b      	lsls	r3, r1
  405da8:	fa05 f401 	lsl.w	r4, r5, r1
  405dac:	ea48 0303 	orr.w	r3, r8, r3
  405db0:	fa20 fe07 	lsr.w	lr, r0, r7
  405db4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  405db8:	40fd      	lsrs	r5, r7
  405dba:	ea4e 0e04 	orr.w	lr, lr, r4
  405dbe:	fbb5 f9fc 	udiv	r9, r5, ip
  405dc2:	ea4f 441e 	mov.w	r4, lr, lsr #16
  405dc6:	fb0c 5519 	mls	r5, ip, r9, r5
  405dca:	fa1f f883 	uxth.w	r8, r3
  405dce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  405dd2:	fb09 f408 	mul.w	r4, r9, r8
  405dd6:	42ac      	cmp	r4, r5
  405dd8:	fa02 f201 	lsl.w	r2, r2, r1
  405ddc:	fa00 fa01 	lsl.w	sl, r0, r1
  405de0:	d908      	bls.n	405df4 <__udivmoddi4+0x244>
  405de2:	18ed      	adds	r5, r5, r3
  405de4:	f109 30ff 	add.w	r0, r9, #4294967295
  405de8:	d243      	bcs.n	405e72 <__udivmoddi4+0x2c2>
  405dea:	42ac      	cmp	r4, r5
  405dec:	d941      	bls.n	405e72 <__udivmoddi4+0x2c2>
  405dee:	f1a9 0902 	sub.w	r9, r9, #2
  405df2:	441d      	add	r5, r3
  405df4:	1b2d      	subs	r5, r5, r4
  405df6:	fa1f fe8e 	uxth.w	lr, lr
  405dfa:	fbb5 f0fc 	udiv	r0, r5, ip
  405dfe:	fb0c 5510 	mls	r5, ip, r0, r5
  405e02:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  405e06:	fb00 f808 	mul.w	r8, r0, r8
  405e0a:	45a0      	cmp	r8, r4
  405e0c:	d907      	bls.n	405e1e <__udivmoddi4+0x26e>
  405e0e:	18e4      	adds	r4, r4, r3
  405e10:	f100 35ff 	add.w	r5, r0, #4294967295
  405e14:	d229      	bcs.n	405e6a <__udivmoddi4+0x2ba>
  405e16:	45a0      	cmp	r8, r4
  405e18:	d927      	bls.n	405e6a <__udivmoddi4+0x2ba>
  405e1a:	3802      	subs	r0, #2
  405e1c:	441c      	add	r4, r3
  405e1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  405e22:	eba4 0408 	sub.w	r4, r4, r8
  405e26:	fba0 8902 	umull	r8, r9, r0, r2
  405e2a:	454c      	cmp	r4, r9
  405e2c:	46c6      	mov	lr, r8
  405e2e:	464d      	mov	r5, r9
  405e30:	d315      	bcc.n	405e5e <__udivmoddi4+0x2ae>
  405e32:	d012      	beq.n	405e5a <__udivmoddi4+0x2aa>
  405e34:	b156      	cbz	r6, 405e4c <__udivmoddi4+0x29c>
  405e36:	ebba 030e 	subs.w	r3, sl, lr
  405e3a:	eb64 0405 	sbc.w	r4, r4, r5
  405e3e:	fa04 f707 	lsl.w	r7, r4, r7
  405e42:	40cb      	lsrs	r3, r1
  405e44:	431f      	orrs	r7, r3
  405e46:	40cc      	lsrs	r4, r1
  405e48:	6037      	str	r7, [r6, #0]
  405e4a:	6074      	str	r4, [r6, #4]
  405e4c:	2100      	movs	r1, #0
  405e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405e52:	4618      	mov	r0, r3
  405e54:	e6f8      	b.n	405c48 <__udivmoddi4+0x98>
  405e56:	4690      	mov	r8, r2
  405e58:	e6e0      	b.n	405c1c <__udivmoddi4+0x6c>
  405e5a:	45c2      	cmp	sl, r8
  405e5c:	d2ea      	bcs.n	405e34 <__udivmoddi4+0x284>
  405e5e:	ebb8 0e02 	subs.w	lr, r8, r2
  405e62:	eb69 0503 	sbc.w	r5, r9, r3
  405e66:	3801      	subs	r0, #1
  405e68:	e7e4      	b.n	405e34 <__udivmoddi4+0x284>
  405e6a:	4628      	mov	r0, r5
  405e6c:	e7d7      	b.n	405e1e <__udivmoddi4+0x26e>
  405e6e:	4640      	mov	r0, r8
  405e70:	e791      	b.n	405d96 <__udivmoddi4+0x1e6>
  405e72:	4681      	mov	r9, r0
  405e74:	e7be      	b.n	405df4 <__udivmoddi4+0x244>
  405e76:	4601      	mov	r1, r0
  405e78:	e778      	b.n	405d6c <__udivmoddi4+0x1bc>
  405e7a:	3802      	subs	r0, #2
  405e7c:	443c      	add	r4, r7
  405e7e:	e745      	b.n	405d0c <__udivmoddi4+0x15c>
  405e80:	4608      	mov	r0, r1
  405e82:	e708      	b.n	405c96 <__udivmoddi4+0xe6>
  405e84:	f1a8 0802 	sub.w	r8, r8, #2
  405e88:	443d      	add	r5, r7
  405e8a:	e72b      	b.n	405ce4 <__udivmoddi4+0x134>

00405e8c <__aeabi_idiv0>:
  405e8c:	4770      	bx	lr
  405e8e:	bf00      	nop

00405e90 <sysfont_glyphs>:
	...
  405eb0:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  405ec0:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  405ed0:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  405ee8:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  405ef8:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  405f08:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  405f20:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  405f30:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  405f40:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  405f58:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  405f74:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  405f84:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  405f94:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  405fa4:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  405fcc:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  405ff4:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  406004:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  406028:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  406038:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  406048:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  406058:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406070:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  406080:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  406090:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  4060a8:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  4060b8:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  4060c8:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  4060e0:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  4060f0:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406100:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  406118:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  406128:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  406138:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406150:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406160:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406170:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  40618c:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  40619c:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  4061ac:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  4061c8:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  4061e0:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  4061f8:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  406208:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  406218:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406230:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406240:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406250:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  406268:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  406278:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  406288:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  4062a0:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  4062b0:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4062c0:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  4062d8:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  4062e8:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  4062f8:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406310:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406320:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406330:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  406348:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  406358:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  406368:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406380:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406390:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  4063a0:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  4063b8:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4063c8:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  4063d8:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  4063f0:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406400:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406410:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  406428:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  406438:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406448:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406460:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406470:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406480:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406498:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  4064a8:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  4064b8:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  4064d0:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  4064e0:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  4064f0:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406508:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406518:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406528:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406540:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406550:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406560:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406588:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406598:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  4065b4:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  4065cc:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  4065dc:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  4065ec:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406604:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406614:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406624:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  40663c:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  40664c:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  40665c:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  40666c:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  40667c:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  40668c:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  40669c:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  4066ac:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  4066bc:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  4066cc:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  4066e4:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  4066f4:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406704:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406720:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  40673c:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  406758:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  406768:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406778:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406790:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  4067ac:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  4067c8:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  4067e4:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406800:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  40681c:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406838:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406854:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406864:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406874:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406884:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406894:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  4068a4:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  4068b4:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  4068c4:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  4068d4:	0000 0000 6741 6175 6472 6e61 6f64 0000     ....Aguardando..
  4068e4:	6c25 0066                                   %lf.

004068e8 <_global_impure_ptr>:
  4068e8:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  4068f8:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406908:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406918:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406928:	296c 0000 0030 0000                         l)..0...

00406930 <blanks.7223>:
  406930:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406940 <zeroes.7224>:
  406940:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406950:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00406960 <__mprec_bigtens>:
  406960:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406970:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406980:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406988 <__mprec_tens>:
  406988:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406998:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4069a8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4069b8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4069c8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4069d8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4069e8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4069f8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406a08:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406a18:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406a28:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406a38:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406a48:	9db4 79d9 7843 44ea                         ...yCx.D

00406a50 <p05.6055>:
  406a50:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406a60:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406a6c <_ctype_>:
  406a6c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406a7c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406a8c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406a9c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406aac:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406abc:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406acc:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406adc:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406aec:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406b70 <_init>:
  406b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406b72:	bf00      	nop
  406b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406b76:	bc08      	pop	{r3}
  406b78:	469e      	mov	lr, r3
  406b7a:	4770      	bx	lr

00406b7c <__init_array_start>:
  406b7c:	004033b1 	.word	0x004033b1

00406b80 <__frame_dummy_init_array_entry>:
  406b80:	00400165                                e.@.

00406b84 <_fini>:
  406b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406b86:	bf00      	nop
  406b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406b8a:	bc08      	pop	{r3}
  406b8c:	469e      	mov	lr, r3
  406b8e:	4770      	bx	lr

00406b90 <__fini_array_start>:
  406b90:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 5e90 0040 0e0a 7d20               .....^@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <_impure_ptr>:
20400020:	0028 2040 0000 0000                         (.@ ....

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0df0 2040                                   ..@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	5ae9 0040 56a9 0040 0000 0000 6a6c 0040     .Z@..V@.....lj@.
20400954:	6a68 0040 690c 0040 690c 0040 690c 0040     hj@..i@..i@..i@.
20400964:	690c 0040 690c 0040 690c 0040 690c 0040     .i@..i@..i@..i@.
20400974:	690c 0040 690c 0040 ffff ffff ffff ffff     .i@..i@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
