/*
 * Autogenerated file
 *
 * SPDX-License-Identifier: Apache 2.0
 */

#include "at32_iomux.h"

/* ADC1_IN0 */
#define ADC1_IN0_PA0 \
	AT32_PIN_MUX('A', 0, ANALOG)

/* ADC1_IN1 */
#define ADC1_IN1_PA1 \
	AT32_PIN_MUX('A', 1, ANALOG)

/* ADC1_IN2 */
#define ADC1_IN2_PA2 \
	AT32_PIN_MUX('A', 2, ANALOG)

/* ADC1_IN3 */
#define ADC1_IN3_PA3 \
	AT32_PIN_MUX('A', 3, ANALOG)

/* ADC1_IN4 */
#define ADC1_IN4_PA4 \
	AT32_PIN_MUX('A', 4, ANALOG)

/* ADC1_IN5 */
#define ADC1_IN5_PA5 \
	AT32_PIN_MUX('A', 5, ANALOG)

/* ADC1_IN6 */
#define ADC1_IN6_PA6 \
	AT32_PIN_MUX('A', 6, ANALOG)

/* ADC1_IN7 */
#define ADC1_IN7_PA7 \
	AT32_PIN_MUX('A', 7, ANALOG)

/* ADC12_IN8 */
#define ADC1_IN8_PB0 \
	AT32_PIN_MUX('B', 0, ANALOG)

/* ADC1_IN9 */
#define ADC1_IN9_PB1 \
	AT32_PIN_MUX('B', 1, ANALOG)
	
/* ADC1_IN10 */
#define ADC1_IN10_PC0 \
	AT32_PIN_MUX('C', 0, ANALOG)
	
/* ADC1_IN11 */
#define ADC1_IN11_PC1 \
	AT32_PIN_MUX('C', 1, ANALOG)

/* ADC1_IN12 */
#define ADC1_IN12_PC2 \
	AT32_PIN_MUX('C', 2, ANALOG)

/* ADC1_IN13 */
#define ADC1_IN13_PC3 \
	AT32_PIN_MUX('C', 3, ANALOG)

/* ADC1_IN14 */
#define ADC1_IN14_PC4 \
	AT32_PIN_MUX('C', 4, ANALOG)

/* ADC1_IN15 */
#define ADC1_IN15_PC5 \
	AT32_PIN_MUX('C', 5, ANALOG)

/* ANALOG */
#define ANALOG_PA0 \
	AT32_PIN_MUX('A', 0, ANALOG)
#define ANALOG_PA1 \
	AT32_PIN_MUX('A', 1, ANALOG)
#define ANALOG_PA10 \
	AT32_PIN_MUX('A', 10, ANALOG)
#define ANALOG_PA11 \
	AT32_PIN_MUX('A', 11, ANALOG)
#define ANALOG_PA12 \
	AT32_PIN_MUX('A', 12, ANALOG)
#define ANALOG_PA13 \
	AT32_PIN_MUX('A', 13, ANALOG)
#define ANALOG_PA14 \
	AT32_PIN_MUX('A', 14, ANALOG)
#define ANALOG_PA15 \
	AT32_PIN_MUX('A', 15, ANALOG)
#define ANALOG_PA2 \
	AT32_PIN_MUX('A', 2, ANALOG)
#define ANALOG_PA3 \
	AT32_PIN_MUX('A', 3, ANALOG)
#define ANALOG_PA4 \
	AT32_PIN_MUX('A', 4, ANALOG)
#define ANALOG_PA5 \
	AT32_PIN_MUX('A', 5, ANALOG)
#define ANALOG_PA6 \
	AT32_PIN_MUX('A', 6, ANALOG)
#define ANALOG_PA7 \
	AT32_PIN_MUX('A', 7, ANALOG)
#define ANALOG_PA8 \
	AT32_PIN_MUX('A', 8, ANALOG)
#define ANALOG_PA9 \
	AT32_PIN_MUX('A', 9, ANALOG)
#define ANALOG_PB0 \
	AT32_PIN_MUX('B', 0, ANALOG)
#define ANALOG_PB1 \
	AT32_PIN_MUX('B', 1, ANALOG)
#define ANALOG_PB10 \
	AT32_PIN_MUX('B', 10, ANALOG)
#define ANALOG_PB11 \
	AT32_PIN_MUX('B', 11, ANALOG)
#define ANALOG_PB12 \
	AT32_PIN_MUX('B', 12, ANALOG)
#define ANALOG_PB13 \
	AT32_PIN_MUX('B', 13, ANALOG)
#define ANALOG_PB14 \
	AT32_PIN_MUX('B', 14, ANALOG)
#define ANALOG_PB15 \
	AT32_PIN_MUX('B', 15, ANALOG)
#define ANALOG_PB2 \
	AT32_PIN_MUX('B', 2, ANALOG)
#define ANALOG_PB3 \
	AT32_PIN_MUX('B', 3, ANALOG)
#define ANALOG_PB4 \
	AT32_PIN_MUX('B', 4, ANALOG)
#define ANALOG_PB5 \
	AT32_PIN_MUX('B', 5, ANALOG)
#define ANALOG_PB6 \
	AT32_PIN_MUX('B', 6, ANALOG)
#define ANALOG_PB7 \
	AT32_PIN_MUX('B', 7, ANALOG)
#define ANALOG_PB8 \
	AT32_PIN_MUX('B', 8, ANALOG)
#define ANALOG_PB9 \
	AT32_PIN_MUX('B', 9, ANALOG)	
#define ANALOG_PC0 \
	AT32_PIN_MUX('C', 0, ANALOG)
#define ANALOG_PC1 \
	AT32_PIN_MUX('C', 1, ANALOG)
#define ANALOG_PC10 \
	AT32_PIN_MUX('C', 10, ANALOG)
#define ANALOG_PC11 \
	AT32_PIN_MUX('C', 11, ANALOG)
#define ANALOG_PC12 \
	AT32_PIN_MUX('C', 12, ANALOG)
#define ANALOG_PC13 \
	AT32_PIN_MUX('C', 13, ANALOG)
#define ANALOG_PC14 \
	AT32_PIN_MUX('C', 14, ANALOG)
#define ANALOG_PC15 \
	AT32_PIN_MUX('C', 15, ANALOG)
#define ANALOG_PC2 \
	AT32_PIN_MUX('C', 2, ANALOG)
#define ANALOG_PC3 \
	AT32_PIN_MUX('C', 3, ANALOG)
#define ANALOG_PC4 \
	AT32_PIN_MUX('C', 4, ANALOG)
#define ANALOG_PC5 \
	AT32_PIN_MUX('C', 5, ANALOG)
#define ANALOG_PC6 \
	AT32_PIN_MUX('C', 6, ANALOG)
#define ANALOG_PC7 \
	AT32_PIN_MUX('C', 7, ANALOG)
#define ANALOG_PC8 \
	AT32_PIN_MUX('C', 8, ANALOG)
#define ANALOG_PC9 \
	AT32_PIN_MUX('C', 9, ANALOG)
#define ANALOG_PF0 \
	AT32_PIN_MUX('F', 0, ANALOG)
#define ANALOG_PF1 \
	AT32_PIN_MUX('F', 1, ANALOG)
#define ANALOG_PF11 \
	AT32_PIN_MUX('F', 11, ANALOG)
#define ANALOG_PF4 \
	AT32_PIN_MUX('F', 4, ANALOG)
#define ANALOG_PF5 \
	AT32_PIN_MUX('F', 5, ANALOG)
#define ANALOG_PF6 \
	AT32_PIN_MUX('F', 6, ANALOG)
#define ANALOG_PF7 \
	AT32_PIN_MUX('F', 7, ANALOG)


/* CAN1_RX */
#define CAN1_RX_PA11 \
	AT32_PIN_MUX('A', 11, MUX_9)
#define CAN1_RX_PB8 \
	AT32_PIN_MUX('B', 8, MUX_9)

/* CAN1_TX */
#define CAN1_TX_PA12 \
	AT32_PIN_MUX('A', 12, MUX_9)
#define CAN1_TX_PB9 \
	AT32_PIN_MUX('B', 9, MUX_9)

/* CLKOUT1 */
#define CLKOUT1_PA8 \
	AT32_PIN_MUX('A', 8, MUX_0)
#define CLKOUT1_PA9 \
	AT32_PIN_MUX('A', 9, MUX_0)

/* ERTC_REFIN */
#define ERTC_REFIN_PB15 \
	AT32_PIN_MUX('B', 15, MUX_0)

/* EVENTOUT */
#define EVENTOUT_PA0 \
	AT32_PIN_MUX('A', 0, MUX_15)
#define EVENTOUT_PA1 \
	AT32_PIN_MUX('A', 1, MUX_15)
#define EVENTOUT_PA10 \
	AT32_PIN_MUX('A', 10, MUX_15)
#define EVENTOUT_PA11 \
	AT32_PIN_MUX('A', 11, MUX_15)
#define EVENTOUT_PA12 \
	AT32_PIN_MUX('A', 12, MUX_15)
#define EVENTOUT_PA13 \
	AT32_PIN_MUX('A', 13, MUX_15)
#define EVENTOUT_PA14 \
	AT32_PIN_MUX('A', 14, MUX_15)
#define EVENTOUT_PA15 \
	AT32_PIN_MUX('A', 15, MUX_15)
#define EVENTOUT_PA2 \
	AT32_PIN_MUX('A', 2, MUX_15)
#define EVENTOUT_PA3 \
	AT32_PIN_MUX('A', 3, MUX_15)
#define EVENTOUT_PA4 \
	AT32_PIN_MUX('A', 4, MUX_15)
#define EVENTOUT_PA5 \
	AT32_PIN_MUX('A', 5, MUX_15)
#define EVENTOUT_PA6 \
	AT32_PIN_MUX('A', 6, MUX_15)
#define EVENTOUT_PA7 \
	AT32_PIN_MUX('A', 7, MUX_15)
#define EVENTOUT_PA8 \
	AT32_PIN_MUX('A', 8, MUX_15)
#define EVENTOUT_PA9 \
	AT32_PIN_MUX('A', 9, MUX_15)
#define EVENTOUT_PB0 \
	AT32_PIN_MUX('B', 0, MUX_15)
#define EVENTOUT_PB1 \
	AT32_PIN_MUX('B', 1, MUX_15)
#define EVENTOUT_PB10 \
	AT32_PIN_MUX('B', 10, MUX_15)
#define EVENTOUT_PB11 \
	AT32_PIN_MUX('B', 11, MUX_15)
#define EVENTOUT_PB12 \
	AT32_PIN_MUX('B', 12, MUX_15)
#define EVENTOUT_PB13 \
	AT32_PIN_MUX('B', 13, MUX_15)
#define EVENTOUT_PB14 \
	AT32_PIN_MUX('B', 14, MUX_15)
#define EVENTOUT_PB15 \
	AT32_PIN_MUX('B', 15, MUX_15)
#define EVENTOUT_PB2 \
	AT32_PIN_MUX('B', 2, MUX_15)
#define EVENTOUT_PB3 \
	AT32_PIN_MUX('B', 3, MUX_15)
#define EVENTOUT_PB4 \
	AT32_PIN_MUX('B', 4, MUX_15)
#define EVENTOUT_PB5 \
	AT32_PIN_MUX('B', 5, MUX_15)
#define EVENTOUT_PB6 \
	AT32_PIN_MUX('B', 6, MUX_15)
#define EVENTOUT_PB7 \
	AT32_PIN_MUX('B', 7, MUX_15)
#define EVENTOUT_PB8 \
	AT32_PIN_MUX('B', 8, MUX_15)
#define EVENTOUT_PB9 \
	AT32_PIN_MUX('B', 9, MUX_15)
#define EVENTOUT_PC13 \
	AT32_PIN_MUX('C', 13, MUX_15)
#define EVENTOUT_PC14 \
	AT32_PIN_MUX('C', 14, MUX_15)
#define EVENTOUT_PC15 \
	AT32_PIN_MUX('C', 15, MUX_15)


/* I2C1_SCL */
#define I2C1_SCL_PA4 \
	AT32_PIN_MUX('A', 4, MUX_4)
#define I2C1_SCL_PA9 \
	AT32_PIN_MUX('A', 9, MUX_8)
#define I2C1_SCL_PB6 \
	AT32_PIN_MUX('B', 6, MUX_4)
#define I2C1_SCL_PB8 \
	AT32_PIN_MUX('B', 8, MUX_4)
#define I2C1_SCL_PC0 \
	AT32_PIN_MUX('C', 0, MUX_7)
#define I2C1_SCL_PC6 \
	AT32_PIN_MUX('C', 0, MUX_4)

/* I2C1_SDA */
#define I2C1_SDA_PA10 \
	AT32_PIN_MUX('A', 10, MUX_8)
#define I2C1_SDA_PB7 \
	AT32_PIN_MUX('B', 7, MUX_4)
#define I2C1_SDA_PB9 \
	AT32_PIN_MUX('B', 9, MUX_4)
#define I2C1_SDA_PH0 \
	AT32_PIN_MUX('H', 0, MUX_4)

/* I2C1_SMBA */
#define I2C1_SMBA_PB5 \
	AT32_PIN_MUX('B', 5, MUX_4)

/* I2C2_SCL */
#define I2C2_SCL_PA0 \
	AT32_PIN_MUX('A', 0, MUX_4)
#define I2C2_SCL_PA11 \
	AT32_PIN_MUX('A', 11, MUX_4)
#define I2C2_SCL_PB10 \
	AT32_PIN_MUX('B', 10, MUX_4)
#define I2C2_SCL_PH2 \
	AT32_PIN_MUX('H', 2, MUX_4)

/* I2C2_SDA */
#define I2C2_SDA_PA1 \
	AT32_PIN_MUX('A', 1, MUX_4)
#define I2C2_SDA_PA12 \
	AT32_PIN_MUX('A', 12, MUX_4)
#define I2C2_SDA_PB11 \
	AT32_PIN_MUX('B', 11, MUX_4)
#define I2C2_SDA_PB3 \
	AT32_PIN_MUX('B', 3, MUX_4)
#define I2C2_SDA_PB9 \
	AT32_PIN_MUX('B', 9, MUX_7)
#define I2C2_SDA_PH3 \
	AT32_PIN_MUX('H', 3, MUX_4)

/* I2C2_SMBA */
#define I2C2_SMBA_PB12 \
	AT32_PIN_MUX('B', 12, MUX_4)

/* I2C3_SCL */
#define I2C3_SCL_PA8 \
	AT32_PIN_MUX('A', 8, MUX_4)
#define I2C3_SCL_PB13 \
	AT32_PIN_MUX('B', 13, MUX_7)
#define I2C3_SCL_PB15 \
	AT32_PIN_MUX('B', 15, MUX_4)

/* I2C3_SDA */
#define I2C3_SDA_PB14 \
	AT32_PIN_MUX('B', 14, MUX_4)
#define I2C3_SDA_PB4 \
	AT32_PIN_MUX('B', 4, MUX_4)

/* I2C3_SMBA */
#define I2C3_SMBA_PA9 \
	AT32_PIN_MUX('A', 9, MUX_4)
#define I2C3_SMBA_PB13 \
	AT32_PIN_MUX('B', 13, MUX_4)
#define I2C3_SMBA_PB2 \
	AT32_PIN_MUX('B', 2, MUX_4)

/* I2S1_CK */
#define I2S1_CK_PA5 \
	AT32_PIN_MUX('A', 5, MUX_5)
#define I2S1_CK_PB3 \
	AT32_PIN_MUX('B', 3, MUX_5)

/* I2S1_MCK */
#define I2S1_MCK_PB0 \
	AT32_PIN_MUX('B', 0, MUX_5)
#define I2S1_MCK_PB6 \
	AT32_PIN_MUX('B', 6, MUX_5)

/* I2S1_SDEXT */
#define I2S1_SDEXT_PA7 \
	AT32_PIN_MUX('A', 7, MUX_5)
#define I2S1_SDEXT_PB5 \
	AT32_PIN_MUX('B', 5, MUX_5)

/* I2S1_WS */
#define I2S1_WS_PA15 \
	AT32_PIN_MUX('A', 15, MUX_5)
#define I2S1_WS_PA4 \
	AT32_PIN_MUX('A', 4, MUX_5)

/* I2S2_CK */
#define I2S2_CK_PA9 \
	AT32_PIN_MUX('A', 9, MUX_5)
#define I2S2_CK_PB1 \
	AT32_PIN_MUX('B', 1, MUX_6)
#define I2S2_CK_PB10 \
	AT32_PIN_MUX('B', 10, MUX_5)
#define I2S2_CK_PB13 \
	AT32_PIN_MUX('B', 13, MUX_5)

/* I2S2_MCK */
#define I2S2_MCK_PA3 \
	AT32_PIN_MUX('A', 3, MUX_5)
#define I2S2_MCK_PA6 \
	AT32_PIN_MUX('A', 6, MUX_6)

/* I2S2_SDEXT */
#define I2S2_SDEXT_PA10 \
	AT32_PIN_MUX('A', 10, MUX_5)
#define I2S2_SDEXT_PB14 \
	AT32_PIN_MUX('B', 14, MUX_6)
#define I2S2_SDEXT_PB15 \
	AT32_PIN_MUX('B', 15, MUX_5)

/* I2S2_WS */
#define I2S2_WS_PA11 \
	AT32_PIN_MUX('A', 11, MUX_5)
#define I2S2_WS_PB12 \
	AT32_PIN_MUX('B', 12, MUX_5)
#define I2S2_WS_PB9 \
	AT32_PIN_MUX('B', 9, MUX_5)

/* I2S3_CK */
#define I2S3_CK_PB12 \
	AT32_PIN_MUX('B', 12, MUX_7)
#define I2S3_CK_PB3 \
	AT32_PIN_MUX('B', 3, MUX_6)

/* I2S3_MCK */
#define I2S3_MCK_PB10 \
	AT32_PIN_MUX('B', 10, MUX_6)

/* I2S3_SDEXT */
#define I2S3_SDEXT_PA14 \
	AT32_PIN_MUX('A', 14, MUX_6)
#define I2S3_SDEXT_PB0 \
	AT32_PIN_MUX('B', 0, MUX_7)
#define I2S3_SDEXT_PB2 \
	AT32_PIN_MUX('B', 2, MUX_7)
#define I2S3_SDEXT_PB4 \
	AT32_PIN_MUX('B', 4, MUX_7)
#define I2S3_SDEXT_PB5 \
	AT32_PIN_MUX('B', 5, MUX_6)

/* I2S3_WS */
#define I2S3_WS_PA15 \
	AT32_PIN_MUX('A', 15, MUX_6)
#define I2S3_WS_PA4 \
	AT32_PIN_MUX('A', 4, MUX_6)

/* I2S4_CK */
#define I2S4_CK_PB13 \
	AT32_PIN_MUX('B', 13, MUX_6)
#define I2S4_CK_PB7 \
	AT32_PIN_MUX('B', 7, MUX_6)

/* I2S4_MCK */
#define I2S4_MCK_PA10 \
	AT32_PIN_MUX('A', 10, MUX_6)

/* I2S4_SDEXT */
#define I2S4_SDEXT_PA1 \
	AT32_PIN_MUX('A', 1, MUX_5)
#define I2S4_SDEXT_PB9 \
	AT32_PIN_MUX('B', 9, MUX_6)

/* I2S4_WS */
#define I2S4_WS_PB12 \
	AT32_PIN_MUX('B', 12, MUX_6)
#define I2S4_WS_PB6 \
	AT32_PIN_MUX('B', 6, MUX_6)

/* IR_OUT */
#define IR_OUT_PA13 \
	AT32_PIN_MUX('A', 13, MUX_1)
#define IR_OUT_PB9 \
	AT32_PIN_MUX('B', 9, MUX_0)

/* JNTRST */
#define JNTRST_PB4 \
	AT32_PIN_MUX('B', 4, MUX_0)

/* JTCK */
#define JTCK_PA14 \
	AT32_PIN_MUX('A', 14, MUX_0)

/* JTDI */
#define JTDI_PA15 \
	AT32_PIN_MUX('A', 15, MUX_0)

/* JTDO */
#define JTDO_PB3 \
	AT32_PIN_MUX('B', 3, MUX_0)

/* JTMS */
#define JTMS_PA13 \
	AT32_PIN_MUX('A', 13, MUX_0)

/* OTG1_D+ */
#define OTG1_D+_PA12 \
	AT32_PIN_MUX('A', 12, MUX_10)

/* OTG1_D- */
#define OTG1_D-_PA11 \
	AT32_PIN_MUX('A', 11, MUX_10)

/* OTG1_ID */
#define OTG1_ID_PA10 \
	AT32_PIN_MUX('A', 10, MUX_10)

/* OTG1_OE */
#define OTG1_OE_PA13 \
	AT32_PIN_MUX('A', 13, MUX_10)

/* OTG1_SOF */
#define OTG1_SOF_PA8 \
	AT32_PIN_MUX('A', 8, MUX_10)

/* OTG1_VBUS */
#define OTG1_VBUS_PA9 \
	AT32_PIN_MUX('A', 9, MUX_10)

/* OTG2_D+ */
#define OTG2_D+_PB15 \
	AT32_PIN_MUX('B', 15, MUX_12)

/* OTG2_D- */
#define OTG2_D-_PB14 \
	AT32_PIN_MUX('B', 14, MUX_12)

/* OTG2_ID */
#define OTG2_ID_PB12 \
	AT32_PIN_MUX('B', 12, MUX_12)

/* OTG2_SOF */
#define OTG2_SOF_PA4 \
	AT32_PIN_MUX('A', 4, MUX_12)

/* OTG2_VBUS */
#define OTG2_VBUS_PB13 \
	AT32_PIN_MUX('B', 13, MUX_12)

/* QSPI1_CS */
#define QSPI1_CS_PB10 \
	AT32_PIN_MUX('B', 10, MUX_9)
#define QSPI1_CS_PB6 \
	AT32_PIN_MUX('B', 6, MUX_10)
#define QSPI1_CS_PB9 \
	AT32_PIN_MUX('B', 9, MUX_10)

/* QSPI1_IO0 */
#define QSPI1_IO0_PA6 \
	AT32_PIN_MUX('A', 6, MUX_10)
#define QSPI1_IO0_PB0 \
	AT32_PIN_MUX('B', 0, MUX_10)
#define QSPI1_IO0_PB11 \
	AT32_PIN_MUX('B', 11, MUX_10)
#define QSPI1_IO0_PH2 \
	AT32_PIN_MUX('H', 2, MUX_10)

/* QSPI1_IO1 */
#define QSPI1_IO1_PA7 \
	AT32_PIN_MUX('A', 7, MUX_10)
#define QSPI1_IO1_PB10 \
	AT32_PIN_MUX('B', 10, MUX_10)
#define QSPI1_IO1_PH3 \
	AT32_PIN_MUX('H', 3, MUX_10)

/* QSPI1_IO2 */
#define QSPI1_IO2_PA15 \
	AT32_PIN_MUX('A', 15, MUX_10)

/* QSPI1_IO3 */
#define QSPI1_IO3_PA1 \
	AT32_PIN_MUX('A', 1, MUX_9)
#define QSPI1_IO3_PB3 \
	AT32_PIN_MUX('B', 3, MUX_10)

/* QSPI1_SCK */
#define QSPI1_SCK_PB1 \
	AT32_PIN_MUX('B', 1, MUX_9)
#define QSPI1_SCK_PB2 \
	AT32_PIN_MUX('B', 2, MUX_9)

/* QSPI2_CS */
#define QSPI2_CS_PB8 \
	AT32_PIN_MUX('B', 8, MUX_10)

/* QSPI2_IO0 */
#define QSPI2_IO0_PB0 \
	AT32_PIN_MUX('B', 0, MUX_9)

/* QSPI2_IO1 */
#define QSPI2_IO1_PA15 \
	AT32_PIN_MUX('A', 15, MUX_9)
#define QSPI2_IO1_PB7 \
	AT32_PIN_MUX('B', 7, MUX_9)

/* QSPI2_IO2 */
#define QSPI2_IO2_PA5 \
	AT32_PIN_MUX('A', 5, MUX_9)

/* QSPI2_IO3 */
#define QSPI2_IO3_PA3 \
	AT32_PIN_MUX('A', 3, MUX_9)

/* QSPI2_SCK */
#define QSPI2_SCK_PB1 \
	AT32_PIN_MUX('B', 1, MUX_10)

/* SDIO1_CK */
#define SDIO1_CK_PB15 \
	AT32_PIN_MUX('B', 15, MUX_13)
#define SDIO1_CK_PB2 \
	AT32_PIN_MUX('B', 2, MUX_12)

/* SDIO1_CMD */
#define SDIO1_CMD_PA6 \
	AT32_PIN_MUX('A', 6, MUX_12)

/* SDIO1_D0 */
#define SDIO1_D0_PB4 \
	AT32_PIN_MUX('B', 4, MUX_12)
#define SDIO1_D0_PB6 \
	AT32_PIN_MUX('B', 6, MUX_14)
#define SDIO1_D0_PB7 \
	AT32_PIN_MUX('B', 7, MUX_14)

/* SDIO1_D1 */
#define SDIO1_D1_PA8 \
	AT32_PIN_MUX('A', 8, MUX_12)
#define SDIO1_D1_PB0 \
	AT32_PIN_MUX('B', 0, MUX_12)

/* SDIO1_D2 */
#define SDIO1_D2_PA9 \
	AT32_PIN_MUX('A', 9, MUX_12)
#define SDIO1_D2_PB1 \
	AT32_PIN_MUX('B', 1, MUX_12)

/* SDIO1_D3 */
#define SDIO1_D3_PB5 \
	AT32_PIN_MUX('B', 5, MUX_14)

/* SDIO1_D4 */
#define SDIO1_D4_PB8 \
	AT32_PIN_MUX('B', 8, MUX_12)

/* SDIO1_D5 */
#define SDIO1_D5_PB9 \
	AT32_PIN_MUX('B', 9, MUX_12)

/* SDIO1_D6 */
#define SDIO1_D6_PB14 \
	AT32_PIN_MUX('B', 14, MUX_13)

/* SDIO1_D7 */
#define SDIO1_D7_PB10 \
	AT32_PIN_MUX('B', 10, MUX_12)

/* SDIO2_CK */
#define SDIO2_CK_PA2 \
	AT32_PIN_MUX('A', 2, MUX_10)

/* SDIO2_CMD */
#define SDIO2_CMD_PA3 \
	AT32_PIN_MUX('A', 3, MUX_10)

/* SDIO2_D0 */
#define SDIO2_D0_PA4 \
	AT32_PIN_MUX('A', 4, MUX_11)

/* SDIO2_D1 */
#define SDIO2_D1_PA5 \
	AT32_PIN_MUX('A', 5, MUX_11)

/* SDIO2_D2 */
#define SDIO2_D2_PA6 \
	AT32_PIN_MUX('A', 6, MUX_11)

/* SDIO2_D3 */
#define SDIO2_D3_PA7 \
	AT32_PIN_MUX('A', 7, MUX_13)

/* SDIO2_D4 */
#define SDIO2_D4_PA4 \
	AT32_PIN_MUX('A', 4, MUX_10)

/* SDIO2_D5 */
#define SDIO2_D5_PA5 \
	AT32_PIN_MUX('A', 5, MUX_10)

/* SDIO2_D6 */
#define SDIO2_D6_PA6 \
	AT32_PIN_MUX('A', 6, MUX_14)

/* SDIO2_D7 */
#define SDIO2_D7_PA7 \
	AT32_PIN_MUX('A', 7, MUX_14)

/* SPI1_CS */
#define SPI1_CS_PA15 \
	AT32_PIN_MUX('A', 15, MUX_5)
#define SPI1_CS_PA4 \
	AT32_PIN_MUX('A', 4, MUX_5)

/* SPI1_MISO */
#define SPI1_MISO_PA6 \
	AT32_PIN_MUX('A', 6, MUX_5)
#define SPI1_MISO_PB4 \
	AT32_PIN_MUX('B', 4, MUX_5)

/* SPI1_MOSI */
#define SPI1_MOSI_PA7 \
	AT32_PIN_MUX('A', 7, MUX_5)
#define SPI1_MOSI_PB5 \
	AT32_PIN_MUX('B', 5, MUX_5)

/* SPI1_SCK */
#define SPI1_SCK_PA5 \
	AT32_PIN_MUX('A', 5, MUX_5)
#define SPI1_SCK_PB3 \
	AT32_PIN_MUX('B', 3, MUX_5)

/* SPI2_CS */
#define SPI2_CS_PA11 \
	AT32_PIN_MUX('A', 11, MUX_5)
#define SPI2_CS_PB12 \
	AT32_PIN_MUX('B', 12, MUX_5)
#define SPI2_CS_PB9 \
	AT32_PIN_MUX('B', 9, MUX_5)

/* SPI2_MISO */
#define SPI2_MISO_PA12 \
	AT32_PIN_MUX('A', 12, MUX_5)
#define SPI2_MISO_PB14 \
	AT32_PIN_MUX('B', 14, MUX_5)

/* SPI2_MOSI */
#define SPI2_MOSI_PA10 \
	AT32_PIN_MUX('A', 10, MUX_5)
#define SPI2_MOSI_PB15 \
	AT32_PIN_MUX('B', 15, MUX_5)

/* SPI2_SCK */
#define SPI2_SCK_PA9 \
	AT32_PIN_MUX('A', 9, MUX_5)
#define SPI2_SCK_PB1 \
	AT32_PIN_MUX('B', 1, MUX_6)
#define SPI2_SCK_PB10 \
	AT32_PIN_MUX('B', 10, MUX_5)
#define SPI2_SCK_PB13 \
	AT32_PIN_MUX('B', 13, MUX_5)

/* SPI3_CS */
#define SPI3_CS_PA15 \
	AT32_PIN_MUX('A', 15, MUX_6)
#define SPI3_CS_PA4 \
	AT32_PIN_MUX('A', 4, MUX_6)

/* SPI3_MISO */
#define SPI3_MISO_PA13 \
	AT32_PIN_MUX('A', 13, MUX_6)
#define SPI3_MISO_PB4 \
	AT32_PIN_MUX('B', 4, MUX_6)

/* SPI3_MOSI */
#define SPI3_MOSI_PA14 \
	AT32_PIN_MUX('A', 14, MUX_6)
#define SPI3_MOSI_PB0 \
	AT32_PIN_MUX('B', 0, MUX_7)
#define SPI3_MOSI_PB2 \
	AT32_PIN_MUX('B', 2, MUX_7)
#define SPI3_MOSI_PB5 \
	AT32_PIN_MUX('B', 5, MUX_6)

/* SPI3_SCK */
#define SPI3_SCK_PB12 \
	AT32_PIN_MUX('B', 12, MUX_7)
#define SPI3_SCK_PB3 \
	AT32_PIN_MUX('B', 3, MUX_6)

/* SPI4_CS */
#define SPI4_CS_PB12 \
	AT32_PIN_MUX('B', 12, MUX_6)
#define SPI4_CS_PB6 \
	AT32_PIN_MUX('B', 6, MUX_6)

/* SPI4_MISO */
#define SPI4_MISO_PA11 \
	AT32_PIN_MUX('A', 11, MUX_6)
#define SPI4_MISO_PB8 \
	AT32_PIN_MUX('B', 8, MUX_6)

/* SPI4_MOSI */
#define SPI4_MOSI_PA1 \
	AT32_PIN_MUX('A', 1, MUX_5)
#define SPI4_MOSI_PB9 \
	AT32_PIN_MUX('B', 9, MUX_6)

/* SPI4_SCK */
#define SPI4_SCK_PB13 \
	AT32_PIN_MUX('B', 13, MUX_6)
#define SPI4_SCK_PB7 \
	AT32_PIN_MUX('B', 7, MUX_6)

/* SWCLK */
#define SWCLK_PA14 \
	AT32_PIN_MUX('A', 14, MUX_0)

/* SWDIO */
#define SWDIO_PA13 \
	AT32_PIN_MUX('A', 13, MUX_0)

/* SWO */
#define SWO_PB3 \
	AT32_PIN_MUX('B', 3, MUX_0)

/* TMR10_CH1 */
#define TMR10_CH1_PB8 \
	AT32_PIN_MUX('B', 8, MUX_3)

/* TMR11_CH1 */
#define TMR11_CH1_PB9 \
	AT32_PIN_MUX('B', 9, MUX_3)

/* TMR12_CH1 */
#define TMR12_CH1_PB14 \
	AT32_PIN_MUX('B', 14, MUX_9)

/* TMR12_CH2 */
#define TMR12_CH2_PB15 \
	AT32_PIN_MUX('B', 15, MUX_9)

/* TMR13_CH1 */
#define TMR13_CH1_PA6 \
	AT32_PIN_MUX('A', 6, MUX_9)

/* TMR14_CH1 */
#define TMR14_CH1_PA7 \
	AT32_PIN_MUX('A', 7, MUX_9)

/* TMR1_BRK */
#define TMR1_BRK_PA6 \
	AT32_PIN_MUX('A', 6, MUX_1)
#define TMR1_BRK_PB12 \
	AT32_PIN_MUX('B', 12, MUX_1)

/* TMR1_CH1 */
#define TMR1_CH1_PA8 \
	AT32_PIN_MUX('A', 8, MUX_1)

/* TMR1_CH1C */
#define TMR1_CH1C_PA7 \
	AT32_PIN_MUX('A', 7, MUX_1)
#define TMR1_CH1C_PB13 \
	AT32_PIN_MUX('B', 13, MUX_1)

/* TMR1_CH2 */
#define TMR1_CH2_PA9 \
	AT32_PIN_MUX('A', 9, MUX_1)

/* TMR1_CH2C */
#define TMR1_CH2C_PB0 \
	AT32_PIN_MUX('B', 0, MUX_1)
#define TMR1_CH2C_PB14 \
	AT32_PIN_MUX('B', 14, MUX_1)

/* TMR1_CH3 */
#define TMR1_CH3_PA10 \
	AT32_PIN_MUX('A', 10, MUX_1)

/* TMR1_CH3C */
#define TMR1_CH3C_PB1 \
	AT32_PIN_MUX('B', 1, MUX_1)
#define TMR1_CH3C_PB15 \
	AT32_PIN_MUX('B', 15, MUX_1)

/* TMR1_CH4 */
#define TMR1_CH4_PA11 \
	AT32_PIN_MUX('A', 11, MUX_1)

/* TMR1_EXT */
#define TMR1_EXT_PA12 \
	AT32_PIN_MUX('A', 12, MUX_1)

/* TMR20_CH1 */
#define TMR20_CH1_PB2 \
	AT32_PIN_MUX('B', 2, MUX_2)

/* TMR2_CH1 */
#define TMR2_CH1_PA0 \
	AT32_PIN_MUX('A', 0, MUX_1)
#define TMR2_CH1_PA15 \
	AT32_PIN_MUX('A', 15, MUX_1)
#define TMR2_CH1_PA5 \
	AT32_PIN_MUX('A', 5, MUX_1)
#define TMR2_CH1_PB8 \
	AT32_PIN_MUX('B', 8, MUX_1)

/* TMR2_CH2 */
#define TMR2_CH2_PA1 \
	AT32_PIN_MUX('A', 1, MUX_1)
#define TMR2_CH2_PB3 \
	AT32_PIN_MUX('B', 3, MUX_1)
#define TMR2_CH2_PB9 \
	AT32_PIN_MUX('B', 9, MUX_1)

/* TMR2_CH3 */
#define TMR2_CH3_PA2 \
	AT32_PIN_MUX('A', 2, MUX_1)
#define TMR2_CH3_PB10 \
	AT32_PIN_MUX('B', 10, MUX_1)

/* TMR2_CH4 */
#define TMR2_CH4_PA3 \
	AT32_PIN_MUX('A', 3, MUX_1)
#define TMR2_CH4_PB11 \
	AT32_PIN_MUX('B', 11, MUX_1)
#define TMR2_CH4_PB2 \
	AT32_PIN_MUX('B', 2, MUX_1)

/* TMR2_EXT */
#define TMR2_EXT_PA0 \
	AT32_PIN_MUX('A', 0, MUX_1)
#define TMR2_EXT_PA15 \
	AT32_PIN_MUX('A', 15, MUX_1)
#define TMR2_EXT_PA5 \
	AT32_PIN_MUX('A', 5, MUX_1)
#define TMR2_EXT_PB8 \
	AT32_PIN_MUX('B', 8, MUX_1)

/* TMR3_CH1 */
#define TMR3_CH1_PA6 \
	AT32_PIN_MUX('A', 6, MUX_2)
#define TMR3_CH1_PB4 \
	AT32_PIN_MUX('B', 4, MUX_2)

/* TMR3_CH2 */
#define TMR3_CH2_PA7 \
	AT32_PIN_MUX('A', 7, MUX_2)
#define TMR3_CH2_PB5 \
	AT32_PIN_MUX('B', 5, MUX_2)

/* TMR3_CH3 */
#define TMR3_CH3_PB0 \
	AT32_PIN_MUX('B', 0, MUX_2)

/* TMR3_CH4 */
#define TMR3_CH4_PB1 \
	AT32_PIN_MUX('B', 1, MUX_2)

/* TMR4_CH1 */
#define TMR4_CH1_PB6 \
	AT32_PIN_MUX('B', 6, MUX_2)

/* TMR4_CH2 */
#define TMR4_CH2_PB7 \
	AT32_PIN_MUX('B', 7, MUX_2)

/* TMR4_CH3 */
#define TMR4_CH3_PB8 \
	AT32_PIN_MUX('B', 8, MUX_2)

/* TMR4_CH4 */
#define TMR4_CH4_PB9 \
	AT32_PIN_MUX('B', 9, MUX_2)

/* TMR5_CH1 */
#define TMR5_CH1_PA0 \
	AT32_PIN_MUX('A', 0, MUX_2)
#define TMR5_CH1_PB12 \
	AT32_PIN_MUX('B', 12, MUX_2)
#define TMR5_CH1_PH2 \
	AT32_PIN_MUX('H', 2, MUX_2)

/* TMR5_CH2 */
#define TMR5_CH2_PA1 \
	AT32_PIN_MUX('A', 1, MUX_2)
#define TMR5_CH2_PH3 \
	AT32_PIN_MUX('H', 3, MUX_2)

/* TMR5_CH3 */
#define TMR5_CH3_PA2 \
	AT32_PIN_MUX('A', 2, MUX_2)

/* TMR5_CH4 */
#define TMR5_CH4_PA3 \
	AT32_PIN_MUX('A', 3, MUX_2)
#define TMR5_CH4_PB11 \
	AT32_PIN_MUX('B', 11, MUX_2)

/* TMR8_BRK */
#define TMR8_BRK_PA6 \
	AT32_PIN_MUX('A', 6, MUX_3)
#define TMR8_BRK_PB7 \
	AT32_PIN_MUX('B', 7, MUX_3)

/* TMR8_CH1C */
#define TMR8_CH1C_PA5 \
	AT32_PIN_MUX('A', 5, MUX_3)
#define TMR8_CH1C_PA7 \
	AT32_PIN_MUX('A', 7, MUX_3)

/* TMR8_CH2C */
#define TMR8_CH2C_PB0 \
	AT32_PIN_MUX('B', 0, MUX_3)
#define TMR8_CH2C_PB14 \
	AT32_PIN_MUX('B', 14, MUX_3)

/* TMR8_CH3C */
#define TMR8_CH3C_PB1 \
	AT32_PIN_MUX('B', 1, MUX_3)
#define TMR8_CH3C_PB15 \
	AT32_PIN_MUX('B', 15, MUX_3)

/* TMR8_EXT */
#define TMR8_EXT_PA0 \
	AT32_PIN_MUX('A', 0, MUX_3)

/* TMR9_CH1 */
#define TMR9_CH1_PA2 \
	AT32_PIN_MUX('A', 2, MUX_3)

/* TMR9_CH2 */
#define TMR9_CH2_PA3 \
	AT32_PIN_MUX('A', 3, MUX_3)

/* UART4_RX */
#define UART4_RX_PA1 \
	AT32_PIN_MUX('A', 1, MUX_8)
#define UART4_RX_PH2 \
	AT32_PIN_MUX('H', 2, MUX_8)

/* UART4_TX */
#define UART4_TX_PA0 \
	AT32_PIN_MUX('A', 0, MUX_8)
#define UART4_TX_PH3 \
	AT32_PIN_MUX('H', 3, MUX_8)

/* UART5_RX */
#define UART5_RX_PB5 \
	AT32_PIN_MUX('B', 5, MUX_8)
#define UART5_RX_PB8 \
	AT32_PIN_MUX('B', 8, MUX_8)

/* UART5_TX */
#define UART5_TX_PB6 \
	AT32_PIN_MUX('B', 6, MUX_8)
#define UART5_TX_PB9 \
	AT32_PIN_MUX('B', 9, MUX_8)

/* UART7_RX */
#define UART7_RX_PB3 \
	AT32_PIN_MUX('B', 3, MUX_8)

/* UART7_TX */
#define UART7_TX_PB4 \
	AT32_PIN_MUX('B', 4, MUX_8)

/* USART1_CK */
#define USART1_CK_PA8 \
	AT32_PIN_MUX('A', 8, MUX_7)
#define USART1_CK_PB5 \
	AT32_PIN_MUX('B', 5, MUX_7)

/* USART1_CTS */
#define USART1_CTS_PA11 \
	AT32_PIN_MUX('A', 11, MUX_7)

/* USART1_RTS_DE */
#define USART1_RTS_DE_PA12 \
	AT32_PIN_MUX('A', 12, MUX_7)

/* USART1_RX */
#define USART1_RX_PA10 \
	AT32_PIN_MUX('A', 10, MUX_7)
#define USART1_RX_PB3 \
	AT32_PIN_MUX('B', 3, MUX_7)
#define USART1_RX_PB7 \
	AT32_PIN_MUX('B', 7, MUX_7)

/* USART1_TX */
#define USART1_TX_PA15 \
	AT32_PIN_MUX('A', 15, MUX_7)
#define USART1_TX_PA9 \
	AT32_PIN_MUX('A', 9, MUX_7)
#define USART1_TX_PB6 \
	AT32_PIN_MUX('B', 6, MUX_7)

/* USART2_CK */
#define USART2_CK_PA4 \
	AT32_PIN_MUX('A', 4, MUX_7)

/* USART2_CTS */
#define USART2_CTS_PA0 \
	AT32_PIN_MUX('A', 0, MUX_7)

/* USART2_RTS_DE */
#define USART2_RTS_DE_PA1 \
	AT32_PIN_MUX('A', 1, MUX_7)

/* USART2_RX */
#define USART2_RX_PA15 \
	AT32_PIN_MUX('A', 15, MUX_8)
#define USART2_RX_PA3 \
	AT32_PIN_MUX('A', 3, MUX_7)
#define USART2_RX_PB0 \
	AT32_PIN_MUX('B', 0, MUX_6)

/* USART2_TX */
#define USART2_TX_PA14 \
	AT32_PIN_MUX('A', 14, MUX_8)
#define USART2_TX_PA2 \
	AT32_PIN_MUX('A', 2, MUX_7)
#define USART2_TX_PA8 \
	AT32_PIN_MUX('A', 8, MUX_8)

/* USART3_CK */
#define USART3_CK_PB0 \
	AT32_PIN_MUX('B', 0, MUX_8)
#define USART3_CK_PB12 \
	AT32_PIN_MUX('B', 12, MUX_8)

/* USART3_CTS */
#define USART3_CTS_PA6 \
	AT32_PIN_MUX('A', 6, MUX_7)
#define USART3_CTS_PB13 \
	AT32_PIN_MUX('B', 13, MUX_8)

/* USART3_RTS_DE */
#define USART3_RTS_DE_PB1 \
	AT32_PIN_MUX('B', 1, MUX_8)
#define USART3_RTS_DE_PB14 \
	AT32_PIN_MUX('B', 14, MUX_7)

/* USART3_RX */
#define USART3_RX_PB11 \
	AT32_PIN_MUX('B', 11, MUX_7)

/* USART3_TX */
#define USART3_TX_PB10 \
	AT32_PIN_MUX('B', 10, MUX_7)

/* USART6_RX */
#define USART6_RX_PA12 \
	AT32_PIN_MUX('A', 12, MUX_8)
#define USART6_RX_PA5 \
	AT32_PIN_MUX('A', 5, MUX_8)

/* USART6_TX */
#define USART6_TX_PA11 \
	AT32_PIN_MUX('A', 11, MUX_8)
#define USART6_TX_PA4 \
	AT32_PIN_MUX('A', 4, MUX_8)

/* XMC_A4 */
#define XMC_A4_PA8 \
	AT32_PIN_MUX('A', 8, MUX_14)

/* XMC_D0 */
#define XMC_D0_PB14 \
	AT32_PIN_MUX('B', 14, MUX_14)

/* XMC_D13 */
#define XMC_D13_PB12 \
	AT32_PIN_MUX('B', 12, MUX_14)

/* XMC_D4 */
#define XMC_D4_PA2 \
	AT32_PIN_MUX('A', 2, MUX_14)

/* XMC_D5 */
#define XMC_D5_PA3 \
	AT32_PIN_MUX('A', 3, MUX_14)

/* XMC_D6 */
#define XMC_D6_PA4 \
	AT32_PIN_MUX('A', 4, MUX_14)

/* XMC_D7 */
#define XMC_D7_PA5 \
	AT32_PIN_MUX('A', 5, MUX_14)

/* XMC_NADV */
#define XMC_NADV_PB7 \
	AT32_PIN_MUX('B', 7, MUX_12)

/* XMC_NCE3 */
#define XMC_NCE3_PA15 \
	AT32_PIN_MUX('A', 15, MUX_12)

/* XMC_NE2 */
#define XMC_NE2_PA15 \
	AT32_PIN_MUX('A', 15, MUX_12)

/* XMC_NOE */
#define XMC_NOE_PB10 \
	AT32_PIN_MUX('B', 10, MUX_14)

/* XMC_SDCKE1 */
#define XMC_SDCKE1_PB5 \
	AT32_PIN_MUX('B', 5, MUX_12)

/* XMC_SDCS1 */
#define XMC_SDCS1_PB6 \
	AT32_PIN_MUX('B', 6, MUX_12)

/* XMC_SDNWE */
#define XMC_SDNWE_PA7 \
	AT32_PIN_MUX('A', 7, MUX_12)
