{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765310317624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765310317625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  9 16:58:37 2025 " "Processing started: Tue Dec  9 16:58:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765310317625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765310317625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microcore-4bits -c microcore-4bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off microcore-4bits -c microcore-4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765310317625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765310317936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765310317936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_4bit_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_4bit_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_4bit_sync " "Found entity 1: ula_4bit_sync" {  } { { "ula_4bit_sync.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/ula_4bit_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765310325250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765310325250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765310325251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765310325251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_8x256.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_8x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_8x256 " "Found entity 1: rom_8x256" {  } { { "rom_8x256.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/rom_8x256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765310325252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765310325252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765310325253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765310325253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765310325254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765310325254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_4bit " "Found entity 1: mux2x1_4bit" {  } { { "mux2x1_4bit.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/mux2x1_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765310325255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765310325255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_2bit " "Found entity 1: mux2x1_2bit" {  } { { "mux2x1_2bit.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/mux2x1_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765310325256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765310325256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/instruction_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765310325258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765310325258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x2_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x2_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x2_4bit " "Found entity 1: demux1x2_4bit" {  } { { "demux1x2_4bit.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/demux1x2_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765310325259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765310325259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765310325260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765310325260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_display " "Found entity 1: bcd_display" {  } { { "bcd_display.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/bcd_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765310325261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765310325261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765310325293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "top_module.v" "pc" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/top_module.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765310325308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 program_counter.v(14) " "Verilog HDL assignment warning at program_counter.v(14): truncated value with size 32 to match size of target (8)" {  } { { "program_counter.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/program_counter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765310325311 "|top_module|program_counter:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_8x256 rom_8x256:rom " "Elaborating entity \"rom_8x256\" for hierarchy \"rom_8x256:rom\"" {  } { { "top_module.v" "rom" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/top_module.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765310325313 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 255 rom_8x256.v(13) " "Verilog HDL warning at rom_8x256.v(13): number of words (8) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "rom_8x256.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/rom_8x256.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1765310325314 "|top_module|rom_8x256:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 rom_8x256.v(6) " "Net \"rom.data_a\" at rom_8x256.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "rom_8x256.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/rom_8x256.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765310325314 "|top_module|rom_8x256:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 rom_8x256.v(6) " "Net \"rom.waddr_a\" at rom_8x256.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "rom_8x256.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/rom_8x256.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765310325314 "|top_module|rom_8x256:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 rom_8x256.v(6) " "Net \"rom.we_a\" at rom_8x256.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "rom_8x256.v" "" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/rom_8x256.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765310325314 "|top_module|rom_8x256:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:ins_reg " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:ins_reg\"" {  } { { "top_module.v" "ins_reg" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/top_module.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765310325315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_2bit mux2x1_2bit:mux2bit " "Elaborating entity \"mux2x1_2bit\" for hierarchy \"mux2x1_2bit:mux2bit\"" {  } { { "top_module.v" "mux2bit" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/top_module.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765310325316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x2_4bit demux1x2_4bit:demux " "Elaborating entity \"demux1x2_4bit\" for hierarchy \"demux1x2_4bit:demux\"" {  } { { "top_module.v" "demux" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/top_module.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765310325318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_4bit mux2x1_4bit:mux4bit " "Elaborating entity \"mux2x1_4bit\" for hierarchy \"mux2x1_4bit:mux4bit\"" {  } { { "top_module.v" "mux4bit" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/top_module.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765310325321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register " "Elaborating entity \"register_file\" for hierarchy \"register_file:register\"" {  } { { "top_module.v" "register" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/top_module.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765310325323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_4bit_sync ula_4bit_sync:ula " "Elaborating entity \"ula_4bit_sync\" for hierarchy \"ula_4bit_sync:ula\"" {  } { { "top_module.v" "ula" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/top_module.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765310325325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:state_machine " "Elaborating entity \"fsm\" for hierarchy \"fsm:state_machine\"" {  } { { "top_module.v" "state_machine" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/top_module.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765310325326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_display bcd_display:data_hi " "Elaborating entity \"bcd_display\" for hierarchy \"bcd_display:data_hi\"" {  } { { "top_module.v" "data_hi" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/top_module.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765310325328 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Alex Duque/Documents/Trabalho final Digital II/db/microcore-4bits.ram0_rom_8x256_926f1a30.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Alex Duque/Documents/Trabalho final Digital II/db/microcore-4bits.ram0_rom_8x256_926f1a30.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1765310325560 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "rom_8x256:rom\|rom " "RAM logic \"rom_8x256:rom\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "rom_8x256.v" "rom" { Text "C:/Users/Alex Duque/Documents/Trabalho final Digital II/rom_8x256.v" 6 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1765310325575 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765310325575 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Alex Duque/Documents/Trabalho final Digital II/db/microcore-4bits.ram0_rom_8x256_926f1a30.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Alex Duque/Documents/Trabalho final Digital II/db/microcore-4bits.ram0_rom_8x256_926f1a30.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1765310325575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765310325987 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765310326377 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765310326615 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765310326615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765310326685 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765310326685 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765310326685 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765310326685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765310326721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  9 16:58:46 2025 " "Processing ended: Tue Dec  9 16:58:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765310326721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765310326721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765310326721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765310326721 ""}
