{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 16:54:06 2024 " "Info: Processing started: Wed Oct 23 16:54:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mux8to1_AmarnathPatel -c Mux8to1_AmarnathPatel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mux8to1_AmarnathPatel -c Mux8to1_AmarnathPatel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in3 output 9.890 ns Longest " "Info: Longest tpd from source pin \"in3\" to destination pin \"output\" is 9.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns in3 1 PIN PIN_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 1; PIN Node = 'in3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in3 } "NODE_NAME" } } { "Mux8to1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/lab1/Mux8to1_AmarnathPatel/Mux8to1_AmarnathPatelVHDL.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.577 ns) + CELL(0.378 ns) 5.792 ns Mux4to1_AmarnathPatelVHDL:MUX4_1\|Mux2to1_AmarnathPatelVHDL:MUX3\|mux~0 2 COMB LCCOMB_X31_Y1_N16 1 " "Info: 2: + IC(4.577 ns) + CELL(0.378 ns) = 5.792 ns; Loc. = LCCOMB_X31_Y1_N16; Fanout = 1; COMB Node = 'Mux4to1_AmarnathPatelVHDL:MUX4_1\|Mux2to1_AmarnathPatelVHDL:MUX3\|mux~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.955 ns" { in3 Mux4to1_AmarnathPatelVHDL:MUX4_1|Mux2to1_AmarnathPatelVHDL:MUX3|mux~0 } "NODE_NAME" } } { "Mux2to1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/lab1/Mux8to1_AmarnathPatel/Mux2to1_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.378 ns) 6.437 ns Mux4to1_AmarnathPatelVHDL:MUX4_1\|Mux2to1_AmarnathPatelVHDL:MUX3\|mux~4 3 COMB LCCOMB_X31_Y1_N4 1 " "Info: 3: + IC(0.267 ns) + CELL(0.378 ns) = 6.437 ns; Loc. = LCCOMB_X31_Y1_N4; Fanout = 1; COMB Node = 'Mux4to1_AmarnathPatelVHDL:MUX4_1\|Mux2to1_AmarnathPatelVHDL:MUX3\|mux~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { Mux4to1_AmarnathPatelVHDL:MUX4_1|Mux2to1_AmarnathPatelVHDL:MUX3|mux~0 Mux4to1_AmarnathPatelVHDL:MUX4_1|Mux2to1_AmarnathPatelVHDL:MUX3|mux~4 } "NODE_NAME" } } { "Mux2to1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/lab1/Mux8to1_AmarnathPatel/Mux2to1_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(2.154 ns) 9.890 ns output 4 PIN PIN_T2 0 " "Info: 4: + IC(1.299 ns) + CELL(2.154 ns) = 9.890 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'output'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.453 ns" { Mux4to1_AmarnathPatelVHDL:MUX4_1|Mux2to1_AmarnathPatelVHDL:MUX3|mux~4 output } "NODE_NAME" } } { "Mux8to1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/lab1/Mux8to1_AmarnathPatel/Mux8to1_AmarnathPatelVHDL.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.747 ns ( 37.89 % ) " "Info: Total cell delay = 3.747 ns ( 37.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.143 ns ( 62.11 % ) " "Info: Total interconnect delay = 6.143 ns ( 62.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.890 ns" { in3 Mux4to1_AmarnathPatelVHDL:MUX4_1|Mux2to1_AmarnathPatelVHDL:MUX3|mux~0 Mux4to1_AmarnathPatelVHDL:MUX4_1|Mux2to1_AmarnathPatelVHDL:MUX3|mux~4 output } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.890 ns" { in3 {} in3~combout {} Mux4to1_AmarnathPatelVHDL:MUX4_1|Mux2to1_AmarnathPatelVHDL:MUX3|mux~0 {} Mux4to1_AmarnathPatelVHDL:MUX4_1|Mux2to1_AmarnathPatelVHDL:MUX3|mux~4 {} output {} } { 0.000ns 0.000ns 4.577ns 0.267ns 1.299ns } { 0.000ns 0.837ns 0.378ns 0.378ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 16:54:06 2024 " "Info: Processing ended: Wed Oct 23 16:54:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
