Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Oct 15 02:44:51 2023
| Host         : DESKTOP-S28V71U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file key_control_led_timing_summary_routed.rpt -pb key_control_led_timing_summary_routed.pb -rpx key_control_led_timing_summary_routed.rpx -warn_on_violation
| Design       : key_control_led
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.753        0.000                      0                   28        0.279        0.000                      0                   28        9.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.753        0.000                      0                   28        0.279        0.000                      0                   28        9.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.753ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.883ns (43.956%)  route 2.401ns (56.044%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.661     6.227    cnt_reg[7]
    SLICE_X113Y105       LUT4 (Prop_lut4_I0_O)        0.105     6.332 f  led_flag_i_3/O
                         net (fo=2, routed)           0.746     7.078    led_flag_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.183 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.851     8.034    cnt[0]_i_8_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     8.282    cnt[0]_i_2_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.739 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[0]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[4]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[8]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.039    cnt_reg[12]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.139 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.139    cnt_reg[16]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.239 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    cnt_reg[20]_i_1_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.417 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.417    cnt_reg[24]_i_1_n_7
    SLICE_X112Y109       FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.569    24.710    sys_clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.394    25.104    
                         clock uncertainty           -0.035    25.069    
    SLICE_X112Y109       FDCE (Setup_fdce_C_D)        0.101    25.170    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                 15.753    

Slack (MET) :             15.769ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.867ns (43.746%)  route 2.401ns (56.254%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.661     6.227    cnt_reg[7]
    SLICE_X113Y105       LUT4 (Prop_lut4_I0_O)        0.105     6.332 f  led_flag_i_3/O
                         net (fo=2, routed)           0.746     7.078    led_flag_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.183 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.851     8.034    cnt[0]_i_8_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     8.282    cnt[0]_i_2_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.739 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[0]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[4]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[8]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.039    cnt_reg[12]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.139 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.139    cnt_reg[16]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.401 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.401    cnt_reg[20]_i_1_n_4
    SLICE_X112Y108       FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.569    24.710    sys_clk_IBUF_BUFG
    SLICE_X112Y108       FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.394    25.104    
                         clock uncertainty           -0.035    25.069    
    SLICE_X112Y108       FDCE (Setup_fdce_C_D)        0.101    25.170    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                 15.769    

Slack (MET) :             15.774ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.862ns (43.680%)  route 2.401ns (56.320%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.661     6.227    cnt_reg[7]
    SLICE_X113Y105       LUT4 (Prop_lut4_I0_O)        0.105     6.332 f  led_flag_i_3/O
                         net (fo=2, routed)           0.746     7.078    led_flag_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.183 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.851     8.034    cnt[0]_i_8_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     8.282    cnt[0]_i_2_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.739 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[0]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[4]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[8]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.039    cnt_reg[12]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.139 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.139    cnt_reg[16]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.396 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.396    cnt_reg[20]_i_1_n_6
    SLICE_X112Y108       FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.569    24.710    sys_clk_IBUF_BUFG
    SLICE_X112Y108       FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.394    25.104    
                         clock uncertainty           -0.035    25.069    
    SLICE_X112Y108       FDCE (Setup_fdce_C_D)        0.101    25.170    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                 15.774    

Slack (MET) :             15.832ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.804ns (42.903%)  route 2.401ns (57.097%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.661     6.227    cnt_reg[7]
    SLICE_X113Y105       LUT4 (Prop_lut4_I0_O)        0.105     6.332 f  led_flag_i_3/O
                         net (fo=2, routed)           0.746     7.078    led_flag_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.183 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.851     8.034    cnt[0]_i_8_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     8.282    cnt[0]_i_2_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.739 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[0]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[4]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[8]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.039    cnt_reg[12]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.139 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.139    cnt_reg[16]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.338 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.338    cnt_reg[20]_i_1_n_5
    SLICE_X112Y108       FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.569    24.710    sys_clk_IBUF_BUFG
    SLICE_X112Y108       FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.394    25.104    
                         clock uncertainty           -0.035    25.069    
    SLICE_X112Y108       FDCE (Setup_fdce_C_D)        0.101    25.170    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                 15.832    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.783ns (42.616%)  route 2.401ns (57.384%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.661     6.227    cnt_reg[7]
    SLICE_X113Y105       LUT4 (Prop_lut4_I0_O)        0.105     6.332 f  led_flag_i_3/O
                         net (fo=2, routed)           0.746     7.078    led_flag_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.183 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.851     8.034    cnt[0]_i_8_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     8.282    cnt[0]_i_2_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.739 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[0]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[4]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[8]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.039    cnt_reg[12]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.139 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.139    cnt_reg[16]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.317 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.317    cnt_reg[20]_i_1_n_7
    SLICE_X112Y108       FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.569    24.710    sys_clk_IBUF_BUFG
    SLICE_X112Y108       FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.394    25.104    
                         clock uncertainty           -0.035    25.069    
    SLICE_X112Y108       FDCE (Setup_fdce_C_D)        0.101    25.170    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.870ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.767ns (42.396%)  route 2.401ns (57.604%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.661     6.227    cnt_reg[7]
    SLICE_X113Y105       LUT4 (Prop_lut4_I0_O)        0.105     6.332 f  led_flag_i_3/O
                         net (fo=2, routed)           0.746     7.078    led_flag_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.183 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.851     8.034    cnt[0]_i_8_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     8.282    cnt[0]_i_2_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.739 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[0]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[4]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[8]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.039    cnt_reg[12]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.301 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.301    cnt_reg[16]_i_1_n_4
    SLICE_X112Y107       FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.394    25.105    
                         clock uncertainty           -0.035    25.070    
    SLICE_X112Y107       FDCE (Setup_fdce_C_D)        0.101    25.171    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.171    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 15.870    

Slack (MET) :             15.875ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.762ns (42.327%)  route 2.401ns (57.673%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.661     6.227    cnt_reg[7]
    SLICE_X113Y105       LUT4 (Prop_lut4_I0_O)        0.105     6.332 f  led_flag_i_3/O
                         net (fo=2, routed)           0.746     7.078    led_flag_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.183 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.851     8.034    cnt[0]_i_8_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     8.282    cnt[0]_i_2_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.739 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[0]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[4]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[8]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.039    cnt_reg[12]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.296 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.296    cnt_reg[16]_i_1_n_6
    SLICE_X112Y107       FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.394    25.105    
                         clock uncertainty           -0.035    25.070    
    SLICE_X112Y107       FDCE (Setup_fdce_C_D)        0.101    25.171    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.171    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                 15.875    

Slack (MET) :             15.933ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.704ns (41.512%)  route 2.401ns (58.488%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.661     6.227    cnt_reg[7]
    SLICE_X113Y105       LUT4 (Prop_lut4_I0_O)        0.105     6.332 f  led_flag_i_3/O
                         net (fo=2, routed)           0.746     7.078    led_flag_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.183 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.851     8.034    cnt[0]_i_8_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     8.282    cnt[0]_i_2_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.739 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[0]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[4]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[8]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.039    cnt_reg[12]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.238 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.238    cnt_reg[16]_i_1_n_5
    SLICE_X112Y107       FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.394    25.105    
                         clock uncertainty           -0.035    25.070    
    SLICE_X112Y107       FDCE (Setup_fdce_C_D)        0.101    25.171    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.171    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                 15.933    

Slack (MET) :             15.954ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.683ns (41.211%)  route 2.401ns (58.789%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.661     6.227    cnt_reg[7]
    SLICE_X113Y105       LUT4 (Prop_lut4_I0_O)        0.105     6.332 f  led_flag_i_3/O
                         net (fo=2, routed)           0.746     7.078    led_flag_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.183 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.851     8.034    cnt[0]_i_8_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     8.282    cnt[0]_i_2_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.739 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[0]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[4]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[8]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.039    cnt_reg[12]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.217 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.217    cnt_reg[16]_i_1_n_7
    SLICE_X112Y107       FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.394    25.105    
                         clock uncertainty           -0.035    25.070    
    SLICE_X112Y107       FDCE (Setup_fdce_C_D)        0.101    25.171    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         25.171    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             15.970ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.667ns (40.980%)  route 2.401ns (59.020%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.433     5.566 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.661     6.227    cnt_reg[7]
    SLICE_X113Y105       LUT4 (Prop_lut4_I0_O)        0.105     6.332 f  led_flag_i_3/O
                         net (fo=2, routed)           0.746     7.078    led_flag_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.105     7.183 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.851     8.034    cnt[0]_i_8_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.143     8.282    cnt[0]_i_2_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     8.739 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[0]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[4]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[8]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.201 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.201    cnt_reg[12]_i_1_n_4
    SLICE_X112Y106       FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[15]/C
                         clock pessimism              0.394    25.105    
                         clock uncertainty           -0.035    25.070    
    SLICE_X112Y106       FDCE (Setup_fdce_C_D)        0.101    25.171    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         25.171    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 15.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.279ns (65.059%)  route 0.150ns (34.941%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.683    sys_clk_IBUF_BUFG
    SLICE_X112Y108       FDCE                                         r  cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDCE (Prop_fdce_C_Q)         0.164     1.847 f  cnt_reg[21]/Q
                         net (fo=5, routed)           0.150     1.997    cnt_reg[21]
    SLICE_X112Y109       LUT6 (Prop_lut6_I3_O)        0.045     2.042 r  cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     2.042    cnt[24]_i_2_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.112 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.112    cnt_reg[24]_i_1_n_7
    SLICE_X112Y109       FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  cnt_reg[24]/C
                         clock pessimism             -0.508     1.699    
    SLICE_X112Y109       FDCE (Hold_fdce_C_D)         0.134     1.833    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.273ns (65.017%)  route 0.147ns (34.984%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.683    sys_clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDCE (Prop_fdce_C_Q)         0.164     1.847 r  cnt_reg[19]/Q
                         net (fo=3, routed)           0.147     1.994    cnt_reg[19]
    SLICE_X112Y107       LUT6 (Prop_lut6_I0_O)        0.045     2.039 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.039    cnt[16]_i_2_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.103 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.103    cnt_reg[16]_i_1_n_4
    SLICE_X112Y107       FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.524     1.683    
    SLICE_X112Y107       FDCE (Hold_fdce_C_D)         0.134     1.817    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.273ns (65.016%)  route 0.147ns (34.984%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.164     1.848 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.147     1.995    cnt_reg[3]
    SLICE_X112Y103       LUT6 (Prop_lut6_I0_O)        0.045     2.040 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     2.040    cnt[0]_i_3_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.104 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.104    cnt_reg[0]_i_1_n_4
    SLICE_X112Y103       FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X112Y103       FDCE (Hold_fdce_C_D)         0.134     1.818    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.841%)  route 0.148ns (35.159%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X112Y105       FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164     1.848 r  cnt_reg[11]/Q
                         net (fo=3, routed)           0.148     1.996    cnt_reg[11]
    SLICE_X112Y105       LUT6 (Prop_lut6_I0_O)        0.045     2.041 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     2.041    cnt[8]_i_2_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.105 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.105    cnt_reg[8]_i_1_n_4
    SLICE_X112Y105       FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X112Y105       FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.134     1.818    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.841%)  route 0.148ns (35.159%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.164     1.848 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     1.996    cnt_reg[7]
    SLICE_X112Y104       LUT6 (Prop_lut6_I0_O)        0.045     2.041 r  cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.041    cnt[4]_i_2_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.105 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.105    cnt_reg[4]_i_1_n_4
    SLICE_X112Y104       FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X112Y104       FDCE (Hold_fdce_C_D)         0.134     1.818    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.273ns (63.438%)  route 0.157ns (36.562%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.164     1.848 r  cnt_reg[15]/Q
                         net (fo=3, routed)           0.157     2.006    cnt_reg[15]
    SLICE_X112Y106       LUT6 (Prop_lut6_I0_O)        0.045     2.051 r  cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     2.051    cnt[12]_i_2_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.115 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.115    cnt_reg[12]_i_1_n_4
    SLICE_X112Y106       FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X112Y106       FDCE (Hold_fdce_C_D)         0.134     1.818    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.279ns (61.740%)  route 0.173ns (38.260%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X112Y105       FDCE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164     1.848 r  cnt_reg[8]/Q
                         net (fo=2, routed)           0.173     2.021    cnt_reg[8]
    SLICE_X112Y105       LUT6 (Prop_lut6_I0_O)        0.045     2.066 r  cnt[8]_i_5/O
                         net (fo=1, routed)           0.000     2.066    cnt[8]_i_5_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.136 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.136    cnt_reg[8]_i_1_n_7
    SLICE_X112Y105       FDCE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X112Y105       FDCE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.134     1.818    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.585%)  route 0.174ns (38.415%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.683    sys_clk_IBUF_BUFG
    SLICE_X112Y108       FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDCE (Prop_fdce_C_Q)         0.164     1.847 r  cnt_reg[20]/Q
                         net (fo=3, routed)           0.174     2.021    cnt_reg[20]
    SLICE_X112Y108       LUT6 (Prop_lut6_I0_O)        0.045     2.066 r  cnt[20]_i_5/O
                         net (fo=1, routed)           0.000     2.066    cnt[20]_i_5_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.136 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.136    cnt_reg[20]_i_1_n_7
    SLICE_X112Y108       FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y108       FDCE                                         r  cnt_reg[20]/C
                         clock pessimism             -0.524     1.683    
    SLICE_X112Y108       FDCE (Hold_fdce_C_D)         0.134     1.817    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.585%)  route 0.174ns (38.415%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.164     1.848 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.174     2.022    cnt_reg[4]
    SLICE_X112Y104       LUT6 (Prop_lut6_I0_O)        0.045     2.067 r  cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     2.067    cnt[4]_i_5_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.137 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.137    cnt_reg[4]_i_1_n_7
    SLICE_X112Y104       FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X112Y104       FDCE (Hold_fdce_C_D)         0.134     1.818    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.273ns (60.047%)  route 0.182ns (39.953%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.683    sys_clk_IBUF_BUFG
    SLICE_X112Y108       FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDCE (Prop_fdce_C_Q)         0.164     1.847 r  cnt_reg[23]/Q
                         net (fo=27, routed)          0.182     2.029    cnt_reg[23]
    SLICE_X112Y108       LUT2 (Prop_lut2_I1_O)        0.045     2.074 r  cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     2.074    cnt[20]_i_2_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.138 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.138    cnt_reg[20]_i_1_n_4
    SLICE_X112Y108       FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y108       FDCE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.524     1.683    
    SLICE_X112Y108       FDCE (Hold_fdce_C_D)         0.134     1.817    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y103  cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y105  cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y105  cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y106  cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y106  cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y106  cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y106  cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y107  cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y107  cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y107  cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y107  cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y107  cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y107  cnt_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y108  cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y108  cnt_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y108  cnt_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y108  cnt_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y109  cnt_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y103  cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y103  cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y103  cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y105  cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y105  cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y105  cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y105  cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y106  cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y106  cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y106  cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y106  cnt_reg[13]/C



