<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64ISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AArch64ISelLowering.h</div></div>
</div><!--header-->
<div class="contents">
<a href="AArch64ISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//==-- AArch64ISelLowering.h - AArch64 DAG Lowering Interface ----*- C++ -*-==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file defines the interfaces that AArch64 uses to lower LLVM code into a</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// selection DAG.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64_8h.html">AArch64.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64SMEAttributes_8h.html">Utils/AArch64SMEAttributes.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="IR_2Instruction_8h.html">llvm/IR/Instruction.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html">   28</a></span><span class="keyword">namespace </span>AArch64ISD {</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// For predicated nodes where the result is a vector, the operation is</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// controlled by a governing predicate and the inactive lanes are explicitly</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// defined with a value, please stick the following naming convention:</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">//</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">//    _MERGE_OP&lt;n&gt;        The result value is a vector with inactive lanes equal</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">//                        to source operand OP&lt;n&gt;.</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">//</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">//    _MERGE_ZERO         The result value is a vector with inactive lanes</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">//                        actively zeroed.</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">//</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">//    _MERGE_PASSTHRU     The result value is a vector with inactive lanes equal</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">//                        to the last source operand which only purpose is being</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">//                        a passthru value.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">//</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">// For other cases where no explicit action is needed to set the inactive lanes,</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">// or when the result is not a vector and it is needed or helpful to</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">// distinguish a node from similar unpredicated nodes, use:</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">//    _PRED</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">//</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19">   50</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19">NodeType</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b">   51</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b">FIRST_NUMBER</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f">   52</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f">WrapperLarge</a>, <span class="comment">// 4-instruction MOVZ/MOVK sequence for 64-bit addresses.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599">   53</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599">CALL</a>,         <span class="comment">// Function call.</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  <span class="comment">// Pseudo for a OBJC call that gets emitted together with a special `mov</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  <span class="comment">// x29, x29` marker instruction.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95e48c51e4bf205ee490105e96350bbc">   57</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95e48c51e4bf205ee490105e96350bbc">CALL_RVMARKER</a>,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adc79ed255f1706e125f05ac99a7341c4">   59</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adc79ed255f1706e125f05ac99a7341c4">CALL_BTI</a>, <span class="comment">// Function call followed by a BTI instruction.</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a047ba44fc28cdb42e45b171b4c871513">   61</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a047ba44fc28cdb42e45b171b4c871513">COALESCER_BARRIER</a>,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a195e0238576389dfb91a8610b0e881d2">   63</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a195e0238576389dfb91a8610b0e881d2">SMSTART</a>,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa0e42f3d1f5a26bbf63a2e6ad1125ca">   64</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa0e42f3d1f5a26bbf63a2e6ad1125ca">SMSTOP</a>,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fe0a6fd20f3c4e41ce8cecbde8d06e8">   65</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fe0a6fd20f3c4e41ce8cecbde8d06e8">RESTORE_ZA</a>,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a20a4c4ed442a366739eb8383950fa95e">   66</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a20a4c4ed442a366739eb8383950fa95e">RESTORE_ZT</a>,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1748c672ccffe764a0bcc1fdfe16c9f6">   67</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1748c672ccffe764a0bcc1fdfe16c9f6">SAVE_ZT</a>,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <span class="comment">// A call with the callee in x16, i.e. &quot;blr x16&quot;.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abf20adf1123111c49f741eb7c622210a">   70</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abf20adf1123111c49f741eb7c622210a">CALL_ARM64EC_TO_X64</a>,</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <span class="comment">// Produces the full sequence of instructions for getting the thread pointer</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  <span class="comment">// offset of a variable into X0, using the TLSDesc model.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b">   74</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b">TLSDESC_CALLSEQ</a>,</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">   75</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">ADRP</a>,     <span class="comment">// Page address of a TargetGlobalAddress operand.</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">   76</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">ADR</a>,      <span class="comment">// ADR</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">   77</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">ADDlow</a>,   <span class="comment">// Add the low 12 bits of a TargetGlobalAddress operand.</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">   78</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">LOADgot</a>,  <span class="comment">// Load from automatically generated descriptor (e.g. Global</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>            <span class="comment">// Offset Table, TLS record).</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a42e72f1d9f66fe07d466b88a92920c22">   80</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a42e72f1d9f66fe07d466b88a92920c22">RET_GLUE</a>, <span class="comment">// Return with a glue operand. Operand 0 is the chain operand.</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">   81</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">BRCOND</a>,   <span class="comment">// Conditional branch instruction; &quot;b.cond&quot;.</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">   82</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">CSEL</a>,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c">   83</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c">CSINV</a>, <span class="comment">// Conditional select invert.</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f">   84</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f">CSNEG</a>, <span class="comment">// Conditional select negate.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">   85</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">CSINC</a>, <span class="comment">// Conditional select increment.</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="comment">// Pointer to the thread&#39;s local storage area. Materialised from TPIDR_EL0 on</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="comment">// ELF.</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8">   89</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8">THREAD_POINTER</a>,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c">   90</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c">ADC</a>,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b">   91</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b">SBC</a>, <span class="comment">// adc, sbc instructions</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="comment">// To avoid stack clash, allocation is performed by block and each block is</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="comment">// probed.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adebd178a2fa65f2846ffe7985061b29c">   95</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adebd178a2fa65f2846ffe7985061b29c">PROBED_ALLOCA</a>,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="comment">// Predicated instructions where inactive lanes produce undefined results.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a41558bfb98ed3b2341959aa622dc2495">   98</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a41558bfb98ed3b2341959aa622dc2495">ABDS_PRED</a>,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45354be2b9fb574b34b8e38f6fbdf15a">   99</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45354be2b9fb574b34b8e38f6fbdf15a">ABDU_PRED</a>,</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79b964a205e8af1c7d40c1c7ea27cbeb">  100</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79b964a205e8af1c7d40c1c7ea27cbeb">FADD_PRED</a>,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a236b6f5a3fa768b9338169585b94d31e">  101</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a236b6f5a3fa768b9338169585b94d31e">FDIV_PRED</a>,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a26eebef9ecd023d56a0d1f5659c6d56f">  102</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a26eebef9ecd023d56a0d1f5659c6d56f">FMA_PRED</a>,</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae188e1a972d14cacb4b25aaa08c03fe7">  103</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae188e1a972d14cacb4b25aaa08c03fe7">FMAX_PRED</a>,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a06e995899e91ad228e89b42a733a9fc8">  104</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a06e995899e91ad228e89b42a733a9fc8">FMAXNM_PRED</a>,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1280ffb064fa61a167776c1714f8c115">  105</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1280ffb064fa61a167776c1714f8c115">FMIN_PRED</a>,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a13039ac177cb3a515571da75980a41bc">  106</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a13039ac177cb3a515571da75980a41bc">FMINNM_PRED</a>,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a92132db91b6ec7e16a2d779bcc78385e">  107</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a92132db91b6ec7e16a2d779bcc78385e">FMUL_PRED</a>,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05dd7344f5aef716731bf261a43f218c">  108</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05dd7344f5aef716731bf261a43f218c">FSUB_PRED</a>,</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ee732dc403611ea57c638c36abde989">  109</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ee732dc403611ea57c638c36abde989">HADDS_PRED</a>,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0a20600fa3b8b7576ef1e7a16f0c8351">  110</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0a20600fa3b8b7576ef1e7a16f0c8351">HADDU_PRED</a>,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ace3d70db16ae903ef91f4848cf3c7485">  111</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ace3d70db16ae903ef91f4848cf3c7485">MUL_PRED</a>,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4b0056cc9bd2dd8caad14edf30f960a3">  112</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4b0056cc9bd2dd8caad14edf30f960a3">MULHS_PRED</a>,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab1654eebeb0da72fb694cad7ccc65836">  113</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab1654eebeb0da72fb694cad7ccc65836">MULHU_PRED</a>,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a06dadc5c6f83ab133efe7d629fa0ce54">  114</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a06dadc5c6f83ab133efe7d629fa0ce54">RHADDS_PRED</a>,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a472127f5c49ffe5d374d554b6fb69252">  115</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a472127f5c49ffe5d374d554b6fb69252">RHADDU_PRED</a>,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a69fe576c392c2f7ac25f62a38d5b5fc9">  116</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a69fe576c392c2f7ac25f62a38d5b5fc9">SDIV_PRED</a>,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a981ab95d67a836e9429e0e630293a927">  117</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a981ab95d67a836e9429e0e630293a927">SHL_PRED</a>,</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6294f6cf79e63b6c350709ec5548e4e5">  118</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6294f6cf79e63b6c350709ec5548e4e5">SMAX_PRED</a>,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a14342e3e6a442d9ecebef1bae5f148a8">  119</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a14342e3e6a442d9ecebef1bae5f148a8">SMIN_PRED</a>,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1b64a920259075393097452bf7a007bf">  120</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1b64a920259075393097452bf7a007bf">SRA_PRED</a>,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab191c27a034857539bdaa17d122c8523">  121</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab191c27a034857539bdaa17d122c8523">SRL_PRED</a>,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71288440df1a68bef426732d7bfe6606">  122</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71288440df1a68bef426732d7bfe6606">UDIV_PRED</a>,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa3fac889eef5ac98a58aa3e11f21425">  123</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa3fac889eef5ac98a58aa3e11f21425">UMAX_PRED</a>,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2fc0cbcf497c726edd333d5c9b0059a8">  124</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2fc0cbcf497c726edd333d5c9b0059a8">UMIN_PRED</a>,</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <span class="comment">// Unpredicated vector instructions</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa13d0bd502aeac8ee6bfdb48903a47db">  127</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa13d0bd502aeac8ee6bfdb48903a47db">BIC</a>,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af4a48a9cc4383907e6a5d4bc64decb49">  129</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af4a48a9cc4383907e6a5d4bc64decb49">SRAD_MERGE_OP1</a>,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="comment">// Predicated instructions with the result of inactive lanes provided by the</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <span class="comment">// last operand.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95126578449c59d8c182dcaec35c447c">  133</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95126578449c59d8c182dcaec35c447c">FABS_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6683923954c2104dc5500772c896891f">  134</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6683923954c2104dc5500772c896891f">FCEIL_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6e4af32448924c58cb4a748a07864bea">  135</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6e4af32448924c58cb4a748a07864bea">FFLOOR_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a685ce754a67e5cb56d1ef4093e6bf4fe">  136</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a685ce754a67e5cb56d1ef4093e6bf4fe">FNEARBYINT_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac13d816d2cb81731c25f88a756f78b75">  137</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac13d816d2cb81731c25f88a756f78b75">FNEG_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae20731453b229dcb3d378c282b68fe8e">  138</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae20731453b229dcb3d378c282b68fe8e">FRECPX_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a43d0d40d03e4d03b0512a74db902be45">  139</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a43d0d40d03e4d03b0512a74db902be45">FRINT_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c0da9722d4fb6b68c096e15b50bdbac">  140</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c0da9722d4fb6b68c096e15b50bdbac">FROUND_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4ce802350a14f6dd022c1d2dd87ec7b6">  141</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4ce802350a14f6dd022c1d2dd87ec7b6">FROUNDEVEN_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac51e55480048612eede3cb1b18513b22">  142</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac51e55480048612eede3cb1b18513b22">FSQRT_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fb341bd2a710ddf055b0545efc68fc0">  143</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fb341bd2a710ddf055b0545efc68fc0">FTRUNC_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2f6610e806b817c326a00ba86c3c39ae">  144</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2f6610e806b817c326a00ba86c3c39ae">FP_ROUND_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2af744ee43acb71c6a7b2792a4bc7e0b">  145</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2af744ee43acb71c6a7b2792a4bc7e0b">FP_EXTEND_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45614e13bc7af6996cacd17ad8a0e829">  146</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45614e13bc7af6996cacd17ad8a0e829">UINT_TO_FP_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad72f64d0c5da384ad511761d2c9d43f0">  147</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad72f64d0c5da384ad511761d2c9d43f0">SINT_TO_FP_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae42c77576ffd4957708a186a3d262a49">  148</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae42c77576ffd4957708a186a3d262a49">FCVTZU_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a736e40ee8bf80d195036bf07fee64f8c">  149</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a736e40ee8bf80d195036bf07fee64f8c">FCVTZS_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa560a9bc62116f8349176c8303745d0b">  150</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa560a9bc62116f8349176c8303745d0b">SIGN_EXTEND_INREG_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74402c4f59142fad82137878d3d7b41e">  151</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74402c4f59142fad82137878d3d7b41e">ZERO_EXTEND_INREG_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a23379b95ff6faf89e6fad047bfb0ac1b">  152</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a23379b95ff6faf89e6fad047bfb0ac1b">ABS_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e506b3ba0ddd0fc4041cdd4656dee37">  153</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e506b3ba0ddd0fc4041cdd4656dee37">NEG_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac148c71eaed20be4b9ea132008532d8d">  155</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac148c71eaed20be4b9ea132008532d8d">SETCC_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="comment">// Arithmetic instructions which write flags.</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">  158</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">ADDS</a>,</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">  159</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">SUBS</a>,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1">  160</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1">ADCS</a>,</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c">  161</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c">SBCS</a>,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd">  162</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd">ANDS</a>,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <span class="comment">// Conditional compares. Operands: left,right,falsecc,cc,flags</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57">  165</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57">CCMP</a>,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc">  166</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc">CCMN</a>,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc">  167</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc">FCCMP</a>,</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <span class="comment">// Floating point comparison</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2">  170</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2">FCMP</a>,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="comment">// Scalar-to-vector duplication</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">  173</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">DUP</a>,</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b">  174</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b">DUPLANE8</a>,</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">  175</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">DUPLANE16</a>,</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">  176</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">DUPLANE32</a>,</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">  177</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">DUPLANE64</a>,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5dea2cc356e551e1a38be00f441d0aed">  178</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5dea2cc356e551e1a38be00f441d0aed">DUPLANE128</a>,</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="comment">// Vector immedate moves</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">  181</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">MOVI</a>,</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">  182</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">MOVIshift</a>,</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c">  183</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c">MOVIedit</a>,</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38">  184</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38">MOVImsl</a>,</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d">  185</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d">FMOV</a>,</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">  186</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">MVNIshift</a>,</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9">  187</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9">MVNImsl</a>,</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <span class="comment">// Vector immediate ops</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">  190</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">BICi</a>,</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">  191</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">ORRi</a>,</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <span class="comment">// Vector bitwise select: similar to ISD::VSELECT but not all bits within an</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <span class="comment">// element must be identical.</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a21d1b00201e7e4cb249066ba0da2dd0e">  195</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a21d1b00201e7e4cb249066ba0da2dd0e">BSP</a>,</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <span class="comment">// Vector shuffles</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">  198</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">ZIP1</a>,</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">  199</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">ZIP2</a>,</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">  200</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">UZP1</a>,</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">  201</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">UZP2</a>,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">  202</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">TRN1</a>,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">  203</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">TRN2</a>,</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d">  204</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d">REV16</a>,</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3">  205</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3">REV32</a>,</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad">  206</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad">REV64</a>,</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">  207</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">EXT</a>,</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a210b1c8a403932ae546ed0b54128cdda">  208</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a210b1c8a403932ae546ed0b54128cdda">SPLICE</a>,</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="comment">// Vector shift by scalar</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087">  211</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087">VSHL</a>,</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">  212</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">VLSHR</a>,</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255">  213</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255">VASHR</a>,</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="comment">// Vector shift by scalar (again)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb">  216</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb">SQSHL_I</a>,</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc">  217</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc">UQSHL_I</a>,</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0">  218</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0">SQSHLU_I</a>,</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c">  219</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c">SRSHR_I</a>,</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003">  220</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003">URSHR_I</a>,</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="comment">// Vector narrowing shift by immediate (bottom)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae932a885fc5b27453c0530e88c4363b0">  223</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae932a885fc5b27453c0530e88c4363b0">RSHRNB_I</a>,</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <span class="comment">// Vector shift by constant and insert</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d52931686af9b030c3cacbaf6708331">  226</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d52931686af9b030c3cacbaf6708331">VSLI</a>,</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a77430d9bb48aa864b70bdf019101c653">  227</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a77430d9bb48aa864b70bdf019101c653">VSRI</a>,</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <span class="comment">// Vector comparisons</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9">  230</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9">CMEQ</a>,</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4">  231</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4">CMGE</a>,</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8">  232</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8">CMGT</a>,</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f">  233</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f">CMHI</a>,</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171">  234</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171">CMHS</a>,</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94">  235</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94">FCMEQ</a>,</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c">  236</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c">FCMGE</a>,</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac">  237</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac">FCMGT</a>,</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <span class="comment">// Vector zero comparisons</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf">  240</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf">CMEQz</a>,</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b">  241</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b">CMGEz</a>,</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9">  242</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9">CMGTz</a>,</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6">  243</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6">CMLEz</a>,</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63">  244</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63">CMLTz</a>,</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c">  245</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c">FCMEQz</a>,</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b">  246</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b">FCMGEz</a>,</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb">  247</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb">FCMGTz</a>,</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a">  248</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a">FCMLEz</a>,</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32">  249</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32">FCMLTz</a>,</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <span class="comment">// Vector across-lanes addition</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="comment">// Only the lower result lane is defined.</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7">  253</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7">SADDV</a>,</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">  254</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">UADDV</a>,</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <span class="comment">// Unsigned sum Long across Vector</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aefb2386076002c124b7f4ecc8949ab91">  257</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aefb2386076002c124b7f4ecc8949ab91">UADDLV</a>,</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad112f423ccad26e1e2802c343f2c4d90">  258</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad112f423ccad26e1e2802c343f2c4d90">SADDLV</a>,</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="comment">// Add Pairwise of two vectors</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2b2c785ce82d3782f292a3f9c2803e2">  261</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2b2c785ce82d3782f292a3f9c2803e2">ADDP</a>,</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <span class="comment">// Add Long Pairwise</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afda36640e88b2cdaef1df445d425b4a9">  263</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afda36640e88b2cdaef1df445d425b4a9">SADDLP</a>,</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a910ab243c66c6b15ec6db4768b7ea871">  264</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a910ab243c66c6b15ec6db4768b7ea871">UADDLP</a>,</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  <span class="comment">// udot/sdot instructions</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad96eeee7eab7d3e204af2c4cc2f3f28a">  267</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad96eeee7eab7d3e204af2c4cc2f3f28a">UDOT</a>,</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a602b2e270a81071e70ed8e06d9a715b2">  268</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a602b2e270a81071e70ed8e06d9a715b2">SDOT</a>,</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="comment">// Vector across-lanes min/max</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="comment">// Only the lower result lane is defined.</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">  272</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">SMINV</a>,</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">  273</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">UMINV</a>,</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">  274</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">SMAXV</a>,</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">  275</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">UMAXV</a>,</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1b407df6fb5622c341022152b51143e6">  277</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1b407df6fb5622c341022152b51143e6">SADDV_PRED</a>,</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8368d7899d9217339a7e13fa3b7dc29e">  278</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8368d7899d9217339a7e13fa3b7dc29e">UADDV_PRED</a>,</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a226820ffad10c7875d1595c4863135fc">  279</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a226820ffad10c7875d1595c4863135fc">SMAXV_PRED</a>,</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af368614239dc9c9128bd40dd311092b8">  280</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af368614239dc9c9128bd40dd311092b8">UMAXV_PRED</a>,</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7cab9fec71264bcc17aa00de077beb8f">  281</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7cab9fec71264bcc17aa00de077beb8f">SMINV_PRED</a>,</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4727f1a13490b87d6c32c6bae2f0a3b">  282</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4727f1a13490b87d6c32c6bae2f0a3b">UMINV_PRED</a>,</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac239596aafdd24f4101f56f205fe8e7f">  283</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac239596aafdd24f4101f56f205fe8e7f">ORV_PRED</a>,</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19accc2b0352ba19606af1040c262293f09">  284</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19accc2b0352ba19606af1040c262293f09">EORV_PRED</a>,</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a233bc9367b23f2632c606088f60495a2">  285</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a233bc9367b23f2632c606088f60495a2">ANDV_PRED</a>,</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <span class="comment">// Vector bitwise insertion</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61">  288</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61">BIT</a>,</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <span class="comment">// Compare-and-branch</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83">  291</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83">CBZ</a>,</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53">  292</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53">CBNZ</a>,</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">  293</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">TBZ</a>,</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">  294</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">TBNZ</a>,</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <span class="comment">// Tail calls</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501">  297</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501">TC_RETURN</a>,</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <span class="comment">// Custom prefetch handling</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b">  300</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b">PREFETCH</a>,</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="comment">// {s|u}int to FP within a FP register.</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08">  303</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08">SITOF</a>,</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3">  304</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3">UITOF</a>,</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"></span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">  /// Natural vector cast. ISD::BITCAST is not natural in the big-endian</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">  /// world w.r.t vectors; which causes additional REV instructions to be</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">  /// generated to compensate for the byte-swapping. But sometimes we do</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">  /// need to re-interpret the data in SIMD vector registers in big-endian</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">  /// mode without emitting such REV instructions.</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">  311</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">NVCAST</a>,</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0767ec4421b5ce84bb44f55969d6bea8">  313</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0767ec4421b5ce84bb44f55969d6bea8">MRS</a>, <span class="comment">// MRS, also sets the flags via a glue.</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6">  315</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6">SMULL</a>,</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a">  316</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a">UMULL</a>,</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a52bd6aa1392a591e5727dfd0d0e880ba">  318</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a52bd6aa1392a591e5727dfd0d0e880ba">PMULL</a>,</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <span class="comment">// Reciprocal estimates and steps.</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42">  321</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42">FRECPE</a>,</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1">  322</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1">FRECPS</a>,</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168">  323</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168">FRSQRTE</a>,</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c">  324</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c">FRSQRTS</a>,</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad97a96707d208382bc33f77bbe9f9edd">  326</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad97a96707d208382bc33f77bbe9f9edd">SUNPKHI</a>,</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aca0f8df53ae7a68829ef5100ee8e133a">  327</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aca0f8df53ae7a68829ef5100ee8e133a">SUNPKLO</a>,</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a001f62f9f1eca066cc571960f52dc564">  328</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a001f62f9f1eca066cc571960f52dc564">UUNPKHI</a>,</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa5f5eaa830a51e606a1a5749dea7f297">  329</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa5f5eaa830a51e606a1a5749dea7f297">UUNPKLO</a>,</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aae0756f28d186b8713f960df55dc15b3">  331</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aae0756f28d186b8713f960df55dc15b3">CLASTA_N</a>,</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af47f2fa02f0c000b2bb2713f4044ca55">  332</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af47f2fa02f0c000b2bb2713f4044ca55">CLASTB_N</a>,</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71296993893d456da697d6a6e1c5c81b">  333</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71296993893d456da697d6a6e1c5c81b">LASTA</a>,</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aceba80367c90c9597740f44793a920a5">  334</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aceba80367c90c9597740f44793a920a5">LASTB</a>,</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4cd6678c26ce1ff7c0b0fab8b53707c9">  335</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4cd6678c26ce1ff7c0b0fab8b53707c9">TBL</a>,</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="comment">// Floating-point reductions.</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a672ec7ad6023bc5e6288c32f9d0b65a3">  338</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a672ec7ad6023bc5e6288c32f9d0b65a3">FADDA_PRED</a>,</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6efdb0e8c7f9876a8c7d5018948e0acd">  339</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6efdb0e8c7f9876a8c7d5018948e0acd">FADDV_PRED</a>,</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a852f902347015cf35be53ca82a2d36eb">  340</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a852f902347015cf35be53ca82a2d36eb">FMAXV_PRED</a>,</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ade8465168b90801e75f1d747b3a869db">  341</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ade8465168b90801e75f1d747b3a869db">FMAXNMV_PRED</a>,</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac69039ab54d0e64408e26e1e82dbf857">  342</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac69039ab54d0e64408e26e1e82dbf857">FMINV_PRED</a>,</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a19b22d25633ae42d72b6b5e81baccca5">  343</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a19b22d25633ae42d72b6b5e81baccca5">FMINNMV_PRED</a>,</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afe73a33ffb540dcae45e6c1fcf2ae167">  345</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afe73a33ffb540dcae45e6c1fcf2ae167">INSR</a>,</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa32899962a2e5c6828f51d4183e4a3a8">  346</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa32899962a2e5c6828f51d4183e4a3a8">PTEST</a>,</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a55a346ec47012d131cd5068a91bfd35e">  347</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a55a346ec47012d131cd5068a91bfd35e">PTEST_ANY</a>,</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a83d0adb1d7f20d5a28003d08814e828a">  348</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a83d0adb1d7f20d5a28003d08814e828a">PTRUE</a>,</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adc867f8bbfd796edbf20fd98de8e275b">  350</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adc867f8bbfd796edbf20fd98de8e275b">CTTZ_ELTS</a>,</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a921a34e318b619f9c1973aa431fa2a7c">  352</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a921a34e318b619f9c1973aa431fa2a7c">BITREVERSE_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2ca380dca8a9dd681808096bfdd62695">  353</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2ca380dca8a9dd681808096bfdd62695">BSWAP_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59bac19683a082e19a41340bfd7be0">  354</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59bac19683a082e19a41340bfd7be0">REVH_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b9e9a63926146d3d7d738850ac2e402">  355</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b9e9a63926146d3d7d738850ac2e402">REVW_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7423f39e91075c53373cbc86362ddfb6">  356</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7423f39e91075c53373cbc86362ddfb6">CTLZ_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6dc4d1d9ec66f752416aaa390a8dfdcb">  357</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6dc4d1d9ec66f752416aaa390a8dfdcb">CTPOP_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeeea721755ccf2b778a95b42ff8eb55c">  358</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeeea721755ccf2b778a95b42ff8eb55c">DUP_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22122a4f0234fbe3b44057ba8d742148">  359</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22122a4f0234fbe3b44057ba8d742148">INDEX_VECTOR</a>,</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <span class="comment">// Cast between vectors of the same element type but differ in length.</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ee026906ebb33819f0452450d5bc4ef">  362</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ee026906ebb33819f0452450d5bc4ef">REINTERPRET_CAST</a>,</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <span class="comment">// Nodes to build an LD64B / ST64B 64-bit quantity out of i64, and vice versa</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2af2841f081fa05b7343e785ac360633">  365</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2af2841f081fa05b7343e785ac360633">LS64_BUILD</a>,</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac22f87518ea997c68c74ba353797e025">  366</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac22f87518ea997c68c74ba353797e025">LS64_EXTRACT</a>,</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e624e8cd76c2c489fc4a426687a5004">  368</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e624e8cd76c2c489fc4a426687a5004">LD1_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa98c8308b08e86e1e953f273207b0528">  369</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa98c8308b08e86e1e953f273207b0528">LD1S_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2a18bdf7917f763d050a81ab0762d91">  370</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2a18bdf7917f763d050a81ab0762d91">LDNF1_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6824f40cd97f2889787f803af41de828">  371</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6824f40cd97f2889787f803af41de828">LDNF1S_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a866e96767e66fab323aa11daa967334d">  372</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a866e96767e66fab323aa11daa967334d">LDFF1_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8e7f7012e9567f0e2a466ff0fa38753b">  373</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8e7f7012e9567f0e2a466ff0fa38753b">LDFF1S_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa3aa3cc3b66896fabee5c23c3f3c3f10">  374</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa3aa3cc3b66896fabee5c23c3f3c3f10">LD1RQ_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fb6eadbeea30022b1d1e4eb86494c38">  375</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fb6eadbeea30022b1d1e4eb86494c38">LD1RO_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  <span class="comment">// Structured loads.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a80d287373eef2e8f8a71d40c853afb75">  378</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a80d287373eef2e8f8a71d40c853afb75">SVE_LD2_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a740628cb5637cb8afc89ee4fe2cbaf7a">  379</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a740628cb5637cb8afc89ee4fe2cbaf7a">SVE_LD3_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab170dcf429997433e64e079c98657d75">  380</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab170dcf429997433e64e079c98657d75">SVE_LD4_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  <span class="comment">// Unsigned gather loads.</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a17e64b48fdac9928b6a0a092c5af7dc9">  383</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a17e64b48fdac9928b6a0a092c5af7dc9">GLD1_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac8f6f034b1c865aa8e77ccaebda32218">  384</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac8f6f034b1c865aa8e77ccaebda32218">GLD1_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa65635052abba7d2eb891eb24706af9">  385</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa65635052abba7d2eb891eb24706af9">GLD1_UXTW_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74b91234a131f53b9a68a9ca4cd26c87">  386</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74b91234a131f53b9a68a9ca4cd26c87">GLD1_SXTW_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad79b28d6740520761635d67c6c3c5dc9">  387</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad79b28d6740520761635d67c6c3c5dc9">GLD1_UXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e9d1eebf5bf9d4ff49ef45d7880e4ba">  388</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e9d1eebf5bf9d4ff49ef45d7880e4ba">GLD1_SXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7923f428f833cc997e1f5ecf0993f90e">  389</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7923f428f833cc997e1f5ecf0993f90e">GLD1_IMM_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0bfe9e8819e5c1bfb6ab5515936a69ba">  390</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0bfe9e8819e5c1bfb6ab5515936a69ba">GLD1Q_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3521337d037a29d43555c7ea1b96f75d">  391</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3521337d037a29d43555c7ea1b96f75d">GLD1Q_INDEX_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <span class="comment">// Signed gather loads</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9be68046aad6ca20ef30d451f3ab9eb5">  394</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9be68046aad6ca20ef30d451f3ab9eb5">GLD1S_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac1b72bf6c7bc204136030e0ae144f3de">  395</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac1b72bf6c7bc204136030e0ae144f3de">GLD1S_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acc129ce1cfc16e162528c86841b10e32">  396</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acc129ce1cfc16e162528c86841b10e32">GLD1S_UXTW_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a558ddabda114cddf991cf8052babf0da">  397</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a558ddabda114cddf991cf8052babf0da">GLD1S_SXTW_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5ca98fbce7ddde8900dfd68b03a5b76f">  398</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5ca98fbce7ddde8900dfd68b03a5b76f">GLD1S_UXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af263284586304c99345ed0c663ea2e3c">  399</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af263284586304c99345ed0c663ea2e3c">GLD1S_SXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac11bd3bd817019b249d11d7f12aedd31">  400</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac11bd3bd817019b249d11d7f12aedd31">GLD1S_IMM_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="comment">// Unsigned gather loads.</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec4b3e29e4c750748f6eec345d2ecfe7">  403</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec4b3e29e4c750748f6eec345d2ecfe7">GLDFF1_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0d5ecaf42b919f021d7f90a1b17d3d4e">  404</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0d5ecaf42b919f021d7f90a1b17d3d4e">GLDFF1_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa63ddb8204981576c188ecd594ec388a">  405</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa63ddb8204981576c188ecd594ec388a">GLDFF1_UXTW_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a637b9743c971911cbd50d1f7205db274">  406</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a637b9743c971911cbd50d1f7205db274">GLDFF1_SXTW_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68588f7134c66b9586fa7ad3d9720258">  407</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68588f7134c66b9586fa7ad3d9720258">GLDFF1_UXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a33060aa53377821ae236cdcdc6234f21">  408</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a33060aa53377821ae236cdcdc6234f21">GLDFF1_SXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a94f47573b2939ef71e656156bc5cd991">  409</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a94f47573b2939ef71e656156bc5cd991">GLDFF1_IMM_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <span class="comment">// Signed gather loads.</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa631fe3aedf8ad98d00b72a60a83331b">  412</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa631fe3aedf8ad98d00b72a60a83331b">GLDFF1S_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6860799327fcd8cec080e54dc44657ca">  413</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6860799327fcd8cec080e54dc44657ca">GLDFF1S_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa02c6d9794c8cb1e8ef9cbedd506e8a4">  414</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa02c6d9794c8cb1e8ef9cbedd506e8a4">GLDFF1S_UXTW_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0a33fd3f562a7cd1aa496e8c99023e53">  415</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0a33fd3f562a7cd1aa496e8c99023e53">GLDFF1S_SXTW_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6cd3f502d5d40edc8c908a6dcea9502f">  416</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6cd3f502d5d40edc8c908a6dcea9502f">GLDFF1S_UXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa9468a8cff4e6e8565df6264690cd325">  417</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa9468a8cff4e6e8565df6264690cd325">GLDFF1S_SXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6702dc1bf5b9209ddf6d77196b38181e">  418</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6702dc1bf5b9209ddf6d77196b38181e">GLDFF1S_IMM_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <span class="comment">// Non-temporal gather loads</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a148014182bdd341f262ef4d64969bb72">  421</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a148014182bdd341f262ef4d64969bb72">GLDNT1_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a658fff45ec5b54f450348d849379d5e7">  422</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a658fff45ec5b54f450348d849379d5e7">GLDNT1_INDEX_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9bbaca23753c5b631bf9a62f3a730fe6">  423</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9bbaca23753c5b631bf9a62f3a730fe6">GLDNT1S_MERGE_ZERO</a>,</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <span class="comment">// Contiguous masked store.</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8c086cd580aa6cfe36c410ac0eaecffe">  426</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8c086cd580aa6cfe36c410ac0eaecffe">ST1_PRED</a>,</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <span class="comment">// Scatter store</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a228badaf4ea8fc1855e346884210a40f">  429</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a228badaf4ea8fc1855e346884210a40f">SST1_PRED</a>,</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4c18de870cd5cdb48d13c2554dbe975e">  430</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4c18de870cd5cdb48d13c2554dbe975e">SST1_SCALED_PRED</a>,</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adb25d74321dce9c4a69412fd849e6709">  431</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adb25d74321dce9c4a69412fd849e6709">SST1_UXTW_PRED</a>,</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63629e520272560bfaa91072ced436db">  432</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63629e520272560bfaa91072ced436db">SST1_SXTW_PRED</a>,</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31c76b6e0b307a491e2064bdaa55e16d">  433</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31c76b6e0b307a491e2064bdaa55e16d">SST1_UXTW_SCALED_PRED</a>,</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aee81f3a7f92882048ae759626cce52fc">  434</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aee81f3a7f92882048ae759626cce52fc">SST1_SXTW_SCALED_PRED</a>,</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a85ed05e5b6525f68f560aeec26360a9f">  435</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a85ed05e5b6525f68f560aeec26360a9f">SST1_IMM_PRED</a>,</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58d30483f428219ebfd40e279db19942">  436</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58d30483f428219ebfd40e279db19942">SST1Q_PRED</a>,</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad1c18847191322766d77b00a67708c9d">  437</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad1c18847191322766d77b00a67708c9d">SST1Q_INDEX_PRED</a>,</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <span class="comment">// Non-temporal scatter store</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac790946c00d53a027bcd49843379fb21">  440</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac790946c00d53a027bcd49843379fb21">SSTNT1_PRED</a>,</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac59023c7b0b3c6f3fa7ff35406ebe37e">  441</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac59023c7b0b3c6f3fa7ff35406ebe37e">SSTNT1_INDEX_PRED</a>,</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <span class="comment">// SME</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1f75be7ca0afb86d4ed6696a290d4b39">  444</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1f75be7ca0afb86d4ed6696a290d4b39">RDSVL</a>,</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a111ab9bf74b48fddceb457cbe3d9b2b2">  445</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a111ab9bf74b48fddceb457cbe3d9b2b2">REVD_MERGE_PASSTHRU</a>,</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  <span class="comment">// Asserts that a function argument (i32) is zero-extended to i8 by</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <span class="comment">// the caller</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e2fdd4065ecdc6146b74253f5591ed5">  449</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e2fdd4065ecdc6146b74253f5591ed5">ASSERT_ZEXT_BOOL</a>,</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  <span class="comment">// 128-bit system register accesses</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  <span class="comment">// lo64, hi64, chain = MRRS(chain, sysregname)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e">  453</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e">MRRS</a>,</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <span class="comment">// chain = MSRR(chain, sysregname, lo64, hi64)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2486a390b5849a760c293a7aa8a569f8">  455</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2486a390b5849a760c293a7aa8a569f8">MSRR</a>,</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  <span class="comment">// Strict (exception-raising) floating point comparison</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae2e012d1717a5485a8723c1372f0a0ce">  458</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae2e012d1717a5485a8723c1372f0a0ce">STRICT_FCMP</a> = <a class="code hl_variable" href="namespacellvm_1_1ISD.html#ac12e5034984d1e706d2a8b89dc3e9394">ISD::FIRST_TARGET_STRICTFP_OPCODE</a>,</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab7831d4deb75f0578e943637e29477ee">  459</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab7831d4deb75f0578e943637e29477ee">STRICT_FCMPE</a>,</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <span class="comment">// SME ZA loads and stores</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab691f36326443f587301f2e094d9d941">  462</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab691f36326443f587301f2e094d9d941">SME_ZA_LDR</a>,</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d2511e25a56a5cae1526e6cc7917221">  463</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d2511e25a56a5cae1526e6cc7917221">SME_ZA_STR</a>,</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <span class="comment">// NEON Load/Store with post-increment base updates</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">  466</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">LD2post</a> = <a class="code hl_variable" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">  467</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">LD3post</a>,</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">  468</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">LD4post</a>,</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">  469</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">ST2post</a>,</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">  470</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">ST3post</a>,</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">  471</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">ST4post</a>,</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">  472</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">LD1x2post</a>,</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">  473</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">LD1x3post</a>,</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">  474</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">LD1x4post</a>,</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">  475</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">ST1x2post</a>,</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">  476</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">ST1x3post</a>,</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">  477</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">ST1x4post</a>,</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0">  478</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0">LD1DUPpost</a>,</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">  479</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">LD2DUPpost</a>,</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">  480</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">LD3DUPpost</a>,</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">  481</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">LD4DUPpost</a>,</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460">  482</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460">LD1LANEpost</a>,</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">  483</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">LD2LANEpost</a>,</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">  484</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">LD3LANEpost</a>,</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">  485</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">LD4LANEpost</a>,</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">  486</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">ST2LANEpost</a>,</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">  487</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">ST3LANEpost</a>,</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">  488</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">ST4LANEpost</a>,</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">  490</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">STG</a>,</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0">  491</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0">STZG</a>,</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d">  492</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d">ST2G</a>,</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230">  493</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230">STZ2G</a>,</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6c9a44d7fa618f0161949ff4d455db12">  495</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6c9a44d7fa618f0161949ff4d455db12">LDP</a>,</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45e4c2a81a1d0bc6e191eb1a11e41020">  496</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45e4c2a81a1d0bc6e191eb1a11e41020">LDIAPP</a>,</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3cabad4255ec575c6df049ad5c3c8568">  497</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3cabad4255ec575c6df049ad5c3c8568">LDNP</a>,</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05487d4f8bc52d52005b9f3ccfe9556d">  498</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05487d4f8bc52d52005b9f3ccfe9556d">STP</a>,</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b6a5a5ff693c2554a05274a8107506c">  499</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b6a5a5ff693c2554a05274a8107506c">STILP</a>,</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7ebbef8c7398740fa451f47dd77fbd58">  500</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7ebbef8c7398740fa451f47dd77fbd58">STNP</a>,</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  <span class="comment">// Memory Operations</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6993c065809d69086ab5db7010a2e8a1">  503</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6993c065809d69086ab5db7010a2e8a1">MOPS_MEMSET</a>,</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ed7dc8a5e32da4801476b8ea5391db6">  504</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ed7dc8a5e32da4801476b8ea5391db6">MOPS_MEMSET_TAGGING</a>,</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab074f130ca724f3a3e0bdc8191cb6f04">  505</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab074f130ca724f3a3e0bdc8191cb6f04">MOPS_MEMCOPY</a>,</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b960aebd33a0a6533ecc59e4ea24a94">  506</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b960aebd33a0a6533ecc59e4ea24a94">MOPS_MEMMOVE</a>,</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>};</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>} <span class="comment">// end namespace AArch64ISD</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="keyword">namespace </span>AArch64 {<span class="comment"></span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">/// Possible values of current rounding mode, which is specified in bits</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">/// 23:22 of FPCR.</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566">  514</a></span><span class="comment"></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566">Rounding</a> {</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a402716638cf95654114b00208669aa21">  515</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a402716638cf95654114b00208669aa21">RN</a> = 0,    <span class="comment">// Round to Nearest</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ac401e282e73314903acd9d817e07bde4">  516</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ac401e282e73314903acd9d817e07bde4">RP</a> = 1,    <span class="comment">// Round towards Plus infinity</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">  517</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a> = 2,    <span class="comment">// Round towards Minus infinity</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a205f1ecf68d1ece7e0640f7b35d4108f">  518</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a205f1ecf68d1ece7e0640f7b35d4108f">RZ</a> = 3,    <span class="comment">// Round towards Zero</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a6c99a3fd7e8bdb5a536e91711b4f31ea">rmMask</a> = 3 <span class="comment">// Bit mask selecting rounding mode</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a6c99a3fd7e8bdb5a536e91711b4f31ea">  520</a></span>};</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">// Bit position of rounding mode bits in FPCR.</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9aa08fb3daa6c8e29cf934b549439944">  523</a></span><span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1AArch64.html#a9aa08fb3daa6c8e29cf934b549439944">RoundingBitsPos</a> = 22;</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">// Registers used to pass function arguments.</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code hl_function" href="namespacellvm_1_1AArch64.html#ac527df8e57b5d110ac7c28c6006b5dc0">getGPRArgRegs</a>();</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code hl_function" href="namespacellvm_1_1AArch64.html#a0f0ed02332b97889338140b01d2c6d73">getFPRArgRegs</a>();</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"></span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">/// Maximum allowed number of unprobed bytes above SP at an ABI</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">/// boundary.</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a52c3190880a60276eb1e37858664a614">  531</a></span><span class="comment"></span><span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1AArch64.html#a52c3190880a60276eb1e37858664a614">StackProbeMaxUnprobedStack</a> = 1024;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"></span> </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">/// Maximum number of iterations to unroll for a constant size probing loop.</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a3a00e3f13547d341fc82513e15b238ed">  534</a></span><span class="comment"></span><span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1AArch64.html#a3a00e3f13547d341fc82513e15b238ed">StackProbeMaxLoopUnroll</a> = 4;</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>} <span class="comment">// namespace AArch64</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>;</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html">  540</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <span class="keyword">explicit</span> <a class="code hl_class" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>,</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI);</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"></span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">  /// Control the following reassociation of operands: (op (op x, c1), y) -&gt; (op</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">  /// (op x, y), c1) where N0 is (op x, c1) and N1 is y.</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ab2c86e7c50d41494cc2acb0f1f3ba23c">isReassocProfitable</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> N0,</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>                           <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> N1) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"></span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">  /// Selects the correct CCAssignFn for a given CallingConvention value.</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"></span>  <a class="code hl_typedef" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">CCAssignFnForCall</a>(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <span class="keywordtype">bool</span> IsVarArg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"></span> </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">  /// Selects the correct CCAssignFn for a given CallingConvention value.</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"></span>  <a class="code hl_typedef" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a4ed0e25160d3a3323c87794e593b364a">CCAssignFnForReturn</a>(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"></span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">  /// Determine which of the bits specified in Mask are known to be either zero</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">  /// or one and return them in the KnownZero/KnownOne bitsets.</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a16eb7e7dd4fd476ad2fa83cfb84c068d">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_struct" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>                                     <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aec59d76b8a13655705b0c55d99edf165">ComputeNumSignBitsForTargetNode</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>                                           <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">  568</a></span>  <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classuint32__t.html">uint32_t</a> AS = 0)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>    <span class="comment">// Returning i64 unconditionally here (i.e. even for ILP32) means that the</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>    <span class="comment">// *DAG* representation of pointers will always be 64-bits. They will be</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>    <span class="comment">// truncated and extended when transferred to memory, but the 64-bit DAG</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>    <span class="comment">// allows us to use AArch64&#39;s addressing modes much more easily.</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">MVT::getIntegerVT</a>(64);</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  }</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aca53f243b0008543a30a78356ac59010">targetShrinkDemandedConstant</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DemandedBits.html">DemandedBits</a>,</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>                                    TargetLoweringOpt &amp;TLO) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#af4df626bbb6ef71e104c49d823e9e37e">getScalarShiftAmountTy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"></span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">  /// Returns true if the target allows unaligned memory accesses of the</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">  /// specified type.</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a815d0ad0c6f04717c0dd61b12b44095b">allowsMisalignedMemoryAccesses</a>(</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>      <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AddrSpace = 0, <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> Alignment = <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a>(1),</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>      <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags = <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>      <span class="keywordtype">unsigned</span> *<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8abc8e2ee40a84687a9e12fd08784b87ba">Fast</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">  /// LLT variant.</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a815d0ad0c6f04717c0dd61b12b44095b">allowsMisalignedMemoryAccesses</a>(<a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty, <span class="keywordtype">unsigned</span> AddrSpace,</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>                                      <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>                                      <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags,</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>                                      <span class="keywordtype">unsigned</span> *<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8abc8e2ee40a84687a9e12fd08784b87ba">Fast</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"></span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">  /// Provide custom lowering hooks for some operations.</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a40581570b38300f3a21e2e8ec8c80839">LowerOperation</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a6fa8b499e0abef24aa5d61c4ee8172d0">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a960012b61a9977dc7c2d3af3943da953">PerformDAGCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"></span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">  /// This method returns a target specific FastISel object, or null if the</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">  /// target does not support &quot;fast&quot; ISel.</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a50cc068b91154ae6f285c1f435203121">createFastISel</a>(<a class="code hl_class" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;funcInfo,</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *libInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ab8512586d0b4ed30ba87cc919f0cfec5">isOffsetFoldingLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a0b5597ce1a7049500d0b30bef14951ca">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>                    <span class="keywordtype">bool</span> ForCodeSize) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"></span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">  /// Return true if the given shuffle mask can be codegen&#39;d directly, or if it</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">  /// should be stack expanded.</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a1c7cb6b368ef7cba8da95f1f11ed4fc0">isShuffleMaskLegal</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"></span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">  /// Similar to isShuffleMaskLegal. Return true is the given &#39;select with zero&#39;</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">  /// shuffle mask can be codegen&#39;d directly.</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ad5676e13b5fb0a05c7a58b70f335ae7c">isVectorClearMaskLegal</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"></span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">  /// Return the ISD::SETCC ValueType.</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"></span>  <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a4fce00050967f2d8237319f1912a0103">getSetCCResultType</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context,</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>                         <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a94825933fbeecbda802a1c22c46a524d">ReconstructShuffle</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ab6a60676cdf39d45ae2ec66a7ea4aada">EmitF128CSEL</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>                                  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a87a3c3fc7fc8bc05db24005a6d38b5b2">EmitLoweredCatchRet</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>                                           <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span> </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#af661669ba4d45cdb471e79bddb6975af">EmitDynamicProbedAlloc</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>                                            <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span> </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a34c1693d3ce9979ba45e1e9425cc806e">EmitTileLoad</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> BaseReg,</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>                                  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>                                  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa92b03a9781f6914ffdef83ecf323708">EmitFill</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a634352ae2c68d37dcc22dd318404b3ba">EmitZAInstr</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> BaseReg,</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>                                 <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB,</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>                                 <span class="keywordtype">bool</span> HasTile) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa695d49f883b21889c91b61d86437995">EmitZTInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB,</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>                                 <span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">bool</span> Op0IsDef) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a94b0ff91bd18235291da52ddf1e7cc1a">EmitZero</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#add09df38070887ea74972930f1c9ce83">EmitInstrWithCustomInserter</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>                              <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a798a85d56b9dc609e615130607563819">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>                          <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>                          <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span> </div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa03cec0d3e2e816167f41ac37995f274">shouldReduceLoadWidth</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load, <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtTy,</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>                             <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> NewVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a4a6ec610f1626d7d5198a8d06e9eba18">shouldRemoveRedundantExtend</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">isTruncateFree</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">isTruncateFree</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span> </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a9d2e61bef8fbdb714e9f0a739bf49a58">isProfitableToHoist</a>(<a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">isZExtFree</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">isZExtFree</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">isZExtFree</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a71ac0cbadf54f77ae050dba63b365acc">shouldSinkOperands</a>(<a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>                          <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;Use *&gt;</a> &amp;Ops) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a50016fb8102156a9c168cfd348b3509a">optimizeExtendOrTruncateConversion</a>(</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>      <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1Loop.html">Loop</a> *L, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetTransformInfo.html">TargetTransformInfo</a> &amp;<a class="code hl_class" href="classllvm_1_1TargetTransformInfo.html">TTI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span> </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#acb51326eb72adb30e442667892c1f5ae">hasPairedLoad</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> LoadedType, <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> &amp;RequiredAligment) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a84bb66973746f769109266358c463c68">  675</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a84bb66973746f769109266358c463c68">getMaxSupportedInterleaveFactor</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> 4; }</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a6cbcd096f254563525e65e58557ed901">lowerInterleavedLoad</a>(<a class="code hl_class" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI,</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>                            <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;ShuffleVectorInst *&gt;</a> Shuffles,</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>                            <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Indices,</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>                            <span class="keywordtype">unsigned</span> Factor) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa4094e6b2a8203e5c8b67ecf186d51a9">lowerInterleavedStore</a>(<a class="code hl_class" href="classllvm_1_1StoreInst.html">StoreInst</a> *SI, <a class="code hl_class" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *SVI,</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>                             <span class="keywordtype">unsigned</span> Factor) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span> </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#abe38d23604fe767c184d664fff49901b">lowerDeinterleaveIntrinsicToLoad</a>(<a class="code hl_class" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *DI,</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>                                        <a class="code hl_class" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#af022a541195847f57183da50112ea4f5">lowerInterleaveIntrinsicToStore</a>(<a class="code hl_class" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *II,</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>                                       <a class="code hl_class" href="classllvm_1_1StoreInst.html">StoreInst</a> *SI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ad37b1f031f487d6e69553ec06518c219">isLegalAddImmediate</a>(int64_t) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a5c0904d6c43a3efd717031d09178dcc3">isLegalICmpImmediate</a>(int64_t) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#af8e97755935ce2a3c03a0ba055b310c2">isMulAddWithConstProfitable</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> AddNode,</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>                                   <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> ConstNode) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span> </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ad3b9542cd71de589d049139d68ab6589">shouldConsiderGEPOffsetSplit</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>  <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a5de718ef1b1e3a0da7a3f35a139d5197">getOptimalMemOpType</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MemOp.html">MemOp</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span> </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ab72c286743e675ffbe81f7c9e9771fa5">getOptimalMemOpLLT</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MemOp.html">MemOp</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"></span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">  /// Return true if the addressing mode represented by AM is legal for this</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">  /// target, for a load/store of the specified type.</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ae854a8e8c09efe0960eaae718304b77d">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keyword">const</span> <a class="code hl_enumeration" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>                             <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>                             <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  int64_t <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a2789f36b6ade6b507b2fb7cf6e4f49e9">getPreferredLargeGEPBaseOffset</a>(int64_t MinOffset,</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>                                         int64_t MaxOffset) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"></span> </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">  /// Return true if an FMA operation is faster than a pair of fmul and fadd</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">  /// instructions. fmuladd intrinsics will be expanded to FMAs when this method</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">  /// returns true, otherwise fmuladd is expanded to fmul + fadd.</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa5bf9253e7424a041215974fc5696ac8">isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>                                  <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa5bf9253e7424a041215974fc5696ac8">isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#acaa0f01ce8216a0cc8704e2a086805c2">generateFMAsInMachineCombiner</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>                                     <a class="code hl_enumeration" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ad687d3401b5b0769d08e78fcdb51acb2">getScratchRegisters</a>(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ae33d5b14ea69e8e72a00f6531649c92a">getRoundingControlRegisters</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"></span> </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">  /// Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask.</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aecbd41e7754d9ca4d664dfa0d9df8510">isDesirableToCommuteWithShift</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>                                     <a class="code hl_enumeration" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ab7385539857df582900994505040ae3f">  730</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ab7385539857df582900994505040ae3f">isDesirableToPullExtFromShl</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  }</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"></span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">  /// Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask.</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aec5f3889dfe7e8587557d1addb3a367c">isDesirableToCommuteXorWithShift</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"></span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">  /// Return true if it is profitable to fold a pair of shifts into a mask.</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#acefcea723a8cd3136dae2d39a8dd7ca9">shouldFoldConstantShiftPairToMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>                                         <a class="code hl_enumeration" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span> </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a06dd823fa615051cc96e1d7b9de7a2bb">shouldFoldSelectWithIdentityConstant</a>(<span class="keywordtype">unsigned</span> BinOpcode,</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>                                            <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"></span> </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">  /// Returns true if it is beneficial to convert a load of a constant</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">  /// to just the constant itself.</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a3b40229ffa0ce512148acc985d56136c">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm,</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>                                         <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"></span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">  /// Return true if EXTRACT_SUBVECTOR is cheap for this result type</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment">  /// with this index.</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ae1f54fa7a42bfe0913b9fe2e869a958c">isExtractSubvectorCheap</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> ResVT, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> SrcVT,</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>                               <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a7b9dee3428eaf04d856ffd6dab85b024">  754</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a7b9dee3428eaf04d856ffd6dab85b024">shouldFormOverflowOp</a>(<span class="keywordtype">unsigned</span> Opcode, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>                            <span class="keywordtype">bool</span> MathUsed)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>    <span class="comment">// Using overflow ops for overflow checks only should beneficial on</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>    <span class="comment">// AArch64.</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetLoweringBase.html#a1b6f74fbe8b15567434fa5d20a540c5c">TargetLowering::shouldFormOverflowOp</a>(Opcode, VT, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  }</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a8631130c37aa54ae6c9127abc5fe392a">emitLoadLinked</a>(<a class="code hl_class" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;Builder, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *ValueTy, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>                        <a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a6245f16ff5b8230d2ed89127bf27efa8">emitStoreConditional</a>(<a class="code hl_class" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;Builder, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *Val, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>                              <a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span> </div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ad8f3e687e3d51ff7367011e81564c20e">emitAtomicCmpXchgNoStoreLLBalance</a>(<a class="code hl_class" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;Builder) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ace4241dfdb194e5c81c875b5be782213">isOpSuitableForLDPSTP</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a6b0a106d77d380a71597433b5ac286ca">isOpSuitableForLSE128</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a9f1799dbf712799df049d22347e1362e">isOpSuitableForRCPC3</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ab1d674bbe9aa52ee2ee2d2a3b6442e33">shouldInsertFencesForAtomic</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a29af3321cb077df4a9d6f4a981366fdc">shouldInsertTrailingFenceForAtomicStore</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a62ca2fe454c98ca30dd17d0b37ba3534">shouldExpandAtomicLoadInIR</a>(<a class="code hl_class" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ab5564f8fe97e73dd2f2cb8a76bbd3474">shouldExpandAtomicStoreInIR</a>(<a class="code hl_class" href="classllvm_1_1StoreInst.html">StoreInst</a> *SI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a7c188b2e9f8e7ab4da2a49c83acd299c">shouldExpandAtomicRMWInIR</a>(<a class="code hl_class" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span> </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a70a83c8d008bb40c08c02d3238a992a3">shouldExpandAtomicCmpXchgInIR</a>(<a class="code hl_class" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a96f0f8971f93522080cecc62242d57ef">useLoadStackGuardNode</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">TargetLoweringBase::LegalizeTypeAction</a></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a1885796ae6d5528e9544ad558881e46b">getPreferredVectorAction</a>(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"></span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">  /// If the target has a standard location for the stack protector cookie,</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">  /// returns the address of that location. Otherwise, returns nullptr.</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ac887f4f420c78b4d95f669030c4c4464">getIRStackGuard</a>(<a class="code hl_class" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span> </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a859081e342a8a97b3648873ae3df252d">insertSSPDeclarations</a>(<a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#af493092261037debb1fad82108301fdf">getSDagStackGuard</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>  <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a7aeb9c73ff9505a01d6bef9d1f6f6c6e">getSSPStackGuardCheck</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"></span> </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">  /// If the target has a standard location for the unsafe stack pointer,</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">  /// returns the address of that location. Otherwise, returns nullptr.</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a98a5a7a00d7d117c9560524236a559d0">getSafeStackPointerLocation</a>(<a class="code hl_class" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"></span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">  /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">  /// exception address on entry to an EH pad.</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ab8fedc74d46a46e8e246cb28b8a3850d">  804</a></span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ab8fedc74d46a46e8e246cb28b8a3850d">getExceptionPointerRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>    <span class="comment">// FIXME: This is a guess. Has this been defined yet?</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>    <span class="keywordflow">return</span> AArch64::X0;</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  }</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"></span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">  /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment">  /// exception typeid on entry to a landing pad.</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a181674aa31d76fa8a08b53eed4d5d10c">  812</a></span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a181674aa31d76fa8a08b53eed4d5d10c">getExceptionSelectorRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>    <span class="comment">// FIXME: This is a guess. Has this been defined yet?</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>    <span class="keywordflow">return</span> AArch64::X1;</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  }</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span> </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a494cbaa147365ad6fd75c3bb3297c8bd">isIntDivCheap</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code hl_class" href="classllvm_1_1AttributeList.html">AttributeList</a> Attr) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span> </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aed95d04e02c9b7a8a028cddb1ba02b70">  819</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aed95d04e02c9b7a8a028cddb1ba02b70">canMergeStoresTo</a>(<span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">AddressSpace</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>    <span class="comment">// Do not merge to float value size (128 bytes) if no implicit</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>    <span class="comment">// float attribute is set.</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>    <span class="keywordtype">bool</span> NoFloat = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(Attribute::NoImplicitFloat);</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>    <span class="keywordflow">if</span> (NoFloat)</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>      <span class="keywordflow">return</span> (MemVT.<a class="code hl_function" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt;= 64);</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  }</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa15ed7ca8d8275ec7a500744af929f25">  831</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa15ed7ca8d8275ec7a500744af929f25">isCheapToSpeculateCttz</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  }</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span> </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa9e23630139a36d636d43c0084ed4c85">  835</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa9e23630139a36d636d43c0084ed4c85">isCheapToSpeculateCtlz</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  }</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span> </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a9a2764d23b64e6bb68a0025d4eab6b29">isMaskAndCmp0FoldingBeneficial</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> &amp;AndI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a17675bf9596afe087d90140ef0e52485">  841</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a17675bf9596afe087d90140ef0e52485">hasAndNotCompare</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> V)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>    <span class="comment">// We can use bics for any scalar.</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>    <span class="keywordflow">return</span> V.getValueType().isScalarInteger();</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>  }</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span> </div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa69a30633eb175372a93a42bfc5d89f2">  846</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa69a30633eb175372a93a42bfc5d89f2">hasAndNot</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>    <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code hl_variable" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.getValueType();</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>    <span class="keywordflow">if</span> (!VT.<a class="code hl_function" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a17675bf9596afe087d90140ef0e52485">hasAndNotCompare</a>(<a class="code hl_variable" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>);</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span> </div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>    <a class="code hl_class" href="classllvm_1_1TypeSize.html">TypeSize</a> TS = VT.<a class="code hl_function" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>    <span class="comment">// TODO: We should be able to use bic/bif too for SVE.</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>    <span class="keywordflow">return</span> !TS.<a class="code hl_function" href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#a9188f84e1dd67530330dcab9cae787d7">isScalable</a>() &amp;&amp; TS.<a class="code hl_function" href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#a33880aaca0ad05e5f1557f079305bde5">getFixedValue</a>() &gt;= 64; <span class="comment">// vector &#39;bic&#39;</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>  }</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ab7ba1399d23ed2bdf2123d00db72cee2">shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a>(</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>      <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="code hl_class" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *XC, <a class="code hl_class" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>,</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>      <span class="keywordtype">unsigned</span> OldShiftOpcode, <span class="keywordtype">unsigned</span> NewShiftOpcode,</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>      <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span> </div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">ShiftLegalizationStrategy</a></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a6667df004a39c249e82595e8c06841ca">preferredShiftLegalizationStrategy</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>                                     <span class="keywordtype">unsigned</span> ExpansionFactor) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ad3e6a84b6c78f3b26132a2f124749347">  866</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ad3e6a84b6c78f3b26132a2f124749347">shouldTransformSignedTruncationCheck</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> XVT,</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>                                            <span class="keywordtype">unsigned</span> KeptBits)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>    <span class="comment">// For vectors, we don&#39;t have a preference..</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>    <span class="keywordflow">if</span> (XVT.<a class="code hl_function" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span> </div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>    <span class="keyword">auto</span> VTIsOk = [](<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) -&gt; <span class="keywordtype">bool</span> {</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>      <span class="keywordflow">return</span> VT == MVT::i8 || VT == MVT::i16 || VT == MVT::i32 ||</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>             VT == MVT::i64;</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>    };</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    <span class="comment">// We are ok with KeptBitsVT being byte/word/dword, what SXT supports.</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>    <span class="comment">// XVT will be larger than KeptBitsVT.</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>    <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> KeptBitsVT = <a class="code hl_function" href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">MVT::getIntegerVT</a>(KeptBits);</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>    <span class="keywordflow">return</span> VTIsOk(XVT) &amp;&amp; VTIsOk(KeptBitsVT);</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>  }</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a6249d1435318ffc44640d1b46f4ac294">preferIncOfAddToSubOfNot</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a406599321c7231224a41d58cbe973b15">shouldConvertFpToSat</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> FPVT, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span> </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a8f7195ae01dbf398aa952b18f7ac28b2">isComplexDeinterleavingSupported</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#acaa6c3509bbddcd993aeec7334361c9d">isComplexDeinterleavingOperationSupported</a>(</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>      <a class="code hl_enumeration" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764">ComplexDeinterleavingOperation</a> <a class="code hl_variable" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a>, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span> </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a7ea782436f7a688ebb717a91808b9c5d">createComplexDeinterleavingIR</a>(</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>      <a class="code hl_class" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_enumeration" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764">ComplexDeinterleavingOperation</a> OperationType,</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>      <a class="code hl_enumeration" href="namespacellvm.html#a9ffbf98bd55746f804742b79f524ac7f">ComplexDeinterleavingRotation</a> Rotation, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *InputA, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *InputB,</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>      <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">Accumulator</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a049804b3fe8b5e8ddea9a1d2c15882b9">  896</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a049804b3fe8b5e8ddea9a1d2c15882b9">supportSplitCSR</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>    <span class="keywordflow">return</span> MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a> &amp;&amp;</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>           MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(Attribute::NoUnwind);</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>  }</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a15bcdc727d8a841f1bc89a276b7eab72">initializeSplitCSR</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Entry) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a23393317cdaeed97903d191dcc6c84f8">insertCopiesSplitCSR</a>(</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>      <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Entry,</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineBasicBlock *&gt;</a> &amp;Exits) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span> </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aeed6ff19584b28f6a534e1aa8ed60037">  905</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aeed6ff19584b28f6a534e1aa8ed60037">supportSwiftError</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  }</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span> </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#af881f3ff352fcf2103ed1f1e8df2eea7">  909</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#af881f3ff352fcf2103ed1f1e8df2eea7">supportKCFIBundles</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span> </div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ae6e03361f09a5b06dc299f6ee1c76ca4">EmitKCFICheck</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>                              <a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"></span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">  /// Enable aggressive FMA fusion on targets that want it.</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#af35d763b74cc1ae6f4da3a698b6e3027">enableAggressiveFMAFusion</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"></span> </div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment">  /// Returns the size of the platform&#39;s va_list object.</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a205e757ebb66d5477f9ec152d6adcf8b">getVaListSizeInBits</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment"></span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">  /// Returns true if \p VecTy is a legal interleaved access type. This</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">  /// function checks the vector element type and the overall width of the</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">  /// vector.</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a85764bb37db07737ed0058c352f4c3b7">isLegalInterleavedAccessType</a>(<a class="code hl_class" href="classllvm_1_1VectorType.html">VectorType</a> *VecTy, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>                                    <span class="keywordtype">bool</span> &amp;UseScalable) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment"></span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">  /// Returns the number of interleaved accesses that will be generated when</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">  /// lowering accesses of the given type.</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a365f29ab21721393fe82ff3ae4554e5e">getNumInterleavedAccesses</a>(<a class="code hl_class" href="classllvm_1_1VectorType.html">VectorType</a> *VecTy, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>                                     <span class="keywordtype">bool</span> UseScalable) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span> </div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a55ec39e405ec6b7dca5cdd266ced41ed">getTargetMMOFlags</a>(</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span> </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a85b96f315b961f037b6aedfca25133c5">functionArgumentNeedsConsecutiveRegisters</a>(</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>      <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"></span> </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">  /// Used for exception handling on Win64.</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ab85e6fcf7b8d3785c437808d101bd14f">needsFixedCatchObjects</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span> </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a790e9b70f12899a4cb2aefd33826ee7d">fallBackToDAGISel</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> &amp;Inst) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment"></span> </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">  /// SVE code generation for fixed length vectors does not custom lower</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">  /// BUILD_VECTOR. This makes BUILD_VECTOR legalisation a source of stores to</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">  /// merge. However, merging them creates a BUILD_VECTOR that is just as</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">  /// illegal as the original, thus leading to an infinite legalisation loop.</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">  /// NOTE: Once BUILD_VECTOR is legal or can be custom lowered for all legal</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment">  /// vector types this override can be removed.</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aff2977da8eaad9875d1b5c9d3401e452">mergeStoresAfterLegalization</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span> </div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  <span class="comment">// If the platform/function should have a redzone, return the size in bytes.</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa4502ed00aa357af2b923730584885d7">  953</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa4502ed00aa357af2b923730584885d7">getRedZoneSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(Attribute::NoRedZone))</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>    <span class="keywordflow">return</span> 128;</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>  }</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span> </div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ae7774721462886f7e79d72a94a121721">isAllActivePredicate</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a1bdd144ce64dea5afb172d742184c997">getPromotedVTForPredicate</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a9409a43cdbf7e602589114de4e2daf4d">getAsmOperandValueType</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>                             <span class="keywordtype">bool</span> AllowUnknown = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#af86f6febc25487d02d7904252e2a107d">shouldExpandGetActiveLaneMask</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> OpVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span> </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a2b885204397a6fe1874c2c784015eb83">shouldExpandCttzElements</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment"></span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">  /// If a change in streaming mode is required on entry to/return from a</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">  /// function call it emits and returns the corresponding SMSTART or SMSTOP node.</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">  /// \p Entry tells whether this is before/after the Call, which is necessary</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">  /// because PSTATE.SM is only queried once.</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a15cd42b8031d1dfd60efa2c81f81509e">changeStreamingMode</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm.html#afdccf3ff7a8dfaa084b07c1fb417bbe2a2faec1f9f8cc7f8f40d521c4dd574f49">Enable</a>,</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>                              <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> InGlue,</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>                              <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> PStateSM, <span class="keywordtype">bool</span> Entry) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span> </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a6e9dd7ae294939f7a90d9dc64148ddc1">  977</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a6e9dd7ae294939f7a90d9dc64148ddc1">isVScaleKnownToBeAPowerOfTwo</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span> </div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  <span class="comment">// Normally SVE is only used for byte size vectors that do not fit within a</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  <span class="comment">// NEON vector. This changes when OverrideNEON is true, allowing SVE to be</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  <span class="comment">// used for 64bit and 128bit vectors as well.</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#afa8bfec034d066ec24d18d3fd76ac590">useSVEForFixedLengthVectorVT</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">bool</span> OverrideNEON = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span> </div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  <span class="comment">// Follow NEON ABI rules even when using SVE for fixed length vectors.</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a0f1ad23af20c2a0b3e3f5c0a995c1969">getRegisterTypeForCallingConv</a>(<a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>                                    <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a3f4445d350e1253b4c05ab25011d766d">getNumRegistersForCallingConv</a>(<a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context,</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>                                         <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>                                         <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ac477f229337de92be9c48dae99bf5546">getVectorTypeBreakdownForCallingConv</a>(<a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context,</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>                                                <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>                                                <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> &amp;IntermediateVT,</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>                                                <span class="keywordtype">unsigned</span> &amp;NumIntermediates,</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>                                                <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;RegisterVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"></span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">  /// True if stack clash protection is enabled for this functions.</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a58613f0e5460e846c1753949ec0d8aff">hasInlineStackProbe</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span> </div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">  /// Keep a pointer to the AArch64Subtarget around so that we can</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">  /// make the right decision when generating code for different targets.</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget;</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span> </div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  <span class="keywordtype">bool</span> isExtFreeImpl(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *Ext) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span> </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>  <span class="keywordtype">void</span> addTypeForNEON(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  <span class="keywordtype">void</span> addTypeForFixedLengthSVE(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT, <span class="keywordtype">bool</span> StreamingSVE);</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>  <span class="keywordtype">void</span> addDRTypeForNEON(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>  <span class="keywordtype">void</span> addQRTypeForNEON(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span> </div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  <span class="keywordtype">unsigned</span> allocateLazySaveBuffer(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>                                  <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFormalArguments(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv,</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>                               <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>                               <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span> </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  <span class="keywordtype">void</span> AdjustInstrPostInstrSelection(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>                                     <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_class" href="classNode.html">Node</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerCall(CallLoweringInfo &amp; <span class="comment">/*CLI*/</span>,</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>                    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span> </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerCallResult(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> InGlue,</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>                          <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;RVLocs,</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>                          <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals, <span class="keywordtype">bool</span> isThisReturn,</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>                          <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> ThisVal, <span class="keywordtype">bool</span> RequiresSMChange) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerLOAD(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSTORE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerStore128(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerABS(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerMGATHER(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerMSCATTER(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerMLOAD(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_W_CHAIN(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_WO_CHAIN(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_VOID(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span> </div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>  isEligibleForTailCallOptimization(<span class="keyword">const</span> CallLoweringInfo &amp;CLI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment"></span> </div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">  /// Finds the incoming stack arguments which overlap the given fixed stack</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">  /// object and incorporates their load into the current chain. This prevents</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">  /// an upcoming store from clobbering the stack argument before it&#39;s used.</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> addTokenForArgument(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>                              <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI, <span class="keywordtype">int</span> ClobberedFI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span> </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  <span class="keywordtype">bool</span> DoesCalleeRestoreStack(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallCC, <span class="keywordtype">bool</span> TailCallOpt) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span> </div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  <span class="keywordtype">void</span> saveVarArgRegisters(<a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>                           <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span> </div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  <span class="keywordtype">bool</span> CanLowerReturn(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>                      <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>                      <a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span> </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerReturn(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>                      <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span> </div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getTargetNode(<a class="code hl_class" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> Ty, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>                        <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getTargetNode(<a class="code hl_class" href="classllvm_1_1JumpTableSDNode.html">JumpTableSDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> Ty, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>                        <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getTargetNode(<a class="code hl_class" href="classllvm_1_1ConstantPoolSDNode.html">ConstantPoolSDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> Ty, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>                        <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getTargetNode(<a class="code hl_class" href="classllvm_1_1BlockAddressSDNode.html">BlockAddressSDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> Ty, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>                        <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getTargetNode(<a class="code hl_class" href="classllvm_1_1ExternalSymbolSDNode.html">ExternalSymbolSDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> Ty, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>                        <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getGOT(NodeTy *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Flags = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getAddrLarge(NodeTy *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Flags = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getAddr(NodeTy *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Flags = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getAddrTiny(NodeTy *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Flags = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDROFRETURNADDR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalTLSAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerDarwinGlobalTLSAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerELFGlobalTLSAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerELFTLSLocalExec(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> ThreadBase,</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerELFTLSDescCallSeq(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> SymAddr, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>                                 <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerWindowsGlobalTLSAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSETCC(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSETCCCARRY(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerBR_CC(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT_CC(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT_CC(<a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>,</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>                         <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> TVal, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> FVal, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>                         <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerJumpTable(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerBR_JT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerConstantPool(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerBlockAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerAAPCS_VASTART(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerDarwin_VASTART(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerWin64_VASTART(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVASTART(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVACOPY(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVAARG(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFRAMEADDR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSPONENTRY(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerRETURNADDR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerGET_ROUNDING(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSET_ROUNDING(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerINSERT_VECTOR_ELT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_VECTOR_ELT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTOR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerZERO_EXTEND_VECTOR_INREG(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_SHUFFLE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSPLAT_VECTOR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerDUPQLane(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerToPredicatedOp(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>                              <span class="keywordtype">unsigned</span> NewOp) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerToScalableOp(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_SPLICE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_SUBVECTOR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerINSERT_SUBVECTOR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_DEINTERLEAVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_INTERLEAVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerDIV(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerMUL(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorSRA_SRL_SHL(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftParts(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSETCC(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTPOP_PARITY(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTTZ(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerBitreverse(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerMinMax(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFCOPYSIGN(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_EXTEND(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_ROUND(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorFP_TO_INT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorFP_TO_INT_SAT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_TO_INT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_TO_INT_SAT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerINT_TO_FP(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorINT_TO_FP(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorOR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerXOR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORS(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFSINCOS(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITCAST(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSCALE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerTRUNCATE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECREDUCE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_LOAD_AND(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerWindowsDYNAMIC_STACKALLOC(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerInlineDYNAMIC_STACKALLOC(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerDYNAMIC_STACKALLOC(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span> </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerAVG(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> NewOp) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span> </div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorIntDivideToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>                                               <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorIntExtendToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>                                               <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorLoadToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorMLoadToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECREDUCE_SEQ_FADD(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> ScalarOp, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerPredReductionToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> ScalarOp, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerReductionToSVE(<span class="keywordtype">unsigned</span> Opcode, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> ScalarOp,</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>                              <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorSelectToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorSetccToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorStoreToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorMStoreToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>                                            <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorTruncateToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>                                              <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthExtractVectorElt(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthInsertVectorElt(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthBitcastToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthConcatVectorsToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>                                             <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthFPExtendToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthFPRoundToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthIntToFPToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthFPToIntToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVECTOR_SHUFFLEToSVE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>                                              <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span> </div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> BuildSDIVPow2(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>                        <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;Created) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> BuildSREMPow2(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>                        <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;Created) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getSqrtEstimate(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>                          <span class="keywordtype">int</span> &amp;ExtraSteps, <span class="keywordtype">bool</span> &amp;UseOneConst,</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>                          <span class="keywordtype">bool</span> Reciprocal) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getRecipEstimate(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>                           <span class="keywordtype">int</span> &amp;ExtraSteps) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getSqrtInputTest(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>                           <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1DenormalMode.html">DenormalMode</a> &amp;<a class="code hl_variable" href="RegAllocEvictionAdvisor_8cpp.html#aef71c4b21823f236e70cc6d62375adcd">Mode</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getSqrtResultForDenormInput(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Operand,</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>                                      <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>  <span class="keywordtype">unsigned</span> combineRepeatedFPDivisors() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span> </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> getConstraintType(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> getRegisterByName(<span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code hl_define" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> VT,</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment"></span> </div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">  /// Examine constraint string and operand type and determine a weight value.</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment">  /// The operand object must already have been set up with the operand type.</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment"></span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>  getSingleConstraintMatchWeight(AsmOperandInfo &amp;<a class="code hl_variable" href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a>,</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>                                 <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span> </div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>  std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>  getRegForInlineAsmConstraint(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>                               <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span> </div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *LowerXConstraint(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> ConstraintVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>  <span class="keywordtype">void</span> LowerAsmOperandForConstraint(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Constraint,</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>                                    std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>                                    <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span> </div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>  <a class="code hl_enumeration" href="classllvm_1_1InlineAsm.html#af73223719f15f8ca95f36ce43aa9d6d0">InlineAsm::ConstraintCode</a></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>  getInlineAsmMemConstraint(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>    <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;Q&quot;</span>)</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1InlineAsm.html#af73223719f15f8ca95f36ce43aa9d6d0af09564c9ca56850d4cd6b3319e541aee">InlineAsm::ConstraintCode::Q</a>;</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>    <span class="comment">// FIXME: clang has code for &#39;Ump&#39;, &#39;Utf&#39;, &#39;Usa&#39;, and &#39;Ush&#39; but these are</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>    <span class="comment">//        followed by llvm_unreachable so we&#39;ll leave them unimplemented in</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>    <span class="comment">//        the backend for now.</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetLowering.html#a3acbc2d34d9a6d35b63a04f0ae20136c">TargetLowering::getInlineAsmMemConstraint</a>(ConstraintCode);</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>  }</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment"></span> </div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment">  /// Handle Lowering flag assembly outputs.</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="comment"></span>  SDValue LowerAsmOutputForConstraint(SDValue &amp;Chain, SDValue &amp;Flag,</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>                                      <span class="keyword">const</span> SDLoc &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>                                      <span class="keyword">const</span> AsmOperandInfo &amp;Constraint,</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>                                      SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span> </div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>  <span class="keywordtype">bool</span> shouldExtendGSIndex(EVT VT, EVT &amp;EltTy) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>  <span class="keywordtype">bool</span> shouldRemoveExtendFromGSIndex(SDValue Extend, EVT DataVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>  <span class="keywordtype">bool</span> isVectorLoadExtDesirable(SDValue ExtVal) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>  <span class="keywordtype">bool</span> isUsedByReturnOnly(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDValue &amp;Chain) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>  <span class="keywordtype">bool</span> mayBeEmittedAsTailCall(<span class="keyword">const</span> CallInst *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>  <span class="keywordtype">bool</span> getIndexedAddressParts(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDNode *<a class="code hl_typedef" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, SDValue &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>                              SDValue &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>  <span class="keywordtype">bool</span> getPreIndexedAddressParts(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDValue &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, SDValue &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>                                 <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>                                 SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>  <span class="keywordtype">bool</span> getPostIndexedAddressParts(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDNode *<a class="code hl_typedef" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, SDValue &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>                                  SDValue &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>                                  SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>  <span class="keywordtype">bool</span> isIndexingLegal(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Register <a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, Register <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>                       <span class="keywordtype">bool</span> IsPre, MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span> </div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>  <span class="keywordtype">void</span> ReplaceNodeResults(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SmallVectorImpl&lt;SDValue&gt; &amp;<a class="code hl_variable" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>                          SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>  <span class="keywordtype">void</span> ReplaceBITCASTResults(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SmallVectorImpl&lt;SDValue&gt; &amp;<a class="code hl_variable" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>                             SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>  <span class="keywordtype">void</span> ReplaceExtractSubVectorResults(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>                                      SmallVectorImpl&lt;SDValue&gt; &amp;<a class="code hl_variable" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>                                      SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span> </div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>  <span class="keywordtype">bool</span> shouldNormalizeToSelectSequence(LLVMContext &amp;, EVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span> </div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>  <span class="keywordtype">void</span> finalizeLowering(MachineFunction &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>  <span class="keywordtype">bool</span> shouldLocalize(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>                      <span class="keyword">const</span> TargetTransformInfo *<a class="code hl_typedef" href="namespacellvm.html#aa0d69e81725c10fa5407f0bf34462068">TTI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span> </div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>  <span class="keywordtype">bool</span> SimplifyDemandedBitsForTargetNode(SDValue <a class="code hl_typedef" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>,</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>                                         <span class="keyword">const</span> APInt &amp;OriginalDemandedBits,</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>                                         <span class="keyword">const</span> APInt &amp;OriginalDemandedElts,</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>                                         KnownBits &amp;Known,</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>                                         TargetLoweringOpt &amp;TLO,</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>                                         <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>  <span class="keywordtype">bool</span> isTargetCanonicalConstantNode(SDValue <a class="code hl_typedef" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>  <span class="comment">// With the exception of data-predicate transitions, no instructions are</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>  <span class="comment">// required to cast between legal scalable vector types. However:</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>  <span class="comment">//  1. Packed and unpacked types have different bit lengths, meaning BITCAST</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>  <span class="comment">//     is not universally useable.</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>  <span class="comment">//  2. Most unpacked integer types are not legal and thus integer extends</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>  <span class="comment">//     cannot be used to convert between unpacked and packed types.</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <span class="comment">// These can make &quot;bitcasting&quot; a multiphase process. REINTERPRET_CAST is used</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>  <span class="comment">// to transition between unpacked and packed types of the same element type,</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  <span class="comment">// with BITCAST used otherwise.</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  <span class="comment">// This function does not handle predicate bitcasts.</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>  SDValue getSVESafeBitCast(EVT VT, SDValue <a class="code hl_typedef" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span> </div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  <span class="comment">// Returns the runtime value for PSTATE.SM by generating a call to</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>  <span class="comment">// __arm_sme_state.</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>  SDValue getRuntimePStateSM(SelectionDAG &amp;DAG, SDValue Chain, SDLoc <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>                             EVT VT) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span> </div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>  <span class="keywordtype">bool</span> preferScalarizeSplat(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span> </div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>  <span class="keywordtype">unsigned</span> getMinimumJumpTableEntries() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>};</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span> </div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="keyword">namespace </span>AArch64 {</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>FastISel *<a class="code hl_function" href="namespacellvm_1_1AArch64.html#ad6a46b5fa0c0be4df0f957b751654025">createFastISel</a>(FunctionLoweringInfo &amp;funcInfo,</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>                         <span class="keyword">const</span> TargetLibraryInfo *libInfo);</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>} <span class="comment">// end namespace AArch64</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span> </div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span> </div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a></div><div class="ttdeci">@ Accumulator</div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00072">AArch64SLSHardening.cpp:72</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00073">AArch64SLSHardening.cpp:73</a></div></div>
<div class="ttc" id="aAArch64SMEAttributes_8h_html"><div class="ttname"><a href="AArch64SMEAttributes_8h.html">AArch64SMEAttributes.h</a></div></div>
<div class="ttc" id="aAArch64_8h_html"><div class="ttname"><a href="AArch64_8h.html">AArch64.h</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00769">AliasAnalysis.cpp:769</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a11d755651840a5529d15260aacde92f3"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="aCallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a9df82a8be2f17e80535a8937bf23e022"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00079">ELFObjHandler.cpp:79</a></div></div>
<div class="ttc" id="aErlangGCPrinter_8cpp_html_a7ad930f7345a8faa5e6132305e2a6f49"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00112">IRTranslator.cpp:112</a></div></div>
<div class="ttc" id="aIR_2Instruction_8h_html"><div class="ttname"><a href="IR_2Instruction_8h.html">Instruction.h</a></div></div>
<div class="ttc" id="aLVLGen_8cpp_html_a0a198e38a5def54ba58bebc655eda8e7"><div class="ttname"><a href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a></div><div class="ttdeci">#define RegName(no)</div></div>
<div class="ttc" id="aLazyValueInfo_8cpp_html_ad7f64bcc544dcefb2e068282af1c549d"><div class="ttname"><a href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00059">LazyValueInfo.cpp:59</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Disassembler_8cpp_source.html#l00142">MSP430Disassembler.cpp:142</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01875">MachineSink.cpp:1875</a></div></div>
<div class="ttc" id="aOcamlGCPrinter_8cpp_html_a93c84752b140ee7b31646fc34cfa0dc2"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="aPPCReduceCRLogicals_8cpp_html_a5b2aa9d3f9f3a7b2d123fef7c5328b8f"><div class="ttname"><a href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a></div><div class="ttdeci">PowerPC Reduce CR logical Operation</div><div class="ttdef"><b>Definition:</b> <a href="PPCReduceCRLogicals_8cpp_source.html#l00735">PPCReduceCRLogicals.cpp:735</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="aRegAllocEvictionAdvisor_8cpp_html_aef71c4b21823f236e70cc6d62375adcd"><div class="ttname"><a href="RegAllocEvictionAdvisor_8cpp.html#aef71c4b21823f236e70cc6d62375adcd">Mode</a></div><div class="ttdeci">static cl::opt&lt; RegAllocEvictionAdvisorAnalysis::AdvisorMode &gt; Mode(&quot;regalloc-enable-advisor&quot;, cl::Hidden, cl::init(RegAllocEvictionAdvisorAnalysis::AdvisorMode::Default), cl::desc(&quot;Enable regalloc advisor mode&quot;), cl::values(clEnumValN(RegAllocEvictionAdvisorAnalysis::AdvisorMode::Default, &quot;default&quot;, &quot;Default&quot;), clEnumValN(RegAllocEvictionAdvisorAnalysis::AdvisorMode::Release, &quot;release&quot;, &quot;precompiled&quot;), clEnumValN(RegAllocEvictionAdvisorAnalysis::AdvisorMode::Development, &quot;development&quot;, &quot;for training&quot;)))</div></div>
<div class="ttc" id="aSelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code.</div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a87b8bfbbe9d8f7146d7f20a5fb42efd0"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a></div><div class="ttdeci">Value * RHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00076">X86PartialReduction.cpp:76</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a9e1483f7215664a2315c53c3558d9a8d"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a></div><div class="ttdeci">Value * LHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00075">X86PartialReduction.cpp:75</a></div></div>
<div class="ttc" id="aclassNode_html"><div class="ttname"><a href="classNode.html">Node</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l00162">ItaniumDemangle.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00038">AArch64Subtarget.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html">llvm::AArch64TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00540">AArch64ISelLowering.h:540</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a01cb590e9c05c3675fe75693d84b3120"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">llvm::AArch64TargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if it's free to truncate a value of type FromTy to type ToTy.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14730">AArch64ISelLowering.cpp:14730</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a049804b3fe8b5e8ddea9a1d2c15882b9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a049804b3fe8b5e8ddea9a1d2c15882b9">llvm::AArch64TargetLowering::supportSplitCSR</a></div><div class="ttdeci">bool supportSplitCSR(MachineFunction *MF) const override</div><div class="ttdoc">Return true if the target supports that a subset of CSRs for the given machine function is handled ex...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00896">AArch64ISelLowering.h:896</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a06dd823fa615051cc96e1d7b9de7a2bb"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a06dd823fa615051cc96e1d7b9de7a2bb">llvm::AArch64TargetLowering::shouldFoldSelectWithIdentityConstant</a></div><div class="ttdeci">bool shouldFoldSelectWithIdentityConstant(unsigned BinOpcode, EVT VT) const override</div><div class="ttdoc">Return true if pulling a binary operation into a select with an identity constant is profitable.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16456">AArch64ISelLowering.cpp:16456</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a0b5597ce1a7049500d0b30bef14951ca"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a0b5597ce1a7049500d0b30bef14951ca">llvm::AArch64TargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</div><div class="ttdoc">Returns true if the target can instruction select the specified FP immediate natively.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10271">AArch64ISelLowering.cpp:10271</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a0f1ad23af20c2a0b3e3f5c0a995c1969"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a0f1ad23af20c2a0b3e3f5c0a995c1969">llvm::AArch64TargetLowering::getRegisterTypeForCallingConv</a></div><div class="ttdeci">MVT getRegisterTypeForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Certain combinations of ABIs, Targets and features require that types are legal for some operations a...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l27064">AArch64ISelLowering.cpp:27064</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a15bcdc727d8a841f1bc89a276b7eab72"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a15bcdc727d8a841f1bc89a276b7eab72">llvm::AArch64TargetLowering::initializeSplitCSR</a></div><div class="ttdeci">void initializeSplitCSR(MachineBasicBlock *Entry) const override</div><div class="ttdoc">Perform necessary initialization to handle a subset of CSRs explicitly via copies.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25432">AArch64ISelLowering.cpp:25432</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a15cd42b8031d1dfd60efa2c81f81509e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a15cd42b8031d1dfd60efa2c81f81509e">llvm::AArch64TargetLowering::changeStreamingMode</a></div><div class="ttdeci">SDValue changeStreamingMode(SelectionDAG &amp;DAG, SDLoc DL, bool Enable, SDValue Chain, SDValue InGlue, SDValue PStateSM, bool Entry) const</div><div class="ttdoc">If a change in streaming mode is required on entry to/return from a function call it emits and return...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07519">AArch64ISelLowering.cpp:7519</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a16eb7e7dd4fd476ad2fa83cfb84c068d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a16eb7e7dd4fd476ad2fa83cfb84c068d">llvm::AArch64TargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02151">AArch64ISelLowering.cpp:2151</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a17675bf9596afe087d90140ef0e52485"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a17675bf9596afe087d90140ef0e52485">llvm::AArch64TargetLowering::hasAndNotCompare</a></div><div class="ttdeci">bool hasAndNotCompare(SDValue V) const override</div><div class="ttdoc">Return true if the target should transform: (X &amp; Y) == Y —&gt; (~X &amp; Y) == 0 (X &amp; Y) !...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00841">AArch64ISelLowering.h:841</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a181674aa31d76fa8a08b53eed4d5d10c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a181674aa31d76fa8a08b53eed4d5d10c">llvm::AArch64TargetLowering::getExceptionSelectorRegister</a></div><div class="ttdeci">Register getExceptionSelectorRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception typeid on entry to a la...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00812">AArch64ISelLowering.h:812</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a1885796ae6d5528e9544ad558881e46b"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a1885796ae6d5528e9544ad558881e46b">llvm::AArch64TargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(MVT VT) const override</div><div class="ttdoc">Return the preferred vector type legalization action.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l24992">AArch64ISelLowering.cpp:24992</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a1bdd144ce64dea5afb172d742184c997"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a1bdd144ce64dea5afb172d742184c997">llvm::AArch64TargetLowering::getPromotedVTForPredicate</a></div><div class="ttdeci">EVT getPromotedVTForPredicate(EVT VT) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l26841">AArch64ISelLowering.cpp:26841</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a1c7cb6b368ef7cba8da95f1f11ed4fc0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a1c7cb6b368ef7cba8da95f1f11ed4fc0">llvm::AArch64TargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(ArrayRef&lt; int &gt; M, EVT VT) const override</div><div class="ttdoc">Return true if the given shuffle mask can be codegen'd directly, or if it should be stack expanded.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13764">AArch64ISelLowering.cpp:13764</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a205e757ebb66d5477f9ec152d6adcf8b"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a205e757ebb66d5477f9ec152d6adcf8b">llvm::AArch64TargetLowering::getVaListSizeInBits</a></div><div class="ttdeci">unsigned getVaListSizeInBits(const DataLayout &amp;DL) const override</div><div class="ttdoc">Returns the size of the platform's va_list object.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25537">AArch64ISelLowering.cpp:25537</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a23393317cdaeed97903d191dcc6c84f8"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a23393317cdaeed97903d191dcc6c84f8">llvm::AArch64TargetLowering::insertCopiesSplitCSR</a></div><div class="ttdeci">void insertCopiesSplitCSR(MachineBasicBlock *Entry, const SmallVectorImpl&lt; MachineBasicBlock * &gt; &amp;Exits) const override</div><div class="ttdoc">Insert explicit copies in entry and exit blocks.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25438">AArch64ISelLowering.cpp:25438</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a2789f36b6ade6b507b2fb7cf6e4f49e9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a2789f36b6ade6b507b2fb7cf6e4f49e9">llvm::AArch64TargetLowering::getPreferredLargeGEPBaseOffset</a></div><div class="ttdeci">int64_t getPreferredLargeGEPBaseOffset(int64_t MinOffset, int64_t MaxOffset) const override</div><div class="ttdoc">Return the prefered common base offset.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16310">AArch64ISelLowering.cpp:16310</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a29af3321cb077df4a9d6f4a981366fdc"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a29af3321cb077df4a9d6f4a981366fdc">llvm::AArch64TargetLowering::shouldInsertTrailingFenceForAtomicStore</a></div><div class="ttdeci">bool shouldInsertTrailingFenceForAtomicStore(const Instruction *I) const override</div><div class="ttdoc">Whether AtomicExpandPass should automatically insert a trailing fence without reducing the ordering f...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25069">AArch64ISelLowering.cpp:25069</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a2b885204397a6fe1874c2c784015eb83"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a2b885204397a6fe1874c2c784015eb83">llvm::AArch64TargetLowering::shouldExpandCttzElements</a></div><div class="ttdeci">bool shouldExpandCttzElements(EVT VT) const override</div><div class="ttdoc">Return true if the @llvm.experimental.cttz.elts intrinsic should be expanded using generic code in Se...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01834">AArch64ISelLowering.cpp:1834</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a34c1693d3ce9979ba45e1e9425cc806e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a34c1693d3ce9979ba45e1e9425cc806e">llvm::AArch64TargetLowering::EmitTileLoad</a></div><div class="ttdeci">MachineBasicBlock * EmitTileLoad(unsigned Opc, unsigned BaseReg, MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02783">AArch64ISelLowering.cpp:2783</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a365f29ab21721393fe82ff3ae4554e5e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a365f29ab21721393fe82ff3ae4554e5e">llvm::AArch64TargetLowering::getNumInterleavedAccesses</a></div><div class="ttdeci">unsigned getNumInterleavedAccesses(VectorType *VecTy, const DataLayout &amp;DL, bool UseScalable) const</div><div class="ttdoc">Returns the number of interleaved accesses that will be generated when lowering accesses of the given...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l15533">AArch64ISelLowering.cpp:15533</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a3b40229ffa0ce512148acc985d56136c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a3b40229ffa0ce512148acc985d56136c">llvm::AArch64TargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Returns true if it is beneficial to convert a load of a constant to just the constant itself.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16461">AArch64ISelLowering.cpp:16461</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a3f4445d350e1253b4c05ab25011d766d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a3f4445d350e1253b4c05ab25011d766d">llvm::AArch64TargetLowering::getNumRegistersForCallingConv</a></div><div class="ttdeci">unsigned getNumRegistersForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Certain targets require unusual breakdowns of certain types.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l27080">AArch64ISelLowering.cpp:27080</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a40581570b38300f3a21e2e8ec8c80839"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a40581570b38300f3a21e2e8ec8c80839">llvm::AArch64TargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Provide custom lowering hooks for some operations.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06133">AArch64ISelLowering.cpp:6133</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a406599321c7231224a41d58cbe973b15"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a406599321c7231224a41d58cbe973b15">llvm::AArch64TargetLowering::shouldConvertFpToSat</a></div><div class="ttdeci">bool shouldConvertFpToSat(unsigned Op, EVT FPVT, EVT VT) const override</div><div class="ttdoc">Should we generate fp_to_si_sat and fp_to_ui_sat from type FPVT to type VT from min(max(fptoi)) satur...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25496">AArch64ISelLowering.cpp:25496</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a494cbaa147365ad6fd75c3bb3297c8bd"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a494cbaa147365ad6fd75c3bb3297c8bd">llvm::AArch64TargetLowering::isIntDivCheap</a></div><div class="ttdeci">bool isIntDivCheap(EVT VT, AttributeList Attr) const override</div><div class="ttdoc">Return true if integer divide is usually cheaper than a sequence of several shifts,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25479">AArch64ISelLowering.cpp:25479</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a4a6ec610f1626d7d5198a8d06e9eba18"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a4a6ec610f1626d7d5198a8d06e9eba18">llvm::AArch64TargetLowering::shouldRemoveRedundantExtend</a></div><div class="ttdeci">bool shouldRemoveRedundantExtend(SDValue Op) const override</div><div class="ttdoc">Return true (the default) if it is profitable to remove a sext_inreg(x) where the sext is redundant,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14714">AArch64ISelLowering.cpp:14714</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a4ed0e25160d3a3323c87794e593b364a"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a4ed0e25160d3a3323c87794e593b364a">llvm::AArch64TargetLowering::CCAssignFnForReturn</a></div><div class="ttdeci">CCAssignFn * CCAssignFnForReturn(CallingConv::ID CC) const</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06597">AArch64ISelLowering.cpp:6597</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a4fce00050967f2d8237319f1912a0103"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a4fce00050967f2d8237319f1912a0103">llvm::AArch64TargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">Return the ISD::SETCC ValueType.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01983">AArch64ISelLowering.cpp:1983</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a50016fb8102156a9c168cfd348b3509a"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a50016fb8102156a9c168cfd348b3509a">llvm::AArch64TargetLowering::optimizeExtendOrTruncateConversion</a></div><div class="ttdeci">bool optimizeExtendOrTruncateConversion(Instruction *I, Loop *L, const TargetTransformInfo &amp;TTI) const override</div><div class="ttdoc">Try to optimize extending or truncating conversion instructions (like zext, trunc,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l15427">AArch64ISelLowering.cpp:15427</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a50cc068b91154ae6f285c1f435203121"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a50cc068b91154ae6f285c1f435203121">llvm::AArch64TargetLowering::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo) const override</div><div class="ttdoc">This method returns a target specific FastISel object, or null if the target does not support &quot;fast&quot; ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02366">AArch64ISelLowering.cpp:2366</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a52a3cbd48589c37855abca181342ccb7"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">llvm::AArch64TargetLowering::CCAssignFnForCall</a></div><div class="ttdeci">CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg) const</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06543">AArch64ISelLowering.cpp:6543</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a55ec39e405ec6b7dca5cdd266ced41ed"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a55ec39e405ec6b7dca5cdd266ced41ed">llvm::AArch64TargetLowering::getTargetMMOFlags</a></div><div class="ttdeci">MachineMemOperand::Flags getTargetMMOFlags(const Instruction &amp;I) const override</div><div class="ttdoc">This callback is used to inspect load/store instructions and add target-specific MachineMemOperand fl...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l15544">AArch64ISelLowering.cpp:15544</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a58613f0e5460e846c1753949ec0d8aff"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a58613f0e5460e846c1753949ec0d8aff">llvm::AArch64TargetLowering::hasInlineStackProbe</a></div><div class="ttdeci">bool hasInlineStackProbe(const MachineFunction &amp;MF) const override</div><div class="ttdoc">True if stack clash protection is enabled for this functions.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l27160">AArch64ISelLowering.cpp:27160</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a5c0904d6c43a3efd717031d09178dcc3"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a5c0904d6c43a3efd717031d09178dcc3">llvm::AArch64TargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t) const override</div><div class="ttdoc">Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructi...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16239">AArch64ISelLowering.cpp:16239</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a5de718ef1b1e3a0da7a3f35a139d5197"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a5de718ef1b1e3a0da7a3f35a139d5197">llvm::AArch64TargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">Returns the target specific optimal type for load and store operations as a result of memset,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16132">AArch64ISelLowering.cpp:16132</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6245f16ff5b8230d2ed89127bf27efa8"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6245f16ff5b8230d2ed89127bf27efa8">llvm::AArch64TargetLowering::emitStoreConditional</a></div><div class="ttdeci">Value * emitStoreConditional(IRBuilderBase &amp;Builder, Value *Val, Value *Addr, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a store-conditional operation to Addr.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25263">AArch64ISelLowering.cpp:25263</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6249d1435318ffc44640d1b46f4ac294"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6249d1435318ffc44640d1b46f4ac294">llvm::AArch64TargetLowering::preferIncOfAddToSubOfNot</a></div><div class="ttdeci">bool preferIncOfAddToSubOfNot(EVT VT) const override</div><div class="ttdoc">These two forms are equivalent: sub y, (xor x, -1) add (add x, 1), y The variant with two add's is IR...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25491">AArch64ISelLowering.cpp:25491</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a62ca2fe454c98ca30dd17d0b37ba3534"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a62ca2fe454c98ca30dd17d0b37ba3534">llvm::AArch64TargetLowering::shouldExpandAtomicLoadInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicLoadInIR(LoadInst *LI) const override</div><div class="ttdoc">Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25114">AArch64ISelLowering.cpp:25114</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a634352ae2c68d37dcc22dd318404b3ba"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a634352ae2c68d37dcc22dd318404b3ba">llvm::AArch64TargetLowering::EmitZAInstr</a></div><div class="ttdeci">MachineBasicBlock * EmitZAInstr(unsigned Opc, unsigned BaseReg, MachineInstr &amp;MI, MachineBasicBlock *BB, bool HasTile) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02833">AArch64ISelLowering.cpp:2833</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6667df004a39c249e82595e8c06841ca"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6667df004a39c249e82595e8c06841ca">llvm::AArch64TargetLowering::preferredShiftLegalizationStrategy</a></div><div class="ttdeci">ShiftLegalizationStrategy preferredShiftLegalizationStrategy(SelectionDAG &amp;DAG, SDNode *N, unsigned ExpansionFactor) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25423">AArch64ISelLowering.cpp:25423</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6b0a106d77d380a71597433b5ac286ca"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6b0a106d77d380a71597433b5ac286ca">llvm::AArch64TargetLowering::isOpSuitableForLSE128</a></div><div class="ttdeci">bool isOpSuitableForLSE128(const Instruction *I) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25019">AArch64ISelLowering.cpp:25019</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6cbcd096f254563525e65e58557ed901"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6cbcd096f254563525e65e58557ed901">llvm::AArch64TargetLowering::lowerInterleavedLoad</a></div><div class="ttdeci">bool lowerInterleavedLoad(LoadInst *LI, ArrayRef&lt; ShuffleVectorInst * &gt; Shuffles, ArrayRef&lt; unsigned &gt; Indices, unsigned Factor) const override</div><div class="ttdoc">Lower an interleaved load into a ldN intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l15668">AArch64ISelLowering.cpp:15668</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6e9dd7ae294939f7a90d9dc64148ddc1"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6e9dd7ae294939f7a90d9dc64148ddc1">llvm::AArch64TargetLowering::isVScaleKnownToBeAPowerOfTwo</a></div><div class="ttdeci">bool isVScaleKnownToBeAPowerOfTwo() const override</div><div class="ttdoc">Return true only if vscale must be a power of two.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00977">AArch64ISelLowering.h:977</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6fa8b499e0abef24aa5d61c4ee8172d0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6fa8b499e0abef24aa5d61c4ee8172d0">llvm::AArch64TargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02371">AArch64ISelLowering.cpp:2371</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a70a83c8d008bb40c08c02d3238a992a3"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a70a83c8d008bb40c08c02d3238a992a3">llvm::AArch64TargetLowering::shouldExpandAtomicCmpXchgInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicCmpXchgInIR(AtomicCmpXchgInst *AI) const override</div><div class="ttdoc">Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25196">AArch64ISelLowering.cpp:25196</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a71ac0cbadf54f77ae050dba63b365acc"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a71ac0cbadf54f77ae050dba63b365acc">llvm::AArch64TargetLowering::shouldSinkOperands</a></div><div class="ttdeci">bool shouldSinkOperands(Instruction *I, SmallVectorImpl&lt; Use * &gt; &amp;Ops) const override</div><div class="ttdoc">Check if sinking I's operands to I's basic block is profitable, because the operands can be folded in...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14997">AArch64ISelLowering.cpp:14997</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a790e9b70f12899a4cb2aefd33826ee7d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a790e9b70f12899a4cb2aefd33826ee7d">llvm::AArch64TargetLowering::fallBackToDAGISel</a></div><div class="ttdeci">bool fallBackToDAGISel(const Instruction &amp;Inst) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25651">AArch64ISelLowering.cpp:25651</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a798a85d56b9dc609e615130607563819"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a798a85d56b9dc609e615130607563819">llvm::AArch64TargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</div><div class="ttdoc">getTgtMemIntrinsic - Represent NEON load and store intrinsics as MemIntrinsicNodes.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14503">AArch64ISelLowering.cpp:14503</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a7aeb9c73ff9505a01d6bef9d1f6f6c6e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7aeb9c73ff9505a01d6bef9d1f6f6c6e">llvm::AArch64TargetLowering::getSSPStackGuardCheck</a></div><div class="ttdeci">Function * getSSPStackGuardCheck(const Module &amp;M) const override</div><div class="ttdoc">If the target has a standard stack protection check function that performs validation and error handl...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25373">AArch64ISelLowering.cpp:25373</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a7b9dee3428eaf04d856ffd6dab85b024"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7b9dee3428eaf04d856ffd6dab85b024">llvm::AArch64TargetLowering::shouldFormOverflowOp</a></div><div class="ttdeci">bool shouldFormOverflowOp(unsigned Opcode, EVT VT, bool MathUsed) const override</div><div class="ttdoc">Try to convert math with an overflow comparison into the corresponding DAG node operation.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00754">AArch64ISelLowering.h:754</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a7c188b2e9f8e7ab4da2a49c83acd299c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7c188b2e9f8e7ab4da2a49c83acd299c">llvm::AArch64TargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25147">AArch64ISelLowering.cpp:25147</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a7ea782436f7a688ebb717a91808b9c5d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7ea782436f7a688ebb717a91808b9c5d">llvm::AArch64TargetLowering::createComplexDeinterleavingIR</a></div><div class="ttdeci">Value * createComplexDeinterleavingIR(IRBuilderBase &amp;B, ComplexDeinterleavingOperation OperationType, ComplexDeinterleavingRotation Rotation, Value *InputA, Value *InputB, Value *Accumulator=nullptr) const override</div><div class="ttdoc">Create the IR node for the given complex deinterleaving operation.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l26952">AArch64ISelLowering.cpp:26952</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a815d0ad0c6f04717c0dd61b12b44095b"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a815d0ad0c6f04717c0dd61b12b44095b">llvm::AArch64TargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace=0, Align Alignment=Align(1), MachineMemOperand::Flags Flags=MachineMemOperand::MONone, unsigned *Fast=nullptr) const override</div><div class="ttdoc">Returns true if the target allows unaligned memory accesses of the specified type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02315">AArch64ISelLowering.cpp:2315</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a84bb66973746f769109266358c463c68"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a84bb66973746f769109266358c463c68">llvm::AArch64TargetLowering::getMaxSupportedInterleaveFactor</a></div><div class="ttdeci">unsigned getMaxSupportedInterleaveFactor() const override</div><div class="ttdoc">Get the maximum supported factor for interleaved memory accesses.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00675">AArch64ISelLowering.h:675</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a85764bb37db07737ed0058c352f4c3b7"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a85764bb37db07737ed0058c352f4c3b7">llvm::AArch64TargetLowering::isLegalInterleavedAccessType</a></div><div class="ttdeci">bool isLegalInterleavedAccessType(VectorType *VecTy, const DataLayout &amp;DL, bool &amp;UseScalable) const</div><div class="ttdoc">Returns true if VecTy is a legal interleaved access type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l15551">AArch64ISelLowering.cpp:15551</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a859081e342a8a97b3648873ae3df252d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a859081e342a8a97b3648873ae3df252d">llvm::AArch64TargetLowering::insertSSPDeclarations</a></div><div class="ttdeci">void insertSSPDeclarations(Module &amp;M) const override</div><div class="ttdoc">Inserts necessary declarations for SSP (stack protection) purpose.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25345">AArch64ISelLowering.cpp:25345</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a85b96f315b961f037b6aedfca25133c5"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a85b96f315b961f037b6aedfca25133c5">llvm::AArch64TargetLowering::functionArgumentNeedsConsecutiveRegisters</a></div><div class="ttdeci">bool functionArgumentNeedsConsecutiveRegisters(Type *Ty, CallingConv::ID CallConv, bool isVarArg, const DataLayout &amp;DL) const override</div><div class="ttdoc">For some targets, an LLVM struct type must be broken down into multiple simple types,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25301">AArch64ISelLowering.cpp:25301</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a8631130c37aa54ae6c9127abc5fe392a"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a8631130c37aa54ae6c9127abc5fe392a">llvm::AArch64TargetLowering::emitLoadLinked</a></div><div class="ttdeci">Value * emitLoadLinked(IRBuilderBase &amp;Builder, Type *ValueTy, Value *Addr, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a load-linked operation on Addr, returning a &quot;Value *&quot; with the corresponding pointee type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25218">AArch64ISelLowering.cpp:25218</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a87a3c3fc7fc8bc05db24005a6d38b5b2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a87a3c3fc7fc8bc05db24005a6d38b5b2">llvm::AArch64TargetLowering::EmitLoweredCatchRet</a></div><div class="ttdeci">MachineBasicBlock * EmitLoweredCatchRet(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02758">AArch64ISelLowering.cpp:2758</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a8f7195ae01dbf398aa952b18f7ac28b2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a8f7195ae01dbf398aa952b18f7ac28b2">llvm::AArch64TargetLowering::isComplexDeinterleavingSupported</a></div><div class="ttdeci">bool isComplexDeinterleavingSupported() const override</div><div class="ttdoc">Does this target support complex deinterleaving.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l26915">AArch64ISelLowering.cpp:26915</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a9140f89a634da6fe469d0faa0843a976"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">llvm::AArch64TargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if any actual instruction that defines a value of type FromTy implicitly zero-extends the...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14774">AArch64ISelLowering.cpp:14774</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a9409a43cdbf7e602589114de4e2daf4d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9409a43cdbf7e602589114de4e2daf4d">llvm::AArch64TargetLowering::getAsmOperandValueType</a></div><div class="ttdeci">EVT getAsmOperandValueType(const DataLayout &amp;DL, Type *Ty, bool AllowUnknown=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10764">AArch64ISelLowering.cpp:10764</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a94825933fbeecbda802a1c22c46a524d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a94825933fbeecbda802a1c22c46a524d">llvm::AArch64TargetLowering::ReconstructShuffle</a></div><div class="ttdeci">SDValue ReconstructShuffle(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11041">AArch64ISelLowering.cpp:11041</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a94b0ff91bd18235291da52ddf1e7cc1a"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a94b0ff91bd18235291da52ddf1e7cc1a">llvm::AArch64TargetLowering::EmitZero</a></div><div class="ttdeci">MachineBasicBlock * EmitZero(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02855">AArch64ISelLowering.cpp:2855</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a960012b61a9977dc7c2d3af3943da953"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a960012b61a9977dc7c2d3af3943da953">llvm::AArch64TargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l23856">AArch64ISelLowering.cpp:23856</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a96f0f8971f93522080cecc62242d57ef"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a96f0f8971f93522080cecc62242d57ef">llvm::AArch64TargetLowering::useLoadStackGuardNode</a></div><div class="ttdeci">bool useLoadStackGuardNode() const override</div><div class="ttdoc">If this function returns true, SelectionDAGBuilder emits a LOAD_STACK_GUARD node when it is lowering ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l24979">AArch64ISelLowering.cpp:24979</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a98a5a7a00d7d117c9560524236a559d0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a98a5a7a00d7d117c9560524236a559d0">llvm::AArch64TargetLowering::getSafeStackPointerLocation</a></div><div class="ttdeci">Value * getSafeStackPointerLocation(IRBuilderBase &amp;IRB) const override</div><div class="ttdoc">If the target has a standard location for the unsafe stack pointer, returns the address of that locat...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25381">AArch64ISelLowering.cpp:25381</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a9a2764d23b64e6bb68a0025d4eab6b29"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9a2764d23b64e6bb68a0025d4eab6b29">llvm::AArch64TargetLowering::isMaskAndCmp0FoldingBeneficial</a></div><div class="ttdeci">bool isMaskAndCmp0FoldingBeneficial(const Instruction &amp;AndI) const override</div><div class="ttdoc">Return if the target supports combining a chain like:</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25396">AArch64ISelLowering.cpp:25396</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a9d2e61bef8fbdb714e9f0a739bf49a58"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9d2e61bef8fbdb714e9f0a739bf49a58">llvm::AArch64TargetLowering::isProfitableToHoist</a></div><div class="ttdeci">bool isProfitableToHoist(Instruction *I) const override</div><div class="ttdoc">Check if it is profitable to hoist instruction in then/else to if.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14748">AArch64ISelLowering.cpp:14748</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a9f1799dbf712799df049d22347e1362e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9f1799dbf712799df049d22347e1362e">llvm::AArch64TargetLowering::isOpSuitableForRCPC3</a></div><div class="ttdeci">bool isOpSuitableForRCPC3(const Instruction *I) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25041">AArch64ISelLowering.cpp:25041</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa03cec0d3e2e816167f41ac37995f274"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa03cec0d3e2e816167f41ac37995f274">llvm::AArch64TargetLowering::shouldReduceLoadWidth</a></div><div class="ttdeci">bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy, EVT NewVT) const override</div><div class="ttdoc">Return true if it is profitable to reduce a load to a smaller type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14679">AArch64ISelLowering.cpp:14679</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa11502fbc6bf582057507658bd9682a9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">llvm::AArch64TargetLowering::getPointerTy</a></div><div class="ttdeci">MVT getPointerTy(const DataLayout &amp;DL, uint32_t AS=0) const override</div><div class="ttdoc">Return the pointer type for the given address space, defaults to the pointer type from the data layou...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00568">AArch64ISelLowering.h:568</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa15ed7ca8d8275ec7a500744af929f25"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa15ed7ca8d8275ec7a500744af929f25">llvm::AArch64TargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz(Type *) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00831">AArch64ISelLowering.h:831</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa4094e6b2a8203e5c8b67ecf186d51a9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa4094e6b2a8203e5c8b67ecf186d51a9">llvm::AArch64TargetLowering::lowerInterleavedStore</a></div><div class="ttdeci">bool lowerInterleavedStore(StoreInst *SI, ShuffleVectorInst *SVI, unsigned Factor) const override</div><div class="ttdoc">Lower an interleaved store into a stN intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l15843">AArch64ISelLowering.cpp:15843</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa4502ed00aa357af2b923730584885d7"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa4502ed00aa357af2b923730584885d7">llvm::AArch64TargetLowering::getRedZoneSize</a></div><div class="ttdeci">unsigned getRedZoneSize(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00953">AArch64ISelLowering.h:953</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa5bf9253e7424a041215974fc5696ac8"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa5bf9253e7424a041215974fc5696ac8">llvm::AArch64TargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(const MachineFunction &amp;MF, EVT VT) const override</div><div class="ttdoc">Return true if an FMA operation is faster than a pair of fmul and fadd instructions.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16326">AArch64ISelLowering.cpp:16326</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa695d49f883b21889c91b61d86437995"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa695d49f883b21889c91b61d86437995">llvm::AArch64TargetLowering::EmitZTInstr</a></div><div class="ttdeci">MachineBasicBlock * EmitZTInstr(MachineInstr &amp;MI, MachineBasicBlock *BB, unsigned Opcode, bool Op0IsDef) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02816">AArch64ISelLowering.cpp:2816</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa69a30633eb175372a93a42bfc5d89f2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa69a30633eb175372a93a42bfc5d89f2">llvm::AArch64TargetLowering::hasAndNot</a></div><div class="ttdeci">bool hasAndNot(SDValue Y) const override</div><div class="ttdoc">Return true if the target has a bitwise and-not operation: X = ~A &amp; B This can be used to simplify se...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00846">AArch64ISelLowering.h:846</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa92b03a9781f6914ffdef83ecf323708"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa92b03a9781f6914ffdef83ecf323708">llvm::AArch64TargetLowering::EmitFill</a></div><div class="ttdeci">MachineBasicBlock * EmitFill(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02801">AArch64ISelLowering.cpp:2801</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa9e23630139a36d636d43c0084ed4c85"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa9e23630139a36d636d43c0084ed4c85">llvm::AArch64TargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz(Type *) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00835">AArch64ISelLowering.h:835</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab1d674bbe9aa52ee2ee2d2a3b6442e33"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab1d674bbe9aa52ee2ee2d2a3b6442e33">llvm::AArch64TargetLowering::shouldInsertFencesForAtomic</a></div><div class="ttdeci">bool shouldInsertFencesForAtomic(const Instruction *I) const override</div><div class="ttdoc">Whether AtomicExpandPass should automatically insert fences and reduce ordering for this atomic.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25058">AArch64ISelLowering.cpp:25058</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab2c86e7c50d41494cc2acb0f1f3ba23c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab2c86e7c50d41494cc2acb0f1f3ba23c">llvm::AArch64TargetLowering::isReassocProfitable</a></div><div class="ttdeci">bool isReassocProfitable(SelectionDAG &amp;DAG, SDValue N0, SDValue N1) const override</div><div class="ttdoc">Control the following reassociation of operands: (op (op x, c1), y) -&gt; (op (op x, y),...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06526">AArch64ISelLowering.cpp:6526</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab5564f8fe97e73dd2f2cb8a76bbd3474"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab5564f8fe97e73dd2f2cb8a76bbd3474">llvm::AArch64TargetLowering::shouldExpandAtomicStoreInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicStoreInIR(StoreInst *SI) const override</div><div class="ttdoc">Returns how the given (atomic) store should be expanded by the IR-level AtomicExpand pass into.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25097">AArch64ISelLowering.cpp:25097</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab6a60676cdf39d45ae2ec66a7ea4aada"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab6a60676cdf39d45ae2ec66a7ea4aada">llvm::AArch64TargetLowering::EmitF128CSEL</a></div><div class="ttdeci">MachineBasicBlock * EmitF128CSEL(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02699">AArch64ISelLowering.cpp:2699</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab72c286743e675ffbe81f7c9e9771fa5"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab72c286743e675ffbe81f7c9e9771fa5">llvm::AArch64TargetLowering::getOptimalMemOpLLT</a></div><div class="ttdeci">LLT getOptimalMemOpLLT(const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">LLT returning variant.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16162">AArch64ISelLowering.cpp:16162</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab7385539857df582900994505040ae3f"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab7385539857df582900994505040ae3f">llvm::AArch64TargetLowering::isDesirableToPullExtFromShl</a></div><div class="ttdeci">bool isDesirableToPullExtFromShl(const MachineInstr &amp;MI) const override</div><div class="ttdoc">GlobalISel - return true if it's profitable to perform the combine: shl ([sza]ext x),...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00730">AArch64ISelLowering.h:730</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab7ba1399d23ed2bdf2123d00db72cee2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab7ba1399d23ed2bdf2123d00db72cee2">llvm::AArch64TargetLowering::shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a></div><div class="ttdeci">bool shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd(SDValue X, ConstantSDNode *XC, ConstantSDNode *CC, SDValue Y, unsigned OldShiftOpcode, unsigned NewShiftOpcode, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Given the pattern (X &amp; (C l&gt;&gt;/&lt;&lt; Y)) ==/!= 0 return true if it should be transformed into: ((X &lt;&lt;/l&gt;&gt;...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25409">AArch64ISelLowering.cpp:25410</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab8512586d0b4ed30ba87cc919f0cfec5"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab8512586d0b4ed30ba87cc919f0cfec5">llvm::AArch64TargetLowering::isOffsetFoldingLegal</a></div><div class="ttdeci">bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override</div><div class="ttdoc">Return true if folding a constant offset with the given GlobalAddress is legal.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10264">AArch64ISelLowering.cpp:10264</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab85e6fcf7b8d3785c437808d101bd14f"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab85e6fcf7b8d3785c437808d101bd14f">llvm::AArch64TargetLowering::needsFixedCatchObjects</a></div><div class="ttdeci">bool needsFixedCatchObjects() const override</div><div class="ttdoc">Used for exception handling on Win64.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25568">AArch64ISelLowering.cpp:25568</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab8fedc74d46a46e8e246cb28b8a3850d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab8fedc74d46a46e8e246cb28b8a3850d">llvm::AArch64TargetLowering::getExceptionPointerRegister</a></div><div class="ttdeci">Register getExceptionPointerRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception address on entry to an ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00804">AArch64ISelLowering.h:804</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_abe38d23604fe767c184d664fff49901b"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#abe38d23604fe767c184d664fff49901b">llvm::AArch64TargetLowering::lowerDeinterleaveIntrinsicToLoad</a></div><div class="ttdeci">bool lowerDeinterleaveIntrinsicToLoad(IntrinsicInst *DI, LoadInst *LI) const override</div><div class="ttdoc">Lower a deinterleave intrinsic to a target specific load intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l15994">AArch64ISelLowering.cpp:15994</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ac477f229337de92be9c48dae99bf5546"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ac477f229337de92be9c48dae99bf5546">llvm::AArch64TargetLowering::getVectorTypeBreakdownForCallingConv</a></div><div class="ttdeci">unsigned getVectorTypeBreakdownForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT, EVT &amp;IntermediateVT, unsigned &amp;NumIntermediates, MVT &amp;RegisterVT) const override</div><div class="ttdoc">Certain targets such as MIPS require that some types such as vectors are always broken down into scal...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l27094">AArch64ISelLowering.cpp:27094</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ac887f4f420c78b4d95f669030c4c4464"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ac887f4f420c78b4d95f669030c4c4464">llvm::AArch64TargetLowering::getIRStackGuard</a></div><div class="ttdeci">Value * getIRStackGuard(IRBuilderBase &amp;IRB) const override</div><div class="ttdoc">If the target has a standard location for the stack protector cookie, returns the address of that loc...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25330">AArch64ISelLowering.cpp:25330</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aca53f243b0008543a30a78356ac59010"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aca53f243b0008543a30a78356ac59010">llvm::AArch64TargetLowering::targetShrinkDemandedConstant</a></div><div class="ttdeci">bool targetShrinkDemandedConstant(SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, TargetLoweringOpt &amp;TLO) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02106">AArch64ISelLowering.cpp:2106</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_acaa0f01ce8216a0cc8704e2a086805c2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#acaa0f01ce8216a0cc8704e2a086805c2">llvm::AArch64TargetLowering::generateFMAsInMachineCombiner</a></div><div class="ttdeci">bool generateFMAsInMachineCombiner(EVT VT, CodeGenOptLevel OptLevel) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16357">AArch64ISelLowering.cpp:16357</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_acaa6c3509bbddcd993aeec7334361c9d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#acaa6c3509bbddcd993aeec7334361c9d">llvm::AArch64TargetLowering::isComplexDeinterleavingOperationSupported</a></div><div class="ttdeci">bool isComplexDeinterleavingOperationSupported(ComplexDeinterleavingOperation Operation, Type *Ty) const override</div><div class="ttdoc">Does this target support complex deinterleaving with the given operation and type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l26920">AArch64ISelLowering.cpp:26920</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_acb51326eb72adb30e442667892c1f5ae"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#acb51326eb72adb30e442667892c1f5ae">llvm::AArch64TargetLowering::hasPairedLoad</a></div><div class="ttdeci">bool hasPairedLoad(EVT LoadedType, Align &amp;RequiredAligment) const override</div><div class="ttdoc">Return true if the target supplies and combines to a paired load two loaded values of type LoadedType...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l15520">AArch64ISelLowering.cpp:15520</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ace4241dfdb194e5c81c875b5be782213"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ace4241dfdb194e5c81c875b5be782213">llvm::AArch64TargetLowering::isOpSuitableForLDPSTP</a></div><div class="ttdeci">bool isOpSuitableForLDPSTP(const Instruction *I) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25004">AArch64ISelLowering.cpp:25004</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_acefcea723a8cd3136dae2d39a8dd7ca9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#acefcea723a8cd3136dae2d39a8dd7ca9">llvm::AArch64TargetLowering::shouldFoldConstantShiftPairToMask</a></div><div class="ttdeci">bool shouldFoldConstantShiftPairToMask(const SDNode *N, CombineLevel Level) const override</div><div class="ttdoc">Return true if it is profitable to fold a pair of shifts into a mask.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16434">AArch64ISelLowering.cpp:16434</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad37b1f031f487d6e69553ec06518c219"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad37b1f031f487d6e69553ec06518c219">llvm::AArch64TargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t) const override</div><div class="ttdoc">Return true if the specified immediate is legal add immediate, that is the target has add instruction...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16193">AArch64ISelLowering.cpp:16193</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad3b9542cd71de589d049139d68ab6589"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad3b9542cd71de589d049139d68ab6589">llvm::AArch64TargetLowering::shouldConsiderGEPOffsetSplit</a></div><div class="ttdeci">bool shouldConsiderGEPOffsetSplit() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16321">AArch64ISelLowering.cpp:16321</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad3e6a84b6c78f3b26132a2f124749347"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad3e6a84b6c78f3b26132a2f124749347">llvm::AArch64TargetLowering::shouldTransformSignedTruncationCheck</a></div><div class="ttdeci">bool shouldTransformSignedTruncationCheck(EVT XVT, unsigned KeptBits) const override</div><div class="ttdoc">Should we tranform the IR-optimal check for whether given truncation down into KeptBits would be trun...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00866">AArch64ISelLowering.h:866</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad5676e13b5fb0a05c7a58b70f335ae7c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad5676e13b5fb0a05c7a58b70f335ae7c">llvm::AArch64TargetLowering::isVectorClearMaskLegal</a></div><div class="ttdeci">bool isVectorClearMaskLegal(ArrayRef&lt; int &gt; M, EVT VT) const override</div><div class="ttdoc">Similar to isShuffleMaskLegal.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13793">AArch64ISelLowering.cpp:13793</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad687d3401b5b0769d08e78fcdb51acb2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad687d3401b5b0769d08e78fcdb51acb2">llvm::AArch64TargetLowering::getScratchRegisters</a></div><div class="ttdeci">const MCPhysReg * getScratchRegisters(CallingConv::ID CC) const override</div><div class="ttdoc">Returns a 0 terminated array of registers that can be safely used as scratch registers.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16364">AArch64ISelLowering.cpp:16364</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad8f3e687e3d51ff7367011e81564c20e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad8f3e687e3d51ff7367011e81564c20e">llvm::AArch64TargetLowering::emitAtomicCmpXchgNoStoreLLBalance</a></div><div class="ttdeci">void emitAtomicCmpXchgNoStoreLLBalance(IRBuilderBase &amp;Builder) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25257">AArch64ISelLowering.cpp:25257</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_add09df38070887ea74972930f1c9ce83"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#add09df38070887ea74972930f1c9ce83">llvm::AArch64TargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *MBB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' fla...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02871">AArch64ISelLowering.cpp:2871</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ae1f54fa7a42bfe0913b9fe2e869a958c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae1f54fa7a42bfe0913b9fe2e869a958c">llvm::AArch64TargetLowering::isExtractSubvectorCheap</a></div><div class="ttdeci">bool isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, unsigned Index) const override</div><div class="ttdoc">Return true if EXTRACT_SUBVECTOR is cheap for this result type with this index.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16483">AArch64ISelLowering.cpp:16483</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ae33d5b14ea69e8e72a00f6531649c92a"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae33d5b14ea69e8e72a00f6531649c92a">llvm::AArch64TargetLowering::getRoundingControlRegisters</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getRoundingControlRegisters() const override</div><div class="ttdoc">Returns a 0 terminated array of rounding control registers that can be attached into strict FP call.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16374">AArch64ISelLowering.cpp:16374</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ae6e03361f09a5b06dc299f6ee1c76ca4"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae6e03361f09a5b06dc299f6ee1c76ca4">llvm::AArch64TargetLowering::EmitKCFICheck</a></div><div class="ttdeci">MachineInstr * EmitKCFICheck(MachineBasicBlock &amp;MBB, MachineBasicBlock::instr_iterator &amp;MBBI, const TargetInstrInfo *TII) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25506">AArch64ISelLowering.cpp:25506</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ae7774721462886f7e79d72a94a121721"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae7774721462886f7e79d72a94a121721">llvm::AArch64TargetLowering::isAllActivePredicate</a></div><div class="ttdeci">bool isAllActivePredicate(SelectionDAG &amp;DAG, SDValue N) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l26836">AArch64ISelLowering.cpp:26836</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ae854a8e8c09efe0960eaae718304b77d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae854a8e8c09efe0960eaae718304b77d">llvm::AArch64TargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">Return true if the addressing mode represented by AM is legal for this target, for a load/store of th...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16245">AArch64ISelLowering.cpp:16245</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aec59d76b8a13655705b0c55d99edf165"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aec59d76b8a13655705b0c55d99edf165">llvm::AArch64TargetLowering::ComputeNumSignBitsForTargetNode</a></div><div class="ttdeci">unsigned ComputeNumSignBitsForTargetNode(SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</div><div class="ttdoc">This method can be implemented by targets that want to expose additional information about sign bits ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02278">AArch64ISelLowering.cpp:2278</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aec5f3889dfe7e8587557d1addb3a367c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aec5f3889dfe7e8587557d1addb3a367c">llvm::AArch64TargetLowering::isDesirableToCommuteXorWithShift</a></div><div class="ttdeci">bool isDesirableToCommuteXorWithShift(const SDNode *N) const override</div><div class="ttdoc">Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16410">AArch64ISelLowering.cpp:16410</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aecbd41e7754d9ca4d664dfa0d9df8510"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aecbd41e7754d9ca4d664dfa0d9df8510">llvm::AArch64TargetLowering::isDesirableToCommuteWithShift</a></div><div class="ttdeci">bool isDesirableToCommuteWithShift(const SDNode *N, CombineLevel Level) const override</div><div class="ttdoc">Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16380">AArch64ISelLowering.cpp:16380</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aed95d04e02c9b7a8a028cddb1ba02b70"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aed95d04e02c9b7a8a028cddb1ba02b70">llvm::AArch64TargetLowering::canMergeStoresTo</a></div><div class="ttdeci">bool canMergeStoresTo(unsigned AddressSpace, EVT MemVT, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns if it's reasonable to merge stores to MemVT size.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00819">AArch64ISelLowering.h:819</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aeed6ff19584b28f6a534e1aa8ed60037"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aeed6ff19584b28f6a534e1aa8ed60037">llvm::AArch64TargetLowering::supportSwiftError</a></div><div class="ttdeci">bool supportSwiftError() const override</div><div class="ttdoc">Return true if the target supports swifterror attribute.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00905">AArch64ISelLowering.h:905</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af022a541195847f57183da50112ea4f5"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af022a541195847f57183da50112ea4f5">llvm::AArch64TargetLowering::lowerInterleaveIntrinsicToStore</a></div><div class="ttdeci">bool lowerInterleaveIntrinsicToStore(IntrinsicInst *II, StoreInst *SI) const override</div><div class="ttdoc">Lower an interleave intrinsic to a target specific store intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16069">AArch64ISelLowering.cpp:16069</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af35d763b74cc1ae6f4da3a698b6e3027"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af35d763b74cc1ae6f4da3a698b6e3027">llvm::AArch64TargetLowering::enableAggressiveFMAFusion</a></div><div class="ttdeci">bool enableAggressiveFMAFusion(EVT VT) const override</div><div class="ttdoc">Enable aggressive FMA fusion on targets that want it.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25532">AArch64ISelLowering.cpp:25532</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af493092261037debb1fad82108301fdf"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af493092261037debb1fad82108301fdf">llvm::AArch64TargetLowering::getSDagStackGuard</a></div><div class="ttdeci">Value * getSDagStackGuard(const Module &amp;M) const override</div><div class="ttdoc">Return the variable that's previously inserted by insertSSPDeclarations, if any, otherwise return nul...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l25366">AArch64ISelLowering.cpp:25366</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af4df626bbb6ef71e104c49d823e9e37e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af4df626bbb6ef71e104c49d823e9e37e">llvm::AArch64TargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(const DataLayout &amp;DL, EVT) const override</div><div class="ttdoc">Return the type to use for a scalar shift opcode, given the shifted amount type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02310">AArch64ISelLowering.cpp:2310</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af661669ba4d45cdb471e79bddb6975af"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af661669ba4d45cdb471e79bddb6975af">llvm::AArch64TargetLowering::EmitDynamicProbedAlloc</a></div><div class="ttdeci">MachineBasicBlock * EmitDynamicProbedAlloc(MachineInstr &amp;MI, MachineBasicBlock *MBB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02767">AArch64ISelLowering.cpp:2767</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af86f6febc25487d02d7904252e2a107d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af86f6febc25487d02d7904252e2a107d">llvm::AArch64TargetLowering::shouldExpandGetActiveLaneMask</a></div><div class="ttdeci">bool shouldExpandGetActiveLaneMask(EVT VT, EVT OpVT) const override</div><div class="ttdoc">Return true if the @llvm.get.active.lane.mask intrinsic should be expanded using generic code in Sele...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01814">AArch64ISelLowering.cpp:1814</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af881f3ff352fcf2103ed1f1e8df2eea7"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af881f3ff352fcf2103ed1f1e8df2eea7">llvm::AArch64TargetLowering::supportKCFIBundles</a></div><div class="ttdeci">bool supportKCFIBundles() const override</div><div class="ttdoc">Return true if the target supports kcfi operand bundles.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00909">AArch64ISelLowering.h:909</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af8e97755935ce2a3c03a0ba055b310c2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af8e97755935ce2a3c03a0ba055b310c2">llvm::AArch64TargetLowering::isMulAddWithConstProfitable</a></div><div class="ttdeci">bool isMulAddWithConstProfitable(SDValue AddNode, SDValue ConstNode) const override</div><div class="ttdoc">Return true if it may be profitable to transform (mul (add x, c1), c2) -&gt; (add (mul x,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l16211">AArch64ISelLowering.cpp:16211</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_afa8bfec034d066ec24d18d3fd76ac590"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#afa8bfec034d066ec24d18d3fd76ac590">llvm::AArch64TargetLowering::useSVEForFixedLengthVectorVT</a></div><div class="ttdeci">bool useSVEForFixedLengthVectorVT(EVT VT, bool OverrideNEON=false) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06462">AArch64ISelLowering.cpp:6462</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aff2977da8eaad9875d1b5c9d3401e452"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aff2977da8eaad9875d1b5c9d3401e452">llvm::AArch64TargetLowering::mergeStoresAfterLegalization</a></div><div class="ttdeci">bool mergeStoresAfterLegalization(EVT VT) const override</div><div class="ttdoc">SVE code generation for fixed length vectors does not custom lower BUILD_VECTOR.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06458">AArch64ISelLowering.cpp:6458</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00780">APFloat.h:780</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00076">APInt.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicCmpXchgInst_html"><div class="ttname"><a href="classllvm_1_1AtomicCmpXchgInst.html">llvm::AtomicCmpXchgInst</a></div><div class="ttdoc">An instruction that atomically checks whether a specified value is in a memory location,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00521">Instructions.h:521</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdoc">an instruction that atomically reads a memory location, combines it with another value,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00726">Instructions.h:726</a></div></div>
<div class="ttc" id="aclassllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00435">Attributes.h:435</a></div></div>
<div class="ttc" id="aclassllvm_1_1BlockAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1BlockAddressSDNode.html">llvm::BlockAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02234">SelectionDAGNodes.h:2234</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00170">CallingConvLower.h:170</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine's calling convention.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01476">Instructions.h:1476</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantPoolSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantPoolSDNode.html">llvm::ConstantPoolSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01922">SelectionDAGNodes.h:1922</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01613">SelectionDAGNodes.h:1613</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1DWARFExpression_1_1Operation_html"><div class="ttname"><a href="classllvm_1_1DWARFExpression_1_1Operation.html">llvm::DWARFExpression::Operation</a></div><div class="ttdoc">This class represents an Operation in the Expression.</div><div class="ttdef"><b>Definition:</b> <a href="DWARFExpression_8h_source.html#l00032">DWARFExpression.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1DemandedBits_html"><div class="ttname"><a href="classllvm_1_1DemandedBits.html">llvm::DemandedBits</a></div><div class="ttdef"><b>Definition:</b> <a href="DemandedBits_8h_source.html#l00038">DemandedBits.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1ExternalSymbolSDNode_html"><div class="ttname"><a href="classllvm_1_1ExternalSymbolSDNode.html">llvm::ExternalSymbolSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02276">SelectionDAGNodes.h:2276</a></div></div>
<div class="ttc" id="aclassllvm_1_1FastISel_html"><div class="ttname"><a href="classllvm_1_1FastISel.html">llvm::FastISel</a></div><div class="ttdoc">This is a fast-path instruction selection class that generates poor code and doesn't support illegal ...</div><div class="ttdef"><b>Definition:</b> <a href="FastISel_8h_source.html#l00066">FastISel.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdoc">FunctionLoweringInfo - This contains information that is global to a function that is used when lower...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00057">FunctionLoweringInfo.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00061">Function.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00262">Function.h:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_afb28a4deafe2954b0534cc6399ce518b"><div class="ttname"><a href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute.</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00666">Function.cpp:666</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01798">SelectionDAGNodes.h:1798</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00048">GlobalValue.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1IRBuilderBase_html"><div class="ttname"><a href="classllvm_1_1IRBuilderBase.html">llvm::IRBuilderBase</a></div><div class="ttdoc">Common base class shared among various IRBuilders.</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00094">IRBuilder.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_af73223719f15f8ca95f36ce43aa9d6d0"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#af73223719f15f8ca95f36ce43aa9d6d0">llvm::InlineAsm::ConstraintCode</a></div><div class="ttdeci">ConstraintCode</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00239">InlineAsm.h:239</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_af73223719f15f8ca95f36ce43aa9d6d0af09564c9ca56850d4cd6b3319e541aee"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#af73223719f15f8ca95f36ce43aa9d6d0af09564c9ca56850d4cd6b3319e541aee">llvm::InlineAsm::ConstraintCode::Q</a></div><div class="ttdeci">@ Q</div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1IntrinsicInst_html"><div class="ttname"><a href="classllvm_1_1IntrinsicInst.html">llvm::IntrinsicInst</a></div><div class="ttdoc">A wrapper class for inspecting calls to intrinsic functions.</div><div class="ttdef"><b>Definition:</b> <a href="IntrinsicInst_8h_source.html#l00047">IntrinsicInst.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1JumpTableSDNode_html"><div class="ttname"><a href="classllvm_1_1JumpTableSDNode.html">llvm::JumpTableSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01901">SelectionDAGNodes.h:1901</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelType_8h_source.html#l00039">LowLevelType.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1LoadInst_html"><div class="ttname"><a href="classllvm_1_1LoadInst.html">llvm::LoadInst</a></div><div class="ttdoc">An instruction for reading from memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00177">Instructions.h:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1Loop_html"><div class="ttname"><a href="classllvm_1_1Loop.html">llvm::Loop</a></div><div class="ttdoc">Represents a single loop in the control flow graph.</div><div class="ttdef"><b>Definition:</b> <a href="LoopInfo_8h_source.html#l00044">LoopInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00034">MachineValueType.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_aded931e298cfa08b5038ca2b63c06bb8"><div class="ttname"><a href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">llvm::MVT::getIntegerVT</a></div><div class="ttdeci">static MVT getIntegerVT(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00437">MachineValueType.h:437</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00101">MachineBasicBlock.h:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ab6395548cae73865213e279ae461db54"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">llvm::MachineBasicBlock::instr_iterator</a></div><div class="ttdeci">Instructions::iterator instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00288">MachineBasicBlock.h:288</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00259">MachineFunction.h:259</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a977ddce262de45c645be23d951066351"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00682">MachineFunction.h:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00131">MachineMemOperand.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">llvm::MachineMemOperand::MONone</a></div><div class="ttdeci">@ MONone</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01126">SelectionDAGNodes.h:1126</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00477">SelectionDAGNodes.h:477</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00145">SelectionDAGNodes.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00225">SelectionDAG.h:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1ShuffleVectorInst_html"><div class="ttname"><a href="classllvm_1_1ShuffleVectorInst.html">llvm::ShuffleVectorInst</a></div><div class="ttdoc">This instruction constructs a fixed permutation of two input vectors.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01972">Instructions.h:1972</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00586">SmallVector.h:586</a></div></div>
<div class="ttc" id="aclassllvm_1_1StoreInst_html"><div class="ttname"><a href="classllvm_1_1StoreInst.html">llvm::StoreInst</a></div><div class="ttdoc">An instruction for storing to memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00301">Instructions.h:301</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00110">TargetInstrInfo.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLibraryInfo_html"><div class="ttname"><a href="classllvm_1_1TargetLibraryInfo.html">llvm::TargetLibraryInfo</a></div><div class="ttdoc">Provides information about what library functions are available for the current target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00280">TargetLibraryInfo.h:280</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">llvm::TargetLoweringBase::Enabled</a></div><div class="ttdeci">@ Enabled</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00551">TargetLowering.h:550</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a1b6f74fbe8b15567434fa5d20a540c5c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1b6f74fbe8b15567434fa5d20a540c5c">llvm::TargetLoweringBase::shouldFormOverflowOp</a></div><div class="ttdeci">virtual bool shouldFormOverflowOp(unsigned Opcode, EVT VT, bool MathUsed) const</div><div class="ttdoc">Try to convert math with an overflow comparison into the corresponding DAG node operation.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03227">TargetLowering.h:3227</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a1cfe6f1187d7ab1a0ada9cc119c1b2b4"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">llvm::TargetLoweringBase::ShiftLegalizationStrategy</a></div><div class="ttdeci">ShiftLegalizationStrategy</div><div class="ttdoc">Return the preferred strategy to legalize tihs SHIFT instruction, with ExpansionFactor being the recu...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01015">TargetLowering.h:1015</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdoc">This enum indicates whether a types are legal for a target, and if not, what action should be used to...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00207">TargetLowering.h:207</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00251">TargetLowering.h:251</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03651">TargetLowering.h:3651</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04774">TargetLowering.h:4774</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a3acbc2d34d9a6d35b63a04f0ae20136c"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a3acbc2d34d9a6d35b63a04f0ae20136c">llvm::TargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">virtual InlineAsm::ConstraintCode getInlineAsmMemConstraint(StringRef ConstraintCode) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04886">TargetLowering.h:4886</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04784">TargetLowering.h:4784</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00078">TargetMachine.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetTransformInfo_html"><div class="ttname"><a href="classllvm_1_1TargetTransformInfo.html">llvm::TargetTransformInfo</a></div><div class="ttdoc">This pass provides access to the codegen interfaces that are needed for IR-level transformations.</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00210">TargetTransformInfo.h:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1TypeSize_html"><div class="ttname"><a href="classllvm_1_1TypeSize.html">llvm::TypeSize</a></div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00319">TypeSize.h:319</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1VectorType_html"><div class="ttname"><a href="classllvm_1_1VectorType.html">llvm::VectorType</a></div><div class="ttdoc">Base class of all SIMD vector types.</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00403">DerivedTypes.h:403</a></div></div>
<div class="ttc" id="aclassllvm_1_1details_1_1FixedOrScalableQuantity_html_a33880aaca0ad05e5f1557f079305bde5"><div class="ttname"><a href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#a33880aaca0ad05e5f1557f079305bde5">llvm::details::FixedOrScalableQuantity::getFixedValue</a></div><div class="ttdeci">constexpr ScalarTy getFixedValue() const</div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00187">TypeSize.h:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1details_1_1FixedOrScalableQuantity_html_a9188f84e1dd67530330dcab9cae787d7"><div class="ttname"><a href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#a9188f84e1dd67530330dcab9cae787d7">llvm::details::FixedOrScalableQuantity::isScalable</a></div><div class="ttdeci">constexpr bool isScalable() const</div><div class="ttdoc">Returns whether the quantity is scaled by a runtime quantity (vscale).</div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00171">TypeSize.h:171</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19">llvm::AArch64ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00050">AArch64ISelLowering.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a001f62f9f1eca066cc571960f52dc564"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a001f62f9f1eca066cc571960f52dc564">llvm::AArch64ISD::UUNPKHI</a></div><div class="ttdeci">@ UUNPKHI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00328">AArch64ISelLowering.h:328</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d">llvm::AArch64ISD::FMOV</a></div><div class="ttdeci">@ FMOV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00185">AArch64ISelLowering.h:185</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a047ba44fc28cdb42e45b171b4c871513"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a047ba44fc28cdb42e45b171b4c871513">llvm::AArch64ISD::COALESCER_BARRIER</a></div><div class="ttdeci">@ COALESCER_BARRIER</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00061">AArch64ISelLowering.h:61</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a05487d4f8bc52d52005b9f3ccfe9556d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05487d4f8bc52d52005b9f3ccfe9556d">llvm::AArch64ISD::STP</a></div><div class="ttdeci">@ STP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00498">AArch64ISelLowering.h:498</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a05dd7344f5aef716731bf261a43f218c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05dd7344f5aef716731bf261a43f218c">llvm::AArch64ISD::FSUB_PRED</a></div><div class="ttdeci">@ FSUB_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00108">AArch64ISelLowering.h:108</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a06dadc5c6f83ab133efe7d629fa0ce54"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a06dadc5c6f83ab133efe7d629fa0ce54">llvm::AArch64ISD::RHADDS_PRED</a></div><div class="ttdeci">@ RHADDS_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00114">AArch64ISelLowering.h:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a06e995899e91ad228e89b42a733a9fc8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a06e995899e91ad228e89b42a733a9fc8">llvm::AArch64ISD::FMAXNM_PRED</a></div><div class="ttdeci">@ FMAXNM_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00104">AArch64ISelLowering.h:104</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0767ec4421b5ce84bb44f55969d6bea8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0767ec4421b5ce84bb44f55969d6bea8">llvm::AArch64ISD::MRS</a></div><div class="ttdeci">@ MRS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00313">AArch64ISelLowering.h:313</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6">llvm::AArch64ISD::SMULL</a></div><div class="ttdeci">@ SMULL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00315">AArch64ISelLowering.h:315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">llvm::AArch64ISD::ST2LANEpost</a></div><div class="ttdeci">@ ST2LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00486">AArch64ISelLowering.h:486</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0a20600fa3b8b7576ef1e7a16f0c8351"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0a20600fa3b8b7576ef1e7a16f0c8351">llvm::AArch64ISD::HADDU_PRED</a></div><div class="ttdeci">@ HADDU_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00110">AArch64ISelLowering.h:110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0a33fd3f562a7cd1aa496e8c99023e53"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0a33fd3f562a7cd1aa496e8c99023e53">llvm::AArch64ISD::GLDFF1S_SXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1S_SXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00415">AArch64ISelLowering.h:415</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">llvm::AArch64ISD::TRN1</a></div><div class="ttdeci">@ TRN1</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00202">AArch64ISelLowering.h:202</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0">llvm::AArch64ISD::LD1DUPpost</a></div><div class="ttdeci">@ LD1DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00478">AArch64ISelLowering.h:478</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0bfe9e8819e5c1bfb6ab5515936a69ba"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0bfe9e8819e5c1bfb6ab5515936a69ba">llvm::AArch64ISD::GLD1Q_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1Q_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00390">AArch64ISelLowering.h:390</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501">llvm::AArch64ISD::TC_RETURN</a></div><div class="ttdeci">@ TC_RETURN</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00297">AArch64ISelLowering.h:297</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0d5ecaf42b919f021d7f90a1b17d3d4e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0d5ecaf42b919f021d7f90a1b17d3d4e">llvm::AArch64ISD::GLDFF1_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00404">AArch64ISelLowering.h:404</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">llvm::AArch64ISD::LD3post</a></div><div class="ttdeci">@ LD3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00467">AArch64ISelLowering.h:467</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3">llvm::AArch64ISD::UITOF</a></div><div class="ttdeci">@ UITOF</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00304">AArch64ISelLowering.h:304</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a111ab9bf74b48fddceb457cbe3d9b2b2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a111ab9bf74b48fddceb457cbe3d9b2b2">llvm::AArch64ISD::REVD_MERGE_PASSTHRU</a></div><div class="ttdeci">@ REVD_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00445">AArch64ISelLowering.h:445</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">llvm::AArch64ISD::UMAXV</a></div><div class="ttdeci">@ UMAXV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00275">AArch64ISelLowering.h:275</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1280ffb064fa61a167776c1714f8c115"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1280ffb064fa61a167776c1714f8c115">llvm::AArch64ISD::FMIN_PRED</a></div><div class="ttdeci">@ FMIN_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00105">AArch64ISelLowering.h:105</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a13039ac177cb3a515571da75980a41bc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a13039ac177cb3a515571da75980a41bc">llvm::AArch64ISD::FMINNM_PRED</a></div><div class="ttdeci">@ FMINNM_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00106">AArch64ISelLowering.h:106</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a14342e3e6a442d9ecebef1bae5f148a8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a14342e3e6a442d9ecebef1bae5f148a8">llvm::AArch64ISD::SMIN_PRED</a></div><div class="ttdeci">@ SMIN_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00119">AArch64ISelLowering.h:119</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a148014182bdd341f262ef4d64969bb72"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a148014182bdd341f262ef4d64969bb72">llvm::AArch64ISD::GLDNT1_MERGE_ZERO</a></div><div class="ttdeci">@ GLDNT1_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00421">AArch64ISelLowering.h:421</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599">llvm::AArch64ISD::CALL</a></div><div class="ttdeci">@ CALL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00053">AArch64ISelLowering.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1748c672ccffe764a0bcc1fdfe16c9f6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1748c672ccffe764a0bcc1fdfe16c9f6">llvm::AArch64ISD::SAVE_ZT</a></div><div class="ttdeci">@ SAVE_ZT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00067">AArch64ISelLowering.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a17e64b48fdac9928b6a0a092c5af7dc9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a17e64b48fdac9928b6a0a092c5af7dc9">llvm::AArch64ISD::GLD1_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00383">AArch64ISelLowering.h:383</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a195e0238576389dfb91a8610b0e881d2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a195e0238576389dfb91a8610b0e881d2">llvm::AArch64ISD::SMSTART</a></div><div class="ttdeci">@ SMSTART</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00063">AArch64ISelLowering.h:63</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a19b22d25633ae42d72b6b5e81baccca5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a19b22d25633ae42d72b6b5e81baccca5">llvm::AArch64ISD::FMINNMV_PRED</a></div><div class="ttdeci">@ FMINNMV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00343">AArch64ISelLowering.h:343</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">llvm::AArch64ISD::ST4post</a></div><div class="ttdeci">@ ST4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00471">AArch64ISelLowering.h:471</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53">llvm::AArch64ISD::CBNZ</a></div><div class="ttdeci">@ CBNZ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00292">AArch64ISelLowering.h:292</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1b407df6fb5622c341022152b51143e6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1b407df6fb5622c341022152b51143e6">llvm::AArch64ISD::SADDV_PRED</a></div><div class="ttdeci">@ SADDV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00277">AArch64ISelLowering.h:277</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1b64a920259075393097452bf7a007bf"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1b64a920259075393097452bf7a007bf">llvm::AArch64ISD::SRA_PRED</a></div><div class="ttdeci">@ SRA_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00120">AArch64ISelLowering.h:120</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">llvm::AArch64ISD::BRCOND</a></div><div class="ttdeci">@ BRCOND</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00081">AArch64ISelLowering.h:81</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc">llvm::AArch64ISD::UQSHL_I</a></div><div class="ttdeci">@ UQSHL_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00217">AArch64ISelLowering.h:217</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">llvm::AArch64ISD::LD1x4post</a></div><div class="ttdeci">@ LD1x4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00474">AArch64ISelLowering.h:474</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42">llvm::AArch64ISD::FRECPE</a></div><div class="ttdeci">@ FRECPE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00321">AArch64ISelLowering.h:321</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1e9d1eebf5bf9d4ff49ef45d7880e4ba"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e9d1eebf5bf9d4ff49ef45d7880e4ba">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1_SXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00388">AArch64ISelLowering.h:388</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1f75be7ca0afb86d4ed6696a290d4b39"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1f75be7ca0afb86d4ed6696a290d4b39">llvm::AArch64ISD::RDSVL</a></div><div class="ttdeci">@ RDSVL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00444">AArch64ISelLowering.h:444</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a20a4c4ed442a366739eb8383950fa95e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a20a4c4ed442a366739eb8383950fa95e">llvm::AArch64ISD::RESTORE_ZT</a></div><div class="ttdeci">@ RESTORE_ZT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00066">AArch64ISelLowering.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a210b1c8a403932ae546ed0b54128cdda"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a210b1c8a403932ae546ed0b54128cdda">llvm::AArch64ISD::SPLICE</a></div><div class="ttdeci">@ SPLICE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00208">AArch64ISelLowering.h:208</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a21d1b00201e7e4cb249066ba0da2dd0e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a21d1b00201e7e4cb249066ba0da2dd0e">llvm::AArch64ISD::BSP</a></div><div class="ttdeci">@ BSP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00195">AArch64ISelLowering.h:195</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a22122a4f0234fbe3b44057ba8d742148"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22122a4f0234fbe3b44057ba8d742148">llvm::AArch64ISD::INDEX_VECTOR</a></div><div class="ttdeci">@ INDEX_VECTOR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00359">AArch64ISelLowering.h:359</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a226820ffad10c7875d1595c4863135fc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a226820ffad10c7875d1595c4863135fc">llvm::AArch64ISD::SMAXV_PRED</a></div><div class="ttdeci">@ SMAXV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00279">AArch64ISelLowering.h:279</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad">llvm::AArch64ISD::REV64</a></div><div class="ttdeci">@ REV64</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00206">AArch64ISelLowering.h:206</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a228badaf4ea8fc1855e346884210a40f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a228badaf4ea8fc1855e346884210a40f">llvm::AArch64ISD::SST1_PRED</a></div><div class="ttdeci">@ SST1_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00429">AArch64ISelLowering.h:429</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c">llvm::AArch64ISD::SRSHR_I</a></div><div class="ttdeci">@ SRSHR_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00219">AArch64ISelLowering.h:219</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">llvm::AArch64ISD::UMINV</a></div><div class="ttdeci">@ UMINV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00273">AArch64ISelLowering.h:273</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a23379b95ff6faf89e6fad047bfb0ac1b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a23379b95ff6faf89e6fad047bfb0ac1b">llvm::AArch64ISD::ABS_MERGE_PASSTHRU</a></div><div class="ttdeci">@ ABS_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00152">AArch64ISelLowering.h:152</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a233bc9367b23f2632c606088f60495a2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a233bc9367b23f2632c606088f60495a2">llvm::AArch64ISD::ANDV_PRED</a></div><div class="ttdeci">@ ANDV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00285">AArch64ISelLowering.h:285</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a236b6f5a3fa768b9338169585b94d31e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a236b6f5a3fa768b9338169585b94d31e">llvm::AArch64ISD::FDIV_PRED</a></div><div class="ttdeci">@ FDIV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00101">AArch64ISelLowering.h:101</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2486a390b5849a760c293a7aa8a569f8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2486a390b5849a760c293a7aa8a569f8">llvm::AArch64ISD::MSRR</a></div><div class="ttdeci">@ MSRR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00455">AArch64ISelLowering.h:455</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf">llvm::AArch64ISD::CMEQz</a></div><div class="ttdeci">@ CMEQz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00240">AArch64ISelLowering.h:240</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a26eebef9ecd023d56a0d1f5659c6d56f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a26eebef9ecd023d56a0d1f5659c6d56f">llvm::AArch64ISD::FMA_PRED</a></div><div class="ttdeci">@ FMA_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00102">AArch64ISelLowering.h:102</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">llvm::AArch64ISD::LD1x3post</a></div><div class="ttdeci">@ LD1x3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00473">AArch64ISelLowering.h:473</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f">llvm::AArch64ISD::CMHI</a></div><div class="ttdeci">@ CMHI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00233">AArch64ISelLowering.h:233</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8">llvm::AArch64ISD::CMGT</a></div><div class="ttdeci">@ CMGT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00232">AArch64ISelLowering.h:232</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d">llvm::AArch64ISD::ST2G</a></div><div class="ttdeci">@ ST2G</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00492">AArch64ISelLowering.h:492</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2af2841f081fa05b7343e785ac360633"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2af2841f081fa05b7343e785ac360633">llvm::AArch64ISD::LS64_BUILD</a></div><div class="ttdeci">@ LS64_BUILD</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00365">AArch64ISelLowering.h:365</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2af744ee43acb71c6a7b2792a4bc7e0b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2af744ee43acb71c6a7b2792a4bc7e0b">llvm::AArch64ISD::FP_EXTEND_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FP_EXTEND_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00145">AArch64ISelLowering.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2b59bac19683a082e19a41340bfd7be0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59bac19683a082e19a41340bfd7be0">llvm::AArch64ISD::REVH_MERGE_PASSTHRU</a></div><div class="ttdeci">@ REVH_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00354">AArch64ISelLowering.h:354</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c">llvm::AArch64ISD::FRSQRTS</a></div><div class="ttdeci">@ FRSQRTS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00324">AArch64ISelLowering.h:324</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2b9e9a63926146d3d7d738850ac2e402"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b9e9a63926146d3d7d738850ac2e402">llvm::AArch64ISD::REVW_MERGE_PASSTHRU</a></div><div class="ttdeci">@ REVW_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00355">AArch64ISelLowering.h:355</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f">llvm::AArch64ISD::WrapperLarge</a></div><div class="ttdeci">@ WrapperLarge</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00052">AArch64ISelLowering.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2ca380dca8a9dd681808096bfdd62695"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2ca380dca8a9dd681808096bfdd62695">llvm::AArch64ISD::BSWAP_MERGE_PASSTHRU</a></div><div class="ttdeci">@ BSWAP_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00353">AArch64ISelLowering.h:353</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2f6610e806b817c326a00ba86c3c39ae"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2f6610e806b817c326a00ba86c3c39ae">llvm::AArch64ISD::FP_ROUND_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FP_ROUND_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00144">AArch64ISelLowering.h:144</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2fc0cbcf497c726edd333d5c9b0059a8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2fc0cbcf497c726edd333d5c9b0059a8">llvm::AArch64ISD::UMIN_PRED</a></div><div class="ttdeci">@ UMIN_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00124">AArch64ISelLowering.h:124</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a31c76b6e0b307a491e2064bdaa55e16d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31c76b6e0b307a491e2064bdaa55e16d">llvm::AArch64ISD::SST1_UXTW_SCALED_PRED</a></div><div class="ttdeci">@ SST1_UXTW_SCALED_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00433">AArch64ISelLowering.h:433</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">llvm::AArch64ISD::TBNZ</a></div><div class="ttdeci">@ TBNZ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00294">AArch64ISelLowering.h:294</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a33060aa53377821ae236cdcdc6234f21"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a33060aa53377821ae236cdcdc6234f21">llvm::AArch64ISD::GLDFF1_SXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1_SXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00408">AArch64ISelLowering.h:408</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7">llvm::AArch64ISD::SADDV</a></div><div class="ttdeci">@ SADDV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00253">AArch64ISelLowering.h:253</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3521337d037a29d43555c7ea1b96f75d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3521337d037a29d43555c7ea1b96f75d">llvm::AArch64ISD::GLD1Q_INDEX_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1Q_INDEX_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00391">AArch64ISelLowering.h:391</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171">llvm::AArch64ISD::CMHS</a></div><div class="ttdeci">@ CMHS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00234">AArch64ISelLowering.h:234</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168">llvm::AArch64ISD::FRSQRTE</a></div><div class="ttdeci">@ FRSQRTE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00323">AArch64ISelLowering.h:323</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3cabad4255ec575c6df049ad5c3c8568"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3cabad4255ec575c6df049ad5c3c8568">llvm::AArch64ISD::LDNP</a></div><div class="ttdeci">@ LDNP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00497">AArch64ISelLowering.h:497</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c">llvm::AArch64ISD::SBCS</a></div><div class="ttdeci">@ SBCS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00161">AArch64ISelLowering.h:161</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b">llvm::AArch64ISD::SBC</a></div><div class="ttdeci">@ SBC</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00091">AArch64ISelLowering.h:91</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a41558bfb98ed3b2341959aa622dc2495"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a41558bfb98ed3b2341959aa622dc2495">llvm::AArch64ISD::ABDS_PRED</a></div><div class="ttdeci">@ ABDS_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00098">AArch64ISelLowering.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38">llvm::AArch64ISD::MOVImsl</a></div><div class="ttdeci">@ MOVImsl</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00184">AArch64ISelLowering.h:184</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a42e72f1d9f66fe07d466b88a92920c22"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a42e72f1d9f66fe07d466b88a92920c22">llvm::AArch64ISD::RET_GLUE</a></div><div class="ttdeci">@ RET_GLUE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00080">AArch64ISelLowering.h:80</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">llvm::AArch64ISD::VLSHR</a></div><div class="ttdeci">@ VLSHR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00212">AArch64ISelLowering.h:212</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">llvm::AArch64ISD::UADDV</a></div><div class="ttdeci">@ UADDV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00254">AArch64ISelLowering.h:254</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a43d0d40d03e4d03b0512a74db902be45"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a43d0d40d03e4d03b0512a74db902be45">llvm::AArch64ISD::FRINT_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FRINT_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00139">AArch64ISelLowering.h:139</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3">llvm::AArch64ISD::REV32</a></div><div class="ttdeci">@ REV32</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00205">AArch64ISelLowering.h:205</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a45354be2b9fb574b34b8e38f6fbdf15a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45354be2b9fb574b34b8e38f6fbdf15a">llvm::AArch64ISD::ABDU_PRED</a></div><div class="ttdeci">@ ABDU_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00099">AArch64ISelLowering.h:99</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a45614e13bc7af6996cacd17ad8a0e829"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45614e13bc7af6996cacd17ad8a0e829">llvm::AArch64ISD::UINT_TO_FP_MERGE_PASSTHRU</a></div><div class="ttdeci">@ UINT_TO_FP_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00146">AArch64ISelLowering.h:146</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a45e4c2a81a1d0bc6e191eb1a11e41020"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45e4c2a81a1d0bc6e191eb1a11e41020">llvm::AArch64ISD::LDIAPP</a></div><div class="ttdeci">@ LDIAPP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00496">AArch64ISelLowering.h:496</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a472127f5c49ffe5d374d554b6fb69252"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a472127f5c49ffe5d374d554b6fb69252">llvm::AArch64ISD::RHADDU_PRED</a></div><div class="ttdeci">@ RHADDU_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00115">AArch64ISelLowering.h:115</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">llvm::AArch64ISD::EXT</a></div><div class="ttdeci">@ EXT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00207">AArch64ISelLowering.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c">llvm::AArch64ISD::FCMGE</a></div><div class="ttdeci">@ FCMGE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00236">AArch64ISelLowering.h:236</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">llvm::AArch64ISD::LD1x2post</a></div><div class="ttdeci">@ LD1x2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00472">AArch64ISelLowering.h:472</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">llvm::AArch64ISD::CSINC</a></div><div class="ttdeci">@ CSINC</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00085">AArch64ISelLowering.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4b0056cc9bd2dd8caad14edf30f960a3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4b0056cc9bd2dd8caad14edf30f960a3">llvm::AArch64ISD::MULHS_PRED</a></div><div class="ttdeci">@ MULHS_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00112">AArch64ISelLowering.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4c18de870cd5cdb48d13c2554dbe975e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4c18de870cd5cdb48d13c2554dbe975e">llvm::AArch64ISD::SST1_SCALED_PRED</a></div><div class="ttdeci">@ SST1_SCALED_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00430">AArch64ISelLowering.h:430</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4cd6678c26ce1ff7c0b0fab8b53707c9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4cd6678c26ce1ff7c0b0fab8b53707c9">llvm::AArch64ISD::TBL</a></div><div class="ttdeci">@ TBL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00335">AArch64ISelLowering.h:335</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4ce802350a14f6dd022c1d2dd87ec7b6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4ce802350a14f6dd022c1d2dd87ec7b6">llvm::AArch64ISD::FROUNDEVEN_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FROUNDEVEN_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00141">AArch64ISelLowering.h:141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">llvm::AArch64ISD::UZP1</a></div><div class="ttdeci">@ UZP1</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00200">AArch64ISelLowering.h:200</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9">llvm::AArch64ISD::CMEQ</a></div><div class="ttdeci">@ CMEQ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00230">AArch64ISelLowering.h:230</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">llvm::AArch64ISD::SMINV</a></div><div class="ttdeci">@ SMINV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00272">AArch64ISelLowering.h:272</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4e506b3ba0ddd0fc4041cdd4656dee37"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e506b3ba0ddd0fc4041cdd4656dee37">llvm::AArch64ISD::NEG_MERGE_PASSTHRU</a></div><div class="ttdeci">@ NEG_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00153">AArch64ISelLowering.h:153</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4e624e8cd76c2c489fc4a426687a5004"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e624e8cd76c2c489fc4a426687a5004">llvm::AArch64ISD::LD1_MERGE_ZERO</a></div><div class="ttdeci">@ LD1_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00368">AArch64ISelLowering.h:368</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b">llvm::AArch64ISD::FIRST_NUMBER</a></div><div class="ttdeci">@ FIRST_NUMBER</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00051">AArch64ISelLowering.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a52bd6aa1392a591e5727dfd0d0e880ba"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a52bd6aa1392a591e5727dfd0d0e880ba">llvm::AArch64ISD::PMULL</a></div><div class="ttdeci">@ PMULL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00318">AArch64ISelLowering.h:318</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">llvm::AArch64ISD::LD4LANEpost</a></div><div class="ttdeci">@ LD4LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00485">AArch64ISelLowering.h:485</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a558ddabda114cddf991cf8052babf0da"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a558ddabda114cddf991cf8052babf0da">llvm::AArch64ISD::GLD1S_SXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1S_SXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00397">AArch64ISelLowering.h:397</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a55a346ec47012d131cd5068a91bfd35e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a55a346ec47012d131cd5068a91bfd35e">llvm::AArch64ISD::PTEST_ANY</a></div><div class="ttdeci">@ PTEST_ANY</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00347">AArch64ISelLowering.h:347</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">llvm::AArch64ISD::TRN2</a></div><div class="ttdeci">@ TRN2</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00203">AArch64ISelLowering.h:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c">llvm::AArch64ISD::MOVIedit</a></div><div class="ttdeci">@ MOVIedit</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00183">AArch64ISelLowering.h:183</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c">llvm::AArch64ISD::ADC</a></div><div class="ttdeci">@ ADC</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00090">AArch64ISelLowering.h:90</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">llvm::AArch64ISD::ZIP1</a></div><div class="ttdeci">@ ZIP1</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00198">AArch64ISelLowering.h:198</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1">llvm::AArch64ISD::FRECPS</a></div><div class="ttdeci">@ FRECPS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00322">AArch64ISelLowering.h:322</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">llvm::AArch64ISD::ZIP2</a></div><div class="ttdeci">@ ZIP2</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00199">AArch64ISelLowering.h:199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a58d30483f428219ebfd40e279db19942"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58d30483f428219ebfd40e279db19942">llvm::AArch64ISD::SST1Q_PRED</a></div><div class="ttdeci">@ SST1Q_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00436">AArch64ISelLowering.h:436</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">llvm::AArch64ISD::ST1x3post</a></div><div class="ttdeci">@ ST1x3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00476">AArch64ISelLowering.h:476</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5ca98fbce7ddde8900dfd68b03a5b76f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5ca98fbce7ddde8900dfd68b03a5b76f">llvm::AArch64ISD::GLD1S_UXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1S_UXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00398">AArch64ISelLowering.h:398</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">llvm::AArch64ISD::ST1x2post</a></div><div class="ttdeci">@ ST1x2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00475">AArch64ISelLowering.h:475</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">llvm::AArch64ISD::DUPLANE32</a></div><div class="ttdeci">@ DUPLANE32</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00176">AArch64ISelLowering.h:176</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5dea2cc356e551e1a38be00f441d0aed"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5dea2cc356e551e1a38be00f441d0aed">llvm::AArch64ISD::DUPLANE128</a></div><div class="ttdeci">@ DUPLANE128</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00178">AArch64ISelLowering.h:178</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a602b2e270a81071e70ed8e06d9a715b2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a602b2e270a81071e70ed8e06d9a715b2">llvm::AArch64ISD::SDOT</a></div><div class="ttdeci">@ SDOT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00268">AArch64ISelLowering.h:268</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0">llvm::AArch64ISD::SQSHLU_I</a></div><div class="ttdeci">@ SQSHLU_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00218">AArch64ISelLowering.h:218</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">llvm::AArch64ISD::LD2post</a></div><div class="ttdeci">@ LD2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00466">AArch64ISelLowering.h:466</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">llvm::AArch64ISD::ADDS</a></div><div class="ttdeci">@ ADDS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00158">AArch64ISelLowering.h:158</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">llvm::AArch64ISD::DUPLANE64</a></div><div class="ttdeci">@ DUPLANE64</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00177">AArch64ISelLowering.h:177</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6294f6cf79e63b6c350709ec5548e4e5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6294f6cf79e63b6c350709ec5548e4e5">llvm::AArch64ISD::SMAX_PRED</a></div><div class="ttdeci">@ SMAX_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00118">AArch64ISelLowering.h:118</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">llvm::AArch64ISD::DUPLANE16</a></div><div class="ttdeci">@ DUPLANE16</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00175">AArch64ISelLowering.h:175</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a63629e520272560bfaa91072ced436db"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63629e520272560bfaa91072ced436db">llvm::AArch64ISD::SST1_SXTW_PRED</a></div><div class="ttdeci">@ SST1_SXTW_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00432">AArch64ISelLowering.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a637b9743c971911cbd50d1f7205db274"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a637b9743c971911cbd50d1f7205db274">llvm::AArch64ISD::GLDFF1_SXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1_SXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00406">AArch64ISelLowering.h:406</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">llvm::AArch64ISD::ORRi</a></div><div class="ttdeci">@ ORRi</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00191">AArch64ISelLowering.h:191</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">llvm::AArch64ISD::ADDlow</a></div><div class="ttdeci">@ ADDlow</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00077">AArch64ISelLowering.h:77</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63">llvm::AArch64ISD::CMLTz</a></div><div class="ttdeci">@ CMLTz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00244">AArch64ISelLowering.h:244</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a658fff45ec5b54f450348d849379d5e7"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a658fff45ec5b54f450348d849379d5e7">llvm::AArch64ISD::GLDNT1_INDEX_MERGE_ZERO</a></div><div class="ttdeci">@ GLDNT1_INDEX_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00422">AArch64ISelLowering.h:422</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6683923954c2104dc5500772c896891f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6683923954c2104dc5500772c896891f">llvm::AArch64ISD::FCEIL_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FCEIL_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00134">AArch64ISelLowering.h:134</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6702dc1bf5b9209ddf6d77196b38181e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6702dc1bf5b9209ddf6d77196b38181e">llvm::AArch64ISD::GLDFF1S_IMM_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1S_IMM_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00418">AArch64ISelLowering.h:418</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a672ec7ad6023bc5e6288c32f9d0b65a3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a672ec7ad6023bc5e6288c32f9d0b65a3">llvm::AArch64ISD::FADDA_PRED</a></div><div class="ttdeci">@ FADDA_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00338">AArch64ISelLowering.h:338</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">llvm::AArch64ISD::ST3LANEpost</a></div><div class="ttdeci">@ ST3LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00487">AArch64ISelLowering.h:487</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6824f40cd97f2889787f803af41de828"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6824f40cd97f2889787f803af41de828">llvm::AArch64ISD::LDNF1S_MERGE_ZERO</a></div><div class="ttdeci">@ LDNF1S_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00371">AArch64ISelLowering.h:371</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a68588f7134c66b9586fa7ad3d9720258"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68588f7134c66b9586fa7ad3d9720258">llvm::AArch64ISD::GLDFF1_UXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1_UXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00407">AArch64ISelLowering.h:407</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a685ce754a67e5cb56d1ef4093e6bf4fe"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a685ce754a67e5cb56d1ef4093e6bf4fe">llvm::AArch64ISD::FNEARBYINT_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FNEARBYINT_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00136">AArch64ISelLowering.h:136</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6860799327fcd8cec080e54dc44657ca"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6860799327fcd8cec080e54dc44657ca">llvm::AArch64ISD::GLDFF1S_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1S_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00413">AArch64ISelLowering.h:413</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">llvm::AArch64ISD::LD2DUPpost</a></div><div class="ttdeci">@ LD2DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00479">AArch64ISelLowering.h:479</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6993c065809d69086ab5db7010a2e8a1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6993c065809d69086ab5db7010a2e8a1">llvm::AArch64ISD::MOPS_MEMSET</a></div><div class="ttdeci">@ MOPS_MEMSET</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00503">AArch64ISelLowering.h:503</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a69fe576c392c2f7ac25f62a38d5b5fc9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a69fe576c392c2f7ac25f62a38d5b5fc9">llvm::AArch64ISD::SDIV_PRED</a></div><div class="ttdeci">@ SDIV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00116">AArch64ISelLowering.h:116</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08">llvm::AArch64ISD::SITOF</a></div><div class="ttdeci">@ SITOF</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00303">AArch64ISelLowering.h:303</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6c9a44d7fa618f0161949ff4d455db12"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6c9a44d7fa618f0161949ff4d455db12">llvm::AArch64ISD::LDP</a></div><div class="ttdeci">@ LDP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00495">AArch64ISelLowering.h:495</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6cd3f502d5d40edc8c908a6dcea9502f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6cd3f502d5d40edc8c908a6dcea9502f">llvm::AArch64ISD::GLDFF1S_UXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1S_UXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00416">AArch64ISelLowering.h:416</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6d52931686af9b030c3cacbaf6708331"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d52931686af9b030c3cacbaf6708331">llvm::AArch64ISD::VSLI</a></div><div class="ttdeci">@ VSLI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00226">AArch64ISelLowering.h:226</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">llvm::AArch64ISD::ST1x4post</a></div><div class="ttdeci">@ ST1x4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00477">AArch64ISelLowering.h:477</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6dc4d1d9ec66f752416aaa390a8dfdcb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6dc4d1d9ec66f752416aaa390a8dfdcb">llvm::AArch64ISD::CTPOP_MERGE_PASSTHRU</a></div><div class="ttdeci">@ CTPOP_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00357">AArch64ISelLowering.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6e4af32448924c58cb4a748a07864bea"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6e4af32448924c58cb4a748a07864bea">llvm::AArch64ISD::FFLOOR_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FFLOOR_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00135">AArch64ISelLowering.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6ed7dc8a5e32da4801476b8ea5391db6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ed7dc8a5e32da4801476b8ea5391db6">llvm::AArch64ISD::MOPS_MEMSET_TAGGING</a></div><div class="ttdeci">@ MOPS_MEMSET_TAGGING</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00504">AArch64ISelLowering.h:504</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6ee026906ebb33819f0452450d5bc4ef"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ee026906ebb33819f0452450d5bc4ef">llvm::AArch64ISD::REINTERPRET_CAST</a></div><div class="ttdeci">@ REINTERPRET_CAST</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00362">AArch64ISelLowering.h:362</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6ee732dc403611ea57c638c36abde989"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ee732dc403611ea57c638c36abde989">llvm::AArch64ISD::HADDS_PRED</a></div><div class="ttdeci">@ HADDS_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00109">AArch64ISelLowering.h:109</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6efdb0e8c7f9876a8c7d5018948e0acd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6efdb0e8c7f9876a8c7d5018948e0acd">llvm::AArch64ISD::FADDV_PRED</a></div><div class="ttdeci">@ FADDV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00339">AArch64ISelLowering.h:339</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c">llvm::AArch64ISD::FCMEQz</a></div><div class="ttdeci">@ FCMEQz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00245">AArch64ISelLowering.h:245</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b">llvm::AArch64ISD::TLSDESC_CALLSEQ</a></div><div class="ttdeci">@ TLSDESC_CALLSEQ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00074">AArch64ISelLowering.h:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b">llvm::AArch64ISD::PREFETCH</a></div><div class="ttdeci">@ PREFETCH</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00300">AArch64ISelLowering.h:300</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a71288440df1a68bef426732d7bfe6606"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71288440df1a68bef426732d7bfe6606">llvm::AArch64ISD::UDIV_PRED</a></div><div class="ttdeci">@ UDIV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00122">AArch64ISelLowering.h:122</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a71296993893d456da697d6a6e1c5c81b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71296993893d456da697d6a6e1c5c81b">llvm::AArch64ISD::LASTA</a></div><div class="ttdeci">@ LASTA</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00333">AArch64ISelLowering.h:333</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb">llvm::AArch64ISD::SQSHL_I</a></div><div class="ttdeci">@ SQSHL_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00216">AArch64ISelLowering.h:216</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a736e40ee8bf80d195036bf07fee64f8c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a736e40ee8bf80d195036bf07fee64f8c">llvm::AArch64ISD::FCVTZS_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FCVTZS_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00149">AArch64ISelLowering.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a740628cb5637cb8afc89ee4fe2cbaf7a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a740628cb5637cb8afc89ee4fe2cbaf7a">llvm::AArch64ISD::SVE_LD3_MERGE_ZERO</a></div><div class="ttdeci">@ SVE_LD3_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00379">AArch64ISelLowering.h:379</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7423f39e91075c53373cbc86362ddfb6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7423f39e91075c53373cbc86362ddfb6">llvm::AArch64ISD::CTLZ_MERGE_PASSTHRU</a></div><div class="ttdeci">@ CTLZ_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00356">AArch64ISelLowering.h:356</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a74402c4f59142fad82137878d3d7b41e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74402c4f59142fad82137878d3d7b41e">llvm::AArch64ISD::ZERO_EXTEND_INREG_MERGE_PASSTHRU</a></div><div class="ttdeci">@ ZERO_EXTEND_INREG_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00151">AArch64ISelLowering.h:151</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a74b91234a131f53b9a68a9ca4cd26c87"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74b91234a131f53b9a68a9ca4cd26c87">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1_SXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00386">AArch64ISelLowering.h:386</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">llvm::AArch64ISD::LD3DUPpost</a></div><div class="ttdeci">@ LD3DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00480">AArch64ISelLowering.h:480</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a77430d9bb48aa864b70bdf019101c653"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a77430d9bb48aa864b70bdf019101c653">llvm::AArch64ISD::VSRI</a></div><div class="ttdeci">@ VSRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00227">AArch64ISelLowering.h:227</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f">llvm::AArch64ISD::CSNEG</a></div><div class="ttdeci">@ CSNEG</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00084">AArch64ISelLowering.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7923f428f833cc997e1f5ecf0993f90e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7923f428f833cc997e1f5ecf0993f90e">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1_IMM_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00389">AArch64ISelLowering.h:389</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255">llvm::AArch64ISD::VASHR</a></div><div class="ttdeci">@ VASHR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00213">AArch64ISelLowering.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">llvm::AArch64ISD::NVCAST</a></div><div class="ttdeci">@ NVCAST</div><div class="ttdoc">Natural vector cast.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00311">AArch64ISelLowering.h:311</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a79b964a205e8af1c7d40c1c7ea27cbeb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79b964a205e8af1c7d40c1c7ea27cbeb">llvm::AArch64ISD::FADD_PRED</a></div><div class="ttdeci">@ FADD_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00100">AArch64ISelLowering.h:100</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7c0da9722d4fb6b68c096e15b50bdbac"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c0da9722d4fb6b68c096e15b50bdbac">llvm::AArch64ISD::FROUND_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FROUND_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00140">AArch64ISelLowering.h:140</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b">llvm::AArch64ISD::FCMGEz</a></div><div class="ttdeci">@ FCMGEz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00246">AArch64ISelLowering.h:246</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7cab9fec71264bcc17aa00de077beb8f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7cab9fec71264bcc17aa00de077beb8f">llvm::AArch64ISD::SMINV_PRED</a></div><div class="ttdeci">@ SMINV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00281">AArch64ISelLowering.h:281</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7ebbef8c7398740fa451f47dd77fbd58"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7ebbef8c7398740fa451f47dd77fbd58">llvm::AArch64ISD::STNP</a></div><div class="ttdeci">@ STNP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00500">AArch64ISelLowering.h:500</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">llvm::AArch64ISD::MOVIshift</a></div><div class="ttdeci">@ MOVIshift</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00182">AArch64ISelLowering.h:182</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a80d287373eef2e8f8a71d40c853afb75"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a80d287373eef2e8f8a71d40c853afb75">llvm::AArch64ISD::SVE_LD2_MERGE_ZERO</a></div><div class="ttdeci">@ SVE_LD2_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00378">AArch64ISelLowering.h:378</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57">llvm::AArch64ISD::CCMP</a></div><div class="ttdeci">@ CCMP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00165">AArch64ISelLowering.h:165</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8368d7899d9217339a7e13fa3b7dc29e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8368d7899d9217339a7e13fa3b7dc29e">llvm::AArch64ISD::UADDV_PRED</a></div><div class="ttdeci">@ UADDV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00278">AArch64ISelLowering.h:278</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a83d0adb1d7f20d5a28003d08814e828a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a83d0adb1d7f20d5a28003d08814e828a">llvm::AArch64ISD::PTRUE</a></div><div class="ttdeci">@ PTRUE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00348">AArch64ISelLowering.h:348</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230">llvm::AArch64ISD::STZ2G</a></div><div class="ttdeci">@ STZ2G</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00493">AArch64ISelLowering.h:493</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a852f902347015cf35be53ca82a2d36eb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a852f902347015cf35be53ca82a2d36eb">llvm::AArch64ISD::FMAXV_PRED</a></div><div class="ttdeci">@ FMAXV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00340">AArch64ISelLowering.h:340</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a85ed05e5b6525f68f560aeec26360a9f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a85ed05e5b6525f68f560aeec26360a9f">llvm::AArch64ISD::SST1_IMM_PRED</a></div><div class="ttdeci">@ SST1_IMM_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00435">AArch64ISelLowering.h:435</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a866e96767e66fab323aa11daa967334d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a866e96767e66fab323aa11daa967334d">llvm::AArch64ISD::LDFF1_MERGE_ZERO</a></div><div class="ttdeci">@ LDFF1_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00372">AArch64ISelLowering.h:372</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c">llvm::AArch64ISD::CSINV</a></div><div class="ttdeci">@ CSINV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00083">AArch64ISelLowering.h:83</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">llvm::AArch64ISD::UZP2</a></div><div class="ttdeci">@ UZP2</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00201">AArch64ISelLowering.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8c086cd580aa6cfe36c410ac0eaecffe"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8c086cd580aa6cfe36c410ac0eaecffe">llvm::AArch64ISD::ST1_PRED</a></div><div class="ttdeci">@ ST1_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00426">AArch64ISelLowering.h:426</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc">llvm::AArch64ISD::CCMN</a></div><div class="ttdeci">@ CCMN</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00166">AArch64ISelLowering.h:166</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8e7f7012e9567f0e2a466ff0fa38753b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8e7f7012e9567f0e2a466ff0fa38753b">llvm::AArch64ISD::LDFF1S_MERGE_ZERO</a></div><div class="ttdeci">@ LDFF1S_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00373">AArch64ISelLowering.h:373</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">llvm::AArch64ISD::ADR</a></div><div class="ttdeci">@ ADR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00076">AArch64ISelLowering.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">llvm::AArch64ISD::ST4LANEpost</a></div><div class="ttdeci">@ ST4LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00488">AArch64ISelLowering.h:488</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a910ab243c66c6b15ec6db4768b7ea871"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a910ab243c66c6b15ec6db4768b7ea871">llvm::AArch64ISD::UADDLP</a></div><div class="ttdeci">@ UADDLP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00264">AArch64ISelLowering.h:264</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">llvm::AArch64ISD::MOVI</a></div><div class="ttdeci">@ MOVI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00181">AArch64ISelLowering.h:181</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a92132db91b6ec7e16a2d779bcc78385e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a92132db91b6ec7e16a2d779bcc78385e">llvm::AArch64ISD::FMUL_PRED</a></div><div class="ttdeci">@ FMUL_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00107">AArch64ISelLowering.h:107</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a921a34e318b619f9c1973aa431fa2a7c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a921a34e318b619f9c1973aa431fa2a7c">llvm::AArch64ISD::BITREVERSE_MERGE_PASSTHRU</a></div><div class="ttdeci">@ BITREVERSE_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00352">AArch64ISelLowering.h:352</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a94f47573b2939ef71e656156bc5cd991"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a94f47573b2939ef71e656156bc5cd991">llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1_IMM_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00409">AArch64ISelLowering.h:409</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a95126578449c59d8c182dcaec35c447c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95126578449c59d8c182dcaec35c447c">llvm::AArch64ISD::FABS_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FABS_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00133">AArch64ISelLowering.h:133</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">llvm::AArch64ISD::ST3post</a></div><div class="ttdeci">@ ST3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00470">AArch64ISelLowering.h:470</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a95e48c51e4bf205ee490105e96350bbc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95e48c51e4bf205ee490105e96350bbc">llvm::AArch64ISD::CALL_RVMARKER</a></div><div class="ttdeci">@ CALL_RVMARKER</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00057">AArch64ISelLowering.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac">llvm::AArch64ISD::FCMGT</a></div><div class="ttdeci">@ FCMGT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00237">AArch64ISelLowering.h:237</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a981ab95d67a836e9429e0e630293a927"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a981ab95d67a836e9429e0e630293a927">llvm::AArch64ISD::SHL_PRED</a></div><div class="ttdeci">@ SHL_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00117">AArch64ISelLowering.h:117</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9b6a5a5ff693c2554a05274a8107506c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b6a5a5ff693c2554a05274a8107506c">llvm::AArch64ISD::STILP</a></div><div class="ttdeci">@ STILP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00499">AArch64ISelLowering.h:499</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9b960aebd33a0a6533ecc59e4ea24a94"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b960aebd33a0a6533ecc59e4ea24a94">llvm::AArch64ISD::MOPS_MEMMOVE</a></div><div class="ttdeci">@ MOPS_MEMMOVE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00506">AArch64ISelLowering.h:506</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9bbaca23753c5b631bf9a62f3a730fe6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9bbaca23753c5b631bf9a62f3a730fe6">llvm::AArch64ISD::GLDNT1S_MERGE_ZERO</a></div><div class="ttdeci">@ GLDNT1S_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00423">AArch64ISelLowering.h:423</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9be68046aad6ca20ef30d451f3ab9eb5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9be68046aad6ca20ef30d451f3ab9eb5">llvm::AArch64ISD::GLD1S_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1S_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00394">AArch64ISelLowering.h:394</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">llvm::AArch64ISD::LD4DUPpost</a></div><div class="ttdeci">@ LD4DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00481">AArch64ISelLowering.h:481</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9d2511e25a56a5cae1526e6cc7917221"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d2511e25a56a5cae1526e6cc7917221">llvm::AArch64ISD::SME_ZA_STR</a></div><div class="ttdeci">@ SME_ZA_STR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00463">AArch64ISelLowering.h:463</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">llvm::AArch64ISD::DUP</a></div><div class="ttdeci">@ DUP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00173">AArch64ISelLowering.h:173</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9e2fdd4065ecdc6146b74253f5591ed5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e2fdd4065ecdc6146b74253f5591ed5">llvm::AArch64ISD::ASSERT_ZEXT_BOOL</a></div><div class="ttdeci">@ ASSERT_ZEXT_BOOL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00449">AArch64ISelLowering.h:449</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b">llvm::AArch64ISD::DUPLANE8</a></div><div class="ttdeci">@ DUPLANE8</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00174">AArch64ISelLowering.h:174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9fb341bd2a710ddf055b0545efc68fc0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fb341bd2a710ddf055b0545efc68fc0">llvm::AArch64ISD::FTRUNC_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FTRUNC_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00143">AArch64ISelLowering.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9fb6eadbeea30022b1d1e4eb86494c38"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fb6eadbeea30022b1d1e4eb86494c38">llvm::AArch64ISD::LD1RO_MERGE_ZERO</a></div><div class="ttdeci">@ LD1RO_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00375">AArch64ISelLowering.h:375</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9fe0a6fd20f3c4e41ce8cecbde8d06e8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fe0a6fd20f3c4e41ce8cecbde8d06e8">llvm::AArch64ISD::RESTORE_ZA</a></div><div class="ttdeci">@ RESTORE_ZA</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00065">AArch64ISelLowering.h:65</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa02c6d9794c8cb1e8ef9cbedd506e8a4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa02c6d9794c8cb1e8ef9cbedd506e8a4">llvm::AArch64ISD::GLDFF1S_UXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1S_UXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00414">AArch64ISelLowering.h:414</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa13d0bd502aeac8ee6bfdb48903a47db"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa13d0bd502aeac8ee6bfdb48903a47db">llvm::AArch64ISD::BIC</a></div><div class="ttdeci">@ BIC</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00127">AArch64ISelLowering.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">llvm::AArch64ISD::ADRP</a></div><div class="ttdeci">@ ADRP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00075">AArch64ISelLowering.h:75</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa32899962a2e5c6828f51d4183e4a3a8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa32899962a2e5c6828f51d4183e4a3a8">llvm::AArch64ISD::PTEST</a></div><div class="ttdeci">@ PTEST</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00346">AArch64ISelLowering.h:346</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa3aa3cc3b66896fabee5c23c3f3c3f10"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa3aa3cc3b66896fabee5c23c3f3c3f10">llvm::AArch64ISD::LD1RQ_MERGE_ZERO</a></div><div class="ttdeci">@ LD1RQ_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00374">AArch64ISelLowering.h:374</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">llvm::AArch64ISD::MVNIshift</a></div><div class="ttdeci">@ MVNIshift</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00186">AArch64ISelLowering.h:186</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa560a9bc62116f8349176c8303745d0b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa560a9bc62116f8349176c8303745d0b">llvm::AArch64ISD::SIGN_EXTEND_INREG_MERGE_PASSTHRU</a></div><div class="ttdeci">@ SIGN_EXTEND_INREG_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00150">AArch64ISelLowering.h:150</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa5f5eaa830a51e606a1a5749dea7f297"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa5f5eaa830a51e606a1a5749dea7f297">llvm::AArch64ISD::UUNPKLO</a></div><div class="ttdeci">@ UUNPKLO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00329">AArch64ISelLowering.h:329</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa631fe3aedf8ad98d00b72a60a83331b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa631fe3aedf8ad98d00b72a60a83331b">llvm::AArch64ISD::GLDFF1S_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1S_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00412">AArch64ISelLowering.h:412</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa63ddb8204981576c188ecd594ec388a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa63ddb8204981576c188ecd594ec388a">llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1_UXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00405">AArch64ISelLowering.h:405</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">llvm::AArch64ISD::LD4post</a></div><div class="ttdeci">@ LD4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00468">AArch64ISelLowering.h:468</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">llvm::AArch64ISD::TBZ</a></div><div class="ttdeci">@ TBZ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00293">AArch64ISelLowering.h:293</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">llvm::AArch64ISD::STG</a></div><div class="ttdeci">@ STG</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00490">AArch64ISelLowering.h:490</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa9468a8cff4e6e8565df6264690cd325"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa9468a8cff4e6e8565df6264690cd325">llvm::AArch64ISD::GLDFF1S_SXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1S_SXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00417">AArch64ISelLowering.h:417</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa98c8308b08e86e1e953f273207b0528"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa98c8308b08e86e1e953f273207b0528">llvm::AArch64ISD::LD1S_MERGE_ZERO</a></div><div class="ttdeci">@ LD1S_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00369">AArch64ISelLowering.h:369</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aae0756f28d186b8713f960df55dc15b3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aae0756f28d186b8713f960df55dc15b3">llvm::AArch64ISD::CLASTA_N</a></div><div class="ttdeci">@ CLASTA_N</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00331">AArch64ISelLowering.h:331</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab074f130ca724f3a3e0bdc8191cb6f04"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab074f130ca724f3a3e0bdc8191cb6f04">llvm::AArch64ISD::MOPS_MEMCOPY</a></div><div class="ttdeci">@ MOPS_MEMCOPY</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00505">AArch64ISelLowering.h:505</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">llvm::AArch64ISD::ST2post</a></div><div class="ttdeci">@ ST2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00469">AArch64ISelLowering.h:469</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab1654eebeb0da72fb694cad7ccc65836"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab1654eebeb0da72fb694cad7ccc65836">llvm::AArch64ISD::MULHU_PRED</a></div><div class="ttdeci">@ MULHU_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00113">AArch64ISelLowering.h:113</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab170dcf429997433e64e079c98657d75"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab170dcf429997433e64e079c98657d75">llvm::AArch64ISD::SVE_LD4_MERGE_ZERO</a></div><div class="ttdeci">@ SVE_LD4_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00380">AArch64ISelLowering.h:380</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab191c27a034857539bdaa17d122c8523"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab191c27a034857539bdaa17d122c8523">llvm::AArch64ISD::SRL_PRED</a></div><div class="ttdeci">@ SRL_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00121">AArch64ISelLowering.h:121</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab691f36326443f587301f2e094d9d941"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab691f36326443f587301f2e094d9d941">llvm::AArch64ISD::SME_ZA_LDR</a></div><div class="ttdeci">@ SME_ZA_LDR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00462">AArch64ISelLowering.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab7831d4deb75f0578e943637e29477ee"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab7831d4deb75f0578e943637e29477ee">llvm::AArch64ISD::STRICT_FCMPE</a></div><div class="ttdeci">@ STRICT_FCMPE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00459">AArch64ISelLowering.h:459</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1">llvm::AArch64ISD::ADCS</a></div><div class="ttdeci">@ ADCS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00160">AArch64ISelLowering.h:160</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61">llvm::AArch64ISD::BIT</a></div><div class="ttdeci">@ BIT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00288">AArch64ISelLowering.h:288</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003">llvm::AArch64ISD::URSHR_I</a></div><div class="ttdeci">@ URSHR_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00220">AArch64ISelLowering.h:220</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19abf20adf1123111c49f741eb7c622210a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abf20adf1123111c49f741eb7c622210a">llvm::AArch64ISD::CALL_ARM64EC_TO_X64</a></div><div class="ttdeci">@ CALL_ARM64EC_TO_X64</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00070">AArch64ISelLowering.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac11bd3bd817019b249d11d7f12aedd31"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac11bd3bd817019b249d11d7f12aedd31">llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1S_IMM_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00400">AArch64ISelLowering.h:400</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac13d816d2cb81731c25f88a756f78b75"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac13d816d2cb81731c25f88a756f78b75">llvm::AArch64ISD::FNEG_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FNEG_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00137">AArch64ISelLowering.h:137</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac148c71eaed20be4b9ea132008532d8d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac148c71eaed20be4b9ea132008532d8d">llvm::AArch64ISD::SETCC_MERGE_ZERO</a></div><div class="ttdeci">@ SETCC_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00155">AArch64ISelLowering.h:155</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4">llvm::AArch64ISD::CMGE</a></div><div class="ttdeci">@ CMGE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00231">AArch64ISelLowering.h:231</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac1b72bf6c7bc204136030e0ae144f3de"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac1b72bf6c7bc204136030e0ae144f3de">llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1S_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00395">AArch64ISelLowering.h:395</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac22f87518ea997c68c74ba353797e025"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac22f87518ea997c68c74ba353797e025">llvm::AArch64ISD::LS64_EXTRACT</a></div><div class="ttdeci">@ LS64_EXTRACT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00366">AArch64ISelLowering.h:366</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac239596aafdd24f4101f56f205fe8e7f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac239596aafdd24f4101f56f205fe8e7f">llvm::AArch64ISD::ORV_PRED</a></div><div class="ttdeci">@ ORV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00283">AArch64ISelLowering.h:283</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac2a18bdf7917f763d050a81ab0762d91"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2a18bdf7917f763d050a81ab0762d91">llvm::AArch64ISD::LDNF1_MERGE_ZERO</a></div><div class="ttdeci">@ LDNF1_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00370">AArch64ISelLowering.h:370</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac2b2c785ce82d3782f292a3f9c2803e2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2b2c785ce82d3782f292a3f9c2803e2">llvm::AArch64ISD::ADDP</a></div><div class="ttdeci">@ ADDP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00261">AArch64ISelLowering.h:261</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32">llvm::AArch64ISD::FCMLTz</a></div><div class="ttdeci">@ FCMLTz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00249">AArch64ISelLowering.h:249</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac51e55480048612eede3cb1b18513b22"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac51e55480048612eede3cb1b18513b22">llvm::AArch64ISD::FSQRT_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FSQRT_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00142">AArch64ISelLowering.h:142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac59023c7b0b3c6f3fa7ff35406ebe37e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac59023c7b0b3c6f3fa7ff35406ebe37e">llvm::AArch64ISD::SSTNT1_INDEX_PRED</a></div><div class="ttdeci">@ SSTNT1_INDEX_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00441">AArch64ISelLowering.h:441</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac69039ab54d0e64408e26e1e82dbf857"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac69039ab54d0e64408e26e1e82dbf857">llvm::AArch64ISD::FMINV_PRED</a></div><div class="ttdeci">@ FMINV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00342">AArch64ISelLowering.h:342</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83">llvm::AArch64ISD::CBZ</a></div><div class="ttdeci">@ CBZ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00291">AArch64ISelLowering.h:291</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb">llvm::AArch64ISD::FCMGTz</a></div><div class="ttdeci">@ FCMGTz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00247">AArch64ISelLowering.h:247</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac790946c00d53a027bcd49843379fb21"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac790946c00d53a027bcd49843379fb21">llvm::AArch64ISD::SSTNT1_PRED</a></div><div class="ttdeci">@ SSTNT1_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00440">AArch64ISelLowering.h:440</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac8f6f034b1c865aa8e77ccaebda32218"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac8f6f034b1c865aa8e77ccaebda32218">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00384">AArch64ISelLowering.h:384</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aca0f8df53ae7a68829ef5100ee8e133a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aca0f8df53ae7a68829ef5100ee8e133a">llvm::AArch64ISD::SUNPKLO</a></div><div class="ttdeci">@ SUNPKLO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00327">AArch64ISelLowering.h:327</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acc129ce1cfc16e162528c86841b10e32"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acc129ce1cfc16e162528c86841b10e32">llvm::AArch64ISD::GLD1S_UXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1S_UXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00396">AArch64ISelLowering.h:396</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19accc2b0352ba19606af1040c262293f09"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19accc2b0352ba19606af1040c262293f09">llvm::AArch64ISD::EORV_PRED</a></div><div class="ttdeci">@ EORV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00284">AArch64ISelLowering.h:284</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">llvm::AArch64ISD::SUBS</a></div><div class="ttdeci">@ SUBS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00159">AArch64ISelLowering.h:159</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ace3d70db16ae903ef91f4848cf3c7485"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ace3d70db16ae903ef91f4848cf3c7485">llvm::AArch64ISD::MUL_PRED</a></div><div class="ttdeci">@ MUL_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00111">AArch64ISelLowering.h:111</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aceba80367c90c9597740f44793a920a5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aceba80367c90c9597740f44793a920a5">llvm::AArch64ISD::LASTB</a></div><div class="ttdeci">@ LASTB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00334">AArch64ISelLowering.h:334</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">llvm::AArch64ISD::SMAXV</a></div><div class="ttdeci">@ SMAXV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00274">AArch64ISelLowering.h:274</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">llvm::AArch64ISD::LD2LANEpost</a></div><div class="ttdeci">@ LD2LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00483">AArch64ISelLowering.h:483</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e">llvm::AArch64ISD::MRRS</a></div><div class="ttdeci">@ MRRS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00453">AArch64ISelLowering.h:453</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad112f423ccad26e1e2802c343f2c4d90"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad112f423ccad26e1e2802c343f2c4d90">llvm::AArch64ISD::SADDLV</a></div><div class="ttdeci">@ SADDLV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00258">AArch64ISelLowering.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad1c18847191322766d77b00a67708c9d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad1c18847191322766d77b00a67708c9d">llvm::AArch64ISD::SST1Q_INDEX_PRED</a></div><div class="ttdeci">@ SST1Q_INDEX_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00437">AArch64ISelLowering.h:437</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8">llvm::AArch64ISD::THREAD_POINTER</a></div><div class="ttdeci">@ THREAD_POINTER</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00089">AArch64ISelLowering.h:89</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad4727f1a13490b87d6c32c6bae2f0a3b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4727f1a13490b87d6c32c6bae2f0a3b">llvm::AArch64ISD::UMINV_PRED</a></div><div class="ttdeci">@ UMINV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00282">AArch64ISelLowering.h:282</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0">llvm::AArch64ISD::STZG</a></div><div class="ttdeci">@ STZG</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00491">AArch64ISelLowering.h:491</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">llvm::AArch64ISD::BICi</a></div><div class="ttdeci">@ BICi</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00190">AArch64ISelLowering.h:190</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad72f64d0c5da384ad511761d2c9d43f0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad72f64d0c5da384ad511761d2c9d43f0">llvm::AArch64ISD::SINT_TO_FP_MERGE_PASSTHRU</a></div><div class="ttdeci">@ SINT_TO_FP_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00147">AArch64ISelLowering.h:147</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad79b28d6740520761635d67c6c3c5dc9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad79b28d6740520761635d67c6c3c5dc9">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1_UXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00387">AArch64ISelLowering.h:387</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad96eeee7eab7d3e204af2c4cc2f3f28a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad96eeee7eab7d3e204af2c4cc2f3f28a">llvm::AArch64ISD::UDOT</a></div><div class="ttdeci">@ UDOT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00267">AArch64ISelLowering.h:267</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad97a96707d208382bc33f77bbe9f9edd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad97a96707d208382bc33f77bbe9f9edd">llvm::AArch64ISD::SUNPKHI</a></div><div class="ttdeci">@ SUNPKHI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00326">AArch64ISelLowering.h:326</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adb25d74321dce9c4a69412fd849e6709"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adb25d74321dce9c4a69412fd849e6709">llvm::AArch64ISD::SST1_UXTW_PRED</a></div><div class="ttdeci">@ SST1_UXTW_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00431">AArch64ISelLowering.h:431</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b">llvm::AArch64ISD::CMGEz</a></div><div class="ttdeci">@ CMGEz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00241">AArch64ISelLowering.h:241</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adc79ed255f1706e125f05ac99a7341c4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adc79ed255f1706e125f05ac99a7341c4">llvm::AArch64ISD::CALL_BTI</a></div><div class="ttdeci">@ CALL_BTI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00059">AArch64ISelLowering.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adc867f8bbfd796edbf20fd98de8e275b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adc867f8bbfd796edbf20fd98de8e275b">llvm::AArch64ISD::CTTZ_ELTS</a></div><div class="ttdeci">@ CTTZ_ELTS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00350">AArch64ISelLowering.h:350</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ade8465168b90801e75f1d747b3a869db"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ade8465168b90801e75f1d747b3a869db">llvm::AArch64ISD::FMAXNMV_PRED</a></div><div class="ttdeci">@ FMAXNMV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00341">AArch64ISelLowering.h:341</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adebd178a2fa65f2846ffe7985061b29c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adebd178a2fa65f2846ffe7985061b29c">llvm::AArch64ISD::PROBED_ALLOCA</a></div><div class="ttdeci">@ PROBED_ALLOCA</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00095">AArch64ISelLowering.h:95</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2">llvm::AArch64ISD::FCMP</a></div><div class="ttdeci">@ FCMP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00170">AArch64ISelLowering.h:170</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">llvm::AArch64ISD::LOADgot</a></div><div class="ttdeci">@ LOADgot</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00078">AArch64ISelLowering.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9">llvm::AArch64ISD::CMGTz</a></div><div class="ttdeci">@ CMGTz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00242">AArch64ISelLowering.h:242</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae188e1a972d14cacb4b25aaa08c03fe7"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae188e1a972d14cacb4b25aaa08c03fe7">llvm::AArch64ISD::FMAX_PRED</a></div><div class="ttdeci">@ FMAX_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00103">AArch64ISelLowering.h:103</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae20731453b229dcb3d378c282b68fe8e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae20731453b229dcb3d378c282b68fe8e">llvm::AArch64ISD::FRECPX_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FRECPX_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00138">AArch64ISelLowering.h:138</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae2e012d1717a5485a8723c1372f0a0ce"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae2e012d1717a5485a8723c1372f0a0ce">llvm::AArch64ISD::STRICT_FCMP</a></div><div class="ttdeci">@ STRICT_FCMP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00458">AArch64ISelLowering.h:458</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae42c77576ffd4957708a186a3d262a49"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae42c77576ffd4957708a186a3d262a49">llvm::AArch64ISD::FCVTZU_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FCVTZU_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00148">AArch64ISelLowering.h:148</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94">llvm::AArch64ISD::FCMEQ</a></div><div class="ttdeci">@ FCMEQ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00235">AArch64ISelLowering.h:235</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a">llvm::AArch64ISD::FCMLEz</a></div><div class="ttdeci">@ FCMLEz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00248">AArch64ISelLowering.h:248</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae932a885fc5b27453c0530e88c4363b0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae932a885fc5b27453c0530e88c4363b0">llvm::AArch64ISD::RSHRNB_I</a></div><div class="ttdeci">@ RSHRNB_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00223">AArch64ISelLowering.h:223</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a">llvm::AArch64ISD::UMULL</a></div><div class="ttdeci">@ UMULL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00316">AArch64ISelLowering.h:316</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">llvm::AArch64ISD::CSEL</a></div><div class="ttdeci">@ CSEL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00082">AArch64ISelLowering.h:82</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aec4b3e29e4c750748f6eec345d2ecfe7"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec4b3e29e4c750748f6eec345d2ecfe7">llvm::AArch64ISD::GLDFF1_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00403">AArch64ISelLowering.h:403</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">llvm::AArch64ISD::LD3LANEpost</a></div><div class="ttdeci">@ LD3LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00484">AArch64ISelLowering.h:484</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aee81f3a7f92882048ae759626cce52fc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aee81f3a7f92882048ae759626cce52fc">llvm::AArch64ISD::SST1_SXTW_SCALED_PRED</a></div><div class="ttdeci">@ SST1_SXTW_SCALED_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00434">AArch64ISelLowering.h:434</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aeeea721755ccf2b778a95b42ff8eb55c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeeea721755ccf2b778a95b42ff8eb55c">llvm::AArch64ISD::DUP_MERGE_PASSTHRU</a></div><div class="ttdeci">@ DUP_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00358">AArch64ISelLowering.h:358</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aefb2386076002c124b7f4ecc8949ab91"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aefb2386076002c124b7f4ecc8949ab91">llvm::AArch64ISD::UADDLV</a></div><div class="ttdeci">@ UADDLV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00257">AArch64ISelLowering.h:257</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af263284586304c99345ed0c663ea2e3c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af263284586304c99345ed0c663ea2e3c">llvm::AArch64ISD::GLD1S_SXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1S_SXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00399">AArch64ISelLowering.h:399</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af368614239dc9c9128bd40dd311092b8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af368614239dc9c9128bd40dd311092b8">llvm::AArch64ISD::UMAXV_PRED</a></div><div class="ttdeci">@ UMAXV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00280">AArch64ISelLowering.h:280</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd">llvm::AArch64ISD::ANDS</a></div><div class="ttdeci">@ ANDS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00162">AArch64ISelLowering.h:162</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af47f2fa02f0c000b2bb2713f4044ca55"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af47f2fa02f0c000b2bb2713f4044ca55">llvm::AArch64ISD::CLASTB_N</a></div><div class="ttdeci">@ CLASTB_N</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00332">AArch64ISelLowering.h:332</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af4a48a9cc4383907e6a5d4bc64decb49"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af4a48a9cc4383907e6a5d4bc64decb49">llvm::AArch64ISD::SRAD_MERGE_OP1</a></div><div class="ttdeci">@ SRAD_MERGE_OP1</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00129">AArch64ISelLowering.h:129</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6">llvm::AArch64ISD::CMLEz</a></div><div class="ttdeci">@ CMLEz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00243">AArch64ISelLowering.h:243</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc">llvm::AArch64ISD::FCCMP</a></div><div class="ttdeci">@ FCCMP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00167">AArch64ISelLowering.h:167</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460">llvm::AArch64ISD::LD1LANEpost</a></div><div class="ttdeci">@ LD1LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00482">AArch64ISelLowering.h:482</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afa0e42f3d1f5a26bbf63a2e6ad1125ca"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa0e42f3d1f5a26bbf63a2e6ad1125ca">llvm::AArch64ISD::SMSTOP</a></div><div class="ttdeci">@ SMSTOP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00064">AArch64ISelLowering.h:64</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afa3fac889eef5ac98a58aa3e11f21425"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa3fac889eef5ac98a58aa3e11f21425">llvm::AArch64ISD::UMAX_PRED</a></div><div class="ttdeci">@ UMAX_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00123">AArch64ISelLowering.h:123</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afa65635052abba7d2eb891eb24706af9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa65635052abba7d2eb891eb24706af9">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1_UXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00385">AArch64ISelLowering.h:385</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d">llvm::AArch64ISD::REV16</a></div><div class="ttdeci">@ REV16</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00204">AArch64ISelLowering.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9">llvm::AArch64ISD::MVNImsl</a></div><div class="ttdeci">@ MVNImsl</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00187">AArch64ISelLowering.h:187</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087">llvm::AArch64ISD::VSHL</a></div><div class="ttdeci">@ VSHL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00211">AArch64ISelLowering.h:211</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afda36640e88b2cdaef1df445d425b4a9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afda36640e88b2cdaef1df445d425b4a9">llvm::AArch64ISD::SADDLP</a></div><div class="ttdeci">@ SADDLP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00263">AArch64ISelLowering.h:263</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afe73a33ffb540dcae45e6c1fcf2ae167"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afe73a33ffb540dcae45e6c1fcf2ae167">llvm::AArch64ISD::INSR</a></div><div class="ttdeci">@ INSR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00345">AArch64ISelLowering.h:345</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0f0ed02332b97889338140b01d2c6d73"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0f0ed02332b97889338140b01d2c6d73">llvm::AArch64::getFPRArgRegs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getFPRArgRegs()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00160">AArch64ISelLowering.cpp:160</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566">llvm::AArch64::Rounding</a></div><div class="ttdeci">Rounding</div><div class="ttdoc">Possible values of current rounding mode, which is specified in bits 23:22 of FPCR.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00514">AArch64ISelLowering.h:514</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566a205f1ecf68d1ece7e0640f7b35d4108f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a205f1ecf68d1ece7e0640f7b35d4108f">llvm::AArch64::RZ</a></div><div class="ttdeci">@ RZ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00518">AArch64ISelLowering.h:518</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566a402716638cf95654114b00208669aa21"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a402716638cf95654114b00208669aa21">llvm::AArch64::RN</a></div><div class="ttdeci">@ RN</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00515">AArch64ISelLowering.h:515</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566a6c99a3fd7e8bdb5a536e91711b4f31ea"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a6c99a3fd7e8bdb5a536e91711b4f31ea">llvm::AArch64::rmMask</a></div><div class="ttdeci">@ rmMask</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00520">AArch64ISelLowering.h:519</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566ac401e282e73314903acd9d817e07bde4"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ac401e282e73314903acd9d817e07bde4">llvm::AArch64::RP</a></div><div class="ttdeci">@ RP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00516">AArch64ISelLowering.h:516</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">llvm::AArch64::RM</a></div><div class="ttdeci">@ RM</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00517">AArch64ISelLowering.h:517</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a3a00e3f13547d341fc82513e15b238ed"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a3a00e3f13547d341fc82513e15b238ed">llvm::AArch64::StackProbeMaxLoopUnroll</a></div><div class="ttdeci">const unsigned StackProbeMaxLoopUnroll</div><div class="ttdoc">Maximum number of iterations to unroll for a constant size probing loop.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00534">AArch64ISelLowering.h:534</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a52c3190880a60276eb1e37858664a614"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a52c3190880a60276eb1e37858664a614">llvm::AArch64::StackProbeMaxUnprobedStack</a></div><div class="ttdeci">const unsigned StackProbeMaxUnprobedStack</div><div class="ttdoc">Maximum allowed number of unprobed bytes above SP at an ABI boundary.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00531">AArch64ISelLowering.h:531</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9aa08fb3daa6c8e29cf934b549439944"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9aa08fb3daa6c8e29cf934b549439944">llvm::AArch64::RoundingBitsPos</a></div><div class="ttdeci">const unsigned RoundingBitsPos</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00523">AArch64ISelLowering.h:523</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_ac527df8e57b5d110ac7c28c6006b5dc0"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#ac527df8e57b5d110ac7c28c6006b5dc0">llvm::AArch64::getGPRArgRegs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getGPRArgRegs()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00158">AArch64ISelLowering.cpp:158</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_ad6a46b5fa0c0be4df0f957b751654025"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#ad6a46b5fa0c0be4df0f957b751654025">llvm::AArch64::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64FastISel_8cpp_source.html#l05178">AArch64FastISel.cpp:5178</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8a75c7c151466ad7e041e9ed8aa4d5a4bf"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a75c7c151466ad7e041e9ed8aa4d5a4bf">llvm::CallingConv::CXX_FAST_TLS</a></div><div class="ttdeci">@ CXX_FAST_TLS</div><div class="ttdoc">Used for access functions.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00072">CallingConv.h:72</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8abc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8abc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdeci">@ Fast</div><div class="ttdoc">Attempts to make calls as fast as possible (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00041">CallingConv.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdeci">@ BUILTIN_OP_END</div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01384">ISDOpcodes.h:1383</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdoc">FIRST_TARGET_MEMORY_OPCODE - Target-specific pre-isel operations which do not reference a specific me...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01395">ISDOpcodes.h:1395</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdoc">MemIndexedMode enum - This enum defines the load / store indexed addressing modes.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01455">ISDOpcodes.h:1455</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ac12e5034984d1e706d2a8b89dc3e9394"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac12e5034984d1e706d2a8b89dc3e9394">llvm::ISD::FIRST_TARGET_STRICTFP_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_STRICTFP_OPCODE</div><div class="ttdoc">FIRST_TARGET_STRICTFP_OPCODE - Target-specific pre-isel operations which cannot raise FP exceptions s...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01389">ISDOpcodes.h:1389</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdoc">ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01506">ISDOpcodes.h:1506</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdoc">LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension).</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01486">ISDOpcodes.h:1486</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00558">Dwarf.h:558</a></div></div>
<div class="ttc" id="anamespacellvm_1_1sampleprof_html_a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41"><div class="ttname"><a href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">llvm::sampleprof::Base</a></div><div class="ttdeci">@ Base</div><div class="ttdef"><b>Definition:</b> <a href="Discriminator_8h_source.html#l00058">Discriminator.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00456">DWP.cpp:456</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2c3c18bffdc25d969233c5448bdfe7eb"><div class="ttname"><a href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">llvm::AddressSpace</a></div><div class="ttdeci">AddressSpace</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXBaseInfo_8h_source.html#l00021">NVPTXBaseInfo.h:21</a></div></div>
<div class="ttc" id="anamespacellvm_html_a766456df1dd21e804cd4596304e10764"><div class="ttname"><a href="namespacellvm.html#a766456df1dd21e804cd4596304e10764">llvm::ComplexDeinterleavingOperation</a></div><div class="ttdeci">ComplexDeinterleavingOperation</div><div class="ttdef"><b>Definition:</b> <a href="ComplexDeinterleavingPass_8h_source.html#l00035">ComplexDeinterleavingPass.h:35</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8ec1bf8d7b792ca9fac56f8514db18d2"><div class="ttname"><a href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">llvm::CodeGenOptLevel</a></div><div class="ttdeci">CodeGenOptLevel</div><div class="ttdoc">Code generation optimization level.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00054">CodeGen.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9bccbe67aaab722783ca4e7c504aaaa7"><div class="ttname"><a href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM's memory model.</div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9ffbf98bd55746f804742b79f524ac7f"><div class="ttname"><a href="namespacellvm.html#a9ffbf98bd55746f804742b79f524ac7f">llvm::ComplexDeinterleavingRotation</a></div><div class="ttdeci">ComplexDeinterleavingRotation</div><div class="ttdef"><b>Definition:</b> <a href="ComplexDeinterleavingPass_8h_source.html#l00048">ComplexDeinterleavingPass.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa0d69e81725c10fa5407f0bf34462068"><div class="ttname"><a href="namespacellvm.html#aa0d69e81725c10fa5407f0bf34462068">llvm::TTI</a></div><div class="ttdeci">TargetTransformInfo TTI</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00206">TargetTransformInfo.h:206</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00156">CallingConvLower.h:156</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa6d856e4879bb775617f8c3634773b7a"><div class="ttname"><a href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">llvm::CombineLevel</a></div><div class="ttdeci">CombineLevel</div><div class="ttdef"><b>Definition:</b> <a href="DAGCombine_8h_source.html#l00015">DAGCombine.h:15</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab471937b9a227e70c7fe8bd9604014d6"><div class="ttname"><a href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">llvm::Op</a></div><div class="ttdeci">DWARFExpression::Operation Op</div><div class="ttdef"><b>Definition:</b> <a href="DWARFExpression_8cpp_source.html#l00022">DWARFExpression.cpp:22</a></div></div>
<div class="ttc" id="anamespacellvm_html_afdccf3ff7a8dfaa084b07c1fb417bbe2a2faec1f9f8cc7f8f40d521c4dd574f49"><div class="ttname"><a href="namespacellvm.html#afdccf3ff7a8dfaa084b07c1fb417bbe2a2faec1f9f8cc7f8f40d521c4dd574f49">llvm::ColorMode::Enable</a></div><div class="ttdeci">@ Enable</div><div class="ttdoc">Enable colors.</div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html"><div class="ttname"><a href="structllvm_1_1DenormalMode.html">llvm::DenormalMode</a></div><div class="ttdoc">Represent subnormal handling kind for floating point instruction inputs and outputs.</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00070">FloatingPointMode.h:70</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a45e76d44a189e456d52e37ba3dda0fce"><div class="ttname"><a href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">llvm::EVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Return the size of the specified value type in bits.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00351">ValueTypes.h:351</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_aa54976197fff266f4143beb44fc9764c"><div class="ttname"><a href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">llvm::EVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00160">ValueTypes.h:160</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1MemOp_html"><div class="ttname"><a href="structllvm_1_1MemOp.html">llvm::MemOp</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00113">TargetLowering.h:113</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 16:43:08 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
