#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Feb 18 17:25:14 2022
# Process ID: 10544
# Current directory: D:/BaiduNetdiskDownload/DA_HDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3536 D:\BaiduNetdiskDownload\DA_HDMI\DA_HDMI.xpr
# Log file: D:/BaiduNetdiskDownload/DA_HDMI/vivado.log
# Journal file: D:/BaiduNetdiskDownload/DA_HDMI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 910.813 ; gain = 38.316
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/BaiduNetdiskDownload/DA_HDMI/triangle.coe' provided. It will be converted relative to IP Instance files '../../../../triangle.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name triangle_ins -dir d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {triangle_ins} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/BaiduNetdiskDownload/DA_HDMI/triangle.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips triangle_ins]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'triangle_ins' to 'triangle_ins' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/BaiduNetdiskDownload/DA_HDMI/triangle.coe' provided. It will be converted relative to IP Instance files '../../../../triangle.coe'
generate_target {instantiation_template} [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/triangle_ins/triangle_ins.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'triangle_ins'...
generate_target all [get_files  d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/triangle_ins/triangle_ins.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'triangle_ins'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'triangle_ins'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'triangle_ins'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'triangle_ins'...
catch { config_ip_cache -export [get_ips -all triangle_ins] }
export_ip_user_files -of_objects [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/triangle_ins/triangle_ins.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/triangle_ins/triangle_ins.xci]
launch_runs -jobs 2 triangle_ins_synth_1
[Fri Feb 18 17:58:46 2022] Launched triangle_ins_synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/triangle_ins_synth_1/runme.log
export_simulation -of_objects [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/triangle_ins/triangle_ins.xci] -directory D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files/sim_scripts -ip_user_files_dir D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files -ipstatic_source_dir D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modelsim/vivado_lib} {questa=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/questa} {riviera=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/riviera} {activehdl=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/triangle_ins/triangle_ins.xci] -no_script -reset -force -quiet
remove_files  -fileset triangle_ins d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/triangle_ins/triangle_ins.xci
INFO: [Project 1-386] Moving file 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/triangle_ins/triangle_ins.xci' from fileset 'triangle_ins' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/BaiduNetdiskDownload/DA_HDMI/sin.coe' provided. It will be converted relative to IP Instance files '../../../../sin.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_sine -dir d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_gen_sine} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/BaiduNetdiskDownload/DA_HDMI/sin.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_sine]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'blk_mem_gen_sine' to 'blk_mem_gen_sine' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/BaiduNetdiskDownload/DA_HDMI/sin.coe' provided. It will be converted relative to IP Instance files '../../../../sin.coe'
generate_target {instantiation_template} [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_sine'...
generate_target all [get_files  d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_sine'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_sine'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_sine'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_sine'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_sine] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_sine, cache-ID = bb9b0d554fd19ad6; cache size = 0.462 MB.
export_ip_user_files -of_objects [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci'
export_simulation -of_objects [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci] -directory D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files/sim_scripts -ip_user_files_dir D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files -ipstatic_source_dir D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modelsim/vivado_lib} {questa=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/questa} {riviera=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/riviera} {activehdl=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/BaiduNetdiskDownload/DA_HDMI/square.coe' provided. It will be converted relative to IP Instance files '../../../../square.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_square -dir d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_gen_square} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/BaiduNetdiskDownload/DA_HDMI/square.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_square]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'blk_mem_gen_square' to 'blk_mem_gen_square' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/BaiduNetdiskDownload/DA_HDMI/square.coe' provided. It will be converted relative to IP Instance files '../../../../square.coe'
generate_target {instantiation_template} [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_square/blk_mem_gen_square.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_square'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_square/blk_mem_gen_square.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_square'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_square'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_square'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_square'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_square] }
export_ip_user_files -of_objects [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_square/blk_mem_gen_square.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_square/blk_mem_gen_square.xci]
launch_runs -jobs 2 blk_mem_gen_square_synth_1
[Fri Feb 18 18:01:08 2022] Launched blk_mem_gen_square_synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/blk_mem_gen_square_synth_1/runme.log
export_simulation -of_objects [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_square/blk_mem_gen_square.xci] -directory D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files/sim_scripts -ip_user_files_dir D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files -ipstatic_source_dir D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modelsim/vivado_lib} {questa=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/questa} {riviera=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/riviera} {activehdl=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/BaiduNetdiskDownload/DA_HDMI/triangle.coe' provided. It will be converted relative to IP Instance files '../../../../triangle.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_triangle -dir d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_gen_triangle} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/BaiduNetdiskDownload/DA_HDMI/triangle.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_triangle]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'blk_mem_gen_triangle' to 'blk_mem_gen_triangle' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/BaiduNetdiskDownload/DA_HDMI/triangle.coe' provided. It will be converted relative to IP Instance files '../../../../triangle.coe'
generate_target {instantiation_template} [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_triangle/blk_mem_gen_triangle.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_triangle'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_triangle/blk_mem_gen_triangle.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_triangle'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_triangle'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_triangle'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_triangle'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_triangle] }
export_ip_user_files -of_objects [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_triangle/blk_mem_gen_triangle.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_triangle/blk_mem_gen_triangle.xci]
launch_runs -jobs 2 blk_mem_gen_triangle_synth_1
[Fri Feb 18 18:03:22 2022] Launched blk_mem_gen_triangle_synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/blk_mem_gen_triangle_synth_1/runme.log
export_simulation -of_objects [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_triangle/blk_mem_gen_triangle.xci] -directory D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files/sim_scripts -ip_user_files_dir D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files -ipstatic_source_dir D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modelsim/vivado_lib} {questa=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/questa} {riviera=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/riviera} {activehdl=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/BaiduNetdiskDownload/DA_HDMI/sawtooth.coe' provided. It will be converted relative to IP Instance files '../../../../sawtooth.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_sawtooth -dir d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_gen_sawtooth} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/BaiduNetdiskDownload/DA_HDMI/sawtooth.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_sawtooth]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'blk_mem_gen_sawtooth' to 'blk_mem_gen_sawtooth' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/BaiduNetdiskDownload/DA_HDMI/sawtooth.coe' provided. It will be converted relative to IP Instance files '../../../../sawtooth.coe'
generate_target {instantiation_template} [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sawtooth/blk_mem_gen_sawtooth.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_sawtooth'...
generate_target all [get_files  d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sawtooth/blk_mem_gen_sawtooth.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_sawtooth'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_sawtooth'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_sawtooth'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_sawtooth'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_sawtooth] }
export_ip_user_files -of_objects [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sawtooth/blk_mem_gen_sawtooth.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sawtooth/blk_mem_gen_sawtooth.xci]
launch_runs -jobs 2 blk_mem_gen_sawtooth_synth_1
[Fri Feb 18 18:04:06 2022] Launched blk_mem_gen_sawtooth_synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/blk_mem_gen_sawtooth_synth_1/runme.log
export_simulation -of_objects [get_files d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sawtooth/blk_mem_gen_sawtooth.xci] -directory D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files/sim_scripts -ip_user_files_dir D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files -ipstatic_source_dir D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modelsim/vivado_lib} {questa=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/questa} {riviera=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/riviera} {activehdl=D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
[Fri Feb 18 18:12:54 2022] Launched synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'wav_ins/buffer_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.dcp' for cell 'wav_ins/cat_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sawtooth/blk_mem_gen_sawtooth.dcp' for cell 'wav_ins/sawtooth_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.dcp' for cell 'wav_ins/sine_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_square/blk_mem_gen_square.dcp' for cell 'wav_ins/square_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_triangle/blk_mem_gen_triangle.dcp' for cell 'wav_ins/triangle_ins'
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1861.051 ; gain = 561.086
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1861.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1904.789 ; gain = 709.883
place_ports key_mode L13
set_property IOSTANDARD LVCMOS33 [get_ports [list key_mode]]
set_property target_constrs_file D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1947.695 ; gain = 0.000
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1947.695 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1947.695 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1950.094 ; gain = 0.000
[Fri Feb 18 18:26:01 2022] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
[Fri Feb 18 18:29:10 2022] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
[Fri Feb 18 18:33:20 2022] Launched synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'wav_ins/buffer_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.dcp' for cell 'wav_ins/cat_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sawtooth/blk_mem_gen_sawtooth.dcp' for cell 'wav_ins/sawtooth_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.dcp' for cell 'wav_ins/sine_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_square/blk_mem_gen_square.dcp' for cell 'wav_ins/square_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_triangle/blk_mem_gen_triangle.dcp' for cell 'wav_ins/triangle_ins'
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2060.250 ; gain = 110.156
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2149.625 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2154.234 ; gain = 4.609
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2157.285 ; gain = 0.000
[Fri Feb 18 18:34:36 2022] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
[Fri Feb 18 18:36:26 2022] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3080.441 ; gain = 923.156
set_property PROGRAM.FILE {D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
[Fri Feb 18 18:40:49 2022] Launched synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Feb 18 18:41:49 2022] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
[Fri Feb 18 18:43:34 2022] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
[Fri Feb 18 20:19:54 2022] Launched synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/synth_1/runme.log
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
[Fri Feb 18 20:31:56 2022] Launched synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'wav_ins/buffer_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.dcp' for cell 'wav_ins/cat_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sawtooth/blk_mem_gen_sawtooth.dcp' for cell 'wav_ins/sawtooth_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.dcp' for cell 'wav_ins/sine_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_square/blk_mem_gen_square.dcp' for cell 'wav_ins/square_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_triangle/blk_mem_gen_triangle.dcp' for cell 'wav_ins/triangle_ins'
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3141.871 ; gain = 21.246
set_property package_pin "" [get_ports [list  ad_clk]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3141.871 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
[Fri Feb 18 20:37:34 2022] Launched synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'wav_ins/buffer_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.dcp' for cell 'wav_ins/cat_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sawtooth/blk_mem_gen_sawtooth.dcp' for cell 'wav_ins/sawtooth_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.dcp' for cell 'wav_ins/sine_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_square/blk_mem_gen_square.dcp' for cell 'wav_ins/square_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_triangle/blk_mem_gen_triangle.dcp' for cell 'wav_ins/triangle_ins'
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3260.320 ; gain = 118.449
place_ports adda_vcc D16
place_ports adda_gnd E16
set_property package_pin "" [get_ports [list  adda_rst]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3274.391 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
[Fri Feb 18 20:48:13 2022] Launched synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'wav_ins/buffer_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.dcp' for cell 'wav_ins/cat_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sawtooth/blk_mem_gen_sawtooth.dcp' for cell 'wav_ins/sawtooth_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.dcp' for cell 'wav_ins/sine_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_square/blk_mem_gen_square.dcp' for cell 'wav_ins/square_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_triangle/blk_mem_gen_triangle.dcp' for cell 'wav_ins/triangle_ins'
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'adda_gnd'. [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3298.570 ; gain = 23.891
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3304.973 ; gain = 3.824
place_ports adda_gnd1 E16
place_ports adda_gnd2 F13
place_ports {ad_data[0]} E14
place_ports {ad_data[1]} E13
place_ports {ad_data[2]} D15
place_ports {ad_data[3]} D14
place_ports {ad_data[4]} B13
place_ports {ad_data[5]} C13
place_ports {ad_data[6]} A14
place_ports {ad_data[7]} A13
place_ports ad_clk C14
place_ports da_clk A15
place_ports {da_data[7]} B16
place_ports {da_data[6]} B15
place_ports {da_data[5]} B18
place_ports {da_data[4]} B17
place_ports {da_data[3]} A19
place_ports {da_data[2]} A18
place_ports {da_data[1]} C19
place_ports {da_data[0]} C18
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3374.156 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
[Fri Feb 18 20:54:16 2022] Launched synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'wav_ins/buffer_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.dcp' for cell 'wav_ins/cat_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sawtooth/blk_mem_gen_sawtooth.dcp' for cell 'wav_ins/sawtooth_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.dcp' for cell 'wav_ins/sine_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_square/blk_mem_gen_square.dcp' for cell 'wav_ins/square_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_triangle/blk_mem_gen_triangle.dcp' for cell 'wav_ins/triangle_ins'
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3384.328 ; gain = 10.172
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.xci' is already up-to-date
[Fri Feb 18 21:14:59 2022] Launched synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'wav_ins/buffer_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_CAT/blk_mem_gen_CAT.dcp' for cell 'wav_ins/cat_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sawtooth/blk_mem_gen_sawtooth.dcp' for cell 'wav_ins/sawtooth_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.dcp' for cell 'wav_ins/sine_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_square/blk_mem_gen_square.dcp' for cell 'wav_ins/square_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_triangle/blk_mem_gen_triangle.dcp' for cell 'wav_ins/triangle_ins'
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3492.336 ; gain = 0.000
set_property package_pin "" [get_ports [list  {da_data[7]}]]
place_ports adda_gnd E16
place_ports {ad_data[0]} F14
place_ports {ad_data[1]} F13
place_ports {ad_data[2]} E14
place_ports {ad_data[3]} E13
place_ports {ad_data[4]} D15
place_ports {ad_data[5]} D14
place_ports {ad_data[6]} B13
place_ports {ad_data[7]} C13
place_ports ad_clk A13
place_ports da_clk C14
place_ports {da_data[7]} A16
place_ports {da_data[6]} A15
place_ports {da_data[5]} B16
place_ports {da_data[4]} B15
place_ports {da_data[3]} B18
place_ports {da_data[2]} B17
place_ports {da_data[1]} A19
place_ports {da_data[0]} A18
update_compile_order -fileset sources_1
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3546.504 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
[Fri Feb 18 21:26:29 2022] Launched synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Feb 18 21:27:29 2022] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'wav_ins/buffer_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sawtooth/blk_mem_gen_sawtooth.dcp' for cell 'wav_ins/sawtooth_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.dcp' for cell 'wav_ins/sine_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_square/blk_mem_gen_square.dcp' for cell 'wav_ins/square_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_triangle/blk_mem_gen_triangle.dcp' for cell 'wav_ins/triangle_ins'
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3556.883 ; gain = 10.379
set_property IOSTANDARD LVCMOS33 [get_ports [list {da_data[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {da_data[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {da_data[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {da_data[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {da_data[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {da_data[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {da_data[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {da_data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ad_clk da_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {ad_data[7]} {ad_data[6]} {ad_data[5]} {ad_data[4]} {ad_data[3]} {ad_data[2]} {ad_data[1]} {ad_data[0]}]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3556.883 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3556.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3556.883 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 3556.883 ; gain = 0.000
[Fri Feb 18 21:29:47 2022] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list adda_gnd]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3556.883 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
[Fri Feb 18 21:31:41 2022] Launched synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'wav_ins/buffer_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sawtooth/blk_mem_gen_sawtooth.dcp' for cell 'wav_ins/sawtooth_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.dcp' for cell 'wav_ins/sine_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_square/blk_mem_gen_square.dcp' for cell 'wav_ins/square_ins'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_triangle/blk_mem_gen_triangle.dcp' for cell 'wav_ins/triangle_ins'
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_ins/inst'
Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_ins/inst'
Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3556.883 ; gain = 0.000
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3556.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 3556.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3556.883 ; gain = 0.000
[Fri Feb 18 21:32:56 2022] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.srcs/sources_1/ip/blk_mem_gen_sine/blk_mem_gen_sine.xci' is already up-to-date
[Fri Feb 18 21:35:01 2022] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/BaiduNetdiskDownload/DA_HDMI/DA_HDMI.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 18 21:41:06 2022...
