Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Feb 14 03:39:09 2018
| Host         : DESKTOP-IHS8QFI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sevenSegTop_control_sets_placed.rpt
| Design       : sevenSegTop
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |              28 |            7 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------+------------------+------------------+----------------+
|      Clock Signal     |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+---------------------+------------------+------------------+----------------+
|  d1/tempMsg_reg[11]   |                     |                  |                1 |              1 |
|  clk_100Mhz_IBUF_BUFG |                     |                  |                1 |              1 |
|  clk_100Mhz_IBUF_BUFG |                     | clr_IBUF         |                3 |              5 |
|  clk_100Mhz_IBUF_BUFG | c1/tempV[0]_i_2_n_0 | c1/tempV0        |                3 |             12 |
|  ma1/tempClk          | d1/tempMsg_reg[11]  |                  |                5 |             20 |
|  clk_100Mhz_IBUF_BUFG |                     | cd1/clear        |                7 |             28 |
+-----------------------+---------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 5      |                     1 |
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


