set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {tty_input_state_gen_2.vho tty_input_state_gen_2_vhd.sdo}}
	{{"Fast Model"} {tty_input_state_gen_2_fast.vho tty_input_state_gen_2_vhd_fast.sdo}}
}
