cocci_test_suite() {
	struct dsi_isr_data *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 925 */;
	unsigned int cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 925 */;
	omap_dsi_isr_t cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 924 */;
	void *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 924 */;
	int cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 910 */;
	unsigned long cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 909 */;
	struct dsi_data *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 907 */;
	void cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 907 */;
	const struct dsi_reg cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 848 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 776 */;
	struct dsi_isr_tables *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 753 */;
	u32 *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 685 */;
	struct platform_driver cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5472 */;
	const struct dev_pm_ops cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5467 */;
	const char *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 544 */;
	struct device_node *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5352 */;
	struct resource *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5267 */;
	const struct dsi_module_id_data *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5264 */;
	const struct soc_device_attribute *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5263 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5261 */;
	const struct soc_device_attribute cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5255 */[];
	const struct of_device_id cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5248 */[];
	const struct dsi_module_id_data cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5199 */[];
	const struct dsi_of_data cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5196 */;
	enum omap_dss_dsi_pixel_format cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 517 */;
	struct omap_dsi_pin_config cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5149 */;
	u32 cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5145 */[10];
	struct property *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5144 */;
	const struct component_ops cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5096 */;
	char cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5048 */[10];
	struct dss_device *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5046 */;
	struct device *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 5044 */;
	const struct dss_pll_hw cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 4933 */;
	const struct dss_pll_ops cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 4927 */;
	const struct omap_dss_device_ops cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 4882 */;
	struct clk *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 4857 */;
	struct completion *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 485 */;
	int *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 4801 */;
	bool cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 478 */;
	struct dsi_clk_calc_ctx cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 4693 */;
	u64 cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 4671 */;
	struct omap_dss_device *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 464 */;
	void __iomem *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 452 */;
	struct omap_dss_dsi_videomode_timings *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 4402 */;
	struct dsi_clk_calc_ctx *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 4348 */;
	const struct omap_dss_dsi_config *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 4347 */;
	struct videomode *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 4300 */;
	struct dsi_reg {
		u16 module;
		u16 idx;
	} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 43 */;
	struct videomode cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 4275 */;
	const struct omap_dss_dsi_videomode_timings *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 4273 */;
	struct dsi_packet_sent_handler_data {
		struct dsi_data *dsi;
		struct completion *completion;
	} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 420 */;
	struct dss_pll_clock_info cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 4046 */;
	enum omap_channel cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 3990 */;
	struct dispc_clock_info cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 3968 */;
	void (*cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 3940 */)(int,
								     void *);
	struct dsi_data cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 3911 */;
	struct work_struct *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 3909 */;
	struct timer_list *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 3887 */;
	const unsigned int cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 3819 */;
	const unsigned cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 3818 */;
	u16 cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 3731 */;
	const enum dsi_lane_function cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 3670 */[];
	struct dsi_lane_config cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 3666 */[DSI_MAX_NR_LANES];
	const int *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 3665 */;
	const struct omap_dsi_pin_config *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 3661 */;
	const struct videomode *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 3372 */;
	struct dsi_data {
		struct device *dev;
		void __iomem *proto_base;
		void __iomem *phy_base;
		void __iomem *pll_base;
		const struct dsi_of_data *data;
		int module_id;
		int irq;
		bool is_enabled;
		struct clk *dss_clk;
		struct regmap *syscon;
		struct dss_device *dss;
		struct dispc_clock_info user_dispc_cinfo;
		struct dss_pll_clock_info user_dsi_cinfo;
		struct dsi_lp_clock_info user_lp_cinfo;
		struct dsi_lp_clock_info current_lp_cinfo;
		struct dss_pll pll;
		bool vdds_dsi_enabled;
		struct regulator *vdds_dsi_reg;
		struct {
			enum dsi_vc_source source;
			struct omap_dss_device *dssdev;
			enum fifo_size tx_fifo_size;
			enum fifo_size rx_fifo_size;
			int vc_id;
		} vc[4];
		struct mutex lock;
		struct semaphore bus_lock;
		spinlock_t irq_lock;
		struct dsi_isr_tables isr_tables;
		struct dsi_isr_tables isr_tables_copy;
		int update_channel;
#ifdef DSI_PERF_MEASURE
		unsigned int update_bytes;
#endif
		bool te_enabled;
		bool ulps_enabled;
		void (*framedone_callback)(int, void *);
		void *framedone_data;
		struct delayed_work framedone_timeout_work;
#ifdef DSI_CATCH_MISSING_TE
		struct timer_list te_timer;
#endif
		unsigned long cache_req_pck;
		unsigned long cache_clk_freq;
		struct dss_pll_clock_info cache_cinfo;
		u32 errors;
		spinlock_t errors_lock;
#ifdef DSI_PERF_MEASURE
		ktime_t perf_setup_time;
		ktime_t perf_start_time;
#endif
		int debug_read;
		int debug_write;
		struct {
			struct dss_debugfs_entry *irqs;
			struct dss_debugfs_entry *regs;
			struct dss_debugfs_entry *clks;
		} debugfs;
#ifdef CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS
		spinlock_t irq_stats_lock;
		struct dsi_irq_stats irq_stats;
#endif
		unsigned int num_lanes_supported;
		unsigned int line_buffer_size;
		struct dsi_lane_config lanes[DSI_MAX_NR_LANES];
		unsigned int num_lanes_used;
		unsigned int scp_clk_refcount;
		struct dss_lcd_mgr_config mgr_config;
		struct videomode vm;
		enum omap_dss_dsi_pixel_format pix_fmt;
		enum omap_dss_dsi_mode mode;
		struct omap_dss_dsi_videomode_timings vm_timings;
		struct omap_dss_device output;
	} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 319 */;
	struct dsi_of_data {
		enum dsi_model model;
		const struct dss_pll_hw *pll_hw;
		const struct dsi_module_id_data *modules;
		unsigned int max_fck_freq;
		unsigned int max_pll_lpdiv;
		enum dsi_quirks quirks;
	} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 310 */;
	enum dsi_quirks{DSI_QUIRK_PLL_PWR_BUG=(1 << 0), DSI_QUIRK_DCS_CMD_CONFIG_VC=(1 << 1), DSI_QUIRK_VC_OCP_WIDTH=(1 << 2), DSI_QUIRK_REVERSE_TXCLKESC=(1 << 3), DSI_QUIRK_GNQ=(1 << 4), DSI_QUIRK_PHY_DCC=(1 << 5),} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 301 */;
	u8 *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 2971 */;
	struct dsi_module_id_data {
		u32 address;
		int id;
	} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 296 */;
	struct dsi_lp_clock_info {
		unsigned long lp_clk;
		u16 lp_clk_div;
	} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 291 */;
	enum dss_dsi_content_type cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 2863 */;
	struct dsi_clk_calc_ctx {
		struct dsi_data *dsi;
		struct dss_pll *pll;
		const struct omap_dss_dsi_config *config;
		unsigned long req_pck_min,req_pck_nom,req_pck_max;
		struct dss_pll_clock_info dsi_cinfo;
		struct dispc_clock_info dispc_cinfo;
		struct videomode vm;
		struct omap_dss_dsi_videomode_timings dsi_vm;
	} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 272 */;
	struct dsi_isr_tables {
		struct dsi_isr_data isr_table[DSI_MAX_NR_ISRS];
		struct dsi_isr_data isr_table_vc[4][DSI_MAX_NR_ISRS];
		struct dsi_isr_data isr_table_cio[DSI_MAX_NR_ISRS];
	} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 266 */;
	struct dsi_irq_stats {
		unsigned long last_reset;
		unsigned int irq_count;
		unsigned int dsi_irqs[32];
		unsigned int vc_irqs[4][32];
		unsigned int cio_irqs[32];
	} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 258 */;
	enum dsi_vc_source{DSI_VC_SOURCE_L4=0, DSI_VC_SOURCE_VP,} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 253 */;
	enum fifo_size{DSI_FIFO_SIZE_0=0, DSI_FIFO_SIZE_32=1, DSI_FIFO_SIZE_64=2, DSI_FIFO_SIZE_96=3, DSI_FIFO_SIZE_128=4,} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 245 */;
	struct dsi_isr_data {
		omap_dsi_isr_t isr;
		void *arg;
		u32 mask;
	} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 239 */;
	enum dsi_vc_source cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 2388 */;
	struct dsi_lane_config {
		enum dsi_lane_function function;
		u8 polarity;
	} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 234 */;
	struct dsi_packet_sent_handler_data cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 2288 */;
	const int cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 2279 */;
	struct dsi_packet_sent_handler_data *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 2276 */;
	enum dsi_lane_function{DSI_LANE_UNUSED=0, DSI_LANE_CLK, DSI_LANE_DATA1, DSI_LANE_DATA2, DSI_LANE_DATA3, DSI_LANE_DATA4,} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 225 */;
	enum dsi_model{DSI_MODEL_OMAP3, DSI_MODEL_OMAP4, DSI_MODEL_OMAP5,} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 219 */;
	enum fifo_size cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 2172 */;
	int cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 210 */(struct dsi_data *dsi,
								int channel);
	ktime_t cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 2090 */;
	void cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 208 */(struct dsi_data *dsi);
	int cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 207 */(struct dsi_data *dsi);
	void (*cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 204 */)(void *arg,
								    u32 mask);
	const u8 *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1876 */;
	const u8 cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1874 */[];
	bool cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1873 */[DSI_MAX_NR_LANES];
	u8 cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1827 */;
	enum dsi_cio_power_state cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1626 */;
	enum dsi_cio_power_state{DSI_COMPLEXIO_POWER_OFF=0x0, DSI_COMPLEXIO_POWER_ON=0x1, DSI_COMPLEXIO_POWER_ULPS=0x2,} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1620 */;
	struct dsi_irq_stats cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1447 */;
	struct dss_pll *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1388 */;
	enum dss_clk_source cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1386 */;
	struct dss_pll_clock_info *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1385 */;
	struct seq_file *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1382 */;
	enum dsi_pll_power_state cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1281 */;
	enum dsi_pll_power_state{DSI_PLL_POWER_OFF=0x0, DSI_PLL_POWER_ON_HSCLK=0x1, DSI_PLL_POWER_ON_ALL=0x2, DSI_PLL_POWER_ON_DIV=0x3,} cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1274 */;
	struct dsi_lp_clock_info *cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1214 */;
	u32 cocci_id/* drivers/gpu/drm/omapdrm/dss/dsi.c 1131 */;
}
