
picr_1_9tdi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a81c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  0800a9f4  0800a9f4  0000b9f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa4c  0800aa4c  0000c194  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800aa4c  0800aa4c  0000c194  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800aa4c  0800aa4c  0000c194  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa4c  0800aa4c  0000ba4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aa50  0800aa50  0000ba50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000194  20000000  0800aa54  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014fc  20000194  0800abe8  0000c194  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001690  0800abe8  0000c690  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c194  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001860a  00000000  00000000  0000c1c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a69  00000000  00000000  000247ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001618  00000000  00000000  00028238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010d8  00000000  00000000  00029850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022815  00000000  00000000  0002a928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018d85  00000000  00000000  0004d13d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db32a  00000000  00000000  00065ec2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001411ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d10  00000000  00000000  00141230  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  00146f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000194 	.word	0x20000194
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800a9dc 	.word	0x0800a9dc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000198 	.word	0x20000198
 8000214:	0800a9dc 	.word	0x0800a9dc

08000218 <CDC_On_Receive>:
MotorControl motor3 = {.dCount = 0, .prevCount = 0, .currentCount=0,.integral=0};

volatile uint8_t isCommandReceived = 0;


void CDC_On_Receive(uint8_t* buffer, uint32_t* length) {
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
 8000220:	6039      	str	r1, [r7, #0]
  if (*length == sizeof(Command)) {
 8000222:	683b      	ldr	r3, [r7, #0]
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	2b0a      	cmp	r3, #10
 8000228:	d10d      	bne.n	8000246 <CDC_On_Receive+0x2e>
    memcpy(&command, buffer, sizeof(Command));
 800022a:	220a      	movs	r2, #10
 800022c:	6879      	ldr	r1, [r7, #4]
 800022e:	4808      	ldr	r0, [pc, #32]	@ (8000250 <CDC_On_Receive+0x38>)
 8000230:	f00a fbc6 	bl	800a9c0 <memcpy>

    if (command.delimiter == 0xAAAA) {
 8000234:	4b06      	ldr	r3, [pc, #24]	@ (8000250 <CDC_On_Receive+0x38>)
 8000236:	891b      	ldrh	r3, [r3, #8]
 8000238:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800023c:	4293      	cmp	r3, r2
 800023e:	d102      	bne.n	8000246 <CDC_On_Receive+0x2e>
      isCommandReceived = 1;
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <CDC_On_Receive+0x3c>)
 8000242:	2201      	movs	r2, #1
 8000244:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8000246:	bf00      	nop
 8000248:	3708      	adds	r7, #8
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	2000047c 	.word	0x2000047c
 8000254:	200004b8 	.word	0x200004b8

08000258 <DWT_Init>:
static inline void DWT_Init(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800025c:	4b09      	ldr	r3, [pc, #36]	@ (8000284 <DWT_Init+0x2c>)
 800025e:	68db      	ldr	r3, [r3, #12]
 8000260:	4a08      	ldr	r2, [pc, #32]	@ (8000284 <DWT_Init+0x2c>)
 8000262:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000266:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 8000268:	4b07      	ldr	r3, [pc, #28]	@ (8000288 <DWT_Init+0x30>)
 800026a:	2200      	movs	r2, #0
 800026c:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800026e:	4b06      	ldr	r3, [pc, #24]	@ (8000288 <DWT_Init+0x30>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	4a05      	ldr	r2, [pc, #20]	@ (8000288 <DWT_Init+0x30>)
 8000274:	f043 0301 	orr.w	r3, r3, #1
 8000278:	6013      	str	r3, [r2, #0]
}
 800027a:	bf00      	nop
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	e000edf0 	.word	0xe000edf0
 8000288:	e0001000 	.word	0xe0001000

0800028c <delay_us>:

static inline void delay_us(uint32_t us)
{
 800028c:	b480      	push	{r7}
 800028e:	b085      	sub	sp, #20
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8000294:	4b0b      	ldr	r3, [pc, #44]	@ (80002c4 <delay_us+0x38>)
 8000296:	685b      	ldr	r3, [r3, #4]
 8000298:	60fb      	str	r3, [r7, #12]
    uint32_t cycles = us * 160;
 800029a:	687a      	ldr	r2, [r7, #4]
 800029c:	4613      	mov	r3, r2
 800029e:	009b      	lsls	r3, r3, #2
 80002a0:	4413      	add	r3, r2
 80002a2:	015b      	lsls	r3, r3, #5
 80002a4:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < cycles);
 80002a6:	bf00      	nop
 80002a8:	4b06      	ldr	r3, [pc, #24]	@ (80002c4 <delay_us+0x38>)
 80002aa:	685a      	ldr	r2, [r3, #4]
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	1ad3      	subs	r3, r2, r3
 80002b0:	68ba      	ldr	r2, [r7, #8]
 80002b2:	429a      	cmp	r2, r3
 80002b4:	d8f8      	bhi.n	80002a8 <delay_us+0x1c>
}
 80002b6:	bf00      	nop
 80002b8:	bf00      	nop
 80002ba:	3714      	adds	r7, #20
 80002bc:	46bd      	mov	sp, r7
 80002be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c2:	4770      	bx	lr
 80002c4:	e0001000 	.word	0xe0001000

080002c8 <mapThrower>:

uint16_t mapThrower(uint16_t inputValue) {
 80002c8:	b480      	push	{r7}
 80002ca:	b083      	sub	sp, #12
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	4603      	mov	r3, r0
 80002d0:	80fb      	strh	r3, [r7, #6]

	if (inputValue <= 48)  inputValue = 48;
 80002d2:	88fb      	ldrh	r3, [r7, #6]
 80002d4:	2b30      	cmp	r3, #48	@ 0x30
 80002d6:	d801      	bhi.n	80002dc <mapThrower+0x14>
 80002d8:	2330      	movs	r3, #48	@ 0x30
 80002da:	80fb      	strh	r3, [r7, #6]
	if (inputValue >= 2047) inputValue = 2047;
 80002dc:	88fb      	ldrh	r3, [r7, #6]
 80002de:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 80002e2:	4293      	cmp	r3, r2
 80002e4:	d902      	bls.n	80002ec <mapThrower+0x24>
 80002e6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80002ea:	80fb      	strh	r3, [r7, #6]

	return(uint16_t)(((uint32_t)(inputValue - 48) * 65305U) / (2047U - 48U));
 80002ec:	88fb      	ldrh	r3, [r7, #6]
 80002ee:	3b30      	subs	r3, #48	@ 0x30
 80002f0:	461a      	mov	r2, r3
 80002f2:	f64f 7319 	movw	r3, #65305	@ 0xff19
 80002f6:	fb03 f202 	mul.w	r2, r3, r2
 80002fa:	4b07      	ldr	r3, [pc, #28]	@ (8000318 <mapThrower+0x50>)
 80002fc:	fba3 1302 	umull	r1, r3, r3, r2
 8000300:	1ad2      	subs	r2, r2, r3
 8000302:	0852      	lsrs	r2, r2, #1
 8000304:	4413      	add	r3, r2
 8000306:	0a9b      	lsrs	r3, r3, #10
 8000308:	b29b      	uxth	r3, r3

}
 800030a:	4618      	mov	r0, r3
 800030c:	370c      	adds	r7, #12
 800030e:	46bd      	mov	sp, r7
 8000310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	06466f6b 	.word	0x06466f6b

0800031c <enable_drivers>:
void enable_drivers() {
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(NSLEEP_GPIO_Port, NSLEEP_Pin, GPIO_PIN_RESET);
 8000320:	2200      	movs	r2, #0
 8000322:	2180      	movs	r1, #128	@ 0x80
 8000324:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000328:	f002 fb7e 	bl	8002a28 <HAL_GPIO_WritePin>
	    delay_us(15);
 800032c:	200f      	movs	r0, #15
 800032e:	f7ff ffad 	bl	800028c <delay_us>
	    HAL_GPIO_WritePin(NSLEEP_GPIO_Port, NSLEEP_Pin, GPIO_PIN_SET);
 8000332:	2201      	movs	r2, #1
 8000334:	2180      	movs	r1, #128	@ 0x80
 8000336:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800033a:	f002 fb75 	bl	8002a28 <HAL_GPIO_WritePin>
	    HAL_Delay(5);
 800033e:	2005      	movs	r0, #5
 8000340:	f001 f974 	bl	800162c <HAL_Delay>
}
 8000344:	bf00      	nop
 8000346:	bd80      	pop	{r7, pc}

08000348 <clamp>:
int32_t clamp(int32_t value, int32_t min_value, int32_t max_value) {
 8000348:	b480      	push	{r7}
 800034a:	b085      	sub	sp, #20
 800034c:	af00      	add	r7, sp, #0
 800034e:	60f8      	str	r0, [r7, #12]
 8000350:	60b9      	str	r1, [r7, #8]
 8000352:	607a      	str	r2, [r7, #4]
	if (value > max_value) return max_value;
 8000354:	68fa      	ldr	r2, [r7, #12]
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	429a      	cmp	r2, r3
 800035a:	dd01      	ble.n	8000360 <clamp+0x18>
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	e006      	b.n	800036e <clamp+0x26>
	if (value < min_value) return min_value;
 8000360:	68fa      	ldr	r2, [r7, #12]
 8000362:	68bb      	ldr	r3, [r7, #8]
 8000364:	429a      	cmp	r2, r3
 8000366:	da01      	bge.n	800036c <clamp+0x24>
 8000368:	68bb      	ldr	r3, [r7, #8]
 800036a:	e000      	b.n	800036e <clamp+0x26>
	return value;
 800036c:	68fb      	ldr	r3, [r7, #12]
}
 800036e:	4618      	mov	r0, r3
 8000370:	3714      	adds	r7, #20
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
	...

0800037c <rapidBlink>:

void rapidBlink() {
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 11; i++) {
 8000382:	2300      	movs	r3, #0
 8000384:	71fb      	strb	r3, [r7, #7]
 8000386:	e009      	b.n	800039c <rapidBlink+0x20>
        HAL_GPIO_TogglePin(MCU_LED_GPIO_Port, MCU_LED_Pin);
 8000388:	2108      	movs	r1, #8
 800038a:	4808      	ldr	r0, [pc, #32]	@ (80003ac <rapidBlink+0x30>)
 800038c:	f002 fb64 	bl	8002a58 <HAL_GPIO_TogglePin>
        HAL_Delay(100);
 8000390:	2064      	movs	r0, #100	@ 0x64
 8000392:	f001 f94b 	bl	800162c <HAL_Delay>
    for (uint8_t i = 0; i < 11; i++) {
 8000396:	79fb      	ldrb	r3, [r7, #7]
 8000398:	3301      	adds	r3, #1
 800039a:	71fb      	strb	r3, [r7, #7]
 800039c:	79fb      	ldrb	r3, [r7, #7]
 800039e:	2b0a      	cmp	r3, #10
 80003a0:	d9f2      	bls.n	8000388 <rapidBlink+0xc>
    }
}
 80003a2:	bf00      	nop
 80003a4:	bf00      	nop
 80003a6:	3708      	adds	r7, #8
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bd80      	pop	{r7, pc}
 80003ac:	48000400 	.word	0x48000400

080003b0 <setMotor>:

int32_t setMotor(MotorControl* motorControl, int16_t commandCount) {
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b086      	sub	sp, #24
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
 80003b8:	460b      	mov	r3, r1
 80003ba:	807b      	strh	r3, [r7, #2]
	static float kp = 450.0f;
	static float ki = 50.0f;

	motorControl->dCount = motorControl->currentCount - motorControl->prevCount;
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	689a      	ldr	r2, [r3, #8]
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	685b      	ldr	r3, [r3, #4]
 80003c4:	1ad3      	subs	r3, r2, r3
 80003c6:	461a      	mov	r2, r3
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	601a      	str	r2, [r3, #0]
	motorControl->prevCount = motorControl->currentCount;
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	689a      	ldr	r2, [r3, #8]
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	605a      	str	r2, [r3, #4]

	int32_t error = (int32_t)commandCount - (int32_t)motorControl->dCount;
 80003d4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	1ad3      	subs	r3, r2, r3
 80003de:	617b      	str	r3, [r7, #20]

	float prop = kp*(float)error;
 80003e0:	697b      	ldr	r3, [r7, #20]
 80003e2:	ee07 3a90 	vmov	s15, r3
 80003e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80003ea:	4b23      	ldr	r3, [pc, #140]	@ (8000478 <setMotor+0xc8>)
 80003ec:	edd3 7a00 	vldr	s15, [r3]
 80003f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80003f4:	edc7 7a04 	vstr	s15, [r7, #16]
	motorControl->integral += (float)error;
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	68db      	ldr	r3, [r3, #12]
 80003fc:	ee07 3a90 	vmov	s15, r3
 8000400:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000404:	697b      	ldr	r3, [r7, #20]
 8000406:	ee07 3a90 	vmov	s15, r3
 800040a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800040e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000412:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000416:	ee17 2a90 	vmov	r2, s15
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	60da      	str	r2, [r3, #12]

	float output = prop + ((float)motorControl->integral*ki);
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	68db      	ldr	r3, [r3, #12]
 8000422:	ee07 3a90 	vmov	s15, r3
 8000426:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800042a:	4b14      	ldr	r3, [pc, #80]	@ (800047c <setMotor+0xcc>)
 800042c:	edd3 7a00 	vldr	s15, [r3]
 8000430:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000434:	ed97 7a04 	vldr	s14, [r7, #16]
 8000438:	ee77 7a27 	vadd.f32	s15, s14, s15
 800043c:	edc7 7a03 	vstr	s15, [r7, #12]

	output = clamp((int32_t)output,-7999,7999);
 8000440:	edd7 7a03 	vldr	s15, [r7, #12]
 8000444:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000448:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800044c:	490c      	ldr	r1, [pc, #48]	@ (8000480 <setMotor+0xd0>)
 800044e:	ee17 0a90 	vmov	r0, s15
 8000452:	f7ff ff79 	bl	8000348 <clamp>
 8000456:	ee07 0a90 	vmov	s15, r0
 800045a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800045e:	edc7 7a03 	vstr	s15, [r7, #12]

	return (int32_t)output;
 8000462:	edd7 7a03 	vldr	s15, [r7, #12]
 8000466:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800046a:	ee17 3a90 	vmov	r3, s15

}
 800046e:	4618      	mov	r0, r3
 8000470:	3718      	adds	r7, #24
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	20000008 	.word	0x20000008
 800047c:	2000000c 	.word	0x2000000c
 8000480:	ffffe0c1 	.word	0xffffe0c1

08000484 <runMotor>:

void runMotor(int32_t pwm, volatile uint32_t *ccr, GPIO_TypeDef *dirPort,
	 uint16_t dirPin) {
 8000484:	b580      	push	{r7, lr}
 8000486:	b084      	sub	sp, #16
 8000488:	af00      	add	r7, sp, #0
 800048a:	60f8      	str	r0, [r7, #12]
 800048c:	60b9      	str	r1, [r7, #8]
 800048e:	607a      	str	r2, [r7, #4]
 8000490:	807b      	strh	r3, [r7, #2]

	if (pwm >= 0) {
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	2b00      	cmp	r3, #0
 8000496:	db09      	blt.n	80004ac <runMotor+0x28>
		*ccr = pwm;
 8000498:	68fa      	ldr	r2, [r7, #12]
 800049a:	68bb      	ldr	r3, [r7, #8]
 800049c:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(dirPort, dirPin, GPIO_PIN_SET);
 800049e:	887b      	ldrh	r3, [r7, #2]
 80004a0:	2201      	movs	r2, #1
 80004a2:	4619      	mov	r1, r3
 80004a4:	6878      	ldr	r0, [r7, #4]
 80004a6:	f002 fabf 	bl	8002a28 <HAL_GPIO_WritePin>
	} else {
		*ccr = -pwm;
		HAL_GPIO_WritePin(dirPort, dirPin, GPIO_PIN_RESET);
	}
}
 80004aa:	e00a      	b.n	80004c2 <runMotor+0x3e>
		*ccr = -pwm;
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	425b      	negs	r3, r3
 80004b0:	461a      	mov	r2, r3
 80004b2:	68bb      	ldr	r3, [r7, #8]
 80004b4:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(dirPort, dirPin, GPIO_PIN_RESET);
 80004b6:	887b      	ldrh	r3, [r7, #2]
 80004b8:	2200      	movs	r2, #0
 80004ba:	4619      	mov	r1, r3
 80004bc:	6878      	ldr	r0, [r7, #4]
 80004be:	f002 fab3 	bl	8002a28 <HAL_GPIO_WritePin>
}
 80004c2:	bf00      	nop
 80004c4:	3710      	adds	r7, #16
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
	...

080004cc <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]

	if (htim == &htim6) {
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	4a20      	ldr	r2, [pc, #128]	@ (8000558 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80004d8:	4293      	cmp	r3, r2
 80004da:	d139      	bne.n	8000550 <HAL_TIM_PeriodElapsedCallback+0x84>

		motor1.currentCount = (int16_t)TIM2->CNT;
 80004dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80004e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80004e2:	b21b      	sxth	r3, r3
 80004e4:	461a      	mov	r2, r3
 80004e6:	4b1d      	ldr	r3, [pc, #116]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80004e8:	609a      	str	r2, [r3, #8]
		motor2.currentCount = (int16_t)TIM3->CNT;
 80004ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80004ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80004ee:	b21b      	sxth	r3, r3
 80004f0:	461a      	mov	r2, r3
 80004f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000564 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80004f4:	609a      	str	r2, [r3, #8]
		motor3.currentCount = (int16_t)TIM4->CNT;
 80004f6:	4b1c      	ldr	r3, [pc, #112]	@ (8000568 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80004f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80004fa:	b21b      	sxth	r3, r3
 80004fc:	461a      	mov	r2, r3
 80004fe:	4b1b      	ldr	r3, [pc, #108]	@ (800056c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000500:	609a      	str	r2, [r3, #8]

	    runMotor(setMotor(&motor1, command.speed1),&TIM1->CCR1,M1_DIR_GPIO_Port,M1_DIR_Pin);
 8000502:	4b1b      	ldr	r3, [pc, #108]	@ (8000570 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000504:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000508:	4619      	mov	r1, r3
 800050a:	4814      	ldr	r0, [pc, #80]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x90>)
 800050c:	f7ff ff50 	bl	80003b0 <setMotor>
 8000510:	2304      	movs	r3, #4
 8000512:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000516:	4917      	ldr	r1, [pc, #92]	@ (8000574 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000518:	f7ff ffb4 	bl	8000484 <runMotor>
	    runMotor(setMotor(&motor2, command.speed2),&TIM1->CCR2,M2_DIR_GPIO_Port,M2_DIR_Pin);
 800051c:	4b14      	ldr	r3, [pc, #80]	@ (8000570 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800051e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000522:	4619      	mov	r1, r3
 8000524:	480f      	ldr	r0, [pc, #60]	@ (8000564 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000526:	f7ff ff43 	bl	80003b0 <setMotor>
 800052a:	2308      	movs	r3, #8
 800052c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000530:	4911      	ldr	r1, [pc, #68]	@ (8000578 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000532:	f7ff ffa7 	bl	8000484 <runMotor>
	    runMotor(setMotor(&motor3, command.speed3),&TIM1->CCR3,M3_DIR_GPIO_Port,M3_DIR_Pin);
 8000536:	4b0e      	ldr	r3, [pc, #56]	@ (8000570 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000538:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800053c:	4619      	mov	r1, r3
 800053e:	480b      	ldr	r0, [pc, #44]	@ (800056c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000540:	f7ff ff36 	bl	80003b0 <setMotor>
 8000544:	2320      	movs	r3, #32
 8000546:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800054a:	490c      	ldr	r1, [pc, #48]	@ (800057c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800054c:	f7ff ff9a 	bl	8000484 <runMotor>

	}
}
 8000550:	bf00      	nop
 8000552:	3708      	adds	r7, #8
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}
 8000558:	2000034c 	.word	0x2000034c
 800055c:	20000488 	.word	0x20000488
 8000560:	40000400 	.word	0x40000400
 8000564:	20000498 	.word	0x20000498
 8000568:	40000800 	.word	0x40000800
 800056c:	200004a8 	.word	0x200004a8
 8000570:	2000047c 	.word	0x2000047c
 8000574:	40012c34 	.word	0x40012c34
 8000578:	40012c38 	.word	0x40012c38
 800057c:	40012c3c 	.word	0x40012c3c

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000584:	f000 ffe1 	bl	800154a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000588:	f000 f894 	bl	80006b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058c:	f000 fcb0 	bl	8000ef0 <MX_GPIO_Init>
  MX_USB_Device_Init();
 8000590:	f009 fcdc 	bl	8009f4c <MX_USB_Device_Init>
  MX_ADC2_Init();
 8000594:	f000 f8dc 	bl	8000750 <MX_ADC2_Init>
  MX_TIM1_Init();
 8000598:	f000 f940 	bl	800081c <MX_TIM1_Init>
  MX_TIM2_Init();
 800059c:	f000 f9ea 	bl	8000974 <MX_TIM2_Init>
  MX_TIM3_Init();
 80005a0:	f000 fa3c 	bl	8000a1c <MX_TIM3_Init>
  MX_TIM4_Init();
 80005a4:	f000 fa90 	bl	8000ac8 <MX_TIM4_Init>
  MX_TIM6_Init();
 80005a8:	f000 fae4 	bl	8000b74 <MX_TIM6_Init>
  MX_TIM8_Init();
 80005ac:	f000 fb18 	bl	8000be0 <MX_TIM8_Init>
  MX_TIM16_Init();
 80005b0:	f000 fbaa 	bl	8000d08 <MX_TIM16_Init>
  MX_TIM17_Init();
 80005b4:	f000 fc22 	bl	8000dfc <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  DWT_Init();
 80005b8:	f7ff fe4e 	bl	8000258 <DWT_Init>

  HAL_GPIO_WritePin(NSLEEP_GPIO_Port, NSLEEP_Pin, GPIO_PIN_SET);
 80005bc:	2201      	movs	r2, #1
 80005be:	2180      	movs	r1, #128	@ 0x80
 80005c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005c4:	f002 fa30 	bl	8002a28 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80005c8:	2064      	movs	r0, #100	@ 0x64
 80005ca:	f001 f82f 	bl	800162c <HAL_Delay>

  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 80005ce:	2104      	movs	r1, #4
 80005d0:	4829      	ldr	r0, [pc, #164]	@ (8000678 <main+0xf8>)
 80005d2:	f005 f9b7 	bl	8005944 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 80005d6:	2104      	movs	r1, #4
 80005d8:	4828      	ldr	r0, [pc, #160]	@ (800067c <main+0xfc>)
 80005da:	f005 f9b3 	bl	8005944 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 80005de:	2104      	movs	r1, #4
 80005e0:	4827      	ldr	r0, [pc, #156]	@ (8000680 <main+0x100>)
 80005e2:	f005 f9af 	bl	8005944 <HAL_TIM_Encoder_Start>

  HAL_TIM_Base_Start_IT(&htim6);
 80005e6:	4827      	ldr	r0, [pc, #156]	@ (8000684 <main+0x104>)
 80005e8:	f004 ff44 	bl	8005474 <HAL_TIM_Base_Start_IT>

  enable_drivers();
 80005ec:	f7ff fe96 	bl	800031c <enable_drivers>

  HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 80005f0:	2100      	movs	r1, #0
 80005f2:	4825      	ldr	r0, [pc, #148]	@ (8000688 <main+0x108>)
 80005f4:	f005 f800 	bl	80055f8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80005f8:	2100      	movs	r1, #0
 80005fa:	4824      	ldr	r0, [pc, #144]	@ (800068c <main+0x10c>)
 80005fc:	f004 fffc 	bl	80055f8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000600:	2104      	movs	r1, #4
 8000602:	4822      	ldr	r0, [pc, #136]	@ (800068c <main+0x10c>)
 8000604:	f004 fff8 	bl	80055f8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000608:	2108      	movs	r1, #8
 800060a:	4820      	ldr	r0, [pc, #128]	@ (800068c <main+0x10c>)
 800060c:	f004 fff4 	bl	80055f8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000610:	2100      	movs	r1, #0
 8000612:	481f      	ldr	r0, [pc, #124]	@ (8000690 <main+0x110>)
 8000614:	f004 fff0 	bl	80055f8 <HAL_TIM_PWM_Start>

  TIM8->CCR1 = 3000;
 8000618:	4b1e      	ldr	r3, [pc, #120]	@ (8000694 <main+0x114>)
 800061a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800061e:	635a      	str	r2, [r3, #52]	@ 0x34

  rapidBlink();
 8000620:	f7ff feac 	bl	800037c <rapidBlink>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	if (isCommandReceived) {
 8000624:	4b1c      	ldr	r3, [pc, #112]	@ (8000698 <main+0x118>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	b2db      	uxtb	r3, r3
 800062a:	2b00      	cmp	r3, #0
 800062c:	d0fa      	beq.n	8000624 <main+0xa4>
		isCommandReceived = 0;
 800062e:	4b1a      	ldr	r3, [pc, #104]	@ (8000698 <main+0x118>)
 8000630:	2200      	movs	r2, #0
 8000632:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(MCU_LED_GPIO_Port, MCU_LED_Pin);
 8000634:	2108      	movs	r1, #8
 8000636:	4819      	ldr	r0, [pc, #100]	@ (800069c <main+0x11c>)
 8000638:	f002 fa0e 	bl	8002a58 <HAL_GPIO_TogglePin>
		feedback.speed1 = motor1.dCount;
 800063c:	4b18      	ldr	r3, [pc, #96]	@ (80006a0 <main+0x120>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	b21a      	sxth	r2, r3
 8000642:	4b18      	ldr	r3, [pc, #96]	@ (80006a4 <main+0x124>)
 8000644:	801a      	strh	r2, [r3, #0]
		feedback.speed2 = motor2.dCount;
 8000646:	4b18      	ldr	r3, [pc, #96]	@ (80006a8 <main+0x128>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	b21a      	sxth	r2, r3
 800064c:	4b15      	ldr	r3, [pc, #84]	@ (80006a4 <main+0x124>)
 800064e:	805a      	strh	r2, [r3, #2]
		feedback.speed3 = motor3.dCount;
 8000650:	4b16      	ldr	r3, [pc, #88]	@ (80006ac <main+0x12c>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	b21a      	sxth	r2, r3
 8000656:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <main+0x124>)
 8000658:	809a      	strh	r2, [r3, #4]
		TIM8->CCR1 = mapThrower(command.throwerSpeed);
 800065a:	4b15      	ldr	r3, [pc, #84]	@ (80006b0 <main+0x130>)
 800065c:	88db      	ldrh	r3, [r3, #6]
 800065e:	4618      	mov	r0, r3
 8000660:	f7ff fe32 	bl	80002c8 <mapThrower>
 8000664:	4603      	mov	r3, r0
 8000666:	461a      	mov	r2, r3
 8000668:	4b0a      	ldr	r3, [pc, #40]	@ (8000694 <main+0x114>)
 800066a:	635a      	str	r2, [r3, #52]	@ 0x34
		CDC_Transmit_FS((uint8_t *)&feedback, sizeof(feedback));
 800066c:	2108      	movs	r1, #8
 800066e:	480d      	ldr	r0, [pc, #52]	@ (80006a4 <main+0x124>)
 8000670:	f009 fd2e 	bl	800a0d0 <CDC_Transmit_FS>
	if (isCommandReceived) {
 8000674:	e7d6      	b.n	8000624 <main+0xa4>
 8000676:	bf00      	nop
 8000678:	20000268 	.word	0x20000268
 800067c:	200002b4 	.word	0x200002b4
 8000680:	20000300 	.word	0x20000300
 8000684:	2000034c 	.word	0x2000034c
 8000688:	200003e4 	.word	0x200003e4
 800068c:	2000021c 	.word	0x2000021c
 8000690:	20000398 	.word	0x20000398
 8000694:	40013400 	.word	0x40013400
 8000698:	200004b8 	.word	0x200004b8
 800069c:	48000400 	.word	0x48000400
 80006a0:	20000488 	.word	0x20000488
 80006a4:	20000000 	.word	0x20000000
 80006a8:	20000498 	.word	0x20000498
 80006ac:	200004a8 	.word	0x200004a8
 80006b0:	2000047c 	.word	0x2000047c

080006b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b094      	sub	sp, #80	@ 0x50
 80006b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ba:	f107 0318 	add.w	r3, r7, #24
 80006be:	2238      	movs	r2, #56	@ 0x38
 80006c0:	2100      	movs	r1, #0
 80006c2:	4618      	mov	r0, r3
 80006c4:	f00a f950 	bl	800a968 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c8:	1d3b      	adds	r3, r7, #4
 80006ca:	2200      	movs	r2, #0
 80006cc:	601a      	str	r2, [r3, #0]
 80006ce:	605a      	str	r2, [r3, #4]
 80006d0:	609a      	str	r2, [r3, #8]
 80006d2:	60da      	str	r2, [r3, #12]
 80006d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80006d6:	2000      	movs	r0, #0
 80006d8:	f003 feda 	bl	8004490 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80006dc:	2322      	movs	r3, #34	@ 0x22
 80006de:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e6:	2340      	movs	r3, #64	@ 0x40
 80006e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80006ea:	2301      	movs	r3, #1
 80006ec:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ee:	2302      	movs	r3, #2
 80006f0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006f2:	2302      	movs	r3, #2
 80006f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80006f6:	2301      	movs	r3, #1
 80006f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 20;
 80006fa:	2314      	movs	r3, #20
 80006fc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006fe:	2302      	movs	r3, #2
 8000700:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8000702:	2304      	movs	r3, #4
 8000704:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000706:	2302      	movs	r3, #2
 8000708:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070a:	f107 0318 	add.w	r3, r7, #24
 800070e:	4618      	mov	r0, r3
 8000710:	f003 ff72 	bl	80045f8 <HAL_RCC_OscConfig>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800071a:	f000 fc49 	bl	8000fb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071e:	230f      	movs	r3, #15
 8000720:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000722:	2303      	movs	r3, #3
 8000724:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000726:	2300      	movs	r3, #0
 8000728:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800072e:	2300      	movs	r3, #0
 8000730:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000732:	1d3b      	adds	r3, r7, #4
 8000734:	2104      	movs	r1, #4
 8000736:	4618      	mov	r0, r3
 8000738:	f004 fa70 	bl	8004c1c <HAL_RCC_ClockConfig>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000742:	f000 fc35 	bl	8000fb0 <Error_Handler>
  }
}
 8000746:	bf00      	nop
 8000748:	3750      	adds	r7, #80	@ 0x50
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
	...

08000750 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b088      	sub	sp, #32
 8000754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000756:	463b      	mov	r3, r7
 8000758:	2220      	movs	r2, #32
 800075a:	2100      	movs	r1, #0
 800075c:	4618      	mov	r0, r3
 800075e:	f00a f903 	bl	800a968 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000762:	4b2b      	ldr	r3, [pc, #172]	@ (8000810 <MX_ADC2_Init+0xc0>)
 8000764:	4a2b      	ldr	r2, [pc, #172]	@ (8000814 <MX_ADC2_Init+0xc4>)
 8000766:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000768:	4b29      	ldr	r3, [pc, #164]	@ (8000810 <MX_ADC2_Init+0xc0>)
 800076a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800076e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000770:	4b27      	ldr	r3, [pc, #156]	@ (8000810 <MX_ADC2_Init+0xc0>)
 8000772:	2200      	movs	r2, #0
 8000774:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000776:	4b26      	ldr	r3, [pc, #152]	@ (8000810 <MX_ADC2_Init+0xc0>)
 8000778:	2200      	movs	r2, #0
 800077a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800077c:	4b24      	ldr	r3, [pc, #144]	@ (8000810 <MX_ADC2_Init+0xc0>)
 800077e:	2200      	movs	r2, #0
 8000780:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000782:	4b23      	ldr	r3, [pc, #140]	@ (8000810 <MX_ADC2_Init+0xc0>)
 8000784:	2200      	movs	r2, #0
 8000786:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000788:	4b21      	ldr	r3, [pc, #132]	@ (8000810 <MX_ADC2_Init+0xc0>)
 800078a:	2204      	movs	r2, #4
 800078c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800078e:	4b20      	ldr	r3, [pc, #128]	@ (8000810 <MX_ADC2_Init+0xc0>)
 8000790:	2200      	movs	r2, #0
 8000792:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000794:	4b1e      	ldr	r3, [pc, #120]	@ (8000810 <MX_ADC2_Init+0xc0>)
 8000796:	2200      	movs	r2, #0
 8000798:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800079a:	4b1d      	ldr	r3, [pc, #116]	@ (8000810 <MX_ADC2_Init+0xc0>)
 800079c:	2201      	movs	r2, #1
 800079e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <MX_ADC2_Init+0xc0>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007a8:	4b19      	ldr	r3, [pc, #100]	@ (8000810 <MX_ADC2_Init+0xc0>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007ae:	4b18      	ldr	r3, [pc, #96]	@ (8000810 <MX_ADC2_Init+0xc0>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80007b4:	4b16      	ldr	r3, [pc, #88]	@ (8000810 <MX_ADC2_Init+0xc0>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007bc:	4b14      	ldr	r3, [pc, #80]	@ (8000810 <MX_ADC2_Init+0xc0>)
 80007be:	2200      	movs	r2, #0
 80007c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80007c2:	4b13      	ldr	r3, [pc, #76]	@ (8000810 <MX_ADC2_Init+0xc0>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80007ca:	4811      	ldr	r0, [pc, #68]	@ (8000810 <MX_ADC2_Init+0xc0>)
 80007cc:	f001 f926 	bl	8001a1c <HAL_ADC_Init>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80007d6:	f000 fbeb 	bl	8000fb0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80007da:	4b0f      	ldr	r3, [pc, #60]	@ (8000818 <MX_ADC2_Init+0xc8>)
 80007dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007de:	2306      	movs	r3, #6
 80007e0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007e2:	2300      	movs	r3, #0
 80007e4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007e6:	237f      	movs	r3, #127	@ 0x7f
 80007e8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007ea:	2304      	movs	r3, #4
 80007ec:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007ee:	2300      	movs	r3, #0
 80007f0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007f2:	463b      	mov	r3, r7
 80007f4:	4619      	mov	r1, r3
 80007f6:	4806      	ldr	r0, [pc, #24]	@ (8000810 <MX_ADC2_Init+0xc0>)
 80007f8:	f001 fa94 	bl	8001d24 <HAL_ADC_ConfigChannel>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000802:	f000 fbd5 	bl	8000fb0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000806:	bf00      	nop
 8000808:	3720      	adds	r7, #32
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	200001b0 	.word	0x200001b0
 8000814:	50000100 	.word	0x50000100
 8000818:	2a000400 	.word	0x2a000400

0800081c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b098      	sub	sp, #96	@ 0x60
 8000820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000822:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000826:	2200      	movs	r2, #0
 8000828:	601a      	str	r2, [r3, #0]
 800082a:	605a      	str	r2, [r3, #4]
 800082c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800082e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
 8000836:	605a      	str	r2, [r3, #4]
 8000838:	609a      	str	r2, [r3, #8]
 800083a:	60da      	str	r2, [r3, #12]
 800083c:	611a      	str	r2, [r3, #16]
 800083e:	615a      	str	r2, [r3, #20]
 8000840:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000842:	1d3b      	adds	r3, r7, #4
 8000844:	2234      	movs	r2, #52	@ 0x34
 8000846:	2100      	movs	r1, #0
 8000848:	4618      	mov	r0, r3
 800084a:	f00a f88d 	bl	800a968 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800084e:	4b47      	ldr	r3, [pc, #284]	@ (800096c <MX_TIM1_Init+0x150>)
 8000850:	4a47      	ldr	r2, [pc, #284]	@ (8000970 <MX_TIM1_Init+0x154>)
 8000852:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000854:	4b45      	ldr	r3, [pc, #276]	@ (800096c <MX_TIM1_Init+0x150>)
 8000856:	2200      	movs	r2, #0
 8000858:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800085a:	4b44      	ldr	r3, [pc, #272]	@ (800096c <MX_TIM1_Init+0x150>)
 800085c:	2200      	movs	r2, #0
 800085e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7999;//7679;
 8000860:	4b42      	ldr	r3, [pc, #264]	@ (800096c <MX_TIM1_Init+0x150>)
 8000862:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000866:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000868:	4b40      	ldr	r3, [pc, #256]	@ (800096c <MX_TIM1_Init+0x150>)
 800086a:	2200      	movs	r2, #0
 800086c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800086e:	4b3f      	ldr	r3, [pc, #252]	@ (800096c <MX_TIM1_Init+0x150>)
 8000870:	2200      	movs	r2, #0
 8000872:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000874:	4b3d      	ldr	r3, [pc, #244]	@ (800096c <MX_TIM1_Init+0x150>)
 8000876:	2200      	movs	r2, #0
 8000878:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800087a:	483c      	ldr	r0, [pc, #240]	@ (800096c <MX_TIM1_Init+0x150>)
 800087c:	f004 fe64 	bl	8005548 <HAL_TIM_PWM_Init>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000886:	f000 fb93 	bl	8000fb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800088a:	2300      	movs	r3, #0
 800088c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800088e:	2300      	movs	r3, #0
 8000890:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000892:	2300      	movs	r3, #0
 8000894:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000896:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800089a:	4619      	mov	r1, r3
 800089c:	4833      	ldr	r0, [pc, #204]	@ (800096c <MX_TIM1_Init+0x150>)
 800089e:	f005 ff23 	bl	80066e8 <HAL_TIMEx_MasterConfigSynchronization>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80008a8:	f000 fb82 	bl	8000fb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008ac:	2360      	movs	r3, #96	@ 0x60
 80008ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80008b0:	2300      	movs	r3, #0
 80008b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008b4:	2300      	movs	r3, #0
 80008b6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80008b8:	2300      	movs	r3, #0
 80008ba:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008bc:	2300      	movs	r3, #0
 80008be:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80008c0:	2300      	movs	r3, #0
 80008c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008c4:	2300      	movs	r3, #0
 80008c6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008c8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80008cc:	2200      	movs	r2, #0
 80008ce:	4619      	mov	r1, r3
 80008d0:	4826      	ldr	r0, [pc, #152]	@ (800096c <MX_TIM1_Init+0x150>)
 80008d2:	f005 fa15 	bl	8005d00 <HAL_TIM_PWM_ConfigChannel>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80008dc:	f000 fb68 	bl	8000fb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80008e0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80008e4:	2204      	movs	r2, #4
 80008e6:	4619      	mov	r1, r3
 80008e8:	4820      	ldr	r0, [pc, #128]	@ (800096c <MX_TIM1_Init+0x150>)
 80008ea:	f005 fa09 	bl	8005d00 <HAL_TIM_PWM_ConfigChannel>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80008f4:	f000 fb5c 	bl	8000fb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80008f8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80008fc:	2208      	movs	r2, #8
 80008fe:	4619      	mov	r1, r3
 8000900:	481a      	ldr	r0, [pc, #104]	@ (800096c <MX_TIM1_Init+0x150>)
 8000902:	f005 f9fd 	bl	8005d00 <HAL_TIM_PWM_ConfigChannel>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 800090c:	f000 fb50 	bl	8000fb0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000910:	2300      	movs	r3, #0
 8000912:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000914:	2300      	movs	r3, #0
 8000916:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000918:	2300      	movs	r3, #0
 800091a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800091c:	2300      	movs	r3, #0
 800091e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000924:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000928:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800092a:	2300      	movs	r3, #0
 800092c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800092e:	2300      	movs	r3, #0
 8000930:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000932:	2300      	movs	r3, #0
 8000934:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000936:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800093a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800093c:	2300      	movs	r3, #0
 800093e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000940:	2300      	movs	r3, #0
 8000942:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000944:	2300      	movs	r3, #0
 8000946:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000948:	1d3b      	adds	r3, r7, #4
 800094a:	4619      	mov	r1, r3
 800094c:	4807      	ldr	r0, [pc, #28]	@ (800096c <MX_TIM1_Init+0x150>)
 800094e:	f005 ff4d 	bl	80067ec <HAL_TIMEx_ConfigBreakDeadTime>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8000958:	f000 fb2a 	bl	8000fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800095c:	4803      	ldr	r0, [pc, #12]	@ (800096c <MX_TIM1_Init+0x150>)
 800095e:	f000 fccd 	bl	80012fc <HAL_TIM_MspPostInit>

}
 8000962:	bf00      	nop
 8000964:	3760      	adds	r7, #96	@ 0x60
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	2000021c 	.word	0x2000021c
 8000970:	40012c00 	.word	0x40012c00

08000974 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08c      	sub	sp, #48	@ 0x30
 8000978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800097a:	f107 030c 	add.w	r3, r7, #12
 800097e:	2224      	movs	r2, #36	@ 0x24
 8000980:	2100      	movs	r1, #0
 8000982:	4618      	mov	r0, r3
 8000984:	f009 fff0 	bl	800a968 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000988:	463b      	mov	r3, r7
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]
 8000990:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000992:	4b21      	ldr	r3, [pc, #132]	@ (8000a18 <MX_TIM2_Init+0xa4>)
 8000994:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000998:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800099a:	4b1f      	ldr	r3, [pc, #124]	@ (8000a18 <MX_TIM2_Init+0xa4>)
 800099c:	2200      	movs	r2, #0
 800099e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009a0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a18 <MX_TIM2_Init+0xa4>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80009a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a18 <MX_TIM2_Init+0xa4>)
 80009a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80009ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000a18 <MX_TIM2_Init+0xa4>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009b4:	4b18      	ldr	r3, [pc, #96]	@ (8000a18 <MX_TIM2_Init+0xa4>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80009ba:	2303      	movs	r3, #3
 80009bc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80009be:	2300      	movs	r3, #0
 80009c0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80009c2:	2301      	movs	r3, #1
 80009c4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80009c6:	2300      	movs	r3, #0
 80009c8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80009ca:	2300      	movs	r3, #0
 80009cc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80009ce:	2300      	movs	r3, #0
 80009d0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80009d2:	2301      	movs	r3, #1
 80009d4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80009d6:	2300      	movs	r3, #0
 80009d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80009da:	2300      	movs	r3, #0
 80009dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80009de:	f107 030c 	add.w	r3, r7, #12
 80009e2:	4619      	mov	r1, r3
 80009e4:	480c      	ldr	r0, [pc, #48]	@ (8000a18 <MX_TIM2_Init+0xa4>)
 80009e6:	f004 ff07 	bl	80057f8 <HAL_TIM_Encoder_Init>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80009f0:	f000 fade 	bl	8000fb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009f4:	2300      	movs	r3, #0
 80009f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009f8:	2300      	movs	r3, #0
 80009fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009fc:	463b      	mov	r3, r7
 80009fe:	4619      	mov	r1, r3
 8000a00:	4805      	ldr	r0, [pc, #20]	@ (8000a18 <MX_TIM2_Init+0xa4>)
 8000a02:	f005 fe71 	bl	80066e8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8000a0c:	f000 fad0 	bl	8000fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a10:	bf00      	nop
 8000a12:	3730      	adds	r7, #48	@ 0x30
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	20000268 	.word	0x20000268

08000a1c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08c      	sub	sp, #48	@ 0x30
 8000a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000a22:	f107 030c 	add.w	r3, r7, #12
 8000a26:	2224      	movs	r2, #36	@ 0x24
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f009 ff9c 	bl	800a968 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a30:	463b      	mov	r3, r7
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]
 8000a36:	605a      	str	r2, [r3, #4]
 8000a38:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a3a:	4b21      	ldr	r3, [pc, #132]	@ (8000ac0 <MX_TIM3_Init+0xa4>)
 8000a3c:	4a21      	ldr	r2, [pc, #132]	@ (8000ac4 <MX_TIM3_Init+0xa8>)
 8000a3e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000a40:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac0 <MX_TIM3_Init+0xa4>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a46:	4b1e      	ldr	r3, [pc, #120]	@ (8000ac0 <MX_TIM3_Init+0xa4>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000a4c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac0 <MX_TIM3_Init+0xa4>)
 8000a4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a52:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a54:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac0 <MX_TIM3_Init+0xa4>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a5a:	4b19      	ldr	r3, [pc, #100]	@ (8000ac0 <MX_TIM3_Init+0xa4>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000a60:	2303      	movs	r3, #3
 8000a62:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000a64:	2300      	movs	r3, #0
 8000a66:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000a70:	2300      	movs	r3, #0
 8000a72:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000a74:	2300      	movs	r3, #0
 8000a76:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000a80:	2300      	movs	r3, #0
 8000a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000a84:	f107 030c 	add.w	r3, r7, #12
 8000a88:	4619      	mov	r1, r3
 8000a8a:	480d      	ldr	r0, [pc, #52]	@ (8000ac0 <MX_TIM3_Init+0xa4>)
 8000a8c:	f004 feb4 	bl	80057f8 <HAL_TIM_Encoder_Init>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000a96:	f000 fa8b 	bl	8000fb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000aa2:	463b      	mov	r3, r7
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4806      	ldr	r0, [pc, #24]	@ (8000ac0 <MX_TIM3_Init+0xa4>)
 8000aa8:	f005 fe1e 	bl	80066e8 <HAL_TIMEx_MasterConfigSynchronization>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000ab2:	f000 fa7d 	bl	8000fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	3730      	adds	r7, #48	@ 0x30
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	200002b4 	.word	0x200002b4
 8000ac4:	40000400 	.word	0x40000400

08000ac8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b08c      	sub	sp, #48	@ 0x30
 8000acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000ace:	f107 030c 	add.w	r3, r7, #12
 8000ad2:	2224      	movs	r2, #36	@ 0x24
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f009 ff46 	bl	800a968 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000adc:	463b      	mov	r3, r7
 8000ade:	2200      	movs	r2, #0
 8000ae0:	601a      	str	r2, [r3, #0]
 8000ae2:	605a      	str	r2, [r3, #4]
 8000ae4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000ae6:	4b21      	ldr	r3, [pc, #132]	@ (8000b6c <MX_TIM4_Init+0xa4>)
 8000ae8:	4a21      	ldr	r2, [pc, #132]	@ (8000b70 <MX_TIM4_Init+0xa8>)
 8000aea:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000aec:	4b1f      	ldr	r3, [pc, #124]	@ (8000b6c <MX_TIM4_Init+0xa4>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000af2:	4b1e      	ldr	r3, [pc, #120]	@ (8000b6c <MX_TIM4_Init+0xa4>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000af8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b6c <MX_TIM4_Init+0xa4>)
 8000afa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000afe:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b00:	4b1a      	ldr	r3, [pc, #104]	@ (8000b6c <MX_TIM4_Init+0xa4>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b06:	4b19      	ldr	r3, [pc, #100]	@ (8000b6c <MX_TIM4_Init+0xa4>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000b0c:	2303      	movs	r3, #3
 8000b0e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000b10:	2300      	movs	r3, #0
 8000b12:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000b14:	2301      	movs	r3, #1
 8000b16:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000b20:	2300      	movs	r3, #0
 8000b22:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000b24:	2301      	movs	r3, #1
 8000b26:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000b30:	f107 030c 	add.w	r3, r7, #12
 8000b34:	4619      	mov	r1, r3
 8000b36:	480d      	ldr	r0, [pc, #52]	@ (8000b6c <MX_TIM4_Init+0xa4>)
 8000b38:	f004 fe5e 	bl	80057f8 <HAL_TIM_Encoder_Init>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8000b42:	f000 fa35 	bl	8000fb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b46:	2300      	movs	r3, #0
 8000b48:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000b4e:	463b      	mov	r3, r7
 8000b50:	4619      	mov	r1, r3
 8000b52:	4806      	ldr	r0, [pc, #24]	@ (8000b6c <MX_TIM4_Init+0xa4>)
 8000b54:	f005 fdc8 	bl	80066e8 <HAL_TIMEx_MasterConfigSynchronization>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8000b5e:	f000 fa27 	bl	8000fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000b62:	bf00      	nop
 8000b64:	3730      	adds	r7, #48	@ 0x30
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	20000300 	.word	0x20000300
 8000b70:	40000800 	.word	0x40000800

08000b74 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b7a:	1d3b      	adds	r3, r7, #4
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000b84:	4b14      	ldr	r3, [pc, #80]	@ (8000bd8 <MX_TIM6_Init+0x64>)
 8000b86:	4a15      	ldr	r2, [pc, #84]	@ (8000bdc <MX_TIM6_Init+0x68>)
 8000b88:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 24;
 8000b8a:	4b13      	ldr	r3, [pc, #76]	@ (8000bd8 <MX_TIM6_Init+0x64>)
 8000b8c:	2218      	movs	r2, #24
 8000b8e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b90:	4b11      	ldr	r3, [pc, #68]	@ (8000bd8 <MX_TIM6_Init+0x64>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 63999;
 8000b96:	4b10      	ldr	r3, [pc, #64]	@ (8000bd8 <MX_TIM6_Init+0x64>)
 8000b98:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8000b9c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd8 <MX_TIM6_Init+0x64>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000ba4:	480c      	ldr	r0, [pc, #48]	@ (8000bd8 <MX_TIM6_Init+0x64>)
 8000ba6:	f004 fc0d 	bl	80053c4 <HAL_TIM_Base_Init>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000bb0:	f000 f9fe 	bl	8000fb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4805      	ldr	r0, [pc, #20]	@ (8000bd8 <MX_TIM6_Init+0x64>)
 8000bc2:	f005 fd91 	bl	80066e8 <HAL_TIMEx_MasterConfigSynchronization>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000bcc:	f000 f9f0 	bl	8000fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000bd0:	bf00      	nop
 8000bd2:	3710      	adds	r7, #16
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	2000034c 	.word	0x2000034c
 8000bdc:	40001000 	.word	0x40001000

08000be0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b098      	sub	sp, #96	@ 0x60
 8000be4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000be6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	605a      	str	r2, [r3, #4]
 8000bf0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bf2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	601a      	str	r2, [r3, #0]
 8000bfa:	605a      	str	r2, [r3, #4]
 8000bfc:	609a      	str	r2, [r3, #8]
 8000bfe:	60da      	str	r2, [r3, #12]
 8000c00:	611a      	str	r2, [r3, #16]
 8000c02:	615a      	str	r2, [r3, #20]
 8000c04:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	2234      	movs	r2, #52	@ 0x34
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f009 feab 	bl	800a968 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8; // Thrower
 8000c12:	4b3b      	ldr	r3, [pc, #236]	@ (8000d00 <MX_TIM8_Init+0x120>)
 8000c14:	4a3b      	ldr	r2, [pc, #236]	@ (8000d04 <MX_TIM8_Init+0x124>)
 8000c16:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 48;
 8000c18:	4b39      	ldr	r3, [pc, #228]	@ (8000d00 <MX_TIM8_Init+0x120>)
 8000c1a:	2230      	movs	r2, #48	@ 0x30
 8000c1c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c1e:	4b38      	ldr	r3, [pc, #224]	@ (8000d00 <MX_TIM8_Init+0x120>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65305;
 8000c24:	4b36      	ldr	r3, [pc, #216]	@ (8000d00 <MX_TIM8_Init+0x120>)
 8000c26:	f64f 7219 	movw	r2, #65305	@ 0xff19
 8000c2a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c2c:	4b34      	ldr	r3, [pc, #208]	@ (8000d00 <MX_TIM8_Init+0x120>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000c32:	4b33      	ldr	r3, [pc, #204]	@ (8000d00 <MX_TIM8_Init+0x120>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c38:	4b31      	ldr	r3, [pc, #196]	@ (8000d00 <MX_TIM8_Init+0x120>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000c3e:	4830      	ldr	r0, [pc, #192]	@ (8000d00 <MX_TIM8_Init+0x120>)
 8000c40:	f004 fc82 	bl	8005548 <HAL_TIM_PWM_Init>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8000c4a:	f000 f9b1 	bl	8000fb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000c52:	2300      	movs	r3, #0
 8000c54:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c56:	2300      	movs	r3, #0
 8000c58:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000c5a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000c5e:	4619      	mov	r1, r3
 8000c60:	4827      	ldr	r0, [pc, #156]	@ (8000d00 <MX_TIM8_Init+0x120>)
 8000c62:	f005 fd41 	bl	80066e8 <HAL_TIMEx_MasterConfigSynchronization>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8000c6c:	f000 f9a0 	bl	8000fb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c70:	2360      	movs	r3, #96	@ 0x60
 8000c72:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c80:	2300      	movs	r3, #0
 8000c82:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c84:	2300      	movs	r3, #0
 8000c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c8c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000c90:	2200      	movs	r2, #0
 8000c92:	4619      	mov	r1, r3
 8000c94:	481a      	ldr	r0, [pc, #104]	@ (8000d00 <MX_TIM8_Init+0x120>)
 8000c96:	f005 f833 	bl	8005d00 <HAL_TIM_PWM_ConfigChannel>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8000ca0:	f000 f986 	bl	8000fb0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000cac:	2300      	movs	r3, #0
 8000cae:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000cb8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cbc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000cca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000cce:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000cdc:	1d3b      	adds	r3, r7, #4
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4807      	ldr	r0, [pc, #28]	@ (8000d00 <MX_TIM8_Init+0x120>)
 8000ce2:	f005 fd83 	bl	80067ec <HAL_TIMEx_ConfigBreakDeadTime>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8000cec:	f000 f960 	bl	8000fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000cf0:	4803      	ldr	r0, [pc, #12]	@ (8000d00 <MX_TIM8_Init+0x120>)
 8000cf2:	f000 fb03 	bl	80012fc <HAL_TIM_MspPostInit>

}
 8000cf6:	bf00      	nop
 8000cf8:	3760      	adds	r7, #96	@ 0x60
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20000398 	.word	0x20000398
 8000d04:	40013400 	.word	0x40013400

08000d08 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b094      	sub	sp, #80	@ 0x50
 8000d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d0e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
 8000d16:	605a      	str	r2, [r3, #4]
 8000d18:	609a      	str	r2, [r3, #8]
 8000d1a:	60da      	str	r2, [r3, #12]
 8000d1c:	611a      	str	r2, [r3, #16]
 8000d1e:	615a      	str	r2, [r3, #20]
 8000d20:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000d22:	463b      	mov	r3, r7
 8000d24:	2234      	movs	r2, #52	@ 0x34
 8000d26:	2100      	movs	r1, #0
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f009 fe1d 	bl	800a968 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16; // grabber
 8000d2e:	4b31      	ldr	r3, [pc, #196]	@ (8000df4 <MX_TIM16_Init+0xec>)
 8000d30:	4a31      	ldr	r2, [pc, #196]	@ (8000df8 <MX_TIM16_Init+0xf0>)
 8000d32:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 48;
 8000d34:	4b2f      	ldr	r3, [pc, #188]	@ (8000df4 <MX_TIM16_Init+0xec>)
 8000d36:	2230      	movs	r2, #48	@ 0x30
 8000d38:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000df4 <MX_TIM16_Init+0xec>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65305;
 8000d40:	4b2c      	ldr	r3, [pc, #176]	@ (8000df4 <MX_TIM16_Init+0xec>)
 8000d42:	f64f 7219 	movw	r2, #65305	@ 0xff19
 8000d46:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d48:	4b2a      	ldr	r3, [pc, #168]	@ (8000df4 <MX_TIM16_Init+0xec>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000d4e:	4b29      	ldr	r3, [pc, #164]	@ (8000df4 <MX_TIM16_Init+0xec>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d54:	4b27      	ldr	r3, [pc, #156]	@ (8000df4 <MX_TIM16_Init+0xec>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000d5a:	4826      	ldr	r0, [pc, #152]	@ (8000df4 <MX_TIM16_Init+0xec>)
 8000d5c:	f004 fb32 	bl	80053c4 <HAL_TIM_Base_Init>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8000d66:	f000 f923 	bl	8000fb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8000d6a:	4822      	ldr	r0, [pc, #136]	@ (8000df4 <MX_TIM16_Init+0xec>)
 8000d6c:	f004 fbec 	bl	8005548 <HAL_TIM_PWM_Init>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8000d76:	f000 f91b 	bl	8000fb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d7a:	2360      	movs	r3, #96	@ 0x60
 8000d7c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d82:	2300      	movs	r3, #0
 8000d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000d86:	2300      	movs	r3, #0
 8000d88:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d92:	2300      	movs	r3, #0
 8000d94:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d96:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4815      	ldr	r0, [pc, #84]	@ (8000df4 <MX_TIM16_Init+0xec>)
 8000da0:	f004 ffae 	bl	8005d00 <HAL_TIM_PWM_ConfigChannel>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 8000daa:	f000 f901 	bl	8000fb0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000dae:	2300      	movs	r3, #0
 8000db0:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000db2:	2300      	movs	r3, #0
 8000db4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000db6:	2300      	movs	r3, #0
 8000db8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000dc2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000dc6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8000dd0:	463b      	mov	r3, r7
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4807      	ldr	r0, [pc, #28]	@ (8000df4 <MX_TIM16_Init+0xec>)
 8000dd6:	f005 fd09 	bl	80067ec <HAL_TIMEx_ConfigBreakDeadTime>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 8000de0:	f000 f8e6 	bl	8000fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8000de4:	4803      	ldr	r0, [pc, #12]	@ (8000df4 <MX_TIM16_Init+0xec>)
 8000de6:	f000 fa89 	bl	80012fc <HAL_TIM_MspPostInit>

}
 8000dea:	bf00      	nop
 8000dec:	3750      	adds	r7, #80	@ 0x50
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	200003e4 	.word	0x200003e4
 8000df8:	40014400 	.word	0x40014400

08000dfc <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b094      	sub	sp, #80	@ 0x50
 8000e00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e02:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	605a      	str	r2, [r3, #4]
 8000e0c:	609a      	str	r2, [r3, #8]
 8000e0e:	60da      	str	r2, [r3, #12]
 8000e10:	611a      	str	r2, [r3, #16]
 8000e12:	615a      	str	r2, [r3, #20]
 8000e14:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e16:	463b      	mov	r3, r7
 8000e18:	2234      	movs	r2, #52	@ 0x34
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f009 fda3 	bl	800a968 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000e22:	4b31      	ldr	r3, [pc, #196]	@ (8000ee8 <MX_TIM17_Init+0xec>)
 8000e24:	4a31      	ldr	r2, [pc, #196]	@ (8000eec <MX_TIM17_Init+0xf0>)
 8000e26:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 48;
 8000e28:	4b2f      	ldr	r3, [pc, #188]	@ (8000ee8 <MX_TIM17_Init+0xec>)
 8000e2a:	2230      	movs	r2, #48	@ 0x30
 8000e2c:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e2e:	4b2e      	ldr	r3, [pc, #184]	@ (8000ee8 <MX_TIM17_Init+0xec>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65305;
 8000e34:	4b2c      	ldr	r3, [pc, #176]	@ (8000ee8 <MX_TIM17_Init+0xec>)
 8000e36:	f64f 7219 	movw	r2, #65305	@ 0xff19
 8000e3a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000ee8 <MX_TIM17_Init+0xec>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000e42:	4b29      	ldr	r3, [pc, #164]	@ (8000ee8 <MX_TIM17_Init+0xec>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e48:	4b27      	ldr	r3, [pc, #156]	@ (8000ee8 <MX_TIM17_Init+0xec>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000e4e:	4826      	ldr	r0, [pc, #152]	@ (8000ee8 <MX_TIM17_Init+0xec>)
 8000e50:	f004 fab8 	bl	80053c4 <HAL_TIM_Base_Init>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 8000e5a:	f000 f8a9 	bl	8000fb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8000e5e:	4822      	ldr	r0, [pc, #136]	@ (8000ee8 <MX_TIM17_Init+0xec>)
 8000e60:	f004 fb72 	bl	8005548 <HAL_TIM_PWM_Init>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 8000e6a:	f000 f8a1 	bl	8000fb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e6e:	2360      	movs	r3, #96	@ 0x60
 8000e70:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e76:	2300      	movs	r3, #0
 8000e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e82:	2300      	movs	r3, #0
 8000e84:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e86:	2300      	movs	r3, #0
 8000e88:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e8a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000e8e:	2200      	movs	r2, #0
 8000e90:	4619      	mov	r1, r3
 8000e92:	4815      	ldr	r0, [pc, #84]	@ (8000ee8 <MX_TIM17_Init+0xec>)
 8000e94:	f004 ff34 	bl	8005d00 <HAL_TIM_PWM_ConfigChannel>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 8000e9e:	f000 f887 	bl	8000fb0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000eb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000ec4:	463b      	mov	r3, r7
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4807      	ldr	r0, [pc, #28]	@ (8000ee8 <MX_TIM17_Init+0xec>)
 8000eca:	f005 fc8f 	bl	80067ec <HAL_TIMEx_ConfigBreakDeadTime>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 8000ed4:	f000 f86c 	bl	8000fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8000ed8:	4803      	ldr	r0, [pc, #12]	@ (8000ee8 <MX_TIM17_Init+0xec>)
 8000eda:	f000 fa0f 	bl	80012fc <HAL_TIM_MspPostInit>

}
 8000ede:	bf00      	nop
 8000ee0:	3750      	adds	r7, #80	@ 0x50
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	20000430 	.word	0x20000430
 8000eec:	40014800 	.word	0x40014800

08000ef0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b088      	sub	sp, #32
 8000ef4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef6:	f107 030c 	add.w	r3, r7, #12
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	605a      	str	r2, [r3, #4]
 8000f00:	609a      	str	r2, [r3, #8]
 8000f02:	60da      	str	r2, [r3, #12]
 8000f04:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f06:	4b28      	ldr	r3, [pc, #160]	@ (8000fa8 <MX_GPIO_Init+0xb8>)
 8000f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f0a:	4a27      	ldr	r2, [pc, #156]	@ (8000fa8 <MX_GPIO_Init+0xb8>)
 8000f0c:	f043 0320 	orr.w	r3, r3, #32
 8000f10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f12:	4b25      	ldr	r3, [pc, #148]	@ (8000fa8 <MX_GPIO_Init+0xb8>)
 8000f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f16:	f003 0320 	and.w	r3, r3, #32
 8000f1a:	60bb      	str	r3, [r7, #8]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f1e:	4b22      	ldr	r3, [pc, #136]	@ (8000fa8 <MX_GPIO_Init+0xb8>)
 8000f20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f22:	4a21      	ldr	r2, [pc, #132]	@ (8000fa8 <MX_GPIO_Init+0xb8>)
 8000f24:	f043 0301 	orr.w	r3, r3, #1
 8000f28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f2a:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa8 <MX_GPIO_Init+0xb8>)
 8000f2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f36:	4b1c      	ldr	r3, [pc, #112]	@ (8000fa8 <MX_GPIO_Init+0xb8>)
 8000f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3a:	4a1b      	ldr	r2, [pc, #108]	@ (8000fa8 <MX_GPIO_Init+0xb8>)
 8000f3c:	f043 0302 	orr.w	r3, r3, #2
 8000f40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f42:	4b19      	ldr	r3, [pc, #100]	@ (8000fa8 <MX_GPIO_Init+0xb8>)
 8000f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f46:	f003 0302 	and.w	r3, r3, #2
 8000f4a:	603b      	str	r3, [r7, #0]
 8000f4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M1_DIR_Pin|M2_DIR_Pin|M3_DIR_Pin|NSLEEP_Pin, GPIO_PIN_RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	21ac      	movs	r1, #172	@ 0xac
 8000f52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f56:	f001 fd67 	bl	8002a28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_LED_GPIO_Port, MCU_LED_Pin, GPIO_PIN_RESET);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2108      	movs	r1, #8
 8000f5e:	4813      	ldr	r0, [pc, #76]	@ (8000fac <MX_GPIO_Init+0xbc>)
 8000f60:	f001 fd62 	bl	8002a28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M1_DIR_Pin M2_DIR_Pin M3_DIR_Pin NSLEEP_Pin */
  GPIO_InitStruct.Pin = M1_DIR_Pin|M2_DIR_Pin|M3_DIR_Pin|NSLEEP_Pin;
 8000f64:	23ac      	movs	r3, #172	@ 0xac
 8000f66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f70:	2300      	movs	r3, #0
 8000f72:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f74:	f107 030c 	add.w	r3, r7, #12
 8000f78:	4619      	mov	r1, r3
 8000f7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f7e:	f001 fbd1 	bl	8002724 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_LED_Pin */
  GPIO_InitStruct.Pin = MCU_LED_Pin;
 8000f82:	2308      	movs	r3, #8
 8000f84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f86:	2301      	movs	r3, #1
 8000f88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MCU_LED_GPIO_Port, &GPIO_InitStruct);
 8000f92:	f107 030c 	add.w	r3, r7, #12
 8000f96:	4619      	mov	r1, r3
 8000f98:	4804      	ldr	r0, [pc, #16]	@ (8000fac <MX_GPIO_Init+0xbc>)
 8000f9a:	f001 fbc3 	bl	8002724 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f9e:	bf00      	nop
 8000fa0:	3720      	adds	r7, #32
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40021000 	.word	0x40021000
 8000fac:	48000400 	.word	0x48000400

08000fb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fb4:	b672      	cpsid	i
}
 8000fb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fb8:	bf00      	nop
 8000fba:	e7fd      	b.n	8000fb8 <Error_Handler+0x8>

08000fbc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001000 <HAL_MspInit+0x44>)
 8000fc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fc6:	4a0e      	ldr	r2, [pc, #56]	@ (8001000 <HAL_MspInit+0x44>)
 8000fc8:	f043 0301 	orr.w	r3, r3, #1
 8000fcc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000fce:	4b0c      	ldr	r3, [pc, #48]	@ (8001000 <HAL_MspInit+0x44>)
 8000fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fda:	4b09      	ldr	r3, [pc, #36]	@ (8001000 <HAL_MspInit+0x44>)
 8000fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fde:	4a08      	ldr	r2, [pc, #32]	@ (8001000 <HAL_MspInit+0x44>)
 8000fe0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fe4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fe6:	4b06      	ldr	r3, [pc, #24]	@ (8001000 <HAL_MspInit+0x44>)
 8000fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fee:	603b      	str	r3, [r7, #0]
 8000ff0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ff2:	f003 faf1 	bl	80045d8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40021000 	.word	0x40021000

08001004 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b09a      	sub	sp, #104	@ 0x68
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
 800101a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800101c:	f107 0310 	add.w	r3, r7, #16
 8001020:	2244      	movs	r2, #68	@ 0x44
 8001022:	2100      	movs	r1, #0
 8001024:	4618      	mov	r0, r3
 8001026:	f009 fc9f 	bl	800a968 <memset>
  if(hadc->Instance==ADC2)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a1d      	ldr	r2, [pc, #116]	@ (80010a4 <HAL_ADC_MspInit+0xa0>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d133      	bne.n	800109c <HAL_ADC_MspInit+0x98>

    /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001034:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001038:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800103a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800103e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001040:	f107 0310 	add.w	r3, r7, #16
 8001044:	4618      	mov	r0, r3
 8001046:	f003 ffcd 	bl	8004fe4 <HAL_RCCEx_PeriphCLKConfig>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001050:	f7ff ffae 	bl	8000fb0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001054:	4b14      	ldr	r3, [pc, #80]	@ (80010a8 <HAL_ADC_MspInit+0xa4>)
 8001056:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001058:	4a13      	ldr	r2, [pc, #76]	@ (80010a8 <HAL_ADC_MspInit+0xa4>)
 800105a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800105e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001060:	4b11      	ldr	r3, [pc, #68]	@ (80010a8 <HAL_ADC_MspInit+0xa4>)
 8001062:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001064:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800106c:	4b0e      	ldr	r3, [pc, #56]	@ (80010a8 <HAL_ADC_MspInit+0xa4>)
 800106e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001070:	4a0d      	ldr	r2, [pc, #52]	@ (80010a8 <HAL_ADC_MspInit+0xa4>)
 8001072:	f043 0320 	orr.w	r3, r3, #32
 8001076:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001078:	4b0b      	ldr	r3, [pc, #44]	@ (80010a8 <HAL_ADC_MspInit+0xa4>)
 800107a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107c:	f003 0320 	and.w	r3, r3, #32
 8001080:	60bb      	str	r3, [r7, #8]
 8001082:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PF1-OSC_OUT     ------> ADC2_IN10
    */
    GPIO_InitStruct.Pin = IR_RX_Pin;
 8001084:	2302      	movs	r3, #2
 8001086:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001088:	2303      	movs	r3, #3
 800108a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(IR_RX_GPIO_Port, &GPIO_InitStruct);
 8001090:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001094:	4619      	mov	r1, r3
 8001096:	4805      	ldr	r0, [pc, #20]	@ (80010ac <HAL_ADC_MspInit+0xa8>)
 8001098:	f001 fb44 	bl	8002724 <HAL_GPIO_Init>

    /* USER CODE END ADC2_MspInit 1 */

  }

}
 800109c:	bf00      	nop
 800109e:	3768      	adds	r7, #104	@ 0x68
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	50000100 	.word	0x50000100
 80010a8:	40021000 	.word	0x40021000
 80010ac:	48001400 	.word	0x48001400

080010b0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a13      	ldr	r2, [pc, #76]	@ (800110c <HAL_TIM_PWM_MspInit+0x5c>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d10c      	bne.n	80010dc <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010c2:	4b13      	ldr	r3, [pc, #76]	@ (8001110 <HAL_TIM_PWM_MspInit+0x60>)
 80010c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010c6:	4a12      	ldr	r2, [pc, #72]	@ (8001110 <HAL_TIM_PWM_MspInit+0x60>)
 80010c8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80010ce:	4b10      	ldr	r3, [pc, #64]	@ (8001110 <HAL_TIM_PWM_MspInit+0x60>)
 80010d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 80010da:	e010      	b.n	80010fe <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM8)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a0c      	ldr	r2, [pc, #48]	@ (8001114 <HAL_TIM_PWM_MspInit+0x64>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d10b      	bne.n	80010fe <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80010e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001110 <HAL_TIM_PWM_MspInit+0x60>)
 80010e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010ea:	4a09      	ldr	r2, [pc, #36]	@ (8001110 <HAL_TIM_PWM_MspInit+0x60>)
 80010ec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80010f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80010f2:	4b07      	ldr	r3, [pc, #28]	@ (8001110 <HAL_TIM_PWM_MspInit+0x60>)
 80010f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80010fa:	60bb      	str	r3, [r7, #8]
 80010fc:	68bb      	ldr	r3, [r7, #8]
}
 80010fe:	bf00      	nop
 8001100:	3714      	adds	r7, #20
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	40012c00 	.word	0x40012c00
 8001110:	40021000 	.word	0x40021000
 8001114:	40013400 	.word	0x40013400

08001118 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b08e      	sub	sp, #56	@ 0x38
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001120:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	605a      	str	r2, [r3, #4]
 800112a:	609a      	str	r2, [r3, #8]
 800112c:	60da      	str	r2, [r3, #12]
 800112e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001138:	d129      	bne.n	800118e <HAL_TIM_Encoder_MspInit+0x76>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800113a:	4b45      	ldr	r3, [pc, #276]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 800113c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800113e:	4a44      	ldr	r2, [pc, #272]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	6593      	str	r3, [r2, #88]	@ 0x58
 8001146:	4b42      	ldr	r3, [pc, #264]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 8001148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	623b      	str	r3, [r7, #32]
 8001150:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001152:	4b3f      	ldr	r3, [pc, #252]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 8001154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001156:	4a3e      	ldr	r2, [pc, #248]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 8001158:	f043 0301 	orr.w	r3, r3, #1
 800115c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800115e:	4b3c      	ldr	r3, [pc, #240]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 8001160:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001162:	f003 0301 	and.w	r3, r3, #1
 8001166:	61fb      	str	r3, [r7, #28]
 8001168:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = E_M1_A_Pin|E_M1_B_Pin;
 800116a:	2303      	movs	r3, #3
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116e:	2302      	movs	r3, #2
 8001170:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001176:	2300      	movs	r3, #0
 8001178:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800117a:	2301      	movs	r3, #1
 800117c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001182:	4619      	mov	r1, r3
 8001184:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001188:	f001 facc 	bl	8002724 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800118c:	e05b      	b.n	8001246 <HAL_TIM_Encoder_MspInit+0x12e>
  else if(htim_encoder->Instance==TIM3)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a30      	ldr	r2, [pc, #192]	@ (8001254 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d129      	bne.n	80011ec <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001198:	4b2d      	ldr	r3, [pc, #180]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 800119a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800119c:	4a2c      	ldr	r2, [pc, #176]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 800119e:	f043 0302 	orr.w	r3, r3, #2
 80011a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80011a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 80011a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011a8:	f003 0302 	and.w	r3, r3, #2
 80011ac:	61bb      	str	r3, [r7, #24]
 80011ae:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b0:	4b27      	ldr	r3, [pc, #156]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 80011b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b4:	4a26      	ldr	r2, [pc, #152]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 80011b6:	f043 0301 	orr.w	r3, r3, #1
 80011ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011bc:	4b24      	ldr	r3, [pc, #144]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 80011be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c0:	f003 0301 	and.w	r3, r3, #1
 80011c4:	617b      	str	r3, [r7, #20]
 80011c6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = E_M2_B_Pin|E_M2_A_Pin;
 80011c8:	2350      	movs	r3, #80	@ 0x50
 80011ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011cc:	2302      	movs	r3, #2
 80011ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	2300      	movs	r3, #0
 80011d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d4:	2300      	movs	r3, #0
 80011d6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011d8:	2302      	movs	r3, #2
 80011da:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011e0:	4619      	mov	r1, r3
 80011e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011e6:	f001 fa9d 	bl	8002724 <HAL_GPIO_Init>
}
 80011ea:	e02c      	b.n	8001246 <HAL_TIM_Encoder_MspInit+0x12e>
  else if(htim_encoder->Instance==TIM4)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a19      	ldr	r2, [pc, #100]	@ (8001258 <HAL_TIM_Encoder_MspInit+0x140>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d127      	bne.n	8001246 <HAL_TIM_Encoder_MspInit+0x12e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80011f6:	4b16      	ldr	r3, [pc, #88]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 80011f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011fa:	4a15      	ldr	r2, [pc, #84]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 80011fc:	f043 0304 	orr.w	r3, r3, #4
 8001200:	6593      	str	r3, [r2, #88]	@ 0x58
 8001202:	4b13      	ldr	r3, [pc, #76]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 8001204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001206:	f003 0304 	and.w	r3, r3, #4
 800120a:	613b      	str	r3, [r7, #16]
 800120c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800120e:	4b10      	ldr	r3, [pc, #64]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001212:	4a0f      	ldr	r2, [pc, #60]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 8001214:	f043 0302 	orr.w	r3, r3, #2
 8001218:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800121a:	4b0d      	ldr	r3, [pc, #52]	@ (8001250 <HAL_TIM_Encoder_MspInit+0x138>)
 800121c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121e:	f003 0302 	and.w	r3, r3, #2
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = E_M3_A_Pin|E_M3_B_Pin;
 8001226:	23c0      	movs	r3, #192	@ 0xc0
 8001228:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122a:	2302      	movs	r3, #2
 800122c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001232:	2300      	movs	r3, #0
 8001234:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001236:	2302      	movs	r3, #2
 8001238:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800123a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800123e:	4619      	mov	r1, r3
 8001240:	4806      	ldr	r0, [pc, #24]	@ (800125c <HAL_TIM_Encoder_MspInit+0x144>)
 8001242:	f001 fa6f 	bl	8002724 <HAL_GPIO_Init>
}
 8001246:	bf00      	nop
 8001248:	3738      	adds	r7, #56	@ 0x38
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40021000 	.word	0x40021000
 8001254:	40000400 	.word	0x40000400
 8001258:	40000800 	.word	0x40000800
 800125c:	48000400 	.word	0x48000400

08001260 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a1f      	ldr	r2, [pc, #124]	@ (80012ec <HAL_TIM_Base_MspInit+0x8c>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d114      	bne.n	800129c <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001272:	4b1f      	ldr	r3, [pc, #124]	@ (80012f0 <HAL_TIM_Base_MspInit+0x90>)
 8001274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001276:	4a1e      	ldr	r2, [pc, #120]	@ (80012f0 <HAL_TIM_Base_MspInit+0x90>)
 8001278:	f043 0310 	orr.w	r3, r3, #16
 800127c:	6593      	str	r3, [r2, #88]	@ 0x58
 800127e:	4b1c      	ldr	r3, [pc, #112]	@ (80012f0 <HAL_TIM_Base_MspInit+0x90>)
 8001280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001282:	f003 0310 	and.w	r3, r3, #16
 8001286:	617b      	str	r3, [r7, #20]
 8001288:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800128a:	2200      	movs	r2, #0
 800128c:	2100      	movs	r1, #0
 800128e:	2036      	movs	r0, #54	@ 0x36
 8001290:	f001 fa13 	bl	80026ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001294:	2036      	movs	r0, #54	@ 0x36
 8001296:	f001 fa2a 	bl	80026ee <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM17_MspInit 1 */

    /* USER CODE END TIM17_MspInit 1 */
  }

}
 800129a:	e022      	b.n	80012e2 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM16)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a14      	ldr	r2, [pc, #80]	@ (80012f4 <HAL_TIM_Base_MspInit+0x94>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d10c      	bne.n	80012c0 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80012a6:	4b12      	ldr	r3, [pc, #72]	@ (80012f0 <HAL_TIM_Base_MspInit+0x90>)
 80012a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012aa:	4a11      	ldr	r2, [pc, #68]	@ (80012f0 <HAL_TIM_Base_MspInit+0x90>)
 80012ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80012b2:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <HAL_TIM_Base_MspInit+0x90>)
 80012b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	693b      	ldr	r3, [r7, #16]
}
 80012be:	e010      	b.n	80012e2 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM17)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a0c      	ldr	r2, [pc, #48]	@ (80012f8 <HAL_TIM_Base_MspInit+0x98>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d10b      	bne.n	80012e2 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80012ca:	4b09      	ldr	r3, [pc, #36]	@ (80012f0 <HAL_TIM_Base_MspInit+0x90>)
 80012cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012ce:	4a08      	ldr	r2, [pc, #32]	@ (80012f0 <HAL_TIM_Base_MspInit+0x90>)
 80012d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80012d6:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <HAL_TIM_Base_MspInit+0x90>)
 80012d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]
}
 80012e2:	bf00      	nop
 80012e4:	3718      	adds	r7, #24
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40001000 	.word	0x40001000
 80012f0:	40021000 	.word	0x40021000
 80012f4:	40014400 	.word	0x40014400
 80012f8:	40014800 	.word	0x40014800

080012fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b08c      	sub	sp, #48	@ 0x30
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001304:	f107 031c 	add.w	r3, r7, #28
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
 8001312:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a46      	ldr	r2, [pc, #280]	@ (8001434 <HAL_TIM_MspPostInit+0x138>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d11e      	bne.n	800135c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800131e:	4b46      	ldr	r3, [pc, #280]	@ (8001438 <HAL_TIM_MspPostInit+0x13c>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001322:	4a45      	ldr	r2, [pc, #276]	@ (8001438 <HAL_TIM_MspPostInit+0x13c>)
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800132a:	4b43      	ldr	r3, [pc, #268]	@ (8001438 <HAL_TIM_MspPostInit+0x13c>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	61bb      	str	r3, [r7, #24]
 8001334:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = PWM_M1_Pin|PWM_M2_Pin|PWM_M3_Pin;
 8001336:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800133a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133c:	2302      	movs	r3, #2
 800133e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	2300      	movs	r3, #0
 8001342:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001344:	2300      	movs	r3, #0
 8001346:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001348:	2306      	movs	r3, #6
 800134a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134c:	f107 031c 	add.w	r3, r7, #28
 8001350:	4619      	mov	r1, r3
 8001352:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001356:	f001 f9e5 	bl	8002724 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 800135a:	e066      	b.n	800142a <HAL_TIM_MspPostInit+0x12e>
  else if(htim->Instance==TIM8)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a36      	ldr	r2, [pc, #216]	@ (800143c <HAL_TIM_MspPostInit+0x140>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d11e      	bne.n	80013a4 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001366:	4b34      	ldr	r3, [pc, #208]	@ (8001438 <HAL_TIM_MspPostInit+0x13c>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	4a33      	ldr	r2, [pc, #204]	@ (8001438 <HAL_TIM_MspPostInit+0x13c>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001372:	4b31      	ldr	r3, [pc, #196]	@ (8001438 <HAL_TIM_MspPostInit+0x13c>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	617b      	str	r3, [r7, #20]
 800137c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = PWM_TH_Pin;
 800137e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001382:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001384:	2302      	movs	r3, #2
 8001386:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001388:	2300      	movs	r3, #0
 800138a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138c:	2300      	movs	r3, #0
 800138e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM8;
 8001390:	2302      	movs	r3, #2
 8001392:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PWM_TH_GPIO_Port, &GPIO_InitStruct);
 8001394:	f107 031c 	add.w	r3, r7, #28
 8001398:	4619      	mov	r1, r3
 800139a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800139e:	f001 f9c1 	bl	8002724 <HAL_GPIO_Init>
}
 80013a2:	e042      	b.n	800142a <HAL_TIM_MspPostInit+0x12e>
  else if(htim->Instance==TIM16)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a25      	ldr	r2, [pc, #148]	@ (8001440 <HAL_TIM_MspPostInit+0x144>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d11c      	bne.n	80013e8 <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ae:	4b22      	ldr	r3, [pc, #136]	@ (8001438 <HAL_TIM_MspPostInit+0x13c>)
 80013b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b2:	4a21      	ldr	r2, [pc, #132]	@ (8001438 <HAL_TIM_MspPostInit+0x13c>)
 80013b4:	f043 0302 	orr.w	r3, r3, #2
 80013b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001438 <HAL_TIM_MspPostInit+0x13c>)
 80013bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	613b      	str	r3, [r7, #16]
 80013c4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PWM_GRB_Pin;
 80013c6:	2310      	movs	r3, #16
 80013c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ca:	2302      	movs	r3, #2
 80013cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d2:	2300      	movs	r3, #0
 80013d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 80013d6:	2301      	movs	r3, #1
 80013d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PWM_GRB_GPIO_Port, &GPIO_InitStruct);
 80013da:	f107 031c 	add.w	r3, r7, #28
 80013de:	4619      	mov	r1, r3
 80013e0:	4818      	ldr	r0, [pc, #96]	@ (8001444 <HAL_TIM_MspPostInit+0x148>)
 80013e2:	f001 f99f 	bl	8002724 <HAL_GPIO_Init>
}
 80013e6:	e020      	b.n	800142a <HAL_TIM_MspPostInit+0x12e>
  else if(htim->Instance==TIM17)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a16      	ldr	r2, [pc, #88]	@ (8001448 <HAL_TIM_MspPostInit+0x14c>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d11b      	bne.n	800142a <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013f2:	4b11      	ldr	r3, [pc, #68]	@ (8001438 <HAL_TIM_MspPostInit+0x13c>)
 80013f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f6:	4a10      	ldr	r2, [pc, #64]	@ (8001438 <HAL_TIM_MspPostInit+0x13c>)
 80013f8:	f043 0302 	orr.w	r3, r3, #2
 80013fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001438 <HAL_TIM_MspPostInit+0x13c>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001402:	f003 0302 	and.w	r3, r3, #2
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_ANG_Pin;
 800140a:	2320      	movs	r3, #32
 800140c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140e:	2302      	movs	r3, #2
 8001410:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001416:	2300      	movs	r3, #0
 8001418:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 800141a:	230a      	movs	r3, #10
 800141c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PWM_ANG_GPIO_Port, &GPIO_InitStruct);
 800141e:	f107 031c 	add.w	r3, r7, #28
 8001422:	4619      	mov	r1, r3
 8001424:	4807      	ldr	r0, [pc, #28]	@ (8001444 <HAL_TIM_MspPostInit+0x148>)
 8001426:	f001 f97d 	bl	8002724 <HAL_GPIO_Init>
}
 800142a:	bf00      	nop
 800142c:	3730      	adds	r7, #48	@ 0x30
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40012c00 	.word	0x40012c00
 8001438:	40021000 	.word	0x40021000
 800143c:	40013400 	.word	0x40013400
 8001440:	40014400 	.word	0x40014400
 8001444:	48000400 	.word	0x48000400
 8001448:	40014800 	.word	0x40014800

0800144c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001450:	bf00      	nop
 8001452:	e7fd      	b.n	8001450 <NMI_Handler+0x4>

08001454 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001458:	bf00      	nop
 800145a:	e7fd      	b.n	8001458 <HardFault_Handler+0x4>

0800145c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001460:	bf00      	nop
 8001462:	e7fd      	b.n	8001460 <MemManage_Handler+0x4>

08001464 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001468:	bf00      	nop
 800146a:	e7fd      	b.n	8001468 <BusFault_Handler+0x4>

0800146c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001470:	bf00      	nop
 8001472:	e7fd      	b.n	8001470 <UsageFault_Handler+0x4>

08001474 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001478:	bf00      	nop
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr

08001482 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr

0800149e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014a2:	f000 f8a5 	bl	80015f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
	...

080014ac <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80014b0:	4802      	ldr	r0, [pc, #8]	@ (80014bc <USB_LP_IRQHandler+0x10>)
 80014b2:	f001 fbdb 	bl	8002c6c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20001194 	.word	0x20001194

080014c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014c4:	4802      	ldr	r0, [pc, #8]	@ (80014d0 <TIM6_DAC_IRQHandler+0x10>)
 80014c6:	f004 facb 	bl	8005a60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	2000034c 	.word	0x2000034c

080014d4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80014d8:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <SystemInit+0x20>)
 80014da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014de:	4a05      	ldr	r2, [pc, #20]	@ (80014f4 <SystemInit+0x20>)
 80014e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014e8:	bf00      	nop
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80014f8:	480d      	ldr	r0, [pc, #52]	@ (8001530 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80014fa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit  
 80014fc:	f7ff ffea 	bl	80014d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001500:	480c      	ldr	r0, [pc, #48]	@ (8001534 <LoopForever+0x6>)
  ldr r1, =_edata
 8001502:	490d      	ldr	r1, [pc, #52]	@ (8001538 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001504:	4a0d      	ldr	r2, [pc, #52]	@ (800153c <LoopForever+0xe>)
  movs r3, #0
 8001506:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001508:	e002      	b.n	8001510 <LoopCopyDataInit>

0800150a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800150a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800150c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800150e:	3304      	adds	r3, #4

08001510 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001510:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001512:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001514:	d3f9      	bcc.n	800150a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001516:	4a0a      	ldr	r2, [pc, #40]	@ (8001540 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001518:	4c0a      	ldr	r4, [pc, #40]	@ (8001544 <LoopForever+0x16>)
  movs r3, #0
 800151a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800151c:	e001      	b.n	8001522 <LoopFillZerobss>

0800151e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800151e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001520:	3204      	adds	r2, #4

08001522 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001522:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001524:	d3fb      	bcc.n	800151e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001526:	f009 fa27 	bl	800a978 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800152a:	f7ff f829 	bl	8000580 <main>

0800152e <LoopForever>:

LoopForever:
    b LoopForever
 800152e:	e7fe      	b.n	800152e <LoopForever>
  ldr   r0, =_estack
 8001530:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001534:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001538:	20000194 	.word	0x20000194
  ldr r2, =_sidata
 800153c:	0800aa54 	.word	0x0800aa54
  ldr r2, =_sbss
 8001540:	20000194 	.word	0x20000194
  ldr r4, =_ebss
 8001544:	20001690 	.word	0x20001690

08001548 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001548:	e7fe      	b.n	8001548 <ADC1_2_IRQHandler>

0800154a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800154a:	b580      	push	{r7, lr}
 800154c:	b082      	sub	sp, #8
 800154e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001550:	2300      	movs	r3, #0
 8001552:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001554:	2003      	movs	r0, #3
 8001556:	f001 f8a5 	bl	80026a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800155a:	200f      	movs	r0, #15
 800155c:	f000 f80e 	bl	800157c <HAL_InitTick>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d002      	beq.n	800156c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	71fb      	strb	r3, [r7, #7]
 800156a:	e001      	b.n	8001570 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800156c:	f7ff fd26 	bl	8000fbc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001570:	79fb      	ldrb	r3, [r7, #7]

}
 8001572:	4618      	mov	r0, r3
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
	...

0800157c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001584:	2300      	movs	r3, #0
 8001586:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001588:	4b16      	ldr	r3, [pc, #88]	@ (80015e4 <HAL_InitTick+0x68>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d022      	beq.n	80015d6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001590:	4b15      	ldr	r3, [pc, #84]	@ (80015e8 <HAL_InitTick+0x6c>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b13      	ldr	r3, [pc, #76]	@ (80015e4 <HAL_InitTick+0x68>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800159c:	fbb1 f3f3 	udiv	r3, r1, r3
 80015a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a4:	4618      	mov	r0, r3
 80015a6:	f001 f8b0 	bl	800270a <HAL_SYSTICK_Config>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d10f      	bne.n	80015d0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2b0f      	cmp	r3, #15
 80015b4:	d809      	bhi.n	80015ca <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015b6:	2200      	movs	r2, #0
 80015b8:	6879      	ldr	r1, [r7, #4]
 80015ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015be:	f001 f87c 	bl	80026ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015c2:	4a0a      	ldr	r2, [pc, #40]	@ (80015ec <HAL_InitTick+0x70>)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6013      	str	r3, [r2, #0]
 80015c8:	e007      	b.n	80015da <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	73fb      	strb	r3, [r7, #15]
 80015ce:	e004      	b.n	80015da <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	73fb      	strb	r3, [r7, #15]
 80015d4:	e001      	b.n	80015da <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015da:	7bfb      	ldrb	r3, [r7, #15]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3710      	adds	r7, #16
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	20000018 	.word	0x20000018
 80015e8:	20000010 	.word	0x20000010
 80015ec:	20000014 	.word	0x20000014

080015f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015f4:	4b05      	ldr	r3, [pc, #20]	@ (800160c <HAL_IncTick+0x1c>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	4b05      	ldr	r3, [pc, #20]	@ (8001610 <HAL_IncTick+0x20>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4413      	add	r3, r2
 80015fe:	4a03      	ldr	r2, [pc, #12]	@ (800160c <HAL_IncTick+0x1c>)
 8001600:	6013      	str	r3, [r2, #0]
}
 8001602:	bf00      	nop
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	200004bc 	.word	0x200004bc
 8001610:	20000018 	.word	0x20000018

08001614 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  return uwTick;
 8001618:	4b03      	ldr	r3, [pc, #12]	@ (8001628 <HAL_GetTick+0x14>)
 800161a:	681b      	ldr	r3, [r3, #0]
}
 800161c:	4618      	mov	r0, r3
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	200004bc 	.word	0x200004bc

0800162c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001634:	f7ff ffee 	bl	8001614 <HAL_GetTick>
 8001638:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001644:	d004      	beq.n	8001650 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001646:	4b09      	ldr	r3, [pc, #36]	@ (800166c <HAL_Delay+0x40>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	68fa      	ldr	r2, [r7, #12]
 800164c:	4413      	add	r3, r2
 800164e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001650:	bf00      	nop
 8001652:	f7ff ffdf 	bl	8001614 <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	68fa      	ldr	r2, [r7, #12]
 800165e:	429a      	cmp	r2, r3
 8001660:	d8f7      	bhi.n	8001652 <HAL_Delay+0x26>
  {
  }
}
 8001662:	bf00      	nop
 8001664:	bf00      	nop
 8001666:	3710      	adds	r7, #16
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20000018 	.word	0x20000018

08001670 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	431a      	orrs	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	609a      	str	r2, [r3, #8]
}
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr

08001696 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001696:	b480      	push	{r7}
 8001698:	b083      	sub	sp, #12
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
 800169e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	431a      	orrs	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	609a      	str	r2, [r3, #8]
}
 80016b0:	bf00      	nop
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr

080016bc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80016d8:	b480      	push	{r7}
 80016da:	b087      	sub	sp, #28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
 80016e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	3360      	adds	r3, #96	@ 0x60
 80016ea:	461a      	mov	r2, r3
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	4413      	add	r3, r2
 80016f2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	4b08      	ldr	r3, [pc, #32]	@ (800171c <LL_ADC_SetOffset+0x44>)
 80016fa:	4013      	ands	r3, r2
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	430a      	orrs	r2, r1
 8001706:	4313      	orrs	r3, r2
 8001708:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001710:	bf00      	nop
 8001712:	371c      	adds	r7, #28
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr
 800171c:	03fff000 	.word	0x03fff000

08001720 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001720:	b480      	push	{r7}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	3360      	adds	r3, #96	@ 0x60
 800172e:	461a      	mov	r2, r3
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	4413      	add	r3, r2
 8001736:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001740:	4618      	mov	r0, r3
 8001742:	3714      	adds	r7, #20
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800174c:	b480      	push	{r7}
 800174e:	b087      	sub	sp, #28
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	3360      	adds	r3, #96	@ 0x60
 800175c:	461a      	mov	r2, r3
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	4413      	add	r3, r2
 8001764:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	431a      	orrs	r2, r3
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001776:	bf00      	nop
 8001778:	371c      	adds	r7, #28
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr

08001782 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001782:	b480      	push	{r7}
 8001784:	b087      	sub	sp, #28
 8001786:	af00      	add	r7, sp, #0
 8001788:	60f8      	str	r0, [r7, #12]
 800178a:	60b9      	str	r1, [r7, #8]
 800178c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	3360      	adds	r3, #96	@ 0x60
 8001792:	461a      	mov	r2, r3
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	4413      	add	r3, r2
 800179a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	431a      	orrs	r2, r3
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80017ac:	bf00      	nop
 80017ae:	371c      	adds	r7, #28
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b087      	sub	sp, #28
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	3360      	adds	r3, #96	@ 0x60
 80017c8:	461a      	mov	r2, r3
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	4413      	add	r3, r2
 80017d0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	431a      	orrs	r2, r3
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80017e2:	bf00      	nop
 80017e4:	371c      	adds	r7, #28
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr

080017ee <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80017ee:	b480      	push	{r7}
 80017f0:	b083      	sub	sp, #12
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	6078      	str	r0, [r7, #4]
 80017f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	695b      	ldr	r3, [r3, #20]
 80017fc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	431a      	orrs	r2, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	615a      	str	r2, [r3, #20]
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001814:	b480      	push	{r7}
 8001816:	b087      	sub	sp, #28
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	3330      	adds	r3, #48	@ 0x30
 8001824:	461a      	mov	r2, r3
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	0a1b      	lsrs	r3, r3, #8
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	f003 030c 	and.w	r3, r3, #12
 8001830:	4413      	add	r3, r2
 8001832:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	f003 031f 	and.w	r3, r3, #31
 800183e:	211f      	movs	r1, #31
 8001840:	fa01 f303 	lsl.w	r3, r1, r3
 8001844:	43db      	mvns	r3, r3
 8001846:	401a      	ands	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	0e9b      	lsrs	r3, r3, #26
 800184c:	f003 011f 	and.w	r1, r3, #31
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	f003 031f 	and.w	r3, r3, #31
 8001856:	fa01 f303 	lsl.w	r3, r1, r3
 800185a:	431a      	orrs	r2, r3
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001860:	bf00      	nop
 8001862:	371c      	adds	r7, #28
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800186c:	b480      	push	{r7}
 800186e:	b087      	sub	sp, #28
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	60b9      	str	r1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	3314      	adds	r3, #20
 800187c:	461a      	mov	r2, r3
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	0e5b      	lsrs	r3, r3, #25
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	f003 0304 	and.w	r3, r3, #4
 8001888:	4413      	add	r3, r2
 800188a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	0d1b      	lsrs	r3, r3, #20
 8001894:	f003 031f 	and.w	r3, r3, #31
 8001898:	2107      	movs	r1, #7
 800189a:	fa01 f303 	lsl.w	r3, r1, r3
 800189e:	43db      	mvns	r3, r3
 80018a0:	401a      	ands	r2, r3
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	0d1b      	lsrs	r3, r3, #20
 80018a6:	f003 031f 	and.w	r3, r3, #31
 80018aa:	6879      	ldr	r1, [r7, #4]
 80018ac:	fa01 f303 	lsl.w	r3, r1, r3
 80018b0:	431a      	orrs	r2, r3
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80018b6:	bf00      	nop
 80018b8:	371c      	adds	r7, #28
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
	...

080018c4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	60f8      	str	r0, [r7, #12]
 80018cc:	60b9      	str	r1, [r7, #8]
 80018ce:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018dc:	43db      	mvns	r3, r3
 80018de:	401a      	ands	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f003 0318 	and.w	r3, r3, #24
 80018e6:	4908      	ldr	r1, [pc, #32]	@ (8001908 <LL_ADC_SetChannelSingleDiff+0x44>)
 80018e8:	40d9      	lsrs	r1, r3
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	400b      	ands	r3, r1
 80018ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018f2:	431a      	orrs	r2, r3
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80018fa:	bf00      	nop
 80018fc:	3714      	adds	r7, #20
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	0007ffff 	.word	0x0007ffff

0800190c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800191c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	6093      	str	r3, [r2, #8]
}
 8001924:	bf00      	nop
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001940:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001944:	d101      	bne.n	800194a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001946:	2301      	movs	r3, #1
 8001948:	e000      	b.n	800194c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800194a:	2300      	movs	r3, #0
}
 800194c:	4618      	mov	r0, r3
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001968:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800196c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001990:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001994:	d101      	bne.n	800199a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001996:	2301      	movs	r3, #1
 8001998:	e000      	b.n	800199c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800199a:	2300      	movs	r3, #0
}
 800199c:	4618      	mov	r0, r3
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr

080019a8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f003 0301 	and.w	r3, r3, #1
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d101      	bne.n	80019c0 <LL_ADC_IsEnabled+0x18>
 80019bc:	2301      	movs	r3, #1
 80019be:	e000      	b.n	80019c2 <LL_ADC_IsEnabled+0x1a>
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b083      	sub	sp, #12
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	f003 0304 	and.w	r3, r3, #4
 80019de:	2b04      	cmp	r3, #4
 80019e0:	d101      	bne.n	80019e6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80019e2:	2301      	movs	r3, #1
 80019e4:	e000      	b.n	80019e8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	370c      	adds	r7, #12
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	f003 0308 	and.w	r3, r3, #8
 8001a04:	2b08      	cmp	r3, #8
 8001a06:	d101      	bne.n	8001a0c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e000      	b.n	8001a0e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	370c      	adds	r7, #12
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
	...

08001a1c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a1c:	b590      	push	{r4, r7, lr}
 8001a1e:	b089      	sub	sp, #36	@ 0x24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a24:	2300      	movs	r3, #0
 8001a26:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d101      	bne.n	8001a36 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e167      	b.n	8001d06 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	695b      	ldr	r3, [r3, #20]
 8001a3a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d109      	bne.n	8001a58 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f7ff fadd 	bl	8001004 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff ff67 	bl	8001930 <LL_ADC_IsDeepPowerDownEnabled>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d004      	beq.n	8001a72 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff ff4d 	bl	800190c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff ff82 	bl	8001980 <LL_ADC_IsInternalRegulatorEnabled>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d115      	bne.n	8001aae <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff ff66 	bl	8001958 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a8c:	4ba0      	ldr	r3, [pc, #640]	@ (8001d10 <HAL_ADC_Init+0x2f4>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	099b      	lsrs	r3, r3, #6
 8001a92:	4aa0      	ldr	r2, [pc, #640]	@ (8001d14 <HAL_ADC_Init+0x2f8>)
 8001a94:	fba2 2303 	umull	r2, r3, r2, r3
 8001a98:	099b      	lsrs	r3, r3, #6
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001aa0:	e002      	b.n	8001aa8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	3b01      	subs	r3, #1
 8001aa6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d1f9      	bne.n	8001aa2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff ff64 	bl	8001980 <LL_ADC_IsInternalRegulatorEnabled>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d10d      	bne.n	8001ada <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ac2:	f043 0210 	orr.w	r2, r3, #16
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ace:	f043 0201 	orr.w	r2, r3, #1
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7ff ff75 	bl	80019ce <LL_ADC_REG_IsConversionOngoing>
 8001ae4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aea:	f003 0310 	and.w	r3, r3, #16
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	f040 8100 	bne.w	8001cf4 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	f040 80fc 	bne.w	8001cf4 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b00:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001b04:	f043 0202 	orr.w	r2, r3, #2
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff ff49 	bl	80019a8 <LL_ADC_IsEnabled>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d111      	bne.n	8001b40 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b1c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001b20:	f7ff ff42 	bl	80019a8 <LL_ADC_IsEnabled>
 8001b24:	4604      	mov	r4, r0
 8001b26:	487c      	ldr	r0, [pc, #496]	@ (8001d18 <HAL_ADC_Init+0x2fc>)
 8001b28:	f7ff ff3e 	bl	80019a8 <LL_ADC_IsEnabled>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	4323      	orrs	r3, r4
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d105      	bne.n	8001b40 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4878      	ldr	r0, [pc, #480]	@ (8001d1c <HAL_ADC_Init+0x300>)
 8001b3c:	f7ff fd98 	bl	8001670 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	7f5b      	ldrb	r3, [r3, #29]
 8001b44:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b4a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001b50:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001b56:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b5e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b60:	4313      	orrs	r3, r2
 8001b62:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d106      	bne.n	8001b7c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b72:	3b01      	subs	r3, #1
 8001b74:	045b      	lsls	r3, r3, #17
 8001b76:	69ba      	ldr	r2, [r7, #24]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d009      	beq.n	8001b98 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b88:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b90:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	68da      	ldr	r2, [r3, #12]
 8001b9e:	4b60      	ldr	r3, [pc, #384]	@ (8001d20 <HAL_ADC_Init+0x304>)
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	6812      	ldr	r2, [r2, #0]
 8001ba6:	69b9      	ldr	r1, [r7, #24]
 8001ba8:	430b      	orrs	r3, r1
 8001baa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff ff14 	bl	80019f4 <LL_ADC_INJ_IsConversionOngoing>
 8001bcc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d16d      	bne.n	8001cb0 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d16a      	bne.n	8001cb0 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001bde:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001be6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001be8:	4313      	orrs	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001bf6:	f023 0302 	bic.w	r3, r3, #2
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	6812      	ldr	r2, [r2, #0]
 8001bfe:	69b9      	ldr	r1, [r7, #24]
 8001c00:	430b      	orrs	r3, r1
 8001c02:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	691b      	ldr	r3, [r3, #16]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d017      	beq.n	8001c3c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	691a      	ldr	r2, [r3, #16]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001c1a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001c24:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001c28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	6911      	ldr	r1, [r2, #16]
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	6812      	ldr	r2, [r2, #0]
 8001c34:	430b      	orrs	r3, r1
 8001c36:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001c3a:	e013      	b.n	8001c64 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	691a      	ldr	r2, [r3, #16]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001c4a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	6812      	ldr	r2, [r2, #0]
 8001c58:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001c5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c60:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d118      	bne.n	8001ca0 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	691b      	ldr	r3, [r3, #16]
 8001c74:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001c78:	f023 0304 	bic.w	r3, r3, #4
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001c84:	4311      	orrs	r1, r2
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001c8a:	4311      	orrs	r1, r2
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001c90:	430a      	orrs	r2, r1
 8001c92:	431a      	orrs	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f042 0201 	orr.w	r2, r2, #1
 8001c9c:	611a      	str	r2, [r3, #16]
 8001c9e:	e007      	b.n	8001cb0 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	691a      	ldr	r2, [r3, #16]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f022 0201 	bic.w	r2, r2, #1
 8001cae:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	695b      	ldr	r3, [r3, #20]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d10c      	bne.n	8001cd2 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cbe:	f023 010f 	bic.w	r1, r3, #15
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6a1b      	ldr	r3, [r3, #32]
 8001cc6:	1e5a      	subs	r2, r3, #1
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	631a      	str	r2, [r3, #48]	@ 0x30
 8001cd0:	e007      	b.n	8001ce2 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f022 020f 	bic.w	r2, r2, #15
 8001ce0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ce6:	f023 0303 	bic.w	r3, r3, #3
 8001cea:	f043 0201 	orr.w	r2, r3, #1
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001cf2:	e007      	b.n	8001d04 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cf8:	f043 0210 	orr.w	r2, r3, #16
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d04:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3724      	adds	r7, #36	@ 0x24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd90      	pop	{r4, r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000010 	.word	0x20000010
 8001d14:	053e2d63 	.word	0x053e2d63
 8001d18:	50000100 	.word	0x50000100
 8001d1c:	50000300 	.word	0x50000300
 8001d20:	fff04007 	.word	0xfff04007

08001d24 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b0b6      	sub	sp, #216	@ 0xd8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d101      	bne.n	8001d46 <HAL_ADC_ConfigChannel+0x22>
 8001d42:	2302      	movs	r3, #2
 8001d44:	e3c8      	b.n	80024d8 <HAL_ADC_ConfigChannel+0x7b4>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2201      	movs	r2, #1
 8001d4a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff fe3b 	bl	80019ce <LL_ADC_REG_IsConversionOngoing>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	f040 83ad 	bne.w	80024ba <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6818      	ldr	r0, [r3, #0]
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	6859      	ldr	r1, [r3, #4]
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	f7ff fd51 	bl	8001814 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7ff fe29 	bl	80019ce <LL_ADC_REG_IsConversionOngoing>
 8001d7c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff fe35 	bl	80019f4 <LL_ADC_INJ_IsConversionOngoing>
 8001d8a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d8e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	f040 81d9 	bne.w	800214a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001d98:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	f040 81d4 	bne.w	800214a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001daa:	d10f      	bne.n	8001dcc <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6818      	ldr	r0, [r3, #0]
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2200      	movs	r2, #0
 8001db6:	4619      	mov	r1, r3
 8001db8:	f7ff fd58 	bl	800186c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff fd12 	bl	80017ee <LL_ADC_SetSamplingTimeCommonConfig>
 8001dca:	e00e      	b.n	8001dea <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6818      	ldr	r0, [r3, #0]
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	6819      	ldr	r1, [r3, #0]
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	461a      	mov	r2, r3
 8001dda:	f7ff fd47 	bl	800186c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2100      	movs	r1, #0
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff fd02 	bl	80017ee <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	695a      	ldr	r2, [r3, #20]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	08db      	lsrs	r3, r3, #3
 8001df6:	f003 0303 	and.w	r3, r3, #3
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001e00:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	691b      	ldr	r3, [r3, #16]
 8001e08:	2b04      	cmp	r3, #4
 8001e0a:	d022      	beq.n	8001e52 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6818      	ldr	r0, [r3, #0]
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	6919      	ldr	r1, [r3, #16]
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001e1c:	f7ff fc5c 	bl	80016d8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6818      	ldr	r0, [r3, #0]
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	6919      	ldr	r1, [r3, #16]
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	699b      	ldr	r3, [r3, #24]
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	f7ff fca8 	bl	8001782 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6818      	ldr	r0, [r3, #0]
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d102      	bne.n	8001e48 <HAL_ADC_ConfigChannel+0x124>
 8001e42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e46:	e000      	b.n	8001e4a <HAL_ADC_ConfigChannel+0x126>
 8001e48:	2300      	movs	r3, #0
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	f7ff fcb4 	bl	80017b8 <LL_ADC_SetOffsetSaturation>
 8001e50:	e17b      	b.n	800214a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2100      	movs	r1, #0
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff fc61 	bl	8001720 <LL_ADC_GetOffsetChannel>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d10a      	bne.n	8001e7e <HAL_ADC_ConfigChannel+0x15a>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff fc56 	bl	8001720 <LL_ADC_GetOffsetChannel>
 8001e74:	4603      	mov	r3, r0
 8001e76:	0e9b      	lsrs	r3, r3, #26
 8001e78:	f003 021f 	and.w	r2, r3, #31
 8001e7c:	e01e      	b.n	8001ebc <HAL_ADC_ConfigChannel+0x198>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2100      	movs	r1, #0
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff fc4b 	bl	8001720 <LL_ADC_GetOffsetChannel>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e90:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001e94:	fa93 f3a3 	rbit	r3, r3
 8001e98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e9c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001ea0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001ea4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d101      	bne.n	8001eb0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001eac:	2320      	movs	r3, #32
 8001eae:	e004      	b.n	8001eba <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001eb0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001eb4:	fab3 f383 	clz	r3, r3
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d105      	bne.n	8001ed4 <HAL_ADC_ConfigChannel+0x1b0>
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	0e9b      	lsrs	r3, r3, #26
 8001ece:	f003 031f 	and.w	r3, r3, #31
 8001ed2:	e018      	b.n	8001f06 <HAL_ADC_ConfigChannel+0x1e2>
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001edc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001ee0:	fa93 f3a3 	rbit	r3, r3
 8001ee4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001ee8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001eec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001ef0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d101      	bne.n	8001efc <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001ef8:	2320      	movs	r3, #32
 8001efa:	e004      	b.n	8001f06 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001efc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001f00:	fab3 f383 	clz	r3, r3
 8001f04:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d106      	bne.n	8001f18 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2100      	movs	r1, #0
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff fc1a 	bl	800174c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7ff fbfe 	bl	8001720 <LL_ADC_GetOffsetChannel>
 8001f24:	4603      	mov	r3, r0
 8001f26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d10a      	bne.n	8001f44 <HAL_ADC_ConfigChannel+0x220>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	2101      	movs	r1, #1
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff fbf3 	bl	8001720 <LL_ADC_GetOffsetChannel>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	0e9b      	lsrs	r3, r3, #26
 8001f3e:	f003 021f 	and.w	r2, r3, #31
 8001f42:	e01e      	b.n	8001f82 <HAL_ADC_ConfigChannel+0x25e>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2101      	movs	r1, #1
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7ff fbe8 	bl	8001720 <LL_ADC_GetOffsetChannel>
 8001f50:	4603      	mov	r3, r0
 8001f52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f5a:	fa93 f3a3 	rbit	r3, r3
 8001f5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001f62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001f6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d101      	bne.n	8001f76 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001f72:	2320      	movs	r3, #32
 8001f74:	e004      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001f76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f7a:	fab3 f383 	clz	r3, r3
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d105      	bne.n	8001f9a <HAL_ADC_ConfigChannel+0x276>
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	0e9b      	lsrs	r3, r3, #26
 8001f94:	f003 031f 	and.w	r3, r3, #31
 8001f98:	e018      	b.n	8001fcc <HAL_ADC_ConfigChannel+0x2a8>
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001fa6:	fa93 f3a3 	rbit	r3, r3
 8001faa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001fae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001fb2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001fb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d101      	bne.n	8001fc2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001fbe:	2320      	movs	r3, #32
 8001fc0:	e004      	b.n	8001fcc <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001fc2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001fc6:	fab3 f383 	clz	r3, r3
 8001fca:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d106      	bne.n	8001fde <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	2101      	movs	r1, #1
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff fbb7 	bl	800174c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2102      	movs	r1, #2
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7ff fb9b 	bl	8001720 <LL_ADC_GetOffsetChannel>
 8001fea:	4603      	mov	r3, r0
 8001fec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d10a      	bne.n	800200a <HAL_ADC_ConfigChannel+0x2e6>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2102      	movs	r1, #2
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7ff fb90 	bl	8001720 <LL_ADC_GetOffsetChannel>
 8002000:	4603      	mov	r3, r0
 8002002:	0e9b      	lsrs	r3, r3, #26
 8002004:	f003 021f 	and.w	r2, r3, #31
 8002008:	e01e      	b.n	8002048 <HAL_ADC_ConfigChannel+0x324>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2102      	movs	r1, #2
 8002010:	4618      	mov	r0, r3
 8002012:	f7ff fb85 	bl	8001720 <LL_ADC_GetOffsetChannel>
 8002016:	4603      	mov	r3, r0
 8002018:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002020:	fa93 f3a3 	rbit	r3, r3
 8002024:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002028:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800202c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002030:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002034:	2b00      	cmp	r3, #0
 8002036:	d101      	bne.n	800203c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002038:	2320      	movs	r3, #32
 800203a:	e004      	b.n	8002046 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800203c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002040:	fab3 f383 	clz	r3, r3
 8002044:	b2db      	uxtb	r3, r3
 8002046:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002050:	2b00      	cmp	r3, #0
 8002052:	d105      	bne.n	8002060 <HAL_ADC_ConfigChannel+0x33c>
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	0e9b      	lsrs	r3, r3, #26
 800205a:	f003 031f 	and.w	r3, r3, #31
 800205e:	e016      	b.n	800208e <HAL_ADC_ConfigChannel+0x36a>
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002068:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800206c:	fa93 f3a3 	rbit	r3, r3
 8002070:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002072:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002074:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002078:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800207c:	2b00      	cmp	r3, #0
 800207e:	d101      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002080:	2320      	movs	r3, #32
 8002082:	e004      	b.n	800208e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002084:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002088:	fab3 f383 	clz	r3, r3
 800208c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800208e:	429a      	cmp	r2, r3
 8002090:	d106      	bne.n	80020a0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2200      	movs	r2, #0
 8002098:	2102      	movs	r1, #2
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff fb56 	bl	800174c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2103      	movs	r1, #3
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff fb3a 	bl	8001720 <LL_ADC_GetOffsetChannel>
 80020ac:	4603      	mov	r3, r0
 80020ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d10a      	bne.n	80020cc <HAL_ADC_ConfigChannel+0x3a8>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2103      	movs	r1, #3
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff fb2f 	bl	8001720 <LL_ADC_GetOffsetChannel>
 80020c2:	4603      	mov	r3, r0
 80020c4:	0e9b      	lsrs	r3, r3, #26
 80020c6:	f003 021f 	and.w	r2, r3, #31
 80020ca:	e017      	b.n	80020fc <HAL_ADC_ConfigChannel+0x3d8>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2103      	movs	r1, #3
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff fb24 	bl	8001720 <LL_ADC_GetOffsetChannel>
 80020d8:	4603      	mov	r3, r0
 80020da:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80020de:	fa93 f3a3 	rbit	r3, r3
 80020e2:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80020e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80020e6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80020e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80020ee:	2320      	movs	r3, #32
 80020f0:	e003      	b.n	80020fa <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80020f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80020f4:	fab3 f383 	clz	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002104:	2b00      	cmp	r3, #0
 8002106:	d105      	bne.n	8002114 <HAL_ADC_ConfigChannel+0x3f0>
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	0e9b      	lsrs	r3, r3, #26
 800210e:	f003 031f 	and.w	r3, r3, #31
 8002112:	e011      	b.n	8002138 <HAL_ADC_ConfigChannel+0x414>
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800211c:	fa93 f3a3 	rbit	r3, r3
 8002120:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002122:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002124:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002126:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002128:	2b00      	cmp	r3, #0
 800212a:	d101      	bne.n	8002130 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800212c:	2320      	movs	r3, #32
 800212e:	e003      	b.n	8002138 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002130:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002132:	fab3 f383 	clz	r3, r3
 8002136:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002138:	429a      	cmp	r2, r3
 800213a:	d106      	bne.n	800214a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2200      	movs	r2, #0
 8002142:	2103      	movs	r1, #3
 8002144:	4618      	mov	r0, r3
 8002146:	f7ff fb01 	bl	800174c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4618      	mov	r0, r3
 8002150:	f7ff fc2a 	bl	80019a8 <LL_ADC_IsEnabled>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	f040 8140 	bne.w	80023dc <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6818      	ldr	r0, [r3, #0]
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	6819      	ldr	r1, [r3, #0]
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	461a      	mov	r2, r3
 800216a:	f7ff fbab 	bl	80018c4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	4a8f      	ldr	r2, [pc, #572]	@ (80023b0 <HAL_ADC_ConfigChannel+0x68c>)
 8002174:	4293      	cmp	r3, r2
 8002176:	f040 8131 	bne.w	80023dc <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002186:	2b00      	cmp	r3, #0
 8002188:	d10b      	bne.n	80021a2 <HAL_ADC_ConfigChannel+0x47e>
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	0e9b      	lsrs	r3, r3, #26
 8002190:	3301      	adds	r3, #1
 8002192:	f003 031f 	and.w	r3, r3, #31
 8002196:	2b09      	cmp	r3, #9
 8002198:	bf94      	ite	ls
 800219a:	2301      	movls	r3, #1
 800219c:	2300      	movhi	r3, #0
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	e019      	b.n	80021d6 <HAL_ADC_ConfigChannel+0x4b2>
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021aa:	fa93 f3a3 	rbit	r3, r3
 80021ae:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80021b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80021b2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80021b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80021ba:	2320      	movs	r3, #32
 80021bc:	e003      	b.n	80021c6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80021be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021c0:	fab3 f383 	clz	r3, r3
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	3301      	adds	r3, #1
 80021c8:	f003 031f 	and.w	r3, r3, #31
 80021cc:	2b09      	cmp	r3, #9
 80021ce:	bf94      	ite	ls
 80021d0:	2301      	movls	r3, #1
 80021d2:	2300      	movhi	r3, #0
 80021d4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d079      	beq.n	80022ce <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d107      	bne.n	80021f6 <HAL_ADC_ConfigChannel+0x4d2>
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	0e9b      	lsrs	r3, r3, #26
 80021ec:	3301      	adds	r3, #1
 80021ee:	069b      	lsls	r3, r3, #26
 80021f0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80021f4:	e015      	b.n	8002222 <HAL_ADC_ConfigChannel+0x4fe>
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021fe:	fa93 f3a3 	rbit	r3, r3
 8002202:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002204:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002206:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002208:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800220e:	2320      	movs	r3, #32
 8002210:	e003      	b.n	800221a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8002212:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002214:	fab3 f383 	clz	r3, r3
 8002218:	b2db      	uxtb	r3, r3
 800221a:	3301      	adds	r3, #1
 800221c:	069b      	lsls	r3, r3, #26
 800221e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800222a:	2b00      	cmp	r3, #0
 800222c:	d109      	bne.n	8002242 <HAL_ADC_ConfigChannel+0x51e>
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	0e9b      	lsrs	r3, r3, #26
 8002234:	3301      	adds	r3, #1
 8002236:	f003 031f 	and.w	r3, r3, #31
 800223a:	2101      	movs	r1, #1
 800223c:	fa01 f303 	lsl.w	r3, r1, r3
 8002240:	e017      	b.n	8002272 <HAL_ADC_ConfigChannel+0x54e>
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002248:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800224a:	fa93 f3a3 	rbit	r3, r3
 800224e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002250:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002252:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002254:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800225a:	2320      	movs	r3, #32
 800225c:	e003      	b.n	8002266 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800225e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002260:	fab3 f383 	clz	r3, r3
 8002264:	b2db      	uxtb	r3, r3
 8002266:	3301      	adds	r3, #1
 8002268:	f003 031f 	and.w	r3, r3, #31
 800226c:	2101      	movs	r1, #1
 800226e:	fa01 f303 	lsl.w	r3, r1, r3
 8002272:	ea42 0103 	orr.w	r1, r2, r3
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800227e:	2b00      	cmp	r3, #0
 8002280:	d10a      	bne.n	8002298 <HAL_ADC_ConfigChannel+0x574>
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	0e9b      	lsrs	r3, r3, #26
 8002288:	3301      	adds	r3, #1
 800228a:	f003 021f 	and.w	r2, r3, #31
 800228e:	4613      	mov	r3, r2
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	4413      	add	r3, r2
 8002294:	051b      	lsls	r3, r3, #20
 8002296:	e018      	b.n	80022ca <HAL_ADC_ConfigChannel+0x5a6>
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022a0:	fa93 f3a3 	rbit	r3, r3
 80022a4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80022a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80022aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80022b0:	2320      	movs	r3, #32
 80022b2:	e003      	b.n	80022bc <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80022b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022b6:	fab3 f383 	clz	r3, r3
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	3301      	adds	r3, #1
 80022be:	f003 021f 	and.w	r2, r3, #31
 80022c2:	4613      	mov	r3, r2
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	4413      	add	r3, r2
 80022c8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022ca:	430b      	orrs	r3, r1
 80022cc:	e081      	b.n	80023d2 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d107      	bne.n	80022ea <HAL_ADC_ConfigChannel+0x5c6>
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	0e9b      	lsrs	r3, r3, #26
 80022e0:	3301      	adds	r3, #1
 80022e2:	069b      	lsls	r3, r3, #26
 80022e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80022e8:	e015      	b.n	8002316 <HAL_ADC_ConfigChannel+0x5f2>
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022f2:	fa93 f3a3 	rbit	r3, r3
 80022f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80022f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022fa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80022fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8002302:	2320      	movs	r3, #32
 8002304:	e003      	b.n	800230e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8002306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002308:	fab3 f383 	clz	r3, r3
 800230c:	b2db      	uxtb	r3, r3
 800230e:	3301      	adds	r3, #1
 8002310:	069b      	lsls	r3, r3, #26
 8002312:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800231e:	2b00      	cmp	r3, #0
 8002320:	d109      	bne.n	8002336 <HAL_ADC_ConfigChannel+0x612>
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	0e9b      	lsrs	r3, r3, #26
 8002328:	3301      	adds	r3, #1
 800232a:	f003 031f 	and.w	r3, r3, #31
 800232e:	2101      	movs	r1, #1
 8002330:	fa01 f303 	lsl.w	r3, r1, r3
 8002334:	e017      	b.n	8002366 <HAL_ADC_ConfigChannel+0x642>
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233c:	6a3b      	ldr	r3, [r7, #32]
 800233e:	fa93 f3a3 	rbit	r3, r3
 8002342:	61fb      	str	r3, [r7, #28]
  return result;
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800234e:	2320      	movs	r3, #32
 8002350:	e003      	b.n	800235a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002354:	fab3 f383 	clz	r3, r3
 8002358:	b2db      	uxtb	r3, r3
 800235a:	3301      	adds	r3, #1
 800235c:	f003 031f 	and.w	r3, r3, #31
 8002360:	2101      	movs	r1, #1
 8002362:	fa01 f303 	lsl.w	r3, r1, r3
 8002366:	ea42 0103 	orr.w	r1, r2, r3
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002372:	2b00      	cmp	r3, #0
 8002374:	d10d      	bne.n	8002392 <HAL_ADC_ConfigChannel+0x66e>
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	0e9b      	lsrs	r3, r3, #26
 800237c:	3301      	adds	r3, #1
 800237e:	f003 021f 	and.w	r2, r3, #31
 8002382:	4613      	mov	r3, r2
 8002384:	005b      	lsls	r3, r3, #1
 8002386:	4413      	add	r3, r2
 8002388:	3b1e      	subs	r3, #30
 800238a:	051b      	lsls	r3, r3, #20
 800238c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002390:	e01e      	b.n	80023d0 <HAL_ADC_ConfigChannel+0x6ac>
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	fa93 f3a3 	rbit	r3, r3
 800239e:	613b      	str	r3, [r7, #16]
  return result;
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d104      	bne.n	80023b4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80023aa:	2320      	movs	r3, #32
 80023ac:	e006      	b.n	80023bc <HAL_ADC_ConfigChannel+0x698>
 80023ae:	bf00      	nop
 80023b0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	fab3 f383 	clz	r3, r3
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	3301      	adds	r3, #1
 80023be:	f003 021f 	and.w	r2, r3, #31
 80023c2:	4613      	mov	r3, r2
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	4413      	add	r3, r2
 80023c8:	3b1e      	subs	r3, #30
 80023ca:	051b      	lsls	r3, r3, #20
 80023cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023d0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80023d2:	683a      	ldr	r2, [r7, #0]
 80023d4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023d6:	4619      	mov	r1, r3
 80023d8:	f7ff fa48 	bl	800186c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	4b3f      	ldr	r3, [pc, #252]	@ (80024e0 <HAL_ADC_ConfigChannel+0x7bc>)
 80023e2:	4013      	ands	r3, r2
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d071      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023e8:	483e      	ldr	r0, [pc, #248]	@ (80024e4 <HAL_ADC_ConfigChannel+0x7c0>)
 80023ea:	f7ff f967 	bl	80016bc <LL_ADC_GetCommonPathInternalCh>
 80023ee:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a3c      	ldr	r2, [pc, #240]	@ (80024e8 <HAL_ADC_ConfigChannel+0x7c4>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d004      	beq.n	8002406 <HAL_ADC_ConfigChannel+0x6e2>
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a3a      	ldr	r2, [pc, #232]	@ (80024ec <HAL_ADC_ConfigChannel+0x7c8>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d127      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002406:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800240a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d121      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800241a:	d157      	bne.n	80024cc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800241c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002420:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002424:	4619      	mov	r1, r3
 8002426:	482f      	ldr	r0, [pc, #188]	@ (80024e4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002428:	f7ff f935 	bl	8001696 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800242c:	4b30      	ldr	r3, [pc, #192]	@ (80024f0 <HAL_ADC_ConfigChannel+0x7cc>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	099b      	lsrs	r3, r3, #6
 8002432:	4a30      	ldr	r2, [pc, #192]	@ (80024f4 <HAL_ADC_ConfigChannel+0x7d0>)
 8002434:	fba2 2303 	umull	r2, r3, r2, r3
 8002438:	099b      	lsrs	r3, r3, #6
 800243a:	1c5a      	adds	r2, r3, #1
 800243c:	4613      	mov	r3, r2
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	4413      	add	r3, r2
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002446:	e002      	b.n	800244e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	3b01      	subs	r3, #1
 800244c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1f9      	bne.n	8002448 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002454:	e03a      	b.n	80024cc <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a27      	ldr	r2, [pc, #156]	@ (80024f8 <HAL_ADC_ConfigChannel+0x7d4>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d113      	bne.n	8002488 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002460:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002464:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d10d      	bne.n	8002488 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a22      	ldr	r2, [pc, #136]	@ (80024fc <HAL_ADC_ConfigChannel+0x7d8>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d02a      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002476:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800247a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800247e:	4619      	mov	r1, r3
 8002480:	4818      	ldr	r0, [pc, #96]	@ (80024e4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002482:	f7ff f908 	bl	8001696 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002486:	e021      	b.n	80024cc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a1c      	ldr	r2, [pc, #112]	@ (8002500 <HAL_ADC_ConfigChannel+0x7dc>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d11c      	bne.n	80024cc <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002492:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002496:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d116      	bne.n	80024cc <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a16      	ldr	r2, [pc, #88]	@ (80024fc <HAL_ADC_ConfigChannel+0x7d8>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d011      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80024a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80024ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80024b0:	4619      	mov	r1, r3
 80024b2:	480c      	ldr	r0, [pc, #48]	@ (80024e4 <HAL_ADC_ConfigChannel+0x7c0>)
 80024b4:	f7ff f8ef 	bl	8001696 <LL_ADC_SetCommonPathInternalCh>
 80024b8:	e008      	b.n	80024cc <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024be:	f043 0220 	orr.w	r2, r3, #32
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80024d4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80024d8:	4618      	mov	r0, r3
 80024da:	37d8      	adds	r7, #216	@ 0xd8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	80080000 	.word	0x80080000
 80024e4:	50000300 	.word	0x50000300
 80024e8:	c3210000 	.word	0xc3210000
 80024ec:	90c00010 	.word	0x90c00010
 80024f0:	20000010 	.word	0x20000010
 80024f4:	053e2d63 	.word	0x053e2d63
 80024f8:	c7520000 	.word	0xc7520000
 80024fc:	50000100 	.word	0x50000100
 8002500:	cb840000 	.word	0xcb840000

08002504 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002514:	4b0c      	ldr	r3, [pc, #48]	@ (8002548 <__NVIC_SetPriorityGrouping+0x44>)
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800251a:	68ba      	ldr	r2, [r7, #8]
 800251c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002520:	4013      	ands	r3, r2
 8002522:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800252c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002530:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002534:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002536:	4a04      	ldr	r2, [pc, #16]	@ (8002548 <__NVIC_SetPriorityGrouping+0x44>)
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	60d3      	str	r3, [r2, #12]
}
 800253c:	bf00      	nop
 800253e:	3714      	adds	r7, #20
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	e000ed00 	.word	0xe000ed00

0800254c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002550:	4b04      	ldr	r3, [pc, #16]	@ (8002564 <__NVIC_GetPriorityGrouping+0x18>)
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	0a1b      	lsrs	r3, r3, #8
 8002556:	f003 0307 	and.w	r3, r3, #7
}
 800255a:	4618      	mov	r0, r3
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	e000ed00 	.word	0xe000ed00

08002568 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002576:	2b00      	cmp	r3, #0
 8002578:	db0b      	blt.n	8002592 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800257a:	79fb      	ldrb	r3, [r7, #7]
 800257c:	f003 021f 	and.w	r2, r3, #31
 8002580:	4907      	ldr	r1, [pc, #28]	@ (80025a0 <__NVIC_EnableIRQ+0x38>)
 8002582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002586:	095b      	lsrs	r3, r3, #5
 8002588:	2001      	movs	r0, #1
 800258a:	fa00 f202 	lsl.w	r2, r0, r2
 800258e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	e000e100 	.word	0xe000e100

080025a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	4603      	mov	r3, r0
 80025ac:	6039      	str	r1, [r7, #0]
 80025ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	db0a      	blt.n	80025ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	b2da      	uxtb	r2, r3
 80025bc:	490c      	ldr	r1, [pc, #48]	@ (80025f0 <__NVIC_SetPriority+0x4c>)
 80025be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c2:	0112      	lsls	r2, r2, #4
 80025c4:	b2d2      	uxtb	r2, r2
 80025c6:	440b      	add	r3, r1
 80025c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025cc:	e00a      	b.n	80025e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	b2da      	uxtb	r2, r3
 80025d2:	4908      	ldr	r1, [pc, #32]	@ (80025f4 <__NVIC_SetPriority+0x50>)
 80025d4:	79fb      	ldrb	r3, [r7, #7]
 80025d6:	f003 030f 	and.w	r3, r3, #15
 80025da:	3b04      	subs	r3, #4
 80025dc:	0112      	lsls	r2, r2, #4
 80025de:	b2d2      	uxtb	r2, r2
 80025e0:	440b      	add	r3, r1
 80025e2:	761a      	strb	r2, [r3, #24]
}
 80025e4:	bf00      	nop
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr
 80025f0:	e000e100 	.word	0xe000e100
 80025f4:	e000ed00 	.word	0xe000ed00

080025f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b089      	sub	sp, #36	@ 0x24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f003 0307 	and.w	r3, r3, #7
 800260a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	f1c3 0307 	rsb	r3, r3, #7
 8002612:	2b04      	cmp	r3, #4
 8002614:	bf28      	it	cs
 8002616:	2304      	movcs	r3, #4
 8002618:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	3304      	adds	r3, #4
 800261e:	2b06      	cmp	r3, #6
 8002620:	d902      	bls.n	8002628 <NVIC_EncodePriority+0x30>
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	3b03      	subs	r3, #3
 8002626:	e000      	b.n	800262a <NVIC_EncodePriority+0x32>
 8002628:	2300      	movs	r3, #0
 800262a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800262c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	fa02 f303 	lsl.w	r3, r2, r3
 8002636:	43da      	mvns	r2, r3
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	401a      	ands	r2, r3
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002640:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	fa01 f303 	lsl.w	r3, r1, r3
 800264a:	43d9      	mvns	r1, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002650:	4313      	orrs	r3, r2
         );
}
 8002652:	4618      	mov	r0, r3
 8002654:	3724      	adds	r7, #36	@ 0x24
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
	...

08002660 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	3b01      	subs	r3, #1
 800266c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002670:	d301      	bcc.n	8002676 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002672:	2301      	movs	r3, #1
 8002674:	e00f      	b.n	8002696 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002676:	4a0a      	ldr	r2, [pc, #40]	@ (80026a0 <SysTick_Config+0x40>)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	3b01      	subs	r3, #1
 800267c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800267e:	210f      	movs	r1, #15
 8002680:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002684:	f7ff ff8e 	bl	80025a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002688:	4b05      	ldr	r3, [pc, #20]	@ (80026a0 <SysTick_Config+0x40>)
 800268a:	2200      	movs	r2, #0
 800268c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800268e:	4b04      	ldr	r3, [pc, #16]	@ (80026a0 <SysTick_Config+0x40>)
 8002690:	2207      	movs	r2, #7
 8002692:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	e000e010 	.word	0xe000e010

080026a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f7ff ff29 	bl	8002504 <__NVIC_SetPriorityGrouping>
}
 80026b2:	bf00      	nop
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b086      	sub	sp, #24
 80026be:	af00      	add	r7, sp, #0
 80026c0:	4603      	mov	r3, r0
 80026c2:	60b9      	str	r1, [r7, #8]
 80026c4:	607a      	str	r2, [r7, #4]
 80026c6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026c8:	f7ff ff40 	bl	800254c <__NVIC_GetPriorityGrouping>
 80026cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	68b9      	ldr	r1, [r7, #8]
 80026d2:	6978      	ldr	r0, [r7, #20]
 80026d4:	f7ff ff90 	bl	80025f8 <NVIC_EncodePriority>
 80026d8:	4602      	mov	r2, r0
 80026da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026de:	4611      	mov	r1, r2
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff ff5f 	bl	80025a4 <__NVIC_SetPriority>
}
 80026e6:	bf00      	nop
 80026e8:	3718      	adds	r7, #24
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b082      	sub	sp, #8
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	4603      	mov	r3, r0
 80026f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7ff ff33 	bl	8002568 <__NVIC_EnableIRQ>
}
 8002702:	bf00      	nop
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	b082      	sub	sp, #8
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7ff ffa4 	bl	8002660 <SysTick_Config>
 8002718:	4603      	mov	r3, r0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3708      	adds	r7, #8
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
	...

08002724 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002724:	b480      	push	{r7}
 8002726:	b087      	sub	sp, #28
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800272e:	2300      	movs	r3, #0
 8002730:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002732:	e15a      	b.n	80029ea <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	2101      	movs	r1, #1
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	fa01 f303 	lsl.w	r3, r1, r3
 8002740:	4013      	ands	r3, r2
 8002742:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2b00      	cmp	r3, #0
 8002748:	f000 814c 	beq.w	80029e4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f003 0303 	and.w	r3, r3, #3
 8002754:	2b01      	cmp	r3, #1
 8002756:	d005      	beq.n	8002764 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002760:	2b02      	cmp	r3, #2
 8002762:	d130      	bne.n	80027c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	2203      	movs	r2, #3
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	43db      	mvns	r3, r3
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	4013      	ands	r3, r2
 800277a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	68da      	ldr	r2, [r3, #12]
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	693a      	ldr	r2, [r7, #16]
 800278a:	4313      	orrs	r3, r2
 800278c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	693a      	ldr	r2, [r7, #16]
 8002792:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800279a:	2201      	movs	r2, #1
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	43db      	mvns	r3, r3
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	4013      	ands	r3, r2
 80027a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	091b      	lsrs	r3, r3, #4
 80027b0:	f003 0201 	and.w	r2, r3, #1
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	693a      	ldr	r2, [r7, #16]
 80027bc:	4313      	orrs	r3, r2
 80027be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f003 0303 	and.w	r3, r3, #3
 80027ce:	2b03      	cmp	r3, #3
 80027d0:	d017      	beq.n	8002802 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	005b      	lsls	r3, r3, #1
 80027dc:	2203      	movs	r2, #3
 80027de:	fa02 f303 	lsl.w	r3, r2, r3
 80027e2:	43db      	mvns	r3, r3
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	4013      	ands	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	689a      	ldr	r2, [r3, #8]
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f003 0303 	and.w	r3, r3, #3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d123      	bne.n	8002856 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	08da      	lsrs	r2, r3, #3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	3208      	adds	r2, #8
 8002816:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800281a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	f003 0307 	and.w	r3, r3, #7
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	220f      	movs	r2, #15
 8002826:	fa02 f303 	lsl.w	r3, r2, r3
 800282a:	43db      	mvns	r3, r3
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	4013      	ands	r3, r2
 8002830:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	691a      	ldr	r2, [r3, #16]
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	f003 0307 	and.w	r3, r3, #7
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	693a      	ldr	r2, [r7, #16]
 8002844:	4313      	orrs	r3, r2
 8002846:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	08da      	lsrs	r2, r3, #3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	3208      	adds	r2, #8
 8002850:	6939      	ldr	r1, [r7, #16]
 8002852:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	005b      	lsls	r3, r3, #1
 8002860:	2203      	movs	r2, #3
 8002862:	fa02 f303 	lsl.w	r3, r2, r3
 8002866:	43db      	mvns	r3, r3
 8002868:	693a      	ldr	r2, [r7, #16]
 800286a:	4013      	ands	r3, r2
 800286c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f003 0203 	and.w	r2, r3, #3
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
 800287e:	693a      	ldr	r2, [r7, #16]
 8002880:	4313      	orrs	r3, r2
 8002882:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	693a      	ldr	r2, [r7, #16]
 8002888:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002892:	2b00      	cmp	r3, #0
 8002894:	f000 80a6 	beq.w	80029e4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002898:	4b5b      	ldr	r3, [pc, #364]	@ (8002a08 <HAL_GPIO_Init+0x2e4>)
 800289a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800289c:	4a5a      	ldr	r2, [pc, #360]	@ (8002a08 <HAL_GPIO_Init+0x2e4>)
 800289e:	f043 0301 	orr.w	r3, r3, #1
 80028a2:	6613      	str	r3, [r2, #96]	@ 0x60
 80028a4:	4b58      	ldr	r3, [pc, #352]	@ (8002a08 <HAL_GPIO_Init+0x2e4>)
 80028a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028a8:	f003 0301 	and.w	r3, r3, #1
 80028ac:	60bb      	str	r3, [r7, #8]
 80028ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028b0:	4a56      	ldr	r2, [pc, #344]	@ (8002a0c <HAL_GPIO_Init+0x2e8>)
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	089b      	lsrs	r3, r3, #2
 80028b6:	3302      	adds	r3, #2
 80028b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	f003 0303 	and.w	r3, r3, #3
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	220f      	movs	r2, #15
 80028c8:	fa02 f303 	lsl.w	r3, r2, r3
 80028cc:	43db      	mvns	r3, r3
 80028ce:	693a      	ldr	r2, [r7, #16]
 80028d0:	4013      	ands	r3, r2
 80028d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80028da:	d01f      	beq.n	800291c <HAL_GPIO_Init+0x1f8>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4a4c      	ldr	r2, [pc, #304]	@ (8002a10 <HAL_GPIO_Init+0x2ec>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d019      	beq.n	8002918 <HAL_GPIO_Init+0x1f4>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a4b      	ldr	r2, [pc, #300]	@ (8002a14 <HAL_GPIO_Init+0x2f0>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d013      	beq.n	8002914 <HAL_GPIO_Init+0x1f0>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a4a      	ldr	r2, [pc, #296]	@ (8002a18 <HAL_GPIO_Init+0x2f4>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d00d      	beq.n	8002910 <HAL_GPIO_Init+0x1ec>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a49      	ldr	r2, [pc, #292]	@ (8002a1c <HAL_GPIO_Init+0x2f8>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d007      	beq.n	800290c <HAL_GPIO_Init+0x1e8>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4a48      	ldr	r2, [pc, #288]	@ (8002a20 <HAL_GPIO_Init+0x2fc>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d101      	bne.n	8002908 <HAL_GPIO_Init+0x1e4>
 8002904:	2305      	movs	r3, #5
 8002906:	e00a      	b.n	800291e <HAL_GPIO_Init+0x1fa>
 8002908:	2306      	movs	r3, #6
 800290a:	e008      	b.n	800291e <HAL_GPIO_Init+0x1fa>
 800290c:	2304      	movs	r3, #4
 800290e:	e006      	b.n	800291e <HAL_GPIO_Init+0x1fa>
 8002910:	2303      	movs	r3, #3
 8002912:	e004      	b.n	800291e <HAL_GPIO_Init+0x1fa>
 8002914:	2302      	movs	r3, #2
 8002916:	e002      	b.n	800291e <HAL_GPIO_Init+0x1fa>
 8002918:	2301      	movs	r3, #1
 800291a:	e000      	b.n	800291e <HAL_GPIO_Init+0x1fa>
 800291c:	2300      	movs	r3, #0
 800291e:	697a      	ldr	r2, [r7, #20]
 8002920:	f002 0203 	and.w	r2, r2, #3
 8002924:	0092      	lsls	r2, r2, #2
 8002926:	4093      	lsls	r3, r2
 8002928:	693a      	ldr	r2, [r7, #16]
 800292a:	4313      	orrs	r3, r2
 800292c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800292e:	4937      	ldr	r1, [pc, #220]	@ (8002a0c <HAL_GPIO_Init+0x2e8>)
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	089b      	lsrs	r3, r3, #2
 8002934:	3302      	adds	r3, #2
 8002936:	693a      	ldr	r2, [r7, #16]
 8002938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800293c:	4b39      	ldr	r3, [pc, #228]	@ (8002a24 <HAL_GPIO_Init+0x300>)
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	43db      	mvns	r3, r3
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	4013      	ands	r3, r2
 800294a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002958:	693a      	ldr	r2, [r7, #16]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	4313      	orrs	r3, r2
 800295e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002960:	4a30      	ldr	r2, [pc, #192]	@ (8002a24 <HAL_GPIO_Init+0x300>)
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002966:	4b2f      	ldr	r3, [pc, #188]	@ (8002a24 <HAL_GPIO_Init+0x300>)
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	43db      	mvns	r3, r3
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	4013      	ands	r3, r2
 8002974:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d003      	beq.n	800298a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	4313      	orrs	r3, r2
 8002988:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800298a:	4a26      	ldr	r2, [pc, #152]	@ (8002a24 <HAL_GPIO_Init+0x300>)
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002990:	4b24      	ldr	r3, [pc, #144]	@ (8002a24 <HAL_GPIO_Init+0x300>)
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	43db      	mvns	r3, r3
 800299a:	693a      	ldr	r2, [r7, #16]
 800299c:	4013      	ands	r3, r2
 800299e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d003      	beq.n	80029b4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80029ac:	693a      	ldr	r2, [r7, #16]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002a24 <HAL_GPIO_Init+0x300>)
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80029ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002a24 <HAL_GPIO_Init+0x300>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	43db      	mvns	r3, r3
 80029c4:	693a      	ldr	r2, [r7, #16]
 80029c6:	4013      	ands	r3, r2
 80029c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d003      	beq.n	80029de <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80029d6:	693a      	ldr	r2, [r7, #16]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	4313      	orrs	r3, r2
 80029dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80029de:	4a11      	ldr	r2, [pc, #68]	@ (8002a24 <HAL_GPIO_Init+0x300>)
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	3301      	adds	r3, #1
 80029e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	fa22 f303 	lsr.w	r3, r2, r3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	f47f ae9d 	bne.w	8002734 <HAL_GPIO_Init+0x10>
  }
}
 80029fa:	bf00      	nop
 80029fc:	bf00      	nop
 80029fe:	371c      	adds	r7, #28
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	40010000 	.word	0x40010000
 8002a10:	48000400 	.word	0x48000400
 8002a14:	48000800 	.word	0x48000800
 8002a18:	48000c00 	.word	0x48000c00
 8002a1c:	48001000 	.word	0x48001000
 8002a20:	48001400 	.word	0x48001400
 8002a24:	40010400 	.word	0x40010400

08002a28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	460b      	mov	r3, r1
 8002a32:	807b      	strh	r3, [r7, #2]
 8002a34:	4613      	mov	r3, r2
 8002a36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a38:	787b      	ldrb	r3, [r7, #1]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d003      	beq.n	8002a46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a3e:	887a      	ldrh	r2, [r7, #2]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a44:	e002      	b.n	8002a4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a46:	887a      	ldrh	r2, [r7, #2]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	460b      	mov	r3, r1
 8002a62:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	695b      	ldr	r3, [r3, #20]
 8002a68:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a6a:	887a      	ldrh	r2, [r7, #2]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	4013      	ands	r3, r2
 8002a70:	041a      	lsls	r2, r3, #16
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	43d9      	mvns	r1, r3
 8002a76:	887b      	ldrh	r3, [r7, #2]
 8002a78:	400b      	ands	r3, r1
 8002a7a:	431a      	orrs	r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	619a      	str	r2, [r3, #24]
}
 8002a80:	bf00      	nop
 8002a82:	3714      	adds	r7, #20
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d101      	bne.n	8002a9e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e0c0      	b.n	8002c20 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d106      	bne.n	8002ab8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f007 fc54 	bl	800a360 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2203      	movs	r2, #3
 8002abc:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f003 ff7a 	bl	80069be <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002aca:	2300      	movs	r3, #0
 8002acc:	73fb      	strb	r3, [r7, #15]
 8002ace:	e03e      	b.n	8002b4e <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002ad0:	7bfa      	ldrb	r2, [r7, #15]
 8002ad2:	6879      	ldr	r1, [r7, #4]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	4413      	add	r3, r2
 8002ada:	00db      	lsls	r3, r3, #3
 8002adc:	440b      	add	r3, r1
 8002ade:	3311      	adds	r3, #17
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002ae4:	7bfa      	ldrb	r2, [r7, #15]
 8002ae6:	6879      	ldr	r1, [r7, #4]
 8002ae8:	4613      	mov	r3, r2
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	4413      	add	r3, r2
 8002aee:	00db      	lsls	r3, r3, #3
 8002af0:	440b      	add	r3, r1
 8002af2:	3310      	adds	r3, #16
 8002af4:	7bfa      	ldrb	r2, [r7, #15]
 8002af6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002af8:	7bfa      	ldrb	r2, [r7, #15]
 8002afa:	6879      	ldr	r1, [r7, #4]
 8002afc:	4613      	mov	r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	4413      	add	r3, r2
 8002b02:	00db      	lsls	r3, r3, #3
 8002b04:	440b      	add	r3, r1
 8002b06:	3313      	adds	r3, #19
 8002b08:	2200      	movs	r2, #0
 8002b0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002b0c:	7bfa      	ldrb	r2, [r7, #15]
 8002b0e:	6879      	ldr	r1, [r7, #4]
 8002b10:	4613      	mov	r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	4413      	add	r3, r2
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	440b      	add	r3, r1
 8002b1a:	3320      	adds	r3, #32
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002b20:	7bfa      	ldrb	r2, [r7, #15]
 8002b22:	6879      	ldr	r1, [r7, #4]
 8002b24:	4613      	mov	r3, r2
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	00db      	lsls	r3, r3, #3
 8002b2c:	440b      	add	r3, r1
 8002b2e:	3324      	adds	r3, #36	@ 0x24
 8002b30:	2200      	movs	r2, #0
 8002b32:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002b34:	7bfb      	ldrb	r3, [r7, #15]
 8002b36:	6879      	ldr	r1, [r7, #4]
 8002b38:	1c5a      	adds	r2, r3, #1
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	4413      	add	r3, r2
 8002b40:	00db      	lsls	r3, r3, #3
 8002b42:	440b      	add	r3, r1
 8002b44:	2200      	movs	r2, #0
 8002b46:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b48:	7bfb      	ldrb	r3, [r7, #15]
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	73fb      	strb	r3, [r7, #15]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	791b      	ldrb	r3, [r3, #4]
 8002b52:	7bfa      	ldrb	r2, [r7, #15]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d3bb      	bcc.n	8002ad0 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b58:	2300      	movs	r3, #0
 8002b5a:	73fb      	strb	r3, [r7, #15]
 8002b5c:	e044      	b.n	8002be8 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002b5e:	7bfa      	ldrb	r2, [r7, #15]
 8002b60:	6879      	ldr	r1, [r7, #4]
 8002b62:	4613      	mov	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4413      	add	r3, r2
 8002b68:	00db      	lsls	r3, r3, #3
 8002b6a:	440b      	add	r3, r1
 8002b6c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002b70:	2200      	movs	r2, #0
 8002b72:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002b74:	7bfa      	ldrb	r2, [r7, #15]
 8002b76:	6879      	ldr	r1, [r7, #4]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4413      	add	r3, r2
 8002b7e:	00db      	lsls	r3, r3, #3
 8002b80:	440b      	add	r3, r1
 8002b82:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002b86:	7bfa      	ldrb	r2, [r7, #15]
 8002b88:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002b8a:	7bfa      	ldrb	r2, [r7, #15]
 8002b8c:	6879      	ldr	r1, [r7, #4]
 8002b8e:	4613      	mov	r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	4413      	add	r3, r2
 8002b94:	00db      	lsls	r3, r3, #3
 8002b96:	440b      	add	r3, r1
 8002b98:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002ba0:	7bfa      	ldrb	r2, [r7, #15]
 8002ba2:	6879      	ldr	r1, [r7, #4]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	4413      	add	r3, r2
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	440b      	add	r3, r1
 8002bae:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002bb6:	7bfa      	ldrb	r2, [r7, #15]
 8002bb8:	6879      	ldr	r1, [r7, #4]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	4413      	add	r3, r2
 8002bc0:	00db      	lsls	r3, r3, #3
 8002bc2:	440b      	add	r3, r1
 8002bc4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002bc8:	2200      	movs	r2, #0
 8002bca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002bcc:	7bfa      	ldrb	r2, [r7, #15]
 8002bce:	6879      	ldr	r1, [r7, #4]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	4413      	add	r3, r2
 8002bd6:	00db      	lsls	r3, r3, #3
 8002bd8:	440b      	add	r3, r1
 8002bda:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002bde:	2200      	movs	r2, #0
 8002be0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002be2:	7bfb      	ldrb	r3, [r7, #15]
 8002be4:	3301      	adds	r3, #1
 8002be6:	73fb      	strb	r3, [r7, #15]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	791b      	ldrb	r3, [r3, #4]
 8002bec:	7bfa      	ldrb	r2, [r7, #15]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d3b5      	bcc.n	8002b5e <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6818      	ldr	r0, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	3304      	adds	r3, #4
 8002bfa:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002bfe:	f003 fef9 	bl	80069f4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	7a9b      	ldrb	r3, [r3, #10]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d102      	bne.n	8002c1e <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f001 fc0e 	bl	800443a <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002c1e:	2300      	movs	r3, #0
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3710      	adds	r7, #16
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d101      	bne.n	8002c3e <HAL_PCD_Start+0x16>
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	e012      	b.n	8002c64 <HAL_PCD_Start+0x3c>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2201      	movs	r2, #1
 8002c42:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f003 fea0 	bl	8006990 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4618      	mov	r0, r3
 8002c56:	f005 fc7d 	bl	8008554 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f005 fc82 	bl	8008582 <USB_ReadInterrupts>
 8002c7e:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d003      	beq.n	8002c92 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 fb06 	bl	800329c <PCD_EP_ISR_Handler>

    return;
 8002c90:	e110      	b.n	8002eb4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d013      	beq.n	8002cc4 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ca4:	b29a      	uxth	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cae:	b292      	uxth	r2, r2
 8002cb0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f007 fbe4 	bl	800a482 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002cba:	2100      	movs	r1, #0
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f000 f8fc 	bl	8002eba <HAL_PCD_SetAddress>

    return;
 8002cc2:	e0f7      	b.n	8002eb4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d00c      	beq.n	8002ce8 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002cd6:	b29a      	uxth	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002ce0:	b292      	uxth	r2, r2
 8002ce2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002ce6:	e0e5      	b.n	8002eb4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00c      	beq.n	8002d0c <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002d04:	b292      	uxth	r2, r2
 8002d06:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002d0a:	e0d3      	b.n	8002eb4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d034      	beq.n	8002d80 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002d1e:	b29a      	uxth	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f022 0204 	bic.w	r2, r2, #4
 8002d28:	b292      	uxth	r2, r2
 8002d2a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002d36:	b29a      	uxth	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f022 0208 	bic.w	r2, r2, #8
 8002d40:	b292      	uxth	r2, r2
 8002d42:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d107      	bne.n	8002d60 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002d58:	2100      	movs	r1, #0
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f007 fd84 	bl	800a868 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f007 fbc7 	bl	800a4f4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002d78:	b292      	uxth	r2, r2
 8002d7a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002d7e:	e099      	b.n	8002eb4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d027      	beq.n	8002dda <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002d92:	b29a      	uxth	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f042 0208 	orr.w	r2, r2, #8
 8002d9c:	b292      	uxth	r2, r2
 8002d9e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002daa:	b29a      	uxth	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002db4:	b292      	uxth	r2, r2
 8002db6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f042 0204 	orr.w	r2, r2, #4
 8002dcc:	b292      	uxth	r2, r2
 8002dce:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f007 fb74 	bl	800a4c0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002dd8:	e06c      	b.n	8002eb4 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d040      	beq.n	8002e66 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002df6:	b292      	uxth	r2, r2
 8002df8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d12b      	bne.n	8002e5e <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f042 0204 	orr.w	r2, r2, #4
 8002e18:	b292      	uxth	r2, r2
 8002e1a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f042 0208 	orr.w	r2, r2, #8
 8002e30:	b292      	uxth	r2, r2
 8002e32:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2201      	movs	r2, #1
 8002e3a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	089b      	lsrs	r3, r3, #2
 8002e4a:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002e54:	2101      	movs	r1, #1
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f007 fd06 	bl	800a868 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8002e5c:	e02a      	b.n	8002eb4 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f007 fb2e 	bl	800a4c0 <HAL_PCD_SuspendCallback>
    return;
 8002e64:	e026      	b.n	8002eb4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d00f      	beq.n	8002e90 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e78:	b29a      	uxth	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e82:	b292      	uxth	r2, r2
 8002e84:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f007 faec 	bl	800a466 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002e8e:	e011      	b.n	8002eb4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00c      	beq.n	8002eb4 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002eac:	b292      	uxth	r2, r2
 8002eae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002eb2:	bf00      	nop
  }
}
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}

08002eba <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002eba:	b580      	push	{r7, lr}
 8002ebc:	b082      	sub	sp, #8
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
 8002ec2:	460b      	mov	r3, r1
 8002ec4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d101      	bne.n	8002ed4 <HAL_PCD_SetAddress+0x1a>
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	e012      	b.n	8002efa <HAL_PCD_SetAddress+0x40>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	78fa      	ldrb	r2, [r7, #3]
 8002ee0:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	78fa      	ldrb	r2, [r7, #3]
 8002ee8:	4611      	mov	r1, r2
 8002eea:	4618      	mov	r0, r3
 8002eec:	f005 fb1e 	bl	800852c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3708      	adds	r7, #8
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b084      	sub	sp, #16
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
 8002f0a:	4608      	mov	r0, r1
 8002f0c:	4611      	mov	r1, r2
 8002f0e:	461a      	mov	r2, r3
 8002f10:	4603      	mov	r3, r0
 8002f12:	70fb      	strb	r3, [r7, #3]
 8002f14:	460b      	mov	r3, r1
 8002f16:	803b      	strh	r3, [r7, #0]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	da0e      	bge.n	8002f46 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f28:	78fb      	ldrb	r3, [r7, #3]
 8002f2a:	f003 0207 	and.w	r2, r3, #7
 8002f2e:	4613      	mov	r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	4413      	add	r3, r2
 8002f34:	00db      	lsls	r3, r3, #3
 8002f36:	3310      	adds	r3, #16
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2201      	movs	r2, #1
 8002f42:	705a      	strb	r2, [r3, #1]
 8002f44:	e00e      	b.n	8002f64 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f46:	78fb      	ldrb	r3, [r7, #3]
 8002f48:	f003 0207 	and.w	r2, r3, #7
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	4413      	add	r3, r2
 8002f52:	00db      	lsls	r3, r3, #3
 8002f54:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002f64:	78fb      	ldrb	r3, [r7, #3]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	b2da      	uxtb	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002f70:	883b      	ldrh	r3, [r7, #0]
 8002f72:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	78ba      	ldrb	r2, [r7, #2]
 8002f7e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002f80:	78bb      	ldrb	r3, [r7, #2]
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d102      	bne.n	8002f8c <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d101      	bne.n	8002f9a <HAL_PCD_EP_Open+0x98>
 8002f96:	2302      	movs	r3, #2
 8002f98:	e00e      	b.n	8002fb8 <HAL_PCD_EP_Open+0xb6>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68f9      	ldr	r1, [r7, #12]
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f003 fd41 	bl	8006a30 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8002fb6:	7afb      	ldrb	r3, [r7, #11]
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3710      	adds	r7, #16
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	460b      	mov	r3, r1
 8002fca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002fcc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	da0e      	bge.n	8002ff2 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fd4:	78fb      	ldrb	r3, [r7, #3]
 8002fd6:	f003 0207 	and.w	r2, r3, #7
 8002fda:	4613      	mov	r3, r2
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	4413      	add	r3, r2
 8002fe0:	00db      	lsls	r3, r3, #3
 8002fe2:	3310      	adds	r3, #16
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2201      	movs	r2, #1
 8002fee:	705a      	strb	r2, [r3, #1]
 8002ff0:	e00e      	b.n	8003010 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ff2:	78fb      	ldrb	r3, [r7, #3]
 8002ff4:	f003 0207 	and.w	r2, r3, #7
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	4413      	add	r3, r2
 8002ffe:	00db      	lsls	r3, r3, #3
 8003000:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	4413      	add	r3, r2
 8003008:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2200      	movs	r2, #0
 800300e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003010:	78fb      	ldrb	r3, [r7, #3]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	b2da      	uxtb	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003022:	2b01      	cmp	r3, #1
 8003024:	d101      	bne.n	800302a <HAL_PCD_EP_Close+0x6a>
 8003026:	2302      	movs	r3, #2
 8003028:	e00e      	b.n	8003048 <HAL_PCD_EP_Close+0x88>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2201      	movs	r2, #1
 800302e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	68f9      	ldr	r1, [r7, #12]
 8003038:	4618      	mov	r0, r3
 800303a:	f004 f9e1 	bl	8007400 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8003046:	2300      	movs	r3, #0
}
 8003048:	4618      	mov	r0, r3
 800304a:	3710      	adds	r7, #16
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b086      	sub	sp, #24
 8003054:	af00      	add	r7, sp, #0
 8003056:	60f8      	str	r0, [r7, #12]
 8003058:	607a      	str	r2, [r7, #4]
 800305a:	603b      	str	r3, [r7, #0]
 800305c:	460b      	mov	r3, r1
 800305e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003060:	7afb      	ldrb	r3, [r7, #11]
 8003062:	f003 0207 	and.w	r2, r3, #7
 8003066:	4613      	mov	r3, r2
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	4413      	add	r3, r2
 800306c:	00db      	lsls	r3, r3, #3
 800306e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003072:	68fa      	ldr	r2, [r7, #12]
 8003074:	4413      	add	r3, r2
 8003076:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	683a      	ldr	r2, [r7, #0]
 8003082:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	2200      	movs	r2, #0
 8003088:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	2200      	movs	r2, #0
 800308e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003090:	7afb      	ldrb	r3, [r7, #11]
 8003092:	f003 0307 	and.w	r3, r3, #7
 8003096:	b2da      	uxtb	r2, r3
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	6979      	ldr	r1, [r7, #20]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f004 fb99 	bl	80077da <USB_EPStartXfer>

  return HAL_OK;
 80030a8:	2300      	movs	r3, #0
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3718      	adds	r7, #24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80030b2:	b480      	push	{r7}
 80030b4:	b083      	sub	sp, #12
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
 80030ba:	460b      	mov	r3, r1
 80030bc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80030be:	78fb      	ldrb	r3, [r7, #3]
 80030c0:	f003 0207 	and.w	r2, r3, #7
 80030c4:	6879      	ldr	r1, [r7, #4]
 80030c6:	4613      	mov	r3, r2
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	4413      	add	r3, r2
 80030cc:	00db      	lsls	r3, r3, #3
 80030ce:	440b      	add	r3, r1
 80030d0:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80030d4:	681b      	ldr	r3, [r3, #0]
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr

080030e2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b086      	sub	sp, #24
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	60f8      	str	r0, [r7, #12]
 80030ea:	607a      	str	r2, [r7, #4]
 80030ec:	603b      	str	r3, [r7, #0]
 80030ee:	460b      	mov	r3, r1
 80030f0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030f2:	7afb      	ldrb	r3, [r7, #11]
 80030f4:	f003 0207 	and.w	r2, r3, #7
 80030f8:	4613      	mov	r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	4413      	add	r3, r2
 80030fe:	00db      	lsls	r3, r3, #3
 8003100:	3310      	adds	r3, #16
 8003102:	68fa      	ldr	r2, [r7, #12]
 8003104:	4413      	add	r3, r2
 8003106:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	683a      	ldr	r2, [r7, #0]
 8003112:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	2200      	movs	r2, #0
 8003126:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	2201      	movs	r2, #1
 800312c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800312e:	7afb      	ldrb	r3, [r7, #11]
 8003130:	f003 0307 	and.w	r3, r3, #7
 8003134:	b2da      	uxtb	r2, r3
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6979      	ldr	r1, [r7, #20]
 8003140:	4618      	mov	r0, r3
 8003142:	f004 fb4a 	bl	80077da <USB_EPStartXfer>

  return HAL_OK;
 8003146:	2300      	movs	r3, #0
}
 8003148:	4618      	mov	r0, r3
 800314a:	3718      	adds	r7, #24
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}

08003150 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	460b      	mov	r3, r1
 800315a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800315c:	78fb      	ldrb	r3, [r7, #3]
 800315e:	f003 0307 	and.w	r3, r3, #7
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	7912      	ldrb	r2, [r2, #4]
 8003166:	4293      	cmp	r3, r2
 8003168:	d901      	bls.n	800316e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e03e      	b.n	80031ec <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800316e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003172:	2b00      	cmp	r3, #0
 8003174:	da0e      	bge.n	8003194 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003176:	78fb      	ldrb	r3, [r7, #3]
 8003178:	f003 0207 	and.w	r2, r3, #7
 800317c:	4613      	mov	r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	4413      	add	r3, r2
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	3310      	adds	r3, #16
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	4413      	add	r3, r2
 800318a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2201      	movs	r2, #1
 8003190:	705a      	strb	r2, [r3, #1]
 8003192:	e00c      	b.n	80031ae <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003194:	78fa      	ldrb	r2, [r7, #3]
 8003196:	4613      	mov	r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	4413      	add	r3, r2
 800319c:	00db      	lsls	r3, r3, #3
 800319e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	4413      	add	r3, r2
 80031a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2200      	movs	r2, #0
 80031ac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2201      	movs	r2, #1
 80031b2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031b4:	78fb      	ldrb	r3, [r7, #3]
 80031b6:	f003 0307 	and.w	r3, r3, #7
 80031ba:	b2da      	uxtb	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d101      	bne.n	80031ce <HAL_PCD_EP_SetStall+0x7e>
 80031ca:	2302      	movs	r3, #2
 80031cc:	e00e      	b.n	80031ec <HAL_PCD_EP_SetStall+0x9c>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2201      	movs	r2, #1
 80031d2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	68f9      	ldr	r1, [r7, #12]
 80031dc:	4618      	mov	r0, r3
 80031de:	f005 f8ab 	bl	8008338 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3710      	adds	r7, #16
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	460b      	mov	r3, r1
 80031fe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003200:	78fb      	ldrb	r3, [r7, #3]
 8003202:	f003 030f 	and.w	r3, r3, #15
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	7912      	ldrb	r2, [r2, #4]
 800320a:	4293      	cmp	r3, r2
 800320c:	d901      	bls.n	8003212 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e040      	b.n	8003294 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003212:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003216:	2b00      	cmp	r3, #0
 8003218:	da0e      	bge.n	8003238 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800321a:	78fb      	ldrb	r3, [r7, #3]
 800321c:	f003 0207 	and.w	r2, r3, #7
 8003220:	4613      	mov	r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	4413      	add	r3, r2
 8003226:	00db      	lsls	r3, r3, #3
 8003228:	3310      	adds	r3, #16
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	4413      	add	r3, r2
 800322e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2201      	movs	r2, #1
 8003234:	705a      	strb	r2, [r3, #1]
 8003236:	e00e      	b.n	8003256 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003238:	78fb      	ldrb	r3, [r7, #3]
 800323a:	f003 0207 	and.w	r2, r3, #7
 800323e:	4613      	mov	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4413      	add	r3, r2
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	4413      	add	r3, r2
 800324e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2200      	movs	r2, #0
 800325a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800325c:	78fb      	ldrb	r3, [r7, #3]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	b2da      	uxtb	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800326e:	2b01      	cmp	r3, #1
 8003270:	d101      	bne.n	8003276 <HAL_PCD_EP_ClrStall+0x82>
 8003272:	2302      	movs	r3, #2
 8003274:	e00e      	b.n	8003294 <HAL_PCD_EP_ClrStall+0xa0>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68f9      	ldr	r1, [r7, #12]
 8003284:	4618      	mov	r0, r3
 8003286:	f005 f8a8 	bl	80083da <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3710      	adds	r7, #16
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b092      	sub	sp, #72	@ 0x48
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80032a4:	e333      	b.n	800390e <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80032ae:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80032b0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	f003 030f 	and.w	r3, r3, #15
 80032b8:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 80032bc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	f040 8108 	bne.w	80034d6 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80032c6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80032c8:	f003 0310 	and.w	r3, r3, #16
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d14c      	bne.n	800336a <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	881b      	ldrh	r3, [r3, #0]
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80032dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032e0:	813b      	strh	r3, [r7, #8]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	893b      	ldrh	r3, [r7, #8]
 80032e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032f0:	b29b      	uxth	r3, r3
 80032f2:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	3310      	adds	r3, #16
 80032f8:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003302:	b29b      	uxth	r3, r3
 8003304:	461a      	mov	r2, r3
 8003306:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	00db      	lsls	r3, r3, #3
 800330c:	4413      	add	r3, r2
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	6812      	ldr	r2, [r2, #0]
 8003312:	4413      	add	r3, r2
 8003314:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003318:	881b      	ldrh	r3, [r3, #0]
 800331a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800331e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003320:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003322:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003324:	695a      	ldr	r2, [r3, #20]
 8003326:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003328:	69db      	ldr	r3, [r3, #28]
 800332a:	441a      	add	r2, r3
 800332c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800332e:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003330:	2100      	movs	r1, #0
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f007 f87d 	bl	800a432 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	7b1b      	ldrb	r3, [r3, #12]
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	f000 82e5 	beq.w	800390e <PCD_EP_ISR_Handler+0x672>
 8003344:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	2b00      	cmp	r3, #0
 800334a:	f040 82e0 	bne.w	800390e <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	7b1b      	ldrb	r3, [r3, #12]
 8003352:	b2db      	uxtb	r3, r3
 8003354:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003358:	b2da      	uxtb	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	731a      	strb	r2, [r3, #12]
 8003368:	e2d1      	b.n	800390e <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003370:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	881b      	ldrh	r3, [r3, #0]
 8003378:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800337a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800337c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003380:	2b00      	cmp	r3, #0
 8003382:	d032      	beq.n	80033ea <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800338c:	b29b      	uxth	r3, r3
 800338e:	461a      	mov	r2, r3
 8003390:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	00db      	lsls	r3, r3, #3
 8003396:	4413      	add	r3, r2
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	6812      	ldr	r2, [r2, #0]
 800339c:	4413      	add	r3, r2
 800339e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80033a2:	881b      	ldrh	r3, [r3, #0]
 80033a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80033a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033aa:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6818      	ldr	r0, [r3, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80033b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033b8:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80033ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033bc:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80033be:	b29b      	uxth	r3, r3
 80033c0:	f005 f932 	bl	8008628 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	881b      	ldrh	r3, [r3, #0]
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80033d0:	4013      	ands	r3, r2
 80033d2:	817b      	strh	r3, [r7, #10]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	897a      	ldrh	r2, [r7, #10]
 80033da:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80033de:	b292      	uxth	r2, r2
 80033e0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f006 fff8 	bl	800a3d8 <HAL_PCD_SetupStageCallback>
 80033e8:	e291      	b.n	800390e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80033ea:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	f280 828d 	bge.w	800390e <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	881b      	ldrh	r3, [r3, #0]
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003400:	4013      	ands	r3, r2
 8003402:	81fb      	strh	r3, [r7, #14]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	89fa      	ldrh	r2, [r7, #14]
 800340a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800340e:	b292      	uxth	r2, r2
 8003410:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800341a:	b29b      	uxth	r3, r3
 800341c:	461a      	mov	r2, r3
 800341e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	00db      	lsls	r3, r3, #3
 8003424:	4413      	add	r3, r2
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	6812      	ldr	r2, [r2, #0]
 800342a:	4413      	add	r3, r2
 800342c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003430:	881b      	ldrh	r3, [r3, #0]
 8003432:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003436:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003438:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800343a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800343c:	69db      	ldr	r3, [r3, #28]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d019      	beq.n	8003476 <PCD_EP_ISR_Handler+0x1da>
 8003442:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003444:	695b      	ldr	r3, [r3, #20]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d015      	beq.n	8003476 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6818      	ldr	r0, [r3, #0]
 800344e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003450:	6959      	ldr	r1, [r3, #20]
 8003452:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003454:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003456:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003458:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800345a:	b29b      	uxth	r3, r3
 800345c:	f005 f8e4 	bl	8008628 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003460:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003462:	695a      	ldr	r2, [r3, #20]
 8003464:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003466:	69db      	ldr	r3, [r3, #28]
 8003468:	441a      	add	r2, r3
 800346a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800346c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800346e:	2100      	movs	r1, #0
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f006 ffc3 	bl	800a3fc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	881b      	ldrh	r3, [r3, #0]
 800347c:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800347e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003480:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003484:	2b00      	cmp	r3, #0
 8003486:	f040 8242 	bne.w	800390e <PCD_EP_ISR_Handler+0x672>
 800348a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800348c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003490:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003494:	f000 823b 	beq.w	800390e <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	881b      	ldrh	r3, [r3, #0]
 800349e:	b29b      	uxth	r3, r3
 80034a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80034a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034a8:	81bb      	strh	r3, [r7, #12]
 80034aa:	89bb      	ldrh	r3, [r7, #12]
 80034ac:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80034b0:	81bb      	strh	r3, [r7, #12]
 80034b2:	89bb      	ldrh	r3, [r7, #12]
 80034b4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80034b8:	81bb      	strh	r3, [r7, #12]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	89bb      	ldrh	r3, [r7, #12]
 80034c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80034c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80034c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	8013      	strh	r3, [r2, #0]
 80034d4:	e21b      	b.n	800390e <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	461a      	mov	r2, r3
 80034dc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	4413      	add	r3, r2
 80034e4:	881b      	ldrh	r3, [r3, #0]
 80034e6:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80034e8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	f280 80f1 	bge.w	80036d4 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	461a      	mov	r2, r3
 80034f8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	4413      	add	r3, r2
 8003500:	881b      	ldrh	r3, [r3, #0]
 8003502:	b29a      	uxth	r2, r3
 8003504:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003508:	4013      	ands	r3, r2
 800350a:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	461a      	mov	r2, r3
 8003512:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	4413      	add	r3, r2
 800351a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800351c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003520:	b292      	uxth	r2, r2
 8003522:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003524:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003528:	4613      	mov	r3, r2
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	4413      	add	r3, r2
 800352e:	00db      	lsls	r3, r3, #3
 8003530:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	4413      	add	r3, r2
 8003538:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800353a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800353c:	7b1b      	ldrb	r3, [r3, #12]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d123      	bne.n	800358a <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800354a:	b29b      	uxth	r3, r3
 800354c:	461a      	mov	r2, r3
 800354e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	00db      	lsls	r3, r3, #3
 8003554:	4413      	add	r3, r2
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	6812      	ldr	r2, [r2, #0]
 800355a:	4413      	add	r3, r2
 800355c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003560:	881b      	ldrh	r3, [r3, #0]
 8003562:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003566:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800356a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800356e:	2b00      	cmp	r3, #0
 8003570:	f000 808b 	beq.w	800368a <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6818      	ldr	r0, [r3, #0]
 8003578:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800357a:	6959      	ldr	r1, [r3, #20]
 800357c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800357e:	88da      	ldrh	r2, [r3, #6]
 8003580:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003584:	f005 f850 	bl	8008628 <USB_ReadPMA>
 8003588:	e07f      	b.n	800368a <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800358a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800358c:	78db      	ldrb	r3, [r3, #3]
 800358e:	2b02      	cmp	r3, #2
 8003590:	d109      	bne.n	80035a6 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003592:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003594:	461a      	mov	r2, r3
 8003596:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f000 f9c6 	bl	800392a <HAL_PCD_EP_DB_Receive>
 800359e:	4603      	mov	r3, r0
 80035a0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80035a4:	e071      	b.n	800368a <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	461a      	mov	r2, r3
 80035ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	4413      	add	r3, r2
 80035b4:	881b      	ldrh	r3, [r3, #0]
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035c0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	461a      	mov	r2, r3
 80035c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	441a      	add	r2, r3
 80035d0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80035d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80035d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80035da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80035de:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	461a      	mov	r2, r3
 80035ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	4413      	add	r3, r2
 80035f4:	881b      	ldrh	r3, [r3, #0]
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d022      	beq.n	8003646 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003608:	b29b      	uxth	r3, r3
 800360a:	461a      	mov	r2, r3
 800360c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	00db      	lsls	r3, r3, #3
 8003612:	4413      	add	r3, r2
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	6812      	ldr	r2, [r2, #0]
 8003618:	4413      	add	r3, r2
 800361a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800361e:	881b      	ldrh	r3, [r3, #0]
 8003620:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003624:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003628:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800362c:	2b00      	cmp	r3, #0
 800362e:	d02c      	beq.n	800368a <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6818      	ldr	r0, [r3, #0]
 8003634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003636:	6959      	ldr	r1, [r3, #20]
 8003638:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800363a:	891a      	ldrh	r2, [r3, #8]
 800363c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003640:	f004 fff2 	bl	8008628 <USB_ReadPMA>
 8003644:	e021      	b.n	800368a <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800364e:	b29b      	uxth	r3, r3
 8003650:	461a      	mov	r2, r3
 8003652:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	4413      	add	r3, r2
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	6812      	ldr	r2, [r2, #0]
 800365e:	4413      	add	r3, r2
 8003660:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003664:	881b      	ldrh	r3, [r3, #0]
 8003666:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800366a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800366e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003672:	2b00      	cmp	r3, #0
 8003674:	d009      	beq.n	800368a <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6818      	ldr	r0, [r3, #0]
 800367a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800367c:	6959      	ldr	r1, [r3, #20]
 800367e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003680:	895a      	ldrh	r2, [r3, #10]
 8003682:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003686:	f004 ffcf 	bl	8008628 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800368a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800368c:	69da      	ldr	r2, [r3, #28]
 800368e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003692:	441a      	add	r2, r3
 8003694:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003696:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003698:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800369a:	695a      	ldr	r2, [r3, #20]
 800369c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80036a0:	441a      	add	r2, r3
 80036a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036a4:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80036a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036a8:	699b      	ldr	r3, [r3, #24]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d005      	beq.n	80036ba <PCD_EP_ISR_Handler+0x41e>
 80036ae:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80036b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d206      	bcs.n	80036c8 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80036ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	4619      	mov	r1, r3
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f006 fe9b 	bl	800a3fc <HAL_PCD_DataOutStageCallback>
 80036c6:	e005      	b.n	80036d4 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80036ce:	4618      	mov	r0, r3
 80036d0:	f004 f883 	bl	80077da <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80036d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80036d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 8117 	beq.w	800390e <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80036e0:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80036e4:	4613      	mov	r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	4413      	add	r3, r2
 80036ea:	00db      	lsls	r3, r3, #3
 80036ec:	3310      	adds	r3, #16
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	4413      	add	r3, r2
 80036f2:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	461a      	mov	r2, r3
 80036fa:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	4413      	add	r3, r2
 8003702:	881b      	ldrh	r3, [r3, #0]
 8003704:	b29b      	uxth	r3, r3
 8003706:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800370a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800370e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	461a      	mov	r2, r3
 8003716:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	441a      	add	r2, r3
 800371e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003720:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003724:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003728:	b29b      	uxth	r3, r3
 800372a:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800372c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800372e:	78db      	ldrb	r3, [r3, #3]
 8003730:	2b01      	cmp	r3, #1
 8003732:	f040 80a1 	bne.w	8003878 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8003736:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003738:	2200      	movs	r2, #0
 800373a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800373c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800373e:	7b1b      	ldrb	r3, [r3, #12]
 8003740:	2b00      	cmp	r3, #0
 8003742:	f000 8092 	beq.w	800386a <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003746:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800374c:	2b00      	cmp	r3, #0
 800374e:	d046      	beq.n	80037de <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003750:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003752:	785b      	ldrb	r3, [r3, #1]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d126      	bne.n	80037a6 <PCD_EP_ISR_Handler+0x50a>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	617b      	str	r3, [r7, #20]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003766:	b29b      	uxth	r3, r3
 8003768:	461a      	mov	r2, r3
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	4413      	add	r3, r2
 800376e:	617b      	str	r3, [r7, #20]
 8003770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	00da      	lsls	r2, r3, #3
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	4413      	add	r3, r2
 800377a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800377e:	613b      	str	r3, [r7, #16]
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	881b      	ldrh	r3, [r3, #0]
 8003784:	b29b      	uxth	r3, r3
 8003786:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800378a:	b29a      	uxth	r2, r3
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	801a      	strh	r2, [r3, #0]
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	881b      	ldrh	r3, [r3, #0]
 8003794:	b29b      	uxth	r3, r3
 8003796:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800379a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800379e:	b29a      	uxth	r2, r3
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	801a      	strh	r2, [r3, #0]
 80037a4:	e061      	b.n	800386a <PCD_EP_ISR_Handler+0x5ce>
 80037a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037a8:	785b      	ldrb	r3, [r3, #1]
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d15d      	bne.n	800386a <PCD_EP_ISR_Handler+0x5ce>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	61fb      	str	r3, [r7, #28]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80037bc:	b29b      	uxth	r3, r3
 80037be:	461a      	mov	r2, r3
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	4413      	add	r3, r2
 80037c4:	61fb      	str	r3, [r7, #28]
 80037c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	00da      	lsls	r2, r3, #3
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	4413      	add	r3, r2
 80037d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80037d4:	61bb      	str	r3, [r7, #24]
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	2200      	movs	r2, #0
 80037da:	801a      	strh	r2, [r3, #0]
 80037dc:	e045      	b.n	800386a <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037e6:	785b      	ldrb	r3, [r3, #1]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d126      	bne.n	800383a <PCD_EP_ISR_Handler+0x59e>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	461a      	mov	r2, r3
 80037fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003800:	4413      	add	r3, r2
 8003802:	627b      	str	r3, [r7, #36]	@ 0x24
 8003804:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	00da      	lsls	r2, r3, #3
 800380a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380c:	4413      	add	r3, r2
 800380e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003812:	623b      	str	r3, [r7, #32]
 8003814:	6a3b      	ldr	r3, [r7, #32]
 8003816:	881b      	ldrh	r3, [r3, #0]
 8003818:	b29b      	uxth	r3, r3
 800381a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800381e:	b29a      	uxth	r2, r3
 8003820:	6a3b      	ldr	r3, [r7, #32]
 8003822:	801a      	strh	r2, [r3, #0]
 8003824:	6a3b      	ldr	r3, [r7, #32]
 8003826:	881b      	ldrh	r3, [r3, #0]
 8003828:	b29b      	uxth	r3, r3
 800382a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800382e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003832:	b29a      	uxth	r2, r3
 8003834:	6a3b      	ldr	r3, [r7, #32]
 8003836:	801a      	strh	r2, [r3, #0]
 8003838:	e017      	b.n	800386a <PCD_EP_ISR_Handler+0x5ce>
 800383a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800383c:	785b      	ldrb	r3, [r3, #1]
 800383e:	2b01      	cmp	r3, #1
 8003840:	d113      	bne.n	800386a <PCD_EP_ISR_Handler+0x5ce>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800384a:	b29b      	uxth	r3, r3
 800384c:	461a      	mov	r2, r3
 800384e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003850:	4413      	add	r3, r2
 8003852:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003854:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003856:	781b      	ldrb	r3, [r3, #0]
 8003858:	00da      	lsls	r2, r3, #3
 800385a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800385c:	4413      	add	r3, r2
 800385e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003862:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003866:	2200      	movs	r2, #0
 8003868:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800386a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	4619      	mov	r1, r3
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f006 fdde 	bl	800a432 <HAL_PCD_DataInStageCallback>
 8003876:	e04a      	b.n	800390e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003878:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800387a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800387e:	2b00      	cmp	r3, #0
 8003880:	d13f      	bne.n	8003902 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800388a:	b29b      	uxth	r3, r3
 800388c:	461a      	mov	r2, r3
 800388e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	00db      	lsls	r3, r3, #3
 8003894:	4413      	add	r3, r2
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	6812      	ldr	r2, [r2, #0]
 800389a:	4413      	add	r3, r2
 800389c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80038a0:	881b      	ldrh	r3, [r3, #0]
 80038a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038a6:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80038a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038aa:	699a      	ldr	r2, [r3, #24]
 80038ac:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d906      	bls.n	80038c0 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80038b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038b4:	699a      	ldr	r2, [r3, #24]
 80038b6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80038b8:	1ad2      	subs	r2, r2, r3
 80038ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038bc:	619a      	str	r2, [r3, #24]
 80038be:	e002      	b.n	80038c6 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80038c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038c2:	2200      	movs	r2, #0
 80038c4:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80038c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d106      	bne.n	80038dc <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80038ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	4619      	mov	r1, r3
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f006 fdac 	bl	800a432 <HAL_PCD_DataInStageCallback>
 80038da:	e018      	b.n	800390e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80038dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038de:	695a      	ldr	r2, [r3, #20]
 80038e0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80038e2:	441a      	add	r2, r3
 80038e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038e6:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80038e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038ea:	69da      	ldr	r2, [r3, #28]
 80038ec:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80038ee:	441a      	add	r2, r3
 80038f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038f2:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80038fa:	4618      	mov	r0, r3
 80038fc:	f003 ff6d 	bl	80077da <USB_EPStartXfer>
 8003900:	e005      	b.n	800390e <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003902:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003904:	461a      	mov	r2, r3
 8003906:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f000 f917 	bl	8003b3c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003916:	b29b      	uxth	r3, r3
 8003918:	b21b      	sxth	r3, r3
 800391a:	2b00      	cmp	r3, #0
 800391c:	f6ff acc3 	blt.w	80032a6 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003920:	2300      	movs	r3, #0
}
 8003922:	4618      	mov	r0, r3
 8003924:	3748      	adds	r7, #72	@ 0x48
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}

0800392a <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800392a:	b580      	push	{r7, lr}
 800392c:	b088      	sub	sp, #32
 800392e:	af00      	add	r7, sp, #0
 8003930:	60f8      	str	r0, [r7, #12]
 8003932:	60b9      	str	r1, [r7, #8]
 8003934:	4613      	mov	r3, r2
 8003936:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003938:	88fb      	ldrh	r3, [r7, #6]
 800393a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d07c      	beq.n	8003a3c <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800394a:	b29b      	uxth	r3, r3
 800394c:	461a      	mov	r2, r3
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	00db      	lsls	r3, r3, #3
 8003954:	4413      	add	r3, r2
 8003956:	68fa      	ldr	r2, [r7, #12]
 8003958:	6812      	ldr	r2, [r2, #0]
 800395a:	4413      	add	r3, r2
 800395c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003960:	881b      	ldrh	r3, [r3, #0]
 8003962:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003966:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	699a      	ldr	r2, [r3, #24]
 800396c:	8b7b      	ldrh	r3, [r7, #26]
 800396e:	429a      	cmp	r2, r3
 8003970:	d306      	bcc.n	8003980 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	699a      	ldr	r2, [r3, #24]
 8003976:	8b7b      	ldrh	r3, [r7, #26]
 8003978:	1ad2      	subs	r2, r2, r3
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	619a      	str	r2, [r3, #24]
 800397e:	e002      	b.n	8003986 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	2200      	movs	r2, #0
 8003984:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d123      	bne.n	80039d6 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	461a      	mov	r2, r3
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	4413      	add	r3, r2
 800399c:	881b      	ldrh	r3, [r3, #0]
 800399e:	b29b      	uxth	r3, r3
 80039a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80039a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039a8:	833b      	strh	r3, [r7, #24]
 80039aa:	8b3b      	ldrh	r3, [r7, #24]
 80039ac:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80039b0:	833b      	strh	r3, [r7, #24]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	461a      	mov	r2, r3
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	781b      	ldrb	r3, [r3, #0]
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	441a      	add	r2, r3
 80039c0:	8b3b      	ldrh	r3, [r7, #24]
 80039c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80039c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80039ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80039d6:	88fb      	ldrh	r3, [r7, #6]
 80039d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d01f      	beq.n	8003a20 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	461a      	mov	r2, r3
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	4413      	add	r3, r2
 80039ee:	881b      	ldrh	r3, [r3, #0]
 80039f0:	b29b      	uxth	r3, r3
 80039f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80039f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039fa:	82fb      	strh	r3, [r7, #22]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	461a      	mov	r2, r3
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	441a      	add	r2, r3
 8003a0a:	8afb      	ldrh	r3, [r7, #22]
 8003a0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003a10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003a14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a18:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003a20:	8b7b      	ldrh	r3, [r7, #26]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	f000 8085 	beq.w	8003b32 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6818      	ldr	r0, [r3, #0]
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	6959      	ldr	r1, [r3, #20]
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	891a      	ldrh	r2, [r3, #8]
 8003a34:	8b7b      	ldrh	r3, [r7, #26]
 8003a36:	f004 fdf7 	bl	8008628 <USB_ReadPMA>
 8003a3a:	e07a      	b.n	8003b32 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	461a      	mov	r2, r3
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	00db      	lsls	r3, r3, #3
 8003a4e:	4413      	add	r3, r2
 8003a50:	68fa      	ldr	r2, [r7, #12]
 8003a52:	6812      	ldr	r2, [r2, #0]
 8003a54:	4413      	add	r3, r2
 8003a56:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003a5a:	881b      	ldrh	r3, [r3, #0]
 8003a5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a60:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	699a      	ldr	r2, [r3, #24]
 8003a66:	8b7b      	ldrh	r3, [r7, #26]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d306      	bcc.n	8003a7a <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	699a      	ldr	r2, [r3, #24]
 8003a70:	8b7b      	ldrh	r3, [r7, #26]
 8003a72:	1ad2      	subs	r2, r2, r3
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	619a      	str	r2, [r3, #24]
 8003a78:	e002      	b.n	8003a80 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d123      	bne.n	8003ad0 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	781b      	ldrb	r3, [r3, #0]
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	4413      	add	r3, r2
 8003a96:	881b      	ldrh	r3, [r3, #0]
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aa2:	83fb      	strh	r3, [r7, #30]
 8003aa4:	8bfb      	ldrh	r3, [r7, #30]
 8003aa6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003aaa:	83fb      	strh	r3, [r7, #30]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	461a      	mov	r2, r3
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	441a      	add	r2, r3
 8003aba:	8bfb      	ldrh	r3, [r7, #30]
 8003abc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ac0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ac4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ac8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003ad0:	88fb      	ldrh	r3, [r7, #6]
 8003ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d11f      	bne.n	8003b1a <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	461a      	mov	r2, r3
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	4413      	add	r3, r2
 8003ae8:	881b      	ldrh	r3, [r3, #0]
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003af0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003af4:	83bb      	strh	r3, [r7, #28]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	461a      	mov	r2, r3
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	441a      	add	r2, r3
 8003b04:	8bbb      	ldrh	r3, [r7, #28]
 8003b06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b12:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003b1a:	8b7b      	ldrh	r3, [r7, #26]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d008      	beq.n	8003b32 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6818      	ldr	r0, [r3, #0]
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	6959      	ldr	r1, [r3, #20]
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	895a      	ldrh	r2, [r3, #10]
 8003b2c:	8b7b      	ldrh	r3, [r7, #26]
 8003b2e:	f004 fd7b 	bl	8008628 <USB_ReadPMA>
    }
  }

  return count;
 8003b32:	8b7b      	ldrh	r3, [r7, #26]
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3720      	adds	r7, #32
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b0a6      	sub	sp, #152	@ 0x98
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	4613      	mov	r3, r2
 8003b48:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003b4a:	88fb      	ldrh	r3, [r7, #6]
 8003b4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	f000 81f7 	beq.w	8003f44 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	461a      	mov	r2, r3
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	4413      	add	r3, r2
 8003b6a:	68fa      	ldr	r2, [r7, #12]
 8003b6c:	6812      	ldr	r2, [r2, #0]
 8003b6e:	4413      	add	r3, r2
 8003b70:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003b74:	881b      	ldrh	r3, [r3, #0]
 8003b76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b7a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	699a      	ldr	r2, [r3, #24]
 8003b82:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d907      	bls.n	8003b9a <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	699a      	ldr	r2, [r3, #24]
 8003b8e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003b92:	1ad2      	subs	r2, r2, r3
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	619a      	str	r2, [r3, #24]
 8003b98:	e002      	b.n	8003ba0 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	f040 80e1 	bne.w	8003d6c <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	785b      	ldrb	r3, [r3, #1]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d126      	bne.n	8003c00 <HAL_PCD_EP_DB_Transmit+0xc4>
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc6:	4413      	add	r3, r2
 8003bc8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	00da      	lsls	r2, r3, #3
 8003bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd2:	4413      	add	r3, r2
 8003bd4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bdc:	881b      	ldrh	r3, [r3, #0]
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003be4:	b29a      	uxth	r2, r3
 8003be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003be8:	801a      	strh	r2, [r3, #0]
 8003bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bec:	881b      	ldrh	r3, [r3, #0]
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003bf4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bfc:	801a      	strh	r2, [r3, #0]
 8003bfe:	e01a      	b.n	8003c36 <HAL_PCD_EP_DB_Transmit+0xfa>
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	785b      	ldrb	r3, [r3, #1]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d116      	bne.n	8003c36 <HAL_PCD_EP_DB_Transmit+0xfa>
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	461a      	mov	r2, r3
 8003c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c1c:	4413      	add	r3, r2
 8003c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	00da      	lsls	r2, r3, #3
 8003c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c28:	4413      	add	r3, r2
 8003c2a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003c2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c32:	2200      	movs	r2, #0
 8003c34:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	785b      	ldrb	r3, [r3, #1]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d126      	bne.n	8003c92 <HAL_PCD_EP_DB_Transmit+0x156>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	623b      	str	r3, [r7, #32]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	461a      	mov	r2, r3
 8003c56:	6a3b      	ldr	r3, [r7, #32]
 8003c58:	4413      	add	r3, r2
 8003c5a:	623b      	str	r3, [r7, #32]
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	00da      	lsls	r2, r3, #3
 8003c62:	6a3b      	ldr	r3, [r7, #32]
 8003c64:	4413      	add	r3, r2
 8003c66:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003c6a:	61fb      	str	r3, [r7, #28]
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	881b      	ldrh	r3, [r3, #0]
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c76:	b29a      	uxth	r2, r3
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	801a      	strh	r2, [r3, #0]
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	881b      	ldrh	r3, [r3, #0]
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c8a:	b29a      	uxth	r2, r3
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	801a      	strh	r2, [r3, #0]
 8003c90:	e017      	b.n	8003cc2 <HAL_PCD_EP_DB_Transmit+0x186>
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	785b      	ldrb	r3, [r3, #1]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d113      	bne.n	8003cc2 <HAL_PCD_EP_DB_Transmit+0x186>
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ca8:	4413      	add	r3, r2
 8003caa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	00da      	lsls	r2, r3, #3
 8003cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cb4:	4413      	add	r3, r2
 8003cb6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003cba:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	78db      	ldrb	r3, [r3, #3]
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d123      	bne.n	8003d12 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	461a      	mov	r2, r3
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	4413      	add	r3, r2
 8003cd8:	881b      	ldrh	r3, [r3, #0]
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ce0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ce4:	837b      	strh	r3, [r7, #26]
 8003ce6:	8b7b      	ldrh	r3, [r7, #26]
 8003ce8:	f083 0320 	eor.w	r3, r3, #32
 8003cec:	837b      	strh	r3, [r7, #26]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	441a      	add	r2, r3
 8003cfc:	8b7b      	ldrh	r3, [r7, #26]
 8003cfe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	4619      	mov	r1, r3
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f006 fb8a 	bl	800a432 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003d1e:	88fb      	ldrh	r3, [r7, #6]
 8003d20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d01f      	beq.n	8003d68 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	4413      	add	r3, r2
 8003d36:	881b      	ldrh	r3, [r3, #0]
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d42:	833b      	strh	r3, [r7, #24]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	461a      	mov	r2, r3
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	441a      	add	r2, r3
 8003d52:	8b3b      	ldrh	r3, [r7, #24]
 8003d54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003d60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	e31f      	b.n	80043ac <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003d6c:	88fb      	ldrh	r3, [r7, #6]
 8003d6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d021      	beq.n	8003dba <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	4413      	add	r3, r2
 8003d84:	881b      	ldrh	r3, [r3, #0]
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d90:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	461a      	mov	r2, r3
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	441a      	add	r2, r3
 8003da2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003da6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003daa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003dae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003db2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	f040 82ca 	bne.w	800435a <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	695a      	ldr	r2, [r3, #20]
 8003dca:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003dce:	441a      	add	r2, r3
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	69da      	ldr	r2, [r3, #28]
 8003dd8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003ddc:	441a      	add	r2, r3
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	6a1a      	ldr	r2, [r3, #32]
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	691b      	ldr	r3, [r3, #16]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d309      	bcc.n	8003e02 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	6a1a      	ldr	r2, [r3, #32]
 8003df8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003dfa:	1ad2      	subs	r2, r2, r3
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	621a      	str	r2, [r3, #32]
 8003e00:	e015      	b.n	8003e2e <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d107      	bne.n	8003e1a <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8003e0a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003e0e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003e18:	e009      	b.n	8003e2e <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	6a1b      	ldr	r3, [r3, #32]
 8003e26:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	785b      	ldrb	r3, [r3, #1]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d15f      	bne.n	8003ef6 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	461a      	mov	r2, r3
 8003e48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e4a:	4413      	add	r3, r2
 8003e4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	00da      	lsls	r2, r3, #3
 8003e54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e56:	4413      	add	r3, r2
 8003e58:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e60:	881b      	ldrh	r3, [r3, #0]
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e68:	b29a      	uxth	r2, r3
 8003e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e6c:	801a      	strh	r2, [r3, #0]
 8003e6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d10a      	bne.n	8003e8a <HAL_PCD_EP_DB_Transmit+0x34e>
 8003e74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e76:	881b      	ldrh	r3, [r3, #0]
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e86:	801a      	strh	r2, [r3, #0]
 8003e88:	e051      	b.n	8003f2e <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003e8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e8c:	2b3e      	cmp	r3, #62	@ 0x3e
 8003e8e:	d816      	bhi.n	8003ebe <HAL_PCD_EP_DB_Transmit+0x382>
 8003e90:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e92:	085b      	lsrs	r3, r3, #1
 8003e94:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e98:	f003 0301 	and.w	r3, r3, #1
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d002      	beq.n	8003ea6 <HAL_PCD_EP_DB_Transmit+0x36a>
 8003ea0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ea6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ea8:	881b      	ldrh	r3, [r3, #0]
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	029b      	lsls	r3, r3, #10
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	b29a      	uxth	r2, r3
 8003eb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eba:	801a      	strh	r2, [r3, #0]
 8003ebc:	e037      	b.n	8003f2e <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003ebe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ec0:	095b      	lsrs	r3, r3, #5
 8003ec2:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ec4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ec6:	f003 031f 	and.w	r3, r3, #31
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d102      	bne.n	8003ed4 <HAL_PCD_EP_DB_Transmit+0x398>
 8003ece:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ed0:	3b01      	subs	r3, #1
 8003ed2:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ed4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ed6:	881b      	ldrh	r3, [r3, #0]
 8003ed8:	b29a      	uxth	r2, r3
 8003eda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	029b      	lsls	r3, r3, #10
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003eea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003eee:	b29a      	uxth	r2, r3
 8003ef0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ef2:	801a      	strh	r2, [r3, #0]
 8003ef4:	e01b      	b.n	8003f2e <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	785b      	ldrb	r3, [r3, #1]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d117      	bne.n	8003f2e <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	461a      	mov	r2, r3
 8003f10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f12:	4413      	add	r3, r2
 8003f14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	00da      	lsls	r2, r3, #3
 8003f1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f1e:	4413      	add	r3, r2
 8003f20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003f24:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f28:	b29a      	uxth	r2, r3
 8003f2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f2c:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6818      	ldr	r0, [r3, #0]
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	6959      	ldr	r1, [r3, #20]
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	891a      	ldrh	r2, [r3, #8]
 8003f3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	f004 fb30 	bl	80085a2 <USB_WritePMA>
 8003f42:	e20a      	b.n	800435a <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	461a      	mov	r2, r3
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	00db      	lsls	r3, r3, #3
 8003f56:	4413      	add	r3, r2
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	6812      	ldr	r2, [r2, #0]
 8003f5c:	4413      	add	r3, r2
 8003f5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003f62:	881b      	ldrh	r3, [r3, #0]
 8003f64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f68:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	699a      	ldr	r2, [r3, #24]
 8003f70:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d307      	bcc.n	8003f88 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	699a      	ldr	r2, [r3, #24]
 8003f7c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003f80:	1ad2      	subs	r2, r2, r3
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	619a      	str	r2, [r3, #24]
 8003f86:	e002      	b.n	8003f8e <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	f040 80f6 	bne.w	8004184 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	785b      	ldrb	r3, [r3, #1]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d126      	bne.n	8003fee <HAL_PCD_EP_DB_Transmit+0x4b2>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	677b      	str	r3, [r7, #116]	@ 0x74
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003fb4:	4413      	add	r3, r2
 8003fb6:	677b      	str	r3, [r7, #116]	@ 0x74
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	00da      	lsls	r2, r3, #3
 8003fbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003fc0:	4413      	add	r3, r2
 8003fc2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003fc6:	673b      	str	r3, [r7, #112]	@ 0x70
 8003fc8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003fca:	881b      	ldrh	r3, [r3, #0]
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fd2:	b29a      	uxth	r2, r3
 8003fd4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003fd6:	801a      	strh	r2, [r3, #0]
 8003fd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003fda:	881b      	ldrh	r3, [r3, #0]
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fe2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003fea:	801a      	strh	r2, [r3, #0]
 8003fec:	e01a      	b.n	8004024 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	785b      	ldrb	r3, [r3, #1]
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d116      	bne.n	8004024 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004004:	b29b      	uxth	r3, r3
 8004006:	461a      	mov	r2, r3
 8004008:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800400a:	4413      	add	r3, r2
 800400c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	00da      	lsls	r2, r3, #3
 8004014:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004016:	4413      	add	r3, r2
 8004018:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800401c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800401e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004020:	2200      	movs	r2, #0
 8004022:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	785b      	ldrb	r3, [r3, #1]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d12f      	bne.n	8004094 <HAL_PCD_EP_DB_Transmit+0x558>
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004044:	b29b      	uxth	r3, r3
 8004046:	461a      	mov	r2, r3
 8004048:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800404c:	4413      	add	r3, r2
 800404e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	00da      	lsls	r2, r3, #3
 8004058:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800405c:	4413      	add	r3, r2
 800405e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004062:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004066:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800406a:	881b      	ldrh	r3, [r3, #0]
 800406c:	b29b      	uxth	r3, r3
 800406e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004072:	b29a      	uxth	r2, r3
 8004074:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004078:	801a      	strh	r2, [r3, #0]
 800407a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800407e:	881b      	ldrh	r3, [r3, #0]
 8004080:	b29b      	uxth	r3, r3
 8004082:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004086:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800408a:	b29a      	uxth	r2, r3
 800408c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004090:	801a      	strh	r2, [r3, #0]
 8004092:	e01c      	b.n	80040ce <HAL_PCD_EP_DB_Transmit+0x592>
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	785b      	ldrb	r3, [r3, #1]
 8004098:	2b01      	cmp	r3, #1
 800409a:	d118      	bne.n	80040ce <HAL_PCD_EP_DB_Transmit+0x592>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	461a      	mov	r2, r3
 80040a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040ac:	4413      	add	r3, r2
 80040ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	00da      	lsls	r2, r3, #3
 80040b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040bc:	4413      	add	r3, r2
 80040be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80040c2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80040c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80040ca:	2200      	movs	r2, #0
 80040cc:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	78db      	ldrb	r3, [r3, #3]
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d127      	bne.n	8004126 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	461a      	mov	r2, r3
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	781b      	ldrb	r3, [r3, #0]
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	4413      	add	r3, r2
 80040e4:	881b      	ldrh	r3, [r3, #0]
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040f0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80040f4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80040f8:	f083 0320 	eor.w	r3, r3, #32
 80040fc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	461a      	mov	r2, r3
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	441a      	add	r2, r3
 800410e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004112:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004116:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800411a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800411e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004122:	b29b      	uxth	r3, r3
 8004124:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	4619      	mov	r1, r3
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	f006 f980 	bl	800a432 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004132:	88fb      	ldrh	r3, [r7, #6]
 8004134:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d121      	bne.n	8004180 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	461a      	mov	r2, r3
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	781b      	ldrb	r3, [r3, #0]
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	4413      	add	r3, r2
 800414a:	881b      	ldrh	r3, [r3, #0]
 800414c:	b29b      	uxth	r3, r3
 800414e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004152:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004156:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	461a      	mov	r2, r3
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	441a      	add	r2, r3
 8004168:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800416c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004170:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004174:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004178:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800417c:	b29b      	uxth	r3, r3
 800417e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8004180:	2300      	movs	r3, #0
 8004182:	e113      	b.n	80043ac <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004184:	88fb      	ldrh	r3, [r7, #6]
 8004186:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d121      	bne.n	80041d2 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	461a      	mov	r2, r3
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	4413      	add	r3, r2
 800419c:	881b      	ldrh	r3, [r3, #0]
 800419e:	b29b      	uxth	r3, r3
 80041a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041a8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	461a      	mov	r2, r3
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	781b      	ldrb	r3, [r3, #0]
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	441a      	add	r2, r3
 80041ba:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80041be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80041c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80041c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80041ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80041d8:	2b01      	cmp	r3, #1
 80041da:	f040 80be 	bne.w	800435a <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	695a      	ldr	r2, [r3, #20]
 80041e2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80041e6:	441a      	add	r2, r3
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	69da      	ldr	r2, [r3, #28]
 80041f0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80041f4:	441a      	add	r2, r3
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	6a1a      	ldr	r2, [r3, #32]
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	691b      	ldr	r3, [r3, #16]
 8004202:	429a      	cmp	r2, r3
 8004204:	d309      	bcc.n	800421a <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	691b      	ldr	r3, [r3, #16]
 800420a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	6a1a      	ldr	r2, [r3, #32]
 8004210:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004212:	1ad2      	subs	r2, r2, r3
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	621a      	str	r2, [r3, #32]
 8004218:	e015      	b.n	8004246 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d107      	bne.n	8004232 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8004222:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004226:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004230:	e009      	b.n	8004246 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	6a1b      	ldr	r3, [r3, #32]
 8004236:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	2200      	movs	r2, #0
 800423c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	785b      	ldrb	r3, [r3, #1]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d15f      	bne.n	8004314 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	66bb      	str	r3, [r7, #104]	@ 0x68
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004262:	b29b      	uxth	r3, r3
 8004264:	461a      	mov	r2, r3
 8004266:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004268:	4413      	add	r3, r2
 800426a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	00da      	lsls	r2, r3, #3
 8004272:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004274:	4413      	add	r3, r2
 8004276:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800427a:	667b      	str	r3, [r7, #100]	@ 0x64
 800427c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800427e:	881b      	ldrh	r3, [r3, #0]
 8004280:	b29b      	uxth	r3, r3
 8004282:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004286:	b29a      	uxth	r2, r3
 8004288:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800428a:	801a      	strh	r2, [r3, #0]
 800428c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800428e:	2b00      	cmp	r3, #0
 8004290:	d10a      	bne.n	80042a8 <HAL_PCD_EP_DB_Transmit+0x76c>
 8004292:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004294:	881b      	ldrh	r3, [r3, #0]
 8004296:	b29b      	uxth	r3, r3
 8004298:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800429c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042a0:	b29a      	uxth	r2, r3
 80042a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042a4:	801a      	strh	r2, [r3, #0]
 80042a6:	e04e      	b.n	8004346 <HAL_PCD_EP_DB_Transmit+0x80a>
 80042a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042aa:	2b3e      	cmp	r3, #62	@ 0x3e
 80042ac:	d816      	bhi.n	80042dc <HAL_PCD_EP_DB_Transmit+0x7a0>
 80042ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042b0:	085b      	lsrs	r3, r3, #1
 80042b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80042b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d002      	beq.n	80042c4 <HAL_PCD_EP_DB_Transmit+0x788>
 80042be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80042c0:	3301      	adds	r3, #1
 80042c2:	663b      	str	r3, [r7, #96]	@ 0x60
 80042c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042c6:	881b      	ldrh	r3, [r3, #0]
 80042c8:	b29a      	uxth	r2, r3
 80042ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	029b      	lsls	r3, r3, #10
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	4313      	orrs	r3, r2
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042d8:	801a      	strh	r2, [r3, #0]
 80042da:	e034      	b.n	8004346 <HAL_PCD_EP_DB_Transmit+0x80a>
 80042dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042de:	095b      	lsrs	r3, r3, #5
 80042e0:	663b      	str	r3, [r7, #96]	@ 0x60
 80042e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042e4:	f003 031f 	and.w	r3, r3, #31
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d102      	bne.n	80042f2 <HAL_PCD_EP_DB_Transmit+0x7b6>
 80042ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80042ee:	3b01      	subs	r3, #1
 80042f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80042f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042f4:	881b      	ldrh	r3, [r3, #0]
 80042f6:	b29a      	uxth	r2, r3
 80042f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	029b      	lsls	r3, r3, #10
 80042fe:	b29b      	uxth	r3, r3
 8004300:	4313      	orrs	r3, r2
 8004302:	b29b      	uxth	r3, r3
 8004304:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004308:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800430c:	b29a      	uxth	r2, r3
 800430e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004310:	801a      	strh	r2, [r3, #0]
 8004312:	e018      	b.n	8004346 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	785b      	ldrb	r3, [r3, #1]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d114      	bne.n	8004346 <HAL_PCD_EP_DB_Transmit+0x80a>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004324:	b29b      	uxth	r3, r3
 8004326:	461a      	mov	r2, r3
 8004328:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800432a:	4413      	add	r3, r2
 800432c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	00da      	lsls	r2, r3, #3
 8004334:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004336:	4413      	add	r3, r2
 8004338:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800433c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800433e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004340:	b29a      	uxth	r2, r3
 8004342:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004344:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6818      	ldr	r0, [r3, #0]
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	6959      	ldr	r1, [r3, #20]
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	895a      	ldrh	r2, [r3, #10]
 8004352:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004354:	b29b      	uxth	r3, r3
 8004356:	f004 f924 	bl	80085a2 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	461a      	mov	r2, r3
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	4413      	add	r3, r2
 8004368:	881b      	ldrh	r3, [r3, #0]
 800436a:	b29b      	uxth	r3, r3
 800436c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004370:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004374:	82fb      	strh	r3, [r7, #22]
 8004376:	8afb      	ldrh	r3, [r7, #22]
 8004378:	f083 0310 	eor.w	r3, r3, #16
 800437c:	82fb      	strh	r3, [r7, #22]
 800437e:	8afb      	ldrh	r3, [r7, #22]
 8004380:	f083 0320 	eor.w	r3, r3, #32
 8004384:	82fb      	strh	r3, [r7, #22]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	461a      	mov	r2, r3
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	781b      	ldrb	r3, [r3, #0]
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	441a      	add	r2, r3
 8004394:	8afb      	ldrh	r3, [r7, #22]
 8004396:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800439a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800439e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80043aa:	2300      	movs	r3, #0
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3798      	adds	r7, #152	@ 0x98
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b087      	sub	sp, #28
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	607b      	str	r3, [r7, #4]
 80043be:	460b      	mov	r3, r1
 80043c0:	817b      	strh	r3, [r7, #10]
 80043c2:	4613      	mov	r3, r2
 80043c4:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80043c6:	897b      	ldrh	r3, [r7, #10]
 80043c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d00b      	beq.n	80043ea <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043d2:	897b      	ldrh	r3, [r7, #10]
 80043d4:	f003 0207 	and.w	r2, r3, #7
 80043d8:	4613      	mov	r3, r2
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	4413      	add	r3, r2
 80043de:	00db      	lsls	r3, r3, #3
 80043e0:	3310      	adds	r3, #16
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	4413      	add	r3, r2
 80043e6:	617b      	str	r3, [r7, #20]
 80043e8:	e009      	b.n	80043fe <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80043ea:	897a      	ldrh	r2, [r7, #10]
 80043ec:	4613      	mov	r3, r2
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	4413      	add	r3, r2
 80043f2:	00db      	lsls	r3, r3, #3
 80043f4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	4413      	add	r3, r2
 80043fc:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80043fe:	893b      	ldrh	r3, [r7, #8]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d107      	bne.n	8004414 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	2200      	movs	r2, #0
 8004408:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	b29a      	uxth	r2, r3
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	80da      	strh	r2, [r3, #6]
 8004412:	e00b      	b.n	800442c <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	2201      	movs	r2, #1
 8004418:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	b29a      	uxth	r2, r3
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	0c1b      	lsrs	r3, r3, #16
 8004426:	b29a      	uxth	r2, r3
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	371c      	adds	r7, #28
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr

0800443a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800443a:	b480      	push	{r7}
 800443c:	b085      	sub	sp, #20
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800445e:	b29b      	uxth	r3, r3
 8004460:	f043 0301 	orr.w	r3, r3, #1
 8004464:	b29a      	uxth	r2, r3
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004472:	b29b      	uxth	r3, r3
 8004474:	f043 0302 	orr.w	r3, r3, #2
 8004478:	b29a      	uxth	r2, r3
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	3714      	adds	r7, #20
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
	...

08004490 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004490:	b480      	push	{r7}
 8004492:	b085      	sub	sp, #20
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d141      	bne.n	8004522 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800449e:	4b4b      	ldr	r3, [pc, #300]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80044a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044aa:	d131      	bne.n	8004510 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80044ac:	4b47      	ldr	r3, [pc, #284]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044b2:	4a46      	ldr	r2, [pc, #280]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80044bc:	4b43      	ldr	r3, [pc, #268]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80044c4:	4a41      	ldr	r2, [pc, #260]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80044ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80044cc:	4b40      	ldr	r3, [pc, #256]	@ (80045d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2232      	movs	r2, #50	@ 0x32
 80044d2:	fb02 f303 	mul.w	r3, r2, r3
 80044d6:	4a3f      	ldr	r2, [pc, #252]	@ (80045d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80044d8:	fba2 2303 	umull	r2, r3, r2, r3
 80044dc:	0c9b      	lsrs	r3, r3, #18
 80044de:	3301      	adds	r3, #1
 80044e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044e2:	e002      	b.n	80044ea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	3b01      	subs	r3, #1
 80044e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044ea:	4b38      	ldr	r3, [pc, #224]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044f6:	d102      	bne.n	80044fe <HAL_PWREx_ControlVoltageScaling+0x6e>
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1f2      	bne.n	80044e4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80044fe:	4b33      	ldr	r3, [pc, #204]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004500:	695b      	ldr	r3, [r3, #20]
 8004502:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004506:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800450a:	d158      	bne.n	80045be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e057      	b.n	80045c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004510:	4b2e      	ldr	r3, [pc, #184]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004512:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004516:	4a2d      	ldr	r2, [pc, #180]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004518:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800451c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004520:	e04d      	b.n	80045be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004528:	d141      	bne.n	80045ae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800452a:	4b28      	ldr	r3, [pc, #160]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004536:	d131      	bne.n	800459c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004538:	4b24      	ldr	r3, [pc, #144]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800453a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800453e:	4a23      	ldr	r2, [pc, #140]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004540:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004544:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004548:	4b20      	ldr	r3, [pc, #128]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004550:	4a1e      	ldr	r2, [pc, #120]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004552:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004556:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004558:	4b1d      	ldr	r3, [pc, #116]	@ (80045d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2232      	movs	r2, #50	@ 0x32
 800455e:	fb02 f303 	mul.w	r3, r2, r3
 8004562:	4a1c      	ldr	r2, [pc, #112]	@ (80045d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004564:	fba2 2303 	umull	r2, r3, r2, r3
 8004568:	0c9b      	lsrs	r3, r3, #18
 800456a:	3301      	adds	r3, #1
 800456c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800456e:	e002      	b.n	8004576 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	3b01      	subs	r3, #1
 8004574:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004576:	4b15      	ldr	r3, [pc, #84]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800457e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004582:	d102      	bne.n	800458a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d1f2      	bne.n	8004570 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800458a:	4b10      	ldr	r3, [pc, #64]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800458c:	695b      	ldr	r3, [r3, #20]
 800458e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004596:	d112      	bne.n	80045be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	e011      	b.n	80045c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800459c:	4b0b      	ldr	r3, [pc, #44]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800459e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045a2:	4a0a      	ldr	r2, [pc, #40]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80045ac:	e007      	b.n	80045be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80045ae:	4b07      	ldr	r3, [pc, #28]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80045b6:	4a05      	ldr	r2, [pc, #20]	@ (80045cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80045bc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3714      	adds	r7, #20
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	40007000 	.word	0x40007000
 80045d0:	20000010 	.word	0x20000010
 80045d4:	431bde83 	.word	0x431bde83

080045d8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80045d8:	b480      	push	{r7}
 80045da:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80045dc:	4b05      	ldr	r3, [pc, #20]	@ (80045f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	4a04      	ldr	r2, [pc, #16]	@ (80045f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80045e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045e6:	6093      	str	r3, [r2, #8]
}
 80045e8:	bf00      	nop
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	40007000 	.word	0x40007000

080045f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b088      	sub	sp, #32
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d101      	bne.n	800460a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e2fe      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0301 	and.w	r3, r3, #1
 8004612:	2b00      	cmp	r3, #0
 8004614:	d075      	beq.n	8004702 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004616:	4b97      	ldr	r3, [pc, #604]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f003 030c 	and.w	r3, r3, #12
 800461e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004620:	4b94      	ldr	r3, [pc, #592]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	f003 0303 	and.w	r3, r3, #3
 8004628:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	2b0c      	cmp	r3, #12
 800462e:	d102      	bne.n	8004636 <HAL_RCC_OscConfig+0x3e>
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	2b03      	cmp	r3, #3
 8004634:	d002      	beq.n	800463c <HAL_RCC_OscConfig+0x44>
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	2b08      	cmp	r3, #8
 800463a:	d10b      	bne.n	8004654 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800463c:	4b8d      	ldr	r3, [pc, #564]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d05b      	beq.n	8004700 <HAL_RCC_OscConfig+0x108>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d157      	bne.n	8004700 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e2d9      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800465c:	d106      	bne.n	800466c <HAL_RCC_OscConfig+0x74>
 800465e:	4b85      	ldr	r3, [pc, #532]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a84      	ldr	r2, [pc, #528]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004664:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004668:	6013      	str	r3, [r2, #0]
 800466a:	e01d      	b.n	80046a8 <HAL_RCC_OscConfig+0xb0>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004674:	d10c      	bne.n	8004690 <HAL_RCC_OscConfig+0x98>
 8004676:	4b7f      	ldr	r3, [pc, #508]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a7e      	ldr	r2, [pc, #504]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 800467c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004680:	6013      	str	r3, [r2, #0]
 8004682:	4b7c      	ldr	r3, [pc, #496]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a7b      	ldr	r2, [pc, #492]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004688:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800468c:	6013      	str	r3, [r2, #0]
 800468e:	e00b      	b.n	80046a8 <HAL_RCC_OscConfig+0xb0>
 8004690:	4b78      	ldr	r3, [pc, #480]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a77      	ldr	r2, [pc, #476]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004696:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800469a:	6013      	str	r3, [r2, #0]
 800469c:	4b75      	ldr	r3, [pc, #468]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a74      	ldr	r2, [pc, #464]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 80046a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80046a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d013      	beq.n	80046d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b0:	f7fc ffb0 	bl	8001614 <HAL_GetTick>
 80046b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046b6:	e008      	b.n	80046ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046b8:	f7fc ffac 	bl	8001614 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b64      	cmp	r3, #100	@ 0x64
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e29e      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046ca:	4b6a      	ldr	r3, [pc, #424]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d0f0      	beq.n	80046b8 <HAL_RCC_OscConfig+0xc0>
 80046d6:	e014      	b.n	8004702 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d8:	f7fc ff9c 	bl	8001614 <HAL_GetTick>
 80046dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046de:	e008      	b.n	80046f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046e0:	f7fc ff98 	bl	8001614 <HAL_GetTick>
 80046e4:	4602      	mov	r2, r0
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	2b64      	cmp	r3, #100	@ 0x64
 80046ec:	d901      	bls.n	80046f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	e28a      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046f2:	4b60      	ldr	r3, [pc, #384]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d1f0      	bne.n	80046e0 <HAL_RCC_OscConfig+0xe8>
 80046fe:	e000      	b.n	8004702 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004700:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 0302 	and.w	r3, r3, #2
 800470a:	2b00      	cmp	r3, #0
 800470c:	d075      	beq.n	80047fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800470e:	4b59      	ldr	r3, [pc, #356]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f003 030c 	and.w	r3, r3, #12
 8004716:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004718:	4b56      	ldr	r3, [pc, #344]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	f003 0303 	and.w	r3, r3, #3
 8004720:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	2b0c      	cmp	r3, #12
 8004726:	d102      	bne.n	800472e <HAL_RCC_OscConfig+0x136>
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	2b02      	cmp	r3, #2
 800472c:	d002      	beq.n	8004734 <HAL_RCC_OscConfig+0x13c>
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	2b04      	cmp	r3, #4
 8004732:	d11f      	bne.n	8004774 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004734:	4b4f      	ldr	r3, [pc, #316]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800473c:	2b00      	cmp	r3, #0
 800473e:	d005      	beq.n	800474c <HAL_RCC_OscConfig+0x154>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d101      	bne.n	800474c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e25d      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800474c:	4b49      	ldr	r3, [pc, #292]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	061b      	lsls	r3, r3, #24
 800475a:	4946      	ldr	r1, [pc, #280]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 800475c:	4313      	orrs	r3, r2
 800475e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004760:	4b45      	ldr	r3, [pc, #276]	@ (8004878 <HAL_RCC_OscConfig+0x280>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4618      	mov	r0, r3
 8004766:	f7fc ff09 	bl	800157c <HAL_InitTick>
 800476a:	4603      	mov	r3, r0
 800476c:	2b00      	cmp	r3, #0
 800476e:	d043      	beq.n	80047f8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e249      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d023      	beq.n	80047c4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800477c:	4b3d      	ldr	r3, [pc, #244]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a3c      	ldr	r2, [pc, #240]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004782:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004786:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004788:	f7fc ff44 	bl	8001614 <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800478e:	e008      	b.n	80047a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004790:	f7fc ff40 	bl	8001614 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b02      	cmp	r3, #2
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e232      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047a2:	4b34      	ldr	r3, [pc, #208]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d0f0      	beq.n	8004790 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047ae:	4b31      	ldr	r3, [pc, #196]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	061b      	lsls	r3, r3, #24
 80047bc:	492d      	ldr	r1, [pc, #180]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	604b      	str	r3, [r1, #4]
 80047c2:	e01a      	b.n	80047fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047c4:	4b2b      	ldr	r3, [pc, #172]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a2a      	ldr	r2, [pc, #168]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 80047ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047d0:	f7fc ff20 	bl	8001614 <HAL_GetTick>
 80047d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047d6:	e008      	b.n	80047ea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047d8:	f7fc ff1c 	bl	8001614 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e20e      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047ea:	4b22      	ldr	r3, [pc, #136]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d1f0      	bne.n	80047d8 <HAL_RCC_OscConfig+0x1e0>
 80047f6:	e000      	b.n	80047fa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0308 	and.w	r3, r3, #8
 8004802:	2b00      	cmp	r3, #0
 8004804:	d041      	beq.n	800488a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	695b      	ldr	r3, [r3, #20]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d01c      	beq.n	8004848 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800480e:	4b19      	ldr	r3, [pc, #100]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004810:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004814:	4a17      	ldr	r2, [pc, #92]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004816:	f043 0301 	orr.w	r3, r3, #1
 800481a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800481e:	f7fc fef9 	bl	8001614 <HAL_GetTick>
 8004822:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004824:	e008      	b.n	8004838 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004826:	f7fc fef5 	bl	8001614 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b02      	cmp	r3, #2
 8004832:	d901      	bls.n	8004838 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e1e7      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004838:	4b0e      	ldr	r3, [pc, #56]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 800483a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d0ef      	beq.n	8004826 <HAL_RCC_OscConfig+0x22e>
 8004846:	e020      	b.n	800488a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004848:	4b0a      	ldr	r3, [pc, #40]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 800484a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800484e:	4a09      	ldr	r2, [pc, #36]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004850:	f023 0301 	bic.w	r3, r3, #1
 8004854:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004858:	f7fc fedc 	bl	8001614 <HAL_GetTick>
 800485c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800485e:	e00d      	b.n	800487c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004860:	f7fc fed8 	bl	8001614 <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	2b02      	cmp	r3, #2
 800486c:	d906      	bls.n	800487c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e1ca      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
 8004872:	bf00      	nop
 8004874:	40021000 	.word	0x40021000
 8004878:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800487c:	4b8c      	ldr	r3, [pc, #560]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 800487e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004882:	f003 0302 	and.w	r3, r3, #2
 8004886:	2b00      	cmp	r3, #0
 8004888:	d1ea      	bne.n	8004860 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 0304 	and.w	r3, r3, #4
 8004892:	2b00      	cmp	r3, #0
 8004894:	f000 80a6 	beq.w	80049e4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004898:	2300      	movs	r3, #0
 800489a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800489c:	4b84      	ldr	r3, [pc, #528]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 800489e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d101      	bne.n	80048ac <HAL_RCC_OscConfig+0x2b4>
 80048a8:	2301      	movs	r3, #1
 80048aa:	e000      	b.n	80048ae <HAL_RCC_OscConfig+0x2b6>
 80048ac:	2300      	movs	r3, #0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d00d      	beq.n	80048ce <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048b2:	4b7f      	ldr	r3, [pc, #508]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 80048b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048b6:	4a7e      	ldr	r2, [pc, #504]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 80048b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80048be:	4b7c      	ldr	r3, [pc, #496]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 80048c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048c6:	60fb      	str	r3, [r7, #12]
 80048c8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80048ca:	2301      	movs	r3, #1
 80048cc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048ce:	4b79      	ldr	r3, [pc, #484]	@ (8004ab4 <HAL_RCC_OscConfig+0x4bc>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d118      	bne.n	800490c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048da:	4b76      	ldr	r3, [pc, #472]	@ (8004ab4 <HAL_RCC_OscConfig+0x4bc>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a75      	ldr	r2, [pc, #468]	@ (8004ab4 <HAL_RCC_OscConfig+0x4bc>)
 80048e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048e6:	f7fc fe95 	bl	8001614 <HAL_GetTick>
 80048ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048ec:	e008      	b.n	8004900 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048ee:	f7fc fe91 	bl	8001614 <HAL_GetTick>
 80048f2:	4602      	mov	r2, r0
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	1ad3      	subs	r3, r2, r3
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	d901      	bls.n	8004900 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80048fc:	2303      	movs	r3, #3
 80048fe:	e183      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004900:	4b6c      	ldr	r3, [pc, #432]	@ (8004ab4 <HAL_RCC_OscConfig+0x4bc>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004908:	2b00      	cmp	r3, #0
 800490a:	d0f0      	beq.n	80048ee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	2b01      	cmp	r3, #1
 8004912:	d108      	bne.n	8004926 <HAL_RCC_OscConfig+0x32e>
 8004914:	4b66      	ldr	r3, [pc, #408]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800491a:	4a65      	ldr	r2, [pc, #404]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 800491c:	f043 0301 	orr.w	r3, r3, #1
 8004920:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004924:	e024      	b.n	8004970 <HAL_RCC_OscConfig+0x378>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	2b05      	cmp	r3, #5
 800492c:	d110      	bne.n	8004950 <HAL_RCC_OscConfig+0x358>
 800492e:	4b60      	ldr	r3, [pc, #384]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004934:	4a5e      	ldr	r2, [pc, #376]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004936:	f043 0304 	orr.w	r3, r3, #4
 800493a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800493e:	4b5c      	ldr	r3, [pc, #368]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004940:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004944:	4a5a      	ldr	r2, [pc, #360]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004946:	f043 0301 	orr.w	r3, r3, #1
 800494a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800494e:	e00f      	b.n	8004970 <HAL_RCC_OscConfig+0x378>
 8004950:	4b57      	ldr	r3, [pc, #348]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004956:	4a56      	ldr	r2, [pc, #344]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004958:	f023 0301 	bic.w	r3, r3, #1
 800495c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004960:	4b53      	ldr	r3, [pc, #332]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004962:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004966:	4a52      	ldr	r2, [pc, #328]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004968:	f023 0304 	bic.w	r3, r3, #4
 800496c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d016      	beq.n	80049a6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004978:	f7fc fe4c 	bl	8001614 <HAL_GetTick>
 800497c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800497e:	e00a      	b.n	8004996 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004980:	f7fc fe48 	bl	8001614 <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800498e:	4293      	cmp	r3, r2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e138      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004996:	4b46      	ldr	r3, [pc, #280]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800499c:	f003 0302 	and.w	r3, r3, #2
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d0ed      	beq.n	8004980 <HAL_RCC_OscConfig+0x388>
 80049a4:	e015      	b.n	80049d2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049a6:	f7fc fe35 	bl	8001614 <HAL_GetTick>
 80049aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049ac:	e00a      	b.n	80049c4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049ae:	f7fc fe31 	bl	8001614 <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049bc:	4293      	cmp	r3, r2
 80049be:	d901      	bls.n	80049c4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e121      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049c4:	4b3a      	ldr	r3, [pc, #232]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 80049c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ca:	f003 0302 	and.w	r3, r3, #2
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1ed      	bne.n	80049ae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80049d2:	7ffb      	ldrb	r3, [r7, #31]
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d105      	bne.n	80049e4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049d8:	4b35      	ldr	r3, [pc, #212]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 80049da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049dc:	4a34      	ldr	r2, [pc, #208]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 80049de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049e2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0320 	and.w	r3, r3, #32
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d03c      	beq.n	8004a6a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	699b      	ldr	r3, [r3, #24]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d01c      	beq.n	8004a32 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80049f8:	4b2d      	ldr	r3, [pc, #180]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 80049fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049fe:	4a2c      	ldr	r2, [pc, #176]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004a00:	f043 0301 	orr.w	r3, r3, #1
 8004a04:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a08:	f7fc fe04 	bl	8001614 <HAL_GetTick>
 8004a0c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a0e:	e008      	b.n	8004a22 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a10:	f7fc fe00 	bl	8001614 <HAL_GetTick>
 8004a14:	4602      	mov	r2, r0
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	2b02      	cmp	r3, #2
 8004a1c:	d901      	bls.n	8004a22 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e0f2      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a22:	4b23      	ldr	r3, [pc, #140]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004a24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a28:	f003 0302 	and.w	r3, r3, #2
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d0ef      	beq.n	8004a10 <HAL_RCC_OscConfig+0x418>
 8004a30:	e01b      	b.n	8004a6a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004a32:	4b1f      	ldr	r3, [pc, #124]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004a34:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a38:	4a1d      	ldr	r2, [pc, #116]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004a3a:	f023 0301 	bic.w	r3, r3, #1
 8004a3e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a42:	f7fc fde7 	bl	8001614 <HAL_GetTick>
 8004a46:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a48:	e008      	b.n	8004a5c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a4a:	f7fc fde3 	bl	8001614 <HAL_GetTick>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	1ad3      	subs	r3, r2, r3
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d901      	bls.n	8004a5c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004a58:	2303      	movs	r3, #3
 8004a5a:	e0d5      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a5c:	4b14      	ldr	r3, [pc, #80]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004a5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a62:	f003 0302 	and.w	r3, r3, #2
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d1ef      	bne.n	8004a4a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	69db      	ldr	r3, [r3, #28]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	f000 80c9 	beq.w	8004c06 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a74:	4b0e      	ldr	r3, [pc, #56]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	f003 030c 	and.w	r3, r3, #12
 8004a7c:	2b0c      	cmp	r3, #12
 8004a7e:	f000 8083 	beq.w	8004b88 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	69db      	ldr	r3, [r3, #28]
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d15e      	bne.n	8004b48 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a8a:	4b09      	ldr	r3, [pc, #36]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a08      	ldr	r2, [pc, #32]	@ (8004ab0 <HAL_RCC_OscConfig+0x4b8>)
 8004a90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a96:	f7fc fdbd 	bl	8001614 <HAL_GetTick>
 8004a9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a9c:	e00c      	b.n	8004ab8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a9e:	f7fc fdb9 	bl	8001614 <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d905      	bls.n	8004ab8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	e0ab      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
 8004ab0:	40021000 	.word	0x40021000
 8004ab4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ab8:	4b55      	ldr	r3, [pc, #340]	@ (8004c10 <HAL_RCC_OscConfig+0x618>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1ec      	bne.n	8004a9e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ac4:	4b52      	ldr	r3, [pc, #328]	@ (8004c10 <HAL_RCC_OscConfig+0x618>)
 8004ac6:	68da      	ldr	r2, [r3, #12]
 8004ac8:	4b52      	ldr	r3, [pc, #328]	@ (8004c14 <HAL_RCC_OscConfig+0x61c>)
 8004aca:	4013      	ands	r3, r2
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	6a11      	ldr	r1, [r2, #32]
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004ad4:	3a01      	subs	r2, #1
 8004ad6:	0112      	lsls	r2, r2, #4
 8004ad8:	4311      	orrs	r1, r2
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004ade:	0212      	lsls	r2, r2, #8
 8004ae0:	4311      	orrs	r1, r2
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004ae6:	0852      	lsrs	r2, r2, #1
 8004ae8:	3a01      	subs	r2, #1
 8004aea:	0552      	lsls	r2, r2, #21
 8004aec:	4311      	orrs	r1, r2
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004af2:	0852      	lsrs	r2, r2, #1
 8004af4:	3a01      	subs	r2, #1
 8004af6:	0652      	lsls	r2, r2, #25
 8004af8:	4311      	orrs	r1, r2
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004afe:	06d2      	lsls	r2, r2, #27
 8004b00:	430a      	orrs	r2, r1
 8004b02:	4943      	ldr	r1, [pc, #268]	@ (8004c10 <HAL_RCC_OscConfig+0x618>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b08:	4b41      	ldr	r3, [pc, #260]	@ (8004c10 <HAL_RCC_OscConfig+0x618>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a40      	ldr	r2, [pc, #256]	@ (8004c10 <HAL_RCC_OscConfig+0x618>)
 8004b0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b12:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b14:	4b3e      	ldr	r3, [pc, #248]	@ (8004c10 <HAL_RCC_OscConfig+0x618>)
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	4a3d      	ldr	r2, [pc, #244]	@ (8004c10 <HAL_RCC_OscConfig+0x618>)
 8004b1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b1e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b20:	f7fc fd78 	bl	8001614 <HAL_GetTick>
 8004b24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b26:	e008      	b.n	8004b3a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b28:	f7fc fd74 	bl	8001614 <HAL_GetTick>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	2b02      	cmp	r3, #2
 8004b34:	d901      	bls.n	8004b3a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004b36:	2303      	movs	r3, #3
 8004b38:	e066      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b3a:	4b35      	ldr	r3, [pc, #212]	@ (8004c10 <HAL_RCC_OscConfig+0x618>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d0f0      	beq.n	8004b28 <HAL_RCC_OscConfig+0x530>
 8004b46:	e05e      	b.n	8004c06 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b48:	4b31      	ldr	r3, [pc, #196]	@ (8004c10 <HAL_RCC_OscConfig+0x618>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a30      	ldr	r2, [pc, #192]	@ (8004c10 <HAL_RCC_OscConfig+0x618>)
 8004b4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b54:	f7fc fd5e 	bl	8001614 <HAL_GetTick>
 8004b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b5a:	e008      	b.n	8004b6e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b5c:	f7fc fd5a 	bl	8001614 <HAL_GetTick>
 8004b60:	4602      	mov	r2, r0
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	2b02      	cmp	r3, #2
 8004b68:	d901      	bls.n	8004b6e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004b6a:	2303      	movs	r3, #3
 8004b6c:	e04c      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b6e:	4b28      	ldr	r3, [pc, #160]	@ (8004c10 <HAL_RCC_OscConfig+0x618>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d1f0      	bne.n	8004b5c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004b7a:	4b25      	ldr	r3, [pc, #148]	@ (8004c10 <HAL_RCC_OscConfig+0x618>)
 8004b7c:	68da      	ldr	r2, [r3, #12]
 8004b7e:	4924      	ldr	r1, [pc, #144]	@ (8004c10 <HAL_RCC_OscConfig+0x618>)
 8004b80:	4b25      	ldr	r3, [pc, #148]	@ (8004c18 <HAL_RCC_OscConfig+0x620>)
 8004b82:	4013      	ands	r3, r2
 8004b84:	60cb      	str	r3, [r1, #12]
 8004b86:	e03e      	b.n	8004c06 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	69db      	ldr	r3, [r3, #28]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d101      	bne.n	8004b94 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e039      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004b94:	4b1e      	ldr	r3, [pc, #120]	@ (8004c10 <HAL_RCC_OscConfig+0x618>)
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	f003 0203 	and.w	r2, r3, #3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6a1b      	ldr	r3, [r3, #32]
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	d12c      	bne.n	8004c02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d123      	bne.n	8004c02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d11b      	bne.n	8004c02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d113      	bne.n	8004c02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be4:	085b      	lsrs	r3, r3, #1
 8004be6:	3b01      	subs	r3, #1
 8004be8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d109      	bne.n	8004c02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bf8:	085b      	lsrs	r3, r3, #1
 8004bfa:	3b01      	subs	r3, #1
 8004bfc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d001      	beq.n	8004c06 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e000      	b.n	8004c08 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004c06:	2300      	movs	r3, #0
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3720      	adds	r7, #32
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	40021000 	.word	0x40021000
 8004c14:	019f800c 	.word	0x019f800c
 8004c18:	feeefffc 	.word	0xfeeefffc

08004c1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b086      	sub	sp, #24
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004c26:	2300      	movs	r3, #0
 8004c28:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d101      	bne.n	8004c34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e11e      	b.n	8004e72 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c34:	4b91      	ldr	r3, [pc, #580]	@ (8004e7c <HAL_RCC_ClockConfig+0x260>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 030f 	and.w	r3, r3, #15
 8004c3c:	683a      	ldr	r2, [r7, #0]
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d910      	bls.n	8004c64 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c42:	4b8e      	ldr	r3, [pc, #568]	@ (8004e7c <HAL_RCC_ClockConfig+0x260>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f023 020f 	bic.w	r2, r3, #15
 8004c4a:	498c      	ldr	r1, [pc, #560]	@ (8004e7c <HAL_RCC_ClockConfig+0x260>)
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c52:	4b8a      	ldr	r3, [pc, #552]	@ (8004e7c <HAL_RCC_ClockConfig+0x260>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 030f 	and.w	r3, r3, #15
 8004c5a:	683a      	ldr	r2, [r7, #0]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d001      	beq.n	8004c64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e106      	b.n	8004e72 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0301 	and.w	r3, r3, #1
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d073      	beq.n	8004d58 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	2b03      	cmp	r3, #3
 8004c76:	d129      	bne.n	8004ccc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c78:	4b81      	ldr	r3, [pc, #516]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d101      	bne.n	8004c88 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e0f4      	b.n	8004e72 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004c88:	f000 f966 	bl	8004f58 <RCC_GetSysClockFreqFromPLLSource>
 8004c8c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	4a7c      	ldr	r2, [pc, #496]	@ (8004e84 <HAL_RCC_ClockConfig+0x268>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d93f      	bls.n	8004d16 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004c96:	4b7a      	ldr	r3, [pc, #488]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d009      	beq.n	8004cb6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d033      	beq.n	8004d16 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d12f      	bne.n	8004d16 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004cb6:	4b72      	ldr	r3, [pc, #456]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cbe:	4a70      	ldr	r2, [pc, #448]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004cc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cc4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004cc6:	2380      	movs	r3, #128	@ 0x80
 8004cc8:	617b      	str	r3, [r7, #20]
 8004cca:	e024      	b.n	8004d16 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	2b02      	cmp	r3, #2
 8004cd2:	d107      	bne.n	8004ce4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cd4:	4b6a      	ldr	r3, [pc, #424]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d109      	bne.n	8004cf4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e0c6      	b.n	8004e72 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ce4:	4b66      	ldr	r3, [pc, #408]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d101      	bne.n	8004cf4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e0be      	b.n	8004e72 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004cf4:	f000 f8ce 	bl	8004e94 <HAL_RCC_GetSysClockFreq>
 8004cf8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	4a61      	ldr	r2, [pc, #388]	@ (8004e84 <HAL_RCC_ClockConfig+0x268>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d909      	bls.n	8004d16 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004d02:	4b5f      	ldr	r3, [pc, #380]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d0a:	4a5d      	ldr	r2, [pc, #372]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004d0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d10:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004d12:	2380      	movs	r3, #128	@ 0x80
 8004d14:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d16:	4b5a      	ldr	r3, [pc, #360]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	f023 0203 	bic.w	r2, r3, #3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	4957      	ldr	r1, [pc, #348]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004d24:	4313      	orrs	r3, r2
 8004d26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d28:	f7fc fc74 	bl	8001614 <HAL_GetTick>
 8004d2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d2e:	e00a      	b.n	8004d46 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d30:	f7fc fc70 	bl	8001614 <HAL_GetTick>
 8004d34:	4602      	mov	r2, r0
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e095      	b.n	8004e72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d46:	4b4e      	ldr	r3, [pc, #312]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	f003 020c 	and.w	r2, r3, #12
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d1eb      	bne.n	8004d30 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0302 	and.w	r3, r3, #2
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d023      	beq.n	8004dac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0304 	and.w	r3, r3, #4
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d005      	beq.n	8004d7c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d70:	4b43      	ldr	r3, [pc, #268]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	4a42      	ldr	r2, [pc, #264]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004d76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004d7a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0308 	and.w	r3, r3, #8
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d007      	beq.n	8004d98 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004d88:	4b3d      	ldr	r3, [pc, #244]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004d90:	4a3b      	ldr	r2, [pc, #236]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004d92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004d96:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d98:	4b39      	ldr	r3, [pc, #228]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	4936      	ldr	r1, [pc, #216]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004da6:	4313      	orrs	r3, r2
 8004da8:	608b      	str	r3, [r1, #8]
 8004daa:	e008      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	2b80      	cmp	r3, #128	@ 0x80
 8004db0:	d105      	bne.n	8004dbe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004db2:	4b33      	ldr	r3, [pc, #204]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	4a32      	ldr	r2, [pc, #200]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004db8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dbc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004dbe:	4b2f      	ldr	r3, [pc, #188]	@ (8004e7c <HAL_RCC_ClockConfig+0x260>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 030f 	and.w	r3, r3, #15
 8004dc6:	683a      	ldr	r2, [r7, #0]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d21d      	bcs.n	8004e08 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dcc:	4b2b      	ldr	r3, [pc, #172]	@ (8004e7c <HAL_RCC_ClockConfig+0x260>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f023 020f 	bic.w	r2, r3, #15
 8004dd4:	4929      	ldr	r1, [pc, #164]	@ (8004e7c <HAL_RCC_ClockConfig+0x260>)
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ddc:	f7fc fc1a 	bl	8001614 <HAL_GetTick>
 8004de0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004de2:	e00a      	b.n	8004dfa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004de4:	f7fc fc16 	bl	8001614 <HAL_GetTick>
 8004de8:	4602      	mov	r2, r0
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d901      	bls.n	8004dfa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e03b      	b.n	8004e72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dfa:	4b20      	ldr	r3, [pc, #128]	@ (8004e7c <HAL_RCC_ClockConfig+0x260>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 030f 	and.w	r3, r3, #15
 8004e02:	683a      	ldr	r2, [r7, #0]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d1ed      	bne.n	8004de4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0304 	and.w	r3, r3, #4
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d008      	beq.n	8004e26 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e14:	4b1a      	ldr	r3, [pc, #104]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	4917      	ldr	r1, [pc, #92]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 0308 	and.w	r3, r3, #8
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d009      	beq.n	8004e46 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e32:	4b13      	ldr	r3, [pc, #76]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	691b      	ldr	r3, [r3, #16]
 8004e3e:	00db      	lsls	r3, r3, #3
 8004e40:	490f      	ldr	r1, [pc, #60]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004e42:	4313      	orrs	r3, r2
 8004e44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e46:	f000 f825 	bl	8004e94 <HAL_RCC_GetSysClockFreq>
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e80 <HAL_RCC_ClockConfig+0x264>)
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	091b      	lsrs	r3, r3, #4
 8004e52:	f003 030f 	and.w	r3, r3, #15
 8004e56:	490c      	ldr	r1, [pc, #48]	@ (8004e88 <HAL_RCC_ClockConfig+0x26c>)
 8004e58:	5ccb      	ldrb	r3, [r1, r3]
 8004e5a:	f003 031f 	and.w	r3, r3, #31
 8004e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8004e62:	4a0a      	ldr	r2, [pc, #40]	@ (8004e8c <HAL_RCC_ClockConfig+0x270>)
 8004e64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004e66:	4b0a      	ldr	r3, [pc, #40]	@ (8004e90 <HAL_RCC_ClockConfig+0x274>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f7fc fb86 	bl	800157c <HAL_InitTick>
 8004e70:	4603      	mov	r3, r0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3718      	adds	r7, #24
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	40022000 	.word	0x40022000
 8004e80:	40021000 	.word	0x40021000
 8004e84:	04c4b400 	.word	0x04c4b400
 8004e88:	0800aa3c 	.word	0x0800aa3c
 8004e8c:	20000010 	.word	0x20000010
 8004e90:	20000014 	.word	0x20000014

08004e94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b087      	sub	sp, #28
 8004e98:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004e9a:	4b2c      	ldr	r3, [pc, #176]	@ (8004f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f003 030c 	and.w	r3, r3, #12
 8004ea2:	2b04      	cmp	r3, #4
 8004ea4:	d102      	bne.n	8004eac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ea6:	4b2a      	ldr	r3, [pc, #168]	@ (8004f50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ea8:	613b      	str	r3, [r7, #16]
 8004eaa:	e047      	b.n	8004f3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004eac:	4b27      	ldr	r3, [pc, #156]	@ (8004f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	f003 030c 	and.w	r3, r3, #12
 8004eb4:	2b08      	cmp	r3, #8
 8004eb6:	d102      	bne.n	8004ebe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004eb8:	4b26      	ldr	r3, [pc, #152]	@ (8004f54 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004eba:	613b      	str	r3, [r7, #16]
 8004ebc:	e03e      	b.n	8004f3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004ebe:	4b23      	ldr	r3, [pc, #140]	@ (8004f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f003 030c 	and.w	r3, r3, #12
 8004ec6:	2b0c      	cmp	r3, #12
 8004ec8:	d136      	bne.n	8004f38 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004eca:	4b20      	ldr	r3, [pc, #128]	@ (8004f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	f003 0303 	and.w	r3, r3, #3
 8004ed2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8004f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	091b      	lsrs	r3, r3, #4
 8004eda:	f003 030f 	and.w	r3, r3, #15
 8004ede:	3301      	adds	r3, #1
 8004ee0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2b03      	cmp	r3, #3
 8004ee6:	d10c      	bne.n	8004f02 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ee8:	4a1a      	ldr	r2, [pc, #104]	@ (8004f54 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ef0:	4a16      	ldr	r2, [pc, #88]	@ (8004f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ef2:	68d2      	ldr	r2, [r2, #12]
 8004ef4:	0a12      	lsrs	r2, r2, #8
 8004ef6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004efa:	fb02 f303 	mul.w	r3, r2, r3
 8004efe:	617b      	str	r3, [r7, #20]
      break;
 8004f00:	e00c      	b.n	8004f1c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004f02:	4a13      	ldr	r2, [pc, #76]	@ (8004f50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f0a:	4a10      	ldr	r2, [pc, #64]	@ (8004f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f0c:	68d2      	ldr	r2, [r2, #12]
 8004f0e:	0a12      	lsrs	r2, r2, #8
 8004f10:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004f14:	fb02 f303 	mul.w	r3, r2, r3
 8004f18:	617b      	str	r3, [r7, #20]
      break;
 8004f1a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	0e5b      	lsrs	r3, r3, #25
 8004f22:	f003 0303 	and.w	r3, r3, #3
 8004f26:	3301      	adds	r3, #1
 8004f28:	005b      	lsls	r3, r3, #1
 8004f2a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004f2c:	697a      	ldr	r2, [r7, #20]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f34:	613b      	str	r3, [r7, #16]
 8004f36:	e001      	b.n	8004f3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004f3c:	693b      	ldr	r3, [r7, #16]
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	371c      	adds	r7, #28
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	40021000 	.word	0x40021000
 8004f50:	00f42400 	.word	0x00f42400
 8004f54:	007a1200 	.word	0x007a1200

08004f58 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b087      	sub	sp, #28
 8004f5c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f5e:	4b1e      	ldr	r3, [pc, #120]	@ (8004fd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	f003 0303 	and.w	r3, r3, #3
 8004f66:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f68:	4b1b      	ldr	r3, [pc, #108]	@ (8004fd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	091b      	lsrs	r3, r3, #4
 8004f6e:	f003 030f 	and.w	r3, r3, #15
 8004f72:	3301      	adds	r3, #1
 8004f74:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	2b03      	cmp	r3, #3
 8004f7a:	d10c      	bne.n	8004f96 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004f7c:	4a17      	ldr	r2, [pc, #92]	@ (8004fdc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f84:	4a14      	ldr	r2, [pc, #80]	@ (8004fd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004f86:	68d2      	ldr	r2, [r2, #12]
 8004f88:	0a12      	lsrs	r2, r2, #8
 8004f8a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004f8e:	fb02 f303 	mul.w	r3, r2, r3
 8004f92:	617b      	str	r3, [r7, #20]
    break;
 8004f94:	e00c      	b.n	8004fb0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004f96:	4a12      	ldr	r2, [pc, #72]	@ (8004fe0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f9e:	4a0e      	ldr	r2, [pc, #56]	@ (8004fd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004fa0:	68d2      	ldr	r2, [r2, #12]
 8004fa2:	0a12      	lsrs	r2, r2, #8
 8004fa4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004fa8:	fb02 f303 	mul.w	r3, r2, r3
 8004fac:	617b      	str	r3, [r7, #20]
    break;
 8004fae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004fb0:	4b09      	ldr	r3, [pc, #36]	@ (8004fd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	0e5b      	lsrs	r3, r3, #25
 8004fb6:	f003 0303 	and.w	r3, r3, #3
 8004fba:	3301      	adds	r3, #1
 8004fbc:	005b      	lsls	r3, r3, #1
 8004fbe:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004fca:	687b      	ldr	r3, [r7, #4]
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	371c      	adds	r7, #28
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr
 8004fd8:	40021000 	.word	0x40021000
 8004fdc:	007a1200 	.word	0x007a1200
 8004fe0:	00f42400 	.word	0x00f42400

08004fe4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b086      	sub	sp, #24
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004fec:	2300      	movs	r3, #0
 8004fee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	f000 8098 	beq.w	8005132 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005002:	2300      	movs	r3, #0
 8005004:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005006:	4b43      	ldr	r3, [pc, #268]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800500a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10d      	bne.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005012:	4b40      	ldr	r3, [pc, #256]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005016:	4a3f      	ldr	r2, [pc, #252]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005018:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800501c:	6593      	str	r3, [r2, #88]	@ 0x58
 800501e:	4b3d      	ldr	r3, [pc, #244]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005022:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005026:	60bb      	str	r3, [r7, #8]
 8005028:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800502a:	2301      	movs	r3, #1
 800502c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800502e:	4b3a      	ldr	r3, [pc, #232]	@ (8005118 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a39      	ldr	r2, [pc, #228]	@ (8005118 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005034:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005038:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800503a:	f7fc faeb 	bl	8001614 <HAL_GetTick>
 800503e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005040:	e009      	b.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005042:	f7fc fae7 	bl	8001614 <HAL_GetTick>
 8005046:	4602      	mov	r2, r0
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	2b02      	cmp	r3, #2
 800504e:	d902      	bls.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	74fb      	strb	r3, [r7, #19]
        break;
 8005054:	e005      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005056:	4b30      	ldr	r3, [pc, #192]	@ (8005118 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800505e:	2b00      	cmp	r3, #0
 8005060:	d0ef      	beq.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005062:	7cfb      	ldrb	r3, [r7, #19]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d159      	bne.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005068:	4b2a      	ldr	r3, [pc, #168]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800506a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800506e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005072:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d01e      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507e:	697a      	ldr	r2, [r7, #20]
 8005080:	429a      	cmp	r2, r3
 8005082:	d019      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005084:	4b23      	ldr	r3, [pc, #140]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800508a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800508e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005090:	4b20      	ldr	r3, [pc, #128]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005096:	4a1f      	ldr	r2, [pc, #124]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005098:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800509c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80050a0:	4b1c      	ldr	r3, [pc, #112]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050a6:	4a1b      	ldr	r2, [pc, #108]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80050b0:	4a18      	ldr	r2, [pc, #96]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	f003 0301 	and.w	r3, r3, #1
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d016      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c2:	f7fc faa7 	bl	8001614 <HAL_GetTick>
 80050c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050c8:	e00b      	b.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ca:	f7fc faa3 	bl	8001614 <HAL_GetTick>
 80050ce:	4602      	mov	r2, r0
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050d8:	4293      	cmp	r3, r2
 80050da:	d902      	bls.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	74fb      	strb	r3, [r7, #19]
            break;
 80050e0:	e006      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050e8:	f003 0302 	and.w	r3, r3, #2
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d0ec      	beq.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80050f0:	7cfb      	ldrb	r3, [r7, #19]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d10b      	bne.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050f6:	4b07      	ldr	r3, [pc, #28]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005104:	4903      	ldr	r1, [pc, #12]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005106:	4313      	orrs	r3, r2
 8005108:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800510c:	e008      	b.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800510e:	7cfb      	ldrb	r3, [r7, #19]
 8005110:	74bb      	strb	r3, [r7, #18]
 8005112:	e005      	b.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005114:	40021000 	.word	0x40021000
 8005118:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800511c:	7cfb      	ldrb	r3, [r7, #19]
 800511e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005120:	7c7b      	ldrb	r3, [r7, #17]
 8005122:	2b01      	cmp	r3, #1
 8005124:	d105      	bne.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005126:	4ba6      	ldr	r3, [pc, #664]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800512a:	4aa5      	ldr	r2, [pc, #660]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800512c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005130:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00a      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800513e:	4ba0      	ldr	r3, [pc, #640]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005144:	f023 0203 	bic.w	r2, r3, #3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	499c      	ldr	r1, [pc, #624]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800514e:	4313      	orrs	r3, r2
 8005150:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0302 	and.w	r3, r3, #2
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00a      	beq.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005160:	4b97      	ldr	r3, [pc, #604]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005166:	f023 020c 	bic.w	r2, r3, #12
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	4994      	ldr	r1, [pc, #592]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005170:	4313      	orrs	r3, r2
 8005172:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 0304 	and.w	r3, r3, #4
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00a      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005182:	4b8f      	ldr	r3, [pc, #572]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005188:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	498b      	ldr	r1, [pc, #556]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005192:	4313      	orrs	r3, r2
 8005194:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0308 	and.w	r3, r3, #8
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00a      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80051a4:	4b86      	ldr	r3, [pc, #536]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	4983      	ldr	r1, [pc, #524]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051b4:	4313      	orrs	r3, r2
 80051b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0320 	and.w	r3, r3, #32
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00a      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80051c6:	4b7e      	ldr	r3, [pc, #504]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051cc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	695b      	ldr	r3, [r3, #20]
 80051d4:	497a      	ldr	r1, [pc, #488]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051d6:	4313      	orrs	r3, r2
 80051d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00a      	beq.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80051e8:	4b75      	ldr	r3, [pc, #468]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ee:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	699b      	ldr	r3, [r3, #24]
 80051f6:	4972      	ldr	r1, [pc, #456]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051f8:	4313      	orrs	r3, r2
 80051fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005206:	2b00      	cmp	r3, #0
 8005208:	d00a      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800520a:	4b6d      	ldr	r3, [pc, #436]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800520c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005210:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	69db      	ldr	r3, [r3, #28]
 8005218:	4969      	ldr	r1, [pc, #420]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800521a:	4313      	orrs	r3, r2
 800521c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005228:	2b00      	cmp	r3, #0
 800522a:	d00a      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800522c:	4b64      	ldr	r3, [pc, #400]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800522e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005232:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	4961      	ldr	r1, [pc, #388]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800523c:	4313      	orrs	r3, r2
 800523e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800524a:	2b00      	cmp	r3, #0
 800524c:	d00a      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800524e:	4b5c      	ldr	r3, [pc, #368]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005254:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800525c:	4958      	ldr	r1, [pc, #352]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800525e:	4313      	orrs	r3, r2
 8005260:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800526c:	2b00      	cmp	r3, #0
 800526e:	d015      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005270:	4b53      	ldr	r3, [pc, #332]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005276:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800527e:	4950      	ldr	r1, [pc, #320]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005280:	4313      	orrs	r3, r2
 8005282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800528a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800528e:	d105      	bne.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005290:	4b4b      	ldr	r3, [pc, #300]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	4a4a      	ldr	r2, [pc, #296]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005296:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800529a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d015      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80052a8:	4b45      	ldr	r3, [pc, #276]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b6:	4942      	ldr	r1, [pc, #264]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80052c6:	d105      	bne.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052c8:	4b3d      	ldr	r3, [pc, #244]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	4a3c      	ldr	r2, [pc, #240]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052d2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d015      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80052e0:	4b37      	ldr	r3, [pc, #220]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052e6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ee:	4934      	ldr	r1, [pc, #208]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052fe:	d105      	bne.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005300:	4b2f      	ldr	r3, [pc, #188]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	4a2e      	ldr	r2, [pc, #184]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005306:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800530a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d015      	beq.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005318:	4b29      	ldr	r3, [pc, #164]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800531a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800531e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005326:	4926      	ldr	r1, [pc, #152]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005328:	4313      	orrs	r3, r2
 800532a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005332:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005336:	d105      	bne.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005338:	4b21      	ldr	r3, [pc, #132]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	4a20      	ldr	r2, [pc, #128]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800533e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005342:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800534c:	2b00      	cmp	r3, #0
 800534e:	d015      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005350:	4b1b      	ldr	r3, [pc, #108]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005356:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800535e:	4918      	ldr	r1, [pc, #96]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005360:	4313      	orrs	r3, r2
 8005362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800536a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800536e:	d105      	bne.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005370:	4b13      	ldr	r3, [pc, #76]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	4a12      	ldr	r2, [pc, #72]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005376:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800537a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d015      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005388:	4b0d      	ldr	r3, [pc, #52]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800538a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800538e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005396:	490a      	ldr	r1, [pc, #40]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005398:	4313      	orrs	r3, r2
 800539a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80053a6:	d105      	bne.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80053a8:	4b05      	ldr	r3, [pc, #20]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	4a04      	ldr	r2, [pc, #16]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053b2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80053b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3718      	adds	r7, #24
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	40021000 	.word	0x40021000

080053c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d101      	bne.n	80053d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e049      	b.n	800546a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d106      	bne.n	80053f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f7fb ff38 	bl	8001260 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2202      	movs	r2, #2
 80053f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	3304      	adds	r3, #4
 8005400:	4619      	mov	r1, r3
 8005402:	4610      	mov	r0, r2
 8005404:	f000 fdb8 	bl	8005f78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2201      	movs	r2, #1
 8005444:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3708      	adds	r7, #8
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
	...

08005474 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005474:	b480      	push	{r7}
 8005476:	b085      	sub	sp, #20
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005482:	b2db      	uxtb	r3, r3
 8005484:	2b01      	cmp	r3, #1
 8005486:	d001      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e04a      	b.n	8005522 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2202      	movs	r2, #2
 8005490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	68da      	ldr	r2, [r3, #12]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f042 0201 	orr.w	r2, r2, #1
 80054a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a21      	ldr	r2, [pc, #132]	@ (8005530 <HAL_TIM_Base_Start_IT+0xbc>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d018      	beq.n	80054e0 <HAL_TIM_Base_Start_IT+0x6c>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054b6:	d013      	beq.n	80054e0 <HAL_TIM_Base_Start_IT+0x6c>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a1d      	ldr	r2, [pc, #116]	@ (8005534 <HAL_TIM_Base_Start_IT+0xc0>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d00e      	beq.n	80054e0 <HAL_TIM_Base_Start_IT+0x6c>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a1c      	ldr	r2, [pc, #112]	@ (8005538 <HAL_TIM_Base_Start_IT+0xc4>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d009      	beq.n	80054e0 <HAL_TIM_Base_Start_IT+0x6c>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a1a      	ldr	r2, [pc, #104]	@ (800553c <HAL_TIM_Base_Start_IT+0xc8>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d004      	beq.n	80054e0 <HAL_TIM_Base_Start_IT+0x6c>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a19      	ldr	r2, [pc, #100]	@ (8005540 <HAL_TIM_Base_Start_IT+0xcc>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d115      	bne.n	800550c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	689a      	ldr	r2, [r3, #8]
 80054e6:	4b17      	ldr	r3, [pc, #92]	@ (8005544 <HAL_TIM_Base_Start_IT+0xd0>)
 80054e8:	4013      	ands	r3, r2
 80054ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2b06      	cmp	r3, #6
 80054f0:	d015      	beq.n	800551e <HAL_TIM_Base_Start_IT+0xaa>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054f8:	d011      	beq.n	800551e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f042 0201 	orr.w	r2, r2, #1
 8005508:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800550a:	e008      	b.n	800551e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f042 0201 	orr.w	r2, r2, #1
 800551a:	601a      	str	r2, [r3, #0]
 800551c:	e000      	b.n	8005520 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800551e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005520:	2300      	movs	r3, #0
}
 8005522:	4618      	mov	r0, r3
 8005524:	3714      	adds	r7, #20
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	40012c00 	.word	0x40012c00
 8005534:	40000400 	.word	0x40000400
 8005538:	40000800 	.word	0x40000800
 800553c:	40013400 	.word	0x40013400
 8005540:	40014000 	.word	0x40014000
 8005544:	00010007 	.word	0x00010007

08005548 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d101      	bne.n	800555a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e049      	b.n	80055ee <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005560:	b2db      	uxtb	r3, r3
 8005562:	2b00      	cmp	r3, #0
 8005564:	d106      	bne.n	8005574 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f7fb fd9e 	bl	80010b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2202      	movs	r2, #2
 8005578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	3304      	adds	r3, #4
 8005584:	4619      	mov	r1, r3
 8005586:	4610      	mov	r0, r2
 8005588:	f000 fcf6 	bl	8005f78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
	...

080055f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d109      	bne.n	800561c <HAL_TIM_PWM_Start+0x24>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800560e:	b2db      	uxtb	r3, r3
 8005610:	2b01      	cmp	r3, #1
 8005612:	bf14      	ite	ne
 8005614:	2301      	movne	r3, #1
 8005616:	2300      	moveq	r3, #0
 8005618:	b2db      	uxtb	r3, r3
 800561a:	e03c      	b.n	8005696 <HAL_TIM_PWM_Start+0x9e>
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	2b04      	cmp	r3, #4
 8005620:	d109      	bne.n	8005636 <HAL_TIM_PWM_Start+0x3e>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005628:	b2db      	uxtb	r3, r3
 800562a:	2b01      	cmp	r3, #1
 800562c:	bf14      	ite	ne
 800562e:	2301      	movne	r3, #1
 8005630:	2300      	moveq	r3, #0
 8005632:	b2db      	uxtb	r3, r3
 8005634:	e02f      	b.n	8005696 <HAL_TIM_PWM_Start+0x9e>
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	2b08      	cmp	r3, #8
 800563a:	d109      	bne.n	8005650 <HAL_TIM_PWM_Start+0x58>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005642:	b2db      	uxtb	r3, r3
 8005644:	2b01      	cmp	r3, #1
 8005646:	bf14      	ite	ne
 8005648:	2301      	movne	r3, #1
 800564a:	2300      	moveq	r3, #0
 800564c:	b2db      	uxtb	r3, r3
 800564e:	e022      	b.n	8005696 <HAL_TIM_PWM_Start+0x9e>
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	2b0c      	cmp	r3, #12
 8005654:	d109      	bne.n	800566a <HAL_TIM_PWM_Start+0x72>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800565c:	b2db      	uxtb	r3, r3
 800565e:	2b01      	cmp	r3, #1
 8005660:	bf14      	ite	ne
 8005662:	2301      	movne	r3, #1
 8005664:	2300      	moveq	r3, #0
 8005666:	b2db      	uxtb	r3, r3
 8005668:	e015      	b.n	8005696 <HAL_TIM_PWM_Start+0x9e>
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	2b10      	cmp	r3, #16
 800566e:	d109      	bne.n	8005684 <HAL_TIM_PWM_Start+0x8c>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005676:	b2db      	uxtb	r3, r3
 8005678:	2b01      	cmp	r3, #1
 800567a:	bf14      	ite	ne
 800567c:	2301      	movne	r3, #1
 800567e:	2300      	moveq	r3, #0
 8005680:	b2db      	uxtb	r3, r3
 8005682:	e008      	b.n	8005696 <HAL_TIM_PWM_Start+0x9e>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800568a:	b2db      	uxtb	r3, r3
 800568c:	2b01      	cmp	r3, #1
 800568e:	bf14      	ite	ne
 8005690:	2301      	movne	r3, #1
 8005692:	2300      	moveq	r3, #0
 8005694:	b2db      	uxtb	r3, r3
 8005696:	2b00      	cmp	r3, #0
 8005698:	d001      	beq.n	800569e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e097      	b.n	80057ce <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d104      	bne.n	80056ae <HAL_TIM_PWM_Start+0xb6>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2202      	movs	r2, #2
 80056a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056ac:	e023      	b.n	80056f6 <HAL_TIM_PWM_Start+0xfe>
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	2b04      	cmp	r3, #4
 80056b2:	d104      	bne.n	80056be <HAL_TIM_PWM_Start+0xc6>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2202      	movs	r2, #2
 80056b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056bc:	e01b      	b.n	80056f6 <HAL_TIM_PWM_Start+0xfe>
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	2b08      	cmp	r3, #8
 80056c2:	d104      	bne.n	80056ce <HAL_TIM_PWM_Start+0xd6>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2202      	movs	r2, #2
 80056c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056cc:	e013      	b.n	80056f6 <HAL_TIM_PWM_Start+0xfe>
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	2b0c      	cmp	r3, #12
 80056d2:	d104      	bne.n	80056de <HAL_TIM_PWM_Start+0xe6>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2202      	movs	r2, #2
 80056d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80056dc:	e00b      	b.n	80056f6 <HAL_TIM_PWM_Start+0xfe>
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	2b10      	cmp	r3, #16
 80056e2:	d104      	bne.n	80056ee <HAL_TIM_PWM_Start+0xf6>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056ec:	e003      	b.n	80056f6 <HAL_TIM_PWM_Start+0xfe>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2202      	movs	r2, #2
 80056f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2201      	movs	r2, #1
 80056fc:	6839      	ldr	r1, [r7, #0]
 80056fe:	4618      	mov	r0, r3
 8005700:	f000 ffcc 	bl	800669c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a33      	ldr	r2, [pc, #204]	@ (80057d8 <HAL_TIM_PWM_Start+0x1e0>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d013      	beq.n	8005736 <HAL_TIM_PWM_Start+0x13e>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a32      	ldr	r2, [pc, #200]	@ (80057dc <HAL_TIM_PWM_Start+0x1e4>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d00e      	beq.n	8005736 <HAL_TIM_PWM_Start+0x13e>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a30      	ldr	r2, [pc, #192]	@ (80057e0 <HAL_TIM_PWM_Start+0x1e8>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d009      	beq.n	8005736 <HAL_TIM_PWM_Start+0x13e>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a2f      	ldr	r2, [pc, #188]	@ (80057e4 <HAL_TIM_PWM_Start+0x1ec>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d004      	beq.n	8005736 <HAL_TIM_PWM_Start+0x13e>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a2d      	ldr	r2, [pc, #180]	@ (80057e8 <HAL_TIM_PWM_Start+0x1f0>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d101      	bne.n	800573a <HAL_TIM_PWM_Start+0x142>
 8005736:	2301      	movs	r3, #1
 8005738:	e000      	b.n	800573c <HAL_TIM_PWM_Start+0x144>
 800573a:	2300      	movs	r3, #0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d007      	beq.n	8005750 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800574e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a20      	ldr	r2, [pc, #128]	@ (80057d8 <HAL_TIM_PWM_Start+0x1e0>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d018      	beq.n	800578c <HAL_TIM_PWM_Start+0x194>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005762:	d013      	beq.n	800578c <HAL_TIM_PWM_Start+0x194>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a20      	ldr	r2, [pc, #128]	@ (80057ec <HAL_TIM_PWM_Start+0x1f4>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d00e      	beq.n	800578c <HAL_TIM_PWM_Start+0x194>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a1f      	ldr	r2, [pc, #124]	@ (80057f0 <HAL_TIM_PWM_Start+0x1f8>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d009      	beq.n	800578c <HAL_TIM_PWM_Start+0x194>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a17      	ldr	r2, [pc, #92]	@ (80057dc <HAL_TIM_PWM_Start+0x1e4>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d004      	beq.n	800578c <HAL_TIM_PWM_Start+0x194>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a16      	ldr	r2, [pc, #88]	@ (80057e0 <HAL_TIM_PWM_Start+0x1e8>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d115      	bne.n	80057b8 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	689a      	ldr	r2, [r3, #8]
 8005792:	4b18      	ldr	r3, [pc, #96]	@ (80057f4 <HAL_TIM_PWM_Start+0x1fc>)
 8005794:	4013      	ands	r3, r2
 8005796:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2b06      	cmp	r3, #6
 800579c:	d015      	beq.n	80057ca <HAL_TIM_PWM_Start+0x1d2>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057a4:	d011      	beq.n	80057ca <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f042 0201 	orr.w	r2, r2, #1
 80057b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057b6:	e008      	b.n	80057ca <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f042 0201 	orr.w	r2, r2, #1
 80057c6:	601a      	str	r2, [r3, #0]
 80057c8:	e000      	b.n	80057cc <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3710      	adds	r7, #16
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	40012c00 	.word	0x40012c00
 80057dc:	40013400 	.word	0x40013400
 80057e0:	40014000 	.word	0x40014000
 80057e4:	40014400 	.word	0x40014400
 80057e8:	40014800 	.word	0x40014800
 80057ec:	40000400 	.word	0x40000400
 80057f0:	40000800 	.word	0x40000800
 80057f4:	00010007 	.word	0x00010007

080057f8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b086      	sub	sp, #24
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
 8005800:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d101      	bne.n	800580c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e097      	b.n	800593c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005812:	b2db      	uxtb	r3, r3
 8005814:	2b00      	cmp	r3, #0
 8005816:	d106      	bne.n	8005826 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2200      	movs	r2, #0
 800581c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f7fb fc79 	bl	8001118 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2202      	movs	r2, #2
 800582a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	6812      	ldr	r2, [r2, #0]
 8005838:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800583c:	f023 0307 	bic.w	r3, r3, #7
 8005840:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	3304      	adds	r3, #4
 800584a:	4619      	mov	r1, r3
 800584c:	4610      	mov	r0, r2
 800584e:	f000 fb93 	bl	8005f78 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	6a1b      	ldr	r3, [r3, #32]
 8005868:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	697a      	ldr	r2, [r7, #20]
 8005870:	4313      	orrs	r3, r2
 8005872:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800587a:	f023 0303 	bic.w	r3, r3, #3
 800587e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	689a      	ldr	r2, [r3, #8]
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	699b      	ldr	r3, [r3, #24]
 8005888:	021b      	lsls	r3, r3, #8
 800588a:	4313      	orrs	r3, r2
 800588c:	693a      	ldr	r2, [r7, #16]
 800588e:	4313      	orrs	r3, r2
 8005890:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005898:	f023 030c 	bic.w	r3, r3, #12
 800589c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80058a4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	68da      	ldr	r2, [r3, #12]
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	69db      	ldr	r3, [r3, #28]
 80058b2:	021b      	lsls	r3, r3, #8
 80058b4:	4313      	orrs	r3, r2
 80058b6:	693a      	ldr	r2, [r7, #16]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	691b      	ldr	r3, [r3, #16]
 80058c0:	011a      	lsls	r2, r3, #4
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	6a1b      	ldr	r3, [r3, #32]
 80058c6:	031b      	lsls	r3, r3, #12
 80058c8:	4313      	orrs	r3, r2
 80058ca:	693a      	ldr	r2, [r7, #16]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80058d6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80058de:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	685a      	ldr	r2, [r3, #4]
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	695b      	ldr	r3, [r3, #20]
 80058e8:	011b      	lsls	r3, r3, #4
 80058ea:	4313      	orrs	r3, r2
 80058ec:	68fa      	ldr	r2, [r7, #12]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	697a      	ldr	r2, [r7, #20]
 80058f8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68fa      	ldr	r2, [r7, #12]
 8005908:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2201      	movs	r2, #1
 800590e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2201      	movs	r2, #1
 8005916:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2201      	movs	r2, #1
 800591e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2201      	movs	r2, #1
 800592e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800593a:	2300      	movs	r3, #0
}
 800593c:	4618      	mov	r0, r3
 800593e:	3718      	adds	r7, #24
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
 800594c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005954:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800595c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005964:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800596c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d110      	bne.n	8005996 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005974:	7bfb      	ldrb	r3, [r7, #15]
 8005976:	2b01      	cmp	r3, #1
 8005978:	d102      	bne.n	8005980 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800597a:	7b7b      	ldrb	r3, [r7, #13]
 800597c:	2b01      	cmp	r3, #1
 800597e:	d001      	beq.n	8005984 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e069      	b.n	8005a58 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2202      	movs	r2, #2
 8005988:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2202      	movs	r2, #2
 8005990:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005994:	e031      	b.n	80059fa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	2b04      	cmp	r3, #4
 800599a:	d110      	bne.n	80059be <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800599c:	7bbb      	ldrb	r3, [r7, #14]
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d102      	bne.n	80059a8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80059a2:	7b3b      	ldrb	r3, [r7, #12]
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d001      	beq.n	80059ac <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e055      	b.n	8005a58 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2202      	movs	r2, #2
 80059b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2202      	movs	r2, #2
 80059b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80059bc:	e01d      	b.n	80059fa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80059be:	7bfb      	ldrb	r3, [r7, #15]
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d108      	bne.n	80059d6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80059c4:	7bbb      	ldrb	r3, [r7, #14]
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d105      	bne.n	80059d6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80059ca:	7b7b      	ldrb	r3, [r7, #13]
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d102      	bne.n	80059d6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80059d0:	7b3b      	ldrb	r3, [r7, #12]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d001      	beq.n	80059da <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e03e      	b.n	8005a58 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2202      	movs	r2, #2
 80059de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2202      	movs	r2, #2
 80059e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2202      	movs	r2, #2
 80059ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2202      	movs	r2, #2
 80059f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d003      	beq.n	8005a08 <HAL_TIM_Encoder_Start+0xc4>
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	2b04      	cmp	r3, #4
 8005a04:	d008      	beq.n	8005a18 <HAL_TIM_Encoder_Start+0xd4>
 8005a06:	e00f      	b.n	8005a28 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	2100      	movs	r1, #0
 8005a10:	4618      	mov	r0, r3
 8005a12:	f000 fe43 	bl	800669c <TIM_CCxChannelCmd>
      break;
 8005a16:	e016      	b.n	8005a46 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	2104      	movs	r1, #4
 8005a20:	4618      	mov	r0, r3
 8005a22:	f000 fe3b 	bl	800669c <TIM_CCxChannelCmd>
      break;
 8005a26:	e00e      	b.n	8005a46 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	2100      	movs	r1, #0
 8005a30:	4618      	mov	r0, r3
 8005a32:	f000 fe33 	bl	800669c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	2104      	movs	r1, #4
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f000 fe2c 	bl	800669c <TIM_CCxChannelCmd>
      break;
 8005a44:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f042 0201 	orr.w	r2, r2, #1
 8005a54:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005a56:	2300      	movs	r3, #0
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3710      	adds	r7, #16
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	f003 0302 	and.w	r3, r3, #2
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d020      	beq.n	8005ac4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f003 0302 	and.w	r3, r3, #2
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d01b      	beq.n	8005ac4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f06f 0202 	mvn.w	r2, #2
 8005a94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2201      	movs	r2, #1
 8005a9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	699b      	ldr	r3, [r3, #24]
 8005aa2:	f003 0303 	and.w	r3, r3, #3
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d003      	beq.n	8005ab2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 fa46 	bl	8005f3c <HAL_TIM_IC_CaptureCallback>
 8005ab0:	e005      	b.n	8005abe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f000 fa38 	bl	8005f28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f000 fa49 	bl	8005f50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	f003 0304 	and.w	r3, r3, #4
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d020      	beq.n	8005b10 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f003 0304 	and.w	r3, r3, #4
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d01b      	beq.n	8005b10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f06f 0204 	mvn.w	r2, #4
 8005ae0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2202      	movs	r2, #2
 8005ae6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	699b      	ldr	r3, [r3, #24]
 8005aee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 fa20 	bl	8005f3c <HAL_TIM_IC_CaptureCallback>
 8005afc:	e005      	b.n	8005b0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f000 fa12 	bl	8005f28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 fa23 	bl	8005f50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	f003 0308 	and.w	r3, r3, #8
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d020      	beq.n	8005b5c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f003 0308 	and.w	r3, r3, #8
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d01b      	beq.n	8005b5c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f06f 0208 	mvn.w	r2, #8
 8005b2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2204      	movs	r2, #4
 8005b32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	69db      	ldr	r3, [r3, #28]
 8005b3a:	f003 0303 	and.w	r3, r3, #3
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d003      	beq.n	8005b4a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f000 f9fa 	bl	8005f3c <HAL_TIM_IC_CaptureCallback>
 8005b48:	e005      	b.n	8005b56 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 f9ec 	bl	8005f28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 f9fd 	bl	8005f50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	f003 0310 	and.w	r3, r3, #16
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d020      	beq.n	8005ba8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f003 0310 	and.w	r3, r3, #16
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d01b      	beq.n	8005ba8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f06f 0210 	mvn.w	r2, #16
 8005b78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2208      	movs	r2, #8
 8005b7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	69db      	ldr	r3, [r3, #28]
 8005b86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d003      	beq.n	8005b96 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f000 f9d4 	bl	8005f3c <HAL_TIM_IC_CaptureCallback>
 8005b94:	e005      	b.n	8005ba2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 f9c6 	bl	8005f28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f000 f9d7 	bl	8005f50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	f003 0301 	and.w	r3, r3, #1
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00c      	beq.n	8005bcc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	f003 0301 	and.w	r3, r3, #1
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d007      	beq.n	8005bcc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f06f 0201 	mvn.w	r2, #1
 8005bc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f7fa fc80 	bl	80004cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d104      	bne.n	8005be0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d00c      	beq.n	8005bfa <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d007      	beq.n	8005bfa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005bf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 fe8f 	bl	8006918 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d00c      	beq.n	8005c1e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d007      	beq.n	8005c1e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005c16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f000 fe87 	bl	800692c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00c      	beq.n	8005c42 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d007      	beq.n	8005c42 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005c3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f000 f991 	bl	8005f64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	f003 0320 	and.w	r3, r3, #32
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d00c      	beq.n	8005c66 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f003 0320 	and.w	r3, r3, #32
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d007      	beq.n	8005c66 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f06f 0220 	mvn.w	r2, #32
 8005c5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	f000 fe4f 	bl	8006904 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00c      	beq.n	8005c8a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d007      	beq.n	8005c8a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005c82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 fe5b 	bl	8006940 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d00c      	beq.n	8005cae <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d007      	beq.n	8005cae <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005ca6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f000 fe53 	bl	8006954 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d00c      	beq.n	8005cd2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d007      	beq.n	8005cd2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005cca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f000 fe4b 	bl	8006968 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d00c      	beq.n	8005cf6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d007      	beq.n	8005cf6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005cee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005cf0:	6878      	ldr	r0, [r7, #4]
 8005cf2:	f000 fe43 	bl	800697c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005cf6:	bf00      	nop
 8005cf8:	3710      	adds	r7, #16
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
	...

08005d00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b086      	sub	sp, #24
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d101      	bne.n	8005d1e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d1a:	2302      	movs	r3, #2
 8005d1c:	e0ff      	b.n	8005f1e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2b14      	cmp	r3, #20
 8005d2a:	f200 80f0 	bhi.w	8005f0e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005d2e:	a201      	add	r2, pc, #4	@ (adr r2, 8005d34 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d34:	08005d89 	.word	0x08005d89
 8005d38:	08005f0f 	.word	0x08005f0f
 8005d3c:	08005f0f 	.word	0x08005f0f
 8005d40:	08005f0f 	.word	0x08005f0f
 8005d44:	08005dc9 	.word	0x08005dc9
 8005d48:	08005f0f 	.word	0x08005f0f
 8005d4c:	08005f0f 	.word	0x08005f0f
 8005d50:	08005f0f 	.word	0x08005f0f
 8005d54:	08005e0b 	.word	0x08005e0b
 8005d58:	08005f0f 	.word	0x08005f0f
 8005d5c:	08005f0f 	.word	0x08005f0f
 8005d60:	08005f0f 	.word	0x08005f0f
 8005d64:	08005e4b 	.word	0x08005e4b
 8005d68:	08005f0f 	.word	0x08005f0f
 8005d6c:	08005f0f 	.word	0x08005f0f
 8005d70:	08005f0f 	.word	0x08005f0f
 8005d74:	08005e8d 	.word	0x08005e8d
 8005d78:	08005f0f 	.word	0x08005f0f
 8005d7c:	08005f0f 	.word	0x08005f0f
 8005d80:	08005f0f 	.word	0x08005f0f
 8005d84:	08005ecd 	.word	0x08005ecd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	68b9      	ldr	r1, [r7, #8]
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f000 f98e 	bl	80060b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	699a      	ldr	r2, [r3, #24]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f042 0208 	orr.w	r2, r2, #8
 8005da2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	699a      	ldr	r2, [r3, #24]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f022 0204 	bic.w	r2, r2, #4
 8005db2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	6999      	ldr	r1, [r3, #24]
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	691a      	ldr	r2, [r3, #16]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	430a      	orrs	r2, r1
 8005dc4:	619a      	str	r2, [r3, #24]
      break;
 8005dc6:	e0a5      	b.n	8005f14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	68b9      	ldr	r1, [r7, #8]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f000 f9fe 	bl	80061d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	699a      	ldr	r2, [r3, #24]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005de2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	699a      	ldr	r2, [r3, #24]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005df2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	6999      	ldr	r1, [r3, #24]
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	021a      	lsls	r2, r3, #8
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	430a      	orrs	r2, r1
 8005e06:	619a      	str	r2, [r3, #24]
      break;
 8005e08:	e084      	b.n	8005f14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68b9      	ldr	r1, [r7, #8]
 8005e10:	4618      	mov	r0, r3
 8005e12:	f000 fa67 	bl	80062e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	69da      	ldr	r2, [r3, #28]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f042 0208 	orr.w	r2, r2, #8
 8005e24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	69da      	ldr	r2, [r3, #28]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f022 0204 	bic.w	r2, r2, #4
 8005e34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	69d9      	ldr	r1, [r3, #28]
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	691a      	ldr	r2, [r3, #16]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	430a      	orrs	r2, r1
 8005e46:	61da      	str	r2, [r3, #28]
      break;
 8005e48:	e064      	b.n	8005f14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68b9      	ldr	r1, [r7, #8]
 8005e50:	4618      	mov	r0, r3
 8005e52:	f000 facf 	bl	80063f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	69da      	ldr	r2, [r3, #28]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	69da      	ldr	r2, [r3, #28]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	69d9      	ldr	r1, [r3, #28]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	021a      	lsls	r2, r3, #8
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	430a      	orrs	r2, r1
 8005e88:	61da      	str	r2, [r3, #28]
      break;
 8005e8a:	e043      	b.n	8005f14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68b9      	ldr	r1, [r7, #8]
 8005e92:	4618      	mov	r0, r3
 8005e94:	f000 fb38 	bl	8006508 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f042 0208 	orr.w	r2, r2, #8
 8005ea6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f022 0204 	bic.w	r2, r2, #4
 8005eb6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	691a      	ldr	r2, [r3, #16]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	430a      	orrs	r2, r1
 8005ec8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005eca:	e023      	b.n	8005f14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	68b9      	ldr	r1, [r7, #8]
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f000 fb7c 	bl	80065d0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ee6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ef6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	021a      	lsls	r2, r3, #8
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	430a      	orrs	r2, r1
 8005f0a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005f0c:	e002      	b.n	8005f14 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	75fb      	strb	r3, [r7, #23]
      break;
 8005f12:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2200      	movs	r2, #0
 8005f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3718      	adds	r7, #24
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop

08005f28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b083      	sub	sp, #12
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f58:	bf00      	nop
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f6c:	bf00      	nop
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b085      	sub	sp, #20
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a42      	ldr	r2, [pc, #264]	@ (8006094 <TIM_Base_SetConfig+0x11c>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d00f      	beq.n	8005fb0 <TIM_Base_SetConfig+0x38>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f96:	d00b      	beq.n	8005fb0 <TIM_Base_SetConfig+0x38>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a3f      	ldr	r2, [pc, #252]	@ (8006098 <TIM_Base_SetConfig+0x120>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d007      	beq.n	8005fb0 <TIM_Base_SetConfig+0x38>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a3e      	ldr	r2, [pc, #248]	@ (800609c <TIM_Base_SetConfig+0x124>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d003      	beq.n	8005fb0 <TIM_Base_SetConfig+0x38>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	4a3d      	ldr	r2, [pc, #244]	@ (80060a0 <TIM_Base_SetConfig+0x128>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d108      	bne.n	8005fc2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	68fa      	ldr	r2, [r7, #12]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a33      	ldr	r2, [pc, #204]	@ (8006094 <TIM_Base_SetConfig+0x11c>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d01b      	beq.n	8006002 <TIM_Base_SetConfig+0x8a>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fd0:	d017      	beq.n	8006002 <TIM_Base_SetConfig+0x8a>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a30      	ldr	r2, [pc, #192]	@ (8006098 <TIM_Base_SetConfig+0x120>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d013      	beq.n	8006002 <TIM_Base_SetConfig+0x8a>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a2f      	ldr	r2, [pc, #188]	@ (800609c <TIM_Base_SetConfig+0x124>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d00f      	beq.n	8006002 <TIM_Base_SetConfig+0x8a>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4a2e      	ldr	r2, [pc, #184]	@ (80060a0 <TIM_Base_SetConfig+0x128>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d00b      	beq.n	8006002 <TIM_Base_SetConfig+0x8a>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a2d      	ldr	r2, [pc, #180]	@ (80060a4 <TIM_Base_SetConfig+0x12c>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d007      	beq.n	8006002 <TIM_Base_SetConfig+0x8a>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a2c      	ldr	r2, [pc, #176]	@ (80060a8 <TIM_Base_SetConfig+0x130>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d003      	beq.n	8006002 <TIM_Base_SetConfig+0x8a>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a2b      	ldr	r2, [pc, #172]	@ (80060ac <TIM_Base_SetConfig+0x134>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d108      	bne.n	8006014 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006008:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	4313      	orrs	r3, r2
 8006012:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	695b      	ldr	r3, [r3, #20]
 800601e:	4313      	orrs	r3, r2
 8006020:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	68fa      	ldr	r2, [r7, #12]
 8006026:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	689a      	ldr	r2, [r3, #8]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a16      	ldr	r2, [pc, #88]	@ (8006094 <TIM_Base_SetConfig+0x11c>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d00f      	beq.n	8006060 <TIM_Base_SetConfig+0xe8>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a17      	ldr	r2, [pc, #92]	@ (80060a0 <TIM_Base_SetConfig+0x128>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d00b      	beq.n	8006060 <TIM_Base_SetConfig+0xe8>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4a16      	ldr	r2, [pc, #88]	@ (80060a4 <TIM_Base_SetConfig+0x12c>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d007      	beq.n	8006060 <TIM_Base_SetConfig+0xe8>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	4a15      	ldr	r2, [pc, #84]	@ (80060a8 <TIM_Base_SetConfig+0x130>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d003      	beq.n	8006060 <TIM_Base_SetConfig+0xe8>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a14      	ldr	r2, [pc, #80]	@ (80060ac <TIM_Base_SetConfig+0x134>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d103      	bne.n	8006068 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	691a      	ldr	r2, [r3, #16]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	f003 0301 	and.w	r3, r3, #1
 8006076:	2b01      	cmp	r3, #1
 8006078:	d105      	bne.n	8006086 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	691b      	ldr	r3, [r3, #16]
 800607e:	f023 0201 	bic.w	r2, r3, #1
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	611a      	str	r2, [r3, #16]
  }
}
 8006086:	bf00      	nop
 8006088:	3714      	adds	r7, #20
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr
 8006092:	bf00      	nop
 8006094:	40012c00 	.word	0x40012c00
 8006098:	40000400 	.word	0x40000400
 800609c:	40000800 	.word	0x40000800
 80060a0:	40013400 	.word	0x40013400
 80060a4:	40014000 	.word	0x40014000
 80060a8:	40014400 	.word	0x40014400
 80060ac:	40014800 	.word	0x40014800

080060b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b087      	sub	sp, #28
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6a1b      	ldr	r3, [r3, #32]
 80060be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6a1b      	ldr	r3, [r3, #32]
 80060c4:	f023 0201 	bic.w	r2, r3, #1
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	f023 0303 	bic.w	r3, r3, #3
 80060ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	f023 0302 	bic.w	r3, r3, #2
 80060fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	697a      	ldr	r2, [r7, #20]
 8006104:	4313      	orrs	r3, r2
 8006106:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	4a2c      	ldr	r2, [pc, #176]	@ (80061bc <TIM_OC1_SetConfig+0x10c>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d00f      	beq.n	8006130 <TIM_OC1_SetConfig+0x80>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	4a2b      	ldr	r2, [pc, #172]	@ (80061c0 <TIM_OC1_SetConfig+0x110>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d00b      	beq.n	8006130 <TIM_OC1_SetConfig+0x80>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	4a2a      	ldr	r2, [pc, #168]	@ (80061c4 <TIM_OC1_SetConfig+0x114>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d007      	beq.n	8006130 <TIM_OC1_SetConfig+0x80>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a29      	ldr	r2, [pc, #164]	@ (80061c8 <TIM_OC1_SetConfig+0x118>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d003      	beq.n	8006130 <TIM_OC1_SetConfig+0x80>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4a28      	ldr	r2, [pc, #160]	@ (80061cc <TIM_OC1_SetConfig+0x11c>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d10c      	bne.n	800614a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	f023 0308 	bic.w	r3, r3, #8
 8006136:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	697a      	ldr	r2, [r7, #20]
 800613e:	4313      	orrs	r3, r2
 8006140:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	f023 0304 	bic.w	r3, r3, #4
 8006148:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	4a1b      	ldr	r2, [pc, #108]	@ (80061bc <TIM_OC1_SetConfig+0x10c>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d00f      	beq.n	8006172 <TIM_OC1_SetConfig+0xc2>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4a1a      	ldr	r2, [pc, #104]	@ (80061c0 <TIM_OC1_SetConfig+0x110>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d00b      	beq.n	8006172 <TIM_OC1_SetConfig+0xc2>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4a19      	ldr	r2, [pc, #100]	@ (80061c4 <TIM_OC1_SetConfig+0x114>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d007      	beq.n	8006172 <TIM_OC1_SetConfig+0xc2>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	4a18      	ldr	r2, [pc, #96]	@ (80061c8 <TIM_OC1_SetConfig+0x118>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d003      	beq.n	8006172 <TIM_OC1_SetConfig+0xc2>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a17      	ldr	r2, [pc, #92]	@ (80061cc <TIM_OC1_SetConfig+0x11c>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d111      	bne.n	8006196 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006178:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006180:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	695b      	ldr	r3, [r3, #20]
 8006186:	693a      	ldr	r2, [r7, #16]
 8006188:	4313      	orrs	r3, r2
 800618a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	693a      	ldr	r2, [r7, #16]
 8006192:	4313      	orrs	r3, r2
 8006194:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	693a      	ldr	r2, [r7, #16]
 800619a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	685a      	ldr	r2, [r3, #4]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	697a      	ldr	r2, [r7, #20]
 80061ae:	621a      	str	r2, [r3, #32]
}
 80061b0:	bf00      	nop
 80061b2:	371c      	adds	r7, #28
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr
 80061bc:	40012c00 	.word	0x40012c00
 80061c0:	40013400 	.word	0x40013400
 80061c4:	40014000 	.word	0x40014000
 80061c8:	40014400 	.word	0x40014400
 80061cc:	40014800 	.word	0x40014800

080061d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b087      	sub	sp, #28
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6a1b      	ldr	r3, [r3, #32]
 80061de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6a1b      	ldr	r3, [r3, #32]
 80061e4:	f023 0210 	bic.w	r2, r3, #16
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	699b      	ldr	r3, [r3, #24]
 80061f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80061fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800620a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	021b      	lsls	r3, r3, #8
 8006212:	68fa      	ldr	r2, [r7, #12]
 8006214:	4313      	orrs	r3, r2
 8006216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	f023 0320 	bic.w	r3, r3, #32
 800621e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	011b      	lsls	r3, r3, #4
 8006226:	697a      	ldr	r2, [r7, #20]
 8006228:	4313      	orrs	r3, r2
 800622a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4a28      	ldr	r2, [pc, #160]	@ (80062d0 <TIM_OC2_SetConfig+0x100>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d003      	beq.n	800623c <TIM_OC2_SetConfig+0x6c>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	4a27      	ldr	r2, [pc, #156]	@ (80062d4 <TIM_OC2_SetConfig+0x104>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d10d      	bne.n	8006258 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006242:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	68db      	ldr	r3, [r3, #12]
 8006248:	011b      	lsls	r3, r3, #4
 800624a:	697a      	ldr	r2, [r7, #20]
 800624c:	4313      	orrs	r3, r2
 800624e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006256:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a1d      	ldr	r2, [pc, #116]	@ (80062d0 <TIM_OC2_SetConfig+0x100>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d00f      	beq.n	8006280 <TIM_OC2_SetConfig+0xb0>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a1c      	ldr	r2, [pc, #112]	@ (80062d4 <TIM_OC2_SetConfig+0x104>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d00b      	beq.n	8006280 <TIM_OC2_SetConfig+0xb0>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	4a1b      	ldr	r2, [pc, #108]	@ (80062d8 <TIM_OC2_SetConfig+0x108>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d007      	beq.n	8006280 <TIM_OC2_SetConfig+0xb0>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4a1a      	ldr	r2, [pc, #104]	@ (80062dc <TIM_OC2_SetConfig+0x10c>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d003      	beq.n	8006280 <TIM_OC2_SetConfig+0xb0>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	4a19      	ldr	r2, [pc, #100]	@ (80062e0 <TIM_OC2_SetConfig+0x110>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d113      	bne.n	80062a8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006286:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800628e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	695b      	ldr	r3, [r3, #20]
 8006294:	009b      	lsls	r3, r3, #2
 8006296:	693a      	ldr	r2, [r7, #16]
 8006298:	4313      	orrs	r3, r2
 800629a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	699b      	ldr	r3, [r3, #24]
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	693a      	ldr	r2, [r7, #16]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	693a      	ldr	r2, [r7, #16]
 80062ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	685a      	ldr	r2, [r3, #4]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	621a      	str	r2, [r3, #32]
}
 80062c2:	bf00      	nop
 80062c4:	371c      	adds	r7, #28
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	40012c00 	.word	0x40012c00
 80062d4:	40013400 	.word	0x40013400
 80062d8:	40014000 	.word	0x40014000
 80062dc:	40014400 	.word	0x40014400
 80062e0:	40014800 	.word	0x40014800

080062e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b087      	sub	sp, #28
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6a1b      	ldr	r3, [r3, #32]
 80062f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	69db      	ldr	r3, [r3, #28]
 800630a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006312:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006316:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f023 0303 	bic.w	r3, r3, #3
 800631e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	68fa      	ldr	r2, [r7, #12]
 8006326:	4313      	orrs	r3, r2
 8006328:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006330:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	021b      	lsls	r3, r3, #8
 8006338:	697a      	ldr	r2, [r7, #20]
 800633a:	4313      	orrs	r3, r2
 800633c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a27      	ldr	r2, [pc, #156]	@ (80063e0 <TIM_OC3_SetConfig+0xfc>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d003      	beq.n	800634e <TIM_OC3_SetConfig+0x6a>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a26      	ldr	r2, [pc, #152]	@ (80063e4 <TIM_OC3_SetConfig+0x100>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d10d      	bne.n	800636a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006354:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	68db      	ldr	r3, [r3, #12]
 800635a:	021b      	lsls	r3, r3, #8
 800635c:	697a      	ldr	r2, [r7, #20]
 800635e:	4313      	orrs	r3, r2
 8006360:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006368:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a1c      	ldr	r2, [pc, #112]	@ (80063e0 <TIM_OC3_SetConfig+0xfc>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d00f      	beq.n	8006392 <TIM_OC3_SetConfig+0xae>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	4a1b      	ldr	r2, [pc, #108]	@ (80063e4 <TIM_OC3_SetConfig+0x100>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d00b      	beq.n	8006392 <TIM_OC3_SetConfig+0xae>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a1a      	ldr	r2, [pc, #104]	@ (80063e8 <TIM_OC3_SetConfig+0x104>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d007      	beq.n	8006392 <TIM_OC3_SetConfig+0xae>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	4a19      	ldr	r2, [pc, #100]	@ (80063ec <TIM_OC3_SetConfig+0x108>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d003      	beq.n	8006392 <TIM_OC3_SetConfig+0xae>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	4a18      	ldr	r2, [pc, #96]	@ (80063f0 <TIM_OC3_SetConfig+0x10c>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d113      	bne.n	80063ba <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006398:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80063a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	011b      	lsls	r3, r3, #4
 80063a8:	693a      	ldr	r2, [r7, #16]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	699b      	ldr	r3, [r3, #24]
 80063b2:	011b      	lsls	r3, r3, #4
 80063b4:	693a      	ldr	r2, [r7, #16]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	693a      	ldr	r2, [r7, #16]
 80063be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	68fa      	ldr	r2, [r7, #12]
 80063c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	685a      	ldr	r2, [r3, #4]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	697a      	ldr	r2, [r7, #20]
 80063d2:	621a      	str	r2, [r3, #32]
}
 80063d4:	bf00      	nop
 80063d6:	371c      	adds	r7, #28
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr
 80063e0:	40012c00 	.word	0x40012c00
 80063e4:	40013400 	.word	0x40013400
 80063e8:	40014000 	.word	0x40014000
 80063ec:	40014400 	.word	0x40014400
 80063f0:	40014800 	.word	0x40014800

080063f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b087      	sub	sp, #28
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6a1b      	ldr	r3, [r3, #32]
 8006408:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	69db      	ldr	r3, [r3, #28]
 800641a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006422:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800642e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	021b      	lsls	r3, r3, #8
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	4313      	orrs	r3, r2
 800643a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006442:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	031b      	lsls	r3, r3, #12
 800644a:	697a      	ldr	r2, [r7, #20]
 800644c:	4313      	orrs	r3, r2
 800644e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a28      	ldr	r2, [pc, #160]	@ (80064f4 <TIM_OC4_SetConfig+0x100>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d003      	beq.n	8006460 <TIM_OC4_SetConfig+0x6c>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	4a27      	ldr	r2, [pc, #156]	@ (80064f8 <TIM_OC4_SetConfig+0x104>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d10d      	bne.n	800647c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006466:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	031b      	lsls	r3, r3, #12
 800646e:	697a      	ldr	r2, [r7, #20]
 8006470:	4313      	orrs	r3, r2
 8006472:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800647a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	4a1d      	ldr	r2, [pc, #116]	@ (80064f4 <TIM_OC4_SetConfig+0x100>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d00f      	beq.n	80064a4 <TIM_OC4_SetConfig+0xb0>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4a1c      	ldr	r2, [pc, #112]	@ (80064f8 <TIM_OC4_SetConfig+0x104>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d00b      	beq.n	80064a4 <TIM_OC4_SetConfig+0xb0>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	4a1b      	ldr	r2, [pc, #108]	@ (80064fc <TIM_OC4_SetConfig+0x108>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d007      	beq.n	80064a4 <TIM_OC4_SetConfig+0xb0>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4a1a      	ldr	r2, [pc, #104]	@ (8006500 <TIM_OC4_SetConfig+0x10c>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d003      	beq.n	80064a4 <TIM_OC4_SetConfig+0xb0>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	4a19      	ldr	r2, [pc, #100]	@ (8006504 <TIM_OC4_SetConfig+0x110>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d113      	bne.n	80064cc <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064aa:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80064b2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	695b      	ldr	r3, [r3, #20]
 80064b8:	019b      	lsls	r3, r3, #6
 80064ba:	693a      	ldr	r2, [r7, #16]
 80064bc:	4313      	orrs	r3, r2
 80064be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	699b      	ldr	r3, [r3, #24]
 80064c4:	019b      	lsls	r3, r3, #6
 80064c6:	693a      	ldr	r2, [r7, #16]
 80064c8:	4313      	orrs	r3, r2
 80064ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	693a      	ldr	r2, [r7, #16]
 80064d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	685a      	ldr	r2, [r3, #4]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	697a      	ldr	r2, [r7, #20]
 80064e4:	621a      	str	r2, [r3, #32]
}
 80064e6:	bf00      	nop
 80064e8:	371c      	adds	r7, #28
 80064ea:	46bd      	mov	sp, r7
 80064ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f0:	4770      	bx	lr
 80064f2:	bf00      	nop
 80064f4:	40012c00 	.word	0x40012c00
 80064f8:	40013400 	.word	0x40013400
 80064fc:	40014000 	.word	0x40014000
 8006500:	40014400 	.word	0x40014400
 8006504:	40014800 	.word	0x40014800

08006508 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006508:	b480      	push	{r7}
 800650a:	b087      	sub	sp, #28
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6a1b      	ldr	r3, [r3, #32]
 8006516:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6a1b      	ldr	r3, [r3, #32]
 800651c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800652e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800653a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68fa      	ldr	r2, [r7, #12]
 8006542:	4313      	orrs	r3, r2
 8006544:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800654c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	041b      	lsls	r3, r3, #16
 8006554:	693a      	ldr	r2, [r7, #16]
 8006556:	4313      	orrs	r3, r2
 8006558:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a17      	ldr	r2, [pc, #92]	@ (80065bc <TIM_OC5_SetConfig+0xb4>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d00f      	beq.n	8006582 <TIM_OC5_SetConfig+0x7a>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a16      	ldr	r2, [pc, #88]	@ (80065c0 <TIM_OC5_SetConfig+0xb8>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d00b      	beq.n	8006582 <TIM_OC5_SetConfig+0x7a>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a15      	ldr	r2, [pc, #84]	@ (80065c4 <TIM_OC5_SetConfig+0xbc>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d007      	beq.n	8006582 <TIM_OC5_SetConfig+0x7a>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a14      	ldr	r2, [pc, #80]	@ (80065c8 <TIM_OC5_SetConfig+0xc0>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d003      	beq.n	8006582 <TIM_OC5_SetConfig+0x7a>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a13      	ldr	r2, [pc, #76]	@ (80065cc <TIM_OC5_SetConfig+0xc4>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d109      	bne.n	8006596 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006588:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	695b      	ldr	r3, [r3, #20]
 800658e:	021b      	lsls	r3, r3, #8
 8006590:	697a      	ldr	r2, [r7, #20]
 8006592:	4313      	orrs	r3, r2
 8006594:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	697a      	ldr	r2, [r7, #20]
 800659a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	68fa      	ldr	r2, [r7, #12]
 80065a0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	685a      	ldr	r2, [r3, #4]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	693a      	ldr	r2, [r7, #16]
 80065ae:	621a      	str	r2, [r3, #32]
}
 80065b0:	bf00      	nop
 80065b2:	371c      	adds	r7, #28
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr
 80065bc:	40012c00 	.word	0x40012c00
 80065c0:	40013400 	.word	0x40013400
 80065c4:	40014000 	.word	0x40014000
 80065c8:	40014400 	.word	0x40014400
 80065cc:	40014800 	.word	0x40014800

080065d0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b087      	sub	sp, #28
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a1b      	ldr	r3, [r3, #32]
 80065de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6a1b      	ldr	r3, [r3, #32]
 80065e4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80065fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006602:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	021b      	lsls	r3, r3, #8
 800660a:	68fa      	ldr	r2, [r7, #12]
 800660c:	4313      	orrs	r3, r2
 800660e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006616:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	051b      	lsls	r3, r3, #20
 800661e:	693a      	ldr	r2, [r7, #16]
 8006620:	4313      	orrs	r3, r2
 8006622:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a18      	ldr	r2, [pc, #96]	@ (8006688 <TIM_OC6_SetConfig+0xb8>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d00f      	beq.n	800664c <TIM_OC6_SetConfig+0x7c>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4a17      	ldr	r2, [pc, #92]	@ (800668c <TIM_OC6_SetConfig+0xbc>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d00b      	beq.n	800664c <TIM_OC6_SetConfig+0x7c>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	4a16      	ldr	r2, [pc, #88]	@ (8006690 <TIM_OC6_SetConfig+0xc0>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d007      	beq.n	800664c <TIM_OC6_SetConfig+0x7c>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	4a15      	ldr	r2, [pc, #84]	@ (8006694 <TIM_OC6_SetConfig+0xc4>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d003      	beq.n	800664c <TIM_OC6_SetConfig+0x7c>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	4a14      	ldr	r2, [pc, #80]	@ (8006698 <TIM_OC6_SetConfig+0xc8>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d109      	bne.n	8006660 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006652:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	695b      	ldr	r3, [r3, #20]
 8006658:	029b      	lsls	r3, r3, #10
 800665a:	697a      	ldr	r2, [r7, #20]
 800665c:	4313      	orrs	r3, r2
 800665e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	697a      	ldr	r2, [r7, #20]
 8006664:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	68fa      	ldr	r2, [r7, #12]
 800666a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	685a      	ldr	r2, [r3, #4]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	693a      	ldr	r2, [r7, #16]
 8006678:	621a      	str	r2, [r3, #32]
}
 800667a:	bf00      	nop
 800667c:	371c      	adds	r7, #28
 800667e:	46bd      	mov	sp, r7
 8006680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006684:	4770      	bx	lr
 8006686:	bf00      	nop
 8006688:	40012c00 	.word	0x40012c00
 800668c:	40013400 	.word	0x40013400
 8006690:	40014000 	.word	0x40014000
 8006694:	40014400 	.word	0x40014400
 8006698:	40014800 	.word	0x40014800

0800669c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800669c:	b480      	push	{r7}
 800669e:	b087      	sub	sp, #28
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	60f8      	str	r0, [r7, #12]
 80066a4:	60b9      	str	r1, [r7, #8]
 80066a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	f003 031f 	and.w	r3, r3, #31
 80066ae:	2201      	movs	r2, #1
 80066b0:	fa02 f303 	lsl.w	r3, r2, r3
 80066b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6a1a      	ldr	r2, [r3, #32]
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	43db      	mvns	r3, r3
 80066be:	401a      	ands	r2, r3
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	6a1a      	ldr	r2, [r3, #32]
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	f003 031f 	and.w	r3, r3, #31
 80066ce:	6879      	ldr	r1, [r7, #4]
 80066d0:	fa01 f303 	lsl.w	r3, r1, r3
 80066d4:	431a      	orrs	r2, r3
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	621a      	str	r2, [r3, #32]
}
 80066da:	bf00      	nop
 80066dc:	371c      	adds	r7, #28
 80066de:	46bd      	mov	sp, r7
 80066e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e4:	4770      	bx	lr
	...

080066e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b085      	sub	sp, #20
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d101      	bne.n	8006700 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066fc:	2302      	movs	r3, #2
 80066fe:	e065      	b.n	80067cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2201      	movs	r2, #1
 8006704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2202      	movs	r2, #2
 800670c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a2c      	ldr	r2, [pc, #176]	@ (80067d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d004      	beq.n	8006734 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a2b      	ldr	r2, [pc, #172]	@ (80067dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d108      	bne.n	8006746 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800673a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	68fa      	ldr	r2, [r7, #12]
 8006742:	4313      	orrs	r3, r2
 8006744:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800674c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006750:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	4313      	orrs	r3, r2
 800675a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68fa      	ldr	r2, [r7, #12]
 8006762:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a1b      	ldr	r2, [pc, #108]	@ (80067d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d018      	beq.n	80067a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006776:	d013      	beq.n	80067a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a18      	ldr	r2, [pc, #96]	@ (80067e0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d00e      	beq.n	80067a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a17      	ldr	r2, [pc, #92]	@ (80067e4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d009      	beq.n	80067a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a12      	ldr	r2, [pc, #72]	@ (80067dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d004      	beq.n	80067a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a13      	ldr	r2, [pc, #76]	@ (80067e8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d10c      	bne.n	80067ba <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	68ba      	ldr	r2, [r7, #8]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	68ba      	ldr	r2, [r7, #8]
 80067b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2201      	movs	r2, #1
 80067be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80067ca:	2300      	movs	r3, #0
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3714      	adds	r7, #20
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr
 80067d8:	40012c00 	.word	0x40012c00
 80067dc:	40013400 	.word	0x40013400
 80067e0:	40000400 	.word	0x40000400
 80067e4:	40000800 	.word	0x40000800
 80067e8:	40014000 	.word	0x40014000

080067ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b085      	sub	sp, #20
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
 80067f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80067f6:	2300      	movs	r3, #0
 80067f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006800:	2b01      	cmp	r3, #1
 8006802:	d101      	bne.n	8006808 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006804:	2302      	movs	r3, #2
 8006806:	e073      	b.n	80068f0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2201      	movs	r2, #1
 800680c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	4313      	orrs	r3, r2
 800681c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	4313      	orrs	r3, r2
 800682a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	4313      	orrs	r3, r2
 8006838:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4313      	orrs	r3, r2
 8006846:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	691b      	ldr	r3, [r3, #16]
 8006852:	4313      	orrs	r3, r2
 8006854:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	695b      	ldr	r3, [r3, #20]
 8006860:	4313      	orrs	r3, r2
 8006862:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800686e:	4313      	orrs	r3, r2
 8006870:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	699b      	ldr	r3, [r3, #24]
 800687c:	041b      	lsls	r3, r3, #16
 800687e:	4313      	orrs	r3, r2
 8006880:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	69db      	ldr	r3, [r3, #28]
 800688c:	4313      	orrs	r3, r2
 800688e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a19      	ldr	r2, [pc, #100]	@ (80068fc <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d004      	beq.n	80068a4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a18      	ldr	r2, [pc, #96]	@ (8006900 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d11c      	bne.n	80068de <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068ae:	051b      	lsls	r3, r3, #20
 80068b0:	4313      	orrs	r3, r2
 80068b2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	6a1b      	ldr	r3, [r3, #32]
 80068be:	4313      	orrs	r3, r2
 80068c0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068cc:	4313      	orrs	r3, r2
 80068ce:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068da:	4313      	orrs	r3, r2
 80068dc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80068ee:	2300      	movs	r3, #0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3714      	adds	r7, #20
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr
 80068fc:	40012c00 	.word	0x40012c00
 8006900:	40013400 	.word	0x40013400

08006904 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800690c:	bf00      	nop
 800690e:	370c      	adds	r7, #12
 8006910:	46bd      	mov	sp, r7
 8006912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006916:	4770      	bx	lr

08006918 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006920:	bf00      	nop
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006948:	bf00      	nop
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800695c:	bf00      	nop
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006970:	bf00      	nop
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr

0800697c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800697c:	b480      	push	{r7}
 800697e:	b083      	sub	sp, #12
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006984:	bf00      	nop
 8006986:	370c      	adds	r7, #12
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006990:	b480      	push	{r7}
 8006992:	b085      	sub	sp, #20
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80069a0:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80069a4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	b29a      	uxth	r2, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80069b0:	2300      	movs	r3, #0
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3714      	adds	r7, #20
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr

080069be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80069be:	b480      	push	{r7}
 80069c0:	b085      	sub	sp, #20
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80069c6:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80069ca:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80069d2:	b29a      	uxth	r2, r3
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	43db      	mvns	r3, r3
 80069da:	b29b      	uxth	r3, r3
 80069dc:	4013      	ands	r3, r2
 80069de:	b29a      	uxth	r2, r3
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80069e6:	2300      	movs	r3, #0
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3714      	adds	r7, #20
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr

080069f4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b085      	sub	sp, #20
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	1d3b      	adds	r3, r7, #4
 80069fe:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2201      	movs	r2, #1
 8006a06:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2200      	movs	r2, #0
 8006a16:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006a22:	2300      	movs	r3, #0
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3714      	adds	r7, #20
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr

08006a30 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b0a7      	sub	sp, #156	@ 0x9c
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
 8006a38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006a40:	687a      	ldr	r2, [r7, #4]
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	4413      	add	r3, r2
 8006a4a:	881b      	ldrh	r3, [r3, #0]
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8006a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a56:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	78db      	ldrb	r3, [r3, #3]
 8006a5e:	2b03      	cmp	r3, #3
 8006a60:	d81f      	bhi.n	8006aa2 <USB_ActivateEndpoint+0x72>
 8006a62:	a201      	add	r2, pc, #4	@ (adr r2, 8006a68 <USB_ActivateEndpoint+0x38>)
 8006a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a68:	08006a79 	.word	0x08006a79
 8006a6c:	08006a95 	.word	0x08006a95
 8006a70:	08006aab 	.word	0x08006aab
 8006a74:	08006a87 	.word	0x08006a87
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006a78:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006a7c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006a80:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8006a84:	e012      	b.n	8006aac <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006a86:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006a8a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8006a8e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8006a92:	e00b      	b.n	8006aac <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006a94:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006a98:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006a9c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8006aa0:	e004      	b.n	8006aac <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8006aa8:	e000      	b.n	8006aac <USB_ActivateEndpoint+0x7c>
      break;
 8006aaa:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	441a      	add	r2, r3
 8006ab6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006aba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006abe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ac2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ac6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006ace:	687a      	ldr	r2, [r7, #4]
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	781b      	ldrb	r3, [r3, #0]
 8006ad4:	009b      	lsls	r3, r3, #2
 8006ad6:	4413      	add	r3, r2
 8006ad8:	881b      	ldrh	r3, [r3, #0]
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	b21b      	sxth	r3, r3
 8006ade:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ae2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ae6:	b21a      	sxth	r2, r3
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	781b      	ldrb	r3, [r3, #0]
 8006aec:	b21b      	sxth	r3, r3
 8006aee:	4313      	orrs	r3, r2
 8006af0:	b21b      	sxth	r3, r3
 8006af2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8006af6:	687a      	ldr	r2, [r7, #4]
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	009b      	lsls	r3, r3, #2
 8006afe:	441a      	add	r2, r3
 8006b00:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8006b04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	7b1b      	ldrb	r3, [r3, #12]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	f040 8180 	bne.w	8006e22 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	785b      	ldrb	r3, [r3, #1]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	f000 8084 	beq.w	8006c34 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	61bb      	str	r3, [r7, #24]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	461a      	mov	r2, r3
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	4413      	add	r3, r2
 8006b3e:	61bb      	str	r3, [r7, #24]
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	00da      	lsls	r2, r3, #3
 8006b46:	69bb      	ldr	r3, [r7, #24]
 8006b48:	4413      	add	r3, r2
 8006b4a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006b4e:	617b      	str	r3, [r7, #20]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	88db      	ldrh	r3, [r3, #6]
 8006b54:	085b      	lsrs	r3, r3, #1
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	005b      	lsls	r3, r3, #1
 8006b5a:	b29a      	uxth	r2, r3
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	4413      	add	r3, r2
 8006b6a:	881b      	ldrh	r3, [r3, #0]
 8006b6c:	827b      	strh	r3, [r7, #18]
 8006b6e:	8a7b      	ldrh	r3, [r7, #18]
 8006b70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d01b      	beq.n	8006bb0 <USB_ActivateEndpoint+0x180>
 8006b78:	687a      	ldr	r2, [r7, #4]
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	781b      	ldrb	r3, [r3, #0]
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	4413      	add	r3, r2
 8006b82:	881b      	ldrh	r3, [r3, #0]
 8006b84:	b29b      	uxth	r3, r3
 8006b86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b8e:	823b      	strh	r3, [r7, #16]
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	441a      	add	r2, r3
 8006b9a:	8a3b      	ldrh	r3, [r7, #16]
 8006b9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ba0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ba4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ba8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	78db      	ldrb	r3, [r3, #3]
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d020      	beq.n	8006bfa <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006bb8:	687a      	ldr	r2, [r7, #4]
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	4413      	add	r3, r2
 8006bc2:	881b      	ldrh	r3, [r3, #0]
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bce:	81bb      	strh	r3, [r7, #12]
 8006bd0:	89bb      	ldrh	r3, [r7, #12]
 8006bd2:	f083 0320 	eor.w	r3, r3, #32
 8006bd6:	81bb      	strh	r3, [r7, #12]
 8006bd8:	687a      	ldr	r2, [r7, #4]
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	781b      	ldrb	r3, [r3, #0]
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	441a      	add	r2, r3
 8006be2:	89bb      	ldrh	r3, [r7, #12]
 8006be4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006be8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	8013      	strh	r3, [r2, #0]
 8006bf8:	e3f9      	b.n	80073ee <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	4413      	add	r3, r2
 8006c04:	881b      	ldrh	r3, [r3, #0]
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c10:	81fb      	strh	r3, [r7, #14]
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	781b      	ldrb	r3, [r3, #0]
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	441a      	add	r2, r3
 8006c1c:	89fb      	ldrh	r3, [r7, #14]
 8006c1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	8013      	strh	r3, [r2, #0]
 8006c32:	e3dc      	b.n	80073ee <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	461a      	mov	r2, r3
 8006c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c44:	4413      	add	r3, r2
 8006c46:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	781b      	ldrb	r3, [r3, #0]
 8006c4c:	00da      	lsls	r2, r3, #3
 8006c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c50:	4413      	add	r3, r2
 8006c52:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	88db      	ldrh	r3, [r3, #6]
 8006c5c:	085b      	lsrs	r3, r3, #1
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	005b      	lsls	r3, r3, #1
 8006c62:	b29a      	uxth	r2, r3
 8006c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c66:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	461a      	mov	r2, r3
 8006c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c78:	4413      	add	r3, r2
 8006c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	781b      	ldrb	r3, [r3, #0]
 8006c80:	00da      	lsls	r2, r3, #3
 8006c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c84:	4413      	add	r3, r2
 8006c86:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006c8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8e:	881b      	ldrh	r3, [r3, #0]
 8006c90:	b29b      	uxth	r3, r3
 8006c92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c96:	b29a      	uxth	r2, r3
 8006c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9a:	801a      	strh	r2, [r3, #0]
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	691b      	ldr	r3, [r3, #16]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d10a      	bne.n	8006cba <USB_ActivateEndpoint+0x28a>
 8006ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca6:	881b      	ldrh	r3, [r3, #0]
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cb2:	b29a      	uxth	r2, r3
 8006cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb6:	801a      	strh	r2, [r3, #0]
 8006cb8:	e041      	b.n	8006d3e <USB_ActivateEndpoint+0x30e>
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	691b      	ldr	r3, [r3, #16]
 8006cbe:	2b3e      	cmp	r3, #62	@ 0x3e
 8006cc0:	d81c      	bhi.n	8006cfc <USB_ActivateEndpoint+0x2cc>
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	085b      	lsrs	r3, r3, #1
 8006cc8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	691b      	ldr	r3, [r3, #16]
 8006cd0:	f003 0301 	and.w	r3, r3, #1
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d004      	beq.n	8006ce2 <USB_ActivateEndpoint+0x2b2>
 8006cd8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006cdc:	3301      	adds	r3, #1
 8006cde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce4:	881b      	ldrh	r3, [r3, #0]
 8006ce6:	b29a      	uxth	r2, r3
 8006ce8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	029b      	lsls	r3, r3, #10
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	b29a      	uxth	r2, r3
 8006cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf8:	801a      	strh	r2, [r3, #0]
 8006cfa:	e020      	b.n	8006d3e <USB_ActivateEndpoint+0x30e>
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	691b      	ldr	r3, [r3, #16]
 8006d00:	095b      	lsrs	r3, r3, #5
 8006d02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	691b      	ldr	r3, [r3, #16]
 8006d0a:	f003 031f 	and.w	r3, r3, #31
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d104      	bne.n	8006d1c <USB_ActivateEndpoint+0x2ec>
 8006d12:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006d16:	3b01      	subs	r3, #1
 8006d18:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1e:	881b      	ldrh	r3, [r3, #0]
 8006d20:	b29a      	uxth	r2, r3
 8006d22:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	029b      	lsls	r3, r3, #10
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d38:	b29a      	uxth	r2, r3
 8006d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d3e:	687a      	ldr	r2, [r7, #4]
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	4413      	add	r3, r2
 8006d48:	881b      	ldrh	r3, [r3, #0]
 8006d4a:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006d4c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006d4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d01b      	beq.n	8006d8e <USB_ActivateEndpoint+0x35e>
 8006d56:	687a      	ldr	r2, [r7, #4]
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	4413      	add	r3, r2
 8006d60:	881b      	ldrh	r3, [r3, #0]
 8006d62:	b29b      	uxth	r3, r3
 8006d64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d6c:	843b      	strh	r3, [r7, #32]
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	009b      	lsls	r3, r3, #2
 8006d76:	441a      	add	r2, r3
 8006d78:	8c3b      	ldrh	r3, [r7, #32]
 8006d7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d82:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	781b      	ldrb	r3, [r3, #0]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d124      	bne.n	8006de0 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006d96:	687a      	ldr	r2, [r7, #4]
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	781b      	ldrb	r3, [r3, #0]
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	4413      	add	r3, r2
 8006da0:	881b      	ldrh	r3, [r3, #0]
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006da8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dac:	83bb      	strh	r3, [r7, #28]
 8006dae:	8bbb      	ldrh	r3, [r7, #28]
 8006db0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006db4:	83bb      	strh	r3, [r7, #28]
 8006db6:	8bbb      	ldrh	r3, [r7, #28]
 8006db8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006dbc:	83bb      	strh	r3, [r7, #28]
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	009b      	lsls	r3, r3, #2
 8006dc6:	441a      	add	r2, r3
 8006dc8:	8bbb      	ldrh	r3, [r7, #28]
 8006dca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006dce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006dd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	8013      	strh	r3, [r2, #0]
 8006dde:	e306      	b.n	80073ee <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	781b      	ldrb	r3, [r3, #0]
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	4413      	add	r3, r2
 8006dea:	881b      	ldrh	r3, [r3, #0]
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006df2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006df6:	83fb      	strh	r3, [r7, #30]
 8006df8:	8bfb      	ldrh	r3, [r7, #30]
 8006dfa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006dfe:	83fb      	strh	r3, [r7, #30]
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	441a      	add	r2, r3
 8006e0a:	8bfb      	ldrh	r3, [r7, #30]
 8006e0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	8013      	strh	r3, [r2, #0]
 8006e20:	e2e5      	b.n	80073ee <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	78db      	ldrb	r3, [r3, #3]
 8006e26:	2b02      	cmp	r3, #2
 8006e28:	d11e      	bne.n	8006e68 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	781b      	ldrb	r3, [r3, #0]
 8006e30:	009b      	lsls	r3, r3, #2
 8006e32:	4413      	add	r3, r2
 8006e34:	881b      	ldrh	r3, [r3, #0]
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e40:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	781b      	ldrb	r3, [r3, #0]
 8006e4a:	009b      	lsls	r3, r3, #2
 8006e4c:	441a      	add	r2, r3
 8006e4e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8006e52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e5a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006e5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	8013      	strh	r3, [r2, #0]
 8006e66:	e01d      	b.n	8006ea4 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006e68:	687a      	ldr	r2, [r7, #4]
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	781b      	ldrb	r3, [r3, #0]
 8006e6e:	009b      	lsls	r3, r3, #2
 8006e70:	4413      	add	r3, r2
 8006e72:	881b      	ldrh	r3, [r3, #0]
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006e7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e7e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8006e82:	687a      	ldr	r2, [r7, #4]
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	441a      	add	r2, r3
 8006e8c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8006e90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ea0:	b29b      	uxth	r3, r3
 8006ea2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006eb4:	4413      	add	r3, r2
 8006eb6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	781b      	ldrb	r3, [r3, #0]
 8006ebc:	00da      	lsls	r2, r3, #3
 8006ebe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006ec0:	4413      	add	r3, r2
 8006ec2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ec6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	891b      	ldrh	r3, [r3, #8]
 8006ecc:	085b      	lsrs	r3, r3, #1
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	005b      	lsls	r3, r3, #1
 8006ed2:	b29a      	uxth	r2, r3
 8006ed4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ed6:	801a      	strh	r2, [r3, #0]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	677b      	str	r3, [r7, #116]	@ 0x74
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ee8:	4413      	add	r3, r2
 8006eea:	677b      	str	r3, [r7, #116]	@ 0x74
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	781b      	ldrb	r3, [r3, #0]
 8006ef0:	00da      	lsls	r2, r3, #3
 8006ef2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ef4:	4413      	add	r3, r2
 8006ef6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006efa:	673b      	str	r3, [r7, #112]	@ 0x70
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	895b      	ldrh	r3, [r3, #10]
 8006f00:	085b      	lsrs	r3, r3, #1
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	005b      	lsls	r3, r3, #1
 8006f06:	b29a      	uxth	r2, r3
 8006f08:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f0a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	785b      	ldrb	r3, [r3, #1]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	f040 81af 	bne.w	8007274 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	009b      	lsls	r3, r3, #2
 8006f1e:	4413      	add	r3, r2
 8006f20:	881b      	ldrh	r3, [r3, #0]
 8006f22:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8006f26:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006f2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d01d      	beq.n	8006f6e <USB_ActivateEndpoint+0x53e>
 8006f32:	687a      	ldr	r2, [r7, #4]
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	009b      	lsls	r3, r3, #2
 8006f3a:	4413      	add	r3, r2
 8006f3c:	881b      	ldrh	r3, [r3, #0]
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f48:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8006f4c:	687a      	ldr	r2, [r7, #4]
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	781b      	ldrb	r3, [r3, #0]
 8006f52:	009b      	lsls	r3, r3, #2
 8006f54:	441a      	add	r2, r3
 8006f56:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8006f5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f62:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006f66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f6a:	b29b      	uxth	r3, r3
 8006f6c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	781b      	ldrb	r3, [r3, #0]
 8006f74:	009b      	lsls	r3, r3, #2
 8006f76:	4413      	add	r3, r2
 8006f78:	881b      	ldrh	r3, [r3, #0]
 8006f7a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8006f7e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8006f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d01d      	beq.n	8006fc6 <USB_ActivateEndpoint+0x596>
 8006f8a:	687a      	ldr	r2, [r7, #4]
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	781b      	ldrb	r3, [r3, #0]
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	4413      	add	r3, r2
 8006f94:	881b      	ldrh	r3, [r3, #0]
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fa0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8006fa4:	687a      	ldr	r2, [r7, #4]
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	781b      	ldrb	r3, [r3, #0]
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	441a      	add	r2, r3
 8006fae:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8006fb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fbe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	785b      	ldrb	r3, [r3, #1]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d16b      	bne.n	80070a6 <USB_ActivateEndpoint+0x676>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006fd8:	b29b      	uxth	r3, r3
 8006fda:	461a      	mov	r2, r3
 8006fdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fde:	4413      	add	r3, r2
 8006fe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	00da      	lsls	r2, r3, #3
 8006fe8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fea:	4413      	add	r3, r2
 8006fec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006ff0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ff2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ff4:	881b      	ldrh	r3, [r3, #0]
 8006ff6:	b29b      	uxth	r3, r3
 8006ff8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ffc:	b29a      	uxth	r2, r3
 8006ffe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007000:	801a      	strh	r2, [r3, #0]
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	691b      	ldr	r3, [r3, #16]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d10a      	bne.n	8007020 <USB_ActivateEndpoint+0x5f0>
 800700a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800700c:	881b      	ldrh	r3, [r3, #0]
 800700e:	b29b      	uxth	r3, r3
 8007010:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007014:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007018:	b29a      	uxth	r2, r3
 800701a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800701c:	801a      	strh	r2, [r3, #0]
 800701e:	e05d      	b.n	80070dc <USB_ActivateEndpoint+0x6ac>
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	691b      	ldr	r3, [r3, #16]
 8007024:	2b3e      	cmp	r3, #62	@ 0x3e
 8007026:	d81c      	bhi.n	8007062 <USB_ActivateEndpoint+0x632>
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	691b      	ldr	r3, [r3, #16]
 800702c:	085b      	lsrs	r3, r3, #1
 800702e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	691b      	ldr	r3, [r3, #16]
 8007036:	f003 0301 	and.w	r3, r3, #1
 800703a:	2b00      	cmp	r3, #0
 800703c:	d004      	beq.n	8007048 <USB_ActivateEndpoint+0x618>
 800703e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007042:	3301      	adds	r3, #1
 8007044:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007048:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800704a:	881b      	ldrh	r3, [r3, #0]
 800704c:	b29a      	uxth	r2, r3
 800704e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007052:	b29b      	uxth	r3, r3
 8007054:	029b      	lsls	r3, r3, #10
 8007056:	b29b      	uxth	r3, r3
 8007058:	4313      	orrs	r3, r2
 800705a:	b29a      	uxth	r2, r3
 800705c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800705e:	801a      	strh	r2, [r3, #0]
 8007060:	e03c      	b.n	80070dc <USB_ActivateEndpoint+0x6ac>
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	095b      	lsrs	r3, r3, #5
 8007068:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	f003 031f 	and.w	r3, r3, #31
 8007074:	2b00      	cmp	r3, #0
 8007076:	d104      	bne.n	8007082 <USB_ActivateEndpoint+0x652>
 8007078:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800707c:	3b01      	subs	r3, #1
 800707e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007082:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007084:	881b      	ldrh	r3, [r3, #0]
 8007086:	b29a      	uxth	r2, r3
 8007088:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800708c:	b29b      	uxth	r3, r3
 800708e:	029b      	lsls	r3, r3, #10
 8007090:	b29b      	uxth	r3, r3
 8007092:	4313      	orrs	r3, r2
 8007094:	b29b      	uxth	r3, r3
 8007096:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800709a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800709e:	b29a      	uxth	r2, r3
 80070a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070a2:	801a      	strh	r2, [r3, #0]
 80070a4:	e01a      	b.n	80070dc <USB_ActivateEndpoint+0x6ac>
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	785b      	ldrb	r3, [r3, #1]
 80070aa:	2b01      	cmp	r3, #1
 80070ac:	d116      	bne.n	80070dc <USB_ActivateEndpoint+0x6ac>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	657b      	str	r3, [r7, #84]	@ 0x54
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	461a      	mov	r2, r3
 80070bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80070be:	4413      	add	r3, r2
 80070c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	781b      	ldrb	r3, [r3, #0]
 80070c6:	00da      	lsls	r2, r3, #3
 80070c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80070ca:	4413      	add	r3, r2
 80070cc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80070d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	691b      	ldr	r3, [r3, #16]
 80070d6:	b29a      	uxth	r2, r3
 80070d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070da:	801a      	strh	r2, [r3, #0]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	647b      	str	r3, [r7, #68]	@ 0x44
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	785b      	ldrb	r3, [r3, #1]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d16b      	bne.n	80071c0 <USB_ActivateEndpoint+0x790>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	461a      	mov	r2, r3
 80070f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070f8:	4413      	add	r3, r2
 80070fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	00da      	lsls	r2, r3, #3
 8007102:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007104:	4413      	add	r3, r2
 8007106:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800710a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800710c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800710e:	881b      	ldrh	r3, [r3, #0]
 8007110:	b29b      	uxth	r3, r3
 8007112:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007116:	b29a      	uxth	r2, r3
 8007118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800711a:	801a      	strh	r2, [r3, #0]
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	691b      	ldr	r3, [r3, #16]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d10a      	bne.n	800713a <USB_ActivateEndpoint+0x70a>
 8007124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007126:	881b      	ldrh	r3, [r3, #0]
 8007128:	b29b      	uxth	r3, r3
 800712a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800712e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007132:	b29a      	uxth	r2, r3
 8007134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007136:	801a      	strh	r2, [r3, #0]
 8007138:	e05b      	b.n	80071f2 <USB_ActivateEndpoint+0x7c2>
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	2b3e      	cmp	r3, #62	@ 0x3e
 8007140:	d81c      	bhi.n	800717c <USB_ActivateEndpoint+0x74c>
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	085b      	lsrs	r3, r3, #1
 8007148:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	691b      	ldr	r3, [r3, #16]
 8007150:	f003 0301 	and.w	r3, r3, #1
 8007154:	2b00      	cmp	r3, #0
 8007156:	d004      	beq.n	8007162 <USB_ActivateEndpoint+0x732>
 8007158:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800715c:	3301      	adds	r3, #1
 800715e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007164:	881b      	ldrh	r3, [r3, #0]
 8007166:	b29a      	uxth	r2, r3
 8007168:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800716c:	b29b      	uxth	r3, r3
 800716e:	029b      	lsls	r3, r3, #10
 8007170:	b29b      	uxth	r3, r3
 8007172:	4313      	orrs	r3, r2
 8007174:	b29a      	uxth	r2, r3
 8007176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007178:	801a      	strh	r2, [r3, #0]
 800717a:	e03a      	b.n	80071f2 <USB_ActivateEndpoint+0x7c2>
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	691b      	ldr	r3, [r3, #16]
 8007180:	095b      	lsrs	r3, r3, #5
 8007182:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	691b      	ldr	r3, [r3, #16]
 800718a:	f003 031f 	and.w	r3, r3, #31
 800718e:	2b00      	cmp	r3, #0
 8007190:	d104      	bne.n	800719c <USB_ActivateEndpoint+0x76c>
 8007192:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007196:	3b01      	subs	r3, #1
 8007198:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800719c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800719e:	881b      	ldrh	r3, [r3, #0]
 80071a0:	b29a      	uxth	r2, r3
 80071a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	029b      	lsls	r3, r3, #10
 80071aa:	b29b      	uxth	r3, r3
 80071ac:	4313      	orrs	r3, r2
 80071ae:	b29b      	uxth	r3, r3
 80071b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071b8:	b29a      	uxth	r2, r3
 80071ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071bc:	801a      	strh	r2, [r3, #0]
 80071be:	e018      	b.n	80071f2 <USB_ActivateEndpoint+0x7c2>
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	785b      	ldrb	r3, [r3, #1]
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d114      	bne.n	80071f2 <USB_ActivateEndpoint+0x7c2>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071ce:	b29b      	uxth	r3, r3
 80071d0:	461a      	mov	r2, r3
 80071d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071d4:	4413      	add	r3, r2
 80071d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	781b      	ldrb	r3, [r3, #0]
 80071dc:	00da      	lsls	r2, r3, #3
 80071de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071e0:	4413      	add	r3, r2
 80071e2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80071e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	691b      	ldr	r3, [r3, #16]
 80071ec:	b29a      	uxth	r2, r3
 80071ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071f0:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80071f2:	687a      	ldr	r2, [r7, #4]
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	781b      	ldrb	r3, [r3, #0]
 80071f8:	009b      	lsls	r3, r3, #2
 80071fa:	4413      	add	r3, r2
 80071fc:	881b      	ldrh	r3, [r3, #0]
 80071fe:	b29b      	uxth	r3, r3
 8007200:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007204:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007208:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800720a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800720c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007210:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007212:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007214:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007218:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	781b      	ldrb	r3, [r3, #0]
 8007220:	009b      	lsls	r3, r3, #2
 8007222:	441a      	add	r2, r3
 8007224:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007226:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800722a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800722e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007236:	b29b      	uxth	r3, r3
 8007238:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	781b      	ldrb	r3, [r3, #0]
 8007240:	009b      	lsls	r3, r3, #2
 8007242:	4413      	add	r3, r2
 8007244:	881b      	ldrh	r3, [r3, #0]
 8007246:	b29b      	uxth	r3, r3
 8007248:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800724c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007250:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	781b      	ldrb	r3, [r3, #0]
 8007258:	009b      	lsls	r3, r3, #2
 800725a:	441a      	add	r2, r3
 800725c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800725e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007262:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007266:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800726a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800726e:	b29b      	uxth	r3, r3
 8007270:	8013      	strh	r3, [r2, #0]
 8007272:	e0bc      	b.n	80073ee <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007274:	687a      	ldr	r2, [r7, #4]
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	781b      	ldrb	r3, [r3, #0]
 800727a:	009b      	lsls	r3, r3, #2
 800727c:	4413      	add	r3, r2
 800727e:	881b      	ldrh	r3, [r3, #0]
 8007280:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8007284:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007288:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800728c:	2b00      	cmp	r3, #0
 800728e:	d01d      	beq.n	80072cc <USB_ActivateEndpoint+0x89c>
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	781b      	ldrb	r3, [r3, #0]
 8007296:	009b      	lsls	r3, r3, #2
 8007298:	4413      	add	r3, r2
 800729a:	881b      	ldrh	r3, [r3, #0]
 800729c:	b29b      	uxth	r3, r3
 800729e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072a6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 80072aa:	687a      	ldr	r2, [r7, #4]
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	781b      	ldrb	r3, [r3, #0]
 80072b0:	009b      	lsls	r3, r3, #2
 80072b2:	441a      	add	r2, r3
 80072b4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80072b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80072c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80072cc:	687a      	ldr	r2, [r7, #4]
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	009b      	lsls	r3, r3, #2
 80072d4:	4413      	add	r3, r2
 80072d6:	881b      	ldrh	r3, [r3, #0]
 80072d8:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80072dc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80072e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d01d      	beq.n	8007324 <USB_ActivateEndpoint+0x8f4>
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	781b      	ldrb	r3, [r3, #0]
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	4413      	add	r3, r2
 80072f2:	881b      	ldrh	r3, [r3, #0]
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072fe:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8007302:	687a      	ldr	r2, [r7, #4]
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	781b      	ldrb	r3, [r3, #0]
 8007308:	009b      	lsls	r3, r3, #2
 800730a:	441a      	add	r2, r3
 800730c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8007310:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007314:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007318:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800731c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007320:	b29b      	uxth	r3, r3
 8007322:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	78db      	ldrb	r3, [r3, #3]
 8007328:	2b01      	cmp	r3, #1
 800732a:	d024      	beq.n	8007376 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	009b      	lsls	r3, r3, #2
 8007334:	4413      	add	r3, r2
 8007336:	881b      	ldrh	r3, [r3, #0]
 8007338:	b29b      	uxth	r3, r3
 800733a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800733e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007342:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007346:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800734a:	f083 0320 	eor.w	r3, r3, #32
 800734e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007352:	687a      	ldr	r2, [r7, #4]
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	781b      	ldrb	r3, [r3, #0]
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	441a      	add	r2, r3
 800735c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007360:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007364:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007368:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800736c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007370:	b29b      	uxth	r3, r3
 8007372:	8013      	strh	r3, [r2, #0]
 8007374:	e01d      	b.n	80073b2 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007376:	687a      	ldr	r2, [r7, #4]
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	009b      	lsls	r3, r3, #2
 800737e:	4413      	add	r3, r2
 8007380:	881b      	ldrh	r3, [r3, #0]
 8007382:	b29b      	uxth	r3, r3
 8007384:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007388:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800738c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	781b      	ldrb	r3, [r3, #0]
 8007396:	009b      	lsls	r3, r3, #2
 8007398:	441a      	add	r2, r3
 800739a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800739e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	781b      	ldrb	r3, [r3, #0]
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	4413      	add	r3, r2
 80073bc:	881b      	ldrh	r3, [r3, #0]
 80073be:	b29b      	uxth	r3, r3
 80073c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80073c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073c8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80073cc:	687a      	ldr	r2, [r7, #4]
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	009b      	lsls	r3, r3, #2
 80073d4:	441a      	add	r2, r3
 80073d6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80073da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80073ee:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	379c      	adds	r7, #156	@ 0x9c
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr
 80073fe:	bf00      	nop

08007400 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007400:	b480      	push	{r7}
 8007402:	b08d      	sub	sp, #52	@ 0x34
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	7b1b      	ldrb	r3, [r3, #12]
 800740e:	2b00      	cmp	r3, #0
 8007410:	f040 808e 	bne.w	8007530 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	785b      	ldrb	r3, [r3, #1]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d044      	beq.n	80074a6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	781b      	ldrb	r3, [r3, #0]
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	4413      	add	r3, r2
 8007426:	881b      	ldrh	r3, [r3, #0]
 8007428:	81bb      	strh	r3, [r7, #12]
 800742a:	89bb      	ldrh	r3, [r7, #12]
 800742c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007430:	2b00      	cmp	r3, #0
 8007432:	d01b      	beq.n	800746c <USB_DeactivateEndpoint+0x6c>
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	009b      	lsls	r3, r3, #2
 800743c:	4413      	add	r3, r2
 800743e:	881b      	ldrh	r3, [r3, #0]
 8007440:	b29b      	uxth	r3, r3
 8007442:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007446:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800744a:	817b      	strh	r3, [r7, #10]
 800744c:	687a      	ldr	r2, [r7, #4]
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	781b      	ldrb	r3, [r3, #0]
 8007452:	009b      	lsls	r3, r3, #2
 8007454:	441a      	add	r2, r3
 8007456:	897b      	ldrh	r3, [r7, #10]
 8007458:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800745c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007460:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007464:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007468:	b29b      	uxth	r3, r3
 800746a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	009b      	lsls	r3, r3, #2
 8007474:	4413      	add	r3, r2
 8007476:	881b      	ldrh	r3, [r3, #0]
 8007478:	b29b      	uxth	r3, r3
 800747a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800747e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007482:	813b      	strh	r3, [r7, #8]
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	441a      	add	r2, r3
 800748e:	893b      	ldrh	r3, [r7, #8]
 8007490:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007494:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007498:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800749c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	8013      	strh	r3, [r2, #0]
 80074a4:	e192      	b.n	80077cc <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80074a6:	687a      	ldr	r2, [r7, #4]
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	781b      	ldrb	r3, [r3, #0]
 80074ac:	009b      	lsls	r3, r3, #2
 80074ae:	4413      	add	r3, r2
 80074b0:	881b      	ldrh	r3, [r3, #0]
 80074b2:	827b      	strh	r3, [r7, #18]
 80074b4:	8a7b      	ldrh	r3, [r7, #18]
 80074b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d01b      	beq.n	80074f6 <USB_DeactivateEndpoint+0xf6>
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	4413      	add	r3, r2
 80074c8:	881b      	ldrh	r3, [r3, #0]
 80074ca:	b29b      	uxth	r3, r3
 80074cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074d4:	823b      	strh	r3, [r7, #16]
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	781b      	ldrb	r3, [r3, #0]
 80074dc:	009b      	lsls	r3, r3, #2
 80074de:	441a      	add	r2, r3
 80074e0:	8a3b      	ldrh	r3, [r7, #16]
 80074e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80074ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074f2:	b29b      	uxth	r3, r3
 80074f4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	009b      	lsls	r3, r3, #2
 80074fe:	4413      	add	r3, r2
 8007500:	881b      	ldrh	r3, [r3, #0]
 8007502:	b29b      	uxth	r3, r3
 8007504:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007508:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800750c:	81fb      	strh	r3, [r7, #14]
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	009b      	lsls	r3, r3, #2
 8007516:	441a      	add	r2, r3
 8007518:	89fb      	ldrh	r3, [r7, #14]
 800751a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800751e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007522:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007526:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800752a:	b29b      	uxth	r3, r3
 800752c:	8013      	strh	r3, [r2, #0]
 800752e:	e14d      	b.n	80077cc <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	785b      	ldrb	r3, [r3, #1]
 8007534:	2b00      	cmp	r3, #0
 8007536:	f040 80a5 	bne.w	8007684 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	009b      	lsls	r3, r3, #2
 8007542:	4413      	add	r3, r2
 8007544:	881b      	ldrh	r3, [r3, #0]
 8007546:	843b      	strh	r3, [r7, #32]
 8007548:	8c3b      	ldrh	r3, [r7, #32]
 800754a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800754e:	2b00      	cmp	r3, #0
 8007550:	d01b      	beq.n	800758a <USB_DeactivateEndpoint+0x18a>
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	781b      	ldrb	r3, [r3, #0]
 8007558:	009b      	lsls	r3, r3, #2
 800755a:	4413      	add	r3, r2
 800755c:	881b      	ldrh	r3, [r3, #0]
 800755e:	b29b      	uxth	r3, r3
 8007560:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007564:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007568:	83fb      	strh	r3, [r7, #30]
 800756a:	687a      	ldr	r2, [r7, #4]
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	781b      	ldrb	r3, [r3, #0]
 8007570:	009b      	lsls	r3, r3, #2
 8007572:	441a      	add	r2, r3
 8007574:	8bfb      	ldrh	r3, [r7, #30]
 8007576:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800757a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800757e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007582:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007586:	b29b      	uxth	r3, r3
 8007588:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	781b      	ldrb	r3, [r3, #0]
 8007590:	009b      	lsls	r3, r3, #2
 8007592:	4413      	add	r3, r2
 8007594:	881b      	ldrh	r3, [r3, #0]
 8007596:	83bb      	strh	r3, [r7, #28]
 8007598:	8bbb      	ldrh	r3, [r7, #28]
 800759a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d01b      	beq.n	80075da <USB_DeactivateEndpoint+0x1da>
 80075a2:	687a      	ldr	r2, [r7, #4]
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	009b      	lsls	r3, r3, #2
 80075aa:	4413      	add	r3, r2
 80075ac:	881b      	ldrh	r3, [r3, #0]
 80075ae:	b29b      	uxth	r3, r3
 80075b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075b8:	837b      	strh	r3, [r7, #26]
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	781b      	ldrb	r3, [r3, #0]
 80075c0:	009b      	lsls	r3, r3, #2
 80075c2:	441a      	add	r2, r3
 80075c4:	8b7b      	ldrh	r3, [r7, #26]
 80075c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075d2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	781b      	ldrb	r3, [r3, #0]
 80075e0:	009b      	lsls	r3, r3, #2
 80075e2:	4413      	add	r3, r2
 80075e4:	881b      	ldrh	r3, [r3, #0]
 80075e6:	b29b      	uxth	r3, r3
 80075e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075f0:	833b      	strh	r3, [r7, #24]
 80075f2:	687a      	ldr	r2, [r7, #4]
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	781b      	ldrb	r3, [r3, #0]
 80075f8:	009b      	lsls	r3, r3, #2
 80075fa:	441a      	add	r2, r3
 80075fc:	8b3b      	ldrh	r3, [r7, #24]
 80075fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007602:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007606:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800760a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800760e:	b29b      	uxth	r3, r3
 8007610:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	009b      	lsls	r3, r3, #2
 800761a:	4413      	add	r3, r2
 800761c:	881b      	ldrh	r3, [r3, #0]
 800761e:	b29b      	uxth	r3, r3
 8007620:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007624:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007628:	82fb      	strh	r3, [r7, #22]
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	009b      	lsls	r3, r3, #2
 8007632:	441a      	add	r2, r3
 8007634:	8afb      	ldrh	r3, [r7, #22]
 8007636:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800763a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800763e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007642:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007646:	b29b      	uxth	r3, r3
 8007648:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	009b      	lsls	r3, r3, #2
 8007652:	4413      	add	r3, r2
 8007654:	881b      	ldrh	r3, [r3, #0]
 8007656:	b29b      	uxth	r3, r3
 8007658:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800765c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007660:	82bb      	strh	r3, [r7, #20]
 8007662:	687a      	ldr	r2, [r7, #4]
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	781b      	ldrb	r3, [r3, #0]
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	441a      	add	r2, r3
 800766c:	8abb      	ldrh	r3, [r7, #20]
 800766e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007672:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007676:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800767a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800767e:	b29b      	uxth	r3, r3
 8007680:	8013      	strh	r3, [r2, #0]
 8007682:	e0a3      	b.n	80077cc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	4413      	add	r3, r2
 800768e:	881b      	ldrh	r3, [r3, #0]
 8007690:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007692:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007694:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007698:	2b00      	cmp	r3, #0
 800769a:	d01b      	beq.n	80076d4 <USB_DeactivateEndpoint+0x2d4>
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	781b      	ldrb	r3, [r3, #0]
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	4413      	add	r3, r2
 80076a6:	881b      	ldrh	r3, [r3, #0]
 80076a8:	b29b      	uxth	r3, r3
 80076aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076b2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80076b4:	687a      	ldr	r2, [r7, #4]
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	781b      	ldrb	r3, [r3, #0]
 80076ba:	009b      	lsls	r3, r3, #2
 80076bc:	441a      	add	r2, r3
 80076be:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80076c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80076cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	781b      	ldrb	r3, [r3, #0]
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	4413      	add	r3, r2
 80076de:	881b      	ldrh	r3, [r3, #0]
 80076e0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80076e2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80076e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d01b      	beq.n	8007724 <USB_DeactivateEndpoint+0x324>
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	781b      	ldrb	r3, [r3, #0]
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	4413      	add	r3, r2
 80076f6:	881b      	ldrh	r3, [r3, #0]
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007702:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	781b      	ldrb	r3, [r3, #0]
 800770a:	009b      	lsls	r3, r3, #2
 800770c:	441a      	add	r2, r3
 800770e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007710:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007714:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007718:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800771c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007720:	b29b      	uxth	r3, r3
 8007722:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	009b      	lsls	r3, r3, #2
 800772c:	4413      	add	r3, r2
 800772e:	881b      	ldrh	r3, [r3, #0]
 8007730:	b29b      	uxth	r3, r3
 8007732:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007736:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800773a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800773c:	687a      	ldr	r2, [r7, #4]
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	781b      	ldrb	r3, [r3, #0]
 8007742:	009b      	lsls	r3, r3, #2
 8007744:	441a      	add	r2, r3
 8007746:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007748:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800774c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007750:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007754:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007758:	b29b      	uxth	r3, r3
 800775a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800775c:	687a      	ldr	r2, [r7, #4]
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	781b      	ldrb	r3, [r3, #0]
 8007762:	009b      	lsls	r3, r3, #2
 8007764:	4413      	add	r3, r2
 8007766:	881b      	ldrh	r3, [r3, #0]
 8007768:	b29b      	uxth	r3, r3
 800776a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800776e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007772:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	781b      	ldrb	r3, [r3, #0]
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	441a      	add	r2, r3
 800777e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007780:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007784:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007788:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800778c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007790:	b29b      	uxth	r3, r3
 8007792:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007794:	687a      	ldr	r2, [r7, #4]
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	781b      	ldrb	r3, [r3, #0]
 800779a:	009b      	lsls	r3, r3, #2
 800779c:	4413      	add	r3, r2
 800779e:	881b      	ldrh	r3, [r3, #0]
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80077a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077aa:	847b      	strh	r3, [r7, #34]	@ 0x22
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	441a      	add	r2, r3
 80077b6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80077b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80077cc:	2300      	movs	r3, #0
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3734      	adds	r7, #52	@ 0x34
 80077d2:	46bd      	mov	sp, r7
 80077d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d8:	4770      	bx	lr

080077da <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80077da:	b580      	push	{r7, lr}
 80077dc:	b0ac      	sub	sp, #176	@ 0xb0
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
 80077e2:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	785b      	ldrb	r3, [r3, #1]
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	f040 84ca 	bne.w	8008182 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	699a      	ldr	r2, [r3, #24]
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	429a      	cmp	r2, r3
 80077f8:	d904      	bls.n	8007804 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	691b      	ldr	r3, [r3, #16]
 80077fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007802:	e003      	b.n	800780c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	699b      	ldr	r3, [r3, #24]
 8007808:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	7b1b      	ldrb	r3, [r3, #12]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d122      	bne.n	800785a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	6959      	ldr	r1, [r3, #20]
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	88da      	ldrh	r2, [r3, #6]
 800781c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007820:	b29b      	uxth	r3, r3
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 febd 	bl	80085a2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	613b      	str	r3, [r7, #16]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007832:	b29b      	uxth	r3, r3
 8007834:	461a      	mov	r2, r3
 8007836:	693b      	ldr	r3, [r7, #16]
 8007838:	4413      	add	r3, r2
 800783a:	613b      	str	r3, [r7, #16]
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	781b      	ldrb	r3, [r3, #0]
 8007840:	00da      	lsls	r2, r3, #3
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	4413      	add	r3, r2
 8007846:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800784a:	60fb      	str	r3, [r7, #12]
 800784c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007850:	b29a      	uxth	r2, r3
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	801a      	strh	r2, [r3, #0]
 8007856:	f000 bc6f 	b.w	8008138 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	78db      	ldrb	r3, [r3, #3]
 800785e:	2b02      	cmp	r3, #2
 8007860:	f040 831e 	bne.w	8007ea0 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	6a1a      	ldr	r2, [r3, #32]
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	691b      	ldr	r3, [r3, #16]
 800786c:	429a      	cmp	r2, r3
 800786e:	f240 82cf 	bls.w	8007e10 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	4413      	add	r3, r2
 800787c:	881b      	ldrh	r3, [r3, #0]
 800787e:	b29b      	uxth	r3, r3
 8007880:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007884:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007888:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800788c:	687a      	ldr	r2, [r7, #4]
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	781b      	ldrb	r3, [r3, #0]
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	441a      	add	r2, r3
 8007896:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800789a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800789e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078a2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80078a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	6a1a      	ldr	r2, [r3, #32]
 80078b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078b6:	1ad2      	subs	r2, r2, r3
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80078bc:	687a      	ldr	r2, [r7, #4]
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	781b      	ldrb	r3, [r3, #0]
 80078c2:	009b      	lsls	r3, r3, #2
 80078c4:	4413      	add	r3, r2
 80078c6:	881b      	ldrh	r3, [r3, #0]
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	f000 814f 	beq.w	8007b72 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	785b      	ldrb	r3, [r3, #1]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d16b      	bne.n	80079b8 <USB_EPStartXfer+0x1de>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	461a      	mov	r2, r3
 80078ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078f0:	4413      	add	r3, r2
 80078f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	781b      	ldrb	r3, [r3, #0]
 80078f8:	00da      	lsls	r2, r3, #3
 80078fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078fc:	4413      	add	r3, r2
 80078fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007902:	627b      	str	r3, [r7, #36]	@ 0x24
 8007904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007906:	881b      	ldrh	r3, [r3, #0]
 8007908:	b29b      	uxth	r3, r3
 800790a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800790e:	b29a      	uxth	r2, r3
 8007910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007912:	801a      	strh	r2, [r3, #0]
 8007914:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007918:	2b00      	cmp	r3, #0
 800791a:	d10a      	bne.n	8007932 <USB_EPStartXfer+0x158>
 800791c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800791e:	881b      	ldrh	r3, [r3, #0]
 8007920:	b29b      	uxth	r3, r3
 8007922:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007926:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800792a:	b29a      	uxth	r2, r3
 800792c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800792e:	801a      	strh	r2, [r3, #0]
 8007930:	e05b      	b.n	80079ea <USB_EPStartXfer+0x210>
 8007932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007936:	2b3e      	cmp	r3, #62	@ 0x3e
 8007938:	d81c      	bhi.n	8007974 <USB_EPStartXfer+0x19a>
 800793a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800793e:	085b      	lsrs	r3, r3, #1
 8007940:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007944:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007948:	f003 0301 	and.w	r3, r3, #1
 800794c:	2b00      	cmp	r3, #0
 800794e:	d004      	beq.n	800795a <USB_EPStartXfer+0x180>
 8007950:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007954:	3301      	adds	r3, #1
 8007956:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800795a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800795c:	881b      	ldrh	r3, [r3, #0]
 800795e:	b29a      	uxth	r2, r3
 8007960:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007964:	b29b      	uxth	r3, r3
 8007966:	029b      	lsls	r3, r3, #10
 8007968:	b29b      	uxth	r3, r3
 800796a:	4313      	orrs	r3, r2
 800796c:	b29a      	uxth	r2, r3
 800796e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007970:	801a      	strh	r2, [r3, #0]
 8007972:	e03a      	b.n	80079ea <USB_EPStartXfer+0x210>
 8007974:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007978:	095b      	lsrs	r3, r3, #5
 800797a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800797e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007982:	f003 031f 	and.w	r3, r3, #31
 8007986:	2b00      	cmp	r3, #0
 8007988:	d104      	bne.n	8007994 <USB_EPStartXfer+0x1ba>
 800798a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800798e:	3b01      	subs	r3, #1
 8007990:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007996:	881b      	ldrh	r3, [r3, #0]
 8007998:	b29a      	uxth	r2, r3
 800799a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800799e:	b29b      	uxth	r3, r3
 80079a0:	029b      	lsls	r3, r3, #10
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	4313      	orrs	r3, r2
 80079a6:	b29b      	uxth	r3, r3
 80079a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079b0:	b29a      	uxth	r2, r3
 80079b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b4:	801a      	strh	r2, [r3, #0]
 80079b6:	e018      	b.n	80079ea <USB_EPStartXfer+0x210>
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	785b      	ldrb	r3, [r3, #1]
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d114      	bne.n	80079ea <USB_EPStartXfer+0x210>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80079c6:	b29b      	uxth	r3, r3
 80079c8:	461a      	mov	r2, r3
 80079ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079cc:	4413      	add	r3, r2
 80079ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	00da      	lsls	r2, r3, #3
 80079d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d8:	4413      	add	r3, r2
 80079da:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80079de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079e4:	b29a      	uxth	r2, r3
 80079e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079e8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	895b      	ldrh	r3, [r3, #10]
 80079ee:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	6959      	ldr	r1, [r3, #20]
 80079f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079fa:	b29b      	uxth	r3, r3
 80079fc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f000 fdce 	bl	80085a2 <USB_WritePMA>
            ep->xfer_buff += len;
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	695a      	ldr	r2, [r3, #20]
 8007a0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a0e:	441a      	add	r2, r3
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	6a1a      	ldr	r2, [r3, #32]
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	691b      	ldr	r3, [r3, #16]
 8007a1c:	429a      	cmp	r2, r3
 8007a1e:	d907      	bls.n	8007a30 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	6a1a      	ldr	r2, [r3, #32]
 8007a24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a28:	1ad2      	subs	r2, r2, r3
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	621a      	str	r2, [r3, #32]
 8007a2e:	e006      	b.n	8007a3e <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	6a1b      	ldr	r3, [r3, #32]
 8007a34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	785b      	ldrb	r3, [r3, #1]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d16b      	bne.n	8007b1e <USB_EPStartXfer+0x344>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	61bb      	str	r3, [r7, #24]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	461a      	mov	r2, r3
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	4413      	add	r3, r2
 8007a58:	61bb      	str	r3, [r7, #24]
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	781b      	ldrb	r3, [r3, #0]
 8007a5e:	00da      	lsls	r2, r3, #3
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	4413      	add	r3, r2
 8007a64:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007a68:	617b      	str	r3, [r7, #20]
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	881b      	ldrh	r3, [r3, #0]
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a74:	b29a      	uxth	r2, r3
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	801a      	strh	r2, [r3, #0]
 8007a7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d10a      	bne.n	8007a98 <USB_EPStartXfer+0x2be>
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	881b      	ldrh	r3, [r3, #0]
 8007a86:	b29b      	uxth	r3, r3
 8007a88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a90:	b29a      	uxth	r2, r3
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	801a      	strh	r2, [r3, #0]
 8007a96:	e05d      	b.n	8007b54 <USB_EPStartXfer+0x37a>
 8007a98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a9c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007a9e:	d81c      	bhi.n	8007ada <USB_EPStartXfer+0x300>
 8007aa0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007aa4:	085b      	lsrs	r3, r3, #1
 8007aa6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007aaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007aae:	f003 0301 	and.w	r3, r3, #1
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d004      	beq.n	8007ac0 <USB_EPStartXfer+0x2e6>
 8007ab6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007aba:	3301      	adds	r3, #1
 8007abc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	881b      	ldrh	r3, [r3, #0]
 8007ac4:	b29a      	uxth	r2, r3
 8007ac6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007aca:	b29b      	uxth	r3, r3
 8007acc:	029b      	lsls	r3, r3, #10
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	b29a      	uxth	r2, r3
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	801a      	strh	r2, [r3, #0]
 8007ad8:	e03c      	b.n	8007b54 <USB_EPStartXfer+0x37a>
 8007ada:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ade:	095b      	lsrs	r3, r3, #5
 8007ae0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007ae4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ae8:	f003 031f 	and.w	r3, r3, #31
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d104      	bne.n	8007afa <USB_EPStartXfer+0x320>
 8007af0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007af4:	3b01      	subs	r3, #1
 8007af6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	881b      	ldrh	r3, [r3, #0]
 8007afe:	b29a      	uxth	r2, r3
 8007b00:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	029b      	lsls	r3, r3, #10
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b16:	b29a      	uxth	r2, r3
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	801a      	strh	r2, [r3, #0]
 8007b1c:	e01a      	b.n	8007b54 <USB_EPStartXfer+0x37a>
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	785b      	ldrb	r3, [r3, #1]
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d116      	bne.n	8007b54 <USB_EPStartXfer+0x37a>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	623b      	str	r3, [r7, #32]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	461a      	mov	r2, r3
 8007b34:	6a3b      	ldr	r3, [r7, #32]
 8007b36:	4413      	add	r3, r2
 8007b38:	623b      	str	r3, [r7, #32]
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	781b      	ldrb	r3, [r3, #0]
 8007b3e:	00da      	lsls	r2, r3, #3
 8007b40:	6a3b      	ldr	r3, [r7, #32]
 8007b42:	4413      	add	r3, r2
 8007b44:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007b48:	61fb      	str	r3, [r7, #28]
 8007b4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b4e:	b29a      	uxth	r2, r3
 8007b50:	69fb      	ldr	r3, [r7, #28]
 8007b52:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	891b      	ldrh	r3, [r3, #8]
 8007b58:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	6959      	ldr	r1, [r3, #20]
 8007b60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 fd19 	bl	80085a2 <USB_WritePMA>
 8007b70:	e2e2      	b.n	8008138 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	785b      	ldrb	r3, [r3, #1]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d16b      	bne.n	8007c52 <USB_EPStartXfer+0x478>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b84:	b29b      	uxth	r3, r3
 8007b86:	461a      	mov	r2, r3
 8007b88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b8a:	4413      	add	r3, r2
 8007b8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	781b      	ldrb	r3, [r3, #0]
 8007b92:	00da      	lsls	r2, r3, #3
 8007b94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b96:	4413      	add	r3, r2
 8007b98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007b9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ba0:	881b      	ldrh	r3, [r3, #0]
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ba8:	b29a      	uxth	r2, r3
 8007baa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bac:	801a      	strh	r2, [r3, #0]
 8007bae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d10a      	bne.n	8007bcc <USB_EPStartXfer+0x3f2>
 8007bb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bb8:	881b      	ldrh	r3, [r3, #0]
 8007bba:	b29b      	uxth	r3, r3
 8007bbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bc4:	b29a      	uxth	r2, r3
 8007bc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bc8:	801a      	strh	r2, [r3, #0]
 8007bca:	e05d      	b.n	8007c88 <USB_EPStartXfer+0x4ae>
 8007bcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bd0:	2b3e      	cmp	r3, #62	@ 0x3e
 8007bd2:	d81c      	bhi.n	8007c0e <USB_EPStartXfer+0x434>
 8007bd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bd8:	085b      	lsrs	r3, r3, #1
 8007bda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007bde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007be2:	f003 0301 	and.w	r3, r3, #1
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d004      	beq.n	8007bf4 <USB_EPStartXfer+0x41a>
 8007bea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007bee:	3301      	adds	r3, #1
 8007bf0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007bf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bf6:	881b      	ldrh	r3, [r3, #0]
 8007bf8:	b29a      	uxth	r2, r3
 8007bfa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	029b      	lsls	r3, r3, #10
 8007c02:	b29b      	uxth	r3, r3
 8007c04:	4313      	orrs	r3, r2
 8007c06:	b29a      	uxth	r2, r3
 8007c08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c0a:	801a      	strh	r2, [r3, #0]
 8007c0c:	e03c      	b.n	8007c88 <USB_EPStartXfer+0x4ae>
 8007c0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c12:	095b      	lsrs	r3, r3, #5
 8007c14:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007c18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c1c:	f003 031f 	and.w	r3, r3, #31
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d104      	bne.n	8007c2e <USB_EPStartXfer+0x454>
 8007c24:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007c28:	3b01      	subs	r3, #1
 8007c2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007c2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c30:	881b      	ldrh	r3, [r3, #0]
 8007c32:	b29a      	uxth	r2, r3
 8007c34:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	029b      	lsls	r3, r3, #10
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	b29b      	uxth	r3, r3
 8007c42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c4a:	b29a      	uxth	r2, r3
 8007c4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c4e:	801a      	strh	r2, [r3, #0]
 8007c50:	e01a      	b.n	8007c88 <USB_EPStartXfer+0x4ae>
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	785b      	ldrb	r3, [r3, #1]
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d116      	bne.n	8007c88 <USB_EPStartXfer+0x4ae>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	461a      	mov	r2, r3
 8007c68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c6a:	4413      	add	r3, r2
 8007c6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	00da      	lsls	r2, r3, #3
 8007c74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c76:	4413      	add	r3, r2
 8007c78:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007c7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c82:	b29a      	uxth	r2, r3
 8007c84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c86:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	891b      	ldrh	r3, [r3, #8]
 8007c8c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	6959      	ldr	r1, [r3, #20]
 8007c94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 fc7f 	bl	80085a2 <USB_WritePMA>
            ep->xfer_buff += len;
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	695a      	ldr	r2, [r3, #20]
 8007ca8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cac:	441a      	add	r2, r3
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	6a1a      	ldr	r2, [r3, #32]
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	691b      	ldr	r3, [r3, #16]
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d907      	bls.n	8007cce <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	6a1a      	ldr	r2, [r3, #32]
 8007cc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cc6:	1ad2      	subs	r2, r2, r3
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	621a      	str	r2, [r3, #32]
 8007ccc:	e006      	b.n	8007cdc <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	785b      	ldrb	r3, [r3, #1]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d16b      	bne.n	8007dc0 <USB_EPStartXfer+0x5e6>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007cf2:	b29b      	uxth	r3, r3
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cf8:	4413      	add	r3, r2
 8007cfa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	781b      	ldrb	r3, [r3, #0]
 8007d00:	00da      	lsls	r2, r3, #3
 8007d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d04:	4413      	add	r3, r2
 8007d06:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d0e:	881b      	ldrh	r3, [r3, #0]
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d16:	b29a      	uxth	r2, r3
 8007d18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d1a:	801a      	strh	r2, [r3, #0]
 8007d1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d10a      	bne.n	8007d3a <USB_EPStartXfer+0x560>
 8007d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d26:	881b      	ldrh	r3, [r3, #0]
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d32:	b29a      	uxth	r2, r3
 8007d34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d36:	801a      	strh	r2, [r3, #0]
 8007d38:	e05b      	b.n	8007df2 <USB_EPStartXfer+0x618>
 8007d3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d3e:	2b3e      	cmp	r3, #62	@ 0x3e
 8007d40:	d81c      	bhi.n	8007d7c <USB_EPStartXfer+0x5a2>
 8007d42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d46:	085b      	lsrs	r3, r3, #1
 8007d48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d50:	f003 0301 	and.w	r3, r3, #1
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d004      	beq.n	8007d62 <USB_EPStartXfer+0x588>
 8007d58:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007d5c:	3301      	adds	r3, #1
 8007d5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d64:	881b      	ldrh	r3, [r3, #0]
 8007d66:	b29a      	uxth	r2, r3
 8007d68:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	029b      	lsls	r3, r3, #10
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	4313      	orrs	r3, r2
 8007d74:	b29a      	uxth	r2, r3
 8007d76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d78:	801a      	strh	r2, [r3, #0]
 8007d7a:	e03a      	b.n	8007df2 <USB_EPStartXfer+0x618>
 8007d7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d80:	095b      	lsrs	r3, r3, #5
 8007d82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d8a:	f003 031f 	and.w	r3, r3, #31
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d104      	bne.n	8007d9c <USB_EPStartXfer+0x5c2>
 8007d92:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007d96:	3b01      	subs	r3, #1
 8007d98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d9e:	881b      	ldrh	r3, [r3, #0]
 8007da0:	b29a      	uxth	r2, r3
 8007da2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	029b      	lsls	r3, r3, #10
 8007daa:	b29b      	uxth	r3, r3
 8007dac:	4313      	orrs	r3, r2
 8007dae:	b29b      	uxth	r3, r3
 8007db0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007db4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007db8:	b29a      	uxth	r2, r3
 8007dba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dbc:	801a      	strh	r2, [r3, #0]
 8007dbe:	e018      	b.n	8007df2 <USB_EPStartXfer+0x618>
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	785b      	ldrb	r3, [r3, #1]
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d114      	bne.n	8007df2 <USB_EPStartXfer+0x618>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	461a      	mov	r2, r3
 8007dd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007dd4:	4413      	add	r3, r2
 8007dd6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	781b      	ldrb	r3, [r3, #0]
 8007ddc:	00da      	lsls	r2, r3, #3
 8007dde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007de0:	4413      	add	r3, r2
 8007de2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007de8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dec:	b29a      	uxth	r2, r3
 8007dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007df0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	895b      	ldrh	r3, [r3, #10]
 8007df6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	6959      	ldr	r1, [r3, #20]
 8007dfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f000 fbca 	bl	80085a2 <USB_WritePMA>
 8007e0e:	e193      	b.n	8008138 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	6a1b      	ldr	r3, [r3, #32]
 8007e14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	781b      	ldrb	r3, [r3, #0]
 8007e1e:	009b      	lsls	r3, r3, #2
 8007e20:	4413      	add	r3, r2
 8007e22:	881b      	ldrh	r3, [r3, #0]
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007e2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e2e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007e32:	687a      	ldr	r2, [r7, #4]
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	781b      	ldrb	r3, [r3, #0]
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	441a      	add	r2, r3
 8007e3c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007e40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	461a      	mov	r2, r3
 8007e62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e64:	4413      	add	r3, r2
 8007e66:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	781b      	ldrb	r3, [r3, #0]
 8007e6c:	00da      	lsls	r2, r3, #3
 8007e6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e70:	4413      	add	r3, r2
 8007e72:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007e76:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e7c:	b29a      	uxth	r2, r3
 8007e7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e80:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	891b      	ldrh	r3, [r3, #8]
 8007e86:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	6959      	ldr	r1, [r3, #20]
 8007e8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e92:	b29b      	uxth	r3, r3
 8007e94:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f000 fb82 	bl	80085a2 <USB_WritePMA>
 8007e9e:	e14b      	b.n	8008138 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	6a1a      	ldr	r2, [r3, #32]
 8007ea4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ea8:	1ad2      	subs	r2, r2, r3
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	781b      	ldrb	r3, [r3, #0]
 8007eb4:	009b      	lsls	r3, r3, #2
 8007eb6:	4413      	add	r3, r2
 8007eb8:	881b      	ldrh	r3, [r3, #0]
 8007eba:	b29b      	uxth	r3, r3
 8007ebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	f000 809a 	beq.w	8007ffa <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	673b      	str	r3, [r7, #112]	@ 0x70
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	785b      	ldrb	r3, [r3, #1]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d16b      	bne.n	8007faa <USB_EPStartXfer+0x7d0>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	461a      	mov	r2, r3
 8007ee0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007ee2:	4413      	add	r3, r2
 8007ee4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	781b      	ldrb	r3, [r3, #0]
 8007eea:	00da      	lsls	r2, r3, #3
 8007eec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007eee:	4413      	add	r3, r2
 8007ef0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007ef4:	667b      	str	r3, [r7, #100]	@ 0x64
 8007ef6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ef8:	881b      	ldrh	r3, [r3, #0]
 8007efa:	b29b      	uxth	r3, r3
 8007efc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f00:	b29a      	uxth	r2, r3
 8007f02:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f04:	801a      	strh	r2, [r3, #0]
 8007f06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d10a      	bne.n	8007f24 <USB_EPStartXfer+0x74a>
 8007f0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f10:	881b      	ldrh	r3, [r3, #0]
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f1c:	b29a      	uxth	r2, r3
 8007f1e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f20:	801a      	strh	r2, [r3, #0]
 8007f22:	e05b      	b.n	8007fdc <USB_EPStartXfer+0x802>
 8007f24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f28:	2b3e      	cmp	r3, #62	@ 0x3e
 8007f2a:	d81c      	bhi.n	8007f66 <USB_EPStartXfer+0x78c>
 8007f2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f30:	085b      	lsrs	r3, r3, #1
 8007f32:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f3a:	f003 0301 	and.w	r3, r3, #1
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d004      	beq.n	8007f4c <USB_EPStartXfer+0x772>
 8007f42:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f46:	3301      	adds	r3, #1
 8007f48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f4e:	881b      	ldrh	r3, [r3, #0]
 8007f50:	b29a      	uxth	r2, r3
 8007f52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f56:	b29b      	uxth	r3, r3
 8007f58:	029b      	lsls	r3, r3, #10
 8007f5a:	b29b      	uxth	r3, r3
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	b29a      	uxth	r2, r3
 8007f60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f62:	801a      	strh	r2, [r3, #0]
 8007f64:	e03a      	b.n	8007fdc <USB_EPStartXfer+0x802>
 8007f66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f6a:	095b      	lsrs	r3, r3, #5
 8007f6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f74:	f003 031f 	and.w	r3, r3, #31
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d104      	bne.n	8007f86 <USB_EPStartXfer+0x7ac>
 8007f7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f80:	3b01      	subs	r3, #1
 8007f82:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f88:	881b      	ldrh	r3, [r3, #0]
 8007f8a:	b29a      	uxth	r2, r3
 8007f8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	029b      	lsls	r3, r3, #10
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	4313      	orrs	r3, r2
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007fa2:	b29a      	uxth	r2, r3
 8007fa4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007fa6:	801a      	strh	r2, [r3, #0]
 8007fa8:	e018      	b.n	8007fdc <USB_EPStartXfer+0x802>
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	785b      	ldrb	r3, [r3, #1]
 8007fae:	2b01      	cmp	r3, #1
 8007fb0:	d114      	bne.n	8007fdc <USB_EPStartXfer+0x802>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007fb8:	b29b      	uxth	r3, r3
 8007fba:	461a      	mov	r2, r3
 8007fbc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007fbe:	4413      	add	r3, r2
 8007fc0:	673b      	str	r3, [r7, #112]	@ 0x70
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	781b      	ldrb	r3, [r3, #0]
 8007fc6:	00da      	lsls	r2, r3, #3
 8007fc8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007fca:	4413      	add	r3, r2
 8007fcc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007fd0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007fd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fd6:	b29a      	uxth	r2, r3
 8007fd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fda:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	895b      	ldrh	r3, [r3, #10]
 8007fe0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	6959      	ldr	r1, [r3, #20]
 8007fe8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f000 fad5 	bl	80085a2 <USB_WritePMA>
 8007ff8:	e09e      	b.n	8008138 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	785b      	ldrb	r3, [r3, #1]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d16b      	bne.n	80080da <USB_EPStartXfer+0x900>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800800c:	b29b      	uxth	r3, r3
 800800e:	461a      	mov	r2, r3
 8008010:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008012:	4413      	add	r3, r2
 8008014:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	00da      	lsls	r2, r3, #3
 800801c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800801e:	4413      	add	r3, r2
 8008020:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008024:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008026:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008028:	881b      	ldrh	r3, [r3, #0]
 800802a:	b29b      	uxth	r3, r3
 800802c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008030:	b29a      	uxth	r2, r3
 8008032:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008034:	801a      	strh	r2, [r3, #0]
 8008036:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800803a:	2b00      	cmp	r3, #0
 800803c:	d10a      	bne.n	8008054 <USB_EPStartXfer+0x87a>
 800803e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008040:	881b      	ldrh	r3, [r3, #0]
 8008042:	b29b      	uxth	r3, r3
 8008044:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008048:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800804c:	b29a      	uxth	r2, r3
 800804e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008050:	801a      	strh	r2, [r3, #0]
 8008052:	e063      	b.n	800811c <USB_EPStartXfer+0x942>
 8008054:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008058:	2b3e      	cmp	r3, #62	@ 0x3e
 800805a:	d81c      	bhi.n	8008096 <USB_EPStartXfer+0x8bc>
 800805c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008060:	085b      	lsrs	r3, r3, #1
 8008062:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008066:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800806a:	f003 0301 	and.w	r3, r3, #1
 800806e:	2b00      	cmp	r3, #0
 8008070:	d004      	beq.n	800807c <USB_EPStartXfer+0x8a2>
 8008072:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008076:	3301      	adds	r3, #1
 8008078:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800807c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800807e:	881b      	ldrh	r3, [r3, #0]
 8008080:	b29a      	uxth	r2, r3
 8008082:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008086:	b29b      	uxth	r3, r3
 8008088:	029b      	lsls	r3, r3, #10
 800808a:	b29b      	uxth	r3, r3
 800808c:	4313      	orrs	r3, r2
 800808e:	b29a      	uxth	r2, r3
 8008090:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008092:	801a      	strh	r2, [r3, #0]
 8008094:	e042      	b.n	800811c <USB_EPStartXfer+0x942>
 8008096:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800809a:	095b      	lsrs	r3, r3, #5
 800809c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80080a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80080a4:	f003 031f 	and.w	r3, r3, #31
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d104      	bne.n	80080b6 <USB_EPStartXfer+0x8dc>
 80080ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80080b0:	3b01      	subs	r3, #1
 80080b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80080b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080b8:	881b      	ldrh	r3, [r3, #0]
 80080ba:	b29a      	uxth	r2, r3
 80080bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	029b      	lsls	r3, r3, #10
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	4313      	orrs	r3, r2
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080d2:	b29a      	uxth	r2, r3
 80080d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080d6:	801a      	strh	r2, [r3, #0]
 80080d8:	e020      	b.n	800811c <USB_EPStartXfer+0x942>
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	785b      	ldrb	r3, [r3, #1]
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d11c      	bne.n	800811c <USB_EPStartXfer+0x942>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080ee:	b29b      	uxth	r3, r3
 80080f0:	461a      	mov	r2, r3
 80080f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80080f6:	4413      	add	r3, r2
 80080f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	781b      	ldrb	r3, [r3, #0]
 8008100:	00da      	lsls	r2, r3, #3
 8008102:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008106:	4413      	add	r3, r2
 8008108:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800810c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008110:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008114:	b29a      	uxth	r2, r3
 8008116:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800811a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	891b      	ldrh	r3, [r3, #8]
 8008120:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	6959      	ldr	r1, [r3, #20]
 8008128:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800812c:	b29b      	uxth	r3, r3
 800812e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 fa35 	bl	80085a2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008138:	687a      	ldr	r2, [r7, #4]
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	009b      	lsls	r3, r3, #2
 8008140:	4413      	add	r3, r2
 8008142:	881b      	ldrh	r3, [r3, #0]
 8008144:	b29b      	uxth	r3, r3
 8008146:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800814a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800814e:	817b      	strh	r3, [r7, #10]
 8008150:	897b      	ldrh	r3, [r7, #10]
 8008152:	f083 0310 	eor.w	r3, r3, #16
 8008156:	817b      	strh	r3, [r7, #10]
 8008158:	897b      	ldrh	r3, [r7, #10]
 800815a:	f083 0320 	eor.w	r3, r3, #32
 800815e:	817b      	strh	r3, [r7, #10]
 8008160:	687a      	ldr	r2, [r7, #4]
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	781b      	ldrb	r3, [r3, #0]
 8008166:	009b      	lsls	r3, r3, #2
 8008168:	441a      	add	r2, r3
 800816a:	897b      	ldrh	r3, [r7, #10]
 800816c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008170:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008174:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008178:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800817c:	b29b      	uxth	r3, r3
 800817e:	8013      	strh	r3, [r2, #0]
 8008180:	e0d5      	b.n	800832e <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	7b1b      	ldrb	r3, [r3, #12]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d156      	bne.n	8008238 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	699b      	ldr	r3, [r3, #24]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d122      	bne.n	80081d8 <USB_EPStartXfer+0x9fe>
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	78db      	ldrb	r3, [r3, #3]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d11e      	bne.n	80081d8 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800819a:	687a      	ldr	r2, [r7, #4]
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	781b      	ldrb	r3, [r3, #0]
 80081a0:	009b      	lsls	r3, r3, #2
 80081a2:	4413      	add	r3, r2
 80081a4:	881b      	ldrh	r3, [r3, #0]
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081b0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	781b      	ldrb	r3, [r3, #0]
 80081ba:	009b      	lsls	r3, r3, #2
 80081bc:	441a      	add	r2, r3
 80081be:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80081c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081ca:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80081ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081d2:	b29b      	uxth	r3, r3
 80081d4:	8013      	strh	r3, [r2, #0]
 80081d6:	e01d      	b.n	8008214 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 80081d8:	687a      	ldr	r2, [r7, #4]
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	781b      	ldrb	r3, [r3, #0]
 80081de:	009b      	lsls	r3, r3, #2
 80081e0:	4413      	add	r3, r2
 80081e2:	881b      	ldrh	r3, [r3, #0]
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80081ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081ee:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	781b      	ldrb	r3, [r3, #0]
 80081f8:	009b      	lsls	r3, r3, #2
 80081fa:	441a      	add	r2, r3
 80081fc:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8008200:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008204:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008208:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800820c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008210:	b29b      	uxth	r3, r3
 8008212:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	699a      	ldr	r2, [r3, #24]
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	691b      	ldr	r3, [r3, #16]
 800821c:	429a      	cmp	r2, r3
 800821e:	d907      	bls.n	8008230 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	699a      	ldr	r2, [r3, #24]
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	691b      	ldr	r3, [r3, #16]
 8008228:	1ad2      	subs	r2, r2, r3
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	619a      	str	r2, [r3, #24]
 800822e:	e054      	b.n	80082da <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	2200      	movs	r2, #0
 8008234:	619a      	str	r2, [r3, #24]
 8008236:	e050      	b.n	80082da <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	78db      	ldrb	r3, [r3, #3]
 800823c:	2b02      	cmp	r3, #2
 800823e:	d142      	bne.n	80082c6 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	69db      	ldr	r3, [r3, #28]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d048      	beq.n	80082da <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008248:	687a      	ldr	r2, [r7, #4]
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	781b      	ldrb	r3, [r3, #0]
 800824e:	009b      	lsls	r3, r3, #2
 8008250:	4413      	add	r3, r2
 8008252:	881b      	ldrh	r3, [r3, #0]
 8008254:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008258:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800825c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008260:	2b00      	cmp	r3, #0
 8008262:	d005      	beq.n	8008270 <USB_EPStartXfer+0xa96>
 8008264:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800826c:	2b00      	cmp	r3, #0
 800826e:	d10b      	bne.n	8008288 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008270:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008274:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008278:	2b00      	cmp	r3, #0
 800827a:	d12e      	bne.n	80082da <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800827c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008284:	2b00      	cmp	r3, #0
 8008286:	d128      	bne.n	80082da <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008288:	687a      	ldr	r2, [r7, #4]
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	781b      	ldrb	r3, [r3, #0]
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	4413      	add	r3, r2
 8008292:	881b      	ldrh	r3, [r3, #0]
 8008294:	b29b      	uxth	r3, r3
 8008296:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800829a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800829e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	781b      	ldrb	r3, [r3, #0]
 80082a8:	009b      	lsls	r3, r3, #2
 80082aa:	441a      	add	r2, r3
 80082ac:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80082b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082bc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	8013      	strh	r3, [r2, #0]
 80082c4:	e009      	b.n	80082da <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	78db      	ldrb	r3, [r3, #3]
 80082ca:	2b01      	cmp	r3, #1
 80082cc:	d103      	bne.n	80082d6 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	2200      	movs	r2, #0
 80082d2:	619a      	str	r2, [r3, #24]
 80082d4:	e001      	b.n	80082da <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 80082d6:	2301      	movs	r3, #1
 80082d8:	e02a      	b.n	8008330 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80082da:	687a      	ldr	r2, [r7, #4]
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	781b      	ldrb	r3, [r3, #0]
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	4413      	add	r3, r2
 80082e4:	881b      	ldrh	r3, [r3, #0]
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80082ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082f0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80082f4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80082f8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80082fc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008300:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008304:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008308:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800830c:	687a      	ldr	r2, [r7, #4]
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	781b      	ldrb	r3, [r3, #0]
 8008312:	009b      	lsls	r3, r3, #2
 8008314:	441a      	add	r2, r3
 8008316:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800831a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800831e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008322:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008326:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800832a:	b29b      	uxth	r3, r3
 800832c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800832e:	2300      	movs	r3, #0
}
 8008330:	4618      	mov	r0, r3
 8008332:	37b0      	adds	r7, #176	@ 0xb0
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008338:	b480      	push	{r7}
 800833a:	b085      	sub	sp, #20
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
 8008340:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	785b      	ldrb	r3, [r3, #1]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d020      	beq.n	800838c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	781b      	ldrb	r3, [r3, #0]
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	4413      	add	r3, r2
 8008354:	881b      	ldrh	r3, [r3, #0]
 8008356:	b29b      	uxth	r3, r3
 8008358:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800835c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008360:	81bb      	strh	r3, [r7, #12]
 8008362:	89bb      	ldrh	r3, [r7, #12]
 8008364:	f083 0310 	eor.w	r3, r3, #16
 8008368:	81bb      	strh	r3, [r7, #12]
 800836a:	687a      	ldr	r2, [r7, #4]
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	009b      	lsls	r3, r3, #2
 8008372:	441a      	add	r2, r3
 8008374:	89bb      	ldrh	r3, [r7, #12]
 8008376:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800837a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800837e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008382:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008386:	b29b      	uxth	r3, r3
 8008388:	8013      	strh	r3, [r2, #0]
 800838a:	e01f      	b.n	80083cc <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800838c:	687a      	ldr	r2, [r7, #4]
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	009b      	lsls	r3, r3, #2
 8008394:	4413      	add	r3, r2
 8008396:	881b      	ldrh	r3, [r3, #0]
 8008398:	b29b      	uxth	r3, r3
 800839a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800839e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083a2:	81fb      	strh	r3, [r7, #14]
 80083a4:	89fb      	ldrh	r3, [r7, #14]
 80083a6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80083aa:	81fb      	strh	r3, [r7, #14]
 80083ac:	687a      	ldr	r2, [r7, #4]
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	781b      	ldrb	r3, [r3, #0]
 80083b2:	009b      	lsls	r3, r3, #2
 80083b4:	441a      	add	r2, r3
 80083b6:	89fb      	ldrh	r3, [r7, #14]
 80083b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083c8:	b29b      	uxth	r3, r3
 80083ca:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80083cc:	2300      	movs	r3, #0
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3714      	adds	r7, #20
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr

080083da <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80083da:	b480      	push	{r7}
 80083dc:	b087      	sub	sp, #28
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
 80083e2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	785b      	ldrb	r3, [r3, #1]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d04c      	beq.n	8008486 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80083ec:	687a      	ldr	r2, [r7, #4]
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	4413      	add	r3, r2
 80083f6:	881b      	ldrh	r3, [r3, #0]
 80083f8:	823b      	strh	r3, [r7, #16]
 80083fa:	8a3b      	ldrh	r3, [r7, #16]
 80083fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008400:	2b00      	cmp	r3, #0
 8008402:	d01b      	beq.n	800843c <USB_EPClearStall+0x62>
 8008404:	687a      	ldr	r2, [r7, #4]
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	009b      	lsls	r3, r3, #2
 800840c:	4413      	add	r3, r2
 800840e:	881b      	ldrh	r3, [r3, #0]
 8008410:	b29b      	uxth	r3, r3
 8008412:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008416:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800841a:	81fb      	strh	r3, [r7, #14]
 800841c:	687a      	ldr	r2, [r7, #4]
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	781b      	ldrb	r3, [r3, #0]
 8008422:	009b      	lsls	r3, r3, #2
 8008424:	441a      	add	r2, r3
 8008426:	89fb      	ldrh	r3, [r7, #14]
 8008428:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800842c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008430:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008434:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008438:	b29b      	uxth	r3, r3
 800843a:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	78db      	ldrb	r3, [r3, #3]
 8008440:	2b01      	cmp	r3, #1
 8008442:	d06c      	beq.n	800851e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	781b      	ldrb	r3, [r3, #0]
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	4413      	add	r3, r2
 800844e:	881b      	ldrh	r3, [r3, #0]
 8008450:	b29b      	uxth	r3, r3
 8008452:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008456:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800845a:	81bb      	strh	r3, [r7, #12]
 800845c:	89bb      	ldrh	r3, [r7, #12]
 800845e:	f083 0320 	eor.w	r3, r3, #32
 8008462:	81bb      	strh	r3, [r7, #12]
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	781b      	ldrb	r3, [r3, #0]
 800846a:	009b      	lsls	r3, r3, #2
 800846c:	441a      	add	r2, r3
 800846e:	89bb      	ldrh	r3, [r7, #12]
 8008470:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008474:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008478:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800847c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008480:	b29b      	uxth	r3, r3
 8008482:	8013      	strh	r3, [r2, #0]
 8008484:	e04b      	b.n	800851e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008486:	687a      	ldr	r2, [r7, #4]
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	781b      	ldrb	r3, [r3, #0]
 800848c:	009b      	lsls	r3, r3, #2
 800848e:	4413      	add	r3, r2
 8008490:	881b      	ldrh	r3, [r3, #0]
 8008492:	82fb      	strh	r3, [r7, #22]
 8008494:	8afb      	ldrh	r3, [r7, #22]
 8008496:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800849a:	2b00      	cmp	r3, #0
 800849c:	d01b      	beq.n	80084d6 <USB_EPClearStall+0xfc>
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	009b      	lsls	r3, r3, #2
 80084a6:	4413      	add	r3, r2
 80084a8:	881b      	ldrh	r3, [r3, #0]
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084b4:	82bb      	strh	r3, [r7, #20]
 80084b6:	687a      	ldr	r2, [r7, #4]
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	009b      	lsls	r3, r3, #2
 80084be:	441a      	add	r2, r3
 80084c0:	8abb      	ldrh	r3, [r7, #20]
 80084c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084ca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80084ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80084d6:	687a      	ldr	r2, [r7, #4]
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	009b      	lsls	r3, r3, #2
 80084de:	4413      	add	r3, r2
 80084e0:	881b      	ldrh	r3, [r3, #0]
 80084e2:	b29b      	uxth	r3, r3
 80084e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80084e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084ec:	827b      	strh	r3, [r7, #18]
 80084ee:	8a7b      	ldrh	r3, [r7, #18]
 80084f0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80084f4:	827b      	strh	r3, [r7, #18]
 80084f6:	8a7b      	ldrh	r3, [r7, #18]
 80084f8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80084fc:	827b      	strh	r3, [r7, #18]
 80084fe:	687a      	ldr	r2, [r7, #4]
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	781b      	ldrb	r3, [r3, #0]
 8008504:	009b      	lsls	r3, r3, #2
 8008506:	441a      	add	r2, r3
 8008508:	8a7b      	ldrh	r3, [r7, #18]
 800850a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800850e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008512:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008516:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800851a:	b29b      	uxth	r3, r3
 800851c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800851e:	2300      	movs	r3, #0
}
 8008520:	4618      	mov	r0, r3
 8008522:	371c      	adds	r7, #28
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr

0800852c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800852c:	b480      	push	{r7}
 800852e:	b083      	sub	sp, #12
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	460b      	mov	r3, r1
 8008536:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008538:	78fb      	ldrb	r3, [r7, #3]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d103      	bne.n	8008546 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2280      	movs	r2, #128	@ 0x80
 8008542:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8008546:	2300      	movs	r3, #0
}
 8008548:	4618      	mov	r0, r3
 800854a:	370c      	adds	r7, #12
 800854c:	46bd      	mov	sp, r7
 800854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008552:	4770      	bx	lr

08008554 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008554:	b480      	push	{r7}
 8008556:	b083      	sub	sp, #12
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008562:	b29b      	uxth	r3, r3
 8008564:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008568:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800856c:	b29a      	uxth	r2, r3
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8008574:	2300      	movs	r3, #0
}
 8008576:	4618      	mov	r0, r3
 8008578:	370c      	adds	r7, #12
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr

08008582 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8008582:	b480      	push	{r7}
 8008584:	b085      	sub	sp, #20
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008590:	b29b      	uxth	r3, r3
 8008592:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008594:	68fb      	ldr	r3, [r7, #12]
}
 8008596:	4618      	mov	r0, r3
 8008598:	3714      	adds	r7, #20
 800859a:	46bd      	mov	sp, r7
 800859c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a0:	4770      	bx	lr

080085a2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80085a2:	b480      	push	{r7}
 80085a4:	b08b      	sub	sp, #44	@ 0x2c
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	60f8      	str	r0, [r7, #12]
 80085aa:	60b9      	str	r1, [r7, #8]
 80085ac:	4611      	mov	r1, r2
 80085ae:	461a      	mov	r2, r3
 80085b0:	460b      	mov	r3, r1
 80085b2:	80fb      	strh	r3, [r7, #6]
 80085b4:	4613      	mov	r3, r2
 80085b6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80085b8:	88bb      	ldrh	r3, [r7, #4]
 80085ba:	3301      	adds	r3, #1
 80085bc:	085b      	lsrs	r3, r3, #1
 80085be:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80085c8:	88fa      	ldrh	r2, [r7, #6]
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	4413      	add	r3, r2
 80085ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80085d2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80085d4:	69bb      	ldr	r3, [r7, #24]
 80085d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80085d8:	e01c      	b.n	8008614 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 80085da:	69fb      	ldr	r3, [r7, #28]
 80085dc:	781b      	ldrb	r3, [r3, #0]
 80085de:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80085e0:	69fb      	ldr	r3, [r7, #28]
 80085e2:	3301      	adds	r3, #1
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	b21b      	sxth	r3, r3
 80085e8:	021b      	lsls	r3, r3, #8
 80085ea:	b21a      	sxth	r2, r3
 80085ec:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80085f0:	4313      	orrs	r3, r2
 80085f2:	b21b      	sxth	r3, r3
 80085f4:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80085f6:	6a3b      	ldr	r3, [r7, #32]
 80085f8:	8a7a      	ldrh	r2, [r7, #18]
 80085fa:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80085fc:	6a3b      	ldr	r3, [r7, #32]
 80085fe:	3302      	adds	r3, #2
 8008600:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8008602:	69fb      	ldr	r3, [r7, #28]
 8008604:	3301      	adds	r3, #1
 8008606:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008608:	69fb      	ldr	r3, [r7, #28]
 800860a:	3301      	adds	r3, #1
 800860c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800860e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008610:	3b01      	subs	r3, #1
 8008612:	627b      	str	r3, [r7, #36]	@ 0x24
 8008614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008616:	2b00      	cmp	r3, #0
 8008618:	d1df      	bne.n	80085da <USB_WritePMA+0x38>
  }
}
 800861a:	bf00      	nop
 800861c:	bf00      	nop
 800861e:	372c      	adds	r7, #44	@ 0x2c
 8008620:	46bd      	mov	sp, r7
 8008622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008626:	4770      	bx	lr

08008628 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008628:	b480      	push	{r7}
 800862a:	b08b      	sub	sp, #44	@ 0x2c
 800862c:	af00      	add	r7, sp, #0
 800862e:	60f8      	str	r0, [r7, #12]
 8008630:	60b9      	str	r1, [r7, #8]
 8008632:	4611      	mov	r1, r2
 8008634:	461a      	mov	r2, r3
 8008636:	460b      	mov	r3, r1
 8008638:	80fb      	strh	r3, [r7, #6]
 800863a:	4613      	mov	r3, r2
 800863c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800863e:	88bb      	ldrh	r3, [r7, #4]
 8008640:	085b      	lsrs	r3, r3, #1
 8008642:	b29b      	uxth	r3, r3
 8008644:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800864e:	88fa      	ldrh	r2, [r7, #6]
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	4413      	add	r3, r2
 8008654:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008658:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800865a:	69bb      	ldr	r3, [r7, #24]
 800865c:	627b      	str	r3, [r7, #36]	@ 0x24
 800865e:	e018      	b.n	8008692 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008660:	6a3b      	ldr	r3, [r7, #32]
 8008662:	881b      	ldrh	r3, [r3, #0]
 8008664:	b29b      	uxth	r3, r3
 8008666:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008668:	6a3b      	ldr	r3, [r7, #32]
 800866a:	3302      	adds	r3, #2
 800866c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	b2da      	uxtb	r2, r3
 8008672:	69fb      	ldr	r3, [r7, #28]
 8008674:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008676:	69fb      	ldr	r3, [r7, #28]
 8008678:	3301      	adds	r3, #1
 800867a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	0a1b      	lsrs	r3, r3, #8
 8008680:	b2da      	uxtb	r2, r3
 8008682:	69fb      	ldr	r3, [r7, #28]
 8008684:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008686:	69fb      	ldr	r3, [r7, #28]
 8008688:	3301      	adds	r3, #1
 800868a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800868c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800868e:	3b01      	subs	r3, #1
 8008690:	627b      	str	r3, [r7, #36]	@ 0x24
 8008692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008694:	2b00      	cmp	r3, #0
 8008696:	d1e3      	bne.n	8008660 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8008698:	88bb      	ldrh	r3, [r7, #4]
 800869a:	f003 0301 	and.w	r3, r3, #1
 800869e:	b29b      	uxth	r3, r3
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d007      	beq.n	80086b4 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80086a4:	6a3b      	ldr	r3, [r7, #32]
 80086a6:	881b      	ldrh	r3, [r3, #0]
 80086a8:	b29b      	uxth	r3, r3
 80086aa:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80086ac:	693b      	ldr	r3, [r7, #16]
 80086ae:	b2da      	uxtb	r2, r3
 80086b0:	69fb      	ldr	r3, [r7, #28]
 80086b2:	701a      	strb	r2, [r3, #0]
  }
}
 80086b4:	bf00      	nop
 80086b6:	372c      	adds	r7, #44	@ 0x2c
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b084      	sub	sp, #16
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	460b      	mov	r3, r1
 80086ca:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80086cc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80086d0:	f002 f900 	bl	800a8d4 <USBD_static_malloc>
 80086d4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d105      	bne.n	80086e8 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2200      	movs	r2, #0
 80086e0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 80086e4:	2302      	movs	r3, #2
 80086e6:	e066      	b.n	80087b6 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	68fa      	ldr	r2, [r7, #12]
 80086ec:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	7c1b      	ldrb	r3, [r3, #16]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d119      	bne.n	800872c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80086f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80086fc:	2202      	movs	r2, #2
 80086fe:	2181      	movs	r1, #129	@ 0x81
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f001 ff8e 	bl	800a622 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2201      	movs	r2, #1
 800870a:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800870c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008710:	2202      	movs	r2, #2
 8008712:	2101      	movs	r1, #1
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f001 ff84 	bl	800a622 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2201      	movs	r2, #1
 800871e:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2210      	movs	r2, #16
 8008726:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800872a:	e016      	b.n	800875a <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800872c:	2340      	movs	r3, #64	@ 0x40
 800872e:	2202      	movs	r2, #2
 8008730:	2181      	movs	r1, #129	@ 0x81
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f001 ff75 	bl	800a622 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2201      	movs	r2, #1
 800873c:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800873e:	2340      	movs	r3, #64	@ 0x40
 8008740:	2202      	movs	r2, #2
 8008742:	2101      	movs	r1, #1
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f001 ff6c 	bl	800a622 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2201      	movs	r2, #1
 800874e:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2210      	movs	r2, #16
 8008756:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800875a:	2308      	movs	r3, #8
 800875c:	2203      	movs	r2, #3
 800875e:	2182      	movs	r1, #130	@ 0x82
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f001 ff5e 	bl	800a622 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2201      	movs	r2, #1
 800876a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	2200      	movs	r2, #0
 800877c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2200      	movs	r2, #0
 8008784:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	7c1b      	ldrb	r3, [r3, #16]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d109      	bne.n	80087a4 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008796:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800879a:	2101      	movs	r1, #1
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f002 f82f 	bl	800a800 <USBD_LL_PrepareReceive>
 80087a2:	e007      	b.n	80087b4 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80087aa:	2340      	movs	r3, #64	@ 0x40
 80087ac:	2101      	movs	r1, #1
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f002 f826 	bl	800a800 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80087b4:	2300      	movs	r3, #0
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3710      	adds	r7, #16
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}

080087be <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80087be:	b580      	push	{r7, lr}
 80087c0:	b082      	sub	sp, #8
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
 80087c6:	460b      	mov	r3, r1
 80087c8:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80087ca:	2181      	movs	r1, #129	@ 0x81
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f001 ff4e 	bl	800a66e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2200      	movs	r2, #0
 80087d6:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80087d8:	2101      	movs	r1, #1
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f001 ff47 	bl	800a66e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2200      	movs	r2, #0
 80087e4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80087e8:	2182      	movs	r1, #130	@ 0x82
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f001 ff3f 	bl	800a66e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2200      	movs	r2, #0
 80087f4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2200      	movs	r2, #0
 80087fc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008806:	2b00      	cmp	r3, #0
 8008808:	d00e      	beq.n	8008828 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800881a:	4618      	mov	r0, r3
 800881c:	f002 f868 	bl	800a8f0 <USBD_static_free>
    pdev->pClassData = NULL;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2200      	movs	r2, #0
 8008824:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008828:	2300      	movs	r3, #0
}
 800882a:	4618      	mov	r0, r3
 800882c:	3708      	adds	r7, #8
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}
	...

08008834 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b086      	sub	sp, #24
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
 800883c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008844:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008846:	2300      	movs	r3, #0
 8008848:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800884a:	2300      	movs	r3, #0
 800884c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800884e:	2300      	movs	r3, #0
 8008850:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008852:	693b      	ldr	r3, [r7, #16]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d101      	bne.n	800885c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8008858:	2303      	movs	r3, #3
 800885a:	e0af      	b.n	80089bc <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	781b      	ldrb	r3, [r3, #0]
 8008860:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008864:	2b00      	cmp	r3, #0
 8008866:	d03f      	beq.n	80088e8 <USBD_CDC_Setup+0xb4>
 8008868:	2b20      	cmp	r3, #32
 800886a:	f040 809f 	bne.w	80089ac <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	88db      	ldrh	r3, [r3, #6]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d02e      	beq.n	80088d4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	b25b      	sxtb	r3, r3
 800887c:	2b00      	cmp	r3, #0
 800887e:	da16      	bge.n	80088ae <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	683a      	ldr	r2, [r7, #0]
 800888a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800888c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800888e:	683a      	ldr	r2, [r7, #0]
 8008890:	88d2      	ldrh	r2, [r2, #6]
 8008892:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	88db      	ldrh	r3, [r3, #6]
 8008898:	2b07      	cmp	r3, #7
 800889a:	bf28      	it	cs
 800889c:	2307      	movcs	r3, #7
 800889e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	89fa      	ldrh	r2, [r7, #14]
 80088a4:	4619      	mov	r1, r3
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f001 facf 	bl	8009e4a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80088ac:	e085      	b.n	80089ba <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	785a      	ldrb	r2, [r3, #1]
 80088b2:	693b      	ldr	r3, [r7, #16]
 80088b4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	88db      	ldrh	r3, [r3, #6]
 80088bc:	b2da      	uxtb	r2, r3
 80088be:	693b      	ldr	r3, [r7, #16]
 80088c0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80088c4:	6939      	ldr	r1, [r7, #16]
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	88db      	ldrh	r3, [r3, #6]
 80088ca:	461a      	mov	r2, r3
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f001 fae8 	bl	8009ea2 <USBD_CtlPrepareRx>
      break;
 80088d2:	e072      	b.n	80089ba <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80088da:	689b      	ldr	r3, [r3, #8]
 80088dc:	683a      	ldr	r2, [r7, #0]
 80088de:	7850      	ldrb	r0, [r2, #1]
 80088e0:	2200      	movs	r2, #0
 80088e2:	6839      	ldr	r1, [r7, #0]
 80088e4:	4798      	blx	r3
      break;
 80088e6:	e068      	b.n	80089ba <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	785b      	ldrb	r3, [r3, #1]
 80088ec:	2b0b      	cmp	r3, #11
 80088ee:	d852      	bhi.n	8008996 <USBD_CDC_Setup+0x162>
 80088f0:	a201      	add	r2, pc, #4	@ (adr r2, 80088f8 <USBD_CDC_Setup+0xc4>)
 80088f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088f6:	bf00      	nop
 80088f8:	08008929 	.word	0x08008929
 80088fc:	080089a5 	.word	0x080089a5
 8008900:	08008997 	.word	0x08008997
 8008904:	08008997 	.word	0x08008997
 8008908:	08008997 	.word	0x08008997
 800890c:	08008997 	.word	0x08008997
 8008910:	08008997 	.word	0x08008997
 8008914:	08008997 	.word	0x08008997
 8008918:	08008997 	.word	0x08008997
 800891c:	08008997 	.word	0x08008997
 8008920:	08008953 	.word	0x08008953
 8008924:	0800897d 	.word	0x0800897d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800892e:	b2db      	uxtb	r3, r3
 8008930:	2b03      	cmp	r3, #3
 8008932:	d107      	bne.n	8008944 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008934:	f107 030a 	add.w	r3, r7, #10
 8008938:	2202      	movs	r2, #2
 800893a:	4619      	mov	r1, r3
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	f001 fa84 	bl	8009e4a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008942:	e032      	b.n	80089aa <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008944:	6839      	ldr	r1, [r7, #0]
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f001 fa0e 	bl	8009d68 <USBD_CtlError>
            ret = USBD_FAIL;
 800894c:	2303      	movs	r3, #3
 800894e:	75fb      	strb	r3, [r7, #23]
          break;
 8008950:	e02b      	b.n	80089aa <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008958:	b2db      	uxtb	r3, r3
 800895a:	2b03      	cmp	r3, #3
 800895c:	d107      	bne.n	800896e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800895e:	f107 030d 	add.w	r3, r7, #13
 8008962:	2201      	movs	r2, #1
 8008964:	4619      	mov	r1, r3
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f001 fa6f 	bl	8009e4a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800896c:	e01d      	b.n	80089aa <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800896e:	6839      	ldr	r1, [r7, #0]
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f001 f9f9 	bl	8009d68 <USBD_CtlError>
            ret = USBD_FAIL;
 8008976:	2303      	movs	r3, #3
 8008978:	75fb      	strb	r3, [r7, #23]
          break;
 800897a:	e016      	b.n	80089aa <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008982:	b2db      	uxtb	r3, r3
 8008984:	2b03      	cmp	r3, #3
 8008986:	d00f      	beq.n	80089a8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8008988:	6839      	ldr	r1, [r7, #0]
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f001 f9ec 	bl	8009d68 <USBD_CtlError>
            ret = USBD_FAIL;
 8008990:	2303      	movs	r3, #3
 8008992:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008994:	e008      	b.n	80089a8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008996:	6839      	ldr	r1, [r7, #0]
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f001 f9e5 	bl	8009d68 <USBD_CtlError>
          ret = USBD_FAIL;
 800899e:	2303      	movs	r3, #3
 80089a0:	75fb      	strb	r3, [r7, #23]
          break;
 80089a2:	e002      	b.n	80089aa <USBD_CDC_Setup+0x176>
          break;
 80089a4:	bf00      	nop
 80089a6:	e008      	b.n	80089ba <USBD_CDC_Setup+0x186>
          break;
 80089a8:	bf00      	nop
      }
      break;
 80089aa:	e006      	b.n	80089ba <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80089ac:	6839      	ldr	r1, [r7, #0]
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f001 f9da 	bl	8009d68 <USBD_CtlError>
      ret = USBD_FAIL;
 80089b4:	2303      	movs	r3, #3
 80089b6:	75fb      	strb	r3, [r7, #23]
      break;
 80089b8:	bf00      	nop
  }

  return (uint8_t)ret;
 80089ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80089bc:	4618      	mov	r0, r3
 80089be:	3718      	adds	r7, #24
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}

080089c4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b084      	sub	sp, #16
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	460b      	mov	r3, r1
 80089ce:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80089d6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d101      	bne.n	80089e6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80089e2:	2303      	movs	r3, #3
 80089e4:	e04f      	b.n	8008a86 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80089ec:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80089ee:	78fa      	ldrb	r2, [r7, #3]
 80089f0:	6879      	ldr	r1, [r7, #4]
 80089f2:	4613      	mov	r3, r2
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	4413      	add	r3, r2
 80089f8:	009b      	lsls	r3, r3, #2
 80089fa:	440b      	add	r3, r1
 80089fc:	3318      	adds	r3, #24
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d029      	beq.n	8008a58 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008a04:	78fa      	ldrb	r2, [r7, #3]
 8008a06:	6879      	ldr	r1, [r7, #4]
 8008a08:	4613      	mov	r3, r2
 8008a0a:	009b      	lsls	r3, r3, #2
 8008a0c:	4413      	add	r3, r2
 8008a0e:	009b      	lsls	r3, r3, #2
 8008a10:	440b      	add	r3, r1
 8008a12:	3318      	adds	r3, #24
 8008a14:	681a      	ldr	r2, [r3, #0]
 8008a16:	78f9      	ldrb	r1, [r7, #3]
 8008a18:	68f8      	ldr	r0, [r7, #12]
 8008a1a:	460b      	mov	r3, r1
 8008a1c:	009b      	lsls	r3, r3, #2
 8008a1e:	440b      	add	r3, r1
 8008a20:	00db      	lsls	r3, r3, #3
 8008a22:	4403      	add	r3, r0
 8008a24:	3320      	adds	r3, #32
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	fbb2 f1f3 	udiv	r1, r2, r3
 8008a2c:	fb01 f303 	mul.w	r3, r1, r3
 8008a30:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d110      	bne.n	8008a58 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8008a36:	78fa      	ldrb	r2, [r7, #3]
 8008a38:	6879      	ldr	r1, [r7, #4]
 8008a3a:	4613      	mov	r3, r2
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	4413      	add	r3, r2
 8008a40:	009b      	lsls	r3, r3, #2
 8008a42:	440b      	add	r3, r1
 8008a44:	3318      	adds	r3, #24
 8008a46:	2200      	movs	r2, #0
 8008a48:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008a4a:	78f9      	ldrb	r1, [r7, #3]
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	2200      	movs	r2, #0
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f001 feb4 	bl	800a7be <USBD_LL_Transmit>
 8008a56:	e015      	b.n	8008a84 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008a66:	691b      	ldr	r3, [r3, #16]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d00b      	beq.n	8008a84 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008a72:	691b      	ldr	r3, [r3, #16]
 8008a74:	68ba      	ldr	r2, [r7, #8]
 8008a76:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008a7a:	68ba      	ldr	r2, [r7, #8]
 8008a7c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008a80:	78fa      	ldrb	r2, [r7, #3]
 8008a82:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008a84:	2300      	movs	r3, #0
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	3710      	adds	r7, #16
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}

08008a8e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008a8e:	b580      	push	{r7, lr}
 8008a90:	b084      	sub	sp, #16
 8008a92:	af00      	add	r7, sp, #0
 8008a94:	6078      	str	r0, [r7, #4]
 8008a96:	460b      	mov	r3, r1
 8008a98:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008aa0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d101      	bne.n	8008ab0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008aac:	2303      	movs	r3, #3
 8008aae:	e015      	b.n	8008adc <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008ab0:	78fb      	ldrb	r3, [r7, #3]
 8008ab2:	4619      	mov	r1, r3
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f001 fec4 	bl	800a842 <USBD_LL_GetRxDataSize>
 8008aba:	4602      	mov	r2, r0
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008ac8:	68db      	ldr	r3, [r3, #12]
 8008aca:	68fa      	ldr	r2, [r7, #12]
 8008acc:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008ad0:	68fa      	ldr	r2, [r7, #12]
 8008ad2:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008ad6:	4611      	mov	r1, r2
 8008ad8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008ada:	2300      	movs	r3, #0
}
 8008adc:	4618      	mov	r0, r3
 8008ade:	3710      	adds	r7, #16
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}

08008ae4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b084      	sub	sp, #16
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008af2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d101      	bne.n	8008afe <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8008afa:	2303      	movs	r3, #3
 8008afc:	e01a      	b.n	8008b34 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d014      	beq.n	8008b32 <USBD_CDC_EP0_RxReady+0x4e>
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008b0e:	2bff      	cmp	r3, #255	@ 0xff
 8008b10:	d00f      	beq.n	8008b32 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008b18:	689b      	ldr	r3, [r3, #8]
 8008b1a:	68fa      	ldr	r2, [r7, #12]
 8008b1c:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8008b20:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008b22:	68fa      	ldr	r2, [r7, #12]
 8008b24:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008b28:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	22ff      	movs	r2, #255	@ 0xff
 8008b2e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008b32:	2300      	movs	r3, #0
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	3710      	adds	r7, #16
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bd80      	pop	{r7, pc}

08008b3c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b083      	sub	sp, #12
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2243      	movs	r2, #67	@ 0x43
 8008b48:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8008b4a:	4b03      	ldr	r3, [pc, #12]	@ (8008b58 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	370c      	adds	r7, #12
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr
 8008b58:	200000a4 	.word	0x200000a4

08008b5c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b083      	sub	sp, #12
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2243      	movs	r2, #67	@ 0x43
 8008b68:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8008b6a:	4b03      	ldr	r3, [pc, #12]	@ (8008b78 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	370c      	adds	r7, #12
 8008b70:	46bd      	mov	sp, r7
 8008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b76:	4770      	bx	lr
 8008b78:	20000060 	.word	0x20000060

08008b7c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2243      	movs	r2, #67	@ 0x43
 8008b88:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8008b8a:	4b03      	ldr	r3, [pc, #12]	@ (8008b98 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	370c      	adds	r7, #12
 8008b90:	46bd      	mov	sp, r7
 8008b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b96:	4770      	bx	lr
 8008b98:	200000e8 	.word	0x200000e8

08008b9c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b083      	sub	sp, #12
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	220a      	movs	r2, #10
 8008ba8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008baa:	4b03      	ldr	r3, [pc, #12]	@ (8008bb8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	370c      	adds	r7, #12
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb6:	4770      	bx	lr
 8008bb8:	2000001c 	.word	0x2000001c

08008bbc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b083      	sub	sp, #12
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
 8008bc4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d101      	bne.n	8008bd0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008bcc:	2303      	movs	r3, #3
 8008bce:	e004      	b.n	8008bda <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	683a      	ldr	r2, [r7, #0]
 8008bd4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8008bd8:	2300      	movs	r3, #0
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	370c      	adds	r7, #12
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr

08008be6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008be6:	b480      	push	{r7}
 8008be8:	b087      	sub	sp, #28
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	60f8      	str	r0, [r7, #12]
 8008bee:	60b9      	str	r1, [r7, #8]
 8008bf0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008bf8:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d101      	bne.n	8008c04 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008c00:	2303      	movs	r3, #3
 8008c02:	e008      	b.n	8008c16 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8008c04:	697b      	ldr	r3, [r7, #20]
 8008c06:	68ba      	ldr	r2, [r7, #8]
 8008c08:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	687a      	ldr	r2, [r7, #4]
 8008c10:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008c14:	2300      	movs	r3, #0
}
 8008c16:	4618      	mov	r0, r3
 8008c18:	371c      	adds	r7, #28
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c20:	4770      	bx	lr

08008c22 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008c22:	b480      	push	{r7}
 8008c24:	b085      	sub	sp, #20
 8008c26:	af00      	add	r7, sp, #0
 8008c28:	6078      	str	r0, [r7, #4]
 8008c2a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008c32:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d101      	bne.n	8008c3e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8008c3a:	2303      	movs	r3, #3
 8008c3c:	e004      	b.n	8008c48 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	683a      	ldr	r2, [r7, #0]
 8008c42:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008c46:	2300      	movs	r3, #0
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3714      	adds	r7, #20
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr

08008c54 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b084      	sub	sp, #16
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008c62:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008c64:	2301      	movs	r3, #1
 8008c66:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d101      	bne.n	8008c76 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008c72:	2303      	movs	r3, #3
 8008c74:	e01a      	b.n	8008cac <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d114      	bne.n	8008caa <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	2201      	movs	r2, #1
 8008c84:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008c9e:	2181      	movs	r1, #129	@ 0x81
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f001 fd8c 	bl	800a7be <USBD_LL_Transmit>

    ret = USBD_OK;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	3710      	adds	r7, #16
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}

08008cb4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b084      	sub	sp, #16
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008cc2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d101      	bne.n	8008cd2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008cce:	2303      	movs	r3, #3
 8008cd0:	e016      	b.n	8008d00 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	7c1b      	ldrb	r3, [r3, #16]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d109      	bne.n	8008cee <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008ce0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008ce4:	2101      	movs	r1, #1
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f001 fd8a 	bl	800a800 <USBD_LL_PrepareReceive>
 8008cec:	e007      	b.n	8008cfe <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008cf4:	2340      	movs	r3, #64	@ 0x40
 8008cf6:	2101      	movs	r1, #1
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f001 fd81 	bl	800a800 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008cfe:	2300      	movs	r3, #0
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	3710      	adds	r7, #16
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}

08008d08 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b086      	sub	sp, #24
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	60f8      	str	r0, [r7, #12]
 8008d10:	60b9      	str	r1, [r7, #8]
 8008d12:	4613      	mov	r3, r2
 8008d14:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d101      	bne.n	8008d20 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008d1c:	2303      	movs	r3, #3
 8008d1e:	e01f      	b.n	8008d60 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	2200      	movs	r2, #0
 8008d24:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2200      	movs	r2, #0
 8008d34:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d003      	beq.n	8008d46 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	68ba      	ldr	r2, [r7, #8]
 8008d42:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	2201      	movs	r2, #1
 8008d4a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	79fa      	ldrb	r2, [r7, #7]
 8008d52:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008d54:	68f8      	ldr	r0, [r7, #12]
 8008d56:	f001 fbe9 	bl	800a52c <USBD_LL_Init>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008d5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3718      	adds	r7, #24
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}

08008d68 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b084      	sub	sp, #16
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008d72:	2300      	movs	r3, #0
 8008d74:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d101      	bne.n	8008d80 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008d7c:	2303      	movs	r3, #3
 8008d7e:	e016      	b.n	8008dae <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	683a      	ldr	r2, [r7, #0]
 8008d84:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d00b      	beq.n	8008dac <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d9c:	f107 020e 	add.w	r2, r7, #14
 8008da0:	4610      	mov	r0, r2
 8008da2:	4798      	blx	r3
 8008da4:	4602      	mov	r2, r0
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8008dac:	2300      	movs	r3, #0
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	3710      	adds	r7, #16
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}

08008db6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008db6:	b580      	push	{r7, lr}
 8008db8:	b082      	sub	sp, #8
 8008dba:	af00      	add	r7, sp, #0
 8008dbc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f001 fc14 	bl	800a5ec <USBD_LL_Start>
 8008dc4:	4603      	mov	r3, r0
}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	3708      	adds	r7, #8
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}

08008dce <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008dce:	b480      	push	{r7}
 8008dd0:	b083      	sub	sp, #12
 8008dd2:	af00      	add	r7, sp, #0
 8008dd4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008dd6:	2300      	movs	r3, #0
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	370c      	adds	r7, #12
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de2:	4770      	bx	lr

08008de4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b084      	sub	sp, #16
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
 8008dec:	460b      	mov	r3, r1
 8008dee:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008df0:	2303      	movs	r3, #3
 8008df2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d009      	beq.n	8008e12 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	78fa      	ldrb	r2, [r7, #3]
 8008e08:	4611      	mov	r1, r2
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	4798      	blx	r3
 8008e0e:	4603      	mov	r3, r0
 8008e10:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3710      	adds	r7, #16
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}

08008e1c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b082      	sub	sp, #8
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
 8008e24:	460b      	mov	r3, r1
 8008e26:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d007      	beq.n	8008e42 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e38:	685b      	ldr	r3, [r3, #4]
 8008e3a:	78fa      	ldrb	r2, [r7, #3]
 8008e3c:	4611      	mov	r1, r2
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	4798      	blx	r3
  }

  return USBD_OK;
 8008e42:	2300      	movs	r3, #0
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3708      	adds	r7, #8
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008e5c:	6839      	ldr	r1, [r7, #0]
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f000 ff48 	bl	8009cf4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2201      	movs	r2, #1
 8008e68:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008e72:	461a      	mov	r2, r3
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008e80:	f003 031f 	and.w	r3, r3, #31
 8008e84:	2b02      	cmp	r3, #2
 8008e86:	d01a      	beq.n	8008ebe <USBD_LL_SetupStage+0x72>
 8008e88:	2b02      	cmp	r3, #2
 8008e8a:	d822      	bhi.n	8008ed2 <USBD_LL_SetupStage+0x86>
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d002      	beq.n	8008e96 <USBD_LL_SetupStage+0x4a>
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	d00a      	beq.n	8008eaa <USBD_LL_SetupStage+0x5e>
 8008e94:	e01d      	b.n	8008ed2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008e9c:	4619      	mov	r1, r3
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f000 f9f0 	bl	8009284 <USBD_StdDevReq>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	73fb      	strb	r3, [r7, #15]
      break;
 8008ea8:	e020      	b.n	8008eec <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008eb0:	4619      	mov	r1, r3
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f000 fa54 	bl	8009360 <USBD_StdItfReq>
 8008eb8:	4603      	mov	r3, r0
 8008eba:	73fb      	strb	r3, [r7, #15]
      break;
 8008ebc:	e016      	b.n	8008eec <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008ec4:	4619      	mov	r1, r3
 8008ec6:	6878      	ldr	r0, [r7, #4]
 8008ec8:	f000 fa93 	bl	80093f2 <USBD_StdEPReq>
 8008ecc:	4603      	mov	r3, r0
 8008ece:	73fb      	strb	r3, [r7, #15]
      break;
 8008ed0:	e00c      	b.n	8008eec <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008ed8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008edc:	b2db      	uxtb	r3, r3
 8008ede:	4619      	mov	r1, r3
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f001 fbe3 	bl	800a6ac <USBD_LL_StallEP>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	73fb      	strb	r3, [r7, #15]
      break;
 8008eea:	bf00      	nop
  }

  return ret;
 8008eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3710      	adds	r7, #16
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}

08008ef6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008ef6:	b580      	push	{r7, lr}
 8008ef8:	b086      	sub	sp, #24
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	60f8      	str	r0, [r7, #12]
 8008efe:	460b      	mov	r3, r1
 8008f00:	607a      	str	r2, [r7, #4]
 8008f02:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008f04:	7afb      	ldrb	r3, [r7, #11]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d138      	bne.n	8008f7c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008f10:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008f18:	2b03      	cmp	r3, #3
 8008f1a:	d14a      	bne.n	8008fb2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	689a      	ldr	r2, [r3, #8]
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	68db      	ldr	r3, [r3, #12]
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d913      	bls.n	8008f50 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	689a      	ldr	r2, [r3, #8]
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	68db      	ldr	r3, [r3, #12]
 8008f30:	1ad2      	subs	r2, r2, r3
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	68da      	ldr	r2, [r3, #12]
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	689b      	ldr	r3, [r3, #8]
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	bf28      	it	cs
 8008f42:	4613      	movcs	r3, r2
 8008f44:	461a      	mov	r2, r3
 8008f46:	6879      	ldr	r1, [r7, #4]
 8008f48:	68f8      	ldr	r0, [r7, #12]
 8008f4a:	f000 ffc7 	bl	8009edc <USBD_CtlContinueRx>
 8008f4e:	e030      	b.n	8008fb2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	2b03      	cmp	r3, #3
 8008f5a:	d10b      	bne.n	8008f74 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f62:	691b      	ldr	r3, [r3, #16]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d005      	beq.n	8008f74 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f6e:	691b      	ldr	r3, [r3, #16]
 8008f70:	68f8      	ldr	r0, [r7, #12]
 8008f72:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008f74:	68f8      	ldr	r0, [r7, #12]
 8008f76:	f000 ffc2 	bl	8009efe <USBD_CtlSendStatus>
 8008f7a:	e01a      	b.n	8008fb2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	2b03      	cmp	r3, #3
 8008f86:	d114      	bne.n	8008fb2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f8e:	699b      	ldr	r3, [r3, #24]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d00e      	beq.n	8008fb2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f9a:	699b      	ldr	r3, [r3, #24]
 8008f9c:	7afa      	ldrb	r2, [r7, #11]
 8008f9e:	4611      	mov	r1, r2
 8008fa0:	68f8      	ldr	r0, [r7, #12]
 8008fa2:	4798      	blx	r3
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008fa8:	7dfb      	ldrb	r3, [r7, #23]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d001      	beq.n	8008fb2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8008fae:	7dfb      	ldrb	r3, [r7, #23]
 8008fb0:	e000      	b.n	8008fb4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8008fb2:	2300      	movs	r3, #0
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3718      	adds	r7, #24
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}

08008fbc <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b086      	sub	sp, #24
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	60f8      	str	r0, [r7, #12]
 8008fc4:	460b      	mov	r3, r1
 8008fc6:	607a      	str	r2, [r7, #4]
 8008fc8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008fca:	7afb      	ldrb	r3, [r7, #11]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d16b      	bne.n	80090a8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	3314      	adds	r3, #20
 8008fd4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008fdc:	2b02      	cmp	r3, #2
 8008fde:	d156      	bne.n	800908e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	689a      	ldr	r2, [r3, #8]
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	68db      	ldr	r3, [r3, #12]
 8008fe8:	429a      	cmp	r2, r3
 8008fea:	d914      	bls.n	8009016 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	689a      	ldr	r2, [r3, #8]
 8008ff0:	693b      	ldr	r3, [r7, #16]
 8008ff2:	68db      	ldr	r3, [r3, #12]
 8008ff4:	1ad2      	subs	r2, r2, r3
 8008ff6:	693b      	ldr	r3, [r7, #16]
 8008ff8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	689b      	ldr	r3, [r3, #8]
 8008ffe:	461a      	mov	r2, r3
 8009000:	6879      	ldr	r1, [r7, #4]
 8009002:	68f8      	ldr	r0, [r7, #12]
 8009004:	f000 ff3c 	bl	8009e80 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009008:	2300      	movs	r3, #0
 800900a:	2200      	movs	r2, #0
 800900c:	2100      	movs	r1, #0
 800900e:	68f8      	ldr	r0, [r7, #12]
 8009010:	f001 fbf6 	bl	800a800 <USBD_LL_PrepareReceive>
 8009014:	e03b      	b.n	800908e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	68da      	ldr	r2, [r3, #12]
 800901a:	693b      	ldr	r3, [r7, #16]
 800901c:	689b      	ldr	r3, [r3, #8]
 800901e:	429a      	cmp	r2, r3
 8009020:	d11c      	bne.n	800905c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009022:	693b      	ldr	r3, [r7, #16]
 8009024:	685a      	ldr	r2, [r3, #4]
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800902a:	429a      	cmp	r2, r3
 800902c:	d316      	bcc.n	800905c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	685a      	ldr	r2, [r3, #4]
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009038:	429a      	cmp	r2, r3
 800903a:	d20f      	bcs.n	800905c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800903c:	2200      	movs	r2, #0
 800903e:	2100      	movs	r1, #0
 8009040:	68f8      	ldr	r0, [r7, #12]
 8009042:	f000 ff1d 	bl	8009e80 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	2200      	movs	r2, #0
 800904a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800904e:	2300      	movs	r3, #0
 8009050:	2200      	movs	r2, #0
 8009052:	2100      	movs	r1, #0
 8009054:	68f8      	ldr	r0, [r7, #12]
 8009056:	f001 fbd3 	bl	800a800 <USBD_LL_PrepareReceive>
 800905a:	e018      	b.n	800908e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009062:	b2db      	uxtb	r3, r3
 8009064:	2b03      	cmp	r3, #3
 8009066:	d10b      	bne.n	8009080 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800906e:	68db      	ldr	r3, [r3, #12]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d005      	beq.n	8009080 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800907a:	68db      	ldr	r3, [r3, #12]
 800907c:	68f8      	ldr	r0, [r7, #12]
 800907e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009080:	2180      	movs	r1, #128	@ 0x80
 8009082:	68f8      	ldr	r0, [r7, #12]
 8009084:	f001 fb12 	bl	800a6ac <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009088:	68f8      	ldr	r0, [r7, #12]
 800908a:	f000 ff4b 	bl	8009f24 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009094:	2b01      	cmp	r3, #1
 8009096:	d122      	bne.n	80090de <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8009098:	68f8      	ldr	r0, [r7, #12]
 800909a:	f7ff fe98 	bl	8008dce <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2200      	movs	r2, #0
 80090a2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80090a6:	e01a      	b.n	80090de <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	2b03      	cmp	r3, #3
 80090b2:	d114      	bne.n	80090de <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090ba:	695b      	ldr	r3, [r3, #20]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d00e      	beq.n	80090de <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090c6:	695b      	ldr	r3, [r3, #20]
 80090c8:	7afa      	ldrb	r2, [r7, #11]
 80090ca:	4611      	mov	r1, r2
 80090cc:	68f8      	ldr	r0, [r7, #12]
 80090ce:	4798      	blx	r3
 80090d0:	4603      	mov	r3, r0
 80090d2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80090d4:	7dfb      	ldrb	r3, [r7, #23]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d001      	beq.n	80090de <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80090da:	7dfb      	ldrb	r3, [r7, #23]
 80090dc:	e000      	b.n	80090e0 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80090de:	2300      	movs	r3, #0
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	3718      	adds	r7, #24
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}

080090e8 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b082      	sub	sp, #8
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2201      	movs	r2, #1
 80090f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2200      	movs	r2, #0
 80090fc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2200      	movs	r2, #0
 8009104:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2200      	movs	r2, #0
 800910a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009114:	2b00      	cmp	r3, #0
 8009116:	d101      	bne.n	800911c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8009118:	2303      	movs	r3, #3
 800911a:	e02f      	b.n	800917c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009122:	2b00      	cmp	r3, #0
 8009124:	d00f      	beq.n	8009146 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d009      	beq.n	8009146 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	687a      	ldr	r2, [r7, #4]
 800913c:	6852      	ldr	r2, [r2, #4]
 800913e:	b2d2      	uxtb	r2, r2
 8009140:	4611      	mov	r1, r2
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009146:	2340      	movs	r3, #64	@ 0x40
 8009148:	2200      	movs	r2, #0
 800914a:	2100      	movs	r1, #0
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f001 fa68 	bl	800a622 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2201      	movs	r2, #1
 8009156:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2240      	movs	r2, #64	@ 0x40
 800915e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009162:	2340      	movs	r3, #64	@ 0x40
 8009164:	2200      	movs	r2, #0
 8009166:	2180      	movs	r1, #128	@ 0x80
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f001 fa5a 	bl	800a622 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2201      	movs	r2, #1
 8009172:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2240      	movs	r2, #64	@ 0x40
 8009178:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800917a:	2300      	movs	r3, #0
}
 800917c:	4618      	mov	r0, r3
 800917e:	3708      	adds	r7, #8
 8009180:	46bd      	mov	sp, r7
 8009182:	bd80      	pop	{r7, pc}

08009184 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009184:	b480      	push	{r7}
 8009186:	b083      	sub	sp, #12
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	460b      	mov	r3, r1
 800918e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	78fa      	ldrb	r2, [r7, #3]
 8009194:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009196:	2300      	movs	r3, #0
}
 8009198:	4618      	mov	r0, r3
 800919a:	370c      	adds	r7, #12
 800919c:	46bd      	mov	sp, r7
 800919e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a2:	4770      	bx	lr

080091a4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b083      	sub	sp, #12
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091b2:	b2da      	uxtb	r2, r3
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2204      	movs	r2, #4
 80091be:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80091c2:	2300      	movs	r3, #0
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	370c      	adds	r7, #12
 80091c8:	46bd      	mov	sp, r7
 80091ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ce:	4770      	bx	lr

080091d0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80091d0:	b480      	push	{r7}
 80091d2:	b083      	sub	sp, #12
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091de:	b2db      	uxtb	r3, r3
 80091e0:	2b04      	cmp	r3, #4
 80091e2:	d106      	bne.n	80091f2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80091ea:	b2da      	uxtb	r2, r3
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80091f2:	2300      	movs	r3, #0
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	370c      	adds	r7, #12
 80091f8:	46bd      	mov	sp, r7
 80091fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fe:	4770      	bx	lr

08009200 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b082      	sub	sp, #8
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800920e:	2b00      	cmp	r3, #0
 8009210:	d101      	bne.n	8009216 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8009212:	2303      	movs	r3, #3
 8009214:	e012      	b.n	800923c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800921c:	b2db      	uxtb	r3, r3
 800921e:	2b03      	cmp	r3, #3
 8009220:	d10b      	bne.n	800923a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009228:	69db      	ldr	r3, [r3, #28]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d005      	beq.n	800923a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009234:	69db      	ldr	r3, [r3, #28]
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800923a:	2300      	movs	r3, #0
}
 800923c:	4618      	mov	r0, r3
 800923e:	3708      	adds	r7, #8
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}

08009244 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009244:	b480      	push	{r7}
 8009246:	b087      	sub	sp, #28
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009250:	697b      	ldr	r3, [r7, #20]
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009256:	697b      	ldr	r3, [r7, #20]
 8009258:	3301      	adds	r3, #1
 800925a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	781b      	ldrb	r3, [r3, #0]
 8009260:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009262:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009266:	021b      	lsls	r3, r3, #8
 8009268:	b21a      	sxth	r2, r3
 800926a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800926e:	4313      	orrs	r3, r2
 8009270:	b21b      	sxth	r3, r3
 8009272:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009274:	89fb      	ldrh	r3, [r7, #14]
}
 8009276:	4618      	mov	r0, r3
 8009278:	371c      	adds	r7, #28
 800927a:	46bd      	mov	sp, r7
 800927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009280:	4770      	bx	lr
	...

08009284 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b084      	sub	sp, #16
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
 800928c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800928e:	2300      	movs	r3, #0
 8009290:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	781b      	ldrb	r3, [r3, #0]
 8009296:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800929a:	2b40      	cmp	r3, #64	@ 0x40
 800929c:	d005      	beq.n	80092aa <USBD_StdDevReq+0x26>
 800929e:	2b40      	cmp	r3, #64	@ 0x40
 80092a0:	d853      	bhi.n	800934a <USBD_StdDevReq+0xc6>
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d00b      	beq.n	80092be <USBD_StdDevReq+0x3a>
 80092a6:	2b20      	cmp	r3, #32
 80092a8:	d14f      	bne.n	800934a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092b0:	689b      	ldr	r3, [r3, #8]
 80092b2:	6839      	ldr	r1, [r7, #0]
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	4798      	blx	r3
 80092b8:	4603      	mov	r3, r0
 80092ba:	73fb      	strb	r3, [r7, #15]
      break;
 80092bc:	e04a      	b.n	8009354 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	785b      	ldrb	r3, [r3, #1]
 80092c2:	2b09      	cmp	r3, #9
 80092c4:	d83b      	bhi.n	800933e <USBD_StdDevReq+0xba>
 80092c6:	a201      	add	r2, pc, #4	@ (adr r2, 80092cc <USBD_StdDevReq+0x48>)
 80092c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092cc:	08009321 	.word	0x08009321
 80092d0:	08009335 	.word	0x08009335
 80092d4:	0800933f 	.word	0x0800933f
 80092d8:	0800932b 	.word	0x0800932b
 80092dc:	0800933f 	.word	0x0800933f
 80092e0:	080092ff 	.word	0x080092ff
 80092e4:	080092f5 	.word	0x080092f5
 80092e8:	0800933f 	.word	0x0800933f
 80092ec:	08009317 	.word	0x08009317
 80092f0:	08009309 	.word	0x08009309
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80092f4:	6839      	ldr	r1, [r7, #0]
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f000 f9de 	bl	80096b8 <USBD_GetDescriptor>
          break;
 80092fc:	e024      	b.n	8009348 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80092fe:	6839      	ldr	r1, [r7, #0]
 8009300:	6878      	ldr	r0, [r7, #4]
 8009302:	f000 fb6d 	bl	80099e0 <USBD_SetAddress>
          break;
 8009306:	e01f      	b.n	8009348 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009308:	6839      	ldr	r1, [r7, #0]
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f000 fbac 	bl	8009a68 <USBD_SetConfig>
 8009310:	4603      	mov	r3, r0
 8009312:	73fb      	strb	r3, [r7, #15]
          break;
 8009314:	e018      	b.n	8009348 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009316:	6839      	ldr	r1, [r7, #0]
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f000 fc4b 	bl	8009bb4 <USBD_GetConfig>
          break;
 800931e:	e013      	b.n	8009348 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009320:	6839      	ldr	r1, [r7, #0]
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 fc7c 	bl	8009c20 <USBD_GetStatus>
          break;
 8009328:	e00e      	b.n	8009348 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800932a:	6839      	ldr	r1, [r7, #0]
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f000 fcab 	bl	8009c88 <USBD_SetFeature>
          break;
 8009332:	e009      	b.n	8009348 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009334:	6839      	ldr	r1, [r7, #0]
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f000 fcba 	bl	8009cb0 <USBD_ClrFeature>
          break;
 800933c:	e004      	b.n	8009348 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800933e:	6839      	ldr	r1, [r7, #0]
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f000 fd11 	bl	8009d68 <USBD_CtlError>
          break;
 8009346:	bf00      	nop
      }
      break;
 8009348:	e004      	b.n	8009354 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800934a:	6839      	ldr	r1, [r7, #0]
 800934c:	6878      	ldr	r0, [r7, #4]
 800934e:	f000 fd0b 	bl	8009d68 <USBD_CtlError>
      break;
 8009352:	bf00      	nop
  }

  return ret;
 8009354:	7bfb      	ldrb	r3, [r7, #15]
}
 8009356:	4618      	mov	r0, r3
 8009358:	3710      	adds	r7, #16
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}
 800935e:	bf00      	nop

08009360 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b084      	sub	sp, #16
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
 8009368:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800936a:	2300      	movs	r3, #0
 800936c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	781b      	ldrb	r3, [r3, #0]
 8009372:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009376:	2b40      	cmp	r3, #64	@ 0x40
 8009378:	d005      	beq.n	8009386 <USBD_StdItfReq+0x26>
 800937a:	2b40      	cmp	r3, #64	@ 0x40
 800937c:	d82f      	bhi.n	80093de <USBD_StdItfReq+0x7e>
 800937e:	2b00      	cmp	r3, #0
 8009380:	d001      	beq.n	8009386 <USBD_StdItfReq+0x26>
 8009382:	2b20      	cmp	r3, #32
 8009384:	d12b      	bne.n	80093de <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800938c:	b2db      	uxtb	r3, r3
 800938e:	3b01      	subs	r3, #1
 8009390:	2b02      	cmp	r3, #2
 8009392:	d81d      	bhi.n	80093d0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	889b      	ldrh	r3, [r3, #4]
 8009398:	b2db      	uxtb	r3, r3
 800939a:	2b01      	cmp	r3, #1
 800939c:	d813      	bhi.n	80093c6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093a4:	689b      	ldr	r3, [r3, #8]
 80093a6:	6839      	ldr	r1, [r7, #0]
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	4798      	blx	r3
 80093ac:	4603      	mov	r3, r0
 80093ae:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	88db      	ldrh	r3, [r3, #6]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d110      	bne.n	80093da <USBD_StdItfReq+0x7a>
 80093b8:	7bfb      	ldrb	r3, [r7, #15]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d10d      	bne.n	80093da <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f000 fd9d 	bl	8009efe <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80093c4:	e009      	b.n	80093da <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80093c6:	6839      	ldr	r1, [r7, #0]
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f000 fccd 	bl	8009d68 <USBD_CtlError>
          break;
 80093ce:	e004      	b.n	80093da <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80093d0:	6839      	ldr	r1, [r7, #0]
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f000 fcc8 	bl	8009d68 <USBD_CtlError>
          break;
 80093d8:	e000      	b.n	80093dc <USBD_StdItfReq+0x7c>
          break;
 80093da:	bf00      	nop
      }
      break;
 80093dc:	e004      	b.n	80093e8 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80093de:	6839      	ldr	r1, [r7, #0]
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f000 fcc1 	bl	8009d68 <USBD_CtlError>
      break;
 80093e6:	bf00      	nop
  }

  return ret;
 80093e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80093ea:	4618      	mov	r0, r3
 80093ec:	3710      	adds	r7, #16
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bd80      	pop	{r7, pc}

080093f2 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093f2:	b580      	push	{r7, lr}
 80093f4:	b084      	sub	sp, #16
 80093f6:	af00      	add	r7, sp, #0
 80093f8:	6078      	str	r0, [r7, #4]
 80093fa:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80093fc:	2300      	movs	r3, #0
 80093fe:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	889b      	ldrh	r3, [r3, #4]
 8009404:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	781b      	ldrb	r3, [r3, #0]
 800940a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800940e:	2b40      	cmp	r3, #64	@ 0x40
 8009410:	d007      	beq.n	8009422 <USBD_StdEPReq+0x30>
 8009412:	2b40      	cmp	r3, #64	@ 0x40
 8009414:	f200 8145 	bhi.w	80096a2 <USBD_StdEPReq+0x2b0>
 8009418:	2b00      	cmp	r3, #0
 800941a:	d00c      	beq.n	8009436 <USBD_StdEPReq+0x44>
 800941c:	2b20      	cmp	r3, #32
 800941e:	f040 8140 	bne.w	80096a2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009428:	689b      	ldr	r3, [r3, #8]
 800942a:	6839      	ldr	r1, [r7, #0]
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	4798      	blx	r3
 8009430:	4603      	mov	r3, r0
 8009432:	73fb      	strb	r3, [r7, #15]
      break;
 8009434:	e13a      	b.n	80096ac <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	785b      	ldrb	r3, [r3, #1]
 800943a:	2b03      	cmp	r3, #3
 800943c:	d007      	beq.n	800944e <USBD_StdEPReq+0x5c>
 800943e:	2b03      	cmp	r3, #3
 8009440:	f300 8129 	bgt.w	8009696 <USBD_StdEPReq+0x2a4>
 8009444:	2b00      	cmp	r3, #0
 8009446:	d07f      	beq.n	8009548 <USBD_StdEPReq+0x156>
 8009448:	2b01      	cmp	r3, #1
 800944a:	d03c      	beq.n	80094c6 <USBD_StdEPReq+0xd4>
 800944c:	e123      	b.n	8009696 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009454:	b2db      	uxtb	r3, r3
 8009456:	2b02      	cmp	r3, #2
 8009458:	d002      	beq.n	8009460 <USBD_StdEPReq+0x6e>
 800945a:	2b03      	cmp	r3, #3
 800945c:	d016      	beq.n	800948c <USBD_StdEPReq+0x9a>
 800945e:	e02c      	b.n	80094ba <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009460:	7bbb      	ldrb	r3, [r7, #14]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d00d      	beq.n	8009482 <USBD_StdEPReq+0x90>
 8009466:	7bbb      	ldrb	r3, [r7, #14]
 8009468:	2b80      	cmp	r3, #128	@ 0x80
 800946a:	d00a      	beq.n	8009482 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800946c:	7bbb      	ldrb	r3, [r7, #14]
 800946e:	4619      	mov	r1, r3
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f001 f91b 	bl	800a6ac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009476:	2180      	movs	r1, #128	@ 0x80
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f001 f917 	bl	800a6ac <USBD_LL_StallEP>
 800947e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009480:	e020      	b.n	80094c4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8009482:	6839      	ldr	r1, [r7, #0]
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f000 fc6f 	bl	8009d68 <USBD_CtlError>
              break;
 800948a:	e01b      	b.n	80094c4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	885b      	ldrh	r3, [r3, #2]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d10e      	bne.n	80094b2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009494:	7bbb      	ldrb	r3, [r7, #14]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d00b      	beq.n	80094b2 <USBD_StdEPReq+0xc0>
 800949a:	7bbb      	ldrb	r3, [r7, #14]
 800949c:	2b80      	cmp	r3, #128	@ 0x80
 800949e:	d008      	beq.n	80094b2 <USBD_StdEPReq+0xc0>
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	88db      	ldrh	r3, [r3, #6]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d104      	bne.n	80094b2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80094a8:	7bbb      	ldrb	r3, [r7, #14]
 80094aa:	4619      	mov	r1, r3
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	f001 f8fd 	bl	800a6ac <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 fd23 	bl	8009efe <USBD_CtlSendStatus>

              break;
 80094b8:	e004      	b.n	80094c4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 80094ba:	6839      	ldr	r1, [r7, #0]
 80094bc:	6878      	ldr	r0, [r7, #4]
 80094be:	f000 fc53 	bl	8009d68 <USBD_CtlError>
              break;
 80094c2:	bf00      	nop
          }
          break;
 80094c4:	e0ec      	b.n	80096a0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094cc:	b2db      	uxtb	r3, r3
 80094ce:	2b02      	cmp	r3, #2
 80094d0:	d002      	beq.n	80094d8 <USBD_StdEPReq+0xe6>
 80094d2:	2b03      	cmp	r3, #3
 80094d4:	d016      	beq.n	8009504 <USBD_StdEPReq+0x112>
 80094d6:	e030      	b.n	800953a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80094d8:	7bbb      	ldrb	r3, [r7, #14]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d00d      	beq.n	80094fa <USBD_StdEPReq+0x108>
 80094de:	7bbb      	ldrb	r3, [r7, #14]
 80094e0:	2b80      	cmp	r3, #128	@ 0x80
 80094e2:	d00a      	beq.n	80094fa <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80094e4:	7bbb      	ldrb	r3, [r7, #14]
 80094e6:	4619      	mov	r1, r3
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f001 f8df 	bl	800a6ac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80094ee:	2180      	movs	r1, #128	@ 0x80
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f001 f8db 	bl	800a6ac <USBD_LL_StallEP>
 80094f6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80094f8:	e025      	b.n	8009546 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 80094fa:	6839      	ldr	r1, [r7, #0]
 80094fc:	6878      	ldr	r0, [r7, #4]
 80094fe:	f000 fc33 	bl	8009d68 <USBD_CtlError>
              break;
 8009502:	e020      	b.n	8009546 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	885b      	ldrh	r3, [r3, #2]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d11b      	bne.n	8009544 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800950c:	7bbb      	ldrb	r3, [r7, #14]
 800950e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009512:	2b00      	cmp	r3, #0
 8009514:	d004      	beq.n	8009520 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009516:	7bbb      	ldrb	r3, [r7, #14]
 8009518:	4619      	mov	r1, r3
 800951a:	6878      	ldr	r0, [r7, #4]
 800951c:	f001 f8e5 	bl	800a6ea <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f000 fcec 	bl	8009efe <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	6839      	ldr	r1, [r7, #0]
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	4798      	blx	r3
 8009534:	4603      	mov	r3, r0
 8009536:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8009538:	e004      	b.n	8009544 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800953a:	6839      	ldr	r1, [r7, #0]
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f000 fc13 	bl	8009d68 <USBD_CtlError>
              break;
 8009542:	e000      	b.n	8009546 <USBD_StdEPReq+0x154>
              break;
 8009544:	bf00      	nop
          }
          break;
 8009546:	e0ab      	b.n	80096a0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800954e:	b2db      	uxtb	r3, r3
 8009550:	2b02      	cmp	r3, #2
 8009552:	d002      	beq.n	800955a <USBD_StdEPReq+0x168>
 8009554:	2b03      	cmp	r3, #3
 8009556:	d032      	beq.n	80095be <USBD_StdEPReq+0x1cc>
 8009558:	e097      	b.n	800968a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800955a:	7bbb      	ldrb	r3, [r7, #14]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d007      	beq.n	8009570 <USBD_StdEPReq+0x17e>
 8009560:	7bbb      	ldrb	r3, [r7, #14]
 8009562:	2b80      	cmp	r3, #128	@ 0x80
 8009564:	d004      	beq.n	8009570 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8009566:	6839      	ldr	r1, [r7, #0]
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f000 fbfd 	bl	8009d68 <USBD_CtlError>
                break;
 800956e:	e091      	b.n	8009694 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009570:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009574:	2b00      	cmp	r3, #0
 8009576:	da0b      	bge.n	8009590 <USBD_StdEPReq+0x19e>
 8009578:	7bbb      	ldrb	r3, [r7, #14]
 800957a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800957e:	4613      	mov	r3, r2
 8009580:	009b      	lsls	r3, r3, #2
 8009582:	4413      	add	r3, r2
 8009584:	009b      	lsls	r3, r3, #2
 8009586:	3310      	adds	r3, #16
 8009588:	687a      	ldr	r2, [r7, #4]
 800958a:	4413      	add	r3, r2
 800958c:	3304      	adds	r3, #4
 800958e:	e00b      	b.n	80095a8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009590:	7bbb      	ldrb	r3, [r7, #14]
 8009592:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009596:	4613      	mov	r3, r2
 8009598:	009b      	lsls	r3, r3, #2
 800959a:	4413      	add	r3, r2
 800959c:	009b      	lsls	r3, r3, #2
 800959e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80095a2:	687a      	ldr	r2, [r7, #4]
 80095a4:	4413      	add	r3, r2
 80095a6:	3304      	adds	r3, #4
 80095a8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	2200      	movs	r2, #0
 80095ae:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	2202      	movs	r2, #2
 80095b4:	4619      	mov	r1, r3
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f000 fc47 	bl	8009e4a <USBD_CtlSendData>
              break;
 80095bc:	e06a      	b.n	8009694 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80095be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	da11      	bge.n	80095ea <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80095c6:	7bbb      	ldrb	r3, [r7, #14]
 80095c8:	f003 020f 	and.w	r2, r3, #15
 80095cc:	6879      	ldr	r1, [r7, #4]
 80095ce:	4613      	mov	r3, r2
 80095d0:	009b      	lsls	r3, r3, #2
 80095d2:	4413      	add	r3, r2
 80095d4:	009b      	lsls	r3, r3, #2
 80095d6:	440b      	add	r3, r1
 80095d8:	3324      	adds	r3, #36	@ 0x24
 80095da:	881b      	ldrh	r3, [r3, #0]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d117      	bne.n	8009610 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80095e0:	6839      	ldr	r1, [r7, #0]
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f000 fbc0 	bl	8009d68 <USBD_CtlError>
                  break;
 80095e8:	e054      	b.n	8009694 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80095ea:	7bbb      	ldrb	r3, [r7, #14]
 80095ec:	f003 020f 	and.w	r2, r3, #15
 80095f0:	6879      	ldr	r1, [r7, #4]
 80095f2:	4613      	mov	r3, r2
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	4413      	add	r3, r2
 80095f8:	009b      	lsls	r3, r3, #2
 80095fa:	440b      	add	r3, r1
 80095fc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009600:	881b      	ldrh	r3, [r3, #0]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d104      	bne.n	8009610 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8009606:	6839      	ldr	r1, [r7, #0]
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f000 fbad 	bl	8009d68 <USBD_CtlError>
                  break;
 800960e:	e041      	b.n	8009694 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009610:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009614:	2b00      	cmp	r3, #0
 8009616:	da0b      	bge.n	8009630 <USBD_StdEPReq+0x23e>
 8009618:	7bbb      	ldrb	r3, [r7, #14]
 800961a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800961e:	4613      	mov	r3, r2
 8009620:	009b      	lsls	r3, r3, #2
 8009622:	4413      	add	r3, r2
 8009624:	009b      	lsls	r3, r3, #2
 8009626:	3310      	adds	r3, #16
 8009628:	687a      	ldr	r2, [r7, #4]
 800962a:	4413      	add	r3, r2
 800962c:	3304      	adds	r3, #4
 800962e:	e00b      	b.n	8009648 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009630:	7bbb      	ldrb	r3, [r7, #14]
 8009632:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009636:	4613      	mov	r3, r2
 8009638:	009b      	lsls	r3, r3, #2
 800963a:	4413      	add	r3, r2
 800963c:	009b      	lsls	r3, r3, #2
 800963e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009642:	687a      	ldr	r2, [r7, #4]
 8009644:	4413      	add	r3, r2
 8009646:	3304      	adds	r3, #4
 8009648:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800964a:	7bbb      	ldrb	r3, [r7, #14]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d002      	beq.n	8009656 <USBD_StdEPReq+0x264>
 8009650:	7bbb      	ldrb	r3, [r7, #14]
 8009652:	2b80      	cmp	r3, #128	@ 0x80
 8009654:	d103      	bne.n	800965e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	2200      	movs	r2, #0
 800965a:	601a      	str	r2, [r3, #0]
 800965c:	e00e      	b.n	800967c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800965e:	7bbb      	ldrb	r3, [r7, #14]
 8009660:	4619      	mov	r1, r3
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f001 f860 	bl	800a728 <USBD_LL_IsStallEP>
 8009668:	4603      	mov	r3, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d003      	beq.n	8009676 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	2201      	movs	r2, #1
 8009672:	601a      	str	r2, [r3, #0]
 8009674:	e002      	b.n	800967c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	2200      	movs	r2, #0
 800967a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800967c:	68bb      	ldr	r3, [r7, #8]
 800967e:	2202      	movs	r2, #2
 8009680:	4619      	mov	r1, r3
 8009682:	6878      	ldr	r0, [r7, #4]
 8009684:	f000 fbe1 	bl	8009e4a <USBD_CtlSendData>
              break;
 8009688:	e004      	b.n	8009694 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800968a:	6839      	ldr	r1, [r7, #0]
 800968c:	6878      	ldr	r0, [r7, #4]
 800968e:	f000 fb6b 	bl	8009d68 <USBD_CtlError>
              break;
 8009692:	bf00      	nop
          }
          break;
 8009694:	e004      	b.n	80096a0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8009696:	6839      	ldr	r1, [r7, #0]
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f000 fb65 	bl	8009d68 <USBD_CtlError>
          break;
 800969e:	bf00      	nop
      }
      break;
 80096a0:	e004      	b.n	80096ac <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80096a2:	6839      	ldr	r1, [r7, #0]
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f000 fb5f 	bl	8009d68 <USBD_CtlError>
      break;
 80096aa:	bf00      	nop
  }

  return ret;
 80096ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80096ae:	4618      	mov	r0, r3
 80096b0:	3710      	adds	r7, #16
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
	...

080096b8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b084      	sub	sp, #16
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
 80096c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80096c2:	2300      	movs	r3, #0
 80096c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80096c6:	2300      	movs	r3, #0
 80096c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80096ca:	2300      	movs	r3, #0
 80096cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	885b      	ldrh	r3, [r3, #2]
 80096d2:	0a1b      	lsrs	r3, r3, #8
 80096d4:	b29b      	uxth	r3, r3
 80096d6:	3b01      	subs	r3, #1
 80096d8:	2b0e      	cmp	r3, #14
 80096da:	f200 8152 	bhi.w	8009982 <USBD_GetDescriptor+0x2ca>
 80096de:	a201      	add	r2, pc, #4	@ (adr r2, 80096e4 <USBD_GetDescriptor+0x2c>)
 80096e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096e4:	08009755 	.word	0x08009755
 80096e8:	0800976d 	.word	0x0800976d
 80096ec:	080097ad 	.word	0x080097ad
 80096f0:	08009983 	.word	0x08009983
 80096f4:	08009983 	.word	0x08009983
 80096f8:	08009923 	.word	0x08009923
 80096fc:	0800994f 	.word	0x0800994f
 8009700:	08009983 	.word	0x08009983
 8009704:	08009983 	.word	0x08009983
 8009708:	08009983 	.word	0x08009983
 800970c:	08009983 	.word	0x08009983
 8009710:	08009983 	.word	0x08009983
 8009714:	08009983 	.word	0x08009983
 8009718:	08009983 	.word	0x08009983
 800971c:	08009721 	.word	0x08009721
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009726:	69db      	ldr	r3, [r3, #28]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d00b      	beq.n	8009744 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009732:	69db      	ldr	r3, [r3, #28]
 8009734:	687a      	ldr	r2, [r7, #4]
 8009736:	7c12      	ldrb	r2, [r2, #16]
 8009738:	f107 0108 	add.w	r1, r7, #8
 800973c:	4610      	mov	r0, r2
 800973e:	4798      	blx	r3
 8009740:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009742:	e126      	b.n	8009992 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009744:	6839      	ldr	r1, [r7, #0]
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	f000 fb0e 	bl	8009d68 <USBD_CtlError>
        err++;
 800974c:	7afb      	ldrb	r3, [r7, #11]
 800974e:	3301      	adds	r3, #1
 8009750:	72fb      	strb	r3, [r7, #11]
      break;
 8009752:	e11e      	b.n	8009992 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	687a      	ldr	r2, [r7, #4]
 800975e:	7c12      	ldrb	r2, [r2, #16]
 8009760:	f107 0108 	add.w	r1, r7, #8
 8009764:	4610      	mov	r0, r2
 8009766:	4798      	blx	r3
 8009768:	60f8      	str	r0, [r7, #12]
      break;
 800976a:	e112      	b.n	8009992 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	7c1b      	ldrb	r3, [r3, #16]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d10d      	bne.n	8009790 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800977a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800977c:	f107 0208 	add.w	r2, r7, #8
 8009780:	4610      	mov	r0, r2
 8009782:	4798      	blx	r3
 8009784:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	3301      	adds	r3, #1
 800978a:	2202      	movs	r2, #2
 800978c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800978e:	e100      	b.n	8009992 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009798:	f107 0208 	add.w	r2, r7, #8
 800979c:	4610      	mov	r0, r2
 800979e:	4798      	blx	r3
 80097a0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	3301      	adds	r3, #1
 80097a6:	2202      	movs	r2, #2
 80097a8:	701a      	strb	r2, [r3, #0]
      break;
 80097aa:	e0f2      	b.n	8009992 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	885b      	ldrh	r3, [r3, #2]
 80097b0:	b2db      	uxtb	r3, r3
 80097b2:	2b05      	cmp	r3, #5
 80097b4:	f200 80ac 	bhi.w	8009910 <USBD_GetDescriptor+0x258>
 80097b8:	a201      	add	r2, pc, #4	@ (adr r2, 80097c0 <USBD_GetDescriptor+0x108>)
 80097ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097be:	bf00      	nop
 80097c0:	080097d9 	.word	0x080097d9
 80097c4:	0800980d 	.word	0x0800980d
 80097c8:	08009841 	.word	0x08009841
 80097cc:	08009875 	.word	0x08009875
 80097d0:	080098a9 	.word	0x080098a9
 80097d4:	080098dd 	.word	0x080098dd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d00b      	beq.n	80097fc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	687a      	ldr	r2, [r7, #4]
 80097ee:	7c12      	ldrb	r2, [r2, #16]
 80097f0:	f107 0108 	add.w	r1, r7, #8
 80097f4:	4610      	mov	r0, r2
 80097f6:	4798      	blx	r3
 80097f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80097fa:	e091      	b.n	8009920 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80097fc:	6839      	ldr	r1, [r7, #0]
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f000 fab2 	bl	8009d68 <USBD_CtlError>
            err++;
 8009804:	7afb      	ldrb	r3, [r7, #11]
 8009806:	3301      	adds	r3, #1
 8009808:	72fb      	strb	r3, [r7, #11]
          break;
 800980a:	e089      	b.n	8009920 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009812:	689b      	ldr	r3, [r3, #8]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d00b      	beq.n	8009830 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800981e:	689b      	ldr	r3, [r3, #8]
 8009820:	687a      	ldr	r2, [r7, #4]
 8009822:	7c12      	ldrb	r2, [r2, #16]
 8009824:	f107 0108 	add.w	r1, r7, #8
 8009828:	4610      	mov	r0, r2
 800982a:	4798      	blx	r3
 800982c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800982e:	e077      	b.n	8009920 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009830:	6839      	ldr	r1, [r7, #0]
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f000 fa98 	bl	8009d68 <USBD_CtlError>
            err++;
 8009838:	7afb      	ldrb	r3, [r7, #11]
 800983a:	3301      	adds	r3, #1
 800983c:	72fb      	strb	r3, [r7, #11]
          break;
 800983e:	e06f      	b.n	8009920 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009846:	68db      	ldr	r3, [r3, #12]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d00b      	beq.n	8009864 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009852:	68db      	ldr	r3, [r3, #12]
 8009854:	687a      	ldr	r2, [r7, #4]
 8009856:	7c12      	ldrb	r2, [r2, #16]
 8009858:	f107 0108 	add.w	r1, r7, #8
 800985c:	4610      	mov	r0, r2
 800985e:	4798      	blx	r3
 8009860:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009862:	e05d      	b.n	8009920 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009864:	6839      	ldr	r1, [r7, #0]
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f000 fa7e 	bl	8009d68 <USBD_CtlError>
            err++;
 800986c:	7afb      	ldrb	r3, [r7, #11]
 800986e:	3301      	adds	r3, #1
 8009870:	72fb      	strb	r3, [r7, #11]
          break;
 8009872:	e055      	b.n	8009920 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800987a:	691b      	ldr	r3, [r3, #16]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d00b      	beq.n	8009898 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009886:	691b      	ldr	r3, [r3, #16]
 8009888:	687a      	ldr	r2, [r7, #4]
 800988a:	7c12      	ldrb	r2, [r2, #16]
 800988c:	f107 0108 	add.w	r1, r7, #8
 8009890:	4610      	mov	r0, r2
 8009892:	4798      	blx	r3
 8009894:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009896:	e043      	b.n	8009920 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009898:	6839      	ldr	r1, [r7, #0]
 800989a:	6878      	ldr	r0, [r7, #4]
 800989c:	f000 fa64 	bl	8009d68 <USBD_CtlError>
            err++;
 80098a0:	7afb      	ldrb	r3, [r7, #11]
 80098a2:	3301      	adds	r3, #1
 80098a4:	72fb      	strb	r3, [r7, #11]
          break;
 80098a6:	e03b      	b.n	8009920 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098ae:	695b      	ldr	r3, [r3, #20]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d00b      	beq.n	80098cc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098ba:	695b      	ldr	r3, [r3, #20]
 80098bc:	687a      	ldr	r2, [r7, #4]
 80098be:	7c12      	ldrb	r2, [r2, #16]
 80098c0:	f107 0108 	add.w	r1, r7, #8
 80098c4:	4610      	mov	r0, r2
 80098c6:	4798      	blx	r3
 80098c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098ca:	e029      	b.n	8009920 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80098cc:	6839      	ldr	r1, [r7, #0]
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f000 fa4a 	bl	8009d68 <USBD_CtlError>
            err++;
 80098d4:	7afb      	ldrb	r3, [r7, #11]
 80098d6:	3301      	adds	r3, #1
 80098d8:	72fb      	strb	r3, [r7, #11]
          break;
 80098da:	e021      	b.n	8009920 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098e2:	699b      	ldr	r3, [r3, #24]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00b      	beq.n	8009900 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098ee:	699b      	ldr	r3, [r3, #24]
 80098f0:	687a      	ldr	r2, [r7, #4]
 80098f2:	7c12      	ldrb	r2, [r2, #16]
 80098f4:	f107 0108 	add.w	r1, r7, #8
 80098f8:	4610      	mov	r0, r2
 80098fa:	4798      	blx	r3
 80098fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098fe:	e00f      	b.n	8009920 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009900:	6839      	ldr	r1, [r7, #0]
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f000 fa30 	bl	8009d68 <USBD_CtlError>
            err++;
 8009908:	7afb      	ldrb	r3, [r7, #11]
 800990a:	3301      	adds	r3, #1
 800990c:	72fb      	strb	r3, [r7, #11]
          break;
 800990e:	e007      	b.n	8009920 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009910:	6839      	ldr	r1, [r7, #0]
 8009912:	6878      	ldr	r0, [r7, #4]
 8009914:	f000 fa28 	bl	8009d68 <USBD_CtlError>
          err++;
 8009918:	7afb      	ldrb	r3, [r7, #11]
 800991a:	3301      	adds	r3, #1
 800991c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800991e:	bf00      	nop
      }
      break;
 8009920:	e037      	b.n	8009992 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	7c1b      	ldrb	r3, [r3, #16]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d109      	bne.n	800993e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009932:	f107 0208 	add.w	r2, r7, #8
 8009936:	4610      	mov	r0, r2
 8009938:	4798      	blx	r3
 800993a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800993c:	e029      	b.n	8009992 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800993e:	6839      	ldr	r1, [r7, #0]
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f000 fa11 	bl	8009d68 <USBD_CtlError>
        err++;
 8009946:	7afb      	ldrb	r3, [r7, #11]
 8009948:	3301      	adds	r3, #1
 800994a:	72fb      	strb	r3, [r7, #11]
      break;
 800994c:	e021      	b.n	8009992 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	7c1b      	ldrb	r3, [r3, #16]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d10d      	bne.n	8009972 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800995c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800995e:	f107 0208 	add.w	r2, r7, #8
 8009962:	4610      	mov	r0, r2
 8009964:	4798      	blx	r3
 8009966:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	3301      	adds	r3, #1
 800996c:	2207      	movs	r2, #7
 800996e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009970:	e00f      	b.n	8009992 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009972:	6839      	ldr	r1, [r7, #0]
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f000 f9f7 	bl	8009d68 <USBD_CtlError>
        err++;
 800997a:	7afb      	ldrb	r3, [r7, #11]
 800997c:	3301      	adds	r3, #1
 800997e:	72fb      	strb	r3, [r7, #11]
      break;
 8009980:	e007      	b.n	8009992 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8009982:	6839      	ldr	r1, [r7, #0]
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f000 f9ef 	bl	8009d68 <USBD_CtlError>
      err++;
 800998a:	7afb      	ldrb	r3, [r7, #11]
 800998c:	3301      	adds	r3, #1
 800998e:	72fb      	strb	r3, [r7, #11]
      break;
 8009990:	bf00      	nop
  }

  if (err != 0U)
 8009992:	7afb      	ldrb	r3, [r7, #11]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d11e      	bne.n	80099d6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	88db      	ldrh	r3, [r3, #6]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d016      	beq.n	80099ce <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80099a0:	893b      	ldrh	r3, [r7, #8]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d00e      	beq.n	80099c4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	88da      	ldrh	r2, [r3, #6]
 80099aa:	893b      	ldrh	r3, [r7, #8]
 80099ac:	4293      	cmp	r3, r2
 80099ae:	bf28      	it	cs
 80099b0:	4613      	movcs	r3, r2
 80099b2:	b29b      	uxth	r3, r3
 80099b4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80099b6:	893b      	ldrh	r3, [r7, #8]
 80099b8:	461a      	mov	r2, r3
 80099ba:	68f9      	ldr	r1, [r7, #12]
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f000 fa44 	bl	8009e4a <USBD_CtlSendData>
 80099c2:	e009      	b.n	80099d8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80099c4:	6839      	ldr	r1, [r7, #0]
 80099c6:	6878      	ldr	r0, [r7, #4]
 80099c8:	f000 f9ce 	bl	8009d68 <USBD_CtlError>
 80099cc:	e004      	b.n	80099d8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f000 fa95 	bl	8009efe <USBD_CtlSendStatus>
 80099d4:	e000      	b.n	80099d8 <USBD_GetDescriptor+0x320>
    return;
 80099d6:	bf00      	nop
  }
}
 80099d8:	3710      	adds	r7, #16
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}
 80099de:	bf00      	nop

080099e0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b084      	sub	sp, #16
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	889b      	ldrh	r3, [r3, #4]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d131      	bne.n	8009a56 <USBD_SetAddress+0x76>
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	88db      	ldrh	r3, [r3, #6]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d12d      	bne.n	8009a56 <USBD_SetAddress+0x76>
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	885b      	ldrh	r3, [r3, #2]
 80099fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8009a00:	d829      	bhi.n	8009a56 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	885b      	ldrh	r3, [r3, #2]
 8009a06:	b2db      	uxtb	r3, r3
 8009a08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a0c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a14:	b2db      	uxtb	r3, r3
 8009a16:	2b03      	cmp	r3, #3
 8009a18:	d104      	bne.n	8009a24 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009a1a:	6839      	ldr	r1, [r7, #0]
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f000 f9a3 	bl	8009d68 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a22:	e01d      	b.n	8009a60 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	7bfa      	ldrb	r2, [r7, #15]
 8009a28:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009a2c:	7bfb      	ldrb	r3, [r7, #15]
 8009a2e:	4619      	mov	r1, r3
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f000 fea5 	bl	800a780 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	f000 fa61 	bl	8009efe <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009a3c:	7bfb      	ldrb	r3, [r7, #15]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d004      	beq.n	8009a4c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2202      	movs	r2, #2
 8009a46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a4a:	e009      	b.n	8009a60 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2201      	movs	r2, #1
 8009a50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a54:	e004      	b.n	8009a60 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009a56:	6839      	ldr	r1, [r7, #0]
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f000 f985 	bl	8009d68 <USBD_CtlError>
  }
}
 8009a5e:	bf00      	nop
 8009a60:	bf00      	nop
 8009a62:	3710      	adds	r7, #16
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}

08009a68 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b084      	sub	sp, #16
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
 8009a70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a72:	2300      	movs	r3, #0
 8009a74:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	885b      	ldrh	r3, [r3, #2]
 8009a7a:	b2da      	uxtb	r2, r3
 8009a7c:	4b4c      	ldr	r3, [pc, #304]	@ (8009bb0 <USBD_SetConfig+0x148>)
 8009a7e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009a80:	4b4b      	ldr	r3, [pc, #300]	@ (8009bb0 <USBD_SetConfig+0x148>)
 8009a82:	781b      	ldrb	r3, [r3, #0]
 8009a84:	2b01      	cmp	r3, #1
 8009a86:	d905      	bls.n	8009a94 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009a88:	6839      	ldr	r1, [r7, #0]
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	f000 f96c 	bl	8009d68 <USBD_CtlError>
    return USBD_FAIL;
 8009a90:	2303      	movs	r3, #3
 8009a92:	e088      	b.n	8009ba6 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	2b02      	cmp	r3, #2
 8009a9e:	d002      	beq.n	8009aa6 <USBD_SetConfig+0x3e>
 8009aa0:	2b03      	cmp	r3, #3
 8009aa2:	d025      	beq.n	8009af0 <USBD_SetConfig+0x88>
 8009aa4:	e071      	b.n	8009b8a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009aa6:	4b42      	ldr	r3, [pc, #264]	@ (8009bb0 <USBD_SetConfig+0x148>)
 8009aa8:	781b      	ldrb	r3, [r3, #0]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d01c      	beq.n	8009ae8 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8009aae:	4b40      	ldr	r3, [pc, #256]	@ (8009bb0 <USBD_SetConfig+0x148>)
 8009ab0:	781b      	ldrb	r3, [r3, #0]
 8009ab2:	461a      	mov	r2, r3
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009ab8:	4b3d      	ldr	r3, [pc, #244]	@ (8009bb0 <USBD_SetConfig+0x148>)
 8009aba:	781b      	ldrb	r3, [r3, #0]
 8009abc:	4619      	mov	r1, r3
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	f7ff f990 	bl	8008de4 <USBD_SetClassConfig>
 8009ac4:	4603      	mov	r3, r0
 8009ac6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009ac8:	7bfb      	ldrb	r3, [r7, #15]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d004      	beq.n	8009ad8 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8009ace:	6839      	ldr	r1, [r7, #0]
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	f000 f949 	bl	8009d68 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009ad6:	e065      	b.n	8009ba4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f000 fa10 	bl	8009efe <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2203      	movs	r2, #3
 8009ae2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009ae6:	e05d      	b.n	8009ba4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f000 fa08 	bl	8009efe <USBD_CtlSendStatus>
      break;
 8009aee:	e059      	b.n	8009ba4 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009af0:	4b2f      	ldr	r3, [pc, #188]	@ (8009bb0 <USBD_SetConfig+0x148>)
 8009af2:	781b      	ldrb	r3, [r3, #0]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d112      	bne.n	8009b1e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2202      	movs	r2, #2
 8009afc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009b00:	4b2b      	ldr	r3, [pc, #172]	@ (8009bb0 <USBD_SetConfig+0x148>)
 8009b02:	781b      	ldrb	r3, [r3, #0]
 8009b04:	461a      	mov	r2, r3
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009b0a:	4b29      	ldr	r3, [pc, #164]	@ (8009bb0 <USBD_SetConfig+0x148>)
 8009b0c:	781b      	ldrb	r3, [r3, #0]
 8009b0e:	4619      	mov	r1, r3
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f7ff f983 	bl	8008e1c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	f000 f9f1 	bl	8009efe <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009b1c:	e042      	b.n	8009ba4 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8009b1e:	4b24      	ldr	r3, [pc, #144]	@ (8009bb0 <USBD_SetConfig+0x148>)
 8009b20:	781b      	ldrb	r3, [r3, #0]
 8009b22:	461a      	mov	r2, r3
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	685b      	ldr	r3, [r3, #4]
 8009b28:	429a      	cmp	r2, r3
 8009b2a:	d02a      	beq.n	8009b82 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	685b      	ldr	r3, [r3, #4]
 8009b30:	b2db      	uxtb	r3, r3
 8009b32:	4619      	mov	r1, r3
 8009b34:	6878      	ldr	r0, [r7, #4]
 8009b36:	f7ff f971 	bl	8008e1c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009b3a:	4b1d      	ldr	r3, [pc, #116]	@ (8009bb0 <USBD_SetConfig+0x148>)
 8009b3c:	781b      	ldrb	r3, [r3, #0]
 8009b3e:	461a      	mov	r2, r3
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009b44:	4b1a      	ldr	r3, [pc, #104]	@ (8009bb0 <USBD_SetConfig+0x148>)
 8009b46:	781b      	ldrb	r3, [r3, #0]
 8009b48:	4619      	mov	r1, r3
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f7ff f94a 	bl	8008de4 <USBD_SetClassConfig>
 8009b50:	4603      	mov	r3, r0
 8009b52:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009b54:	7bfb      	ldrb	r3, [r7, #15]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d00f      	beq.n	8009b7a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8009b5a:	6839      	ldr	r1, [r7, #0]
 8009b5c:	6878      	ldr	r0, [r7, #4]
 8009b5e:	f000 f903 	bl	8009d68 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	685b      	ldr	r3, [r3, #4]
 8009b66:	b2db      	uxtb	r3, r3
 8009b68:	4619      	mov	r1, r3
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f7ff f956 	bl	8008e1c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2202      	movs	r2, #2
 8009b74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009b78:	e014      	b.n	8009ba4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	f000 f9bf 	bl	8009efe <USBD_CtlSendStatus>
      break;
 8009b80:	e010      	b.n	8009ba4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8009b82:	6878      	ldr	r0, [r7, #4]
 8009b84:	f000 f9bb 	bl	8009efe <USBD_CtlSendStatus>
      break;
 8009b88:	e00c      	b.n	8009ba4 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8009b8a:	6839      	ldr	r1, [r7, #0]
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f000 f8eb 	bl	8009d68 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009b92:	4b07      	ldr	r3, [pc, #28]	@ (8009bb0 <USBD_SetConfig+0x148>)
 8009b94:	781b      	ldrb	r3, [r3, #0]
 8009b96:	4619      	mov	r1, r3
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f7ff f93f 	bl	8008e1c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009b9e:	2303      	movs	r3, #3
 8009ba0:	73fb      	strb	r3, [r7, #15]
      break;
 8009ba2:	bf00      	nop
  }

  return ret;
 8009ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3710      	adds	r7, #16
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}
 8009bae:	bf00      	nop
 8009bb0:	200004c0 	.word	0x200004c0

08009bb4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b082      	sub	sp, #8
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
 8009bbc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	88db      	ldrh	r3, [r3, #6]
 8009bc2:	2b01      	cmp	r3, #1
 8009bc4:	d004      	beq.n	8009bd0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009bc6:	6839      	ldr	r1, [r7, #0]
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	f000 f8cd 	bl	8009d68 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009bce:	e023      	b.n	8009c18 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bd6:	b2db      	uxtb	r3, r3
 8009bd8:	2b02      	cmp	r3, #2
 8009bda:	dc02      	bgt.n	8009be2 <USBD_GetConfig+0x2e>
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	dc03      	bgt.n	8009be8 <USBD_GetConfig+0x34>
 8009be0:	e015      	b.n	8009c0e <USBD_GetConfig+0x5a>
 8009be2:	2b03      	cmp	r3, #3
 8009be4:	d00b      	beq.n	8009bfe <USBD_GetConfig+0x4a>
 8009be6:	e012      	b.n	8009c0e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2200      	movs	r2, #0
 8009bec:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	3308      	adds	r3, #8
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f000 f927 	bl	8009e4a <USBD_CtlSendData>
        break;
 8009bfc:	e00c      	b.n	8009c18 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	3304      	adds	r3, #4
 8009c02:	2201      	movs	r2, #1
 8009c04:	4619      	mov	r1, r3
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f000 f91f 	bl	8009e4a <USBD_CtlSendData>
        break;
 8009c0c:	e004      	b.n	8009c18 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009c0e:	6839      	ldr	r1, [r7, #0]
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f000 f8a9 	bl	8009d68 <USBD_CtlError>
        break;
 8009c16:	bf00      	nop
}
 8009c18:	bf00      	nop
 8009c1a:	3708      	adds	r7, #8
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bd80      	pop	{r7, pc}

08009c20 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b082      	sub	sp, #8
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
 8009c28:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c30:	b2db      	uxtb	r3, r3
 8009c32:	3b01      	subs	r3, #1
 8009c34:	2b02      	cmp	r3, #2
 8009c36:	d81e      	bhi.n	8009c76 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	88db      	ldrh	r3, [r3, #6]
 8009c3c:	2b02      	cmp	r3, #2
 8009c3e:	d004      	beq.n	8009c4a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009c40:	6839      	ldr	r1, [r7, #0]
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f000 f890 	bl	8009d68 <USBD_CtlError>
        break;
 8009c48:	e01a      	b.n	8009c80 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2201      	movs	r2, #1
 8009c4e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d005      	beq.n	8009c66 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	68db      	ldr	r3, [r3, #12]
 8009c5e:	f043 0202 	orr.w	r2, r3, #2
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	330c      	adds	r3, #12
 8009c6a:	2202      	movs	r2, #2
 8009c6c:	4619      	mov	r1, r3
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f000 f8eb 	bl	8009e4a <USBD_CtlSendData>
      break;
 8009c74:	e004      	b.n	8009c80 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009c76:	6839      	ldr	r1, [r7, #0]
 8009c78:	6878      	ldr	r0, [r7, #4]
 8009c7a:	f000 f875 	bl	8009d68 <USBD_CtlError>
      break;
 8009c7e:	bf00      	nop
  }
}
 8009c80:	bf00      	nop
 8009c82:	3708      	adds	r7, #8
 8009c84:	46bd      	mov	sp, r7
 8009c86:	bd80      	pop	{r7, pc}

08009c88 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b082      	sub	sp, #8
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
 8009c90:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	885b      	ldrh	r3, [r3, #2]
 8009c96:	2b01      	cmp	r3, #1
 8009c98:	d106      	bne.n	8009ca8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2201      	movs	r2, #1
 8009c9e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f000 f92b 	bl	8009efe <USBD_CtlSendStatus>
  }
}
 8009ca8:	bf00      	nop
 8009caa:	3708      	adds	r7, #8
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}

08009cb0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b082      	sub	sp, #8
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
 8009cb8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cc0:	b2db      	uxtb	r3, r3
 8009cc2:	3b01      	subs	r3, #1
 8009cc4:	2b02      	cmp	r3, #2
 8009cc6:	d80b      	bhi.n	8009ce0 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	885b      	ldrh	r3, [r3, #2]
 8009ccc:	2b01      	cmp	r3, #1
 8009cce:	d10c      	bne.n	8009cea <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f000 f910 	bl	8009efe <USBD_CtlSendStatus>
      }
      break;
 8009cde:	e004      	b.n	8009cea <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009ce0:	6839      	ldr	r1, [r7, #0]
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f000 f840 	bl	8009d68 <USBD_CtlError>
      break;
 8009ce8:	e000      	b.n	8009cec <USBD_ClrFeature+0x3c>
      break;
 8009cea:	bf00      	nop
  }
}
 8009cec:	bf00      	nop
 8009cee:	3708      	adds	r7, #8
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bd80      	pop	{r7, pc}

08009cf4 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b084      	sub	sp, #16
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	781a      	ldrb	r2, [r3, #0]
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	3301      	adds	r3, #1
 8009d0e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	781a      	ldrb	r2, [r3, #0]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	3301      	adds	r3, #1
 8009d1c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009d1e:	68f8      	ldr	r0, [r7, #12]
 8009d20:	f7ff fa90 	bl	8009244 <SWAPBYTE>
 8009d24:	4603      	mov	r3, r0
 8009d26:	461a      	mov	r2, r3
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	3301      	adds	r3, #1
 8009d30:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	3301      	adds	r3, #1
 8009d36:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009d38:	68f8      	ldr	r0, [r7, #12]
 8009d3a:	f7ff fa83 	bl	8009244 <SWAPBYTE>
 8009d3e:	4603      	mov	r3, r0
 8009d40:	461a      	mov	r2, r3
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	3301      	adds	r3, #1
 8009d4a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	3301      	adds	r3, #1
 8009d50:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009d52:	68f8      	ldr	r0, [r7, #12]
 8009d54:	f7ff fa76 	bl	8009244 <SWAPBYTE>
 8009d58:	4603      	mov	r3, r0
 8009d5a:	461a      	mov	r2, r3
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	80da      	strh	r2, [r3, #6]
}
 8009d60:	bf00      	nop
 8009d62:	3710      	adds	r7, #16
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b082      	sub	sp, #8
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
 8009d70:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009d72:	2180      	movs	r1, #128	@ 0x80
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f000 fc99 	bl	800a6ac <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009d7a:	2100      	movs	r1, #0
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 fc95 	bl	800a6ac <USBD_LL_StallEP>
}
 8009d82:	bf00      	nop
 8009d84:	3708      	adds	r7, #8
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}

08009d8a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009d8a:	b580      	push	{r7, lr}
 8009d8c:	b086      	sub	sp, #24
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	60f8      	str	r0, [r7, #12]
 8009d92:	60b9      	str	r1, [r7, #8]
 8009d94:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009d96:	2300      	movs	r3, #0
 8009d98:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d036      	beq.n	8009e0e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009da4:	6938      	ldr	r0, [r7, #16]
 8009da6:	f000 f836 	bl	8009e16 <USBD_GetLen>
 8009daa:	4603      	mov	r3, r0
 8009dac:	3301      	adds	r3, #1
 8009dae:	b29b      	uxth	r3, r3
 8009db0:	005b      	lsls	r3, r3, #1
 8009db2:	b29a      	uxth	r2, r3
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009db8:	7dfb      	ldrb	r3, [r7, #23]
 8009dba:	68ba      	ldr	r2, [r7, #8]
 8009dbc:	4413      	add	r3, r2
 8009dbe:	687a      	ldr	r2, [r7, #4]
 8009dc0:	7812      	ldrb	r2, [r2, #0]
 8009dc2:	701a      	strb	r2, [r3, #0]
  idx++;
 8009dc4:	7dfb      	ldrb	r3, [r7, #23]
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009dca:	7dfb      	ldrb	r3, [r7, #23]
 8009dcc:	68ba      	ldr	r2, [r7, #8]
 8009dce:	4413      	add	r3, r2
 8009dd0:	2203      	movs	r2, #3
 8009dd2:	701a      	strb	r2, [r3, #0]
  idx++;
 8009dd4:	7dfb      	ldrb	r3, [r7, #23]
 8009dd6:	3301      	adds	r3, #1
 8009dd8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009dda:	e013      	b.n	8009e04 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009ddc:	7dfb      	ldrb	r3, [r7, #23]
 8009dde:	68ba      	ldr	r2, [r7, #8]
 8009de0:	4413      	add	r3, r2
 8009de2:	693a      	ldr	r2, [r7, #16]
 8009de4:	7812      	ldrb	r2, [r2, #0]
 8009de6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	3301      	adds	r3, #1
 8009dec:	613b      	str	r3, [r7, #16]
    idx++;
 8009dee:	7dfb      	ldrb	r3, [r7, #23]
 8009df0:	3301      	adds	r3, #1
 8009df2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009df4:	7dfb      	ldrb	r3, [r7, #23]
 8009df6:	68ba      	ldr	r2, [r7, #8]
 8009df8:	4413      	add	r3, r2
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	701a      	strb	r2, [r3, #0]
    idx++;
 8009dfe:	7dfb      	ldrb	r3, [r7, #23]
 8009e00:	3301      	adds	r3, #1
 8009e02:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	781b      	ldrb	r3, [r3, #0]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d1e7      	bne.n	8009ddc <USBD_GetString+0x52>
 8009e0c:	e000      	b.n	8009e10 <USBD_GetString+0x86>
    return;
 8009e0e:	bf00      	nop
  }
}
 8009e10:	3718      	adds	r7, #24
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}

08009e16 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009e16:	b480      	push	{r7}
 8009e18:	b085      	sub	sp, #20
 8009e1a:	af00      	add	r7, sp, #0
 8009e1c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009e26:	e005      	b.n	8009e34 <USBD_GetLen+0x1e>
  {
    len++;
 8009e28:	7bfb      	ldrb	r3, [r7, #15]
 8009e2a:	3301      	adds	r3, #1
 8009e2c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009e2e:	68bb      	ldr	r3, [r7, #8]
 8009e30:	3301      	adds	r3, #1
 8009e32:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	781b      	ldrb	r3, [r3, #0]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d1f5      	bne.n	8009e28 <USBD_GetLen+0x12>
  }

  return len;
 8009e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	3714      	adds	r7, #20
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr

08009e4a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009e4a:	b580      	push	{r7, lr}
 8009e4c:	b084      	sub	sp, #16
 8009e4e:	af00      	add	r7, sp, #0
 8009e50:	60f8      	str	r0, [r7, #12]
 8009e52:	60b9      	str	r1, [r7, #8]
 8009e54:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	2202      	movs	r2, #2
 8009e5a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	687a      	ldr	r2, [r7, #4]
 8009e62:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	687a      	ldr	r2, [r7, #4]
 8009e68:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	68ba      	ldr	r2, [r7, #8]
 8009e6e:	2100      	movs	r1, #0
 8009e70:	68f8      	ldr	r0, [r7, #12]
 8009e72:	f000 fca4 	bl	800a7be <USBD_LL_Transmit>

  return USBD_OK;
 8009e76:	2300      	movs	r3, #0
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	3710      	adds	r7, #16
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}

08009e80 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b084      	sub	sp, #16
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	60f8      	str	r0, [r7, #12]
 8009e88:	60b9      	str	r1, [r7, #8]
 8009e8a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	68ba      	ldr	r2, [r7, #8]
 8009e90:	2100      	movs	r1, #0
 8009e92:	68f8      	ldr	r0, [r7, #12]
 8009e94:	f000 fc93 	bl	800a7be <USBD_LL_Transmit>

  return USBD_OK;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3710      	adds	r7, #16
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}

08009ea2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009ea2:	b580      	push	{r7, lr}
 8009ea4:	b084      	sub	sp, #16
 8009ea6:	af00      	add	r7, sp, #0
 8009ea8:	60f8      	str	r0, [r7, #12]
 8009eaa:	60b9      	str	r1, [r7, #8]
 8009eac:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	2203      	movs	r2, #3
 8009eb2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	687a      	ldr	r2, [r7, #4]
 8009eba:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	687a      	ldr	r2, [r7, #4]
 8009ec2:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	68ba      	ldr	r2, [r7, #8]
 8009eca:	2100      	movs	r1, #0
 8009ecc:	68f8      	ldr	r0, [r7, #12]
 8009ece:	f000 fc97 	bl	800a800 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009ed2:	2300      	movs	r3, #0
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	3710      	adds	r7, #16
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bd80      	pop	{r7, pc}

08009edc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b084      	sub	sp, #16
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	60f8      	str	r0, [r7, #12]
 8009ee4:	60b9      	str	r1, [r7, #8]
 8009ee6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	68ba      	ldr	r2, [r7, #8]
 8009eec:	2100      	movs	r1, #0
 8009eee:	68f8      	ldr	r0, [r7, #12]
 8009ef0:	f000 fc86 	bl	800a800 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009ef4:	2300      	movs	r3, #0
}
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	3710      	adds	r7, #16
 8009efa:	46bd      	mov	sp, r7
 8009efc:	bd80      	pop	{r7, pc}

08009efe <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009efe:	b580      	push	{r7, lr}
 8009f00:	b082      	sub	sp, #8
 8009f02:	af00      	add	r7, sp, #0
 8009f04:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2204      	movs	r2, #4
 8009f0a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009f0e:	2300      	movs	r3, #0
 8009f10:	2200      	movs	r2, #0
 8009f12:	2100      	movs	r1, #0
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	f000 fc52 	bl	800a7be <USBD_LL_Transmit>

  return USBD_OK;
 8009f1a:	2300      	movs	r3, #0
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	3708      	adds	r7, #8
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}

08009f24 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b082      	sub	sp, #8
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2205      	movs	r2, #5
 8009f30:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009f34:	2300      	movs	r3, #0
 8009f36:	2200      	movs	r2, #0
 8009f38:	2100      	movs	r1, #0
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f000 fc60 	bl	800a800 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009f40:	2300      	movs	r3, #0
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	3708      	adds	r7, #8
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}
	...

08009f4c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8009f50:	2200      	movs	r2, #0
 8009f52:	4912      	ldr	r1, [pc, #72]	@ (8009f9c <MX_USB_Device_Init+0x50>)
 8009f54:	4812      	ldr	r0, [pc, #72]	@ (8009fa0 <MX_USB_Device_Init+0x54>)
 8009f56:	f7fe fed7 	bl	8008d08 <USBD_Init>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d001      	beq.n	8009f64 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8009f60:	f7f7 f826 	bl	8000fb0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8009f64:	490f      	ldr	r1, [pc, #60]	@ (8009fa4 <MX_USB_Device_Init+0x58>)
 8009f66:	480e      	ldr	r0, [pc, #56]	@ (8009fa0 <MX_USB_Device_Init+0x54>)
 8009f68:	f7fe fefe 	bl	8008d68 <USBD_RegisterClass>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d001      	beq.n	8009f76 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8009f72:	f7f7 f81d 	bl	8000fb0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8009f76:	490c      	ldr	r1, [pc, #48]	@ (8009fa8 <MX_USB_Device_Init+0x5c>)
 8009f78:	4809      	ldr	r0, [pc, #36]	@ (8009fa0 <MX_USB_Device_Init+0x54>)
 8009f7a:	f7fe fe1f 	bl	8008bbc <USBD_CDC_RegisterInterface>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d001      	beq.n	8009f88 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8009f84:	f7f7 f814 	bl	8000fb0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8009f88:	4805      	ldr	r0, [pc, #20]	@ (8009fa0 <MX_USB_Device_Init+0x54>)
 8009f8a:	f7fe ff14 	bl	8008db6 <USBD_Start>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d001      	beq.n	8009f98 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8009f94:	f7f7 f80c 	bl	8000fb0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8009f98:	bf00      	nop
 8009f9a:	bd80      	pop	{r7, pc}
 8009f9c:	20000140 	.word	0x20000140
 8009fa0:	200004c4 	.word	0x200004c4
 8009fa4:	20000028 	.word	0x20000028
 8009fa8:	2000012c 	.word	0x2000012c

08009fac <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	4905      	ldr	r1, [pc, #20]	@ (8009fc8 <CDC_Init_FS+0x1c>)
 8009fb4:	4805      	ldr	r0, [pc, #20]	@ (8009fcc <CDC_Init_FS+0x20>)
 8009fb6:	f7fe fe16 	bl	8008be6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009fba:	4905      	ldr	r1, [pc, #20]	@ (8009fd0 <CDC_Init_FS+0x24>)
 8009fbc:	4803      	ldr	r0, [pc, #12]	@ (8009fcc <CDC_Init_FS+0x20>)
 8009fbe:	f7fe fe30 	bl	8008c22 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009fc2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	bd80      	pop	{r7, pc}
 8009fc8:	20000b94 	.word	0x20000b94
 8009fcc:	200004c4 	.word	0x200004c4
 8009fd0:	20000794 	.word	0x20000794

08009fd4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009fd8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe2:	4770      	bx	lr

08009fe4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b083      	sub	sp, #12
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	4603      	mov	r3, r0
 8009fec:	6039      	str	r1, [r7, #0]
 8009fee:	71fb      	strb	r3, [r7, #7]
 8009ff0:	4613      	mov	r3, r2
 8009ff2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009ff4:	79fb      	ldrb	r3, [r7, #7]
 8009ff6:	2b23      	cmp	r3, #35	@ 0x23
 8009ff8:	d84a      	bhi.n	800a090 <CDC_Control_FS+0xac>
 8009ffa:	a201      	add	r2, pc, #4	@ (adr r2, 800a000 <CDC_Control_FS+0x1c>)
 8009ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a000:	0800a091 	.word	0x0800a091
 800a004:	0800a091 	.word	0x0800a091
 800a008:	0800a091 	.word	0x0800a091
 800a00c:	0800a091 	.word	0x0800a091
 800a010:	0800a091 	.word	0x0800a091
 800a014:	0800a091 	.word	0x0800a091
 800a018:	0800a091 	.word	0x0800a091
 800a01c:	0800a091 	.word	0x0800a091
 800a020:	0800a091 	.word	0x0800a091
 800a024:	0800a091 	.word	0x0800a091
 800a028:	0800a091 	.word	0x0800a091
 800a02c:	0800a091 	.word	0x0800a091
 800a030:	0800a091 	.word	0x0800a091
 800a034:	0800a091 	.word	0x0800a091
 800a038:	0800a091 	.word	0x0800a091
 800a03c:	0800a091 	.word	0x0800a091
 800a040:	0800a091 	.word	0x0800a091
 800a044:	0800a091 	.word	0x0800a091
 800a048:	0800a091 	.word	0x0800a091
 800a04c:	0800a091 	.word	0x0800a091
 800a050:	0800a091 	.word	0x0800a091
 800a054:	0800a091 	.word	0x0800a091
 800a058:	0800a091 	.word	0x0800a091
 800a05c:	0800a091 	.word	0x0800a091
 800a060:	0800a091 	.word	0x0800a091
 800a064:	0800a091 	.word	0x0800a091
 800a068:	0800a091 	.word	0x0800a091
 800a06c:	0800a091 	.word	0x0800a091
 800a070:	0800a091 	.word	0x0800a091
 800a074:	0800a091 	.word	0x0800a091
 800a078:	0800a091 	.word	0x0800a091
 800a07c:	0800a091 	.word	0x0800a091
 800a080:	0800a091 	.word	0x0800a091
 800a084:	0800a091 	.word	0x0800a091
 800a088:	0800a091 	.word	0x0800a091
 800a08c:	0800a091 	.word	0x0800a091
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a090:	bf00      	nop
  }

  return (USBD_OK);
 800a092:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a094:	4618      	mov	r0, r3
 800a096:	370c      	adds	r7, #12
 800a098:	46bd      	mov	sp, r7
 800a09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09e:	4770      	bx	lr

0800a0a0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b082      	sub	sp, #8
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
 800a0a8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	CDC_On_Receive(Buf,Len);
 800a0aa:	6839      	ldr	r1, [r7, #0]
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f7f6 f8b3 	bl	8000218 <CDC_On_Receive>
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a0b2:	6879      	ldr	r1, [r7, #4]
 800a0b4:	4805      	ldr	r0, [pc, #20]	@ (800a0cc <CDC_Receive_FS+0x2c>)
 800a0b6:	f7fe fdb4 	bl	8008c22 <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a0ba:	4804      	ldr	r0, [pc, #16]	@ (800a0cc <CDC_Receive_FS+0x2c>)
 800a0bc:	f7fe fdfa 	bl	8008cb4 <USBD_CDC_ReceivePacket>
    return (USBD_OK);
 800a0c0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	3708      	adds	r7, #8
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	bd80      	pop	{r7, pc}
 800a0ca:	bf00      	nop
 800a0cc:	200004c4 	.word	0x200004c4

0800a0d0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b084      	sub	sp, #16
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
 800a0d8:	460b      	mov	r3, r1
 800a0da:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a0e0:	4b0d      	ldr	r3, [pc, #52]	@ (800a118 <CDC_Transmit_FS+0x48>)
 800a0e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a0e6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d001      	beq.n	800a0f6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	e00b      	b.n	800a10e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a0f6:	887b      	ldrh	r3, [r7, #2]
 800a0f8:	461a      	mov	r2, r3
 800a0fa:	6879      	ldr	r1, [r7, #4]
 800a0fc:	4806      	ldr	r0, [pc, #24]	@ (800a118 <CDC_Transmit_FS+0x48>)
 800a0fe:	f7fe fd72 	bl	8008be6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a102:	4805      	ldr	r0, [pc, #20]	@ (800a118 <CDC_Transmit_FS+0x48>)
 800a104:	f7fe fda6 	bl	8008c54 <USBD_CDC_TransmitPacket>
 800a108:	4603      	mov	r3, r0
 800a10a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a10c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a10e:	4618      	mov	r0, r3
 800a110:	3710      	adds	r7, #16
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}
 800a116:	bf00      	nop
 800a118:	200004c4 	.word	0x200004c4

0800a11c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a11c:	b480      	push	{r7}
 800a11e:	b087      	sub	sp, #28
 800a120:	af00      	add	r7, sp, #0
 800a122:	60f8      	str	r0, [r7, #12]
 800a124:	60b9      	str	r1, [r7, #8]
 800a126:	4613      	mov	r3, r2
 800a128:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a12a:	2300      	movs	r3, #0
 800a12c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a12e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a132:	4618      	mov	r0, r3
 800a134:	371c      	adds	r7, #28
 800a136:	46bd      	mov	sp, r7
 800a138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13c:	4770      	bx	lr
	...

0800a140 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a140:	b480      	push	{r7}
 800a142:	b083      	sub	sp, #12
 800a144:	af00      	add	r7, sp, #0
 800a146:	4603      	mov	r3, r0
 800a148:	6039      	str	r1, [r7, #0]
 800a14a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	2212      	movs	r2, #18
 800a150:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800a152:	4b03      	ldr	r3, [pc, #12]	@ (800a160 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800a154:	4618      	mov	r0, r3
 800a156:	370c      	adds	r7, #12
 800a158:	46bd      	mov	sp, r7
 800a15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15e:	4770      	bx	lr
 800a160:	20000160 	.word	0x20000160

0800a164 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a164:	b480      	push	{r7}
 800a166:	b083      	sub	sp, #12
 800a168:	af00      	add	r7, sp, #0
 800a16a:	4603      	mov	r3, r0
 800a16c:	6039      	str	r1, [r7, #0]
 800a16e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	2204      	movs	r2, #4
 800a174:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a176:	4b03      	ldr	r3, [pc, #12]	@ (800a184 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800a178:	4618      	mov	r0, r3
 800a17a:	370c      	adds	r7, #12
 800a17c:	46bd      	mov	sp, r7
 800a17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a182:	4770      	bx	lr
 800a184:	20000174 	.word	0x20000174

0800a188 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b082      	sub	sp, #8
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	4603      	mov	r3, r0
 800a190:	6039      	str	r1, [r7, #0]
 800a192:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a194:	79fb      	ldrb	r3, [r7, #7]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d105      	bne.n	800a1a6 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800a19a:	683a      	ldr	r2, [r7, #0]
 800a19c:	4907      	ldr	r1, [pc, #28]	@ (800a1bc <USBD_CDC_ProductStrDescriptor+0x34>)
 800a19e:	4808      	ldr	r0, [pc, #32]	@ (800a1c0 <USBD_CDC_ProductStrDescriptor+0x38>)
 800a1a0:	f7ff fdf3 	bl	8009d8a <USBD_GetString>
 800a1a4:	e004      	b.n	800a1b0 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800a1a6:	683a      	ldr	r2, [r7, #0]
 800a1a8:	4904      	ldr	r1, [pc, #16]	@ (800a1bc <USBD_CDC_ProductStrDescriptor+0x34>)
 800a1aa:	4805      	ldr	r0, [pc, #20]	@ (800a1c0 <USBD_CDC_ProductStrDescriptor+0x38>)
 800a1ac:	f7ff fded 	bl	8009d8a <USBD_GetString>
  }
  return USBD_StrDesc;
 800a1b0:	4b02      	ldr	r3, [pc, #8]	@ (800a1bc <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	3708      	adds	r7, #8
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bd80      	pop	{r7, pc}
 800a1ba:	bf00      	nop
 800a1bc:	20000f94 	.word	0x20000f94
 800a1c0:	0800a9f4 	.word	0x0800a9f4

0800a1c4 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b082      	sub	sp, #8
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	6039      	str	r1, [r7, #0]
 800a1ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a1d0:	683a      	ldr	r2, [r7, #0]
 800a1d2:	4904      	ldr	r1, [pc, #16]	@ (800a1e4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800a1d4:	4804      	ldr	r0, [pc, #16]	@ (800a1e8 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800a1d6:	f7ff fdd8 	bl	8009d8a <USBD_GetString>
  return USBD_StrDesc;
 800a1da:	4b02      	ldr	r3, [pc, #8]	@ (800a1e4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	3708      	adds	r7, #8
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}
 800a1e4:	20000f94 	.word	0x20000f94
 800a1e8:	0800aa0c 	.word	0x0800aa0c

0800a1ec <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b082      	sub	sp, #8
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	6039      	str	r1, [r7, #0]
 800a1f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	221a      	movs	r2, #26
 800a1fc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a1fe:	f000 f843 	bl	800a288 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800a202:	4b02      	ldr	r3, [pc, #8]	@ (800a20c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800a204:	4618      	mov	r0, r3
 800a206:	3708      	adds	r7, #8
 800a208:	46bd      	mov	sp, r7
 800a20a:	bd80      	pop	{r7, pc}
 800a20c:	20000178 	.word	0x20000178

0800a210 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b082      	sub	sp, #8
 800a214:	af00      	add	r7, sp, #0
 800a216:	4603      	mov	r3, r0
 800a218:	6039      	str	r1, [r7, #0]
 800a21a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a21c:	79fb      	ldrb	r3, [r7, #7]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d105      	bne.n	800a22e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800a222:	683a      	ldr	r2, [r7, #0]
 800a224:	4907      	ldr	r1, [pc, #28]	@ (800a244 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800a226:	4808      	ldr	r0, [pc, #32]	@ (800a248 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800a228:	f7ff fdaf 	bl	8009d8a <USBD_GetString>
 800a22c:	e004      	b.n	800a238 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800a22e:	683a      	ldr	r2, [r7, #0]
 800a230:	4904      	ldr	r1, [pc, #16]	@ (800a244 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800a232:	4805      	ldr	r0, [pc, #20]	@ (800a248 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800a234:	f7ff fda9 	bl	8009d8a <USBD_GetString>
  }
  return USBD_StrDesc;
 800a238:	4b02      	ldr	r3, [pc, #8]	@ (800a244 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800a23a:	4618      	mov	r0, r3
 800a23c:	3708      	adds	r7, #8
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}
 800a242:	bf00      	nop
 800a244:	20000f94 	.word	0x20000f94
 800a248:	0800aa20 	.word	0x0800aa20

0800a24c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b082      	sub	sp, #8
 800a250:	af00      	add	r7, sp, #0
 800a252:	4603      	mov	r3, r0
 800a254:	6039      	str	r1, [r7, #0]
 800a256:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a258:	79fb      	ldrb	r3, [r7, #7]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d105      	bne.n	800a26a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800a25e:	683a      	ldr	r2, [r7, #0]
 800a260:	4907      	ldr	r1, [pc, #28]	@ (800a280 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800a262:	4808      	ldr	r0, [pc, #32]	@ (800a284 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800a264:	f7ff fd91 	bl	8009d8a <USBD_GetString>
 800a268:	e004      	b.n	800a274 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800a26a:	683a      	ldr	r2, [r7, #0]
 800a26c:	4904      	ldr	r1, [pc, #16]	@ (800a280 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800a26e:	4805      	ldr	r0, [pc, #20]	@ (800a284 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800a270:	f7ff fd8b 	bl	8009d8a <USBD_GetString>
  }
  return USBD_StrDesc;
 800a274:	4b02      	ldr	r3, [pc, #8]	@ (800a280 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800a276:	4618      	mov	r0, r3
 800a278:	3708      	adds	r7, #8
 800a27a:	46bd      	mov	sp, r7
 800a27c:	bd80      	pop	{r7, pc}
 800a27e:	bf00      	nop
 800a280:	20000f94 	.word	0x20000f94
 800a284:	0800aa2c 	.word	0x0800aa2c

0800a288 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	b084      	sub	sp, #16
 800a28c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a28e:	4b0f      	ldr	r3, [pc, #60]	@ (800a2cc <Get_SerialNum+0x44>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a294:	4b0e      	ldr	r3, [pc, #56]	@ (800a2d0 <Get_SerialNum+0x48>)
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a29a:	4b0e      	ldr	r3, [pc, #56]	@ (800a2d4 <Get_SerialNum+0x4c>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a2a0:	68fa      	ldr	r2, [r7, #12]
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	4413      	add	r3, r2
 800a2a6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d009      	beq.n	800a2c2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a2ae:	2208      	movs	r2, #8
 800a2b0:	4909      	ldr	r1, [pc, #36]	@ (800a2d8 <Get_SerialNum+0x50>)
 800a2b2:	68f8      	ldr	r0, [r7, #12]
 800a2b4:	f000 f814 	bl	800a2e0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a2b8:	2204      	movs	r2, #4
 800a2ba:	4908      	ldr	r1, [pc, #32]	@ (800a2dc <Get_SerialNum+0x54>)
 800a2bc:	68b8      	ldr	r0, [r7, #8]
 800a2be:	f000 f80f 	bl	800a2e0 <IntToUnicode>
  }
}
 800a2c2:	bf00      	nop
 800a2c4:	3710      	adds	r7, #16
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	bf00      	nop
 800a2cc:	1fff7590 	.word	0x1fff7590
 800a2d0:	1fff7594 	.word	0x1fff7594
 800a2d4:	1fff7598 	.word	0x1fff7598
 800a2d8:	2000017a 	.word	0x2000017a
 800a2dc:	2000018a 	.word	0x2000018a

0800a2e0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b087      	sub	sp, #28
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	60f8      	str	r0, [r7, #12]
 800a2e8:	60b9      	str	r1, [r7, #8]
 800a2ea:	4613      	mov	r3, r2
 800a2ec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	75fb      	strb	r3, [r7, #23]
 800a2f6:	e027      	b.n	800a348 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	0f1b      	lsrs	r3, r3, #28
 800a2fc:	2b09      	cmp	r3, #9
 800a2fe:	d80b      	bhi.n	800a318 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	0f1b      	lsrs	r3, r3, #28
 800a304:	b2da      	uxtb	r2, r3
 800a306:	7dfb      	ldrb	r3, [r7, #23]
 800a308:	005b      	lsls	r3, r3, #1
 800a30a:	4619      	mov	r1, r3
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	440b      	add	r3, r1
 800a310:	3230      	adds	r2, #48	@ 0x30
 800a312:	b2d2      	uxtb	r2, r2
 800a314:	701a      	strb	r2, [r3, #0]
 800a316:	e00a      	b.n	800a32e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	0f1b      	lsrs	r3, r3, #28
 800a31c:	b2da      	uxtb	r2, r3
 800a31e:	7dfb      	ldrb	r3, [r7, #23]
 800a320:	005b      	lsls	r3, r3, #1
 800a322:	4619      	mov	r1, r3
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	440b      	add	r3, r1
 800a328:	3237      	adds	r2, #55	@ 0x37
 800a32a:	b2d2      	uxtb	r2, r2
 800a32c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	011b      	lsls	r3, r3, #4
 800a332:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a334:	7dfb      	ldrb	r3, [r7, #23]
 800a336:	005b      	lsls	r3, r3, #1
 800a338:	3301      	adds	r3, #1
 800a33a:	68ba      	ldr	r2, [r7, #8]
 800a33c:	4413      	add	r3, r2
 800a33e:	2200      	movs	r2, #0
 800a340:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a342:	7dfb      	ldrb	r3, [r7, #23]
 800a344:	3301      	adds	r3, #1
 800a346:	75fb      	strb	r3, [r7, #23]
 800a348:	7dfa      	ldrb	r2, [r7, #23]
 800a34a:	79fb      	ldrb	r3, [r7, #7]
 800a34c:	429a      	cmp	r2, r3
 800a34e:	d3d3      	bcc.n	800a2f8 <IntToUnicode+0x18>
  }
}
 800a350:	bf00      	nop
 800a352:	bf00      	nop
 800a354:	371c      	adds	r7, #28
 800a356:	46bd      	mov	sp, r7
 800a358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35c:	4770      	bx	lr
	...

0800a360 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b094      	sub	sp, #80	@ 0x50
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a368:	f107 030c 	add.w	r3, r7, #12
 800a36c:	2244      	movs	r2, #68	@ 0x44
 800a36e:	2100      	movs	r1, #0
 800a370:	4618      	mov	r0, r3
 800a372:	f000 faf9 	bl	800a968 <memset>
  if(pcdHandle->Instance==USB)
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	4a15      	ldr	r2, [pc, #84]	@ (800a3d0 <HAL_PCD_MspInit+0x70>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d122      	bne.n	800a3c6 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800a380:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a384:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800a386:	2300      	movs	r3, #0
 800a388:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a38a:	f107 030c 	add.w	r3, r7, #12
 800a38e:	4618      	mov	r0, r3
 800a390:	f7fa fe28 	bl	8004fe4 <HAL_RCCEx_PeriphCLKConfig>
 800a394:	4603      	mov	r3, r0
 800a396:	2b00      	cmp	r3, #0
 800a398:	d001      	beq.n	800a39e <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800a39a:	f7f6 fe09 	bl	8000fb0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a39e:	4b0d      	ldr	r3, [pc, #52]	@ (800a3d4 <HAL_PCD_MspInit+0x74>)
 800a3a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3a2:	4a0c      	ldr	r2, [pc, #48]	@ (800a3d4 <HAL_PCD_MspInit+0x74>)
 800a3a4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a3a8:	6593      	str	r3, [r2, #88]	@ 0x58
 800a3aa:	4b0a      	ldr	r3, [pc, #40]	@ (800a3d4 <HAL_PCD_MspInit+0x74>)
 800a3ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a3b2:	60bb      	str	r3, [r7, #8]
 800a3b4:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	2100      	movs	r1, #0
 800a3ba:	2014      	movs	r0, #20
 800a3bc:	f7f8 f97d 	bl	80026ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800a3c0:	2014      	movs	r0, #20
 800a3c2:	f7f8 f994 	bl	80026ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a3c6:	bf00      	nop
 800a3c8:	3750      	adds	r7, #80	@ 0x50
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}
 800a3ce:	bf00      	nop
 800a3d0:	40005c00 	.word	0x40005c00
 800a3d4:	40021000 	.word	0x40021000

0800a3d8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b082      	sub	sp, #8
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800a3ec:	4619      	mov	r1, r3
 800a3ee:	4610      	mov	r0, r2
 800a3f0:	f7fe fd2c 	bl	8008e4c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800a3f4:	bf00      	nop
 800a3f6:	3708      	adds	r7, #8
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}

0800a3fc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b082      	sub	sp, #8
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
 800a404:	460b      	mov	r3, r1
 800a406:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800a40e:	78fa      	ldrb	r2, [r7, #3]
 800a410:	6879      	ldr	r1, [r7, #4]
 800a412:	4613      	mov	r3, r2
 800a414:	009b      	lsls	r3, r3, #2
 800a416:	4413      	add	r3, r2
 800a418:	00db      	lsls	r3, r3, #3
 800a41a:	440b      	add	r3, r1
 800a41c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a420:	681a      	ldr	r2, [r3, #0]
 800a422:	78fb      	ldrb	r3, [r7, #3]
 800a424:	4619      	mov	r1, r3
 800a426:	f7fe fd66 	bl	8008ef6 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800a42a:	bf00      	nop
 800a42c:	3708      	adds	r7, #8
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}

0800a432 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a432:	b580      	push	{r7, lr}
 800a434:	b082      	sub	sp, #8
 800a436:	af00      	add	r7, sp, #0
 800a438:	6078      	str	r0, [r7, #4]
 800a43a:	460b      	mov	r3, r1
 800a43c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800a444:	78fa      	ldrb	r2, [r7, #3]
 800a446:	6879      	ldr	r1, [r7, #4]
 800a448:	4613      	mov	r3, r2
 800a44a:	009b      	lsls	r3, r3, #2
 800a44c:	4413      	add	r3, r2
 800a44e:	00db      	lsls	r3, r3, #3
 800a450:	440b      	add	r3, r1
 800a452:	3324      	adds	r3, #36	@ 0x24
 800a454:	681a      	ldr	r2, [r3, #0]
 800a456:	78fb      	ldrb	r3, [r7, #3]
 800a458:	4619      	mov	r1, r3
 800a45a:	f7fe fdaf 	bl	8008fbc <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800a45e:	bf00      	nop
 800a460:	3708      	adds	r7, #8
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}

0800a466 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a466:	b580      	push	{r7, lr}
 800a468:	b082      	sub	sp, #8
 800a46a:	af00      	add	r7, sp, #0
 800a46c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a474:	4618      	mov	r0, r3
 800a476:	f7fe fec3 	bl	8009200 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800a47a:	bf00      	nop
 800a47c:	3708      	adds	r7, #8
 800a47e:	46bd      	mov	sp, r7
 800a480:	bd80      	pop	{r7, pc}

0800a482 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a482:	b580      	push	{r7, lr}
 800a484:	b084      	sub	sp, #16
 800a486:	af00      	add	r7, sp, #0
 800a488:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a48a:	2301      	movs	r3, #1
 800a48c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	795b      	ldrb	r3, [r3, #5]
 800a492:	2b02      	cmp	r3, #2
 800a494:	d001      	beq.n	800a49a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a496:	f7f6 fd8b 	bl	8000fb0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a4a0:	7bfa      	ldrb	r2, [r7, #15]
 800a4a2:	4611      	mov	r1, r2
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	f7fe fe6d 	bl	8009184 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f7fe fe19 	bl	80090e8 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800a4b6:	bf00      	nop
 800a4b8:	3710      	adds	r7, #16
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}
	...

0800a4c0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b082      	sub	sp, #8
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	f7fe fe68 	bl	80091a4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	7a5b      	ldrb	r3, [r3, #9]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d005      	beq.n	800a4e8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a4dc:	4b04      	ldr	r3, [pc, #16]	@ (800a4f0 <HAL_PCD_SuspendCallback+0x30>)
 800a4de:	691b      	ldr	r3, [r3, #16]
 800a4e0:	4a03      	ldr	r2, [pc, #12]	@ (800a4f0 <HAL_PCD_SuspendCallback+0x30>)
 800a4e2:	f043 0306 	orr.w	r3, r3, #6
 800a4e6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800a4e8:	bf00      	nop
 800a4ea:	3708      	adds	r7, #8
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd80      	pop	{r7, pc}
 800a4f0:	e000ed00 	.word	0xe000ed00

0800a4f4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b082      	sub	sp, #8
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	7a5b      	ldrb	r3, [r3, #9]
 800a500:	2b00      	cmp	r3, #0
 800a502:	d007      	beq.n	800a514 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a504:	4b08      	ldr	r3, [pc, #32]	@ (800a528 <HAL_PCD_ResumeCallback+0x34>)
 800a506:	691b      	ldr	r3, [r3, #16]
 800a508:	4a07      	ldr	r2, [pc, #28]	@ (800a528 <HAL_PCD_ResumeCallback+0x34>)
 800a50a:	f023 0306 	bic.w	r3, r3, #6
 800a50e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800a510:	f000 f9f8 	bl	800a904 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a51a:	4618      	mov	r0, r3
 800a51c:	f7fe fe58 	bl	80091d0 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800a520:	bf00      	nop
 800a522:	3708      	adds	r7, #8
 800a524:	46bd      	mov	sp, r7
 800a526:	bd80      	pop	{r7, pc}
 800a528:	e000ed00 	.word	0xe000ed00

0800a52c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b082      	sub	sp, #8
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800a534:	4a2b      	ldr	r2, [pc, #172]	@ (800a5e4 <USBD_LL_Init+0xb8>)
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	4a29      	ldr	r2, [pc, #164]	@ (800a5e4 <USBD_LL_Init+0xb8>)
 800a540:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800a544:	4b27      	ldr	r3, [pc, #156]	@ (800a5e4 <USBD_LL_Init+0xb8>)
 800a546:	4a28      	ldr	r2, [pc, #160]	@ (800a5e8 <USBD_LL_Init+0xbc>)
 800a548:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a54a:	4b26      	ldr	r3, [pc, #152]	@ (800a5e4 <USBD_LL_Init+0xb8>)
 800a54c:	2208      	movs	r2, #8
 800a54e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a550:	4b24      	ldr	r3, [pc, #144]	@ (800a5e4 <USBD_LL_Init+0xb8>)
 800a552:	2202      	movs	r2, #2
 800a554:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a556:	4b23      	ldr	r3, [pc, #140]	@ (800a5e4 <USBD_LL_Init+0xb8>)
 800a558:	2202      	movs	r2, #2
 800a55a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800a55c:	4b21      	ldr	r3, [pc, #132]	@ (800a5e4 <USBD_LL_Init+0xb8>)
 800a55e:	2200      	movs	r2, #0
 800a560:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a562:	4b20      	ldr	r3, [pc, #128]	@ (800a5e4 <USBD_LL_Init+0xb8>)
 800a564:	2200      	movs	r2, #0
 800a566:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a568:	4b1e      	ldr	r3, [pc, #120]	@ (800a5e4 <USBD_LL_Init+0xb8>)
 800a56a:	2200      	movs	r2, #0
 800a56c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a56e:	4b1d      	ldr	r3, [pc, #116]	@ (800a5e4 <USBD_LL_Init+0xb8>)
 800a570:	2200      	movs	r2, #0
 800a572:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a574:	481b      	ldr	r0, [pc, #108]	@ (800a5e4 <USBD_LL_Init+0xb8>)
 800a576:	f7f8 fa89 	bl	8002a8c <HAL_PCD_Init>
 800a57a:	4603      	mov	r3, r0
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d001      	beq.n	800a584 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800a580:	f7f6 fd16 	bl	8000fb0 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a58a:	2318      	movs	r3, #24
 800a58c:	2200      	movs	r2, #0
 800a58e:	2100      	movs	r1, #0
 800a590:	f7f9 ff10 	bl	80043b4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a59a:	2358      	movs	r3, #88	@ 0x58
 800a59c:	2200      	movs	r2, #0
 800a59e:	2180      	movs	r1, #128	@ 0x80
 800a5a0:	f7f9 ff08 	bl	80043b4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a5aa:	23c0      	movs	r3, #192	@ 0xc0
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	2181      	movs	r1, #129	@ 0x81
 800a5b0:	f7f9 ff00 	bl	80043b4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a5ba:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800a5be:	2200      	movs	r2, #0
 800a5c0:	2101      	movs	r1, #1
 800a5c2:	f7f9 fef7 	bl	80043b4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a5cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	2182      	movs	r1, #130	@ 0x82
 800a5d4:	f7f9 feee 	bl	80043b4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a5d8:	2300      	movs	r3, #0
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3708      	adds	r7, #8
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}
 800a5e2:	bf00      	nop
 800a5e4:	20001194 	.word	0x20001194
 800a5e8:	40005c00 	.word	0x40005c00

0800a5ec <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	b084      	sub	sp, #16
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a602:	4618      	mov	r0, r3
 800a604:	f7f8 fb10 	bl	8002c28 <HAL_PCD_Start>
 800a608:	4603      	mov	r3, r0
 800a60a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a60c:	7bfb      	ldrb	r3, [r7, #15]
 800a60e:	4618      	mov	r0, r3
 800a610:	f000 f97e 	bl	800a910 <USBD_Get_USB_Status>
 800a614:	4603      	mov	r3, r0
 800a616:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a618:	7bbb      	ldrb	r3, [r7, #14]
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	3710      	adds	r7, #16
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}

0800a622 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a622:	b580      	push	{r7, lr}
 800a624:	b084      	sub	sp, #16
 800a626:	af00      	add	r7, sp, #0
 800a628:	6078      	str	r0, [r7, #4]
 800a62a:	4608      	mov	r0, r1
 800a62c:	4611      	mov	r1, r2
 800a62e:	461a      	mov	r2, r3
 800a630:	4603      	mov	r3, r0
 800a632:	70fb      	strb	r3, [r7, #3]
 800a634:	460b      	mov	r3, r1
 800a636:	70bb      	strb	r3, [r7, #2]
 800a638:	4613      	mov	r3, r2
 800a63a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a63c:	2300      	movs	r3, #0
 800a63e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a640:	2300      	movs	r3, #0
 800a642:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a64a:	78bb      	ldrb	r3, [r7, #2]
 800a64c:	883a      	ldrh	r2, [r7, #0]
 800a64e:	78f9      	ldrb	r1, [r7, #3]
 800a650:	f7f8 fc57 	bl	8002f02 <HAL_PCD_EP_Open>
 800a654:	4603      	mov	r3, r0
 800a656:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a658:	7bfb      	ldrb	r3, [r7, #15]
 800a65a:	4618      	mov	r0, r3
 800a65c:	f000 f958 	bl	800a910 <USBD_Get_USB_Status>
 800a660:	4603      	mov	r3, r0
 800a662:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a664:	7bbb      	ldrb	r3, [r7, #14]
}
 800a666:	4618      	mov	r0, r3
 800a668:	3710      	adds	r7, #16
 800a66a:	46bd      	mov	sp, r7
 800a66c:	bd80      	pop	{r7, pc}

0800a66e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a66e:	b580      	push	{r7, lr}
 800a670:	b084      	sub	sp, #16
 800a672:	af00      	add	r7, sp, #0
 800a674:	6078      	str	r0, [r7, #4]
 800a676:	460b      	mov	r3, r1
 800a678:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a67a:	2300      	movs	r3, #0
 800a67c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a67e:	2300      	movs	r3, #0
 800a680:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a688:	78fa      	ldrb	r2, [r7, #3]
 800a68a:	4611      	mov	r1, r2
 800a68c:	4618      	mov	r0, r3
 800a68e:	f7f8 fc97 	bl	8002fc0 <HAL_PCD_EP_Close>
 800a692:	4603      	mov	r3, r0
 800a694:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a696:	7bfb      	ldrb	r3, [r7, #15]
 800a698:	4618      	mov	r0, r3
 800a69a:	f000 f939 	bl	800a910 <USBD_Get_USB_Status>
 800a69e:	4603      	mov	r3, r0
 800a6a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6a2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	3710      	adds	r7, #16
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bd80      	pop	{r7, pc}

0800a6ac <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b084      	sub	sp, #16
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
 800a6b4:	460b      	mov	r3, r1
 800a6b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6bc:	2300      	movs	r3, #0
 800a6be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a6c6:	78fa      	ldrb	r2, [r7, #3]
 800a6c8:	4611      	mov	r1, r2
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	f7f8 fd40 	bl	8003150 <HAL_PCD_EP_SetStall>
 800a6d0:	4603      	mov	r3, r0
 800a6d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6d4:	7bfb      	ldrb	r3, [r7, #15]
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	f000 f91a 	bl	800a910 <USBD_Get_USB_Status>
 800a6dc:	4603      	mov	r3, r0
 800a6de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3710      	adds	r7, #16
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}

0800a6ea <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a6ea:	b580      	push	{r7, lr}
 800a6ec:	b084      	sub	sp, #16
 800a6ee:	af00      	add	r7, sp, #0
 800a6f0:	6078      	str	r0, [r7, #4]
 800a6f2:	460b      	mov	r3, r1
 800a6f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a704:	78fa      	ldrb	r2, [r7, #3]
 800a706:	4611      	mov	r1, r2
 800a708:	4618      	mov	r0, r3
 800a70a:	f7f8 fd73 	bl	80031f4 <HAL_PCD_EP_ClrStall>
 800a70e:	4603      	mov	r3, r0
 800a710:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a712:	7bfb      	ldrb	r3, [r7, #15]
 800a714:	4618      	mov	r0, r3
 800a716:	f000 f8fb 	bl	800a910 <USBD_Get_USB_Status>
 800a71a:	4603      	mov	r3, r0
 800a71c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a71e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a720:	4618      	mov	r0, r3
 800a722:	3710      	adds	r7, #16
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}

0800a728 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a728:	b480      	push	{r7}
 800a72a:	b085      	sub	sp, #20
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
 800a730:	460b      	mov	r3, r1
 800a732:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a73a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a73c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a740:	2b00      	cmp	r3, #0
 800a742:	da0b      	bge.n	800a75c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a744:	78fb      	ldrb	r3, [r7, #3]
 800a746:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a74a:	68f9      	ldr	r1, [r7, #12]
 800a74c:	4613      	mov	r3, r2
 800a74e:	009b      	lsls	r3, r3, #2
 800a750:	4413      	add	r3, r2
 800a752:	00db      	lsls	r3, r3, #3
 800a754:	440b      	add	r3, r1
 800a756:	3312      	adds	r3, #18
 800a758:	781b      	ldrb	r3, [r3, #0]
 800a75a:	e00b      	b.n	800a774 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a75c:	78fb      	ldrb	r3, [r7, #3]
 800a75e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a762:	68f9      	ldr	r1, [r7, #12]
 800a764:	4613      	mov	r3, r2
 800a766:	009b      	lsls	r3, r3, #2
 800a768:	4413      	add	r3, r2
 800a76a:	00db      	lsls	r3, r3, #3
 800a76c:	440b      	add	r3, r1
 800a76e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800a772:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a774:	4618      	mov	r0, r3
 800a776:	3714      	adds	r7, #20
 800a778:	46bd      	mov	sp, r7
 800a77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77e:	4770      	bx	lr

0800a780 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b084      	sub	sp, #16
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
 800a788:	460b      	mov	r3, r1
 800a78a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a78c:	2300      	movs	r3, #0
 800a78e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a790:	2300      	movs	r3, #0
 800a792:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a79a:	78fa      	ldrb	r2, [r7, #3]
 800a79c:	4611      	mov	r1, r2
 800a79e:	4618      	mov	r0, r3
 800a7a0:	f7f8 fb8b 	bl	8002eba <HAL_PCD_SetAddress>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7a8:	7bfb      	ldrb	r3, [r7, #15]
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	f000 f8b0 	bl	800a910 <USBD_Get_USB_Status>
 800a7b0:	4603      	mov	r3, r0
 800a7b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3710      	adds	r7, #16
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}

0800a7be <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a7be:	b580      	push	{r7, lr}
 800a7c0:	b086      	sub	sp, #24
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	60f8      	str	r0, [r7, #12]
 800a7c6:	607a      	str	r2, [r7, #4]
 800a7c8:	603b      	str	r3, [r7, #0]
 800a7ca:	460b      	mov	r3, r1
 800a7cc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a7dc:	7af9      	ldrb	r1, [r7, #11]
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	687a      	ldr	r2, [r7, #4]
 800a7e2:	f7f8 fc7e 	bl	80030e2 <HAL_PCD_EP_Transmit>
 800a7e6:	4603      	mov	r3, r0
 800a7e8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7ea:	7dfb      	ldrb	r3, [r7, #23]
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	f000 f88f 	bl	800a910 <USBD_Get_USB_Status>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a7f6:	7dbb      	ldrb	r3, [r7, #22]
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	3718      	adds	r7, #24
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	bd80      	pop	{r7, pc}

0800a800 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b086      	sub	sp, #24
 800a804:	af00      	add	r7, sp, #0
 800a806:	60f8      	str	r0, [r7, #12]
 800a808:	607a      	str	r2, [r7, #4]
 800a80a:	603b      	str	r3, [r7, #0]
 800a80c:	460b      	mov	r3, r1
 800a80e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a810:	2300      	movs	r3, #0
 800a812:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a814:	2300      	movs	r3, #0
 800a816:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a81e:	7af9      	ldrb	r1, [r7, #11]
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	687a      	ldr	r2, [r7, #4]
 800a824:	f7f8 fc14 	bl	8003050 <HAL_PCD_EP_Receive>
 800a828:	4603      	mov	r3, r0
 800a82a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a82c:	7dfb      	ldrb	r3, [r7, #23]
 800a82e:	4618      	mov	r0, r3
 800a830:	f000 f86e 	bl	800a910 <USBD_Get_USB_Status>
 800a834:	4603      	mov	r3, r0
 800a836:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a838:	7dbb      	ldrb	r3, [r7, #22]
}
 800a83a:	4618      	mov	r0, r3
 800a83c:	3718      	adds	r7, #24
 800a83e:	46bd      	mov	sp, r7
 800a840:	bd80      	pop	{r7, pc}

0800a842 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a842:	b580      	push	{r7, lr}
 800a844:	b082      	sub	sp, #8
 800a846:	af00      	add	r7, sp, #0
 800a848:	6078      	str	r0, [r7, #4]
 800a84a:	460b      	mov	r3, r1
 800a84c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a854:	78fa      	ldrb	r2, [r7, #3]
 800a856:	4611      	mov	r1, r2
 800a858:	4618      	mov	r0, r3
 800a85a:	f7f8 fc2a 	bl	80030b2 <HAL_PCD_EP_GetRxCount>
 800a85e:	4603      	mov	r3, r0
}
 800a860:	4618      	mov	r0, r3
 800a862:	3708      	adds	r7, #8
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}

0800a868 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b082      	sub	sp, #8
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
 800a870:	460b      	mov	r3, r1
 800a872:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800a874:	78fb      	ldrb	r3, [r7, #3]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d002      	beq.n	800a880 <HAL_PCDEx_LPM_Callback+0x18>
 800a87a:	2b01      	cmp	r3, #1
 800a87c:	d013      	beq.n	800a8a6 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800a87e:	e023      	b.n	800a8c8 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	7a5b      	ldrb	r3, [r3, #9]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d007      	beq.n	800a898 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800a888:	f000 f83c 	bl	800a904 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a88c:	4b10      	ldr	r3, [pc, #64]	@ (800a8d0 <HAL_PCDEx_LPM_Callback+0x68>)
 800a88e:	691b      	ldr	r3, [r3, #16]
 800a890:	4a0f      	ldr	r2, [pc, #60]	@ (800a8d0 <HAL_PCDEx_LPM_Callback+0x68>)
 800a892:	f023 0306 	bic.w	r3, r3, #6
 800a896:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f7fe fc96 	bl	80091d0 <USBD_LL_Resume>
    break;
 800a8a4:	e010      	b.n	800a8c8 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	f7fe fc79 	bl	80091a4 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	7a5b      	ldrb	r3, [r3, #9]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d005      	beq.n	800a8c6 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a8ba:	4b05      	ldr	r3, [pc, #20]	@ (800a8d0 <HAL_PCDEx_LPM_Callback+0x68>)
 800a8bc:	691b      	ldr	r3, [r3, #16]
 800a8be:	4a04      	ldr	r2, [pc, #16]	@ (800a8d0 <HAL_PCDEx_LPM_Callback+0x68>)
 800a8c0:	f043 0306 	orr.w	r3, r3, #6
 800a8c4:	6113      	str	r3, [r2, #16]
    break;
 800a8c6:	bf00      	nop
}
 800a8c8:	bf00      	nop
 800a8ca:	3708      	adds	r7, #8
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bd80      	pop	{r7, pc}
 800a8d0:	e000ed00 	.word	0xe000ed00

0800a8d4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b083      	sub	sp, #12
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a8dc:	4b03      	ldr	r3, [pc, #12]	@ (800a8ec <USBD_static_malloc+0x18>)
}
 800a8de:	4618      	mov	r0, r3
 800a8e0:	370c      	adds	r7, #12
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e8:	4770      	bx	lr
 800a8ea:	bf00      	nop
 800a8ec:	20001470 	.word	0x20001470

0800a8f0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a8f0:	b480      	push	{r7}
 800a8f2:	b083      	sub	sp, #12
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]

}
 800a8f8:	bf00      	nop
 800a8fa:	370c      	adds	r7, #12
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a902:	4770      	bx	lr

0800a904 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800a908:	f7f5 fed4 	bl	80006b4 <SystemClock_Config>
}
 800a90c:	bf00      	nop
 800a90e:	bd80      	pop	{r7, pc}

0800a910 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a910:	b480      	push	{r7}
 800a912:	b085      	sub	sp, #20
 800a914:	af00      	add	r7, sp, #0
 800a916:	4603      	mov	r3, r0
 800a918:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a91a:	2300      	movs	r3, #0
 800a91c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a91e:	79fb      	ldrb	r3, [r7, #7]
 800a920:	2b03      	cmp	r3, #3
 800a922:	d817      	bhi.n	800a954 <USBD_Get_USB_Status+0x44>
 800a924:	a201      	add	r2, pc, #4	@ (adr r2, 800a92c <USBD_Get_USB_Status+0x1c>)
 800a926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a92a:	bf00      	nop
 800a92c:	0800a93d 	.word	0x0800a93d
 800a930:	0800a943 	.word	0x0800a943
 800a934:	0800a949 	.word	0x0800a949
 800a938:	0800a94f 	.word	0x0800a94f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a93c:	2300      	movs	r3, #0
 800a93e:	73fb      	strb	r3, [r7, #15]
    break;
 800a940:	e00b      	b.n	800a95a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a942:	2303      	movs	r3, #3
 800a944:	73fb      	strb	r3, [r7, #15]
    break;
 800a946:	e008      	b.n	800a95a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a948:	2301      	movs	r3, #1
 800a94a:	73fb      	strb	r3, [r7, #15]
    break;
 800a94c:	e005      	b.n	800a95a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a94e:	2303      	movs	r3, #3
 800a950:	73fb      	strb	r3, [r7, #15]
    break;
 800a952:	e002      	b.n	800a95a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a954:	2303      	movs	r3, #3
 800a956:	73fb      	strb	r3, [r7, #15]
    break;
 800a958:	bf00      	nop
  }
  return usb_status;
 800a95a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	3714      	adds	r7, #20
 800a960:	46bd      	mov	sp, r7
 800a962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a966:	4770      	bx	lr

0800a968 <memset>:
 800a968:	4402      	add	r2, r0
 800a96a:	4603      	mov	r3, r0
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d100      	bne.n	800a972 <memset+0xa>
 800a970:	4770      	bx	lr
 800a972:	f803 1b01 	strb.w	r1, [r3], #1
 800a976:	e7f9      	b.n	800a96c <memset+0x4>

0800a978 <__libc_init_array>:
 800a978:	b570      	push	{r4, r5, r6, lr}
 800a97a:	4d0d      	ldr	r5, [pc, #52]	@ (800a9b0 <__libc_init_array+0x38>)
 800a97c:	4c0d      	ldr	r4, [pc, #52]	@ (800a9b4 <__libc_init_array+0x3c>)
 800a97e:	1b64      	subs	r4, r4, r5
 800a980:	10a4      	asrs	r4, r4, #2
 800a982:	2600      	movs	r6, #0
 800a984:	42a6      	cmp	r6, r4
 800a986:	d109      	bne.n	800a99c <__libc_init_array+0x24>
 800a988:	4d0b      	ldr	r5, [pc, #44]	@ (800a9b8 <__libc_init_array+0x40>)
 800a98a:	4c0c      	ldr	r4, [pc, #48]	@ (800a9bc <__libc_init_array+0x44>)
 800a98c:	f000 f826 	bl	800a9dc <_init>
 800a990:	1b64      	subs	r4, r4, r5
 800a992:	10a4      	asrs	r4, r4, #2
 800a994:	2600      	movs	r6, #0
 800a996:	42a6      	cmp	r6, r4
 800a998:	d105      	bne.n	800a9a6 <__libc_init_array+0x2e>
 800a99a:	bd70      	pop	{r4, r5, r6, pc}
 800a99c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9a0:	4798      	blx	r3
 800a9a2:	3601      	adds	r6, #1
 800a9a4:	e7ee      	b.n	800a984 <__libc_init_array+0xc>
 800a9a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9aa:	4798      	blx	r3
 800a9ac:	3601      	adds	r6, #1
 800a9ae:	e7f2      	b.n	800a996 <__libc_init_array+0x1e>
 800a9b0:	0800aa4c 	.word	0x0800aa4c
 800a9b4:	0800aa4c 	.word	0x0800aa4c
 800a9b8:	0800aa4c 	.word	0x0800aa4c
 800a9bc:	0800aa50 	.word	0x0800aa50

0800a9c0 <memcpy>:
 800a9c0:	440a      	add	r2, r1
 800a9c2:	4291      	cmp	r1, r2
 800a9c4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a9c8:	d100      	bne.n	800a9cc <memcpy+0xc>
 800a9ca:	4770      	bx	lr
 800a9cc:	b510      	push	{r4, lr}
 800a9ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a9d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a9d6:	4291      	cmp	r1, r2
 800a9d8:	d1f9      	bne.n	800a9ce <memcpy+0xe>
 800a9da:	bd10      	pop	{r4, pc}

0800a9dc <_init>:
 800a9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9de:	bf00      	nop
 800a9e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9e2:	bc08      	pop	{r3}
 800a9e4:	469e      	mov	lr, r3
 800a9e6:	4770      	bx	lr

0800a9e8 <_fini>:
 800a9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9ea:	bf00      	nop
 800a9ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9ee:	bc08      	pop	{r3}
 800a9f0:	469e      	mov	lr, r3
 800a9f2:	4770      	bx	lr
