#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov  5 23:48:47 2020
# Process ID: 38132
# Current directory: C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19916
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter START_states bound to: 5'b00000 
	Parameter AUTO_states bound to: 5'b00001 
	Parameter MANUAL_states bound to: 5'b00010 
	Parameter ADD_states bound to: 5'b00011 
	Parameter SUB_states bound to: 5'b00100 
	Parameter AND_states bound to: 5'b00101 
	Parameter OR_states bound to: 5'b00110 
	Parameter XOR_states bound to: 5'b00111 
	Parameter A_states bound to: 5'b01000 
	Parameter SHL_states bound to: 5'b01001 
	Parameter SHR_states bound to: 5'b01010 
	Parameter SRA_states bound to: 5'b01011 
	Parameter CPEQ_states bound to: 5'b01100 
	Parameter CPLT_states bound to: 5'b01101 
	Parameter CPLE_states bound to: 5'b01110 
	Parameter MUL_states bound to: 5'b01111 
	Parameter DIV_states bound to: 5'b10000 
	Parameter MOD_states bound to: 5'b10001 
	Parameter PASS_states bound to: 5'b10010 
	Parameter FAIL_states bound to: 5'b10011 
	Parameter TEST1 bound to: 4'b0100 
	Parameter TEST2 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_2' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_5' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/counter_5.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_5' (2#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/counter_5.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_6' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/seven_seg_6.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/seven_seg_6.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_6' (3#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/seven_seg_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_7' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/decoder_7.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_7' (4#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/decoder_7.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_2' (5#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_3' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/alu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_8' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/adder_8.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/adder_8.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_8' (6#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/adder_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_9' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/boolean_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_9' (7#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/boolean_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_10' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/shifter_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_10' (8#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/shifter_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_11' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/compare_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_11' (9#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/compare_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'modulo_12' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/modulo_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'modulo_12' (10#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/modulo_12.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/alu_3.v:107]
INFO: [Synth 8-6155] done synthesizing module 'alu_3' (11#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/alu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'store_value_4' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/store_value_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_13' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/edge_detector_13.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_13' (12#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/edge_detector_13.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_14' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/button_conditioner_14.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_15' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/pipeline_15.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_15' (13#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/pipeline_15.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_14' (14#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/button_conditioner_14.v:13]
INFO: [Synth 8-6155] done synthesizing module 'store_value_4' (15#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/store_value_4.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/au_top_0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (16#1) [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.387 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1013.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1013.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_states_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            START_states |                            00000 |                            00000
           MANUAL_states |                            00001 |                            00010
             AUTO_states |                            00010 |                            00001
              ADD_states |                            00011 |                            00011
              AND_states |                            00100 |                            00101
               OR_states |                            00101 |                            00110
              XOR_states |                            00110 |                            00111
                A_states |                            00111 |                            01000
              SHL_states |                            01000 |                            01001
              SHR_states |                            01001 |                            01010
              SRA_states |                            01010 |                            01011
             CPEQ_states |                            01011 |                            01100
             CPLT_states |                            01100 |                            01101
             CPLE_states |                            01101 |                            01110
              MUL_states |                            01110 |                            01111
              DIV_states |                            01111 |                            10000
              MOD_states |                            10000 |                            10001
             PASS_states |                            10001 |                            10010
             FAIL_states |                            10010 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_states_q_reg' using encoding 'sequential' in module 'au_top_0'
WARNING: [Synth 8-327] inferring latch for variable 'io_led_reg' [C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/au_top_0.v:115]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1013.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  19 Input   24 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 20    
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 3     
	  19 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 13    
	  19 Input    6 Bit        Muxes := 1     
	  19 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 15    
	   4 Input    4 Bit        Muxes := 1     
	  19 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	  19 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mdl/out1, operation Mode is: A*B.
DSP Report: operator mdl/out1 is absorbed into DSP mdl/out1.
DSP Report: Generating DSP out0, operation Mode is: A*B.
DSP Report: operator out0 is absorbed into DSP out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1013.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|modulo_12   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_3       | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1013.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1072.555 ; gain = 59.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1073.559 ; gain = 60.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1073.559 ; gain = 60.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1073.559 ; gain = 60.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1073.559 ; gain = 60.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1073.559 ; gain = 60.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1073.559 ; gain = 60.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1073.559 ; gain = 60.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   112|
|3     |DSP48E1 |     2|
|4     |LUT1    |     9|
|5     |LUT2    |    84|
|6     |LUT3    |    94|
|7     |LUT4    |   262|
|8     |LUT5    |    82|
|9     |LUT6    |   297|
|10    |FDRE    |   128|
|11    |FDSE    |     4|
|12    |LD      |    16|
|13    |IBUF    |    30|
|14    |OBUF    |    43|
|15    |OBUFT   |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1073.559 ; gain = 60.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1073.559 ; gain = 60.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1073.559 ; gain = 60.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1085.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1085.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1085.453 ; gain = 72.066
INFO: [Common 17-1381] The checkpoint 'C:/Users/zhiyi/Documents/alchitry/16bitalu/work/vivado/16bitalu/16bitalu.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 23:49:57 2020...
