Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jul 27 19:00:05 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IIR1stOrder_test_timing_summary_routed.rpt -rpx IIR1stOrder_test_timing_summary_routed.rpx
| Design       : IIR1stOrder_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC1/spi_trigger_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 3 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.350      -16.035                     15                 1504       -0.357       -3.222                     16                 1504       -0.350       -0.350                       1                   700  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[10]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[15]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_trigger_reg_n_0                 {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2                             {0.000 2.500}        5.000           200.000         
    DCI1_out_p                                     {0.000 2.500}        5.000           200.000         
  clkDLYi                                          {0.625 3.125}        5.000           200.000         
    CLK_out_p                                      {3.125 5.625}        5.000           200.000         
  clkFB                                            {0.000 5.000}        10.000          100.000         
  clkFB_1                                          {0.000 5.000}        10.000          100.000         
  clkPS_int                                        {0.000 5.000}        10.000          100.000         
  clk_div_int                                      {1.250 6.250}        10.000          100.000         
  clk_int                                          {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                      1.016        0.000                      0                 1128        0.128        0.000                      0                 1128        3.000        0.000                       0                   526  
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        5.188        0.000                      0                   83        0.136        0.000                      0                   83        4.220        0.000                       0                    49  
  AD9783_inst1/spi_data_reg_n_0_[10]                                                                                                                                                                 4.600        0.000                       0                    12  
  AD9783_inst1/spi_data_reg_n_0_[15]                                                                                                                                                                 4.600        0.000                       0                     4  
  AD9783_inst1/spi_trigger_reg_n_0                                                                                                                                                                   4.600        0.000                       0                    41  
  MMCME2_BASE_inst_n_2                                   0.214        0.000                      0                   32        0.459        0.000                      0                   32        2.150        0.000                       0                    51  
  clkDLYi                                                                                                                                                                                            3.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                              8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkPS_int                                                                                                                                                                                          8.400        0.000                       0                     3  
  clk_div_int                                            7.138        0.000                      0                    9        0.189        0.000                      0                    9        4.600        0.000                       0                    11  
  clk_int                                                                                                                                                                                           -0.350       -0.350                       1                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  clk                                                    6.121        0.000                      0                    6        1.026        0.000                      0                    6  
AD9783_inst1/spi_trigger_reg_n_0                 clk                                                    3.890        0.000                      0                    1        0.155        0.000                      0                    1  
clk_div_int                                      clk                                                    0.318        0.000                      0                  100        2.904        0.000                      0                  100  
clk                                              AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        6.308        0.000                      0                    3        0.995        0.000                      0                    3  
AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        5.753        0.000                      0                    6        0.363        0.000                      0                    6  
AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        5.801        0.000                      0                    1        1.288        0.000                      0                    1  
AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        2.139        0.000                      0                   61        0.393        0.000                      0                   61  
clk                                              MMCME2_BASE_inst_n_2                                  -1.350      -16.035                     15                   32       -0.357       -3.222                     16                   32  
clk                                              clk_div_int                                            0.833        0.000                      0                    9        4.495        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        3.901        0.000                      0                    8        0.391        0.000                      0                    8  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.346        0.000                      0                    2        0.423        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        2.089        0.000                      0                   30        4.753        0.000                      0                   30  
**async_default**                                clk                                              AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        5.590        0.000                      0                   43        0.277        0.000                      0                   43  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_data_reg_n_0_[10]                     3.521        0.000                      0                    2        5.418        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[10]                     8.654        0.000                      0                    2        0.113        0.000                      0                    2  
**async_default**                                clk                                              AD9783_inst1/spi_data_reg_n_0_[10]                     2.155        0.000                      0                    2        5.811        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_data_reg_n_0_[15]                     3.378        0.000                      0                    1        5.465        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[15]                     7.853        0.000                      0                    1        0.460        0.000                      0                    1  
**async_default**                                clk                                              AD9783_inst1/spi_data_reg_n_0_[15]                     1.923        0.000                      0                    1        5.905        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_trigger_reg_n_0                       3.376        0.000                      0                    2        5.142        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_trigger_reg_n_0                       3.552        0.000                      0                    1        4.973        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_trigger_reg_n_0                       8.347        0.000                      0                    5        0.111        0.000                      0                    5  
**async_default**                                clk                                              AD9783_inst1/spi_trigger_reg_n_0                       1.964        0.000                      0                    6        4.792        0.000                      0                    6  
**async_default**                                clk                                              clk                                                    3.959        0.000                      0                   65        0.495        0.000                      0                   65  
**async_default**                                clk                                              clkPS_int                                              0.500        0.000                      0                    1        1.691        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 PID/PD/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 6.195ns (73.360%)  route 2.250ns (26.640%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.908     4.786    static         PID/PD/clk_in
    DSP48_X1Y18          DSP48E1                                      r  static         PID/PD/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     8.183 r  static         PID/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.183    static         PID/PD/yNew1__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.286     9.469 r  static         PID/PD/yNew1__2/P[16]
                         net (fo=2, routed)           0.800    10.269    static         PID/PD/yNew1__2_n_89
    SLICE_X21Y49         LUT2 (Prop_lut2_I0_O)        0.053    10.322 r  static         PID/PD/yNew1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.322    static         PID/PD/yNew1_carry__3_i_3_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.646 r  static         PID/PD/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.647    static         PID/PD/yNew1_carry__3_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.860 r  static         PID/PD/yNew1_carry__4/O[1]
                         net (fo=2, routed)           0.575    11.435    static         PID/PD/yNew1_carry__4_n_6
    SLICE_X20Y54         LUT2 (Prop_lut2_I0_O)        0.152    11.587 r  static         PID/PD/yNew0_carry__8_i_3/O
                         net (fo=1, routed)           0.000    11.587    static         PID/PD/yNew0_carry__8_i_3_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.897 r  static         PID/PD/yNew0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.897    static         PID/PD/yNew0_carry__8_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.957 r  static         PID/PD/yNew0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.957    static         PID/PD/yNew0_carry__9_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.017 r  static         PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.017    static         PID/PD/yNew0_carry__10_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.077 r  static         PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.077    static         PID/PD/yNew0_carry__11_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.137 r  static         PID/PD/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.137    static         PID/PD/yNew0_carry__12_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.357 r  static         PID/PD/yNew0_carry__13/O[1]
                         net (fo=3, routed)           0.874    13.231    static         PID/PD/yNew0[15]
    DSP48_X1Y19          DSP48E1                                      r  static         PID/PD/yNew1__2/B[14]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.795    14.469    static         PID/PD/clk_in
    DSP48_X1Y19          DSP48E1                                      r  static         PID/PD/yNew1__2/CLK
                         clock pessimism              0.296    14.765                     
                         clock uncertainty           -0.035    14.730                     
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.483    14.247    static           PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.247                     
                         arrival time                         -13.231                     
  -------------------------------------------------------------------
                         slack                                  1.016                     

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 PID/PD/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 6.117ns (74.957%)  route 2.044ns (25.043%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.908     4.786    static         PID/PD/clk_in
    DSP48_X1Y18          DSP48E1                                      r  static         PID/PD/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     8.183 r  static         PID/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.183    static         PID/PD/yNew1__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.286     9.469 r  static         PID/PD/yNew1__2/P[16]
                         net (fo=2, routed)           0.800    10.269    static         PID/PD/yNew1__2_n_89
    SLICE_X21Y49         LUT2 (Prop_lut2_I0_O)        0.053    10.322 r  static         PID/PD/yNew1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.322    static         PID/PD/yNew1_carry__3_i_3_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.646 r  static         PID/PD/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.647    static         PID/PD/yNew1_carry__3_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.860 r  static         PID/PD/yNew1_carry__4/O[1]
                         net (fo=2, routed)           0.575    11.435    static         PID/PD/yNew1_carry__4_n_6
    SLICE_X20Y54         LUT2 (Prop_lut2_I0_O)        0.152    11.587 r  static         PID/PD/yNew0_carry__8_i_3/O
                         net (fo=1, routed)           0.000    11.587    static         PID/PD/yNew0_carry__8_i_3_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.897 r  static         PID/PD/yNew0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.897    static         PID/PD/yNew0_carry__8_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.957 r  static         PID/PD/yNew0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.957    static         PID/PD/yNew0_carry__9_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.017 r  static         PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.017    static         PID/PD/yNew0_carry__10_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.077 r  static         PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.077    static         PID/PD/yNew0_carry__11_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.137 r  static         PID/PD/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.137    static         PID/PD/yNew0_carry__12_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.279 r  static         PID/PD/yNew0_carry__13/O[0]
                         net (fo=3, routed)           0.668    12.947    static         PID/PD/yNew0[14]
    DSP48_X1Y21          DSP48E1                                      r  static         PID/PD/yNew1__0/B[13]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.600    14.274    static         PID/PD/clk_in
    DSP48_X1Y21          DSP48E1                                      r  static         PID/PD/yNew1__0/CLK
                         clock pessimism              0.216    14.490                     
                         clock uncertainty           -0.035    14.455                     
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.481    13.974    static           PID/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.974                     
                         arrival time                         -12.947                     
  -------------------------------------------------------------------
                         slack                                  1.027                     

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 PID/PD/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 6.117ns (72.646%)  route 2.303ns (27.354%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.908     4.786    static         PID/PD/clk_in
    DSP48_X1Y18          DSP48E1                                      r  static         PID/PD/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     8.183 r  static         PID/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.183    static         PID/PD/yNew1__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.286     9.469 r  static         PID/PD/yNew1__2/P[16]
                         net (fo=2, routed)           0.800    10.269    static         PID/PD/yNew1__2_n_89
    SLICE_X21Y49         LUT2 (Prop_lut2_I0_O)        0.053    10.322 r  static         PID/PD/yNew1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.322    static         PID/PD/yNew1_carry__3_i_3_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.646 r  static         PID/PD/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.647    static         PID/PD/yNew1_carry__3_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.860 r  static         PID/PD/yNew1_carry__4/O[1]
                         net (fo=2, routed)           0.575    11.435    static         PID/PD/yNew1_carry__4_n_6
    SLICE_X20Y54         LUT2 (Prop_lut2_I0_O)        0.152    11.587 r  static         PID/PD/yNew0_carry__8_i_3/O
                         net (fo=1, routed)           0.000    11.587    static         PID/PD/yNew0_carry__8_i_3_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.897 r  static         PID/PD/yNew0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.897    static         PID/PD/yNew0_carry__8_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.957 r  static         PID/PD/yNew0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.957    static         PID/PD/yNew0_carry__9_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.017 r  static         PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.017    static         PID/PD/yNew0_carry__10_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.077 r  static         PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.077    static         PID/PD/yNew0_carry__11_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.137 r  static         PID/PD/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.137    static         PID/PD/yNew0_carry__12_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.279 r  static         PID/PD/yNew0_carry__13/O[0]
                         net (fo=3, routed)           0.927    13.206    static         PID/PD/yNew0[14]
    DSP48_X1Y19          DSP48E1                                      r  static         PID/PD/yNew1__2/B[13]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.795    14.469    static         PID/PD/clk_in
    DSP48_X1Y19          DSP48E1                                      r  static         PID/PD/yNew1__2/CLK
                         clock pessimism              0.296    14.765                     
                         clock uncertainty           -0.035    14.730                     
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.481    14.249    static           PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.249                     
                         arrival time                         -13.206                     
  -------------------------------------------------------------------
                         slack                                  1.042                     

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 PID/PD/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 6.170ns (75.886%)  route 1.961ns (24.114%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.908     4.786    static         PID/PD/clk_in
    DSP48_X1Y18          DSP48E1                                      r  static         PID/PD/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     8.183 r  static         PID/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.183    static         PID/PD/yNew1__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.286     9.469 r  static         PID/PD/yNew1__2/P[16]
                         net (fo=2, routed)           0.800    10.269    static         PID/PD/yNew1__2_n_89
    SLICE_X21Y49         LUT2 (Prop_lut2_I0_O)        0.053    10.322 r  static         PID/PD/yNew1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.322    static         PID/PD/yNew1_carry__3_i_3_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.646 r  static         PID/PD/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.647    static         PID/PD/yNew1_carry__3_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.860 r  static         PID/PD/yNew1_carry__4/O[1]
                         net (fo=2, routed)           0.575    11.435    static         PID/PD/yNew1_carry__4_n_6
    SLICE_X20Y54         LUT2 (Prop_lut2_I0_O)        0.152    11.587 r  static         PID/PD/yNew0_carry__8_i_3/O
                         net (fo=1, routed)           0.000    11.587    static         PID/PD/yNew0_carry__8_i_3_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.897 r  static         PID/PD/yNew0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.897    static         PID/PD/yNew0_carry__8_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.957 r  static         PID/PD/yNew0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.957    static         PID/PD/yNew0_carry__9_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.017 r  static         PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.017    static         PID/PD/yNew0_carry__10_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.077 r  static         PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.077    static         PID/PD/yNew0_carry__11_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.137 r  static         PID/PD/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.137    static         PID/PD/yNew0_carry__12_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.197 r  static         PID/PD/yNew0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.197    static         PID/PD/yNew0_carry__13_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    12.332 r  static         PID/PD/yNew0_carry__14/O[0]
                         net (fo=2, routed)           0.585    12.917    static         PID/PD/yNew[34]
    DSP48_X1Y21          DSP48E1                                      r  static         PID/PD/yNew1__0/B[17]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.600    14.274    static         PID/PD/clk_in
    DSP48_X1Y21          DSP48E1                                      r  static         PID/PD/yNew1__0/CLK
                         clock pessimism              0.216    14.490                     
                         clock uncertainty           -0.035    14.455                     
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.481    13.974    static           PID/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.974                     
                         arrival time                         -12.917                     
  -------------------------------------------------------------------
                         slack                                  1.057                     

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 PID/PI/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/yNew1__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 6.006ns (73.835%)  route 2.128ns (26.165%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 14.079 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.711     4.589    static         PID/PI/clk_in
    DSP48_X1Y36          DSP48E1                                      r  static         PID/PI/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.986 r  static         PID/PI/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.986    static         PID/PI/yNew1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.286     9.272 r  static         PID/PI/yNew1__2/P[20]
                         net (fo=2, routed)           0.959    10.231    static         PID/PI/yNew1__2_n_85
    SLICE_X20Y94         LUT2 (Prop_lut2_I0_O)        0.053    10.284 r  static         PID/PI/yNew1_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    10.284    static         PID/PI/yNew1_carry__4_i_3__0_n_0
    SLICE_X20Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.594 r  static         PID/PI/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.594    static         PID/PI/yNew1_carry__4_n_0
    SLICE_X20Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.654 r  static         PID/PI/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.654    static         PID/PI/yNew1_carry__5_n_0
    SLICE_X20Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.714 r  static         PID/PI/yNew1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.714    static         PID/PI/yNew1_carry__6_n_0
    SLICE_X20Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.774 r  static         PID/PI/yNew1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.774    static         PID/PI/yNew1_carry__7_n_0
    SLICE_X20Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    10.909 r  static         PID/PI/yNew1_carry__8/O[0]
                         net (fo=2, routed)           0.455    11.364    static         PID/PI/yNew1_carry__8_n_7
    SLICE_X21Y98         LUT2 (Prop_lut2_I0_O)        0.153    11.517 r  static         PID/PI/yNew0_carry__12_i_4__0/O
                         net (fo=1, routed)           0.000    11.517    static         PID/PI/yNew0_carry__12_i_4__0_n_0
    SLICE_X21Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.830 r  static         PID/PI/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.830    static         PID/PI/yNew0_carry__12_n_0
    SLICE_X21Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    12.009 r  static         PID/PI/yNew0_carry__13/O[3]
                         net (fo=2, routed)           0.714    12.723    static         PID/PI/yNew0_carry__13_n_4
    DSP48_X1Y42          DSP48E1                                      r  static         PID/PI/yNew1__0/B[16]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.405    14.079    static         PID/PI/clk_in
    DSP48_X1Y42          DSP48E1                                      r  static         PID/PI/yNew1__0/CLK
                         clock pessimism              0.214    14.293                     
                         clock uncertainty           -0.035    14.258                     
    DSP48_X1Y42          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.470    13.788    static           PID/PI/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.788                     
                         arrival time                         -12.723                     
  -------------------------------------------------------------------
                         slack                                  1.064                     

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 PID/PD/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 6.195ns (76.318%)  route 1.922ns (23.682%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.908     4.786    static         PID/PD/clk_in
    DSP48_X1Y18          DSP48E1                                      r  static         PID/PD/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     8.183 r  static         PID/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.183    static         PID/PD/yNew1__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.286     9.469 r  static         PID/PD/yNew1__2/P[16]
                         net (fo=2, routed)           0.800    10.269    static         PID/PD/yNew1__2_n_89
    SLICE_X21Y49         LUT2 (Prop_lut2_I0_O)        0.053    10.322 r  static         PID/PD/yNew1_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.322    static         PID/PD/yNew1_carry__3_i_3_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.646 r  static         PID/PD/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.647    static         PID/PD/yNew1_carry__3_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.860 r  static         PID/PD/yNew1_carry__4/O[1]
                         net (fo=2, routed)           0.575    11.435    static         PID/PD/yNew1_carry__4_n_6
    SLICE_X20Y54         LUT2 (Prop_lut2_I0_O)        0.152    11.587 r  static         PID/PD/yNew0_carry__8_i_3/O
                         net (fo=1, routed)           0.000    11.587    static         PID/PD/yNew0_carry__8_i_3_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.897 r  static         PID/PD/yNew0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.897    static         PID/PD/yNew0_carry__8_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.957 r  static         PID/PD/yNew0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.957    static         PID/PD/yNew0_carry__9_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.017 r  static         PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.017    static         PID/PD/yNew0_carry__10_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.077 r  static         PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.077    static         PID/PD/yNew0_carry__11_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.137 r  static         PID/PD/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.137    static         PID/PD/yNew0_carry__12_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.357 r  static         PID/PD/yNew0_carry__13/O[1]
                         net (fo=3, routed)           0.546    12.903    static         PID/PD/yNew0[15]
    DSP48_X1Y21          DSP48E1                                      r  static         PID/PD/yNew1__0/B[14]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.600    14.274    static         PID/PD/clk_in
    DSP48_X1Y21          DSP48E1                                      r  static         PID/PD/yNew1__0/CLK
                         clock pessimism              0.216    14.490                     
                         clock uncertainty           -0.035    14.455                     
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.483    13.972    static           PID/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.972                     
                         arrival time                         -12.903                     
  -------------------------------------------------------------------
                         slack                                  1.068                     

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 PID/PI/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/yNew1__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 6.047ns (74.477%)  route 2.072ns (25.523%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 14.079 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.711     4.589    static         PID/PI/clk_in
    DSP48_X1Y36          DSP48E1                                      r  static         PID/PI/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.986 r  static         PID/PI/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.986    static         PID/PI/yNew1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.286     9.272 r  static         PID/PI/yNew1__2/P[20]
                         net (fo=2, routed)           0.959    10.231    static         PID/PI/yNew1__2_n_85
    SLICE_X20Y94         LUT2 (Prop_lut2_I0_O)        0.053    10.284 r  static         PID/PI/yNew1_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    10.284    static         PID/PI/yNew1_carry__4_i_3__0_n_0
    SLICE_X20Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.594 r  static         PID/PI/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.594    static         PID/PI/yNew1_carry__4_n_0
    SLICE_X20Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.654 r  static         PID/PI/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.654    static         PID/PI/yNew1_carry__5_n_0
    SLICE_X20Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.714 r  static         PID/PI/yNew1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.714    static         PID/PI/yNew1_carry__6_n_0
    SLICE_X20Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.774 r  static         PID/PI/yNew1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.774    static         PID/PI/yNew1_carry__7_n_0
    SLICE_X20Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    10.909 r  static         PID/PI/yNew1_carry__8/O[0]
                         net (fo=2, routed)           0.455    11.364    static         PID/PI/yNew1_carry__8_n_7
    SLICE_X21Y98         LUT2 (Prop_lut2_I0_O)        0.153    11.517 r  static         PID/PI/yNew0_carry__12_i_4__0/O
                         net (fo=1, routed)           0.000    11.517    static         PID/PI/yNew0_carry__12_i_4__0_n_0
    SLICE_X21Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.830 r  static         PID/PI/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.830    static         PID/PI/yNew0_carry__12_n_0
    SLICE_X21Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.050 r  static         PID/PI/yNew0_carry__13/O[1]
                         net (fo=3, routed)           0.658    12.708    static         PID/PI/yNew0_carry__13_n_6
    DSP48_X1Y42          DSP48E1                                      r  static         PID/PI/yNew1__0/B[14]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.405    14.079    static         PID/PI/clk_in
    DSP48_X1Y42          DSP48E1                                      r  static         PID/PI/yNew1__0/CLK
                         clock pessimism              0.214    14.293                     
                         clock uncertainty           -0.035    14.258                     
    DSP48_X1Y42          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.480    13.778    static           PID/PI/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.778                     
                         arrival time                         -12.708                     
  -------------------------------------------------------------------
                         slack                                  1.069                     

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 PID/PI/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/yNew1__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 5.987ns (73.780%)  route 2.128ns (26.220%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 14.079 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.711     4.589    static         PID/PI/clk_in
    DSP48_X1Y36          DSP48E1                                      r  static         PID/PI/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.986 r  static         PID/PI/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.986    static         PID/PI/yNew1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.286     9.272 r  static         PID/PI/yNew1__2/P[20]
                         net (fo=2, routed)           0.959    10.231    static         PID/PI/yNew1__2_n_85
    SLICE_X20Y94         LUT2 (Prop_lut2_I0_O)        0.053    10.284 r  static         PID/PI/yNew1_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    10.284    static         PID/PI/yNew1_carry__4_i_3__0_n_0
    SLICE_X20Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.594 r  static         PID/PI/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.594    static         PID/PI/yNew1_carry__4_n_0
    SLICE_X20Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.654 r  static         PID/PI/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.654    static         PID/PI/yNew1_carry__5_n_0
    SLICE_X20Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.714 r  static         PID/PI/yNew1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.714    static         PID/PI/yNew1_carry__6_n_0
    SLICE_X20Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    10.849 r  static         PID/PI/yNew1_carry__7/O[0]
                         net (fo=2, routed)           0.455    11.304    static         PID/PI/yNew1_carry__7_n_7
    SLICE_X21Y97         LUT2 (Prop_lut2_I0_O)        0.153    11.457 r  static         PID/PI/yNew0_carry__11_i_4__0/O
                         net (fo=1, routed)           0.000    11.457    static         PID/PI/yNew0_carry__11_i_4__0_n_0
    SLICE_X21Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.770 r  static         PID/PI/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.770    static         PID/PI/yNew0_carry__11_n_0
    SLICE_X21Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    11.990 r  static         PID/PI/yNew0_carry__12/O[1]
                         net (fo=3, routed)           0.713    12.704    static         PID/PI/yNew0_carry__12_n_6
    DSP48_X1Y42          DSP48E1                                      r  static         PID/PI/yNew1__0/B[10]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.405    14.079    static         PID/PI/clk_in
    DSP48_X1Y42          DSP48E1                                      r  static         PID/PI/yNew1__0/CLK
                         clock pessimism              0.214    14.293                     
                         clock uncertainty           -0.035    14.258                     
    DSP48_X1Y42          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.480    13.778    static           PID/PI/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.778                     
                         arrival time                         -12.704                     
  -------------------------------------------------------------------
                         slack                                  1.074                     

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 PID/PI/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/yNew1__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.093ns  (logic 5.834ns (72.091%)  route 2.259ns (27.909%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 14.079 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.711     4.589    static         PID/PI/clk_in
    DSP48_X1Y36          DSP48E1                                      r  static         PID/PI/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.986 r  static         PID/PI/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.986    static         PID/PI/yNew1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.286     9.272 r  static         PID/PI/yNew1__2/P[20]
                         net (fo=2, routed)           0.959    10.231    static         PID/PI/yNew1__2_n_85
    SLICE_X20Y94         LUT2 (Prop_lut2_I0_O)        0.053    10.284 r  static         PID/PI/yNew1_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    10.284    static         PID/PI/yNew1_carry__4_i_3__0_n_0
    SLICE_X20Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.594 r  static         PID/PI/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.594    static         PID/PI/yNew1_carry__4_n_0
    SLICE_X20Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    10.729 r  static         PID/PI/yNew1_carry__5/O[0]
                         net (fo=2, routed)           0.455    11.184    static         PID/PI/yNew1_carry__5_n_7
    SLICE_X21Y95         LUT2 (Prop_lut2_I0_O)        0.153    11.337 r  static         PID/PI/yNew0_carry__9_i_4__0/O
                         net (fo=1, routed)           0.000    11.337    static         PID/PI/yNew0_carry__9_i_4__0_n_0
    SLICE_X21Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.650 r  static         PID/PI/yNew0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.650    static         PID/PI/yNew0_carry__9_n_0
    SLICE_X21Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187    11.837 r  static         PID/PI/yNew0_carry__10/O[3]
                         net (fo=3, routed)           0.844    12.681    static         PID/PI/yNew0_carry__10_n_4
    DSP48_X1Y42          DSP48E1                                      r  static         PID/PI/yNew1__0/B[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.405    14.079    static         PID/PI/clk_in
    DSP48_X1Y42          DSP48E1                                      r  static         PID/PI/yNew1__0/CLK
                         clock pessimism              0.214    14.293                     
                         clock uncertainty           -0.035    14.258                     
    DSP48_X1Y42          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.470    13.788    static           PID/PI/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.788                     
                         arrival time                         -12.681                     
  -------------------------------------------------------------------
                         slack                                  1.106                     

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 PID/PI/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/yNew1__0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 5.981ns (74.078%)  route 2.093ns (25.922%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 14.079 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.711     4.589    static         PID/PI/clk_in
    DSP48_X1Y36          DSP48E1                                      r  static         PID/PI/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.986 r  static         PID/PI/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.986    static         PID/PI/yNew1__1_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.286     9.272 r  static         PID/PI/yNew1__2/P[20]
                         net (fo=2, routed)           0.959    10.231    static         PID/PI/yNew1__2_n_85
    SLICE_X20Y94         LUT2 (Prop_lut2_I0_O)        0.053    10.284 r  static         PID/PI/yNew1_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    10.284    static         PID/PI/yNew1_carry__4_i_3__0_n_0
    SLICE_X20Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.594 r  static         PID/PI/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.594    static         PID/PI/yNew1_carry__4_n_0
    SLICE_X20Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.654 r  static         PID/PI/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.654    static         PID/PI/yNew1_carry__5_n_0
    SLICE_X20Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.714 r  static         PID/PI/yNew1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.714    static         PID/PI/yNew1_carry__6_n_0
    SLICE_X20Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.774 r  static         PID/PI/yNew1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.774    static         PID/PI/yNew1_carry__7_n_0
    SLICE_X20Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.834 r  static         PID/PI/yNew1_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.834    static         PID/PI/yNew1_carry__8_n_0
    SLICE_X20Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    11.015 r  static         PID/PI/yNew1_carry__9/O[3]
                         net (fo=2, routed)           0.559    11.574    static         PID/PI/yNew1_carry__9_n_4
    SLICE_X21Y99         LUT2 (Prop_lut2_I0_O)        0.142    11.716 r  static         PID/PI/yNew0_carry__13_i_1__0/O
                         net (fo=1, routed)           0.000    11.716    static         PID/PI/yNew0_carry__13_i_1__0_n_0
    SLICE_X21Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.949 r  static         PID/PI/yNew0_carry__13/CO[3]
                         net (fo=1, routed)           0.001    11.950    static         PID/PI/yNew0_carry__13_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.089 r  static         PID/PI/yNew0_carry__14/O[0]
                         net (fo=2, routed)           0.574    12.663    static         PID/PI/yNew0_carry__14_n_7
    DSP48_X1Y42          DSP48E1                                      r  static         PID/PI/yNew1__0/B[17]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.405    14.079    static         PID/PI/clk_in
    DSP48_X1Y42          DSP48E1                                      r  static         PID/PI/yNew1__0/CLK
                         clock pessimism              0.214    14.293                     
                         clock uncertainty           -0.035    14.258                     
    DSP48_X1Y42          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.483    13.775    static           PID/PI/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.775                     
                         arrival time                         -12.663                     
  -------------------------------------------------------------------
                         slack                                  1.112                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ADC1/counter_f_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.752%)  route 0.098ns (43.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.676     1.777    static         ADC1/clk_in
    SLICE_X9Y28          FDPE                                         r  static         ADC1/counter_f_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y28          FDPE (Prop_fdpe_C_Q)         0.100     1.877 f  static         ADC1/counter_f_reg[3]/Q
                         net (fo=6, routed)           0.098     1.975    static         ADC1/LTC2195_SPI_inst/Q[3]
    SLICE_X8Y28          LUT6 (Prop_lut6_I2_O)        0.028     2.003 r  static         ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1/O
                         net (fo=1, routed)           0.000     2.003    static         ADC1/LTC2195_SPI_inst_n_11
    SLICE_X8Y28          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.914     2.163    static         ADC1/clk_in
    SLICE_X8Y28          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.374     1.788                     
    SLICE_X8Y28          FDCE (Hold_fdce_C_D)         0.087     1.875    static           ADC1/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.875                     
                         arrival time                           2.003                     
  -------------------------------------------------------------------
                         slack                                  0.128                     

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.197%)  route 0.122ns (48.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y146        FDCE (Prop_fdce_C_Q)         0.100     1.742 r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/Q
                         net (fo=4, routed)           0.122     1.864    static         ADC1/LTC2195_SPI_inst/clk_counter[5]
    SLICE_X58Y146        LUT6 (Prop_lut6_I1_O)        0.028     1.892 r  static         ADC1/LTC2195_SPI_inst/clk_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.892    static         ADC1/LTC2195_SPI_inst/clk_counter_0[7]
    SLICE_X58Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X58Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism             -0.332     1.656                     
    SLICE_X58Y146        FDCE (Hold_fdce_C_D)         0.087     1.743    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.743                     
                         arrival time                           1.892                     
  -------------------------------------------------------------------
                         slack                                  0.149                     

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.993%)  route 0.123ns (49.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y146        FDCE (Prop_fdce_C_Q)         0.100     1.742 r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/Q
                         net (fo=4, routed)           0.123     1.865    static         ADC1/LTC2195_SPI_inst/clk_counter[5]
    SLICE_X58Y146        LUT5 (Prop_lut5_I4_O)        0.028     1.893 r  static         ADC1/LTC2195_SPI_inst/clk_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.893    static         ADC1/LTC2195_SPI_inst/clk_counter_0[6]
    SLICE_X58Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X58Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism             -0.332     1.656                     
    SLICE_X58Y146        FDCE (Hold_fdce_C_D)         0.087     1.743    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.743                     
                         arrival time                           1.893                     
  -------------------------------------------------------------------
                         slack                                  0.150                     

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.130ns (53.822%)  route 0.112ns (46.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
    SLICE_X4Y93          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.100     1.865 f  static         AD9783_inst1/FSM_onehot_state_f_reg[1]/Q
                         net (fo=7, routed)           0.112     1.977    static         AD9783_inst1/AD_9783_SPI_inst/out[1]
    SLICE_X5Y93          LUT5 (Prop_lut5_I3_O)        0.030     2.007 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.007    static         AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X5Y93          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X5Y93          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.356     1.776                     
    SLICE_X5Y93          FDCE (Hold_fdce_C_D)         0.075     1.851    static           AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.851                     
                         arrival time                           2.007                     
  -------------------------------------------------------------------
                         slack                                  0.156                     

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ADC1/FSM_onehot_state_f_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.967%)  route 0.128ns (50.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.707     1.808    static         ADC1/clk_in
    SLICE_X5Y29          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.100     1.908 r  static         ADC1/FSM_onehot_state_f_reg[12]/Q
                         net (fo=4, routed)           0.128     2.036    static         ADC1/FSM_onehot_state_f_reg_n_0_[12]
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.028     2.064 r  static         ADC1/spi_trigger_i_1/O
                         net (fo=1, routed)           0.000     2.064    static         ADC1/spi_trigger_i_1_n_0
    SLICE_X6Y29          FDCE                                         r  static         ADC1/spi_trigger_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.945     2.194    static         ADC1/clk_in
    SLICE_X6Y29          FDCE                                         r  static         ADC1/spi_trigger_reg/C
                         clock pessimism             -0.373     1.820                     
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.087     1.907    static           ADC1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.907                     
                         arrival time                           2.064                     
  -------------------------------------------------------------------
                         slack                                  0.157                     

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.130ns (51.874%)  route 0.121ns (48.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X56Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y146        FDCE (Prop_fdce_C_Q)         0.100     1.742 r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.121     1.863    static         ADC1/LTC2195_SPI_inst/clk_counter[0]
    SLICE_X57Y146        LUT5 (Prop_lut5_I2_O)        0.030     1.893 r  static         ADC1/LTC2195_SPI_inst/clk_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.893    static         ADC1/LTC2195_SPI_inst/clk_counter_0[3]
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism             -0.335     1.653                     
    SLICE_X57Y146        FDCE (Hold_fdce_C_D)         0.075     1.728    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.728                     
                         arrival time                           1.893                     
  -------------------------------------------------------------------
                         slack                                  0.165                     

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 relockSweep/next_val_f_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep/current_val_f_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.511%)  route 0.141ns (52.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.633     1.734    static         relockSweep/clk_in
    SLICE_X9Y92          FDRE                                         r  static         relockSweep/next_val_f_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.100     1.834 r  static         relockSweep/next_val_f_reg[18]/Q
                         net (fo=7, routed)           0.141     1.976    static         relockSweep/next_val_f[18]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.028     2.004 r  static         relockSweep/current_val_f[18]_i_1/O
                         net (fo=1, routed)           0.000     2.004    static         relockSweep/current_val_f[18]_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  static         relockSweep/current_val_f_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.854     2.103    static         relockSweep/clk_in
    SLICE_X8Y93          FDRE                                         r  static         relockSweep/current_val_f_reg[18]/C
                         clock pessimism             -0.353     1.749                     
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.087     1.836    static           relockSweep/current_val_f_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.836                     
                         arrival time                           2.004                     
  -------------------------------------------------------------------
                         slack                                  0.167                     

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.436%)  route 0.112ns (46.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
    SLICE_X4Y93          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.100     1.865 r  static         AD9783_inst1/FSM_onehot_state_f_reg[1]/Q
                         net (fo=7, routed)           0.112     1.977    static         AD9783_inst1/AD_9783_SPI_inst/out[1]
    SLICE_X5Y93          LUT5 (Prop_lut5_I2_O)        0.028     2.005 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.005    static         AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X5Y93          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X5Y93          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.356     1.776                     
    SLICE_X5Y93          FDCE (Hold_fdce_C_D)         0.060     1.836    static           AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.836                     
                         arrival time                           2.005                     
  -------------------------------------------------------------------
                         slack                                  0.169                     

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.133ns (52.237%)  route 0.122ns (47.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X56Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y146        FDCE (Prop_fdce_C_Q)         0.100     1.742 r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.122     1.864    static         ADC1/LTC2195_SPI_inst/clk_counter[0]
    SLICE_X57Y146        LUT5 (Prop_lut5_I2_O)        0.033     1.897 r  static         ADC1/LTC2195_SPI_inst/spi_clk_i_1/O
                         net (fo=1, routed)           0.000     1.897    static         ADC1/LTC2195_SPI_inst/spi_clk_1
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/spi_clk_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.335     1.653                     
    SLICE_X57Y146        FDCE (Hold_fdce_C_D)         0.075     1.728    static           ADC1/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.728                     
                         arrival time                           1.897                     
  -------------------------------------------------------------------
                         slack                                  0.169                     

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ADC1/FSM_onehot_state_f_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.248%)  route 0.112ns (46.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.708     1.809    static         ADC1/clk_in
    SLICE_X4Y30          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.100     1.909 f  static         ADC1/FSM_onehot_state_f_reg[4]/Q
                         net (fo=9, routed)           0.112     2.022    static         ADC1/FSM_onehot_state_f_reg_n_0_[4]
    SLICE_X5Y30          LUT4 (Prop_lut4_I2_O)        0.028     2.050 r  static         ADC1/FSM_onehot_state_f[6]_i_1/O
                         net (fo=1, routed)           0.000     2.050    static         ADC1/FSM_onehot_state_f[6]_i_1_n_0
    SLICE_X5Y30          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     2.195    static         ADC1/clk_in
    SLICE_X5Y30          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.374     1.820                     
    SLICE_X5Y30          FDCE (Hold_fdce_C_D)         0.060     1.880    static           ADC1/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.880                     
                         arrival time                           2.050                     
  -------------------------------------------------------------------
                         slack                                  0.169                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X50Y146    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X51Y146    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X50Y146    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X4Y97      PID/PI/signal_out_reg[5]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X5Y93      AD9783_inst1/FSM_onehot_state_f_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X5Y90      AD9783_inst1/FSM_onehot_state_f_reg[9]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X4Y94      AD9783_inst1/counter_f_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X4Y97      PID/PI/signal_out_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X5Y93      AD9783_inst1/FSM_onehot_state_f_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X5Y90      AD9783_inst1/FSM_onehot_state_f_reg[9]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X4Y94      AD9783_inst1/counter_f_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X4Y94      AD9783_inst1/counter_f_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X3Y90      AD9783_inst1/spi_data_reg[15]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X21Y79     PID/PI/b1x0_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X21Y79     PID/PI/b1x0_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X21Y79     PID/PI/b1x0_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X16Y45     PID/PD/b1x0_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X20Y79     PID/PI/b1x0_reg[32]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X20Y79     PID/PI/b1x0_reg[33]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        5.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.414ns (9.179%)  route 4.096ns (90.821%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    7.203ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.203    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.308     7.511 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=8, routed)           0.586     8.098    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.053     8.151 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=3, routed)           0.321     8.471    static         AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.053     8.524 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           3.189    11.714    static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out3_out
    SLICE_X0Y93          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.576    17.181                     
                         clock uncertainty           -0.035    17.146                     
    SLICE_X0Y93          FDRE (Setup_fdre_C_CE)      -0.244    16.902    static           AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         16.902                     
                         arrival time                         -11.714                     
  -------------------------------------------------------------------
                         slack                                  5.188                     

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.414ns (9.223%)  route 4.075ns (90.777%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    7.203ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.203    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.308     7.511 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=8, routed)           0.586     8.098    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.053     8.151 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=3, routed)           0.473     8.623    static         AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X0Y92          LUT5 (Prop_lut5_I4_O)        0.053     8.676 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           3.016    11.692    static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out2_out
    SLICE_X2Y92          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y92          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.576    17.181                     
                         clock uncertainty           -0.035    17.146                     
    SLICE_X2Y92          FDRE (Setup_fdre_C_CE)      -0.219    16.927    static           AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         16.927                     
                         arrival time                         -11.692                     
  -------------------------------------------------------------------
                         slack                                  5.235                     

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.414ns (9.910%)  route 3.764ns (90.090%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    7.203ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.203    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.308     7.511 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=8, routed)           0.586     8.098    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.053     8.151 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=3, routed)           0.323     8.473    static         AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X0Y93          LUT5 (Prop_lut5_I2_O)        0.053     8.526 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           2.855    11.381    static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X0Y94          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y94          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.576    17.181                     
                         clock uncertainty           -0.035    17.146                     
    SLICE_X0Y94          FDRE (Setup_fdre_C_CE)      -0.244    16.902    static           AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         16.902                     
                         arrival time                         -11.381                     
  -------------------------------------------------------------------
                         slack                                  5.521                     

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.322ns (7.885%)  route 3.762ns (92.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y92          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.269     7.471 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=8, routed)           0.711     8.182    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.053     8.235 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.051    11.286    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.576    17.181                     
                         clock uncertainty           -0.035    17.146                     
    SLICE_X3Y91          FDCE (Setup_fdce_C_CE)      -0.244    16.902    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         16.902                     
                         arrival time                         -11.286                     
  -------------------------------------------------------------------
                         slack                                  5.616                     

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.322ns (7.885%)  route 3.762ns (92.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y92          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.269     7.471 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=8, routed)           0.711     8.182    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.053     8.235 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.051    11.286    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.576    17.181                     
                         clock uncertainty           -0.035    17.146                     
    SLICE_X3Y91          FDCE (Setup_fdce_C_CE)      -0.244    16.902    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         16.902                     
                         arrival time                         -11.286                     
  -------------------------------------------------------------------
                         slack                                  5.616                     

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.322ns (7.885%)  route 3.762ns (92.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y92          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.269     7.471 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=8, routed)           0.711     8.182    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.053     8.235 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.051    11.286    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.576    17.181                     
                         clock uncertainty           -0.035    17.146                     
    SLICE_X3Y91          FDCE (Setup_fdce_C_CE)      -0.244    16.902    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         16.902                     
                         arrival time                         -11.286                     
  -------------------------------------------------------------------
                         slack                                  5.616                     

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.322ns (7.885%)  route 3.762ns (92.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y92          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.269     7.471 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=8, routed)           0.711     8.182    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.053     8.235 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.051    11.286    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.576    17.181                     
                         clock uncertainty           -0.035    17.146                     
    SLICE_X3Y91          FDCE (Setup_fdce_C_CE)      -0.244    16.902    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         16.902                     
                         arrival time                         -11.286                     
  -------------------------------------------------------------------
                         slack                                  5.616                     

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.322ns (7.920%)  route 3.743ns (92.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y92          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.269     7.471 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=8, routed)           0.711     8.182    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.053     8.235 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.033    11.268    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.572    17.176                     
                         clock uncertainty           -0.035    17.141                     
    SLICE_X4Y92          FDCE (Setup_fdce_C_CE)      -0.244    16.897    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         16.897                     
                         arrival time                         -11.268                     
  -------------------------------------------------------------------
                         slack                                  5.629                     

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.322ns (7.920%)  route 3.743ns (92.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y92          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.269     7.471 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=8, routed)           0.711     8.182    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.053     8.235 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.033    11.268    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.572    17.176                     
                         clock uncertainty           -0.035    17.141                     
    SLICE_X4Y92          FDCE (Setup_fdce_C_CE)      -0.244    16.897    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         16.897                     
                         arrival time                         -11.268                     
  -------------------------------------------------------------------
                         slack                                  5.629                     

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.322ns (7.920%)  route 3.743ns (92.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y92          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.269     7.471 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=8, routed)           0.711     8.182    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.053     8.235 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.033    11.268    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.572    17.176                     
                         clock uncertainty           -0.035    17.141                     
    SLICE_X4Y92          FDCE (Setup_fdce_C_CE)      -0.244    16.897    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         16.897                     
                         arrival time                         -11.268                     
  -------------------------------------------------------------------
                         slack                                  5.629                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.693%)  route 0.079ns (38.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.663     2.765    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.100     2.865 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/Q
                         net (fo=1, routed)           0.079     2.945    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P_n_0
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.028     2.973 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     2.973    static         AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X1Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.647     2.776                     
    SLICE_X1Y89          FDCE (Hold_fdce_C_D)         0.060     2.836    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.836                     
                         arrival time                           2.973                     
  -------------------------------------------------------------------
                         slack                                  0.136                     

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.146ns (62.510%)  route 0.088ns (37.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.663     2.765    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.118     2.883 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/Q
                         net (fo=2, routed)           0.088     2.971    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I2_O)        0.028     2.999 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000     2.999    static         AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X3Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.647     2.776                     
    SLICE_X3Y89          FDCE (Hold_fdce_C_D)         0.061     2.837    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -2.837                     
                         arrival time                           2.999                     
  -------------------------------------------------------------------
                         slack                                  0.162                     

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.091ns (44.486%)  route 0.114ns (55.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.663     2.765    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.091     2.856 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/Q
                         net (fo=2, routed)           0.114     2.970    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[5]
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     3.422    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.626     2.796                     
    SLICE_X5Y89          FDPE (Hold_fdpe_C_D)         0.003     2.799    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -2.799                     
                         arrival time                           2.970                     
  -------------------------------------------------------------------
                         slack                                  0.171                     

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.146ns (51.933%)  route 0.135ns (48.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.662     2.764    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y87          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.118     2.882 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/Q
                         net (fo=2, routed)           0.135     3.017    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C_n_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I2_O)        0.028     3.045 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     3.045    static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.644     2.779                     
    SLICE_X2Y88          FDPE (Hold_fdpe_C_D)         0.087     2.866    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -2.866                     
                         arrival time                           3.045                     
  -------------------------------------------------------------------
                         slack                                  0.179                     

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.373%)  route 0.131ns (50.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     2.766    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y92          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.100     2.866 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=8, routed)           0.131     2.997    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.028     3.025 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.025    static         AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X0Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     3.424    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.647     2.777                     
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.060     2.837    static           AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.837                     
                         arrival time                           3.025                     
  -------------------------------------------------------------------
                         slack                                  0.188                     

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.125%)  route 0.149ns (59.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.663     2.765    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.100     2.865 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/Q
                         net (fo=2, routed)           0.149     3.014    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[9]
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.644     2.779                     
    SLICE_X2Y88          FDPE (Hold_fdpe_C_D)         0.038     2.817    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -2.817                     
                         arrival time                           3.014                     
  -------------------------------------------------------------------
                         slack                                  0.197                     

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.663     2.765    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     2.865 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/Q
                         net (fo=2, routed)           0.129     2.994    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.028     3.022 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000     3.022    static         AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.658     2.765                     
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.060     2.825    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -2.825                     
                         arrival time                           3.022                     
  -------------------------------------------------------------------
                         slack                                  0.197                     

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.839%)  route 0.140ns (52.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     2.766    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.100     2.866 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/Q
                         net (fo=2, routed)           0.140     3.006    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.028     3.034 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1/O
                         net (fo=1, routed)           0.000     3.034    static         AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1_n_0
    SLICE_X1Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     3.424    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.658     2.766                     
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.060     2.826    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -2.826                     
                         arrival time                           3.034                     
  -------------------------------------------------------------------
                         slack                                  0.208                     

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.178%)  route 0.183ns (58.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.662     2.764    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y89          FDPE (Prop_fdpe_C_Q)         0.100     2.864 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/Q
                         net (fo=2, routed)           0.183     3.047    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.028     3.075 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1/O
                         net (fo=1, routed)           0.000     3.075    static         AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.626     2.797                     
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.060     2.857    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -2.857                     
                         arrival time                           3.075                     
  -------------------------------------------------------------------
                         slack                                  0.218                     

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.018%)  route 0.150ns (53.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     2.766    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.100     2.866 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.150     3.016    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.028     3.044 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     3.044    static         AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     3.424    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.658     2.766                     
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.060     2.826    static           AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.826                     
                         arrival time                           3.044                     
  -------------------------------------------------------------------
                         slack                                  0.218                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y6  counter_f_reg[11]_i_3/I
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y92    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X3Y91    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X3Y91    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y92    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y92    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y92    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDPE/C      n/a            0.750         10.000      9.250      SLICE_X2Y88    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X2Y90    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X1Y89    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y90    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y90    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y92    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X3Y91    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X3Y91    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y92    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y92    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y92    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.400         5.000       4.600      SLICE_X2Y88    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         5.000       4.600      SLICE_X2Y90    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y90    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y90    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X0Y93    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X0Y94    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X2Y93    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X2Y87    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X2Y88    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X3Y88    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X2Y88    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X3Y88    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[10]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[10]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y88  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y88  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y88  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X2Y88  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X2Y88  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X2Y88  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X2Y88  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[15]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[15]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X0Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X0Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X2Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X2Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X0Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y88  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X0Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y88  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y91  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y88  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.269ns (6.693%)  route 3.750ns (93.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.442ns = ( 12.442 - 5.000 ) 
    Source Clock Delay      (SCD):    7.995ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y98          FDRE                                         r  static         AD9783_inst1/data_in_reg[28]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.269     8.264 r  static         AD9783_inst1/data_in_reg[28]/Q
                         net (fo=1, routed)           3.750    12.014    static         AD9783_inst1/data_in[28]
    OLOGIC_X0Y224        ODDR                                         r  static         AD9783_inst1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.583    12.442    static         AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  static         AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism              0.426    12.869                     
                         clock uncertainty           -0.072    12.797                     
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D2)      -0.569    12.228    static           AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.228                     
                         arrival time                         -12.014                     
  -------------------------------------------------------------------
                         slack                                  0.214                     

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.269ns (6.718%)  route 3.735ns (93.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.452ns = ( 12.452 - 5.000 ) 
    Source Clock Delay      (SCD):    7.995ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/data_in_reg[24]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.269     8.264 r  static         AD9783_inst1/data_in_reg[24]/Q
                         net (fo=1, routed)           3.735    11.999    static         AD9783_inst1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  static         AD9783_inst1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.593    12.452    static         AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  static         AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism              0.426    12.879                     
                         clock uncertainty           -0.072    12.807                     
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D2)      -0.569    12.238    static           AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.238                     
                         arrival time                         -11.999                     
  -------------------------------------------------------------------
                         slack                                  0.239                     

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.269ns (7.009%)  route 3.569ns (92.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.321ns = ( 12.321 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X1Y96          FDRE                                         r  static         AD9783_inst1/data_in_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  static         AD9783_inst1/data_in_reg[19]/Q
                         net (fo=1, routed)           3.569    11.832    static         AD9783_inst1/data_in[19]
    OLOGIC_X0Y196        ODDR                                         r  static         AD9783_inst1/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.462    12.321    static         AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  static         AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism              0.426    12.748                     
                         clock uncertainty           -0.072    12.676                     
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D2)      -0.569    12.107    static           AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.107                     
                         arrival time                         -11.832                     
  -------------------------------------------------------------------
                         slack                                  0.275                     

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.269ns (6.970%)  route 3.590ns (93.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 12.444 - 5.000 ) 
    Source Clock Delay      (SCD):    7.995ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y98          FDRE                                         r  static         AD9783_inst1/data_in_reg[29]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.269     8.264 r  static         AD9783_inst1/data_in_reg[29]/Q
                         net (fo=1, routed)           3.590    11.854    static         AD9783_inst1/data_in[29]
    OLOGIC_X0Y222        ODDR                                         r  static         AD9783_inst1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.585    12.444    static         AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  static         AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism              0.426    12.871                     
                         clock uncertainty           -0.072    12.799                     
    OLOGIC_X0Y222        ODDR (Setup_oddr_C_D2)      -0.569    12.230    static           AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.230                     
                         arrival time                         -11.854                     
  -------------------------------------------------------------------
                         slack                                  0.376                     

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.269ns (7.119%)  route 3.510ns (92.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 12.453 - 5.000 ) 
    Source Clock Delay      (SCD):    7.995ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/data_in_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.269     8.264 r  static         AD9783_inst1/data_in_reg[25]/Q
                         net (fo=1, routed)           3.510    11.773    static         AD9783_inst1/data_in[25]
    OLOGIC_X0Y208        ODDR                                         r  static         AD9783_inst1/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    12.453    static         AD9783_inst1/clkD
    OLOGIC_X0Y208        ODDR                                         r  static         AD9783_inst1/pins[7].ODDR_inst/C
                         clock pessimism              0.426    12.880                     
                         clock uncertainty           -0.072    12.808                     
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D2)      -0.569    12.239    static           AD9783_inst1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.239                     
                         arrival time                         -11.773                     
  -------------------------------------------------------------------
                         slack                                  0.466                     

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.269ns (7.466%)  route 3.334ns (92.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 12.451 - 5.000 ) 
    Source Clock Delay      (SCD):    7.995ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y99          FDRE                                         r  static         AD9783_inst1/data_in_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.269     8.264 r  static         AD9783_inst1/data_in_reg[30]/Q
                         net (fo=1, routed)           3.334    11.597    static         AD9783_inst1/data_in[30]
    OLOGIC_X0Y236        ODDR                                         r  static         AD9783_inst1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.592    12.451    static         AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  static         AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism              0.426    12.878                     
                         clock uncertainty           -0.072    12.806                     
    OLOGIC_X0Y236        ODDR (Setup_oddr_C_D2)      -0.569    12.237    static           AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.237                     
                         arrival time                         -11.597                     
  -------------------------------------------------------------------
                         slack                                  0.639                     

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.269ns (8.287%)  route 2.977ns (91.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.322ns = ( 12.322 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X1Y96          FDRE                                         r  static         AD9783_inst1/data_in_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  static         AD9783_inst1/data_in_reg[21]/Q
                         net (fo=1, routed)           2.977    11.240    static         AD9783_inst1/data_in[21]
    OLOGIC_X0Y198        ODDR                                         r  static         AD9783_inst1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.463    12.322    static         AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  static         AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism              0.426    12.749                     
                         clock uncertainty           -0.072    12.677                     
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D2)      -0.569    12.108    static           AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.108                     
                         arrival time                         -11.240                     
  -------------------------------------------------------------------
                         slack                                  0.868                     

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.269ns (8.345%)  route 2.954ns (91.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.454ns = ( 12.454 - 5.000 ) 
    Source Clock Delay      (SCD):    7.995ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/data_in_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.269     8.264 r  static         AD9783_inst1/data_in_reg[22]/Q
                         net (fo=1, routed)           2.954    11.218    static         AD9783_inst1/data_in[22]
    OLOGIC_X0Y204        ODDR                                         r  static         AD9783_inst1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    12.454    static         AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  static         AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism              0.426    12.881                     
                         clock uncertainty           -0.072    12.809                     
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D2)      -0.569    12.240    static           AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.240                     
                         arrival time                         -11.218                     
  -------------------------------------------------------------------
                         slack                                  1.022                     

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.269ns (8.447%)  route 2.916ns (91.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.445ns = ( 12.445 - 5.000 ) 
    Source Clock Delay      (SCD):    7.995ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y99          FDRE                                         r  static         AD9783_inst1/data_in_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.269     8.264 r  static         AD9783_inst1/data_in_reg[31]/Q
                         net (fo=1, routed)           2.916    11.179    static         AD9783_inst1/data_in[31]
    OLOGIC_X0Y220        ODDR                                         r  static         AD9783_inst1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.586    12.445    static         AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  static         AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism              0.426    12.872                     
                         clock uncertainty           -0.072    12.800                     
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D2)      -0.569    12.231    static           AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.231                     
                         arrival time                         -11.179                     
  -------------------------------------------------------------------
                         slack                                  1.052                     

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.269ns (8.587%)  route 2.863ns (91.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 12.455 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X1Y96          FDRE                                         r  static         AD9783_inst1/data_in_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  static         AD9783_inst1/data_in_reg[20]/Q
                         net (fo=1, routed)           2.863    11.126    static         AD9783_inst1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  static         AD9783_inst1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    12.455    static         AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  static         AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism              0.426    12.882                     
                         clock uncertainty           -0.072    12.810                     
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D2)      -0.569    12.241    static           AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.241                     
                         arrival time                         -11.126                     
  -------------------------------------------------------------------
                         slack                                  1.115                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.100ns (14.448%)  route 0.592ns (85.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.613     2.945    static         AD9783_inst1/clkD
    SLICE_X0Y145         FDRE                                         r  static         AD9783_inst1/data_in_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.100     3.045 r  static         AD9783_inst1/data_in_reg[4]/Q
                         net (fo=1, routed)           0.592     3.637    static         AD9783_inst1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  static         AD9783_inst1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.933     3.690    static         AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  static         AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism             -0.424     3.265                     
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D1)       -0.087     3.178    static           AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.178                     
                         arrival time                           3.637                     
  -------------------------------------------------------------------
                         slack                                  0.459                     

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.100ns (13.974%)  route 0.616ns (86.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.679ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.597     2.929    static         AD9783_inst1/clkD
    SLICE_X0Y160         FDRE                                         r  static         AD9783_inst1/data_in_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.100     3.029 r  static         AD9783_inst1/data_in_reg[10]/Q
                         net (fo=1, routed)           0.616     3.645    static         AD9783_inst1/data_in[10]
    OLOGIC_X0Y224        ODDR                                         r  static         AD9783_inst1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.922     3.679    static         AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  static         AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism             -0.432     3.246                     
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D1)       -0.087     3.159    static           AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.159                     
                         arrival time                           3.645                     
  -------------------------------------------------------------------
                         slack                                  0.486                     

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.100ns (13.144%)  route 0.661ns (86.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.931    static         AD9783_inst1/clkD
    SLICE_X0Y153         FDRE                                         r  static         AD9783_inst1/data_in_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  static         AD9783_inst1/data_in_reg[8]/Q
                         net (fo=1, routed)           0.661     3.692    static         AD9783_inst1/data_in[8]
    OLOGIC_X0Y218        ODDR                                         r  static         AD9783_inst1/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.926     3.683    static         AD9783_inst1/clkD
    OLOGIC_X0Y218        ODDR                                         r  static         AD9783_inst1/pins[8].ODDR_inst/C
                         clock pessimism             -0.432     3.250                     
    OLOGIC_X0Y218        ODDR (Hold_oddr_C_D1)       -0.087     3.163    static           AD9783_inst1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.163                     
                         arrival time                           3.692                     
  -------------------------------------------------------------------
                         slack                                  0.529                     

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.100ns (13.151%)  route 0.660ns (86.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.681ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.931    static         AD9783_inst1/clkD
    SLICE_X0Y154         FDRE                                         r  static         AD9783_inst1/data_in_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  static         AD9783_inst1/data_in_reg[13]/Q
                         net (fo=1, routed)           0.660     3.692    static         AD9783_inst1/data_in[13]
    OLOGIC_X0Y220        ODDR                                         r  static         AD9783_inst1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.924     3.681    static         AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  static         AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism             -0.432     3.248                     
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D1)       -0.087     3.161    static           AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.161                     
                         arrival time                           3.692                     
  -------------------------------------------------------------------
                         slack                                  0.530                     

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.100ns (13.014%)  route 0.668ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.598     2.930    static         AD9783_inst1/clkD
    SLICE_X0Y157         FDRE                                         r  static         AD9783_inst1/data_in_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.100     3.030 r  static         AD9783_inst1/data_in_reg[11]/Q
                         net (fo=1, routed)           0.668     3.699    static         AD9783_inst1/data_in[11]
    OLOGIC_X0Y222        ODDR                                         r  static         AD9783_inst1/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.923     3.680    static         AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  static         AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism             -0.432     3.247                     
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D1)       -0.087     3.160    static           AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.160                     
                         arrival time                           3.699                     
  -------------------------------------------------------------------
                         slack                                  0.538                     

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.100ns (12.378%)  route 0.708ns (87.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.614     2.946    static         AD9783_inst1/clkD
    SLICE_X0Y148         FDRE                                         r  static         AD9783_inst1/data_in_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.100     3.046 r  static         AD9783_inst1/data_in_reg[7]/Q
                         net (fo=1, routed)           0.708     3.754    static         AD9783_inst1/data_in[7]
    OLOGIC_X0Y208        ODDR                                         r  static         AD9783_inst1/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.932     3.689    static         AD9783_inst1/clkD
    OLOGIC_X0Y208        ODDR                                         r  static         AD9783_inst1/pins[7].ODDR_inst/C
                         clock pessimism             -0.424     3.264                     
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D1)       -0.087     3.177    static           AD9783_inst1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.177                     
                         arrival time                           3.754                     
  -------------------------------------------------------------------
                         slack                                  0.577                     

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.100ns (12.329%)  route 0.711ns (87.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.691ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.613     2.945    static         AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  static         AD9783_inst1/data_in_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.100     3.045 r  static         AD9783_inst1/data_in_reg[2]/Q
                         net (fo=1, routed)           0.711     3.756    static         AD9783_inst1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  static         AD9783_inst1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.934     3.691    static         AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  static         AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism             -0.424     3.266                     
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D1)       -0.087     3.179    static           AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.179                     
                         arrival time                           3.756                     
  -------------------------------------------------------------------
                         slack                                  0.577                     

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.100ns (12.195%)  route 0.720ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.664     2.996    static         AD9783_inst1/clkD
    SLICE_X0Y58          FDRE                                         r  static         AD9783_inst1/data_in_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.100     3.096 r  static         AD9783_inst1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.720     3.816    static         AD9783_inst1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  static         AD9783_inst1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     3.736    static         AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  static         AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism             -0.452     3.283                     
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D1)       -0.087     3.196    static           AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.196                     
                         arrival time                           3.816                     
  -------------------------------------------------------------------
                         slack                                  0.620                     

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.100ns (11.822%)  route 0.746ns (88.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.665     2.997    static         AD9783_inst1/clkD
    SLICE_X0Y53          FDRE                                         r  static         AD9783_inst1/data_in_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.100     3.097 r  static         AD9783_inst1/data_in_reg[14]/Q
                         net (fo=1, routed)           0.746     3.843    static         AD9783_inst1/data_in[14]
    OLOGIC_X0Y10         ODDR                                         r  static         AD9783_inst1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     3.741    static         AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  static         AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism             -0.452     3.288                     
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D1)       -0.087     3.201    static           AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.201                     
                         arrival time                           3.843                     
  -------------------------------------------------------------------
                         slack                                  0.642                     

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.100ns (12.814%)  route 0.680ns (87.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.612     2.944    static         AD9783_inst1/clkD
    SLICE_X0Y140         FDRE                                         r  static         AD9783_inst1/data_in_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.100     3.044 r  static         AD9783_inst1/data_in_reg[1]/Q
                         net (fo=1, routed)           0.680     3.725    static         AD9783_inst1/data_in[1]
    OLOGIC_X0Y196        ODDR                                         r  static         AD9783_inst1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.833     3.590    static         AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  static         AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism             -0.424     3.165                     
    OLOGIC_X0Y196        ODDR (Hold_oddr_C_D1)       -0.087     3.078    static           AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.078                     
                         arrival time                           3.725                     
  -------------------------------------------------------------------
                         slack                                  0.646                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0    AD9783_inst1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y194    AD9783_inst1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y224    AD9783_inst1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y222    AD9783_inst1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y236    AD9783_inst1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y220    AD9783_inst1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y10     AD9783_inst1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y18     AD9783_inst1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y212    AD9783_inst1/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y53      AD9783_inst1/data_in_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y58      AD9783_inst1/data_in_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y96      AD9783_inst1/data_in_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y96      AD9783_inst1/data_in_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y96      AD9783_inst1/data_in_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y96      AD9783_inst1/data_in_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y157     AD9783_inst1/data_in_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y166     AD9783_inst1/data_in_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y97      AD9783_inst1/data_in_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y97      AD9783_inst1/data_in_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y139     AD9783_inst1/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     AD9783_inst1/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y157     AD9783_inst1/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y166     AD9783_inst1/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y154     AD9783_inst1/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y53      AD9783_inst1/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y58      AD9783_inst1/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y96      AD9783_inst1/data_in_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y96      AD9783_inst1/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y140     AD9783_inst1/data_in_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y3    AD9783_inst1/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    AD9783_inst1/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int
  To Clock:  clkPS_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4    ADC1/BUFG_clkPS/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC1/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        7.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.138ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.868ns  (logic 0.269ns (9.380%)  route 2.599ns (90.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 20.007 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269    10.647 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           2.599    13.245    static         ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.793    20.007    static         ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    20.480                     
                         clock uncertainty           -0.080    20.400                     
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.383    static           ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.383                     
                         arrival time                         -13.245                     
  -------------------------------------------------------------------
                         slack                                  7.138                     

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.712ns  (logic 0.269ns (9.918%)  route 2.443ns (90.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 20.004 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269    10.647 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           2.443    13.090    static         ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.790    20.004    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    20.477                     
                         clock uncertainty           -0.080    20.397                     
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.380    static           ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.380                     
                         arrival time                         -13.090                     
  -------------------------------------------------------------------
                         slack                                  7.290                     

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.201ns  (logic 0.269ns (22.403%)  route 0.932ns (77.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.553ns = ( 19.803 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269    10.647 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.932    11.578    static         ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.589    19.803    static         ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    20.348                     
                         clock uncertainty           -0.080    20.268                     
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.251    static           ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.251                     
                         arrival time                         -11.578                     
  -------------------------------------------------------------------
                         slack                                  8.673                     

Slack (MET) :             9.043ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.835ns  (logic 0.269ns (32.207%)  route 0.566ns (67.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 19.808 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269    10.647 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.566    11.213    static         ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.594    19.808    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    20.353                     
                         clock uncertainty           -0.080    20.273                     
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.256    static           ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.256                     
                         arrival time                         -11.213                     
  -------------------------------------------------------------------
                         slack                                  9.043                     

Slack (MET) :             9.091ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.865ns  (logic 0.399ns (46.141%)  route 0.466ns (53.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 19.809 - 11.250 ) 
    Source Clock Delay      (SCD):    9.129ns = ( 10.379 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.246    10.625 r  static         ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.466    11.090    static         ADC1/counter_reg_n_0_[1]
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.153    11.243 r  static         ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    11.243    static         ADC1/BS_state_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  static         ADC1/BS_state_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.595    19.809    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/BS_state_reg/C
                         clock pessimism              0.569    20.379                     
                         clock uncertainty           -0.080    20.299                     
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.035    20.334    static           ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         20.334                     
                         arrival time                         -11.243                     
  -------------------------------------------------------------------
                         slack                                  9.091                     

Slack (MET) :             9.103ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.881ns  (logic 0.414ns (47.006%)  route 0.467ns (52.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 19.809 - 11.250 ) 
    Source Clock Delay      (SCD):    9.129ns = ( 10.379 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.246    10.625 r  static         ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.467    11.091    static         ADC1/counter_reg_n_0_[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.168    11.259 r  static         ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.259    static         ADC1/counter[1]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.595    19.809    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[1]/C
                         clock pessimism              0.569    20.379                     
                         clock uncertainty           -0.080    20.299                     
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.063    20.362    static           ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.362                     
                         arrival time                         -11.259                     
  -------------------------------------------------------------------
                         slack                                  9.103                     

Slack (MET) :             9.175ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.780ns  (logic 0.322ns (41.305%)  route 0.458ns (58.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 19.809 - 11.250 ) 
    Source Clock Delay      (SCD):    9.129ns = ( 10.379 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.269    10.648 f  static         ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.458    11.105    static         ADC1/counter_reg_n_0_[0]
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.053    11.158 r  static         ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.158    static         ADC1/counter[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.595    19.809    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[0]/C
                         clock pessimism              0.569    20.379                     
                         clock uncertainty           -0.080    20.299                     
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.034    20.333    static           ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.333                     
                         arrival time                         -11.158                     
  -------------------------------------------------------------------
                         slack                                  9.175                     

Slack (MET) :             9.200ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.682ns  (logic 0.269ns (39.448%)  route 0.413ns (60.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 19.811 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269    10.647 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.413    11.059    static         ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597    19.811    static         ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    20.356                     
                         clock uncertainty           -0.080    20.276                     
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.259    static           ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.259                     
                         arrival time                         -11.059                     
  -------------------------------------------------------------------
                         slack                                  9.200                     

Slack (MET) :             9.263ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.692ns  (logic 0.322ns (46.530%)  route 0.370ns (53.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 19.808 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269    10.647 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.370    11.017    static         ADC1/bit_slip
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.053    11.070 r  static         ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    11.070    static         ADC1/bit_slip_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.594    19.808    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
                         clock pessimism              0.569    20.378                     
                         clock uncertainty           -0.080    20.298                     
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.035    20.333    static           ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         20.333                     
                         arrival time                         -11.070                     
  -------------------------------------------------------------------
                         slack                                  9.263                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.486%)  route 0.121ns (48.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 5.405 - 1.250 ) 
    Source Clock Delay      (SCD):    3.467ns = ( 4.717 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/BS_state_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.100     4.817 f  static         ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.121     4.938    static         ADC1/state
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.028     4.966 r  static         ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.966    static         ADC1/BS_state_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  static         ADC1/BS_state_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     5.405    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/BS_state_reg/C
                         clock pessimism             -0.687     4.717                     
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.060     4.777    static           ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.777                     
                         arrival time                           4.966                     
  -------------------------------------------------------------------
                         slack                                  0.189                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.689%)  route 0.206ns (67.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 5.409 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     4.816 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.206     5.022    static         ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.885     5.409    static         ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     4.752                     
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.819    static           ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.819                     
                         arrival time                           5.022                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.744%)  route 0.152ns (54.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 5.404 - 1.250 ) 
    Source Clock Delay      (SCD):    3.467ns = ( 4.717 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/BS_state_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.100     4.817 r  static         ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.152     4.969    static         ADC1/state
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.028     4.997 r  static         ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     4.997    static         ADC1/bit_slip_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.880     5.404    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
                         clock pessimism             -0.674     4.729                     
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.060     4.789    static           ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.789                     
                         arrival time                           4.997                     
  -------------------------------------------------------------------
                         slack                                  0.208                     

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.284ns  (logic 0.130ns (45.731%)  route 0.154ns (54.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 5.405 - 1.250 ) 
    Source Clock Delay      (SCD):    3.467ns = ( 4.717 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/BS_state_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.100     4.817 f  static         ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.154     4.971    static         ADC1/state
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.030     5.002 r  static         ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.002    static         ADC1/counter[1]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     5.405    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[1]/C
                         clock pessimism             -0.687     4.717                     
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.075     4.792    static           ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.792                     
                         arrival time                           5.002                     
  -------------------------------------------------------------------
                         slack                                  0.209                     

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.346%)  route 0.154ns (54.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 5.405 - 1.250 ) 
    Source Clock Delay      (SCD):    3.467ns = ( 4.717 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/BS_state_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.100     4.817 f  static         ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.154     4.971    static         ADC1/state
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.028     4.999 r  static         ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.999    static         ADC1/counter[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     5.405    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[0]/C
                         clock pessimism             -0.687     4.717                     
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.060     4.777    static           ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.777                     
                         arrival time                           4.999                     
  -------------------------------------------------------------------
                         slack                                  0.222                     

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.367%)  route 0.294ns (74.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 5.405 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     4.816 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.294     5.110    static         ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     5.405    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     4.748                     
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.815    static           ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.815                     
                         arrival time                           5.110                     
  -------------------------------------------------------------------
                         slack                                  0.295                     

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.579ns  (logic 0.100ns (17.280%)  route 0.479ns (82.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 5.400 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     4.816 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.479     5.295    static         ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.876     5.400    static         ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     4.743                     
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.810    static           ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.810                     
                         arrival time                           5.295                     
  -------------------------------------------------------------------
                         slack                                  0.485                     

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.344ns  (logic 0.100ns (7.439%)  route 1.244ns (92.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 5.479 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     4.816 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.244     6.060    static         ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.955     5.479    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.496     4.982                     
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     5.049    static           ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -5.049                     
                         arrival time                           6.060                     
  -------------------------------------------------------------------
                         slack                                  1.011                     

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.421ns  (logic 0.100ns (7.039%)  route 1.321ns (92.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 5.483 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     4.816 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.321     6.137    static         ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.959     5.483    static         ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.496     4.986                     
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     5.053    static           ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -5.053                     
                         arrival time                           6.137                     
  -------------------------------------------------------------------
                         slack                                  1.084                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    ADC1/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X1Y87      ADC1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X1Y87      ADC1/BS_state_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y86      ADC1/bit_slip_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y87      ADC1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y87      ADC1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y87      ADC1/BS_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/bit_slip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y87      ADC1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y87      ADC1/BS_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y87      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y87      ADC1/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y87      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y87      ADC1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y87      ADC1/BS_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y87      ADC1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y87      ADC1/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y2    ADC1/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.322ns (27.995%)  route 0.828ns (72.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.269     7.471 f  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.828     8.300    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.053     8.353 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.353    static         AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X5Y93          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    14.270    static         AD9783_inst1/clk_in
    SLICE_X5Y93          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.475                     
                         clock uncertainty           -0.035    14.439                     
    SLICE_X5Y93          FDCE (Setup_fdce_C_D)        0.035    14.474    static           AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.474                     
                         arrival time                          -8.353                     
  -------------------------------------------------------------------
                         slack                                  6.121                     

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.332ns (28.616%)  route 0.828ns (71.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.269     7.471 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.828     8.300    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y93          LUT5 (Prop_lut5_I0_O)        0.063     8.363 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.363    static         AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X5Y93          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    14.270    static         AD9783_inst1/clk_in
    SLICE_X5Y93          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.475                     
                         clock uncertainty           -0.035    14.439                     
    SLICE_X5Y93          FDCE (Setup_fdce_C_D)        0.063    14.502    static           AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.502                     
                         arrival time                          -8.363                     
  -------------------------------------------------------------------
                         slack                                  6.139                     

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.322ns (32.033%)  route 0.683ns (67.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.269     7.471 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.683     8.155    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.053     8.208 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.208    static         AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.596    14.269    static         AD9783_inst1/clk_in
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.474                     
                         clock uncertainty           -0.035    14.438                     
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)        0.035    14.473    static           AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.473                     
                         arrival time                          -8.208                     
  -------------------------------------------------------------------
                         slack                                  6.265                     

Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.322ns (37.834%)  route 0.529ns (62.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.269     7.471 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.529     8.001    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053     8.054 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     8.054    static         AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.596    14.269    static         AD9783_inst1/clk_in
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.474                     
                         clock uncertainty           -0.035    14.438                     
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)        0.035    14.473    static           AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.473                     
                         arrival time                          -8.054                     
  -------------------------------------------------------------------
                         slack                                  6.420                     

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.325ns (38.053%)  route 0.529ns (61.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.269     7.471 f  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.529     8.001    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.056     8.057 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     8.057    static         AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.596    14.269    static         AD9783_inst1/clk_in
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.474                     
                         clock uncertainty           -0.035    14.438                     
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)        0.063    14.501    static           AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.501                     
                         arrival time                          -8.057                     
  -------------------------------------------------------------------
                         slack                                  6.445                     

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.322ns (46.720%)  route 0.367ns (53.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.269     7.471 f  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.367     7.839    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.053     7.892 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     7.892    static         AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.596    14.269    static         AD9783_inst1/clk_in
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.474                     
                         clock uncertainty           -0.035    14.438                     
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)        0.034    14.472    static           AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.472                     
                         arrival time                          -7.892                     
  -------------------------------------------------------------------
                         slack                                  6.580                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.076%)  route 0.176ns (57.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     2.766    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.100     2.866 f  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.176     3.042    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.028     3.070 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.070    static         AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     2.132    static         AD9783_inst1/clk_in
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     1.984                     
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.060     2.044    static           AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.044                     
                         arrival time                           3.070                     
  -------------------------------------------------------------------
                         slack                                  1.026                     

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.130ns (35.033%)  route 0.241ns (64.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     2.766    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.100     2.866 f  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.241     3.107    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.030     3.137 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.137    static         AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     2.132    static         AD9783_inst1/clk_in
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     1.984                     
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.075     2.059    static           AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.059                     
                         arrival time                           3.137                     
  -------------------------------------------------------------------
                         slack                                  1.078                     

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.681%)  route 0.241ns (65.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     2.766    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.100     2.866 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.241     3.107    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.028     3.135 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.135    static         AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     2.132    static         AD9783_inst1/clk_in
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     1.984                     
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.060     2.044    static           AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.044                     
                         arrival time                           3.135                     
  -------------------------------------------------------------------
                         slack                                  1.091                     

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.615%)  route 0.304ns (70.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     2.766    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.100     2.866 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.304     3.170    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.028     3.198 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.198    static         AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     2.132    static         AD9783_inst1/clk_in
    SLICE_X5Y90          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     1.984                     
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.061     2.045    static           AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.045                     
                         arrival time                           3.198                     
  -------------------------------------------------------------------
                         slack                                  1.153                     

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.131ns (26.833%)  route 0.357ns (73.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     2.766    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.100     2.866 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.357     3.223    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y93          LUT5 (Prop_lut5_I0_O)        0.031     3.254 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.254    static         AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X5Y93          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X5Y93          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     1.985                     
    SLICE_X5Y93          FDCE (Hold_fdce_C_D)         0.075     2.060    static           AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.060                     
                         arrival time                           3.254                     
  -------------------------------------------------------------------
                         slack                                  1.194                     

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.380%)  route 0.357ns (73.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543     1.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107     1.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289     2.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     2.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     2.766    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.100     2.866 f  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.357     3.223    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.028     3.251 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.251    static         AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X5Y93          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X5Y93          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.985                     
    SLICE_X5Y93          FDCE (Hold_fdce_C_D)         0.060     2.045    static           AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.045                     
                         arrival time                           3.251                     
  -------------------------------------------------------------------
                         slack                                  1.206                     





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.731ns  (logic 0.053ns (7.253%)  route 0.678ns (92.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.678    10.531    static         AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.053    10.584 f  static         AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000    10.584    static         AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X4Y91          FDCE                                         f  static         AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    14.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE                                         r  static         AD9783_inst1/spi_trigger_reg/C
                         clock pessimism              0.204    14.475                     
                         clock uncertainty           -0.035    14.439                     
    SLICE_X4Y91          FDCE (Setup_fdce_C_D)        0.035    14.474    static           AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.474                     
                         arrival time                         -10.584                     
  -------------------------------------------------------------------
                         slack                                  3.890                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.028ns (8.339%)  route 0.308ns (91.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     1.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.308     2.172    static         AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.028     2.200 r  static         AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.200    static         AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X4Y91          FDCE                                         r  static         AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     2.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE                                         r  static         AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     1.984                     
    SLICE_X4Y91          FDCE (Hold_fdce_C_D)         0.061     2.045    static           AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.045                     
                         arrival time                           2.200                     
  -------------------------------------------------------------------
                         slack                                  0.155                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.904ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.405ns  (logic 0.573ns (16.829%)  route 2.832ns (83.171%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=16, routed)          2.832    13.782    static         PID/PD/B[14]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[15]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.782                     
  -------------------------------------------------------------------
                         slack                                  0.318                     

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.261ns  (logic 0.573ns (17.570%)  route 2.688ns (82.430%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=16, routed)          2.688    13.639    static         PID/PD/B[14]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[14]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.639                     
  -------------------------------------------------------------------
                         slack                                  0.461                     

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.185ns  (logic 0.573ns (17.991%)  route 2.612ns (82.009%))
  Logic Levels:           0  
  Clock Path Skew:        -4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    static         ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.944 r  static         ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=8, routed)           2.612    13.555    static         PID/PD/B[1]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.555                     
  -------------------------------------------------------------------
                         slack                                  0.545                     

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.166ns  (logic 0.573ns (18.096%)  route 2.593ns (81.904%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q2
                         net (fo=4, routed)           2.593    13.544    static         PID/PD/B[2]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.544                     
  -------------------------------------------------------------------
                         slack                                  0.556                     

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.159ns  (logic 0.573ns (18.139%)  route 2.586ns (81.861%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=16, routed)          2.586    13.536    static         PID/PD/B[14]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[17]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.536                     
  -------------------------------------------------------------------
                         slack                                  0.564                     

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.082ns  (logic 0.573ns (18.590%)  route 2.509ns (81.410%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q5
                         net (fo=4, routed)           2.509    13.460    static         PID/PD/B[8]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[8]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.460                     
  -------------------------------------------------------------------
                         slack                                  0.640                     

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.088ns  (logic 0.573ns (18.554%)  route 2.515ns (81.446%))
  Logic Levels:           0  
  Clock Path Skew:        -4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    static         ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.944 r  static         ADC1/pins[3].ISERDESE2_inst/Q5
                         net (fo=4, routed)           2.515    13.459    static         PID/PD/B[7]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.459                     
  -------------------------------------------------------------------
                         slack                                  0.641                     

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.079ns  (logic 0.573ns (18.607%)  route 2.506ns (81.392%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q1
                         net (fo=4, routed)           2.506    13.457    static         PID/PD/B[0]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.457                     
  -------------------------------------------------------------------
                         slack                                  0.643                     

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.059ns  (logic 0.573ns (18.731%)  route 2.486ns (81.269%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q3
                         net (fo=4, routed)           2.486    13.437    static         PID/PD/B[4]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.437                     
  -------------------------------------------------------------------
                         slack                                  0.664                     

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__1/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.049ns  (logic 0.573ns (18.793%)  route 2.476ns (81.207%))
  Logic Levels:           0  
  Clock Path Skew:        -4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    static         ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.944 r  static         ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=8, routed)           2.476    13.419    static         PID/PD/B[1]
    DSP48_X0Y18          DSP48E1                                      r  static         PID/PD/b1x00__1/B[16]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.796    14.470    static         PID/PD/clk_in
    DSP48_X0Y18          DSP48E1                                      r  static         PID/PD/b1x00__1/CLK
                         clock pessimism              0.204    14.674                     
                         clock uncertainty           -0.194    14.480                     
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    14.099    static           PID/PD/b1x00__1
  -------------------------------------------------------------------
                         required time                         14.099                     
                         arrival time                         -13.419                     
  -------------------------------------------------------------------
                         slack                                  0.680                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.904ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.424ns  (logic 0.193ns (45.509%)  route 0.231ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        -1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.964 r  static         ADC1/pins[0].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.231     5.195    static         ADC1/p_38_out
    SLICE_X0Y11          FDRE                                         r  static         ADC1/ADC0_out_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.955     2.204    static         ADC1/clk_in
    SLICE_X0Y11          FDRE                                         r  static         ADC1/ADC0_out_reg[3]/C
                         clock pessimism             -0.147     2.056                     
                         clock uncertainty            0.194     2.250                     
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.041     2.291    static           ADC1/ADC0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.291                     
                         arrival time                           5.195                     
  -------------------------------------------------------------------
                         slack                                  2.904                     

Slack (MET) :             2.909ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.426ns  (logic 0.193ns (45.266%)  route 0.233ns (54.734%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.964 r  static         ADC1/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.233     5.198    static         ADC1/p_32_out
    SLICE_X0Y12          FDRE                                         r  static         ADC1/ADC0_out_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.953     2.202    static         ADC1/clk_in
    SLICE_X0Y12          FDRE                                         r  static         ADC1/ADC0_out_reg[15]/C
                         clock pessimism             -0.147     2.054                     
                         clock uncertainty            0.194     2.248                     
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.041     2.289    static           ADC1/ADC0_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.289                     
                         arrival time                           5.198                     
  -------------------------------------------------------------------
                         slack                                  2.909                     

Slack (MET) :             2.911ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.144%)  route 0.235ns (54.856%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.964 r  static         ADC1/pins[0].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.235     5.199    static         ADC1/p_34_out
    SLICE_X0Y12          FDRE                                         r  static         ADC1/ADC0_out_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.953     2.202    static         ADC1/clk_in
    SLICE_X0Y12          FDRE                                         r  static         ADC1/ADC0_out_reg[11]/C
                         clock pessimism             -0.147     2.054                     
                         clock uncertainty            0.194     2.248                     
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.040     2.288    static           ADC1/ADC0_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.288                     
                         arrival time                           5.199                     
  -------------------------------------------------------------------
                         slack                                  2.911                     

Slack (MET) :             2.911ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.130%)  route 0.235ns (54.870%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.524ns = ( 4.774 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.774    static         ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.967 r  static         ADC1/pins[1].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.235     5.202    static         ADC1/p_24_out
    SLICE_X1Y8           FDRE                                         r  static         ADC1/ADC0_out_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.956     2.205    static         ADC1/clk_in
    SLICE_X1Y8           FDRE                                         r  static         ADC1/ADC0_out_reg[14]/C
                         clock pessimism             -0.147     2.057                     
                         clock uncertainty            0.194     2.251                     
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.040     2.291    static           ADC1/ADC0_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.291                     
                         arrival time                           5.202                     
  -------------------------------------------------------------------
                         slack                                  2.911                     

Slack (MET) :             2.911ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.426ns  (logic 0.193ns (45.290%)  route 0.233ns (54.710%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.524ns = ( 4.774 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.774    static         ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.967 r  static         ADC1/pins[1].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.233     5.200    static         ADC1/p_26_out
    SLICE_X0Y7           FDRE                                         r  static         ADC1/ADC0_out_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.956     2.205    static         ADC1/clk_in
    SLICE_X0Y7           FDRE                                         r  static         ADC1/ADC0_out_reg[10]/C
                         clock pessimism             -0.147     2.057                     
                         clock uncertainty            0.194     2.251                     
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.038     2.289    static           ADC1/ADC0_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.289                     
                         arrival time                           5.200                     
  -------------------------------------------------------------------
                         slack                                  2.911                     

Slack (MET) :             2.912ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.049%)  route 0.235ns (54.951%))
  Logic Levels:           0  
  Clock Path Skew:        -1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.964 r  static         ADC1/pins[0].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.235     5.200    static         ADC1/p_39_out
    SLICE_X0Y11          FDRE                                         r  static         ADC1/ADC0_out_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.955     2.204    static         ADC1/clk_in
    SLICE_X0Y11          FDRE                                         r  static         ADC1/ADC0_out_reg[1]/C
                         clock pessimism             -0.147     2.056                     
                         clock uncertainty            0.194     2.250                     
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.038     2.288    static           ADC1/ADC0_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.288                     
                         arrival time                           5.200                     
  -------------------------------------------------------------------
                         slack                                  2.912                     

Slack (MET) :             2.913ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.431ns  (logic 0.193ns (44.741%)  route 0.238ns (55.259%))
  Logic Levels:           0  
  Clock Path Skew:        -1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.964 r  static         ADC1/pins[0].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.238     5.203    static         ADC1/p_37_out
    SLICE_X1Y11          FDRE                                         r  static         ADC1/ADC0_out_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.955     2.204    static         ADC1/clk_in
    SLICE_X1Y11          FDRE                                         r  static         ADC1/ADC0_out_reg[5]/C
                         clock pessimism             -0.147     2.056                     
                         clock uncertainty            0.194     2.250                     
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.040     2.290    static           ADC1/ADC0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.290                     
                         arrival time                           5.203                     
  -------------------------------------------------------------------
                         slack                                  2.913                     

Slack (MET) :             2.913ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.130%)  route 0.235ns (54.870%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.524ns = ( 4.774 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.774    static         ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.967 r  static         ADC1/pins[1].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.235     5.202    static         ADC1/p_29_out
    SLICE_X0Y8           FDRE                                         r  static         ADC1/ADC0_out_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.956     2.205    static         ADC1/clk_in
    SLICE_X0Y8           FDRE                                         r  static         ADC1/ADC0_out_reg[4]/C
                         clock pessimism             -0.147     2.057                     
                         clock uncertainty            0.194     2.251                     
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.038     2.289    static           ADC1/ADC0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.289                     
                         arrival time                           5.202                     
  -------------------------------------------------------------------
                         slack                                  2.913                     

Slack (MET) :             2.915ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.431ns  (logic 0.193ns (44.734%)  route 0.238ns (55.266%))
  Logic Levels:           0  
  Clock Path Skew:        -1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.964 r  static         ADC1/pins[0].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.238     5.203    static         ADC1/p_36_out
    SLICE_X1Y11          FDRE                                         r  static         ADC1/ADC0_out_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.955     2.204    static         ADC1/clk_in
    SLICE_X1Y11          FDRE                                         r  static         ADC1/ADC0_out_reg[7]/C
                         clock pessimism             -0.147     2.056                     
                         clock uncertainty            0.194     2.250                     
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.038     2.288    static           ADC1/ADC0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.288                     
                         arrival time                           5.203                     
  -------------------------------------------------------------------
                         slack                                  2.915                     

Slack (MET) :             2.916ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.433ns  (logic 0.193ns (44.557%)  route 0.240ns (55.443%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.524ns = ( 4.774 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.774    static         ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.967 r  static         ADC1/pins[1].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.240     5.207    static         ADC1/p_31_out
    SLICE_X0Y7           FDRE                                         r  static         ADC1/ADC0_out_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.956     2.205    static         ADC1/clk_in
    SLICE_X0Y7           FDRE                                         r  static         ADC1/ADC0_out_reg[0]/C
                         clock pessimism             -0.147     2.057                     
                         clock uncertainty            0.194     2.251                     
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.040     2.291    static           ADC1/ADC0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.291                     
                         arrival time                           5.207                     
  -------------------------------------------------------------------
                         slack                                  2.916                     





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        6.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.995ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.322ns (5.625%)  route 5.403ns (94.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.387     7.179    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y92          LUT5 (Prop_lut5_I1_O)        0.053     7.232 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           3.016    10.247    static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out2_out
    SLICE_X2Y92          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y92          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    16.809                     
                         clock uncertainty           -0.035    16.774                     
    SLICE_X2Y92          FDRE (Setup_fdre_C_CE)      -0.219    16.555    static           AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         16.555                     
                         arrival time                         -10.247                     
  -------------------------------------------------------------------
                         slack                                  6.308                     

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 0.322ns (5.705%)  route 5.322ns (94.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.133     6.924    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y93          LUT5 (Prop_lut5_I1_O)        0.053     6.977 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           3.189    10.166    static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out3_out
    SLICE_X0Y93          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    16.809                     
                         clock uncertainty           -0.035    16.774                     
    SLICE_X0Y93          FDRE (Setup_fdre_C_CE)      -0.244    16.530    static           AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         16.530                     
                         arrival time                         -10.166                     
  -------------------------------------------------------------------
                         slack                                  6.364                     

Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 0.322ns (6.065%)  route 4.987ns (93.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.132     6.924    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y93          LUT5 (Prop_lut5_I0_O)        0.053     6.977 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           2.855     9.832    static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X0Y94          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y94          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    16.809                     
                         clock uncertainty           -0.035    16.774                     
    SLICE_X0Y94          FDRE (Setup_fdre_C_CE)      -0.244    16.530    static           AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         16.530                     
                         arrival time                          -9.832                     
  -------------------------------------------------------------------
                         slack                                  6.698                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.128ns (5.013%)  route 2.425ns (94.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.033     2.864    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y93          LUT5 (Prop_lut5_I0_O)        0.028     2.892 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           1.392     4.284    static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X0Y94          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     3.425    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y94          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     3.278                     
    SLICE_X0Y94          FDRE (Hold_fdre_C_CE)        0.010     3.288    static           AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -3.288                     
                         arrival time                           4.284                     
  -------------------------------------------------------------------
                         slack                                  0.995                     

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.128ns (4.906%)  route 2.481ns (95.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.039     2.869    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y93          LUT5 (Prop_lut5_I1_O)        0.028     2.897 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           1.442     4.339    static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out3_out
    SLICE_X0Y93          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     3.425    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     3.278                     
    SLICE_X0Y93          FDRE (Hold_fdre_C_CE)        0.010     3.288    static           AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -3.288                     
                         arrival time                           4.339                     
  -------------------------------------------------------------------
                         slack                                  1.051                     

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.128ns (4.601%)  route 2.654ns (95.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.171     3.001    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y92          LUT5 (Prop_lut5_I1_O)        0.028     3.029 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           1.483     4.512    static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out2_out
    SLICE_X2Y92          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     3.424    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y92          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     3.277                     
    SLICE_X2Y92          FDRE (Hold_fdre_C_CE)        0.030     3.307    static           AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -3.307                     
                         arrival time                           4.512                     
  -------------------------------------------------------------------
                         slack                                  1.205                     





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        5.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 0.415ns (8.525%)  route 4.453ns (91.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    6.002ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.527     5.379    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.053     5.432 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.569     6.002    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.349     6.351 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           2.253     8.604    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.066     8.670 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           2.200    10.870    static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X5Y89          FDPE (Setup_fdpe_C_D)       -0.149    16.623    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         16.623                     
                         arrival time                         -10.870                     
  -------------------------------------------------------------------
                         slack                                  5.753                     

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 0.402ns (8.184%)  route 4.510ns (91.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    6.002ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.527     5.379    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.053     5.432 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.569     6.002    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.349     6.351 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           2.253     8.604    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.053     8.657 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           2.257    10.914    static         AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X1Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X1Y89          FDCE (Setup_fdce_C_D)       -0.020    16.753    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         16.753                     
                         arrival time                         -10.914                     
  -------------------------------------------------------------------
                         slack                                  5.839                     

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.415ns (8.711%)  route 4.349ns (91.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    6.002ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.527     5.379    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.053     5.432 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.569     6.002    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.349     6.351 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           2.253     8.604    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.066     8.670 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           2.096    10.766    static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X2Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)       -0.124    16.649    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         16.649                     
                         arrival time                         -10.766                     
  -------------------------------------------------------------------
                         slack                                  5.883                     

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.402ns (12.489%)  route 2.817ns (87.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    6.002ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.527     5.379    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.053     5.432 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.569     6.002    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.349     6.351 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           2.817     9.168    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.053     9.221 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     9.221    static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X2Y88          FDPE (Setup_fdpe_C_D)        0.072    16.844    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         16.844                     
                         arrival time                          -9.221                     
  -------------------------------------------------------------------
                         slack                                  7.623                     

Slack (MET) :             7.724ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.405ns (13.943%)  route 2.500ns (86.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    6.002ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.527     5.379    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.053     5.432 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.569     6.002    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.349     6.351 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           2.043     8.394    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.056     8.450 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.457     8.907    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X2Y90          SRL16E                                       r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y90          SRL16E                                       r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X2Y90          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.143    16.630    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         16.630                     
                         arrival time                          -8.907                     
  -------------------------------------------------------------------
                         slack                                  7.724                     

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.402ns (13.500%)  route 2.576ns (86.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    6.002ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.527     5.379    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.053     5.432 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.569     6.002    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.349     6.351 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           2.576     8.927    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.053     8.980 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     8.980    static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.035    16.807    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         16.807                     
                         arrival time                          -8.980                     
  -------------------------------------------------------------------
                         slack                                  7.827                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.158ns (11.802%)  route 1.181ns (88.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.222     2.087    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.028     2.115 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.247     2.363    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.128     2.491 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           0.992     3.482    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.030     3.512 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.189     3.701    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X2Y90          SRL16E                                       r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     3.424    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y90          SRL16E                                       r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism             -0.147     3.277                     
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     3.338    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -3.338                     
                         arrival time                           3.701                     
  -------------------------------------------------------------------
                         slack                                  0.363                     

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.156ns (11.414%)  route 1.211ns (88.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.222     2.087    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.028     2.115 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.247     2.363    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.128     2.491 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           1.211     3.701    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.028     3.729 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     3.729    static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.061     3.337    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -3.337                     
                         arrival time                           3.729                     
  -------------------------------------------------------------------
                         slack                                  0.392                     

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.156ns (10.585%)  route 1.318ns (89.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.222     2.087    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.028     2.115 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.247     2.363    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.128     2.491 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           1.318     3.808    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.028     3.836 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     3.836    static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X2Y88          FDPE (Hold_fdpe_C_D)         0.087     3.363    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -3.363                     
                         arrival time                           3.836                     
  -------------------------------------------------------------------
                         slack                                  0.473                     

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.154ns (7.019%)  route 2.040ns (92.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.222     2.087    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.028     2.115 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.247     2.363    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.128     2.491 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           1.070     3.560    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.026     3.586 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.970     4.557    static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X2Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)        -0.003     3.273    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -3.273                     
                         arrival time                           4.557                     
  -------------------------------------------------------------------
                         slack                                  1.283                     

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.154ns (6.868%)  route 2.088ns (93.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.222     2.087    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.028     2.115 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.247     2.363    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.128     2.491 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           1.070     3.560    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.026     3.586 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           1.018     4.605    static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     3.422    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     3.275                     
    SLICE_X5Y89          FDPE (Hold_fdpe_C_D)         0.000     3.275    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -3.275                     
                         arrival time                           4.605                     
  -------------------------------------------------------------------
                         slack                                  1.330                     

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.156ns (6.632%)  route 2.196ns (93.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.222     2.087    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.028     2.115 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.247     2.363    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.128     2.491 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           1.070     3.560    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.028     3.588 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           1.126     4.715    static         AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X1Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X1Y89          FDCE (Hold_fdce_C_D)         0.047     3.323    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.323                     
                         arrival time                           4.715                     
  -------------------------------------------------------------------
                         slack                                  1.392                     





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        5.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 0.417ns (8.512%)  route 4.482ns (91.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.246     4.830 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.611     5.440    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.158     5.598 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.372     5.970    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y90          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y90          LDCE (EnToQ_ldce_G_Q)        0.349     6.319 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           2.197     8.516    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.068     8.584 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           2.285    10.869    static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X2Y92          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y92          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    16.809                     
                         clock uncertainty           -0.035    16.774                     
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)       -0.104    16.670    static           AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         16.670                     
                         arrival time                         -10.869                     
  -------------------------------------------------------------------
                         slack                                  5.801                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.288ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.161ns (7.153%)  route 2.090ns (92.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.091     1.856 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.256     2.112    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.066     2.178 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.161     2.339    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y90          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y90          LDCE (EnToQ_ldce_G_Q)        0.128     2.467 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           1.024     3.491    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.033     3.524 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           1.066     4.590    static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X2Y92          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     3.424    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y92          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     3.277                     
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.025     3.302    static           AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -3.302                     
                         arrival time                           4.590                     
  -------------------------------------------------------------------
                         slack                                  1.288                     





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        2.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.538ns  (logic 0.053ns (1.168%)  route 4.485ns (98.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.295    11.149    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y93          LUT5 (Prop_lut5_I0_O)        0.053    11.202 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           3.189    14.391    static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out3_out
    SLICE_X0Y93          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    16.809                     
                         clock uncertainty           -0.035    16.774                     
    SLICE_X0Y93          FDRE (Setup_fdre_C_CE)      -0.244    16.530    static           AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         16.530                     
                         arrival time                         -14.391                     
  -------------------------------------------------------------------
                         slack                                  2.139                     

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.291ns  (logic 0.053ns (1.235%)  route 4.238ns (98.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.222    11.076    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y92          LUT5 (Prop_lut5_I0_O)        0.053    11.129 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           3.016    14.145    static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out2_out
    SLICE_X2Y92          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y92          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    16.809                     
                         clock uncertainty           -0.035    16.774                     
    SLICE_X2Y92          FDRE (Setup_fdre_C_CE)      -0.219    16.555    static           AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         16.555                     
                         arrival time                         -14.145                     
  -------------------------------------------------------------------
                         slack                                  2.410                     

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.198ns  (logic 0.053ns (1.262%)  route 4.145ns (98.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.290    11.144    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y93          LUT5 (Prop_lut5_I1_O)        0.053    11.197 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           2.855    14.052    static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X0Y94          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y94          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    16.809                     
                         clock uncertainty           -0.035    16.774                     
    SLICE_X0Y94          FDRE (Setup_fdre_C_CE)      -0.244    16.530    static           AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         16.530                     
                         arrival time                         -14.052                     
  -------------------------------------------------------------------
                         slack                                  2.478                     

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.157ns  (logic 0.053ns (1.275%)  route 4.104ns (98.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.053    10.906    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.053    10.959 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.051    14.010    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    16.809                     
                         clock uncertainty           -0.035    16.774                     
    SLICE_X3Y91          FDCE (Setup_fdce_C_CE)      -0.244    16.530    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         16.530                     
                         arrival time                         -14.010                     
  -------------------------------------------------------------------
                         slack                                  2.520                     

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.157ns  (logic 0.053ns (1.275%)  route 4.104ns (98.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.053    10.906    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.053    10.959 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.051    14.010    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.204    16.809                     
                         clock uncertainty           -0.035    16.774                     
    SLICE_X3Y91          FDCE (Setup_fdce_C_CE)      -0.244    16.530    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         16.530                     
                         arrival time                         -14.010                     
  -------------------------------------------------------------------
                         slack                                  2.520                     

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.157ns  (logic 0.053ns (1.275%)  route 4.104ns (98.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.053    10.906    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.053    10.959 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.051    14.010    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204    16.809                     
                         clock uncertainty           -0.035    16.774                     
    SLICE_X3Y91          FDCE (Setup_fdce_C_CE)      -0.244    16.530    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         16.530                     
                         arrival time                         -14.010                     
  -------------------------------------------------------------------
                         slack                                  2.520                     

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.157ns  (logic 0.053ns (1.275%)  route 4.104ns (98.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.053    10.906    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.053    10.959 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.051    14.010    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.204    16.809                     
                         clock uncertainty           -0.035    16.774                     
    SLICE_X3Y91          FDCE (Setup_fdce_C_CE)      -0.244    16.530    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         16.530                     
                         arrival time                         -14.010                     
  -------------------------------------------------------------------
                         slack                                  2.520                     

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.138ns  (logic 0.053ns (1.281%)  route 4.085ns (98.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.053    10.906    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.053    10.959 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.033    13.992    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X4Y92          FDCE (Setup_fdce_C_CE)      -0.244    16.529    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         16.529                     
                         arrival time                         -13.992                     
  -------------------------------------------------------------------
                         slack                                  2.537                     

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.138ns  (logic 0.053ns (1.281%)  route 4.085ns (98.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.053    10.906    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.053    10.959 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.033    13.992    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X4Y92          FDCE (Setup_fdce_C_CE)      -0.244    16.529    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         16.529                     
                         arrival time                         -13.992                     
  -------------------------------------------------------------------
                         slack                                  2.537                     

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.138ns  (logic 0.053ns (1.281%)  route 4.085ns (98.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.053    10.906    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.053    10.959 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.033    13.992    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X4Y92          FDCE (Setup_fdce_C_CE)      -0.244    16.529    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         16.529                     
                         arrival time                         -13.992                     
  -------------------------------------------------------------------
                         slack                                  2.537                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.158ns (11.802%)  route 1.181ns (88.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     1.764    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.253     2.117    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028     2.145 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.247     2.392    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.128     2.520 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           0.992     3.512    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.030     3.542 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.189     3.731    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X2Y90          SRL16E                                       r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     3.424    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y90          SRL16E                                       r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism             -0.147     3.277                     
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     3.338    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -3.338                     
                         arrival time                           3.731                     
  -------------------------------------------------------------------
                         slack                                  0.393                     

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.156ns (11.414%)  route 1.211ns (88.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     1.764    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.253     2.117    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028     2.145 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.247     2.392    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.128     2.520 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           1.211     3.731    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.028     3.759 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     3.759    static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.061     3.337    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -3.337                     
                         arrival time                           3.759                     
  -------------------------------------------------------------------
                         slack                                  0.422                     

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.156ns (12.817%)  route 1.061ns (87.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     1.764    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.504     2.368    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.028     2.396 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.155     2.552    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y90          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.128     2.680 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)           1.061     3.741    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.028     3.769 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1/O
                         net (fo=1, routed)           0.000     3.769    static         AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.060     3.336    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -3.336                     
                         arrival time                           3.769                     
  -------------------------------------------------------------------
                         slack                                  0.433                     

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.156ns (10.585%)  route 1.318ns (89.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     1.764    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.253     2.117    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028     2.145 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.247     2.392    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y87          LDCE (EnToQ_ldce_G_Q)        0.128     2.520 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           1.318     3.838    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.028     3.866 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     3.866    static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X2Y88          FDPE (Hold_fdpe_C_D)         0.087     3.363    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -3.363                     
                         arrival time                           3.866                     
  -------------------------------------------------------------------
                         slack                                  0.503                     

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.028ns (1.440%)  route 1.916ns (98.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     1.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.480     2.344    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.028     2.372 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.437     3.809    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X4Y92          FDCE (Hold_fdce_C_CE)        0.010     3.286    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.286                     
                         arrival time                           3.809                     
  -------------------------------------------------------------------
                         slack                                  0.522                     

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.028ns (1.440%)  route 1.916ns (98.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     1.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.480     2.344    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.028     2.372 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.437     3.809    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X4Y92          FDCE (Hold_fdce_C_CE)        0.010     3.286    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.286                     
                         arrival time                           3.809                     
  -------------------------------------------------------------------
                         slack                                  0.522                     

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.028ns (1.440%)  route 1.916ns (98.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     1.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.480     2.344    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.028     2.372 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.437     3.809    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X4Y92          FDCE (Hold_fdce_C_CE)        0.010     3.286    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.286                     
                         arrival time                           3.809                     
  -------------------------------------------------------------------
                         slack                                  0.522                     

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.028ns (1.440%)  route 1.916ns (98.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     1.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.480     2.344    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.028     2.372 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.437     3.809    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X4Y92          FDCE (Hold_fdce_C_CE)        0.010     3.286    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.286                     
                         arrival time                           3.809                     
  -------------------------------------------------------------------
                         slack                                  0.522                     

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.028ns (1.440%)  route 1.916ns (98.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     1.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.480     2.344    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.028     2.372 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.437     3.809    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X4Y92          FDCE (Hold_fdce_C_CE)        0.010     3.286    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.286                     
                         arrival time                           3.809                     
  -------------------------------------------------------------------
                         slack                                  0.522                     

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.028ns (1.440%)  route 1.916ns (98.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     1.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.480     2.344    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.028     2.372 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.437     3.809    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X4Y92          FDCE (Hold_fdce_C_CE)        0.010     3.286    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.286                     
                         arrival time                           3.809                     
  -------------------------------------------------------------------
                         slack                                  0.522                     





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :           15  Failing Endpoints,  Worst Slack       -1.350ns,  Total Violation      -16.035ns
Hold  :           16  Failing Endpoints,  Worst Slack       -0.357ns,  Total Violation       -3.222ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.350ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.952ns (10.504%)  route 8.111ns (89.496%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.246ns = ( 12.246 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.709     4.587    static         relockSweep/clk_in
    SLICE_X3Y97          FDRE                                         r  static         relockSweep/signal_out_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  static         relockSweep/signal_out_reg[4]/Q
                         net (fo=2, routed)           5.502    10.358    static         relockSweep/signal_out_reg_n_0_[4]
    SLICE_X1Y97          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    10.682 r  static         relockSweep/data_in_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    static         relockSweep/data_in_reg[25]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.740 r  static         relockSweep/data_in_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.740    static         relockSweep/data_in_reg[29]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146    10.886 f  static         relockSweep/data_in_reg[33]_i_1/O[0]
                         net (fo=2, routed)           2.609    13.495    static         relockSweep/D[28]
    SLICE_X0Y166         LUT1 (Prop_lut1_I0_O)        0.155    13.650 r  static         relockSweep/data_in[12]_i_1/O
                         net (fo=1, routed)           0.000    13.650    static         AD9783_inst1/D[12]
    SLICE_X0Y166         FDRE                                         r  static         AD9783_inst1/data_in_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.387    12.246    static         AD9783_inst1/clkD
    SLICE_X0Y166         FDRE                                         r  static         AD9783_inst1/data_in_reg[12]/C
                         clock pessimism              0.204    12.451                     
                         clock uncertainty           -0.186    12.265                     
    SLICE_X0Y166         FDRE (Setup_fdre_C_D)        0.035    12.300    static           AD9783_inst1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.300                     
                         arrival time                         -13.650                     
  -------------------------------------------------------------------
                         slack                                 -1.350                     

Slack (VIOLATED) :        -1.253ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 0.922ns (10.276%)  route 8.050ns (89.724%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.709     4.587    static         relockSweep/clk_in
    SLICE_X3Y97          FDRE                                         r  static         relockSweep/signal_out_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  static         relockSweep/signal_out_reg[4]/Q
                         net (fo=2, routed)           5.502    10.358    static         relockSweep/signal_out_reg_n_0_[4]
    SLICE_X1Y97          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    10.682 r  static         relockSweep/data_in_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    static         relockSweep/data_in_reg[25]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187    10.869 f  static         relockSweep/data_in_reg[29]_i_1/O[3]
                         net (fo=2, routed)           2.548    13.417    static         relockSweep/D[27]
    SLICE_X0Y157         LUT1 (Prop_lut1_I0_O)        0.142    13.559 r  static         relockSweep/data_in[11]_i_1/O
                         net (fo=1, routed)           0.000    13.559    static         AD9783_inst1/D[11]
    SLICE_X0Y157         FDRE                                         r  static         AD9783_inst1/data_in_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.393    12.252    static         AD9783_inst1/clkD
    SLICE_X0Y157         FDRE                                         r  static         AD9783_inst1/data_in_reg[11]/C
                         clock pessimism              0.204    12.457                     
                         clock uncertainty           -0.186    12.271                     
    SLICE_X0Y157         FDRE (Setup_fdre_C_D)        0.035    12.306    static           AD9783_inst1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         12.306                     
                         arrival time                         -13.559                     
  -------------------------------------------------------------------
                         slack                                 -1.253                     

Slack (VIOLATED) :        -1.244ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 1.023ns (11.414%)  route 7.940ns (88.586%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.709     4.587    static         relockSweep/clk_in
    SLICE_X3Y97          FDRE                                         r  static         relockSweep/signal_out_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  static         relockSweep/signal_out_reg[4]/Q
                         net (fo=2, routed)           5.502    10.358    static         relockSweep/signal_out_reg_n_0_[4]
    SLICE_X1Y97          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    10.682 r  static         relockSweep/data_in_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    static         relockSweep/data_in_reg[25]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.740 r  static         relockSweep/data_in_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.740    static         relockSweep/data_in_reg[29]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    10.960 f  static         relockSweep/data_in_reg[33]_i_1/O[1]
                         net (fo=2, routed)           2.438    13.398    static         relockSweep/D[29]
    SLICE_X0Y154         LUT1 (Prop_lut1_I0_O)        0.152    13.550 r  static         relockSweep/data_in[13]_i_1/O
                         net (fo=1, routed)           0.000    13.550    static         AD9783_inst1/D[13]
    SLICE_X0Y154         FDRE                                         r  static         AD9783_inst1/data_in_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.393    12.252    static         AD9783_inst1/clkD
    SLICE_X0Y154         FDRE                                         r  static         AD9783_inst1/data_in_reg[13]/C
                         clock pessimism              0.204    12.457                     
                         clock uncertainty           -0.186    12.271                     
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)        0.035    12.306    static           AD9783_inst1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         12.306                     
                         arrival time                         -13.550                     
  -------------------------------------------------------------------
                         slack                                 -1.244                     

Slack (VIOLATED) :        -1.207ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 0.894ns (10.016%)  route 8.032ns (89.984%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.709     4.587    static         relockSweep/clk_in
    SLICE_X3Y97          FDRE                                         r  static         relockSweep/signal_out_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  static         relockSweep/signal_out_reg[4]/Q
                         net (fo=2, routed)           5.502    10.358    static         relockSweep/signal_out_reg_n_0_[4]
    SLICE_X1Y97          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    10.682 r  static         relockSweep/data_in_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    static         relockSweep/data_in_reg[25]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146    10.828 f  static         relockSweep/data_in_reg[29]_i_1/O[0]
                         net (fo=2, routed)           2.529    13.357    static         relockSweep/D[24]
    SLICE_X0Y153         LUT1 (Prop_lut1_I0_O)        0.155    13.512 r  static         relockSweep/data_in[8]_i_1/O
                         net (fo=1, routed)           0.000    13.512    static         AD9783_inst1/D[8]
    SLICE_X0Y153         FDRE                                         r  static         AD9783_inst1/data_in_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.393    12.252    static         AD9783_inst1/clkD
    SLICE_X0Y153         FDRE                                         r  static         AD9783_inst1/data_in_reg[8]/C
                         clock pessimism              0.204    12.457                     
                         clock uncertainty           -0.186    12.271                     
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)        0.035    12.306    static           AD9783_inst1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         12.306                     
                         arrival time                         -13.512                     
  -------------------------------------------------------------------
                         slack                                 -1.207                     

Slack (VIOLATED) :        -1.158ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 0.889ns (10.015%)  route 7.988ns (89.985%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.251ns = ( 12.251 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.709     4.587    static         relockSweep/clk_in
    SLICE_X3Y97          FDRE                                         r  static         relockSweep/signal_out_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  static         relockSweep/signal_out_reg[4]/Q
                         net (fo=2, routed)           5.502    10.358    static         relockSweep/signal_out_reg_n_0_[4]
    SLICE_X1Y97          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    10.682 r  static         relockSweep/data_in_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    static         relockSweep/data_in_reg[25]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144    10.826 f  static         relockSweep/data_in_reg[29]_i_1/O[2]
                         net (fo=2, routed)           2.485    13.311    static         relockSweep/D[26]
    SLICE_X0Y160         LUT1 (Prop_lut1_I0_O)        0.152    13.463 r  static         relockSweep/data_in[10]_i_1/O
                         net (fo=1, routed)           0.000    13.463    static         AD9783_inst1/D[10]
    SLICE_X0Y160         FDRE                                         r  static         AD9783_inst1/data_in_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.392    12.251    static         AD9783_inst1/clkD
    SLICE_X0Y160         FDRE                                         r  static         AD9783_inst1/data_in_reg[10]/C
                         clock pessimism              0.204    12.456                     
                         clock uncertainty           -0.186    12.270                     
    SLICE_X0Y160         FDRE (Setup_fdre_C_D)        0.035    12.305    static           AD9783_inst1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         12.305                     
                         arrival time                         -13.463                     
  -------------------------------------------------------------------
                         slack                                 -1.158                     

Slack (VIOLATED) :        -1.144ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 0.965ns (10.873%)  route 7.910ns (89.127%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.263ns = ( 12.263 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     4.586    static         relockSweep/clk_in
    SLICE_X1Y95          FDRE                                         r  static         relockSweep/signal_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  static         relockSweep/signal_out_reg[0]/Q
                         net (fo=2, routed)           5.402    10.257    static         relockSweep/signal_out_reg_n_0_[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    10.581 r  static         relockSweep/data_in_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.581    static         relockSweep/data_in_reg[21]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    10.801 f  static         relockSweep/data_in_reg[25]_i_1/O[1]
                         net (fo=2, routed)           2.508    13.308    static         relockSweep/D[21]
    SLICE_X0Y146         LUT1 (Prop_lut1_I0_O)        0.152    13.460 r  static         relockSweep/data_in[5]_i_1/O
                         net (fo=1, routed)           0.000    13.460    static         AD9783_inst1/D[5]
    SLICE_X0Y146         FDRE                                         r  static         AD9783_inst1/data_in_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.404    12.263    static         AD9783_inst1/clkD
    SLICE_X0Y146         FDRE                                         r  static         AD9783_inst1/data_in_reg[5]/C
                         clock pessimism              0.204    12.468                     
                         clock uncertainty           -0.186    12.282                     
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)        0.035    12.317    static           AD9783_inst1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         12.317                     
                         arrival time                         -13.460                     
  -------------------------------------------------------------------
                         slack                                 -1.144                     

Slack (VIOLATED) :        -1.100ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.831ns  (logic 0.759ns (8.595%)  route 8.072ns (91.405%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.263ns = ( 12.263 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     4.586    static         relockSweep/clk_in
    SLICE_X1Y95          FDRE                                         r  static         relockSweep/signal_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  static         relockSweep/signal_out_reg[0]/Q
                         net (fo=2, routed)           5.402    10.257    static         relockSweep/signal_out_reg_n_0_[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.338    10.595 f  static         relockSweep/data_in_reg[21]_i_1/O[2]
                         net (fo=2, routed)           2.670    13.265    static         relockSweep/D[18]
    SLICE_X0Y143         LUT1 (Prop_lut1_I0_O)        0.152    13.417 r  static         relockSweep/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000    13.417    static         AD9783_inst1/D[2]
    SLICE_X0Y143         FDRE                                         r  static         AD9783_inst1/data_in_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.404    12.263    static         AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  static         AD9783_inst1/data_in_reg[2]/C
                         clock pessimism              0.204    12.468                     
                         clock uncertainty           -0.186    12.282                     
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)        0.035    12.317    static           AD9783_inst1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         12.317                     
                         arrival time                         -13.417                     
  -------------------------------------------------------------------
                         slack                                 -1.100                     

Slack (VIOLATED) :        -1.100ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 0.947ns (10.494%)  route 8.077ns (89.506%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        3.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.457ns = ( 12.457 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.709     4.587    static         relockSweep/clk_in
    SLICE_X3Y97          FDRE                                         r  static         relockSweep/signal_out_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  static         relockSweep/signal_out_reg[4]/Q
                         net (fo=2, routed)           5.502    10.358    static         relockSweep/signal_out_reg_n_0_[4]
    SLICE_X1Y97          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    10.682 r  static         relockSweep/data_in_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    static         relockSweep/data_in_reg[25]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.740 r  static         relockSweep/data_in_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.740    static         relockSweep/data_in_reg[29]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144    10.884 f  static         relockSweep/data_in_reg[33]_i_1/O[2]
                         net (fo=2, routed)           2.575    13.459    static         relockSweep/D[30]
    SLICE_X0Y53          LUT1 (Prop_lut1_I0_O)        0.152    13.611 r  static         relockSweep/data_in[14]_i_1/O
                         net (fo=1, routed)           0.000    13.611    static         AD9783_inst1/D[14]
    SLICE_X0Y53          FDRE                                         r  static         AD9783_inst1/data_in_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.598    12.457    static         AD9783_inst1/clkD
    SLICE_X0Y53          FDRE                                         r  static         AD9783_inst1/data_in_reg[14]/C
                         clock pessimism              0.204    12.662                     
                         clock uncertainty           -0.186    12.476                     
    SLICE_X0Y53          FDRE (Setup_fdre_C_D)        0.035    12.511    static           AD9783_inst1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.511                     
                         arrival time                         -13.611                     
  -------------------------------------------------------------------
                         slack                                 -1.100                     

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 0.965ns (10.951%)  route 7.847ns (89.049%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.709     4.587    static         relockSweep/clk_in
    SLICE_X3Y97          FDRE                                         r  static         relockSweep/signal_out_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  static         relockSweep/signal_out_reg[4]/Q
                         net (fo=2, routed)           5.502    10.358    static         relockSweep/signal_out_reg_n_0_[4]
    SLICE_X1Y97          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    10.682 r  static         relockSweep/data_in_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.682    static         relockSweep/data_in_reg[25]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    10.902 f  static         relockSweep/data_in_reg[29]_i_1/O[1]
                         net (fo=2, routed)           2.345    13.246    static         relockSweep/D[25]
    SLICE_X0Y153         LUT1 (Prop_lut1_I0_O)        0.152    13.398 r  static         relockSweep/data_in[9]_i_1/O
                         net (fo=1, routed)           0.000    13.398    static         AD9783_inst1/D[9]
    SLICE_X0Y153         FDRE                                         r  static         AD9783_inst1/data_in_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.393    12.252    static         AD9783_inst1/clkD
    SLICE_X0Y153         FDRE                                         r  static         AD9783_inst1/data_in_reg[9]/C
                         clock pessimism              0.204    12.457                     
                         clock uncertainty           -0.186    12.271                     
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)        0.034    12.305    static           AD9783_inst1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         12.305                     
                         arrival time                         -13.398                     
  -------------------------------------------------------------------
                         slack                                 -1.094                     

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 0.894ns (10.237%)  route 7.839ns (89.763%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.263ns = ( 12.263 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     4.586    static         relockSweep/clk_in
    SLICE_X1Y95          FDRE                                         r  static         relockSweep/signal_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  static         relockSweep/signal_out_reg[0]/Q
                         net (fo=2, routed)           5.402    10.257    static         relockSweep/signal_out_reg_n_0_[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    10.581 r  static         relockSweep/data_in_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.581    static         relockSweep/data_in_reg[21]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146    10.727 f  static         relockSweep/data_in_reg[25]_i_1/O[0]
                         net (fo=2, routed)           2.436    13.163    static         relockSweep/D[20]
    SLICE_X0Y145         LUT1 (Prop_lut1_I0_O)        0.155    13.318 r  static         relockSweep/data_in[4]_i_1/O
                         net (fo=1, routed)           0.000    13.318    static         AD9783_inst1/D[4]
    SLICE_X0Y145         FDRE                                         r  static         AD9783_inst1/data_in_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.404    12.263    static         AD9783_inst1/clkD
    SLICE_X0Y145         FDRE                                         r  static         AD9783_inst1/data_in_reg[4]/C
                         clock pessimism              0.204    12.468                     
                         clock uncertainty           -0.186    12.282                     
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)        0.035    12.317    static           AD9783_inst1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         12.317                     
                         arrival time                         -13.318                     
  -------------------------------------------------------------------
                         slack                                 -1.001                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.357ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.397ns (11.112%)  route 3.176ns (88.888%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.598     4.271    static         PID/PI/clk_in
    SLICE_X6Y99          FDRE                                         r  static         PID/PI/signal_out_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.248     4.519 r  static         PID/PI/signal_out_reg[15]/Q
                         net (fo=1, routed)           3.176     7.695    static         relockSweep/Q[15]
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.042     7.737 r  static         relockSweep/data_in[33]_i_2/O
                         net (fo=1, routed)           0.000     7.737    static         relockSweep/data_in[33]_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.107     7.844 r  static         relockSweep/data_in_reg[33]_i_1/O[3]
                         net (fo=2, routed)           0.000     7.844    static         AD9783_inst1/D[31]
    SLICE_X1Y99          FDRE                                         r  static         AD9783_inst1/data_in_reg[33]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y99          FDRE                                         r  static         AD9783_inst1/data_in_reg[33]/C
                         clock pessimism             -0.204     7.790                     
                         clock uncertainty            0.186     7.976                     
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.225     8.201    static           AD9783_inst1/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         -8.201                     
                         arrival time                           7.844                     
  -------------------------------------------------------------------
                         slack                                 -0.357                     

Slack (VIOLATED) :        -0.313ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.370ns (10.234%)  route 3.245ns (89.766%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.599     4.272    static         relockSweep/clk_in
    SLICE_X3Y97          FDRE                                         r  static         relockSweep/signal_out_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  static         relockSweep/signal_out_reg[4]/Q
                         net (fo=2, routed)           3.245     7.734    static         relockSweep/signal_out_reg_n_0_[4]
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.042     7.776 r  static         relockSweep/data_in[25]_i_5/O
                         net (fo=1, routed)           0.000     7.776    static         relockSweep/data_in[25]_i_5_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.112     7.888 r  static         relockSweep/data_in_reg[25]_i_1/O[0]
                         net (fo=2, routed)           0.000     7.888    static         AD9783_inst1/D[20]
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/data_in_reg[22]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/data_in_reg[22]/C
                         clock pessimism             -0.204     7.790                     
                         clock uncertainty            0.186     7.976                     
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.225     8.201    static           AD9783_inst1/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -8.201                     
                         arrival time                           7.888                     
  -------------------------------------------------------------------
                         slack                                 -0.313                     

Slack (VIOLATED) :        -0.305ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.397ns (10.951%)  route 3.228ns (89.049%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.598     4.271    static         PID/PI/clk_in
    SLICE_X6Y98          FDRE                                         r  static         PID/PI/signal_out_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.248     4.519 r  static         PID/PI/signal_out_reg[11]/Q
                         net (fo=1, routed)           3.228     7.747    static         relockSweep/Q[11]
    SLICE_X1Y98          LUT2 (Prop_lut2_I1_O)        0.042     7.789 r  static         relockSweep/data_in[29]_i_2/O
                         net (fo=1, routed)           0.000     7.789    static         relockSweep/data_in[29]_i_2_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.107     7.896 r  static         relockSweep/data_in_reg[29]_i_1/O[3]
                         net (fo=2, routed)           0.000     7.896    static         AD9783_inst1/D[27]
    SLICE_X1Y98          FDRE                                         r  static         AD9783_inst1/data_in_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y98          FDRE                                         r  static         AD9783_inst1/data_in_reg[29]/C
                         clock pessimism             -0.204     7.790                     
                         clock uncertainty            0.186     7.976                     
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.225     8.201    static           AD9783_inst1/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -8.201                     
                         arrival time                           7.896                     
  -------------------------------------------------------------------
                         slack                                 -0.305                     

Slack (VIOLATED) :        -0.286ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.359ns (9.852%)  route 3.285ns (90.148%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.598     4.271    static         relockSweep/clk_in
    SLICE_X1Y94          FDRE                                         r  static         relockSweep/signal_out_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.216     4.487 r  static         relockSweep/signal_out_reg[5]/Q
                         net (fo=2, routed)           3.285     7.772    static         relockSweep/signal_out_reg_n_0_[5]
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.042     7.814 r  static         relockSweep/data_in[25]_i_4/O
                         net (fo=1, routed)           0.000     7.814    static         relockSweep/data_in[25]_i_4_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.101     7.915 r  static         relockSweep/data_in_reg[25]_i_1/O[1]
                         net (fo=2, routed)           0.000     7.915    static         AD9783_inst1/D[21]
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/data_in_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/data_in_reg[23]/C
                         clock pessimism             -0.204     7.790                     
                         clock uncertainty            0.186     7.976                     
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.225     8.201    static           AD9783_inst1/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -8.201                     
                         arrival time                           7.915                     
  -------------------------------------------------------------------
                         slack                                 -0.286                     

Slack (VIOLATED) :        -0.270ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.370ns (10.112%)  route 3.289ns (89.888%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.994ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.598     4.271    static         relockSweep/clk_in
    SLICE_X1Y95          FDRE                                         r  static         relockSweep/signal_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.216     4.487 r  static         relockSweep/signal_out_reg[0]/Q
                         net (fo=2, routed)           3.289     7.776    static         relockSweep/signal_out_reg_n_0_[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.042     7.818 r  static         relockSweep/data_in[21]_i_5/O
                         net (fo=1, routed)           0.000     7.818    static         relockSweep/data_in[21]_i_5_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.112     7.930 r  static         relockSweep/data_in_reg[21]_i_1/O[0]
                         net (fo=2, routed)           0.000     7.930    static         AD9783_inst1/D[16]
    SLICE_X1Y96          FDRE                                         r  static         AD9783_inst1/data_in_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X1Y96          FDRE                                         r  static         AD9783_inst1/data_in_reg[18]/C
                         clock pessimism             -0.204     7.789                     
                         clock uncertainty            0.186     7.975                     
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.225     8.200    static           AD9783_inst1/data_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -8.200                     
                         arrival time                           7.930                     
  -------------------------------------------------------------------
                         slack                                 -0.270                     

Slack (VIOLATED) :        -0.239ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.402ns (10.893%)  route 3.288ns (89.107%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.599     4.272    static         relockSweep/clk_in
    SLICE_X2Y97          FDRE                                         r  static         relockSweep/signal_out_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.248     4.520 r  static         relockSweep/signal_out_reg[8]/Q
                         net (fo=2, routed)           3.288     7.809    static         relockSweep/signal_out_reg_n_0_[8]
    SLICE_X1Y98          LUT2 (Prop_lut2_I0_O)        0.042     7.851 r  static         relockSweep/data_in[29]_i_5/O
                         net (fo=1, routed)           0.000     7.851    static         relockSweep/data_in[29]_i_5_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.112     7.963 r  static         relockSweep/data_in_reg[29]_i_1/O[0]
                         net (fo=2, routed)           0.000     7.963    static         AD9783_inst1/D[24]
    SLICE_X1Y98          FDRE                                         r  static         AD9783_inst1/data_in_reg[26]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y98          FDRE                                         r  static         AD9783_inst1/data_in_reg[26]/C
                         clock pessimism             -0.204     7.790                     
                         clock uncertainty            0.186     7.976                     
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.225     8.201    static           AD9783_inst1/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -8.201                     
                         arrival time                           7.963                     
  -------------------------------------------------------------------
                         slack                                 -0.239                     

Slack (VIOLATED) :        -0.202ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.402ns (10.788%)  route 3.325ns (89.212%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.599     4.272    static         relockSweep/clk_in
    SLICE_X2Y99          FDRE                                         r  static         relockSweep/signal_out_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.248     4.520 r  static         relockSweep/signal_out_reg[12]/Q
                         net (fo=2, routed)           3.325     7.845    static         relockSweep/signal_out_reg_n_0_[12]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.042     7.887 r  static         relockSweep/data_in[33]_i_5/O
                         net (fo=1, routed)           0.000     7.887    static         relockSweep/data_in[33]_i_5_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.112     7.999 r  static         relockSweep/data_in_reg[33]_i_1/O[0]
                         net (fo=2, routed)           0.000     7.999    static         AD9783_inst1/D[28]
    SLICE_X1Y99          FDRE                                         r  static         AD9783_inst1/data_in_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y99          FDRE                                         r  static         AD9783_inst1/data_in_reg[30]/C
                         clock pessimism             -0.204     7.790                     
                         clock uncertainty            0.186     7.976                     
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.225     8.201    static           AD9783_inst1/data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         -8.201                     
                         arrival time                           7.999                     
  -------------------------------------------------------------------
                         slack                                 -0.202                     

Slack (VIOLATED) :        -0.180ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.503ns (13.419%)  route 3.245ns (86.581%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.599     4.272    static         relockSweep/clk_in
    SLICE_X3Y97          FDRE                                         r  static         relockSweep/signal_out_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  static         relockSweep/signal_out_reg[4]/Q
                         net (fo=2, routed)           3.245     7.734    static         relockSweep/signal_out_reg_n_0_[4]
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.042     7.776 r  static         relockSweep/data_in[25]_i_5/O
                         net (fo=1, routed)           0.000     7.776    static         relockSweep/data_in[25]_i_5_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.245     8.021 r  static         relockSweep/data_in_reg[25]_i_1/O[2]
                         net (fo=2, routed)           0.000     8.021    static         AD9783_inst1/D[22]
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/data_in_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/data_in_reg[24]/C
                         clock pessimism             -0.204     7.790                     
                         clock uncertainty            0.186     7.976                     
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.225     8.201    static           AD9783_inst1/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -8.201                     
                         arrival time                           8.021                     
  -------------------------------------------------------------------
                         slack                                 -0.180                     

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.464ns (12.364%)  route 3.289ns (87.636%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.994ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.598     4.271    static         relockSweep/clk_in
    SLICE_X1Y95          FDRE                                         r  static         relockSweep/signal_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.216     4.487 r  static         relockSweep/signal_out_reg[0]/Q
                         net (fo=2, routed)           3.289     7.776    static         relockSweep/signal_out_reg_n_0_[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.042     7.818 r  static         relockSweep/data_in[21]_i_5/O
                         net (fo=1, routed)           0.000     7.818    static         relockSweep/data_in[21]_i_5_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.206     8.024 r  static         relockSweep/data_in_reg[21]_i_1/O[1]
                         net (fo=2, routed)           0.000     8.024    static         AD9783_inst1/D[17]
    SLICE_X1Y96          FDRE                                         r  static         AD9783_inst1/data_in_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X1Y96          FDRE                                         r  static         AD9783_inst1/data_in_reg[19]/C
                         clock pessimism             -0.204     7.789                     
                         clock uncertainty            0.186     7.975                     
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.225     8.200    static           AD9783_inst1/data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -8.200                     
                         arrival time                           8.024                     
  -------------------------------------------------------------------
                         slack                                 -0.176                     

Slack (VIOLATED) :        -0.154ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.529ns (14.015%)  route 3.245ns (85.985%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.599     4.272    static         relockSweep/clk_in
    SLICE_X3Y97          FDRE                                         r  static         relockSweep/signal_out_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  static         relockSweep/signal_out_reg[4]/Q
                         net (fo=2, routed)           3.245     7.734    static         relockSweep/signal_out_reg_n_0_[4]
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.042     7.776 r  static         relockSweep/data_in[25]_i_5/O
                         net (fo=1, routed)           0.000     7.776    static         relockSweep/data_in[25]_i_5_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.271     8.047 r  static         relockSweep/data_in_reg[25]_i_1/O[3]
                         net (fo=2, routed)           0.000     8.047    static         AD9783_inst1/D[23]
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/data_in_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    static         AD9783_inst1/clkD
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/data_in_reg[25]/C
                         clock pessimism             -0.204     7.790                     
                         clock uncertainty            0.186     7.976                     
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.225     8.201    static           AD9783_inst1/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -8.201                     
                         arrival time                           8.047                     
  -------------------------------------------------------------------
                         slack                                 -0.154                     





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.124ns (7.984%)  route 1.429ns (92.016%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 4.774 - 1.250 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.848     2.097    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.124     2.221 r  static         rst_in_reg/Q
                         net (fo=135, routed)         1.429     3.650    static         ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.774    static         ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.922                     
                         clock uncertainty           -0.194     4.728                     
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.483    static           ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.483                     
                         arrival time                          -3.650                     
  -------------------------------------------------------------------
                         slack                                  0.833                     

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.124ns (8.478%)  route 1.339ns (91.522%))
  Logic Levels:           0  
  Clock Path Skew:        1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 4.771 - 1.250 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.848     2.097    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.124     2.221 r  static         rst_in_reg/Q
                         net (fo=135, routed)         1.339     3.559    static         ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.919                     
                         clock uncertainty           -0.194     4.725                     
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.480    static           ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.480                     
                         arrival time                          -3.559                     
  -------------------------------------------------------------------
                         slack                                  0.921                     

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.124ns (9.431%)  route 1.191ns (90.569%))
  Logic Levels:           0  
  Clock Path Skew:        1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 4.720 - 1.250 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.848     2.097    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.124     2.221 r  static         rst_in_reg/Q
                         net (fo=135, routed)         1.191     3.411    static         ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    static         ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.868                     
                         clock uncertainty           -0.194     4.674                     
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.429    static           ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.429                     
                         arrival time                          -3.411                     
  -------------------------------------------------------------------
                         slack                                  1.018                     

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.159ns (12.529%)  route 1.110ns (87.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 4.717 - 1.250 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.848     2.097    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.124     2.221 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.110     3.331    static         ADC1/rst_in
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.035     3.366 r  static         ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     3.366    static         ADC1/BS_state_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  static         ADC1/BS_state_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.865                     
                         clock uncertainty           -0.194     4.671                     
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.031     4.702    static           ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.702                     
                         arrival time                          -3.366                     
  -------------------------------------------------------------------
                         slack                                  1.336                     

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.159ns (13.011%)  route 1.063ns (86.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 4.717 - 1.250 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.848     2.097    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.124     2.221 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.063     3.284    static         ADC1/rst_in
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.035     3.319 r  static         ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.319    static         ADC1/counter[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[0]/C
                         clock pessimism              0.147     4.865                     
                         clock uncertainty           -0.194     4.671                     
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.031     4.702    static           ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.702                     
                         arrival time                          -3.319                     
  -------------------------------------------------------------------
                         slack                                  1.383                     

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.165ns (13.436%)  route 1.063ns (86.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 4.717 - 1.250 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.848     2.097    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.124     2.221 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.063     3.284    static         ADC1/rst_in
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.041     3.325 r  static         ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.325    static         ADC1/counter[1]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[1]/C
                         clock pessimism              0.147     4.865                     
                         clock uncertainty           -0.194     4.671                     
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.049     4.720    static           ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.720                     
                         arrival time                          -3.325                     
  -------------------------------------------------------------------
                         slack                                  1.395                     

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.124ns (13.946%)  route 0.765ns (86.054%))
  Logic Levels:           0  
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 4.718 - 1.250 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.848     2.097    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.124     2.221 r  static         rst_in_reg/Q
                         net (fo=135, routed)         0.765     2.986    static         ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.718    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.866                     
                         clock uncertainty           -0.194     4.672                     
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.427    static           ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.427                     
                         arrival time                          -2.986                     
  -------------------------------------------------------------------
                         slack                                  1.441                     

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.159ns (14.242%)  route 0.957ns (85.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 4.716 - 1.250 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.848     2.097    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.124     2.221 r  static         rst_in_reg/Q
                         net (fo=135, routed)         0.957     3.178    static         ADC1/rst_in
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.035     3.213 r  static         ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     3.213    static         ADC1/bit_slip_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
                         clock pessimism              0.147     4.864                     
                         clock uncertainty           -0.194     4.670                     
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.031     4.701    static           ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.701                     
                         arrival time                          -3.213                     
  -------------------------------------------------------------------
                         slack                                  1.488                     

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.124ns (19.884%)  route 0.500ns (80.116%))
  Logic Levels:           0  
  Clock Path Skew:        1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 4.713 - 1.250 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.848     2.097    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.124     2.221 r  static         rst_in_reg/Q
                         net (fo=135, routed)         0.500     2.720    static         ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.658     4.713    static         ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.861                     
                         clock uncertainty           -0.194     4.667                     
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.422    static           ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.422                     
                         arrival time                          -2.720                     
  -------------------------------------------------------------------
                         slack                                  1.702                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.495ns  (arrival time - required time)
  Source:                 ADC1/FR_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.811ns  (logic 0.300ns (37.013%)  route 0.511ns (62.987%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.129ns = ( 10.379 - 1.250 ) 
    Source Clock Delay      (SCD):    4.268ns = ( 14.268 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.595    14.268    static         ADC1/clk_in
    SLICE_X0Y87          FDRE                                         r  static         ADC1/FR_out_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.216    14.484 r  static         ADC1/FR_out_reg[6]/Q
                         net (fo=1, routed)           0.236    14.720    static         ADC1/FR_out[6]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.042    14.762 r  static         ADC1/BS_state_i_2/O
                         net (fo=1, routed)           0.275    15.037    static         ADC1/BS_state_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I3_O)        0.042    15.079 r  static         ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    15.079    static         ADC1/BS_state_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  static         ADC1/BS_state_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/BS_state_reg/C
                         clock pessimism             -0.204    10.174                     
                         clock uncertainty            0.194    10.368                     
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.216    10.584    static           ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.584                     
                         arrival time                          15.079                     
  -------------------------------------------------------------------
                         slack                                  4.495                     

Slack (MET) :             5.006ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.983ns  (logic 0.216ns (21.982%)  route 0.767ns (78.018%))
  Logic Levels:           0  
  Clock Path Skew:        4.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.121ns = ( 10.371 - 1.250 ) 
    Source Clock Delay      (SCD):    4.207ns = ( 14.207 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.534    14.207    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.216    14.423 r  static         rst_in_reg/Q
                         net (fo=135, routed)         0.767    15.190    static         ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    static         ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.166                     
                         clock uncertainty            0.194    10.360                     
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.184    static           ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.184                     
                         arrival time                          15.190                     
  -------------------------------------------------------------------
                         slack                                  5.006                     

Slack (MET) :             5.290ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.665ns  (logic 0.258ns (15.492%)  route 1.407ns (84.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 10.378 - 1.250 ) 
    Source Clock Delay      (SCD):    4.207ns = ( 14.207 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.534    14.207    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.216    14.423 r  static         rst_in_reg/Q
                         net (fo=135, routed)         1.407    15.831    static         ADC1/rst_in
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.042    15.873 r  static         ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    15.873    static         ADC1/bit_slip_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  static         ADC1/bit_slip_reg/C
                         clock pessimism             -0.204    10.173                     
                         clock uncertainty            0.194    10.367                     
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.216    10.583    static           ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                        -10.583                     
                         arrival time                          15.873                     
  -------------------------------------------------------------------
                         slack                                  5.290                     

Slack (MET) :             5.384ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.368ns  (logic 0.216ns (15.788%)  route 1.152ns (84.212%))
  Logic Levels:           0  
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 10.378 - 1.250 ) 
    Source Clock Delay      (SCD):    4.207ns = ( 14.207 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.534    14.207    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.216    14.423 r  static         rst_in_reg/Q
                         net (fo=135, routed)         1.152    15.575    static         ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.173                     
                         clock uncertainty            0.194    10.367                     
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.191    static           ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.191                     
                         arrival time                          15.575                     
  -------------------------------------------------------------------
                         slack                                  5.384                     

Slack (MET) :             5.443ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.829ns  (logic 0.266ns (14.543%)  route 1.563ns (85.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.129ns = ( 10.379 - 1.250 ) 
    Source Clock Delay      (SCD):    4.207ns = ( 14.207 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.534    14.207    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.216    14.423 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.563    15.986    static         ADC1/rst_in
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.050    16.036 r  static         ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    16.036    static         ADC1/counter[1]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[1]/C
                         clock pessimism             -0.204    10.174                     
                         clock uncertainty            0.194    10.368                     
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.225    10.593    static           ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.593                     
                         arrival time                          16.036                     
  -------------------------------------------------------------------
                         slack                                  5.443                     

Slack (MET) :             5.445ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.821ns  (logic 0.258ns (14.168%)  route 1.563ns (85.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.129ns = ( 10.379 - 1.250 ) 
    Source Clock Delay      (SCD):    4.207ns = ( 14.207 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.534    14.207    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.216    14.423 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.563    15.986    static         ADC1/rst_in
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.042    16.028 r  static         ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    16.028    static         ADC1/counter[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X1Y87          FDRE                                         r  static         ADC1/counter_reg[0]/C
                         clock pessimism             -0.204    10.174                     
                         clock uncertainty            0.194    10.368                     
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.215    10.583    static           ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.583                     
                         arrival time                          16.028                     
  -------------------------------------------------------------------
                         slack                                  5.445                     

Slack (MET) :             5.993ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.980ns  (logic 0.216ns (10.910%)  route 1.764ns (89.090%))
  Logic Levels:           0  
  Clock Path Skew:        4.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.131ns = ( 10.381 - 1.250 ) 
    Source Clock Delay      (SCD):    4.207ns = ( 14.207 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.534    14.207    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.216    14.423 r  static         rst_in_reg/Q
                         net (fo=135, routed)         1.764    16.187    static         ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706    10.381    static         ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.176                     
                         clock uncertainty            0.194    10.370                     
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.194    static           ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.194                     
                         arrival time                          16.187                     
  -------------------------------------------------------------------
                         slack                                  5.993                     

Slack (MET) :             6.003ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.185ns  (logic 0.216ns (9.887%)  route 1.969ns (90.112%))
  Logic Levels:           0  
  Clock Path Skew:        4.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.326ns = ( 10.576 - 1.250 ) 
    Source Clock Delay      (SCD):    4.207ns = ( 14.207 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.534    14.207    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.216    14.423 r  static         rst_in_reg/Q
                         net (fo=135, routed)         1.969    16.392    static         ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.901    10.576    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.371                     
                         clock uncertainty            0.194    10.565                     
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.389    static           ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.389                     
                         arrival time                          16.392                     
  -------------------------------------------------------------------
                         slack                                  6.003                     

Slack (MET) :             6.128ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.314ns  (logic 0.216ns (9.334%)  route 2.098ns (90.666%))
  Logic Levels:           0  
  Clock Path Skew:        4.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns = ( 10.580 - 1.250 ) 
    Source Clock Delay      (SCD):    4.207ns = ( 14.207 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.534    14.207    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.216    14.423 r  static         rst_in_reg/Q
                         net (fo=135, routed)         2.098    16.521    static         ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905    10.580    static         ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.375                     
                         clock uncertainty            0.194    10.569                     
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.393    static           ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.393                     
                         arrival time                          16.521                     
  -------------------------------------------------------------------
                         slack                                  6.128                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        3.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.791ns  (logic 0.053ns (1.899%)  route 2.738ns (98.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 9.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     9.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     9.853 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.527    10.379    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.053    10.432 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.211    12.643    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y88          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X2Y88          FDPE (Recov_fdpe_C_PRE)     -0.228    16.544    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         16.544                     
                         arrival time                         -12.643                     
  -------------------------------------------------------------------
                         slack                                  3.901                     

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.791ns  (logic 0.053ns (1.899%)  route 2.738ns (98.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 9.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     9.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     9.853 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.527    10.379    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.053    10.432 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.211    12.643    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y88          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X2Y88          FDPE (Recov_fdpe_C_PRE)     -0.228    16.544    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         16.544                     
                         arrival time                         -12.643                     
  -------------------------------------------------------------------
                         slack                                  3.901                     

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.791ns  (logic 0.053ns (1.899%)  route 2.738ns (98.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 9.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     9.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     9.853 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.527    10.379    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.053    10.432 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.211    12.643    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y88          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X2Y88          FDPE (Recov_fdpe_C_PRE)     -0.228    16.544    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         16.544                     
                         arrival time                         -12.643                     
  -------------------------------------------------------------------
                         slack                                  3.901                     

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.791ns  (logic 0.053ns (1.899%)  route 2.738ns (98.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 9.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     9.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     9.853 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.527    10.379    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.053    10.432 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.211    12.643    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y88          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X2Y88          FDPE (Recov_fdpe_C_PRE)     -0.192    16.580    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         16.580                     
                         arrival time                         -12.643                     
  -------------------------------------------------------------------
                         slack                                  3.937                     

Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.053ns (1.476%)  route 3.538ns (98.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.826     5.679    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.053     5.732 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.711     8.443    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y88          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X3Y88          FDCE (Recov_fdce_C_CLR)     -0.255    16.517    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         16.517                     
                         arrival time                          -8.443                     
  -------------------------------------------------------------------
                         slack                                  8.074                     

Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.053ns (1.476%)  route 3.538ns (98.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.826     5.679    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.053     5.732 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.711     8.443    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y88          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X3Y88          FDCE (Recov_fdce_C_CLR)     -0.255    16.517    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         16.517                     
                         arrival time                          -8.443                     
  -------------------------------------------------------------------
                         slack                                  8.074                     

Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.053ns (1.476%)  route 3.538ns (98.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.826     5.679    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.053     5.732 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.711     8.443    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y88          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X3Y88          FDCE (Recov_fdce_C_CLR)     -0.255    16.517    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         16.517                     
                         arrival time                          -8.443                     
  -------------------------------------------------------------------
                         slack                                  8.074                     

Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.053ns (1.459%)  route 3.579ns (98.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.602ns = ( 16.602 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.826     5.679    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.053     5.732 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.752     8.484    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X2Y87          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    16.602    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y87          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    16.806                     
                         clock uncertainty           -0.035    16.771                     
    SLICE_X2Y87          FDCE (Recov_fdce_C_CLR)     -0.192    16.579    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         16.579                     
                         arrival time                          -8.484                     
  -------------------------------------------------------------------
                         slack                                  8.095                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.028ns (1.600%)  route 1.722ns (98.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.347     2.213    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028     2.241 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.374     3.615    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X2Y87          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.881     3.421    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y87          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism             -0.147     3.274                     
    SLICE_X2Y87          FDCE (Remov_fdce_C_CLR)     -0.050     3.224    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -3.224                     
                         arrival time                           3.615                     
  -------------------------------------------------------------------
                         slack                                  0.391                     

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.028ns (1.607%)  route 1.715ns (98.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.347     2.213    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028     2.241 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.367     3.608    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y88          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X3Y88          FDCE (Remov_fdce_C_CLR)     -0.069     3.207    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -3.207                     
                         arrival time                           3.608                     
  -------------------------------------------------------------------
                         slack                                  0.401                     

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.028ns (1.607%)  route 1.715ns (98.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.347     2.213    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028     2.241 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.367     3.608    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y88          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X3Y88          FDCE (Remov_fdce_C_CLR)     -0.069     3.207    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -3.207                     
                         arrival time                           3.608                     
  -------------------------------------------------------------------
                         slack                                  0.401                     

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.028ns (1.607%)  route 1.715ns (98.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.347     2.213    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028     2.241 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.367     3.608    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y88          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y88          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X3Y88          FDCE (Remov_fdce_C_CLR)     -0.069     3.207    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -3.207                     
                         arrival time                           3.608                     
  -------------------------------------------------------------------
                         slack                                  0.401                     

Slack (MET) :             4.859ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.253ns  (logic 0.028ns (2.235%)  route 1.225ns (97.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.865ns = ( 6.865 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     6.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     6.865 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.222     7.087    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.028     7.115 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.003     8.118    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y88          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.147     3.276                     
                         clock uncertainty            0.035     3.312                     
    SLICE_X2Y88          FDPE (Remov_fdpe_C_PRE)     -0.052     3.260    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -3.260                     
                         arrival time                           8.118                     
  -------------------------------------------------------------------
                         slack                                  4.859                     

Slack (MET) :             4.859ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.253ns  (logic 0.028ns (2.235%)  route 1.225ns (97.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.865ns = ( 6.865 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     6.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     6.865 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.222     7.087    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.028     7.115 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.003     8.118    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y88          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.147     3.276                     
                         clock uncertainty            0.035     3.312                     
    SLICE_X2Y88          FDPE (Remov_fdpe_C_PRE)     -0.052     3.260    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -3.260                     
                         arrival time                           8.118                     
  -------------------------------------------------------------------
                         slack                                  4.859                     

Slack (MET) :             4.859ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.253ns  (logic 0.028ns (2.235%)  route 1.225ns (97.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.865ns = ( 6.865 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     6.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     6.865 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.222     7.087    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.028     7.115 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.003     8.118    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y88          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     3.276                     
                         clock uncertainty            0.035     3.312                     
    SLICE_X2Y88          FDPE (Remov_fdpe_C_PRE)     -0.052     3.260    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -3.260                     
                         arrival time                           8.118                     
  -------------------------------------------------------------------
                         slack                                  4.859                     

Slack (MET) :             4.859ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.253ns  (logic 0.028ns (2.235%)  route 1.225ns (97.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.865ns = ( 6.865 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     6.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     6.865 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.222     7.087    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.028     7.115 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.003     8.118    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y88          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.147     3.276                     
                         clock uncertainty            0.035     3.312                     
    SLICE_X2Y88          FDPE (Remov_fdpe_C_PRE)     -0.052     3.260    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -3.260                     
                         arrival time                           8.118                     
  -------------------------------------------------------------------
                         slack                                  4.859                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        1.185ns  (logic 0.082ns (6.920%)  route 1.103ns (93.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.766 - 10.000 ) 
    Source Clock Delay      (SCD):    2.246ns = ( 7.246 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.113     7.246 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.310     7.555    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.082     7.637 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.793     8.431    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y91          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.543    11.644    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.107    11.751 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.289    12.040    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    12.102 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664    12.766    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y91          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.147    12.913                     
                         clock uncertainty           -0.035    12.878                     
    SLICE_X2Y91          FDPE (Recov_fdpe_C_PRE)     -0.102    12.776    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         12.776                     
                         arrival time                          -8.431                     
  -------------------------------------------------------------------
                         slack                                  4.346                     

Slack (MET) :             7.844ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.158ns (4.109%)  route 3.688ns (95.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.246     4.830 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.761     5.590    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.158     5.748 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.927     8.675    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X1Y91          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    16.809                     
                         clock uncertainty           -0.035    16.774                     
    SLICE_X1Y91          FDCE (Recov_fdce_C_CLR)     -0.255    16.519    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         16.519                     
                         arrival time                          -8.675                     
  -------------------------------------------------------------------
                         slack                                  7.844                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.066ns (3.719%)  route 1.709ns (96.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.091     1.856 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.324     2.180    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.066     2.246 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.385     3.631    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X1Y91          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     3.424    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.147     3.277                     
    SLICE_X1Y91          FDCE (Remov_fdce_C_CLR)     -0.069     3.208    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -3.208                     
                         arrival time                           3.631                     
  -------------------------------------------------------------------
                         slack                                  0.423                     

Slack (MET) :             4.421ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        1.863ns  (logic 0.126ns (6.763%)  route 1.737ns (93.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.202ns
    Source Clock Delay      (SCD):    4.467ns = ( 9.467 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.197     9.467 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.501     9.968    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.126    10.094 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.236    11.330    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y91          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y91          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204     6.998                     
                         clock uncertainty            0.035     7.034                     
    SLICE_X2Y91          FDPE (Remov_fdpe_C_PRE)     -0.124     6.910    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -6.910                     
                         arrival time                          11.330                     
  -------------------------------------------------------------------
                         slack                                  4.421                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        2.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.753ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.638ns  (logic 0.053ns (1.143%)  route 4.585ns (98.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.093    10.947    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.053    11.000 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.492    14.492    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y89          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X2Y89          FDCE (Recov_fdce_C_CLR)     -0.192    16.581    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         16.581                     
                         arrival time                         -14.492                     
  -------------------------------------------------------------------
                         slack                                  2.089                     

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.638ns  (logic 0.053ns (1.143%)  route 4.585ns (98.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.093    10.947    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.053    11.000 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.492    14.492    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y89          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X2Y89          FDCE (Recov_fdce_C_CLR)     -0.192    16.581    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         16.581                     
                         arrival time                         -14.492                     
  -------------------------------------------------------------------
                         slack                                  2.089                     

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.638ns  (logic 0.053ns (1.143%)  route 4.585ns (98.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.093    10.947    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.053    11.000 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.492    14.492    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y89          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X2Y89          FDCE (Recov_fdce_C_CLR)     -0.192    16.581    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         16.581                     
                         arrival time                         -14.492                     
  -------------------------------------------------------------------
                         slack                                  2.089                     

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.638ns  (logic 0.053ns (1.143%)  route 4.585ns (98.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.093    10.947    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.053    11.000 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.492    14.492    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y89          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X2Y89          FDCE (Recov_fdce_C_CLR)     -0.192    16.581    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         16.581                     
                         arrival time                         -14.492                     
  -------------------------------------------------------------------
                         slack                                  2.089                     

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.243ns  (logic 0.053ns (1.249%)  route 4.190ns (98.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.084    10.937    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.053    10.990 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           3.106    14.096    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X5Y89          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X5Y89          FDPE (Recov_fdpe_C_PRE)     -0.217    16.555    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         16.555                     
                         arrival time                         -14.096                     
  -------------------------------------------------------------------
                         slack                                  2.459                     

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.243ns  (logic 0.053ns (1.249%)  route 4.190ns (98.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.084    10.937    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.053    10.990 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           3.106    14.096    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X5Y89          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X5Y89          FDPE (Recov_fdpe_C_PRE)     -0.217    16.555    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         16.555                     
                         arrival time                         -14.096                     
  -------------------------------------------------------------------
                         slack                                  2.459                     

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.243ns  (logic 0.053ns (1.249%)  route 4.190ns (98.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.084    10.937    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.053    10.990 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           3.106    14.096    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X5Y89          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X5Y89          FDPE (Recov_fdpe_C_PRE)     -0.217    16.555    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         16.555                     
                         arrival time                         -14.096                     
  -------------------------------------------------------------------
                         slack                                  2.459                     

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.243ns  (logic 0.053ns (1.249%)  route 4.190ns (98.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.084    10.937    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.053    10.990 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           3.106    14.096    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X5Y89          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X5Y89          FDPE (Recov_fdpe_C_PRE)     -0.217    16.555    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         16.555                     
                         arrival time                         -14.096                     
  -------------------------------------------------------------------
                         slack                                  2.459                     

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.189ns  (logic 0.053ns (1.265%)  route 4.136ns (98.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.209    11.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.053    11.116 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.927    14.043    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X1Y91          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    16.809                     
                         clock uncertainty           -0.035    16.774                     
    SLICE_X1Y91          FDCE (Recov_fdce_C_CLR)     -0.255    16.519    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         16.519                     
                         arrival time                         -14.043                     
  -------------------------------------------------------------------
                         slack                                  2.476                     

Slack (MET) :             2.688ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.977ns  (logic 0.053ns (1.333%)  route 3.924ns (98.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.115    10.968    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.053    11.021 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.809    13.831    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X3Y89          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X3Y89          FDCE (Recov_fdce_C_CLR)     -0.255    16.518    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         16.518                     
                         arrival time                         -13.831                     
  -------------------------------------------------------------------
                         slack                                  2.688                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.753ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.176ns  (logic 0.042ns (1.930%)  route 2.134ns (98.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.202ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.898    10.384    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.042    10.426 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.236    11.662    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y91          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y91          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204     6.998                     
                         clock uncertainty            0.035     7.034                     
    SLICE_X2Y91          FDPE (Remov_fdpe_C_PRE)     -0.124     6.910    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -6.910                     
                         arrival time                          11.662                     
  -------------------------------------------------------------------
                         slack                                  4.753                     

Slack (MET) :             4.858ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.255ns  (logic 0.042ns (1.862%)  route 2.213ns (98.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.201ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.011    10.498    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.042    10.540 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           1.202    11.742    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X1Y89          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706     7.201    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.204     6.997                     
                         clock uncertainty            0.035     7.033                     
    SLICE_X1Y89          FDCE (Remov_fdce_C_CLR)     -0.149     6.884    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.884                     
                         arrival time                          11.742                     
  -------------------------------------------------------------------
                         slack                                  4.858                     

Slack (MET) :             4.858ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.255ns  (logic 0.042ns (1.862%)  route 2.213ns (98.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.201ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.011    10.498    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.042    10.540 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           1.202    11.742    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X1Y89          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706     7.201    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.204     6.997                     
                         clock uncertainty            0.035     7.033                     
    SLICE_X1Y89          FDCE (Remov_fdce_C_CLR)     -0.149     6.884    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.884                     
                         arrival time                          11.742                     
  -------------------------------------------------------------------
                         slack                                  4.858                     

Slack (MET) :             4.889ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.284ns  (logic 0.028ns (2.181%)  route 1.256ns (97.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     6.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.253     7.117    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028     7.145 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.003     8.148    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y88          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.147     3.276                     
                         clock uncertainty            0.035     3.312                     
    SLICE_X2Y88          FDPE (Remov_fdpe_C_PRE)     -0.052     3.260    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -3.260                     
                         arrival time                           8.148                     
  -------------------------------------------------------------------
                         slack                                  4.889                     

Slack (MET) :             4.889ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.284ns  (logic 0.028ns (2.181%)  route 1.256ns (97.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     6.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.253     7.117    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028     7.145 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.003     8.148    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y88          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.147     3.276                     
                         clock uncertainty            0.035     3.312                     
    SLICE_X2Y88          FDPE (Remov_fdpe_C_PRE)     -0.052     3.260    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -3.260                     
                         arrival time                           8.148                     
  -------------------------------------------------------------------
                         slack                                  4.889                     

Slack (MET) :             4.889ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.284ns  (logic 0.028ns (2.181%)  route 1.256ns (97.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     6.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.253     7.117    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028     7.145 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.003     8.148    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y88          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     3.276                     
                         clock uncertainty            0.035     3.312                     
    SLICE_X2Y88          FDPE (Remov_fdpe_C_PRE)     -0.052     3.260    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -3.260                     
                         arrival time                           8.148                     
  -------------------------------------------------------------------
                         slack                                  4.889                     

Slack (MET) :             4.889ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.284ns  (logic 0.028ns (2.181%)  route 1.256ns (97.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     6.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.253     7.117    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028     7.145 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.003     8.148    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y88          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y88          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.147     3.276                     
                         clock uncertainty            0.035     3.312                     
    SLICE_X2Y88          FDPE (Remov_fdpe_C_PRE)     -0.052     3.260    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -3.260                     
                         arrival time                           8.148                     
  -------------------------------------------------------------------
                         slack                                  4.889                     

Slack (MET) :             4.914ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.346ns  (logic 0.042ns (1.790%)  route 2.304ns (98.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.202ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.011    10.498    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.042    10.540 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           1.293    11.833    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X6Y91          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism             -0.204     6.998                     
                         clock uncertainty            0.035     7.034                     
    SLICE_X6Y91          FDCE (Remov_fdce_C_CLR)     -0.115     6.919    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.919                     
                         arrival time                          11.833                     
  -------------------------------------------------------------------
                         slack                                  4.914                     

Slack (MET) :             4.914ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.346ns  (logic 0.042ns (1.790%)  route 2.304ns (98.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.202ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.011    10.498    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.042    10.540 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           1.293    11.833    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X6Y91          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.204     6.998                     
                         clock uncertainty            0.035     7.034                     
    SLICE_X6Y91          FDCE (Remov_fdce_C_CLR)     -0.115     6.919    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         -6.919                     
                         arrival time                          11.833                     
  -------------------------------------------------------------------
                         slack                                  4.914                     

Slack (MET) :             4.914ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.346ns  (logic 0.042ns (1.790%)  route 2.304ns (98.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.202ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.011    10.498    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.042    10.540 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           1.293    11.833    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X6Y91          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.393     4.271    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.282     4.553 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.723     5.275    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     5.495 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.202    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism             -0.204     6.998                     
                         clock uncertainty            0.035     7.034                     
    SLICE_X6Y91          FDCE (Remov_fdce_C_CLR)     -0.115     6.919    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -6.919                     
                         arrival time                          11.833                     
  -------------------------------------------------------------------
                         slack                                  4.914                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        5.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 0.322ns (4.978%)  route 6.147ns (95.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.655     7.446    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.053     7.499 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.492    10.991    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y89          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X2Y89          FDCE (Recov_fdce_C_CLR)     -0.192    16.581    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         16.581                     
                         arrival time                         -10.991                     
  -------------------------------------------------------------------
                         slack                                  5.590                     

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 0.322ns (4.978%)  route 6.147ns (95.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.655     7.446    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.053     7.499 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.492    10.991    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y89          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X2Y89          FDCE (Recov_fdce_C_CLR)     -0.192    16.581    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         16.581                     
                         arrival time                         -10.991                     
  -------------------------------------------------------------------
                         slack                                  5.590                     

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 0.322ns (4.978%)  route 6.147ns (95.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.655     7.446    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.053     7.499 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.492    10.991    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y89          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X2Y89          FDCE (Recov_fdce_C_CLR)     -0.192    16.581    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         16.581                     
                         arrival time                         -10.991                     
  -------------------------------------------------------------------
                         slack                                  5.590                     

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 0.322ns (4.978%)  route 6.147ns (95.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.655     7.446    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.053     7.499 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.492    10.991    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y89          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X2Y89          FDCE (Recov_fdce_C_CLR)     -0.192    16.581    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         16.581                     
                         arrival time                         -10.991                     
  -------------------------------------------------------------------
                         slack                                  5.590                     

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 0.322ns (5.303%)  route 5.750ns (94.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 r  static         rst_in_reg/Q
                         net (fo=135, routed)         2.644     7.435    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.053     7.488 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           3.106    10.594    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X5Y89          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X5Y89          FDPE (Recov_fdpe_C_PRE)     -0.217    16.555    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         16.555                     
                         arrival time                         -10.594                     
  -------------------------------------------------------------------
                         slack                                  5.961                     

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 0.322ns (5.303%)  route 5.750ns (94.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 r  static         rst_in_reg/Q
                         net (fo=135, routed)         2.644     7.435    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.053     7.488 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           3.106    10.594    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X5Y89          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X5Y89          FDPE (Recov_fdpe_C_PRE)     -0.217    16.555    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         16.555                     
                         arrival time                         -10.594                     
  -------------------------------------------------------------------
                         slack                                  5.961                     

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 0.322ns (5.303%)  route 5.750ns (94.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 r  static         rst_in_reg/Q
                         net (fo=135, routed)         2.644     7.435    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.053     7.488 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           3.106    10.594    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X5Y89          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X5Y89          FDPE (Recov_fdpe_C_PRE)     -0.217    16.555    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         16.555                     
                         arrival time                         -10.594                     
  -------------------------------------------------------------------
                         slack                                  5.961                     

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 0.322ns (5.303%)  route 5.750ns (94.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 r  static         rst_in_reg/Q
                         net (fo=135, routed)         2.644     7.435    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.053     7.488 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           3.106    10.594    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X5Y89          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    16.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    16.807                     
                         clock uncertainty           -0.035    16.772                     
    SLICE_X5Y89          FDPE (Recov_fdpe_C_PRE)     -0.217    16.555    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         16.555                     
                         arrival time                         -10.594                     
  -------------------------------------------------------------------
                         slack                                  5.961                     

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 0.322ns (5.797%)  route 5.233ns (94.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 16.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.424     7.215    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.053     7.268 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.809    10.077    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X3Y89          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    16.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y89          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    16.808                     
                         clock uncertainty           -0.035    16.773                     
    SLICE_X3Y89          FDCE (Recov_fdce_C_CLR)     -0.255    16.518    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         16.518                     
                         arrival time                         -10.077                     
  -------------------------------------------------------------------
                         slack                                  6.441                     

Slack (MET) :             6.547ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.322ns (5.908%)  route 5.128ns (94.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 16.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.201     6.993    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y90          LUT3 (Prop_lut3_I0_O)        0.053     7.046 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.927     9.973    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X1Y91          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.282    13.955    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.226    14.181 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.632    14.813    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    15.007 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.605    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    16.809                     
                         clock uncertainty           -0.035    16.774                     
    SLICE_X1Y91          FDCE (Recov_fdce_C_CLR)     -0.255    16.519    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         16.519                     
                         arrival time                          -9.973                     
  -------------------------------------------------------------------
                         slack                                  6.547                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.100ns (5.698%)  route 1.655ns (94.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.655     3.485    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y91          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     3.424    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     3.277                     
    SLICE_X3Y91          FDCE (Remov_fdce_C_CLR)     -0.069     3.208    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.208                     
                         arrival time                           3.485                     
  -------------------------------------------------------------------
                         slack                                  0.277                     

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.100ns (5.698%)  route 1.655ns (94.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.655     3.485    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y91          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     3.424    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     3.277                     
    SLICE_X3Y91          FDCE (Remov_fdce_C_CLR)     -0.069     3.208    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.208                     
                         arrival time                           3.485                     
  -------------------------------------------------------------------
                         slack                                  0.277                     

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.100ns (5.698%)  route 1.655ns (94.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.655     3.485    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y91          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     3.424    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     3.277                     
    SLICE_X3Y91          FDCE (Remov_fdce_C_CLR)     -0.069     3.208    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.208                     
                         arrival time                           3.485                     
  -------------------------------------------------------------------
                         slack                                  0.277                     

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.100ns (5.698%)  route 1.655ns (94.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.655     3.485    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y91          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     3.424    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     3.277                     
    SLICE_X3Y91          FDCE (Remov_fdce_C_CLR)     -0.069     3.208    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.208                     
                         arrival time                           3.485                     
  -------------------------------------------------------------------
                         slack                                  0.277                     

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.100ns (5.670%)  route 1.664ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.664     3.494    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X4Y92          FDCE (Remov_fdce_C_CLR)     -0.069     3.207    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.207                     
                         arrival time                           3.494                     
  -------------------------------------------------------------------
                         slack                                  0.287                     

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.100ns (5.670%)  route 1.664ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.664     3.494    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X4Y92          FDCE (Remov_fdce_C_CLR)     -0.069     3.207    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.207                     
                         arrival time                           3.494                     
  -------------------------------------------------------------------
                         slack                                  0.287                     

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.100ns (5.670%)  route 1.664ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.664     3.494    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X4Y92          FDCE (Remov_fdce_C_CLR)     -0.069     3.207    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.207                     
                         arrival time                           3.494                     
  -------------------------------------------------------------------
                         slack                                  0.287                     

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.100ns (5.670%)  route 1.664ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.664     3.494    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X4Y92          FDCE (Remov_fdce_C_CLR)     -0.069     3.207    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.207                     
                         arrival time                           3.494                     
  -------------------------------------------------------------------
                         slack                                  0.287                     

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.100ns (5.670%)  route 1.664ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.664     3.494    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X4Y92          FDCE (Remov_fdce_C_CLR)     -0.069     3.207    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.207                     
                         arrival time                           3.494                     
  -------------------------------------------------------------------
                         slack                                  0.287                     

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.100ns (5.670%)  route 1.664ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.664     3.494    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.742     1.991    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y146        FDCE (Prop_fdce_C_Q)         0.133     2.124 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.342     2.465    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     2.540 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     3.423    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     3.276                     
    SLICE_X4Y92          FDCE (Remov_fdce_C_CLR)     -0.069     3.207    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.207                     
                         arrival time                           3.494                     
  -------------------------------------------------------------------
                         slack                                  0.287                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        3.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.053ns (2.467%)  route 2.096ns (97.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 10.447 - 5.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.826     5.679    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.053     5.732 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.269     7.001    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.435     9.921    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.042     9.963 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.483    10.447    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.366    10.813                     
                         clock uncertainty           -0.035    10.777                     
    SLICE_X3Y87          LDCE (Recov_ldce_G_CLR)     -0.255    10.522    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.522                     
                         arrival time                          -7.001                     
  -------------------------------------------------------------------
                         slack                                  3.521                     

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.053ns (2.467%)  route 2.096ns (97.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 10.447 - 5.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.826     5.679    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.053     5.732 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.269     7.001    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.435     9.921    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.042     9.963 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.483    10.447    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.366    10.813                     
                         clock uncertainty           -0.035    10.777                     
    SLICE_X3Y87          LDCE (Recov_ldce_G_CLR)     -0.255    10.522    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.522                     
                         arrival time                          -7.001                     
  -------------------------------------------------------------------
                         slack                                  3.521                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.418ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        0.981ns  (logic 0.028ns (2.855%)  route 0.953ns (97.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 7.853 - 5.000 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 11.865 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.347    12.213    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028    12.241 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.605    12.846    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.264     7.520    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.035     7.555 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.297     7.853    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.391     7.462                     
                         clock uncertainty            0.035     7.497                     
    SLICE_X3Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.428    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.428                     
                         arrival time                          12.846                     
  -------------------------------------------------------------------
                         slack                                  5.418                     

Slack (MET) :             5.418ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        0.981ns  (logic 0.028ns (2.855%)  route 0.953ns (97.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 7.853 - 5.000 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 11.865 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.347    12.213    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028    12.241 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.605    12.846    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.264     7.520    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.035     7.555 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.297     7.853    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.391     7.462                     
                         clock uncertainty            0.035     7.497                     
    SLICE_X3Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.428    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.428                     
                         arrival time                          12.846                     
  -------------------------------------------------------------------
                         slack                                  5.418                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        8.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.654ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.853ns  (logic 0.053ns (2.860%)  route 1.800ns (97.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 20.447 - 15.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.531    10.384    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.053    10.437 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.269    11.707    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.216    19.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.435    19.921    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.042    19.963 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.483    20.447    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    20.651                     
                         clock uncertainty           -0.035    20.615                     
    SLICE_X3Y87          LDCE (Recov_ldce_G_CLR)     -0.255    20.360    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.360                     
                         arrival time                         -11.707                     
  -------------------------------------------------------------------
                         slack                                  8.654                     

Slack (MET) :             8.654ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.853ns  (logic 0.053ns (2.860%)  route 1.800ns (97.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 20.447 - 15.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.531    10.384    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.053    10.437 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.269    11.707    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.216    19.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.435    19.921    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.042    19.963 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.483    20.447    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    20.651                     
                         clock uncertainty           -0.035    20.615                     
    SLICE_X3Y87          LDCE (Recov_ldce_G_CLR)     -0.255    20.360    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.360                     
                         arrival time                         -11.707                     
  -------------------------------------------------------------------
                         slack                                  8.654                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.885ns  (logic 0.028ns (3.164%)  route 0.857ns (96.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 7.853 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     6.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.252     7.116    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.028     7.144 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.605     7.749    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.264     7.520    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.035     7.555 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.297     7.853    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.706                     
    SLICE_X3Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.637    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.637                     
                         arrival time                           7.749                     
  -------------------------------------------------------------------
                         slack                                  0.113                     

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.885ns  (logic 0.028ns (3.164%)  route 0.857ns (96.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 7.853 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     6.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.252     7.116    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.028     7.144 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.605     7.749    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.264     7.520    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.035     7.555 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.297     7.853    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.706                     
    SLICE_X3Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.637    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.637                     
                         arrival time                           7.749                     
  -------------------------------------------------------------------
                         slack                                  0.113                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        2.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.322ns (8.743%)  route 3.361ns (91.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 10.447 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.092     6.883    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.053     6.936 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.269     8.205    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.435     9.921    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.042     9.963 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.483    10.447    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    10.651                     
                         clock uncertainty           -0.035    10.615                     
    SLICE_X3Y87          LDCE (Recov_ldce_G_CLR)     -0.255    10.360    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.360                     
                         arrival time                          -8.205                     
  -------------------------------------------------------------------
                         slack                                  2.155                     

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.322ns (8.743%)  route 3.361ns (91.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 10.447 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.092     6.883    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.053     6.936 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.269     8.205    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.435     9.921    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.042     9.963 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.483    10.447    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    10.651                     
                         clock uncertainty           -0.035    10.615                     
    SLICE_X3Y87          LDCE (Recov_ldce_G_CLR)     -0.255    10.360    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.360                     
                         arrival time                          -8.205                     
  -------------------------------------------------------------------
                         slack                                  2.155                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.811ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.753ns  (logic 0.128ns (7.302%)  route 1.625ns (92.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 7.853 - 5.000 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 11.730 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629    11.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100    11.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.020    12.850    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.028    12.878 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.605    13.483    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.264     7.520    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.035     7.555 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.297     7.853    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.706                     
                         clock uncertainty            0.035     7.741                     
    SLICE_X3Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.672    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.672                     
                         arrival time                          13.483                     
  -------------------------------------------------------------------
                         slack                                  5.811                     

Slack (MET) :             5.811ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.753ns  (logic 0.128ns (7.302%)  route 1.625ns (92.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 7.853 - 5.000 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 11.730 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629    11.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100    11.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.020    12.850    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.028    12.878 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.605    13.483    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.264     7.520    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.035     7.555 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.297     7.853    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.706                     
                         clock uncertainty            0.035     7.741                     
    SLICE_X3Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.672    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.672                     
                         arrival time                          13.483                     
  -------------------------------------------------------------------
                         slack                                  5.811                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        3.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.158ns (6.940%)  route 2.119ns (93.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 10.413 - 5.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.246     4.830 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.761     5.590    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.158     5.748 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.358     7.106    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.197     9.467 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.501     9.968    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.126    10.094 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.319    10.413    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.362    10.775                     
                         clock uncertainty           -0.035    10.740                     
    SLICE_X0Y90          LDCE (Recov_ldce_G_CLR)     -0.255    10.485    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.485                     
                         arrival time                          -7.106                     
  -------------------------------------------------------------------
                         slack                                  3.378                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.465ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        1.017ns  (logic 0.066ns (6.491%)  route 0.951ns (93.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 7.831 - 5.000 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 11.856 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.091    11.856 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.324    12.180    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.066    12.246 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.627    12.873    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.113     7.246 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.310     7.555    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.082     7.637 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.194     7.831    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.389     7.442                     
                         clock uncertainty            0.035     7.477                     
    SLICE_X0Y90          LDCE (Remov_ldce_G_CLR)     -0.069     7.408    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.408                     
                         arrival time                          12.873                     
  -------------------------------------------------------------------
                         slack                                  5.465                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        7.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.853ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.621ns  (logic 0.053ns (2.022%)  route 2.568ns (97.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 20.413 - 15.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.209    11.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.053    11.116 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.358    12.474    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.197    19.467 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.501    19.968    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.126    20.094 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.319    20.413    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    20.617                     
                         clock uncertainty           -0.035    20.582                     
    SLICE_X0Y90          LDCE (Recov_ldce_G_CLR)     -0.255    20.327    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.327                     
                         arrival time                         -12.474                     
  -------------------------------------------------------------------
                         slack                                  7.853                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.211ns  (logic 0.028ns (2.313%)  route 1.183ns (97.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 7.831 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     6.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.555     7.420    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.028     7.448 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.627     8.075    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.113     7.246 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.310     7.555    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.082     7.637 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.194     7.831    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.684                     
    SLICE_X0Y90          LDCE (Remov_ldce_G_CLR)     -0.069     7.615    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.615                     
                         arrival time                           8.075                     
  -------------------------------------------------------------------
                         slack                                  0.460                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        1.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.905ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.322ns (8.296%)  route 3.559ns (91.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 10.413 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.201     6.993    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y90          LUT3 (Prop_lut3_I0_O)        0.053     7.046 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.358     8.404    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.197     9.467 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.501     9.968    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.126    10.094 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.319    10.413    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    10.617                     
                         clock uncertainty           -0.035    10.582                     
    SLICE_X0Y90          LDCE (Recov_ldce_G_CLR)     -0.255    10.327    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.327                     
                         arrival time                          -8.404                     
  -------------------------------------------------------------------
                         slack                                  1.923                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.905ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.825ns  (logic 0.128ns (7.013%)  route 1.697ns (92.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 7.831 - 5.000 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 11.730 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629    11.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100    11.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.070    12.900    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y90          LUT3 (Prop_lut3_I0_O)        0.028    12.928 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.627    13.555    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.113     7.246 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.310     7.555    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.082     7.637 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.194     7.831    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.684                     
                         clock uncertainty            0.035     7.719                     
    SLICE_X0Y90          LDCE (Remov_ldce_G_CLR)     -0.069     7.650    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.650                     
                         arrival time                          13.555                     
  -------------------------------------------------------------------
                         slack                                  5.905                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        3.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.053ns (2.467%)  route 2.096ns (97.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 10.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.826     5.679    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.053     5.732 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.269     7.001    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.452     9.938    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.042     9.980 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.483    10.463    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    10.668                     
                         clock uncertainty           -0.035    10.632                     
    SLICE_X3Y87          LDCE (Recov_ldce_G_CLR)     -0.255    10.377    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.377                     
                         arrival time                          -7.001                     
  -------------------------------------------------------------------
                         slack                                  3.376                     

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.053ns (2.467%)  route 2.096ns (97.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 10.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.826     5.679    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.053     5.732 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.269     7.001    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.452     9.938    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.042     9.980 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.483    10.463    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    10.668                     
                         clock uncertainty           -0.035    10.632                     
    SLICE_X3Y87          LDCE (Recov_ldce_G_CLR)     -0.255    10.377    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.377                     
                         arrival time                          -7.001                     
  -------------------------------------------------------------------
                         slack                                  3.376                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.142ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        0.981ns  (logic 0.028ns (2.855%)  route 0.953ns (97.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 7.885 - 5.000 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 11.865 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.347    12.213    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028    12.241 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.605    12.846    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     7.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.297     7.552    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.035     7.587 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.297     7.885    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.737                     
                         clock uncertainty            0.035     7.773                     
    SLICE_X3Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.704    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.704                     
                         arrival time                          12.846                     
  -------------------------------------------------------------------
                         slack                                  5.142                     

Slack (MET) :             5.142ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        0.981ns  (logic 0.028ns (2.855%)  route 0.953ns (97.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 7.885 - 5.000 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 11.865 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.347    12.213    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028    12.241 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.605    12.846    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     7.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.297     7.552    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.035     7.587 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.297     7.885    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.737                     
                         clock uncertainty            0.035     7.773                     
    SLICE_X3Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.704    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.704                     
                         arrival time                          12.846                     
  -------------------------------------------------------------------
                         slack                                  5.142                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        3.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.973ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.158ns (6.940%)  route 2.119ns (93.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 10.745 - 5.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.706     4.584    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.246     4.830 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.761     5.590    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.158     5.748 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.358     7.106    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.898    10.384    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.042    10.426 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.319    10.745    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    10.949                     
                         clock uncertainty           -0.035    10.914                     
    SLICE_X0Y90          LDCE (Recov_ldce_G_CLR)     -0.255    10.659    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.659                     
                         arrival time                          -7.106                     
  -------------------------------------------------------------------
                         slack                                  3.552                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.973ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        1.017ns  (logic 0.066ns (6.491%)  route 0.951ns (93.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 8.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 11.856 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.091    11.856 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.324    12.180    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.066    12.246 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.627    12.873    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     7.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.597     7.852    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.035     7.887 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.194     8.081    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.934                     
                         clock uncertainty            0.035     7.969                     
    SLICE_X0Y90          LDCE (Remov_ldce_G_CLR)     -0.069     7.900    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.900                     
                         arrival time                          12.873                     
  -------------------------------------------------------------------
                         slack                                  4.973                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        8.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.621ns  (logic 0.053ns (2.022%)  route 2.568ns (97.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 20.745 - 15.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.209    11.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.053    11.116 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.358    12.474    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216    19.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.898    20.384    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.042    20.426 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.319    20.745    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.367    21.112                     
                         clock uncertainty           -0.035    21.077                     
    SLICE_X0Y90          LDCE (Recov_ldce_G_CLR)     -0.255    20.822    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.822                     
                         arrival time                         -12.474                     
  -------------------------------------------------------------------
                         slack                                  8.347                     

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.342ns  (logic 0.053ns (2.263%)  route 2.289ns (97.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 20.746 - 15.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.093    10.947    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.053    11.000 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.196    12.196    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216    19.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.904    20.390    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.042    20.432 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.313    20.746    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.367    21.113                     
                         clock uncertainty           -0.035    21.078                     
    SLICE_X1Y90          LDCE (Recov_ldce_G_CLR)     -0.255    20.823    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.823                     
                         arrival time                         -12.196                     
  -------------------------------------------------------------------
                         slack                                  8.627                     

Slack (MET) :             8.834ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.853ns  (logic 0.053ns (2.860%)  route 1.800ns (97.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 20.463 - 15.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.531    10.384    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.053    10.437 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.269    11.707    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216    19.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.452    19.938    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.042    19.980 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.483    20.463    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.367    20.831                     
                         clock uncertainty           -0.035    20.795                     
    SLICE_X3Y87          LDCE (Recov_ldce_G_CLR)     -0.255    20.540    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.540                     
                         arrival time                         -11.707                     
  -------------------------------------------------------------------
                         slack                                  8.834                     

Slack (MET) :             8.834ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.853ns  (logic 0.053ns (2.860%)  route 1.800ns (97.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 20.463 - 15.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.531    10.384    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.053    10.437 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.269    11.707    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216    19.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.452    19.938    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.042    19.980 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.483    20.463    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.367    20.831                     
                         clock uncertainty           -0.035    20.795                     
    SLICE_X3Y87          LDCE (Recov_ldce_G_CLR)     -0.255    20.540    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.540                     
                         arrival time                         -11.707                     
  -------------------------------------------------------------------
                         slack                                  8.834                     

Slack (MET) :             8.909ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.065ns  (logic 0.053ns (2.567%)  route 2.012ns (97.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 20.751 - 15.000 ) 
    Source Clock Delay      (SCD):    4.854ns = ( 9.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.707     9.585    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.269     9.854 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.115    10.968    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.053    11.021 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.897    11.918    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X1Y88          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216    19.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.565    20.051    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.042    20.093 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.658    20.751    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X1Y88          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.367    21.118                     
                         clock uncertainty           -0.035    21.082                     
    SLICE_X1Y88          LDCE (Recov_ldce_G_CLR)     -0.255    20.827    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.827                     
                         arrival time                         -11.918                     
  -------------------------------------------------------------------
                         slack                                  8.909                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.925ns  (logic 0.028ns (3.028%)  route 0.897ns (96.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 8.103 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     6.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.489     7.353    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.028     7.381 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.408     7.789    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X1Y88          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     7.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.375     7.630    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.035     7.665 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.438     8.103    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X1Y88          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.391     7.712                     
                         clock uncertainty            0.035     7.747                     
    SLICE_X1Y88          LDCE (Remov_ldce_G_CLR)     -0.069     7.678    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.678                     
                         arrival time                           7.789                     
  -------------------------------------------------------------------
                         slack                                  0.111                     

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.077ns  (logic 0.028ns (2.599%)  route 1.049ns (97.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 8.080 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     6.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.485     7.350    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.028     7.378 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.564     7.942    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     7.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.601     7.856    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.035     7.891 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.188     8.080    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.391     7.689                     
                         clock uncertainty            0.035     7.724                     
    SLICE_X1Y90          LDCE (Remov_ldce_G_CLR)     -0.069     7.655    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.655                     
                         arrival time                           7.942                     
  -------------------------------------------------------------------
                         slack                                  0.287                     

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.885ns  (logic 0.028ns (3.164%)  route 0.857ns (96.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 7.885 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     6.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.252     7.116    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.028     7.144 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.605     7.749    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     7.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.297     7.552    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.035     7.587 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.297     7.885    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.391     7.493                     
                         clock uncertainty            0.035     7.529                     
    SLICE_X3Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.460    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.460                     
                         arrival time                           7.749                     
  -------------------------------------------------------------------
                         slack                                  0.289                     

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.885ns  (logic 0.028ns (3.164%)  route 0.857ns (96.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 7.885 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     6.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.252     7.116    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.028     7.144 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.605     7.749    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     7.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.297     7.552    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.035     7.587 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.297     7.885    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.391     7.493                     
                         clock uncertainty            0.035     7.529                     
    SLICE_X3Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.460    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.460                     
                         arrival time                           7.749                     
  -------------------------------------------------------------------
                         slack                                  0.289                     

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.211ns  (logic 0.028ns (2.313%)  route 1.183ns (97.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 8.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     6.764    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.555     7.420    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.028     7.448 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.627     8.075    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     7.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.597     7.852    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.035     7.887 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.194     8.081    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.391     7.690                     
                         clock uncertainty            0.035     7.725                     
    SLICE_X0Y90          LDCE (Remov_ldce_G_CLR)     -0.069     7.656    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.656                     
                         arrival time                           8.075                     
  -------------------------------------------------------------------
                         slack                                  0.419                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        1.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.322ns (7.717%)  route 3.851ns (92.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 10.746 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.655     7.446    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.053     7.499 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.196     8.695    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.904    10.390    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.042    10.432 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.313    10.746    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    10.950                     
                         clock uncertainty           -0.035    10.915                     
    SLICE_X1Y90          LDCE (Recov_ldce_G_CLR)     -0.255    10.660    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.660                     
                         arrival time                          -8.695                     
  -------------------------------------------------------------------
                         slack                                  1.964                     

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.322ns (8.743%)  route 3.361ns (91.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 10.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.092     6.883    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.053     6.936 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.269     8.205    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.452     9.938    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.042     9.980 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.483    10.463    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    10.668                     
                         clock uncertainty           -0.035    10.632                     
    SLICE_X3Y87          LDCE (Recov_ldce_G_CLR)     -0.255    10.377    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.377                     
                         arrival time                          -8.205                     
  -------------------------------------------------------------------
                         slack                                  2.172                     

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.322ns (8.743%)  route 3.361ns (91.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 10.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.092     6.883    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.053     6.936 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.269     8.205    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.452     9.938    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.042     9.980 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.483    10.463    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    10.668                     
                         clock uncertainty           -0.035    10.632                     
    SLICE_X3Y87          LDCE (Recov_ldce_G_CLR)     -0.255    10.377    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.377                     
                         arrival time                          -8.205                     
  -------------------------------------------------------------------
                         slack                                  2.172                     

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.322ns (8.296%)  route 3.559ns (91.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 10.745 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.201     6.993    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y90          LUT3 (Prop_lut3_I0_O)        0.053     7.046 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.358     8.404    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.898    10.384    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.042    10.426 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.319    10.745    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    10.949                     
                         clock uncertainty           -0.035    10.914                     
    SLICE_X0Y90          LDCE (Recov_ldce_G_CLR)     -0.255    10.659    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.659                     
                         arrival time                          -8.404                     
  -------------------------------------------------------------------
                         slack                                  2.255                     

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.322ns (8.840%)  route 3.320ns (91.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 10.751 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.424     7.215    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.053     7.268 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.897     8.165    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X1Y88          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.565    10.051    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.042    10.093 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.658    10.751    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X1Y88          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    10.955                     
                         clock uncertainty           -0.035    10.919                     
    SLICE_X1Y88          LDCE (Recov_ldce_G_CLR)     -0.255    10.664    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         10.664                     
                         arrival time                          -8.165                     
  -------------------------------------------------------------------
                         slack                                  2.499                     

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.269ns (10.421%)  route 2.312ns (89.579%))
  Logic Levels:           0  
  Clock Path Skew:        1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 10.877 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.312     7.104    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.117    10.604    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y92          LUT2 (Prop_lut2_I0_O)        0.042    10.646 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.231    10.877    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    11.081                     
                         clock uncertainty           -0.035    11.046                     
    SLICE_X3Y92          LDCE (Recov_ldce_G_CLR)     -0.255    10.791    static           AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         10.791                     
                         arrival time                          -7.104                     
  -------------------------------------------------------------------
                         slack                                  3.687                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.792ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        0.949ns  (logic 0.128ns (13.495%)  route 0.821ns (86.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 8.103 - 5.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 11.765 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE                                         r  static         AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  static         AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           0.413    12.278    static         AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.028    12.306 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.408    12.714    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X1Y88          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     7.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.375     7.630    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.035     7.665 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.438     8.103    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X1Y88          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.956                     
                         clock uncertainty            0.035     7.991                     
    SLICE_X1Y88          LDCE (Remov_ldce_G_CLR)     -0.069     7.922    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.922                     
                         arrival time                          12.714                     
  -------------------------------------------------------------------
                         slack                                  4.792                     

Slack (MET) :             4.919ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.052ns  (logic 0.128ns (12.163%)  route 0.924ns (87.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 8.080 - 5.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 11.765 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
    SLICE_X3Y90          FDRE                                         r  static         AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  static         AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.360    12.226    static         AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.028    12.254 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.564    12.818    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     7.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.601     7.856    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.035     7.891 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.188     8.080    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.933                     
                         clock uncertainty            0.035     7.968                     
    SLICE_X1Y90          LDCE (Remov_ldce_G_CLR)     -0.069     7.899    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.899                     
                         arrival time                          12.818                     
  -------------------------------------------------------------------
                         slack                                  4.919                     

Slack (MET) :             4.965ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.219ns  (logic 0.100ns (8.202%)  route 1.119ns (91.798%))
  Logic Levels:           0  
  Clock Path Skew:        1.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 8.165 - 5.000 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 11.730 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629    11.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100    11.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.119    12.949    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     7.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.733     7.989    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y92          LUT2 (Prop_lut2_I0_O)        0.035     8.024 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.141     8.165    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     8.018                     
                         clock uncertainty            0.035     8.053                     
    SLICE_X3Y92          LDCE (Remov_ldce_G_CLR)     -0.069     7.984    static           AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.984                     
                         arrival time                          12.949                     
  -------------------------------------------------------------------
                         slack                                  4.965                     

Slack (MET) :             5.655ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.825ns  (logic 0.128ns (7.013%)  route 1.697ns (92.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 8.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 11.730 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629    11.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100    11.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.070    12.900    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y90          LUT3 (Prop_lut3_I0_O)        0.028    12.928 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.627    13.555    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     7.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.597     7.852    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.035     7.887 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.194     8.081    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y90          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.934                     
                         clock uncertainty            0.035     7.969                     
    SLICE_X0Y90          LDCE (Remov_ldce_G_CLR)     -0.069     7.900    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.900                     
                         arrival time                          13.555                     
  -------------------------------------------------------------------
                         slack                                  5.655                     

Slack (MET) :             5.779ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.753ns  (logic 0.128ns (7.302%)  route 1.625ns (92.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 7.885 - 5.000 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 11.730 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629    11.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100    11.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.020    12.850    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.028    12.878 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.605    13.483    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     7.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.297     7.552    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.035     7.587 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.297     7.885    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.737                     
                         clock uncertainty            0.035     7.773                     
    SLICE_X3Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.704    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.704                     
                         arrival time                          13.483                     
  -------------------------------------------------------------------
                         slack                                  5.779                     

Slack (MET) :             5.779ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.753ns  (logic 0.128ns (7.302%)  route 1.625ns (92.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 7.885 - 5.000 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 11.730 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629    11.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100    11.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.020    12.850    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.028    12.878 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.605    13.483    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     7.132    static         AD9783_inst1/clk_in
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.297     7.552    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.035     7.587 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.297     7.885    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y87          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.737                     
                         clock uncertainty            0.035     7.773                     
    SLICE_X3Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.704    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.704                     
                         arrival time                          13.483                     
  -------------------------------------------------------------------
                         slack                                  5.779                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.269ns (4.930%)  route 5.188ns (95.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         5.188     9.979    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X58Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X58Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X58Y146        FDCE (Recov_fdce_C_CLR)     -0.192    13.938    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.938                     
                         arrival time                          -9.979                     
  -------------------------------------------------------------------
                         slack                                  3.959                     

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.269ns (4.930%)  route 5.188ns (95.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         5.188     9.979    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X58Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X58Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X58Y146        FDCE (Recov_fdce_C_CLR)     -0.192    13.938    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.938                     
                         arrival time                          -9.979                     
  -------------------------------------------------------------------
                         slack                                  3.959                     

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 0.269ns (5.127%)  route 4.978ns (94.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         4.978     9.769    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X56Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X56Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X56Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                          -9.769                     
  -------------------------------------------------------------------
                         slack                                  4.106                     

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 0.269ns (5.127%)  route 4.978ns (94.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         4.978     9.769    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X56Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X56Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X56Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                          -9.769                     
  -------------------------------------------------------------------
                         slack                                  4.106                     

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.269ns (5.129%)  route 4.975ns (94.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         4.975     9.767    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X57Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X57Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                          -9.767                     
  -------------------------------------------------------------------
                         slack                                  4.108                     

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.269ns (5.129%)  route 4.975ns (94.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         4.975     9.767    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X57Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X57Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                          -9.767                     
  -------------------------------------------------------------------
                         slack                                  4.108                     

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.269ns (5.129%)  route 4.975ns (94.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         4.975     9.767    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X57Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X57Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                          -9.767                     
  -------------------------------------------------------------------
                         slack                                  4.108                     

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.269ns (5.129%)  route 4.975ns (94.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         4.975     9.767    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X57Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X57Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                          -9.767                     
  -------------------------------------------------------------------
                         slack                                  4.108                     

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.269ns (5.129%)  route 4.975ns (94.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         4.975     9.767    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X57Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X57Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                          -9.767                     
  -------------------------------------------------------------------
                         slack                                  4.108                     

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.269ns (5.159%)  route 4.945ns (94.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns = ( 13.956 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         4.945     9.737    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X50Y147        FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.283    13.956    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y147        FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.214    14.171                     
                         clock uncertainty           -0.035    14.135                     
    SLICE_X50Y147        FDCE (Recov_fdce_C_CLR)     -0.192    13.943    static           AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.943                     
                         arrival time                          -9.737                     
  -------------------------------------------------------------------
                         slack                                  4.207                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.100ns (13.625%)  route 0.634ns (86.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.634     2.464    static         ADC1/rst_in
    SLICE_X6Y30          FDCE                                         f  static         ADC1/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     2.195    static         ADC1/clk_in
    SLICE_X6Y30          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.175     2.019                     
    SLICE_X6Y30          FDCE (Remov_fdce_C_CLR)     -0.050     1.969    static           ADC1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.969                     
                         arrival time                           2.464                     
  -------------------------------------------------------------------
                         slack                                  0.495                     

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.100ns (13.625%)  route 0.634ns (86.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.634     2.464    static         ADC1/rst_in
    SLICE_X6Y30          FDCE                                         f  static         ADC1/FSM_onehot_state_f_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     2.195    static         ADC1/clk_in
    SLICE_X6Y30          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.175     2.019                     
    SLICE_X6Y30          FDCE (Remov_fdce_C_CLR)     -0.050     1.969    static           ADC1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.969                     
                         arrival time                           2.464                     
  -------------------------------------------------------------------
                         slack                                  0.495                     

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.100ns (13.625%)  route 0.634ns (86.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.634     2.464    static         ADC1/rst_in
    SLICE_X7Y30          FDCE                                         f  static         ADC1/FSM_onehot_state_f_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     2.195    static         ADC1/clk_in
    SLICE_X7Y30          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.175     2.019                     
    SLICE_X7Y30          FDCE (Remov_fdce_C_CLR)     -0.069     1.950    static           ADC1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.950                     
                         arrival time                           2.464                     
  -------------------------------------------------------------------
                         slack                                  0.514                     

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_trigger_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.100ns (12.857%)  route 0.678ns (87.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.678     2.508    static         ADC1/rst_in
    SLICE_X6Y29          FDCE                                         f  static         ADC1/spi_trigger_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.945     2.194    static         ADC1/clk_in
    SLICE_X6Y29          FDCE                                         r  static         ADC1/spi_trigger_reg/C
                         clock pessimism             -0.175     2.018                     
    SLICE_X6Y29          FDCE (Remov_fdce_C_CLR)     -0.050     1.968    static           ADC1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.968                     
                         arrival time                           2.508                     
  -------------------------------------------------------------------
                         slack                                  0.540                     

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.100ns (12.857%)  route 0.678ns (87.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.678     2.508    static         ADC1/rst_in
    SLICE_X7Y29          FDCE                                         f  static         ADC1/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.945     2.194    static         ADC1/clk_in
    SLICE_X7Y29          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.175     2.018                     
    SLICE_X7Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.949    static           ADC1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.949                     
                         arrival time                           2.508                     
  -------------------------------------------------------------------
                         slack                                  0.559                     

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.100ns (12.857%)  route 0.678ns (87.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.678     2.508    static         ADC1/rst_in
    SLICE_X7Y29          FDCE                                         f  static         ADC1/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.945     2.194    static         ADC1/clk_in
    SLICE_X7Y29          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.175     2.018                     
    SLICE_X7Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.949    static           ADC1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.949                     
                         arrival time                           2.508                     
  -------------------------------------------------------------------
                         slack                                  0.559                     

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.100ns (12.039%)  route 0.731ns (87.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.731     2.561    static         ADC1/rst_in
    SLICE_X5Y29          FDCE                                         f  static         ADC1/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.945     2.194    static         ADC1/clk_in
    SLICE_X5Y29          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.175     2.018                     
    SLICE_X5Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.949    static           ADC1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.949                     
                         arrival time                           2.561                     
  -------------------------------------------------------------------
                         slack                                  0.612                     

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.100ns (12.039%)  route 0.731ns (87.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.731     2.561    static         ADC1/rst_in
    SLICE_X5Y29          FDCE                                         f  static         ADC1/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.945     2.194    static         ADC1/clk_in
    SLICE_X5Y29          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.175     2.018                     
    SLICE_X5Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.949    static           ADC1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.949                     
                         arrival time                           2.561                     
  -------------------------------------------------------------------
                         slack                                  0.612                     

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.100ns (12.039%)  route 0.731ns (87.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.731     2.561    static         ADC1/rst_in
    SLICE_X5Y29          FDCE                                         f  static         ADC1/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.945     2.194    static         ADC1/clk_in
    SLICE_X5Y29          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.175     2.018                     
    SLICE_X5Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.949    static           ADC1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.949                     
                         arrival time                           2.561                     
  -------------------------------------------------------------------
                         slack                                  0.612                     

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.100ns (12.039%)  route 0.731ns (87.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.731     2.561    static         ADC1/rst_in
    SLICE_X5Y29          FDCE                                         f  static         ADC1/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.945     2.194    static         ADC1/clk_in
    SLICE_X5Y29          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.175     2.018                     
    SLICE_X5Y29          FDCE (Remov_fdce_C_CLR)     -0.069     1.949    static           ADC1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.949                     
                         arrival time                           2.561                     
  -------------------------------------------------------------------
                         slack                                  0.612                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkPS_int

Setup :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (recovery check against falling-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 0.269ns (3.147%)  route 8.278ns (96.853%))
  Logic Levels:           0  
  Clock Path Skew:        4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.823ns = ( 13.823 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.645     4.523    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.269     4.792 f  static         rst_in_reg/Q
                         net (fo=135, routed)         8.278    13.070    static         ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         f  static         ADC1/ODDR_inst/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkPS_int fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 f  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 f  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 f  static         BUFG_inst/O
                         net (fo=549, routed)         1.833     9.506    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 f  static         ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    static         ADC1/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    11.964 f  static         ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    13.823    static         ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         f  static         ADC1/ODDR_inst/C
                         clock pessimism              0.204    14.028                     
                         clock uncertainty           -0.194    13.834                     
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    13.570    static           ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.570                     
                         arrival time                         -13.070                     
  -------------------------------------------------------------------
                         slack                                  0.500                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (removal check against rising-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkPS_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.100ns (2.347%)  route 4.161ns (97.653%))
  Logic Levels:           0  
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.255ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.629     1.730    static         clk_in
    SLICE_X15Y64         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.830 r  static         rst_in_reg/Q
                         net (fo=135, routed)         4.161     5.991    static         ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         r  static         ADC1/ODDR_inst/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkPS_int rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     2.195    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  static         ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    static         ADC1/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.274 r  static         ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           0.981     4.255    static         ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         r  static         ADC1/ODDR_inst/C
                         clock pessimism             -0.147     4.107                     
                         clock uncertainty            0.194     4.301                     
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     4.301    static           ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -4.301                     
                         arrival time                           5.991                     
  -------------------------------------------------------------------
                         slack                                  1.691                     





