

================================================================
== Vitis HLS Report for 'operator_add'
================================================================
* Date:           Fri Feb 11 17:22:40 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       14|  40.000 ns|  0.140 us|    4|   14|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+---------+---------+-----------+-----------+-----+-----+---------+
        |                  |       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |     Instance     | Module|   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------+-------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_p_sum_fu_144  |p_sum  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        +------------------+-------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     305|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|    1170|    1399|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     333|    -|
|Register         |        -|     -|     608|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|    1778|    2037|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+-------+---------+----+------+------+-----+
    |     Instance     | Module| BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------+-------+---------+----+------+------+-----+
    |grp_p_sum_fu_144  |p_sum  |        0|   6|  1170|  1399|    0|
    +------------------+-------+---------+----+------+------+-----+
    |Total             |       |        0|   6|  1170|  1399|    0|
    +------------------+-------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |diff_p_fu_528_p2        |         -|   0|  0|  39|          32|          32|
    |sub_ln94_fu_556_p2      |         -|   0|  0|  10|           1|           2|
    |and_ln22_10_fu_522_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln22_6_fu_325_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln22_7_fu_372_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln22_8_fu_428_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln22_9_fu_475_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln22_fu_278_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_12_fu_260_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln22_13_fu_266_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln22_14_fu_307_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln22_15_fu_313_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln22_16_fu_354_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln22_17_fu_360_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln22_18_fu_410_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln22_19_fu_416_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln22_20_fu_457_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln22_21_fu_463_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln22_22_fu_504_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln22_23_fu_510_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln22_5_fu_381_p2   |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln22_fu_231_p2     |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln86_fu_536_p2     |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln89_fu_542_p2     |      icmp|   0|  0|  18|          32|           3|
    |ap_condition_366        |        or|   0|  0|   2|           1|           1|
    |ap_condition_399        |        or|   0|  0|   2|           1|           1|
    |or_ln22_5_fu_319_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln22_6_fu_366_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln22_7_fu_422_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln22_8_fu_469_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln22_9_fu_516_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln22_fu_272_p2       |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 305|         361|          73|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |agg_result_01_0_reg_127                     |  21|          5|   32|        160|
    |agg_result_1_0_0_reg_76                     |  25|          6|   32|        192|
    |agg_result_1_1_0_reg_93                     |  25|          6|   32|        192|
    |agg_result_1_2_0_reg_110                    |  25|          6|   32|        192|
    |ap_NS_fsm                                   |  81|         17|    1|         17|
    |ap_phi_mux_agg_result_01_0_phi_fu_130_p12   |  13|          3|   32|         96|
    |ap_phi_mux_agg_result_1_0_0_phi_fu_79_p12   |  13|          3|   32|         96|
    |ap_phi_mux_agg_result_1_1_0_phi_fu_96_p12   |  13|          3|   32|         96|
    |ap_phi_mux_agg_result_1_2_0_phi_fu_113_p12  |  13|          3|   32|         96|
    |ap_return_0                                 |   9|          2|   32|         64|
    |ap_return_1                                 |   9|          2|   32|         64|
    |ap_return_2                                 |   9|          2|   32|         64|
    |ap_return_3                                 |   9|          2|   32|         64|
    |grp_fu_151_p0                               |  29|          7|   32|        224|
    |grp_p_sum_fu_144_diff_p                     |  13|          3|    2|          6|
    |grp_p_sum_fu_144_p_read14                   |  13|          3|  128|        384|
    |grp_p_sum_fu_144_p_read25                   |  13|          3|  128|        384|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 333|         76|  675|       2391|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |agg_result_01_0_reg_127        |  32|   0|   32|          0|
    |agg_result_1_0_0_reg_76        |  32|   0|   32|          0|
    |agg_result_1_0_ret1_reg_771    |  32|   0|   32|          0|
    |agg_result_1_0_ret_reg_791     |  32|   0|   32|          0|
    |agg_result_1_1_0_reg_93        |  32|   0|   32|          0|
    |agg_result_1_1_ret1_reg_776    |  32|   0|   32|          0|
    |agg_result_1_1_ret_reg_796     |  32|   0|   32|          0|
    |agg_result_1_2_0_reg_110       |  32|   0|   32|          0|
    |agg_result_1_2_ret1_reg_781    |  32|   0|   32|          0|
    |agg_result_1_2_ret_reg_801     |  32|   0|   32|          0|
    |and_ln22_10_reg_740            |   1|   0|    1|          0|
    |and_ln22_6_reg_694             |   1|   0|    1|          0|
    |and_ln22_7_reg_703             |   1|   0|    1|          0|
    |and_ln22_8_reg_722             |   1|   0|    1|          0|
    |and_ln22_9_reg_731             |   1|   0|    1|          0|
    |and_ln22_reg_685               |   1|   0|    1|          0|
    |ap_CS_fsm                      |  16|   0|   16|          0|
    |ap_return_0_preg               |  32|   0|   32|          0|
    |ap_return_1_preg               |  32|   0|   32|          0|
    |ap_return_2_preg               |  32|   0|   32|          0|
    |ap_return_3_preg               |  32|   0|   32|          0|
    |call_ret5_reg_786              |  32|   0|   32|          0|
    |call_ret_reg_766               |  32|   0|   32|          0|
    |grp_p_sum_fu_144_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln22_5_reg_713            |   1|   0|    1|          0|
    |icmp_ln22_reg_676              |   1|   0|    1|          0|
    |icmp_ln86_reg_749              |   1|   0|    1|          0|
    |icmp_ln89_reg_753              |   1|   0|    1|          0|
    |sub_ln94_reg_761               |   2|   0|    2|          0|
    |tmp_12_reg_757                 |   1|   0|    1|          0|
    |trunc_ln22_10_reg_707          |  32|   0|   32|          0|
    |trunc_ln22_reg_669             |  32|   0|   32|          0|
    |trunc_ln83_reg_744             |   2|   0|    2|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 608|   0|  608|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|     operator+|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|     operator+|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|     operator+|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|     operator+|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|     operator+|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|     operator+|  return value|
|ap_return_0           |  out|   32|  ap_ctrl_hs|     operator+|  return value|
|ap_return_1           |  out|   32|  ap_ctrl_hs|     operator+|  return value|
|ap_return_2           |  out|   32|  ap_ctrl_hs|     operator+|  return value|
|ap_return_3           |  out|   32|  ap_ctrl_hs|     operator+|  return value|
|grp_fu_1191_p_din0    |  out|   32|  ap_ctrl_hs|     operator+|  return value|
|grp_fu_1191_p_din1    |  out|   32|  ap_ctrl_hs|     operator+|  return value|
|grp_fu_1191_p_opcode  |  out|    5|  ap_ctrl_hs|     operator+|  return value|
|grp_fu_1191_p_dout0   |   in|    1|  ap_ctrl_hs|     operator+|  return value|
|grp_fu_1191_p_ce      |  out|    1|  ap_ctrl_hs|     operator+|  return value|
|p_read14              |   in|  128|     ap_none|      p_read14|        scalar|
|p_read12              |   in|  128|     ap_none|      p_read12|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 4 
3 --> 4 
4 --> 16 5 7 
5 --> 6 7 
6 --> 7 
7 --> 15 14 13 8 11 
8 --> 9 
9 --> 10 
10 --> 
11 --> 12 
12 --> 10 
13 --> 10 
14 --> 10 
15 --> 10 
16 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read12" [../src/ban_s3.cpp:22]   --->   Operation 17 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_4 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14" [../src/ban_s3.cpp:22]   --->   Operation 18 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i128 %p_read_4" [../src/ban_s3.cpp:22]   --->   Operation 19 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.26ns)   --->   "%icmp_ln22 = icmp_eq  i32 %trunc_ln22, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 20 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.critedge, void" [../src/ban_s3.cpp:22]   --->   Operation 21 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln22_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 32, i32 63" [../src/ban_s3.cpp:22]   --->   Operation 22 'partselect' 'trunc_ln22_s' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %trunc_ln22_s" [../src/ban_s3.cpp:22]   --->   Operation 23 'bitcast' 'bitcast_ln22' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.82ns)   --->   "%tmp_s = fcmp_oeq  i32 %bitcast_ln22, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 24 'fcmp' 'tmp_s' <Predicate = (icmp_ln22)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_4, i32 55, i32 62" [../src/ban_s3.cpp:22]   --->   Operation 25 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln22_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_4, i32 32, i32 54" [../src/ban_s3.cpp:22]   --->   Operation 26 'partselect' 'trunc_ln22_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.86ns)   --->   "%icmp_ln22_12 = icmp_ne  i8 %tmp, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 27 'icmp' 'icmp_ln22_12' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.21ns)   --->   "%icmp_ln22_13 = icmp_eq  i23 %trunc_ln22_8, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 28 'icmp' 'icmp_ln22_13' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%or_ln22 = or i1 %icmp_ln22_13, i1 %icmp_ln22_12" [../src/ban_s3.cpp:22]   --->   Operation 29 'or' 'or_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/2] (2.82ns)   --->   "%tmp_s = fcmp_oeq  i32 %bitcast_ln22, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 30 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %or_ln22, i1 %tmp_s" [../src/ban_s3.cpp:22]   --->   Operation 31 'and' 'and_ln22' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22, void %.critedge, void" [../src/ban_s3.cpp:22]   --->   Operation 32 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln22_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [../src/ban_s3.cpp:22]   --->   Operation 33 'partselect' 'trunc_ln22_9' <Predicate = (and_ln22)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln22_5 = bitcast i32 %trunc_ln22_9" [../src/ban_s3.cpp:22]   --->   Operation 34 'bitcast' 'bitcast_ln22_5' <Predicate = (and_ln22)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.82ns)   --->   "%tmp_19 = fcmp_oeq  i32 %bitcast_ln22_5, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 35 'fcmp' 'tmp_19' <Predicate = (and_ln22)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_4, i32 87, i32 94" [../src/ban_s3.cpp:22]   --->   Operation 36 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_4, i32 64, i32 86" [../src/ban_s3.cpp:22]   --->   Operation 37 'partselect' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.86ns)   --->   "%icmp_ln22_14 = icmp_ne  i8 %tmp_18, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 38 'icmp' 'icmp_ln22_14' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.21ns)   --->   "%icmp_ln22_15 = icmp_eq  i23 %trunc_ln22_1, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 39 'icmp' 'icmp_ln22_15' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_6)   --->   "%or_ln22_5 = or i1 %icmp_ln22_15, i1 %icmp_ln22_14" [../src/ban_s3.cpp:22]   --->   Operation 40 'or' 'or_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (2.82ns)   --->   "%tmp_19 = fcmp_oeq  i32 %bitcast_ln22_5, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 41 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_6 = and i1 %or_ln22_5, i1 %tmp_19" [../src/ban_s3.cpp:22]   --->   Operation 42 'and' 'and_ln22_6' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_6, void %.critedge, void %_ZNK3BaneqEf.exit" [../src/ban_s3.cpp:22]   --->   Operation 43 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 96, i32 127" [../src/ban_s3.cpp:22]   --->   Operation 44 'partselect' 'trunc_ln22_2' <Predicate = (and_ln22_6)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln22_6 = bitcast i32 %trunc_ln22_2" [../src/ban_s3.cpp:22]   --->   Operation 45 'bitcast' 'bitcast_ln22_6' <Predicate = (and_ln22_6)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.82ns)   --->   "%tmp_21 = fcmp_oeq  i32 %bitcast_ln22_6, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 46 'fcmp' 'tmp_21' <Predicate = (and_ln22_6)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.30>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_4, i32 119, i32 126" [../src/ban_s3.cpp:22]   --->   Operation 47 'partselect' 'tmp_20' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_4, i32 96, i32 118" [../src/ban_s3.cpp:22]   --->   Operation 48 'partselect' 'trunc_ln22_3' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.86ns)   --->   "%icmp_ln22_16 = icmp_ne  i8 %tmp_20, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 49 'icmp' 'icmp_ln22_16' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.21ns)   --->   "%icmp_ln22_17 = icmp_eq  i23 %trunc_ln22_3, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 50 'icmp' 'icmp_ln22_17' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_7)   --->   "%or_ln22_6 = or i1 %icmp_ln22_17, i1 %icmp_ln22_16" [../src/ban_s3.cpp:22]   --->   Operation 51 'or' 'or_ln22_6' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/2] (2.82ns)   --->   "%tmp_21 = fcmp_oeq  i32 %bitcast_ln22_6, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 52 'fcmp' 'tmp_21' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_7 = and i1 %or_ln22_6, i1 %tmp_21" [../src/ban_s3.cpp:22]   --->   Operation 53 'and' 'and_ln22_7' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %and_ln22_7, void %.critedge, void" [../src/ban_s3.cpp:77]   --->   Operation 54 'br' 'br_ln77' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_6)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln22_10 = trunc i128 %p_read" [../src/ban_s3.cpp:22]   --->   Operation 55 'trunc' 'trunc_ln22_10' <Predicate = (!and_ln22_7) | (!and_ln22_6) | (!and_ln22) | (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.26ns)   --->   "%icmp_ln22_5 = icmp_eq  i32 %trunc_ln22_10, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 56 'icmp' 'icmp_ln22_5' <Predicate = (!and_ln22_7) | (!and_ln22_6) | (!and_ln22) | (!icmp_ln22)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_5, void %.critedge13, void" [../src/ban_s3.cpp:22]   --->   Operation 57 'br' 'br_ln22' <Predicate = (!and_ln22_7) | (!and_ln22_6) | (!and_ln22) | (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln22_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:22]   --->   Operation 58 'partselect' 'trunc_ln22_4' <Predicate = (!and_ln22_7 & icmp_ln22_5) | (!and_ln22_6 & icmp_ln22_5) | (!and_ln22 & icmp_ln22_5) | (!icmp_ln22 & icmp_ln22_5)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln22_7 = bitcast i32 %trunc_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 59 'bitcast' 'bitcast_ln22_7' <Predicate = (!and_ln22_7 & icmp_ln22_5) | (!and_ln22_6 & icmp_ln22_5) | (!and_ln22 & icmp_ln22_5) | (!icmp_ln22 & icmp_ln22_5)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (2.82ns)   --->   "%tmp_23 = fcmp_oeq  i32 %bitcast_ln22_7, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 60 'fcmp' 'tmp_23' <Predicate = (!and_ln22_7 & icmp_ln22_5) | (!and_ln22_6 & icmp_ln22_5) | (!and_ln22 & icmp_ln22_5) | (!icmp_ln22 & icmp_ln22_5)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 55, i32 62" [../src/ban_s3.cpp:22]   --->   Operation 61 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 32, i32 54" [../src/ban_s3.cpp:22]   --->   Operation 62 'partselect' 'trunc_ln22_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.86ns)   --->   "%icmp_ln22_18 = icmp_ne  i8 %tmp_22, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 63 'icmp' 'icmp_ln22_18' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.21ns)   --->   "%icmp_ln22_19 = icmp_eq  i23 %trunc_ln22_5, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 64 'icmp' 'icmp_ln22_19' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_8)   --->   "%or_ln22_7 = or i1 %icmp_ln22_19, i1 %icmp_ln22_18" [../src/ban_s3.cpp:22]   --->   Operation 65 'or' 'or_ln22_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/2] (2.82ns)   --->   "%tmp_23 = fcmp_oeq  i32 %bitcast_ln22_7, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 66 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_8 = and i1 %or_ln22_7, i1 %tmp_23" [../src/ban_s3.cpp:22]   --->   Operation 67 'and' 'and_ln22_8' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_8, void %.critedge13, void" [../src/ban_s3.cpp:22]   --->   Operation 68 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:22]   --->   Operation 69 'partselect' 'trunc_ln22_6' <Predicate = (and_ln22_8)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln22_8 = bitcast i32 %trunc_ln22_6" [../src/ban_s3.cpp:22]   --->   Operation 70 'bitcast' 'bitcast_ln22_8' <Predicate = (and_ln22_8)> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (2.82ns)   --->   "%tmp_25 = fcmp_oeq  i32 %bitcast_ln22_8, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 71 'fcmp' 'tmp_25' <Predicate = (and_ln22_8)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.30>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 87, i32 94" [../src/ban_s3.cpp:22]   --->   Operation 72 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 64, i32 86" [../src/ban_s3.cpp:22]   --->   Operation 73 'partselect' 'trunc_ln22_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.86ns)   --->   "%icmp_ln22_20 = icmp_ne  i8 %tmp_24, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 74 'icmp' 'icmp_ln22_20' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.21ns)   --->   "%icmp_ln22_21 = icmp_eq  i23 %trunc_ln22_7, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 75 'icmp' 'icmp_ln22_21' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_9)   --->   "%or_ln22_8 = or i1 %icmp_ln22_21, i1 %icmp_ln22_20" [../src/ban_s3.cpp:22]   --->   Operation 76 'or' 'or_ln22_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/2] (2.82ns)   --->   "%tmp_25 = fcmp_oeq  i32 %bitcast_ln22_8, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 77 'fcmp' 'tmp_25' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_9 = and i1 %or_ln22_8, i1 %tmp_25" [../src/ban_s3.cpp:22]   --->   Operation 78 'and' 'and_ln22_9' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_9, void %.critedge13, void %_ZNK3BaneqEf.exit11" [../src/ban_s3.cpp:22]   --->   Operation 79 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln22_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:22]   --->   Operation 80 'partselect' 'trunc_ln22_11' <Predicate = (and_ln22_9)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln22_9 = bitcast i32 %trunc_ln22_11" [../src/ban_s3.cpp:22]   --->   Operation 81 'bitcast' 'bitcast_ln22_9' <Predicate = (and_ln22_9)> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (2.82ns)   --->   "%tmp_27 = fcmp_oeq  i32 %bitcast_ln22_9, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 82 'fcmp' 'tmp_27' <Predicate = (and_ln22_9)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.30>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 119, i32 126" [../src/ban_s3.cpp:22]   --->   Operation 83 'partselect' 'tmp_26' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln22_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 96, i32 118" [../src/ban_s3.cpp:22]   --->   Operation 84 'partselect' 'trunc_ln22_12' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.86ns)   --->   "%icmp_ln22_22 = icmp_ne  i8 %tmp_26, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 85 'icmp' 'icmp_ln22_22' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.21ns)   --->   "%icmp_ln22_23 = icmp_eq  i23 %trunc_ln22_12, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 86 'icmp' 'icmp_ln22_23' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_10)   --->   "%or_ln22_9 = or i1 %icmp_ln22_23, i1 %icmp_ln22_22" [../src/ban_s3.cpp:22]   --->   Operation 87 'or' 'or_ln22_9' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/2] (2.82ns)   --->   "%tmp_27 = fcmp_oeq  i32 %bitcast_ln22_9, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 88 'fcmp' 'tmp_27' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_10 = and i1 %or_ln22_9, i1 %tmp_27" [../src/ban_s3.cpp:22]   --->   Operation 89 'and' 'and_ln22_10' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %and_ln22_10, void %.critedge13, void" [../src/ban_s3.cpp:80]   --->   Operation 90 'br' 'br_ln80' <Predicate = (icmp_ln22_5 & and_ln22_8 & and_ln22_9)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.51ns)   --->   "%diff_p = sub i32 %trunc_ln22, i32 %trunc_ln22_10" [../src/ban_s3.cpp:83]   --->   Operation 91 'sub' 'diff_p' <Predicate = (!and_ln22_10) | (!and_ln22_9) | (!and_ln22_8) | (!icmp_ln22_5)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i32 %diff_p" [../src/ban_s3.cpp:83]   --->   Operation 92 'trunc' 'trunc_ln83' <Predicate = (!and_ln22_10) | (!and_ln22_9) | (!and_ln22_8) | (!icmp_ln22_5)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.26ns)   --->   "%icmp_ln86 = icmp_sgt  i32 %diff_p, i32 2" [../src/ban_s3.cpp:86]   --->   Operation 93 'icmp' 'icmp_ln86' <Predicate = (!and_ln22_10) | (!and_ln22_9) | (!and_ln22_8) | (!icmp_ln22_5)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void, void" [../src/ban_s3.cpp:86]   --->   Operation 94 'br' 'br_ln86' <Predicate = (!and_ln22_10) | (!and_ln22_9) | (!and_ln22_8) | (!icmp_ln22_5)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.26ns)   --->   "%icmp_ln89 = icmp_slt  i32 %diff_p, i32 4294967294" [../src/ban_s3.cpp:89]   --->   Operation 95 'icmp' 'icmp_ln89' <Predicate = (!and_ln22_10 & !icmp_ln86) | (!and_ln22_9 & !icmp_ln86) | (!and_ln22_8 & !icmp_ln86) | (!icmp_ln22_5 & !icmp_ln86)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void, void" [../src/ban_s3.cpp:89]   --->   Operation 96 'br' 'br_ln89' <Predicate = (!and_ln22_10 & !icmp_ln86) | (!and_ln22_9 & !icmp_ln86) | (!and_ln22_8 & !icmp_ln86) | (!icmp_ln22_5 & !icmp_ln86)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [../src/ban_s3.cpp:93]   --->   Operation 97 'bitselect' 'tmp_12' <Predicate = (!and_ln22_10 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_9 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_8 & !icmp_ln86 & !icmp_ln89) | (!icmp_ln22_5 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %tmp_12, void, void" [../src/ban_s3.cpp:93]   --->   Operation 98 'br' 'br_ln93' <Predicate = (!and_ln22_10 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_9 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_8 & !icmp_ln86 & !icmp_ln89) | (!icmp_ln22_5 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.85ns)   --->   "%sub_ln94 = sub i2 0, i2 %trunc_ln83" [../src/ban_s3.cpp:94]   --->   Operation 99 'sub' 'sub_ln94' <Predicate = (!and_ln22_10 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_9 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_8 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & tmp_12)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 100 [2/2] (7.30ns)   --->   "%call_ret4 = call i128 @_sum, i128 %p_read_4, i128 %p_read, i2 %trunc_ln83" [../src/ban_s3.cpp:96]   --->   Operation 100 'call' 'call_ret4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.66>
ST_9 : Operation 101 [1/2] (6.66ns)   --->   "%call_ret4 = call i128 @_sum, i128 %p_read_4, i128 %p_read, i2 %trunc_ln83" [../src/ban_s3.cpp:96]   --->   Operation 101 'call' 'call_ret4' <Predicate = true> <Delay = 6.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%call_ret = extractvalue i128 %call_ret4" [../src/ban_s3.cpp:96]   --->   Operation 102 'extractvalue' 'call_ret' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%agg_result_1_0_ret1 = extractvalue i128 %call_ret4" [../src/ban_s3.cpp:96]   --->   Operation 103 'extractvalue' 'agg_result_1_0_ret1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%agg_result_1_1_ret1 = extractvalue i128 %call_ret4" [../src/ban_s3.cpp:96]   --->   Operation 104 'extractvalue' 'agg_result_1_1_ret1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%agg_result_1_2_ret1 = extractvalue i128 %call_ret4" [../src/ban_s3.cpp:96]   --->   Operation 105 'extractvalue' 'agg_result_1_2_ret1' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.90>
ST_10 : Operation 106 [1/1] (0.90ns)   --->   "%br_ln96 = br void" [../src/ban_s3.cpp:96]   --->   Operation 106 'br' 'br_ln96' <Predicate = (!and_ln22_7 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22_7 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22_7 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22_7 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22_6 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22_6 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22_6 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22_6 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!and_ln22 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!icmp_ln22 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!icmp_ln22 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!icmp_ln22 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & !tmp_12) | (!icmp_ln22 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & !tmp_12)> <Delay = 0.90>
ST_10 : Operation 107 [1/1] (0.90ns)   --->   "%br_ln94 = br void" [../src/ban_s3.cpp:94]   --->   Operation 107 'br' 'br_ln94' <Predicate = (!and_ln22_7 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_7 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_7 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_7 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_6 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_6 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_6 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22_6 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!and_ln22 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!icmp_ln22 & !and_ln22_10 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!icmp_ln22 & !and_ln22_9 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!icmp_ln22 & !and_ln22_8 & !icmp_ln86 & !icmp_ln89 & tmp_12) | (!icmp_ln22 & !icmp_ln22_5 & !icmp_ln86 & !icmp_ln89 & tmp_12)> <Delay = 0.90>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%agg_result_1_0_0 = phi i32 %bitcast_ln87, void, i32 %bitcast_ln90, void, i32 %agg_result_1_0_ret, void, i32 %agg_result_1_0_ret1, void, i32 %bitcast_ln81, void, i32 %bitcast_ln78, void" [../src/ban_s3.cpp:87]   --->   Operation 108 'phi' 'agg_result_1_0_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %bitcast_ln87_3, void, i32 %bitcast_ln90_1, void, i32 %agg_result_1_1_ret, void, i32 %agg_result_1_1_ret1, void, i32 %bitcast_ln81_3, void, i32 %bitcast_ln78_1, void" [../src/ban_s3.cpp:87]   --->   Operation 109 'phi' 'agg_result_1_1_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%agg_result_1_2_0 = phi i32 %bitcast_ln87_4, void, i32 %bitcast_ln90_2, void, i32 %agg_result_1_2_ret, void, i32 %agg_result_1_2_ret1, void, i32 %bitcast_ln81_4, void, i32 %bitcast_ln78_2, void" [../src/ban_s3.cpp:87]   --->   Operation 110 'phi' 'agg_result_1_2_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 %trunc_ln22, void, i32 %trunc_ln22_10, void, i32 %call_ret5, void, i32 %call_ret, void, i32 %trunc_ln22, void, i32 %trunc_ln78, void" [../src/ban_s3.cpp:22]   --->   Operation 111 'phi' 'agg_result_01_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_0" [../src/ban_s3.cpp:97]   --->   Operation 112 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0" [../src/ban_s3.cpp:97]   --->   Operation 113 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0" [../src/ban_s3.cpp:97]   --->   Operation 114 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0" [../src/ban_s3.cpp:97]   --->   Operation 115 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln97 = ret i128 %mrv_3" [../src/ban_s3.cpp:97]   --->   Operation 116 'ret' 'ret_ln97' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 7.30>
ST_11 : Operation 117 [2/2] (7.30ns)   --->   "%call_ret3 = call i128 @_sum, i128 %p_read, i128 %p_read_4, i2 %sub_ln94" [../src/ban_s3.cpp:94]   --->   Operation 117 'call' 'call_ret3' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 6.66>
ST_12 : Operation 118 [1/2] (6.66ns)   --->   "%call_ret3 = call i128 @_sum, i128 %p_read, i128 %p_read_4, i2 %sub_ln94" [../src/ban_s3.cpp:94]   --->   Operation 118 'call' 'call_ret3' <Predicate = true> <Delay = 6.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%call_ret5 = extractvalue i128 %call_ret3" [../src/ban_s3.cpp:94]   --->   Operation 119 'extractvalue' 'call_ret5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%agg_result_1_0_ret = extractvalue i128 %call_ret3" [../src/ban_s3.cpp:94]   --->   Operation 120 'extractvalue' 'agg_result_1_0_ret' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%agg_result_1_1_ret = extractvalue i128 %call_ret3" [../src/ban_s3.cpp:94]   --->   Operation 121 'extractvalue' 'agg_result_1_1_ret' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%agg_result_1_2_ret = extractvalue i128 %call_ret3" [../src/ban_s3.cpp:94]   --->   Operation 122 'extractvalue' 'agg_result_1_2_ret' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 0.90>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:90]   --->   Operation 123 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln90 = bitcast i32 %trunc_ln2" [../src/ban_s3.cpp:90]   --->   Operation 124 'bitcast' 'bitcast_ln90' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:90]   --->   Operation 125 'partselect' 'trunc_ln90_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln90_1 = bitcast i32 %trunc_ln90_1" [../src/ban_s3.cpp:90]   --->   Operation 126 'bitcast' 'bitcast_ln90_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln90_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:90]   --->   Operation 127 'partselect' 'trunc_ln90_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln90_2 = bitcast i32 %trunc_ln90_2" [../src/ban_s3.cpp:90]   --->   Operation 128 'bitcast' 'bitcast_ln90_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.90ns)   --->   "%br_ln90 = br void" [../src/ban_s3.cpp:90]   --->   Operation 129 'br' 'br_ln90' <Predicate = true> <Delay = 0.90>

State 14 <SV = 8> <Delay = 0.90>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 32, i32 63" [../src/ban_s3.cpp:87]   --->   Operation 130 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %trunc_ln1" [../src/ban_s3.cpp:87]   --->   Operation 131 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln87_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [../src/ban_s3.cpp:87]   --->   Operation 132 'partselect' 'trunc_ln87_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln87_3 = bitcast i32 %trunc_ln87_3" [../src/ban_s3.cpp:87]   --->   Operation 133 'bitcast' 'bitcast_ln87_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln87_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 96, i32 127" [../src/ban_s3.cpp:87]   --->   Operation 134 'partselect' 'trunc_ln87_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln87_4 = bitcast i32 %trunc_ln87_4" [../src/ban_s3.cpp:87]   --->   Operation 135 'bitcast' 'bitcast_ln87_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.90ns)   --->   "%br_ln87 = br void" [../src/ban_s3.cpp:87]   --->   Operation 136 'br' 'br_ln87' <Predicate = true> <Delay = 0.90>

State 15 <SV = 8> <Delay = 0.90>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 32, i32 63" [../src/ban_s3.cpp:81]   --->   Operation 137 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %trunc_ln" [../src/ban_s3.cpp:81]   --->   Operation 138 'bitcast' 'bitcast_ln81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln81_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [../src/ban_s3.cpp:81]   --->   Operation 139 'partselect' 'trunc_ln81_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln81_3 = bitcast i32 %trunc_ln81_3" [../src/ban_s3.cpp:81]   --->   Operation 140 'bitcast' 'bitcast_ln81_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln81_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 96, i32 127" [../src/ban_s3.cpp:81]   --->   Operation 141 'partselect' 'trunc_ln81_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln81_4 = bitcast i32 %trunc_ln81_4" [../src/ban_s3.cpp:81]   --->   Operation 142 'bitcast' 'bitcast_ln81_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.90ns)   --->   "%br_ln81 = br void" [../src/ban_s3.cpp:81]   --->   Operation 143 'br' 'br_ln81' <Predicate = true> <Delay = 0.90>

State 16 <SV = 8> <Delay = 0.90>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i128 %p_read" [../src/ban_s3.cpp:78]   --->   Operation 144 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:78]   --->   Operation 145 'partselect' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast i32 %trunc_ln78_1" [../src/ban_s3.cpp:78]   --->   Operation 146 'bitcast' 'bitcast_ln78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:78]   --->   Operation 147 'partselect' 'trunc_ln78_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln78_1 = bitcast i32 %trunc_ln78_2" [../src/ban_s3.cpp:78]   --->   Operation 148 'bitcast' 'bitcast_ln78_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:78]   --->   Operation 149 'partselect' 'trunc_ln78_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln78_2 = bitcast i32 %trunc_ln78_3" [../src/ban_s3.cpp:78]   --->   Operation 150 'bitcast' 'bitcast_ln78_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.90ns)   --->   "%br_ln78 = br void" [../src/ban_s3.cpp:78]   --->   Operation 151 'br' 'br_ln78' <Predicate = true> <Delay = 0.90>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read              (read        ) [ 00111111110111001]
p_read_4            (read        ) [ 00111111110110110]
trunc_ln22          (trunc       ) [ 00111111111111111]
icmp_ln22           (icmp        ) [ 01111111111111111]
br_ln22             (br          ) [ 00000000000000000]
trunc_ln22_s        (partselect  ) [ 00000000000000000]
bitcast_ln22        (bitcast     ) [ 00100000000000000]
tmp                 (partselect  ) [ 00000000000000000]
trunc_ln22_8        (partselect  ) [ 00000000000000000]
icmp_ln22_12        (icmp        ) [ 00000000000000000]
icmp_ln22_13        (icmp        ) [ 00000000000000000]
or_ln22             (or          ) [ 00000000000000000]
tmp_s               (fcmp        ) [ 00000000000000000]
and_ln22            (and         ) [ 00111111111111111]
br_ln22             (br          ) [ 00000000000000000]
trunc_ln22_9        (partselect  ) [ 00000000000000000]
bitcast_ln22_5      (bitcast     ) [ 00010000000000000]
tmp_18              (partselect  ) [ 00000000000000000]
trunc_ln22_1        (partselect  ) [ 00000000000000000]
icmp_ln22_14        (icmp        ) [ 00000000000000000]
icmp_ln22_15        (icmp        ) [ 00000000000000000]
or_ln22_5           (or          ) [ 00000000000000000]
tmp_19              (fcmp        ) [ 00000000000000000]
and_ln22_6          (and         ) [ 00011111111111111]
br_ln22             (br          ) [ 00000000000000000]
trunc_ln22_2        (partselect  ) [ 00000000000000000]
bitcast_ln22_6      (bitcast     ) [ 00001000000000000]
tmp_20              (partselect  ) [ 00000000000000000]
trunc_ln22_3        (partselect  ) [ 00000000000000000]
icmp_ln22_16        (icmp        ) [ 00000000000000000]
icmp_ln22_17        (icmp        ) [ 00000000000000000]
or_ln22_6           (or          ) [ 00000000000000000]
tmp_21              (fcmp        ) [ 00000000000000000]
and_ln22_7          (and         ) [ 00001111111111111]
br_ln77             (br          ) [ 00000000000000000]
trunc_ln22_10       (trunc       ) [ 00000111111111111]
icmp_ln22_5         (icmp        ) [ 00001111111111111]
br_ln22             (br          ) [ 00000000000000000]
trunc_ln22_4        (partselect  ) [ 00000000000000000]
bitcast_ln22_7      (bitcast     ) [ 00000100000000000]
tmp_22              (partselect  ) [ 00000000000000000]
trunc_ln22_5        (partselect  ) [ 00000000000000000]
icmp_ln22_18        (icmp        ) [ 00000000000000000]
icmp_ln22_19        (icmp        ) [ 00000000000000000]
or_ln22_7           (or          ) [ 00000000000000000]
tmp_23              (fcmp        ) [ 00000000000000000]
and_ln22_8          (and         ) [ 00000111111111110]
br_ln22             (br          ) [ 00000000000000000]
trunc_ln22_6        (partselect  ) [ 00000000000000000]
bitcast_ln22_8      (bitcast     ) [ 00000010000000000]
tmp_24              (partselect  ) [ 00000000000000000]
trunc_ln22_7        (partselect  ) [ 00000000000000000]
icmp_ln22_20        (icmp        ) [ 00000000000000000]
icmp_ln22_21        (icmp        ) [ 00000000000000000]
or_ln22_8           (or          ) [ 00000000000000000]
tmp_25              (fcmp        ) [ 00000000000000000]
and_ln22_9          (and         ) [ 00000011111111110]
br_ln22             (br          ) [ 00000000000000000]
trunc_ln22_11       (partselect  ) [ 00000000000000000]
bitcast_ln22_9      (bitcast     ) [ 00000001000000000]
tmp_26              (partselect  ) [ 00000000000000000]
trunc_ln22_12       (partselect  ) [ 00000000000000000]
icmp_ln22_22        (icmp        ) [ 00000000000000000]
icmp_ln22_23        (icmp        ) [ 00000000000000000]
or_ln22_9           (or          ) [ 00000000000000000]
tmp_27              (fcmp        ) [ 00000000000000000]
and_ln22_10         (and         ) [ 00000001111111110]
br_ln80             (br          ) [ 00000000000000000]
diff_p              (sub         ) [ 00000000000000000]
trunc_ln83          (trunc       ) [ 00000000110000000]
icmp_ln86           (icmp        ) [ 00000001111111110]
br_ln86             (br          ) [ 00000000000000000]
icmp_ln89           (icmp        ) [ 00000001111111110]
br_ln89             (br          ) [ 00000000000000000]
tmp_12              (bitselect   ) [ 00000001111111110]
br_ln93             (br          ) [ 00000000000000000]
sub_ln94            (sub         ) [ 00000000000110000]
call_ret4           (call        ) [ 00000000000000000]
call_ret            (extractvalue) [ 00000000001001111]
agg_result_1_0_ret1 (extractvalue) [ 00000000001001111]
agg_result_1_1_ret1 (extractvalue) [ 00000000001001111]
agg_result_1_2_ret1 (extractvalue) [ 00000000001001111]
br_ln96             (br          ) [ 00000000000000000]
br_ln94             (br          ) [ 00000000000000000]
agg_result_1_0_0    (phi         ) [ 00000000001000000]
agg_result_1_1_0    (phi         ) [ 00000000001000000]
agg_result_1_2_0    (phi         ) [ 00000000001000000]
agg_result_01_0     (phi         ) [ 00000000001000000]
mrv                 (insertvalue ) [ 00000000000000000]
mrv_1               (insertvalue ) [ 00000000000000000]
mrv_2               (insertvalue ) [ 00000000000000000]
mrv_3               (insertvalue ) [ 00000000000000000]
ret_ln97            (ret         ) [ 00000000000000000]
call_ret3           (call        ) [ 00000000000000000]
call_ret5           (extractvalue) [ 00000000001001111]
agg_result_1_0_ret  (extractvalue) [ 00000000001001111]
agg_result_1_1_ret  (extractvalue) [ 00000000001001111]
agg_result_1_2_ret  (extractvalue) [ 00000000001001111]
trunc_ln2           (partselect  ) [ 00000000000000000]
bitcast_ln90        (bitcast     ) [ 00000000001001111]
trunc_ln90_1        (partselect  ) [ 00000000000000000]
bitcast_ln90_1      (bitcast     ) [ 00000000001001111]
trunc_ln90_2        (partselect  ) [ 00000000000000000]
bitcast_ln90_2      (bitcast     ) [ 00000000001001111]
br_ln90             (br          ) [ 00000000001001111]
trunc_ln1           (partselect  ) [ 00000000000000000]
bitcast_ln87        (bitcast     ) [ 00000000001001111]
trunc_ln87_3        (partselect  ) [ 00000000000000000]
bitcast_ln87_3      (bitcast     ) [ 00000000001001111]
trunc_ln87_4        (partselect  ) [ 00000000000000000]
bitcast_ln87_4      (bitcast     ) [ 00000000001001111]
br_ln87             (br          ) [ 00000000001001111]
trunc_ln            (partselect  ) [ 00000000000000000]
bitcast_ln81        (bitcast     ) [ 00000000001001111]
trunc_ln81_3        (partselect  ) [ 00000000000000000]
bitcast_ln81_3      (bitcast     ) [ 00000000001001111]
trunc_ln81_4        (partselect  ) [ 00000000000000000]
bitcast_ln81_4      (bitcast     ) [ 00000000001001111]
br_ln81             (br          ) [ 00000000001001111]
trunc_ln78          (trunc       ) [ 00000000001001111]
trunc_ln78_1        (partselect  ) [ 00000000000000000]
bitcast_ln78        (bitcast     ) [ 00000000001001111]
trunc_ln78_2        (partselect  ) [ 00000000000000000]
bitcast_ln78_1      (bitcast     ) [ 00000000001001111]
trunc_ln78_3        (partselect  ) [ 00000000000000000]
bitcast_ln78_2      (bitcast     ) [ 00000000001001111]
br_ln78             (br          ) [ 00000000001001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read12">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_sum"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="128" slack="0"/>
<pin id="66" dir="0" index="1" bw="128" slack="0"/>
<pin id="67" dir="1" index="2" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_4_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="128" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="76" class="1005" name="agg_result_1_0_0_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_0_0 (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="agg_result_1_0_0_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="32" slack="1"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="4" bw="32" slack="1"/>
<pin id="85" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="32" slack="1"/>
<pin id="87" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="8" bw="32" slack="1"/>
<pin id="89" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="10" bw="32" slack="1"/>
<pin id="91" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_0_0/10 "/>
</bind>
</comp>

<comp id="93" class="1005" name="agg_result_1_1_0_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="95" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_1_0 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="agg_result_1_1_0_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="32" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="4" bw="32" slack="1"/>
<pin id="102" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="32" slack="1"/>
<pin id="104" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="8" bw="32" slack="1"/>
<pin id="106" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="10" bw="32" slack="1"/>
<pin id="108" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_1_0/10 "/>
</bind>
</comp>

<comp id="110" class="1005" name="agg_result_1_2_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_2_0 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="agg_result_1_2_0_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="4" bw="32" slack="1"/>
<pin id="119" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="32" slack="1"/>
<pin id="121" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="8" bw="32" slack="1"/>
<pin id="123" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="10" bw="32" slack="1"/>
<pin id="125" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_2_0/10 "/>
</bind>
</comp>

<comp id="127" class="1005" name="agg_result_01_0_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="129" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_01_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="agg_result_01_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="9"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="32" slack="6"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="4" bw="32" slack="1"/>
<pin id="136" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="32" slack="1"/>
<pin id="138" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="8" bw="32" slack="9"/>
<pin id="140" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="10" bw="32" slack="1"/>
<pin id="142" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_01_0/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_p_sum_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="128" slack="0"/>
<pin id="146" dir="0" index="1" bw="128" slack="7"/>
<pin id="147" dir="0" index="2" bw="128" slack="7"/>
<pin id="148" dir="0" index="3" bw="2" slack="1"/>
<pin id="149" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/8 call_ret3/11 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/1 tmp_19/2 tmp_21/3 tmp_23/4 tmp_25/5 tmp_27/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="128" slack="0"/>
<pin id="159" dir="0" index="2" bw="7" slack="0"/>
<pin id="160" dir="0" index="3" bw="7" slack="0"/>
<pin id="161" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_s/1 trunc_ln1/14 trunc_ln/15 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="128" slack="1"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="0" index="3" bw="8" slack="0"/>
<pin id="171" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_9/2 trunc_ln87_3/14 trunc_ln81_3/15 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="128" slack="2"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="0" index="3" bw="8" slack="0"/>
<pin id="180" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_2/3 trunc_ln87_4/14 trunc_ln81_4/15 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="128" slack="3"/>
<pin id="187" dir="0" index="2" bw="7" slack="0"/>
<pin id="188" dir="0" index="3" bw="7" slack="0"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_4/4 trunc_ln2/13 trunc_ln78_1/16 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="128" slack="4"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="0" index="3" bw="8" slack="0"/>
<pin id="198" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_6/5 trunc_ln90_1/13 trunc_ln78_2/16 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="128" slack="5"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="0" index="3" bw="8" slack="0"/>
<pin id="207" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_11/6 trunc_ln90_2/13 trunc_ln78_3/16 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="128" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="call_ret/9 call_ret5/12 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="128" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_1_0_ret1/9 agg_result_1_0_ret/12 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="128" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_1_1_ret1/9 agg_result_1_1_ret/12 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="128" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_1_2_ret1/9 agg_result_1_2_ret/12 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln22_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="128" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln22_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="bitcast_ln22_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="128" slack="1"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="0" index="3" bw="7" slack="0"/>
<pin id="247" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln22_8_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="23" slack="0"/>
<pin id="253" dir="0" index="1" bw="128" slack="1"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="0" index="3" bw="7" slack="0"/>
<pin id="256" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_8/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln22_12_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_12/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln22_13_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="23" slack="0"/>
<pin id="268" dir="0" index="1" bw="23" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_13/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="or_ln22_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="and_ln22_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="bitcast_ln22_5_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_5/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_18_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="128" slack="2"/>
<pin id="292" dir="0" index="2" bw="8" slack="0"/>
<pin id="293" dir="0" index="3" bw="8" slack="0"/>
<pin id="294" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln22_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="23" slack="0"/>
<pin id="300" dir="0" index="1" bw="128" slack="2"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="0" index="3" bw="8" slack="0"/>
<pin id="303" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_1/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln22_14_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_14/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln22_15_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="23" slack="0"/>
<pin id="315" dir="0" index="1" bw="23" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_15/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln22_5_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_5/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="and_ln22_6_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_6/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="bitcast_ln22_6_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_6/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_20_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="128" slack="3"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="0" index="3" bw="8" slack="0"/>
<pin id="341" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln22_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="23" slack="0"/>
<pin id="347" dir="0" index="1" bw="128" slack="3"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="0" index="3" bw="8" slack="0"/>
<pin id="350" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_3/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln22_16_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_16/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln22_17_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="23" slack="0"/>
<pin id="362" dir="0" index="1" bw="23" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_17/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="or_ln22_6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_6/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="and_ln22_7_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_7/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln22_10_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="128" slack="3"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_10/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln22_5_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_5/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="bitcast_ln22_7_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_7/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_22_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="128" slack="4"/>
<pin id="395" dir="0" index="2" bw="7" slack="0"/>
<pin id="396" dir="0" index="3" bw="7" slack="0"/>
<pin id="397" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln22_5_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="23" slack="0"/>
<pin id="403" dir="0" index="1" bw="128" slack="4"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="0" index="3" bw="7" slack="0"/>
<pin id="406" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_5/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln22_18_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_18/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln22_19_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="23" slack="0"/>
<pin id="418" dir="0" index="1" bw="23" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_19/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln22_7_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_7/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="and_ln22_8_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_8/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="bitcast_ln22_8_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_8/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_24_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="128" slack="5"/>
<pin id="442" dir="0" index="2" bw="8" slack="0"/>
<pin id="443" dir="0" index="3" bw="8" slack="0"/>
<pin id="444" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln22_7_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="23" slack="0"/>
<pin id="450" dir="0" index="1" bw="128" slack="5"/>
<pin id="451" dir="0" index="2" bw="8" slack="0"/>
<pin id="452" dir="0" index="3" bw="8" slack="0"/>
<pin id="453" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_7/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln22_20_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_20/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln22_21_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="23" slack="0"/>
<pin id="465" dir="0" index="1" bw="23" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_21/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="or_ln22_8_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_8/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="and_ln22_9_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_9/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="bitcast_ln22_9_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_9/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_26_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="128" slack="6"/>
<pin id="489" dir="0" index="2" bw="8" slack="0"/>
<pin id="490" dir="0" index="3" bw="8" slack="0"/>
<pin id="491" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln22_12_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="23" slack="0"/>
<pin id="497" dir="0" index="1" bw="128" slack="6"/>
<pin id="498" dir="0" index="2" bw="8" slack="0"/>
<pin id="499" dir="0" index="3" bw="8" slack="0"/>
<pin id="500" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_12/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln22_22_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_22/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln22_23_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="23" slack="0"/>
<pin id="512" dir="0" index="1" bw="23" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_23/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_ln22_9_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_9/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="and_ln22_10_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_10/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="diff_p_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="6"/>
<pin id="530" dir="0" index="1" bw="32" slack="3"/>
<pin id="531" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_p/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln83_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln86_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln89_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_12_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="0" index="2" bw="6" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sub_ln94_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="mrv_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="128" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="mrv_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="128" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="mrv_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="128" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/10 "/>
</bind>
</comp>

<comp id="580" class="1004" name="mrv_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="128" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/10 "/>
</bind>
</comp>

<comp id="586" class="1004" name="bitcast_ln90_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90/13 "/>
</bind>
</comp>

<comp id="590" class="1004" name="bitcast_ln90_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_1/13 "/>
</bind>
</comp>

<comp id="594" class="1004" name="bitcast_ln90_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_2/13 "/>
</bind>
</comp>

<comp id="598" class="1004" name="bitcast_ln87_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87/14 "/>
</bind>
</comp>

<comp id="602" class="1004" name="bitcast_ln87_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87_3/14 "/>
</bind>
</comp>

<comp id="606" class="1004" name="bitcast_ln87_4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87_4/14 "/>
</bind>
</comp>

<comp id="610" class="1004" name="bitcast_ln81_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81/15 "/>
</bind>
</comp>

<comp id="614" class="1004" name="bitcast_ln81_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81_3/15 "/>
</bind>
</comp>

<comp id="618" class="1004" name="bitcast_ln81_4_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81_4/15 "/>
</bind>
</comp>

<comp id="622" class="1004" name="trunc_ln78_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="128" slack="8"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/16 "/>
</bind>
</comp>

<comp id="625" class="1004" name="bitcast_ln78_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln78/16 "/>
</bind>
</comp>

<comp id="629" class="1004" name="bitcast_ln78_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln78_1/16 "/>
</bind>
</comp>

<comp id="633" class="1004" name="bitcast_ln78_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln78_2/16 "/>
</bind>
</comp>

<comp id="637" class="1005" name="p_read_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="128" slack="3"/>
<pin id="639" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="654" class="1005" name="p_read_4_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="128" slack="1"/>
<pin id="656" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="669" class="1005" name="trunc_ln22_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="6"/>
<pin id="671" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="676" class="1005" name="icmp_ln22_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="3"/>
<pin id="678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="680" class="1005" name="bitcast_ln22_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22 "/>
</bind>
</comp>

<comp id="685" class="1005" name="and_ln22_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="2"/>
<pin id="687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22 "/>
</bind>
</comp>

<comp id="689" class="1005" name="bitcast_ln22_5_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22_5 "/>
</bind>
</comp>

<comp id="694" class="1005" name="and_ln22_6_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22_6 "/>
</bind>
</comp>

<comp id="698" class="1005" name="bitcast_ln22_6_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22_6 "/>
</bind>
</comp>

<comp id="703" class="1005" name="and_ln22_7_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="6"/>
<pin id="705" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22_7 "/>
</bind>
</comp>

<comp id="707" class="1005" name="trunc_ln22_10_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="3"/>
<pin id="709" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln22_10 "/>
</bind>
</comp>

<comp id="713" class="1005" name="icmp_ln22_5_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="3"/>
<pin id="715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22_5 "/>
</bind>
</comp>

<comp id="717" class="1005" name="bitcast_ln22_7_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22_7 "/>
</bind>
</comp>

<comp id="722" class="1005" name="and_ln22_8_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="2"/>
<pin id="724" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22_8 "/>
</bind>
</comp>

<comp id="726" class="1005" name="bitcast_ln22_8_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22_8 "/>
</bind>
</comp>

<comp id="731" class="1005" name="and_ln22_9_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22_9 "/>
</bind>
</comp>

<comp id="735" class="1005" name="bitcast_ln22_9_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22_9 "/>
</bind>
</comp>

<comp id="740" class="1005" name="and_ln22_10_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="3"/>
<pin id="742" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22_10 "/>
</bind>
</comp>

<comp id="744" class="1005" name="trunc_ln83_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="2" slack="1"/>
<pin id="746" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln83 "/>
</bind>
</comp>

<comp id="749" class="1005" name="icmp_ln86_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="3"/>
<pin id="751" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="753" class="1005" name="icmp_ln89_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="3"/>
<pin id="755" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_12_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="3"/>
<pin id="759" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="761" class="1005" name="sub_ln94_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="2" slack="1"/>
<pin id="763" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln94 "/>
</bind>
</comp>

<comp id="766" class="1005" name="call_ret_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="call_ret "/>
</bind>
</comp>

<comp id="771" class="1005" name="agg_result_1_0_ret1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_1_0_ret1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="agg_result_1_1_ret1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_1_1_ret1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="agg_result_1_2_ret1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_1_2_ret1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="call_ret5_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="call_ret5 "/>
</bind>
</comp>

<comp id="791" class="1005" name="agg_result_1_0_ret_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_1_0_ret "/>
</bind>
</comp>

<comp id="796" class="1005" name="agg_result_1_1_ret_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_1_1_ret "/>
</bind>
</comp>

<comp id="801" class="1005" name="agg_result_1_2_ret_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_1_2_ret "/>
</bind>
</comp>

<comp id="806" class="1005" name="bitcast_ln90_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90 "/>
</bind>
</comp>

<comp id="811" class="1005" name="bitcast_ln90_1_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="bitcast_ln90_2_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_2 "/>
</bind>
</comp>

<comp id="821" class="1005" name="bitcast_ln87_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln87 "/>
</bind>
</comp>

<comp id="826" class="1005" name="bitcast_ln87_3_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln87_3 "/>
</bind>
</comp>

<comp id="831" class="1005" name="bitcast_ln87_4_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln87_4 "/>
</bind>
</comp>

<comp id="836" class="1005" name="bitcast_ln81_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln81 "/>
</bind>
</comp>

<comp id="841" class="1005" name="bitcast_ln81_3_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln81_3 "/>
</bind>
</comp>

<comp id="846" class="1005" name="bitcast_ln81_4_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln81_4 "/>
</bind>
</comp>

<comp id="851" class="1005" name="trunc_ln78_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78 "/>
</bind>
</comp>

<comp id="856" class="1005" name="bitcast_ln78_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln78 "/>
</bind>
</comp>

<comp id="861" class="1005" name="bitcast_ln78_1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln78_1 "/>
</bind>
</comp>

<comp id="866" class="1005" name="bitcast_ln78_2_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln78_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="70" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="214"><net_src comp="144" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="144" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="144" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="144" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="70" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="6" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="156" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="10" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="264"><net_src comp="242" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="251" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="260" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="151" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="166" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="311"><net_src comp="289" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="298" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="307" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="151" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="175" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="342"><net_src comp="16" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="351"><net_src comp="22" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="358"><net_src comp="336" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="26" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="345" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="28" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="354" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="151" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="385"><net_src comp="378" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="6" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="184" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="398"><net_src comp="16" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="18" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="400"><net_src comp="20" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="407"><net_src comp="22" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="10" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="409"><net_src comp="24" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="414"><net_src comp="392" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="26" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="401" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="28" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="410" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="151" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="193" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="445"><net_src comp="16" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="34" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="447"><net_src comp="36" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="454"><net_src comp="22" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="30" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="461"><net_src comp="439" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="26" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="448" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="28" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="457" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="151" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="202" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="492"><net_src comp="16" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="44" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="494"><net_src comp="46" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="501"><net_src comp="22" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="40" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="503"><net_src comp="48" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="508"><net_src comp="486" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="26" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="495" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="28" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="504" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="151" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="535"><net_src comp="528" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="528" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="50" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="528" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="52" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="54" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="528" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="56" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="58" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="532" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="62" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="130" pin="12"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="79" pin="12"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="96" pin="12"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="113" pin="12"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="184" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="193" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="202" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="156" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="166" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="175" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="156" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="166" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="175" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="628"><net_src comp="184" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="193" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="202" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="64" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="644"><net_src comp="637" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="646"><net_src comp="637" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="647"><net_src comp="637" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="648"><net_src comp="637" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="649"><net_src comp="637" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="650"><net_src comp="637" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="651"><net_src comp="637" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="652"><net_src comp="637" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="653"><net_src comp="637" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="657"><net_src comp="70" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="660"><net_src comp="654" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="661"><net_src comp="654" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="663"><net_src comp="654" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="664"><net_src comp="654" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="665"><net_src comp="654" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="666"><net_src comp="654" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="667"><net_src comp="654" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="668"><net_src comp="654" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="672"><net_src comp="227" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="130" pin=8"/></net>

<net id="679"><net_src comp="231" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="237" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="688"><net_src comp="278" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="284" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="697"><net_src comp="325" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="331" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="706"><net_src comp="372" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="378" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="716"><net_src comp="381" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="387" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="725"><net_src comp="428" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="434" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="734"><net_src comp="475" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="481" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="743"><net_src comp="522" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="532" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="752"><net_src comp="536" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="542" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="548" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="556" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="769"><net_src comp="211" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="130" pin=6"/></net>

<net id="774"><net_src comp="215" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="79" pin=6"/></net>

<net id="779"><net_src comp="219" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="96" pin=6"/></net>

<net id="784"><net_src comp="223" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="113" pin=6"/></net>

<net id="789"><net_src comp="211" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="130" pin=4"/></net>

<net id="794"><net_src comp="215" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="79" pin=4"/></net>

<net id="799"><net_src comp="219" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="804"><net_src comp="223" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="809"><net_src comp="586" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="814"><net_src comp="590" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="819"><net_src comp="594" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="824"><net_src comp="598" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="829"><net_src comp="602" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="834"><net_src comp="606" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="839"><net_src comp="610" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="79" pin=8"/></net>

<net id="844"><net_src comp="614" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="96" pin=8"/></net>

<net id="849"><net_src comp="618" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="113" pin=8"/></net>

<net id="854"><net_src comp="622" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="130" pin=10"/></net>

<net id="859"><net_src comp="625" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="79" pin=10"/></net>

<net id="864"><net_src comp="629" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="96" pin=10"/></net>

<net id="869"><net_src comp="633" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="113" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator+ : p_read14 | {1 }
	Port: operator+ : p_read12 | {1 }
  - Chain level:
	State 1
		icmp_ln22 : 1
		br_ln22 : 2
		bitcast_ln22 : 1
		tmp_s : 2
	State 2
		icmp_ln22_12 : 1
		icmp_ln22_13 : 1
		or_ln22 : 2
		and_ln22 : 2
		br_ln22 : 2
		bitcast_ln22_5 : 1
		tmp_19 : 2
	State 3
		icmp_ln22_14 : 1
		icmp_ln22_15 : 1
		or_ln22_5 : 2
		and_ln22_6 : 2
		br_ln22 : 2
		bitcast_ln22_6 : 1
		tmp_21 : 2
	State 4
		icmp_ln22_16 : 1
		icmp_ln22_17 : 1
		or_ln22_6 : 2
		and_ln22_7 : 2
		br_ln77 : 2
		icmp_ln22_5 : 1
		br_ln22 : 2
		bitcast_ln22_7 : 1
		tmp_23 : 2
	State 5
		icmp_ln22_18 : 1
		icmp_ln22_19 : 1
		or_ln22_7 : 2
		and_ln22_8 : 2
		br_ln22 : 2
		bitcast_ln22_8 : 1
		tmp_25 : 2
	State 6
		icmp_ln22_20 : 1
		icmp_ln22_21 : 1
		or_ln22_8 : 2
		and_ln22_9 : 2
		br_ln22 : 2
		bitcast_ln22_9 : 1
		tmp_27 : 2
	State 7
		icmp_ln22_22 : 1
		icmp_ln22_23 : 1
		or_ln22_9 : 2
		and_ln22_10 : 2
		br_ln80 : 2
		trunc_ln83 : 1
		icmp_ln86 : 1
		br_ln86 : 2
		icmp_ln89 : 1
		br_ln89 : 2
		tmp_12 : 1
		br_ln93 : 2
		sub_ln94 : 2
	State 8
	State 9
		call_ret : 1
		agg_result_1_0_ret1 : 1
		agg_result_1_1_ret1 : 1
		agg_result_1_2_ret1 : 1
	State 10
		agg_result_1_0_0 : 1
		agg_result_1_1_0 : 1
		agg_result_1_2_0 : 1
		agg_result_01_0 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln97 : 6
	State 11
	State 12
		call_ret5 : 1
		agg_result_1_0_ret : 1
		agg_result_1_1_ret : 1
		agg_result_1_2_ret : 1
	State 13
		bitcast_ln90 : 1
		bitcast_ln90_1 : 1
		bitcast_ln90_2 : 1
	State 14
		bitcast_ln87 : 1
		bitcast_ln87_3 : 1
		bitcast_ln87_4 : 1
	State 15
		bitcast_ln81 : 1
		bitcast_ln81_3 : 1
		bitcast_ln81_4 : 1
	State 16
		bitcast_ln78 : 1
		bitcast_ln78_1 : 1
		bitcast_ln78_2 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|---------|
|   call   |   grp_p_sum_fu_144   |    6    | 5.10643 |   1068  |   1373  |
|----------|----------------------|---------|---------|---------|---------|
|          |   icmp_ln22_fu_231   |    0    |    0    |    0    |    18   |
|          |  icmp_ln22_12_fu_260 |    0    |    0    |    0    |    11   |
|          |  icmp_ln22_13_fu_266 |    0    |    0    |    0    |    15   |
|          |  icmp_ln22_14_fu_307 |    0    |    0    |    0    |    11   |
|          |  icmp_ln22_15_fu_313 |    0    |    0    |    0    |    15   |
|          |  icmp_ln22_16_fu_354 |    0    |    0    |    0    |    11   |
|          |  icmp_ln22_17_fu_360 |    0    |    0    |    0    |    15   |
|   icmp   |  icmp_ln22_5_fu_381  |    0    |    0    |    0    |    18   |
|          |  icmp_ln22_18_fu_410 |    0    |    0    |    0    |    11   |
|          |  icmp_ln22_19_fu_416 |    0    |    0    |    0    |    15   |
|          |  icmp_ln22_20_fu_457 |    0    |    0    |    0    |    11   |
|          |  icmp_ln22_21_fu_463 |    0    |    0    |    0    |    15   |
|          |  icmp_ln22_22_fu_504 |    0    |    0    |    0    |    11   |
|          |  icmp_ln22_23_fu_510 |    0    |    0    |    0    |    15   |
|          |   icmp_ln86_fu_536   |    0    |    0    |    0    |    18   |
|          |   icmp_ln89_fu_542   |    0    |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|---------|
|    sub   |     diff_p_fu_528    |    0    |    0    |    0    |    39   |
|          |    sub_ln94_fu_556   |    0    |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|---------|
|          |    or_ln22_fu_272    |    0    |    0    |    0    |    2    |
|          |   or_ln22_5_fu_319   |    0    |    0    |    0    |    2    |
|    or    |   or_ln22_6_fu_366   |    0    |    0    |    0    |    2    |
|          |   or_ln22_7_fu_422   |    0    |    0    |    0    |    2    |
|          |   or_ln22_8_fu_469   |    0    |    0    |    0    |    2    |
|          |   or_ln22_9_fu_516   |    0    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|---------|
|          |    and_ln22_fu_278   |    0    |    0    |    0    |    2    |
|          |   and_ln22_6_fu_325  |    0    |    0    |    0    |    2    |
|    and   |   and_ln22_7_fu_372  |    0    |    0    |    0    |    2    |
|          |   and_ln22_8_fu_428  |    0    |    0    |    0    |    2    |
|          |   and_ln22_9_fu_475  |    0    |    0    |    0    |    2    |
|          |  and_ln22_10_fu_522  |    0    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|---------|
|   read   |   p_read_read_fu_64  |    0    |    0    |    0    |    0    |
|          |  p_read_4_read_fu_70 |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|   fcmp   |      grp_fu_151      |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|          |      grp_fu_156      |    0    |    0    |    0    |    0    |
|          |      grp_fu_166      |    0    |    0    |    0    |    0    |
|          |      grp_fu_175      |    0    |    0    |    0    |    0    |
|          |      grp_fu_184      |    0    |    0    |    0    |    0    |
|          |      grp_fu_193      |    0    |    0    |    0    |    0    |
|          |      grp_fu_202      |    0    |    0    |    0    |    0    |
|          |      tmp_fu_242      |    0    |    0    |    0    |    0    |
|          |  trunc_ln22_8_fu_251 |    0    |    0    |    0    |    0    |
|partselect|     tmp_18_fu_289    |    0    |    0    |    0    |    0    |
|          |  trunc_ln22_1_fu_298 |    0    |    0    |    0    |    0    |
|          |     tmp_20_fu_336    |    0    |    0    |    0    |    0    |
|          |  trunc_ln22_3_fu_345 |    0    |    0    |    0    |    0    |
|          |     tmp_22_fu_392    |    0    |    0    |    0    |    0    |
|          |  trunc_ln22_5_fu_401 |    0    |    0    |    0    |    0    |
|          |     tmp_24_fu_439    |    0    |    0    |    0    |    0    |
|          |  trunc_ln22_7_fu_448 |    0    |    0    |    0    |    0    |
|          |     tmp_26_fu_486    |    0    |    0    |    0    |    0    |
|          | trunc_ln22_12_fu_495 |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|          |      grp_fu_211      |    0    |    0    |    0    |    0    |
|extractvalue|      grp_fu_215      |    0    |    0    |    0    |    0    |
|          |      grp_fu_219      |    0    |    0    |    0    |    0    |
|          |      grp_fu_223      |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|          |   trunc_ln22_fu_227  |    0    |    0    |    0    |    0    |
|   trunc  | trunc_ln22_10_fu_378 |    0    |    0    |    0    |    0    |
|          |   trunc_ln83_fu_532  |    0    |    0    |    0    |    0    |
|          |   trunc_ln78_fu_622  |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
| bitselect|     tmp_12_fu_548    |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|          |      mrv_fu_562      |    0    |    0    |    0    |    0    |
|insertvalue|     mrv_1_fu_568     |    0    |    0    |    0    |    0    |
|          |     mrv_2_fu_574     |    0    |    0    |    0    |    0    |
|          |     mrv_3_fu_580     |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|   Total  |                      |    6    | 5.10643 |   1068  |   1674  |
|----------|----------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  agg_result_01_0_reg_127  |   32   |
|  agg_result_1_0_0_reg_76  |   32   |
|agg_result_1_0_ret1_reg_771|   32   |
| agg_result_1_0_ret_reg_791|   32   |
|  agg_result_1_1_0_reg_93  |   32   |
|agg_result_1_1_ret1_reg_776|   32   |
| agg_result_1_1_ret_reg_796|   32   |
|  agg_result_1_2_0_reg_110 |   32   |
|agg_result_1_2_ret1_reg_781|   32   |
| agg_result_1_2_ret_reg_801|   32   |
|    and_ln22_10_reg_740    |    1   |
|     and_ln22_6_reg_694    |    1   |
|     and_ln22_7_reg_703    |    1   |
|     and_ln22_8_reg_722    |    1   |
|     and_ln22_9_reg_731    |    1   |
|      and_ln22_reg_685     |    1   |
|   bitcast_ln22_5_reg_689  |   32   |
|   bitcast_ln22_6_reg_698  |   32   |
|   bitcast_ln22_7_reg_717  |   32   |
|   bitcast_ln22_8_reg_726  |   32   |
|   bitcast_ln22_9_reg_735  |   32   |
|    bitcast_ln22_reg_680   |   32   |
|   bitcast_ln78_1_reg_861  |   32   |
|   bitcast_ln78_2_reg_866  |   32   |
|    bitcast_ln78_reg_856   |   32   |
|   bitcast_ln81_3_reg_841  |   32   |
|   bitcast_ln81_4_reg_846  |   32   |
|    bitcast_ln81_reg_836   |   32   |
|   bitcast_ln87_3_reg_826  |   32   |
|   bitcast_ln87_4_reg_831  |   32   |
|    bitcast_ln87_reg_821   |   32   |
|   bitcast_ln90_1_reg_811  |   32   |
|   bitcast_ln90_2_reg_816  |   32   |
|    bitcast_ln90_reg_806   |   32   |
|     call_ret5_reg_786     |   32   |
|      call_ret_reg_766     |   32   |
|    icmp_ln22_5_reg_713    |    1   |
|     icmp_ln22_reg_676     |    1   |
|     icmp_ln86_reg_749     |    1   |
|     icmp_ln89_reg_753     |    1   |
|      p_read_4_reg_654     |   128  |
|       p_read_reg_637      |   128  |
|      sub_ln94_reg_761     |    2   |
|       tmp_12_reg_757      |    1   |
|   trunc_ln22_10_reg_707   |   32   |
|     trunc_ln22_reg_669    |   32   |
|     trunc_ln78_reg_851    |   32   |
|     trunc_ln83_reg_744    |    2   |
+---------------------------+--------+
|           Total           |  1327  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_p_sum_fu_144 |  p1  |   2  |  128 |   256  ||    9    |
| grp_p_sum_fu_144 |  p2  |   2  |  128 |   256  ||    9    |
| grp_p_sum_fu_144 |  p3  |   2  |   2  |    4   ||    9    |
|    grp_fu_151    |  p0  |  12  |  32  |   384  ||    49   |
|    grp_fu_156    |  p1  |   2  |  128 |   256  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1156  || 4.36143 ||    85   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    5   |  1068  |  1674  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   85   |
|  Register |    -   |    -   |  1327  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    9   |  2395  |  1759  |
+-----------+--------+--------+--------+--------+
