<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">sdi_tx_sys_tx_phy_rst_ctrl_clk</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments></interconnectAssignments>
    <className>sdi_tx_sys_tx_phy_rst_ctrl_clk</className>
    <version>1.0</version>
    <name>sdi_tx_sys_tx_phy_rst_ctrl_clk</name>
    <uniqueName>sdi_tx_sys_tx_phy_rst_ctrl_clk</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">tx_phy_rst_ctrl_clk</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>EXPLICIT_CLOCK_RATE</name>
            <value>100000000</value>
          </parameter>
          <parameter>
            <name>NUM_CLOCK_OUTPUTS</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_clock_bridge</className>
        <version>19.2.0</version>
        <name>tx_phy_rst_ctrl_clk</name>
        <uniqueName>sdi_tx_sys_tx_phy_rst_ctrl_clk_altera_clock_bridge_1920_lplpolq</uniqueName>
        <nonce>0</nonce>
        <incidentConnections></incidentConnections>
        <path>sdi_tx_sys_tx_phy_rst_ctrl_clk.tx_phy_rst_ctrl_clk</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>