<stg><name>pynq_filters_Filter2D.1</name>


<trans_list>

<trans id="327" from="1" to="2">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="2" to="2">
<condition id="170">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="2" to="3">
<condition id="172">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="3" to="4">
<condition id="174">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="4" to="5">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="5" to="6">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="6" to="11">
<condition id="204">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="6" to="7">
<condition id="209">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="7" to="8">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="8" to="9">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="9" to="10">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="10" to="4">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="11" to="3">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.i.preheader:2  %p_kernel_val_2_V_2_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_2_V_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_V_2_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.i.preheader:3  %p_kernel_val_2_V_1_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_2_V_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_V_1_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.i.preheader:4  %p_kernel_val_2_V_0_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_2_V_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_V_0_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.i.preheader:5  %p_kernel_val_1_V_2_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_1_V_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_V_2_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.i.preheader:6  %p_kernel_val_1_V_1_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_1_V_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_V_1_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.i.preheader:7  %p_kernel_val_1_V_0_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_1_V_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_V_0_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.i.preheader:8  %p_kernel_val_0_V_2_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_0_V_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_V_2_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.i.preheader:9  %p_kernel_val_0_V_1_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_0_V_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_V_1_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.i.preheader:10  %p_kernel_val_0_V_0_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_0_V_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_V_0_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:11  %k_buf_0_val_5 = alloca [640 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:12  %k_buf_0_val_6 = alloca [640 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:13  %k_buf_0_val_7 = alloca [640 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:14  %k_buf_0_val_8 = alloca [640 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:15  %k_buf_0_val_9 = alloca [640 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:16  br label %arrayctor.loop1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:0  %tmp_s = phi i1 [ %tmp_45, %arrayctor.loop1.i ], [ false, %arrayctor.loop1.i.preheader ]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.i:1  %tmp_45 = xor i1 %tmp_s, true

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_10_MC) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_10_MC, i32 %rbegin_i_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i_i"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop1.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.i:5  br i1 %tmp_s, label %arrayctor.loop1.i, label %._crit_edge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:0  %src_kernel_win_0_val_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:1  %src_kernel_win_0_val_2_2 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:2  %src_kernel_win_0_val_2_3 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:3  %src_kernel_win_0_val_2_3_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_3_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:4  %src_kernel_win_0_val_3_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:5  %src_kernel_win_0_val_3_2 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:6  %src_kernel_win_0_val_3_3 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:7  %src_kernel_win_0_val_3_3_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_3_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:8  %src_kernel_win_0_val_4_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:9  %src_kernel_win_0_val_4_2 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:10  %src_kernel_win_0_val_4_3 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:11  %src_kernel_win_0_val_4_3_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_3_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:12  %right_border_buf_0_val_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:13  %right_border_buf_0_val_0_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:14  %right_border_buf_0_val_4_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_4_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:15  %right_border_buf_0_val_4_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_4_1_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:16  %right_border_buf_0_val_3_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:17  %right_border_buf_0_val_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:18  %right_border_buf_0_val_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:19  %right_border_buf_0_val_3_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_1_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:20  %right_border_buf_0_val_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:21  %right_border_buf_0_val_2_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="24" op_0_bw="16">
<![CDATA[
._crit_edge.i:22  %OP2_V = sext i16 %p_kernel_val_0_V_0_read_1 to i24

]]></node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="24" op_0_bw="16">
<![CDATA[
._crit_edge.i:23  %OP2_V_0_1 = sext i16 %p_kernel_val_0_V_1_read_1 to i24

]]></node>
<StgValue><ssdm name="OP2_V_0_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="24" op_0_bw="16">
<![CDATA[
._crit_edge.i:24  %OP2_V_0_2 = sext i16 %p_kernel_val_0_V_2_read_1 to i24

]]></node>
<StgValue><ssdm name="OP2_V_0_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="24" op_0_bw="16">
<![CDATA[
._crit_edge.i:25  %OP2_V_1 = sext i16 %p_kernel_val_1_V_0_read_1 to i24

]]></node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="24" op_0_bw="16">
<![CDATA[
._crit_edge.i:26  %OP2_V_1_1 = sext i16 %p_kernel_val_1_V_1_read_1 to i24

]]></node>
<StgValue><ssdm name="OP2_V_1_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="24" op_0_bw="16">
<![CDATA[
._crit_edge.i:27  %OP2_V_1_2 = sext i16 %p_kernel_val_1_V_2_read_1 to i24

]]></node>
<StgValue><ssdm name="OP2_V_1_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="24" op_0_bw="16">
<![CDATA[
._crit_edge.i:28  %OP2_V_2 = sext i16 %p_kernel_val_2_V_0_read_1 to i24

]]></node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="24" op_0_bw="16">
<![CDATA[
._crit_edge.i:29  %OP2_V_2_1 = sext i16 %p_kernel_val_2_V_1_read_1 to i24

]]></node>
<StgValue><ssdm name="OP2_V_2_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="24" op_0_bw="16">
<![CDATA[
._crit_edge.i:30  %OP2_V_2_2 = sext i16 %p_kernel_val_2_V_2_read_1 to i24

]]></node>
<StgValue><ssdm name="OP2_V_2_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:31  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %p_083_0_i = phi i9 [ 0, %._crit_edge.i ], [ %i_V, %5 ]

]]></node>
<StgValue><ssdm name="p_083_0_i"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="10" op_0_bw="9">
<![CDATA[
:1  %tmp_85_cast_cast = zext i9 %p_083_0_i to i10

]]></node>
<StgValue><ssdm name="tmp_85_cast_cast"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 483, i64 483, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %exitcond1 = icmp eq i9 %p_083_0_i, -29

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %i_V = add i9 %p_083_0_i, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %"filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, ap_int<16>, 480, 640, 5, 5>.exit", label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_47 = icmp ult i9 %p_083_0_i, -32

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_291_not = icmp ugt i9 %p_083_0_i, -33

]]></node>
<StgValue><ssdm name="tmp_291_not"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_48 = icmp ugt i9 %p_083_0_i, 2

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_49 = icmp eq i9 %p_083_0_i, 1

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_338_1 = icmp eq i9 %p_083_0_i, 0

]]></node>
<StgValue><ssdm name="tmp_338_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp_338_4 = icmp eq i9 %p_083_0_i, 2

]]></node>
<StgValue><ssdm name="tmp_338_4"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_50 = icmp ugt i9 %p_083_0_i, -32

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %p_assign_14_2 = add i10 -3, %tmp_85_cast_cast

]]></node>
<StgValue><ssdm name="p_assign_14_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="3" op_0_bw="10">
<![CDATA[
:10  %tmp_65 = trunc i10 %p_assign_14_2 to i3

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:11  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_2, i32 9)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:12  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_2, i32 9)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="3" op_0_bw="9">
<![CDATA[
:13  %tmp_70 = trunc i9 %p_083_0_i to i3

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:14  %tmp_51 = sub i3 2, %tmp_70

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:15  %tmp_52 = select i1 %tmp_68, i3 %tmp_51, i3 %tmp_65

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:16  %p_assign_14_3 = add i10 -4, %tmp_85_cast_cast

]]></node>
<StgValue><ssdm name="p_assign_14_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="3" op_0_bw="10">
<![CDATA[
:17  %tmp_81 = trunc i10 %p_assign_14_3 to i3

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:18  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_3, i32 9)

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:19  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_3, i32 9)

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:20  %tmp_53 = sub i3 3, %tmp_70

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:21  %tmp_54 = select i1 %tmp_83, i3 %tmp_53, i3 %tmp_81

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:22  %p_assign_14_4 = add i10 -5, %tmp_85_cast_cast

]]></node>
<StgValue><ssdm name="p_assign_14_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="3" op_0_bw="10">
<![CDATA[
:23  %tmp_84 = trunc i10 %p_assign_14_4 to i3

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:24  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_4, i32 9)

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:25  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_4, i32 9)

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %tmp_55 = sub i3 -4, %tmp_70

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:27  %tmp_56 = select i1 %tmp_86, i3 %tmp_55, i3 %tmp_84

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:28  %y_2_2 = select i1 %tmp_66, i3 %tmp_52, i3 %tmp_65

]]></node>
<StgValue><ssdm name="y_2_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  %row_assign_13_2_t = xor i3 %y_2_2, -1

]]></node>
<StgValue><ssdm name="row_assign_13_2_t"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:30  %y_2_3 = select i1 %tmp_82, i3 %tmp_54, i3 %tmp_81

]]></node>
<StgValue><ssdm name="y_2_3"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  %row_assign_13_3_t = xor i3 %y_2_3, -1

]]></node>
<StgValue><ssdm name="row_assign_13_3_t"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:32  %y_2_4 = select i1 %tmp_85, i3 %tmp_56, i3 %tmp_84

]]></node>
<StgValue><ssdm name="y_2_4"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  %row_assign_13_4_t = xor i3 %y_2_4, -1

]]></node>
<StgValue><ssdm name="row_assign_13_4_t"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="0">
<![CDATA[
filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, ap_int<16>, 480, 640, 5, 5>.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %p_098_0_i = phi i10 [ 0, %1 ], [ %j_V, %._crit_edge496.i ]

]]></node>
<StgValue><ssdm name="p_098_0_i"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="11" op_0_bw="10">
<![CDATA[
:4  %tmp_89_cast_cast = zext i10 %p_098_0_i to i11

]]></node>
<StgValue><ssdm name="tmp_89_cast_cast"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %exitcond = icmp eq i10 %p_098_0_i, -380

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %j_V = add i10 %p_098_0_i, 1

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond, label %5, label %.critedge.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.i_ifconv:10  %tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %p_098_0_i, i32 2, i32 9)

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge.i_ifconv:11  %icmp = icmp ne i8 %tmp_87, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.i_ifconv:13  %r_V = add i11 -2, %tmp_89_cast_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="13" op_0_bw="11">
<![CDATA[
.critedge.i_ifconv:14  %r_V_cast = sext i11 %r_V to i13

]]></node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
.critedge.i_ifconv:15  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:16  %rev = xor i1 %tmp_88, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.i_ifconv:17  %tmp_58 = icmp slt i11 %r_V, 640

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:18  %or_cond_i_i = and i1 %tmp_58, %rev

]]></node>
<StgValue><ssdm name="or_cond_i_i"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
.critedge.i_ifconv:19  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.i_ifconv:20  %p_assign = sub i11 1, %tmp_89_cast_cast

]]></node>
<StgValue><ssdm name="p_assign"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.critedge.i_ifconv:21  %p_p_i_i = select i1 %tmp_89, i11 %p_assign, i11 %r_V

]]></node>
<StgValue><ssdm name="p_p_i_i"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="12" op_0_bw="11">
<![CDATA[
.critedge.i_ifconv:22  %p_p_i_i_cast = sext i11 %p_p_i_i to i12

]]></node>
<StgValue><ssdm name="p_p_i_i_cast"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="11">
<![CDATA[
.critedge.i_ifconv:23  %p_p_i_i_cast4 = sext i11 %p_p_i_i to i13

]]></node>
<StgValue><ssdm name="p_p_i_i_cast4"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.i_ifconv:24  %tmp_59 = icmp slt i11 %p_p_i_i, 640

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i_ifconv:25  %addconv = sub i12 1279, %p_p_i_i_cast

]]></node>
<StgValue><ssdm name="addconv"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="13" op_0_bw="12">
<![CDATA[
.critedge.i_ifconv:26  %addconv_cast = zext i12 %addconv to i13

]]></node>
<StgValue><ssdm name="addconv_cast"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.critedge.i_ifconv:27  %sel_tmp = select i1 %or_cond_i_i, i13 %r_V_cast, i13 %addconv_cast

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:28  %tmp_67_not = xor i1 %tmp_58, true

]]></node>
<StgValue><ssdm name="tmp_67_not"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:29  %sel_tmp11 = or i1 %tmp_88, %tmp_67_not

]]></node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:30  %sel_tmp12 = and i1 %tmp_59, %sel_tmp11

]]></node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.critedge.i_ifconv:31  %x = select i1 %sel_tmp12, i13 %p_p_i_i_cast4, i13 %sel_tmp

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="3" op_0_bw="13">
<![CDATA[
.critedge.i_ifconv:33  %tmp_90 = trunc i13 %x to i3

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:34  %brmerge = or i1 %tmp_291_not, %tmp_58

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i_ifconv:57  br i1 %or_cond_i_i, label %3, label %._crit_edge489.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_48, label %4, label %borderInterpolate.exit506.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit506.i.0:1  br i1 %tmp_49, label %"operator().exit549.i.0", label %._crit_edge491.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge491.i.0:0  br i1 %tmp_338_1, label %"operator().exit549.i.1", label %._crit_edge491.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge491.i.2:0  br i1 %tmp_49, label %"operator().exit549.i.3", label %._crit_edge491.i.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge491.i.3:0  br i1 %tmp_338_4, label %"operator().exit549.i.4", label %._crit_edge491.i.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge491.i.4:0  br label %._crit_edge489.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_47, label %.preheader473.i.preheader.0, label %._crit_edge489.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge489.i_ifconv:6  %or_cond_i = and i1 %tmp_48, %icmp

]]></node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge489.i_ifconv:7  br i1 %or_cond_i, label %.preheader_ifconv, label %._crit_edge496.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="13">
<![CDATA[
.critedge.i_ifconv:32  %col_assign_cast7 = sext i13 %x to i32

]]></node>
<StgValue><ssdm name="col_assign_cast7"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i_ifconv:35  %tmp_60 = zext i32 %col_assign_cast7 to i64

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:36  %k_buf_0_val_5_addr = getelementptr [640 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_addr"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:37  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:41  %k_buf_0_val_6_addr = getelementptr [640 x i8]* %k_buf_0_val_6, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="k_buf_0_val_6_addr"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:42  %k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_6_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:45  %k_buf_0_val_7_addr = getelementptr [640 x i8]* %k_buf_0_val_7, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="k_buf_0_val_7_addr"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:46  %k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_7_load"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:49  %k_buf_0_val_8_addr = getelementptr [640 x i8]* %k_buf_0_val_8, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="k_buf_0_val_8_addr"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:50  %k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_8_load"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:53  %k_buf_0_val_9_addr = getelementptr [640 x i8]* %k_buf_0_val_9, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="k_buf_0_val_9_addr"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:54  %k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_9_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="8">
<![CDATA[
:1  %right_border_buf_0_val_4_1_2 = load i8* %right_border_buf_0_val_4_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_4_1_2"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="8">
<![CDATA[
:2  %right_border_buf_0_val_3_1_2 = load i8* %right_border_buf_0_val_3_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_1_2"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="8" op_0_bw="8">
<![CDATA[
:3  %right_border_buf_0_val_2_1_2 = load i8* %right_border_buf_0_val_2_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1_2"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 644, i64 644, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:0  %right_border_buf_0_val_0_1_s = load i8* %right_border_buf_0_val_0_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_s"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:1  %right_border_buf_0_val_0_1_1_136 = load i8* %right_border_buf_0_val_0_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_1_136"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:2  %right_border_buf_0_val_4_1_s = load i8* %right_border_buf_0_val_4_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_4_1_s"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:3  %right_border_buf_0_val_3_1_s = load i8* %right_border_buf_0_val_3_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_3_1_s"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:4  %right_border_buf_0_val_1_1_s = load i8* %right_border_buf_0_val_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_s"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:5  %right_border_buf_0_val_1_1_1_137 = load i8* %right_border_buf_0_val_1_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_1_137"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:6  %right_border_buf_0_val_2_1_s = load i8* %right_border_buf_0_val_2_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1_s"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge.i_ifconv:7  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.i_ifconv:8  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.critedge.i_ifconv:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge.i_ifconv:12  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1842) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:37  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.i_ifconv:38  %col_assign_4_t = xor i3 %tmp_90, -1

]]></node>
<StgValue><ssdm name="col_assign_4_t"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
.critedge.i_ifconv:39  %tmp_61 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_0_1_s, i8 %right_border_buf_0_val_0_1_1_136, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i_ifconv:40  %col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_61

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:42  %k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_6_load"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
.critedge.i_ifconv:43  %tmp_62 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_1_1_s, i8 %right_border_buf_0_val_1_1_1_137, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i_ifconv:44  %col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_6_load, i8 %tmp_62

]]></node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:46  %k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_7_load"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
.critedge.i_ifconv:47  %tmp_63 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_2_1_2, i8 %right_border_buf_0_val_2_1_s, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i_ifconv:48  %col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_7_load, i8 %tmp_63

]]></node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:50  %k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_8_load"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
.critedge.i_ifconv:51  %tmp_64 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_3_1_2, i8 %right_border_buf_0_val_3_1_s, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i_ifconv:52  %col_buf_0_val_3_0 = select i1 %brmerge, i8 %k_buf_0_val_8_load, i8 %tmp_64

]]></node>
<StgValue><ssdm name="col_buf_0_val_3_0"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:54  %k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_9_load"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
.critedge.i_ifconv:55  %tmp_67 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_4_1_2, i8 %right_border_buf_0_val_4_1_s, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i_ifconv:56  %col_buf_0_val_4_0 = select i1 %brmerge, i8 %k_buf_0_val_9_load, i8 %tmp_67

]]></node>
<StgValue><ssdm name="col_buf_0_val_4_0"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit506.i.0:0  %tmp_98 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit549.i.0:0  store i8 %tmp_98, i8* %k_buf_0_val_9_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="0">
<![CDATA[
operator().exit549.i.0:1  br label %._crit_edge491.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_338_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit549.i.1:0  store i8 %tmp_98, i8* %k_buf_0_val_8_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_338_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit549.i.1:1  store i8 %tmp_98, i8* %k_buf_0_val_7_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_338_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="0">
<![CDATA[
operator().exit549.i.1:2  br label %._crit_edge491.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit549.i.3:0  store i8 %tmp_98, i8* %k_buf_0_val_6_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="0">
<![CDATA[
operator().exit549.i.3:1  br label %._crit_edge491.i.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_338_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit549.i.4:0  store i8 %tmp_98, i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_338_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="0">
<![CDATA[
operator().exit549.i.4:1  br label %._crit_edge491.i.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="8">
<![CDATA[
.preheader473.i.preheader.0:0  %right_border_buf_0_val_0_1_2 = load i8* %right_border_buf_0_val_0_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_2"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="8" op_0_bw="8">
<![CDATA[
.preheader473.i.preheader.0:1  %right_border_buf_0_val_1_1_2 = load i8* %right_border_buf_0_val_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_2"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader473.i.preheader.0:2  store i8 %k_buf_0_val_8_load, i8* %k_buf_0_val_9_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader473.i.preheader.0:3  store i8 %k_buf_0_val_7_load, i8* %k_buf_0_val_8_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader473.i.preheader.0:4  store i8 %k_buf_0_val_6_load, i8* %k_buf_0_val_7_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader473.i.preheader.0:5  store i8 %k_buf_0_val_5_load, i8* %k_buf_0_val_6_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader473.i.preheader.0:6  %tmp_92 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader473.i.preheader.0:7  store i8 %tmp_92, i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader473.i.preheader.0:8  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_val_2_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader473.i.preheader.0:9  store i8 %right_border_buf_0_val_2_1_2, i8* %right_border_buf_0_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader473.i.preheader.0:10  store i8 %col_buf_0_val_3_0, i8* %right_border_buf_0_val_3_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader473.i.preheader.0:11  store i8 %right_border_buf_0_val_1_1_2, i8* %right_border_buf_0_val_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader473.i.preheader.0:12  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader473.i.preheader.0:13  store i8 %right_border_buf_0_val_3_1_2, i8* %right_border_buf_0_val_3_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader473.i.preheader.0:14  store i8 %col_buf_0_val_4_0, i8* %right_border_buf_0_val_4_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader473.i.preheader.0:15  store i8 %right_border_buf_0_val_4_1_2, i8* %right_border_buf_0_val_4_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader473.i.preheader.0:16  store i8 %right_border_buf_0_val_0_1_2, i8* %right_border_buf_0_val_0_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader473.i.preheader.0:17  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="0">
<![CDATA[
.preheader473.i.preheader.0:18  br label %._crit_edge489.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge489.i_ifconv:0  %tmp_69 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %row_assign_13_2_t)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge489.i_ifconv:1  %src_kernel_win_0_val_2_0 = select i1 %tmp_50, i8 %tmp_69, i8 %col_buf_0_val_2_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge489.i_ifconv:2  %tmp_71 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %row_assign_13_3_t)

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge489.i_ifconv:3  %src_kernel_win_0_val_3_0 = select i1 %tmp_50, i8 %tmp_71, i8 %col_buf_0_val_3_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_0"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge489.i_ifconv:4  %tmp_72 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %row_assign_13_4_t)

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge489.i_ifconv:5  %src_kernel_win_0_val_4_0 = select i1 %tmp_50, i8 %tmp_72, i8 %col_buf_0_val_4_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_0"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:0  %src_kernel_win_0_val_2_2_lo = load i8* %src_kernel_win_0_val_2_2

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_2_lo"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:1  %src_kernel_win_0_val_2_3_lo = load i8* %src_kernel_win_0_val_2_3

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_3_lo"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:2  %src_kernel_win_0_val_2_3_1_s = load i8* %src_kernel_win_0_val_2_3_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_3_1_s"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:6  %src_kernel_win_0_val_4_2_lo = load i8* %src_kernel_win_0_val_4_2

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_2_lo"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:7  %src_kernel_win_0_val_4_3_lo = load i8* %src_kernel_win_0_val_4_3

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_3_lo"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:8  %src_kernel_win_0_val_4_3_1_s = load i8* %src_kernel_win_0_val_4_3_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_3_1_s"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="24" op_0_bw="8">
<![CDATA[
.preheader_ifconv:9  %OP1_V = zext i8 %src_kernel_win_0_val_4_3_1_s to i24

]]></node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader_ifconv:10  %p_Val2_s = mul i24 %OP2_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="24" op_0_bw="8">
<![CDATA[
.preheader_ifconv:17  %OP1_V_0_2 = zext i8 %src_kernel_win_0_val_4_2_lo to i24

]]></node>
<StgValue><ssdm name="OP1_V_0_2"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader_ifconv:18  %p_Val2_25_0_2 = mul i24 %OP2_V_0_2, %OP1_V_0_2

]]></node>
<StgValue><ssdm name="p_Val2_25_0_2"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="24" op_0_bw="8">
<![CDATA[
.preheader_ifconv:33  %OP1_V_2 = zext i8 %src_kernel_win_0_val_2_3_1_s to i24

]]></node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader_ifconv:34  %p_Val2_25_2 = mul i24 %OP2_V_2, %OP1_V_2

]]></node>
<StgValue><ssdm name="p_Val2_25_2"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge496.i:0  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_lo"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge496.i:1  %src_kernel_win_0_val_2_2_lo_1 = load i8* %src_kernel_win_0_val_2_2

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_2_lo_1"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge496.i:2  %src_kernel_win_0_val_2_3_lo_1 = load i8* %src_kernel_win_0_val_2_3

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_3_lo_1"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge496.i:6  %src_kernel_win_0_val_4_1_lo = load i8* %src_kernel_win_0_val_4_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_1_lo"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge496.i:7  %src_kernel_win_0_val_4_2_lo_1 = load i8* %src_kernel_win_0_val_4_2

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_2_lo_1"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge496.i:8  %src_kernel_win_0_val_4_3_lo_1 = load i8* %src_kernel_win_0_val_4_3

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_4_3_lo_1"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge496.i:10  store i8 %src_kernel_win_0_val_4_3_lo_1, i8* %src_kernel_win_0_val_4_3_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge496.i:11  store i8 %src_kernel_win_0_val_4_2_lo_1, i8* %src_kernel_win_0_val_4_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge496.i:12  store i8 %src_kernel_win_0_val_4_1_lo, i8* %src_kernel_win_0_val_4_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge496.i:13  store i8 %src_kernel_win_0_val_4_0, i8* %src_kernel_win_0_val_4_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge496.i:18  store i8 %src_kernel_win_0_val_2_3_lo_1, i8* %src_kernel_win_0_val_2_3_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge496.i:19  store i8 %src_kernel_win_0_val_2_2_lo_1, i8* %src_kernel_win_0_val_2_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge496.i:20  store i8 %src_kernel_win_0_val_2_1_lo, i8* %src_kernel_win_0_val_2_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge496.i:21  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:3  %src_kernel_win_0_val_3_2_lo = load i8* %src_kernel_win_0_val_3_2

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_2_lo"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:4  %src_kernel_win_0_val_3_3_lo = load i8* %src_kernel_win_0_val_3_3

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_3_lo"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:5  %src_kernel_win_0_val_3_3_1_s = load i8* %src_kernel_win_0_val_3_3_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_3_1_s"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="25" op_0_bw="24">
<![CDATA[
.preheader_ifconv:11  %tmp_382_0_cast = sext i24 %p_Val2_s to i25

]]></node>
<StgValue><ssdm name="tmp_382_0_cast"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="24" op_0_bw="8">
<![CDATA[
.preheader_ifconv:12  %OP1_V_0_1 = zext i8 %src_kernel_win_0_val_4_3_lo to i24

]]></node>
<StgValue><ssdm name="OP1_V_0_1"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader_ifconv:13  %p_Val2_25_0_1 = mul i24 %OP2_V_0_1, %OP1_V_0_1

]]></node>
<StgValue><ssdm name="p_Val2_25_0_1"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="25" op_0_bw="24">
<![CDATA[
.preheader_ifconv:14  %tmp_382_0_1_cast = sext i24 %p_Val2_25_0_1 to i25

]]></node>
<StgValue><ssdm name="tmp_382_0_1_cast"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader_ifconv:15  %p_Val2_28_0_1 = add i25 %tmp_382_0_cast, %tmp_382_0_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_28_0_1"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="26" op_0_bw="25">
<![CDATA[
.preheader_ifconv:16  %p_Val2_28_0_1_cast = sext i25 %p_Val2_28_0_1 to i26

]]></node>
<StgValue><ssdm name="p_Val2_28_0_1_cast"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="25" op_0_bw="24">
<![CDATA[
.preheader_ifconv:19  %tmp_382_0_2_cast_cast = sext i24 %p_Val2_25_0_2 to i25

]]></node>
<StgValue><ssdm name="tmp_382_0_2_cast_cast"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="24" op_0_bw="8">
<![CDATA[
.preheader_ifconv:20  %OP1_V_1 = zext i8 %src_kernel_win_0_val_3_3_1_s to i24

]]></node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader_ifconv:21  %p_Val2_25_1 = mul i24 %OP2_V_1, %OP1_V_1

]]></node>
<StgValue><ssdm name="p_Val2_25_1"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="25" op_0_bw="24">
<![CDATA[
.preheader_ifconv:22  %tmp_382_1_cast_cast = sext i24 %p_Val2_25_1 to i25

]]></node>
<StgValue><ssdm name="tmp_382_1_cast_cast"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader_ifconv:23  %tmp = add i25 %tmp_382_0_2_cast_cast, %tmp_382_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="26" op_0_bw="25">
<![CDATA[
.preheader_ifconv:24  %tmp_cast = sext i25 %tmp to i26

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader_ifconv:25  %p_Val2_28_1 = add i26 %tmp_cast, %p_Val2_28_0_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_28_1"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="24" op_0_bw="8">
<![CDATA[
.preheader_ifconv:30  %OP1_V_1_2 = zext i8 %src_kernel_win_0_val_3_2_lo to i24

]]></node>
<StgValue><ssdm name="OP1_V_1_2"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader_ifconv:31  %p_Val2_25_1_2 = mul i24 %OP2_V_1_2, %OP1_V_1_2

]]></node>
<StgValue><ssdm name="p_Val2_25_1_2"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="26" op_0_bw="24">
<![CDATA[
.preheader_ifconv:32  %tmp_382_1_2_cast_cast = sext i24 %p_Val2_25_1_2 to i26

]]></node>
<StgValue><ssdm name="tmp_382_1_2_cast_cast"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="25" op_0_bw="24">
<![CDATA[
.preheader_ifconv:35  %tmp_382_2_cast_cast = sext i24 %p_Val2_25_2 to i25

]]></node>
<StgValue><ssdm name="tmp_382_2_cast_cast"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="24" op_0_bw="8">
<![CDATA[
.preheader_ifconv:36  %OP1_V_2_1 = zext i8 %src_kernel_win_0_val_2_3_lo to i24

]]></node>
<StgValue><ssdm name="OP1_V_2_1"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader_ifconv:37  %p_Val2_25_2_1 = mul i24 %OP2_V_2_1, %OP1_V_2_1

]]></node>
<StgValue><ssdm name="p_Val2_25_2_1"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="25" op_0_bw="24">
<![CDATA[
.preheader_ifconv:38  %tmp_382_2_1_cast_cast = sext i24 %p_Val2_25_2_1 to i25

]]></node>
<StgValue><ssdm name="tmp_382_2_1_cast_cast"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader_ifconv:40  %tmp3 = add i25 %tmp_382_2_cast_cast, %tmp_382_2_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="26" op_0_bw="25">
<![CDATA[
.preheader_ifconv:41  %tmp3_cast = sext i25 %tmp3 to i26

]]></node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader_ifconv:42  %tmp2 = add i26 %tmp3_cast, %tmp_382_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge496.i:3  %src_kernel_win_0_val_3_1_lo = load i8* %src_kernel_win_0_val_3_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_1_lo"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge496.i:4  %src_kernel_win_0_val_3_2_lo_1 = load i8* %src_kernel_win_0_val_3_2

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_2_lo_1"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge496.i:5  %src_kernel_win_0_val_3_3_lo_1 = load i8* %src_kernel_win_0_val_3_3

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_3_3_lo_1"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge496.i:9  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_57)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge496.i:14  store i8 %src_kernel_win_0_val_3_3_lo_1, i8* %src_kernel_win_0_val_3_3_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge496.i:15  store i8 %src_kernel_win_0_val_3_2_lo_1, i8* %src_kernel_win_0_val_3_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge496.i:16  store i8 %src_kernel_win_0_val_3_1_lo, i8* %src_kernel_win_0_val_3_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge496.i:17  store i8 %src_kernel_win_0_val_3_0, i8* %src_kernel_win_0_val_3_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge496.i:22  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="27" op_0_bw="26">
<![CDATA[
.preheader_ifconv:26  %p_Val2_28_1_cast = sext i26 %p_Val2_28_1 to i27

]]></node>
<StgValue><ssdm name="p_Val2_28_1_cast"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="24" op_0_bw="8">
<![CDATA[
.preheader_ifconv:27  %OP1_V_1_1 = zext i8 %src_kernel_win_0_val_3_3_lo to i24

]]></node>
<StgValue><ssdm name="OP1_V_1_1"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader_ifconv:28  %p_Val2_25_1_1 = mul i24 %OP2_V_1_1, %OP1_V_1_1

]]></node>
<StgValue><ssdm name="p_Val2_25_1_1"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="27" op_0_bw="24">
<![CDATA[
.preheader_ifconv:29  %tmp_382_1_1_cast = sext i24 %p_Val2_25_1_1 to i27

]]></node>
<StgValue><ssdm name="tmp_382_1_1_cast"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader_ifconv:39  %tmp1 = add i27 %p_Val2_28_1_cast, %tmp_382_1_1_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="27" op_0_bw="26">
<![CDATA[
.preheader_ifconv:43  %tmp2_cast = sext i26 %tmp2 to i27

]]></node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader_ifconv:44  %p_Val2_28_2_1 = add i27 %tmp2_cast, %tmp1

]]></node>
<StgValue><ssdm name="p_Val2_28_2_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="28" op_0_bw="27">
<![CDATA[
.preheader_ifconv:45  %p_Val2_28_2_1_cast = sext i27 %p_Val2_28_2_1 to i28

]]></node>
<StgValue><ssdm name="p_Val2_28_2_1_cast"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="24" op_0_bw="8">
<![CDATA[
.preheader_ifconv:46  %OP1_V_2_2 = zext i8 %src_kernel_win_0_val_2_2_lo to i24

]]></node>
<StgValue><ssdm name="OP1_V_2_2"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader_ifconv:47  %p_Val2_25_2_2 = mul i24 %OP2_V_2_2, %OP1_V_2_2

]]></node>
<StgValue><ssdm name="p_Val2_25_2_2"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="28" op_0_bw="24">
<![CDATA[
.preheader_ifconv:48  %tmp_382_2_2_cast = sext i24 %p_Val2_25_2_2 to i28

]]></node>
<StgValue><ssdm name="tmp_382_2_2_cast"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader_ifconv:49  %p_Val2_3 = add i28 %p_Val2_28_2_1_cast, %tmp_382_2_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.preheader_ifconv:50  %signbit = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %p_Val2_3, i32 27)

]]></node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="8" op_0_bw="8" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader_ifconv:51  %p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i28.i32.i32(i28 %p_Val2_3, i32 14, i32 21)

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.preheader_ifconv:52  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %p_Val2_3, i32 13)

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="8" op_0_bw="1">
<![CDATA[
.preheader_ifconv:53  %tmp_3_i_i = zext i1 %tmp_94 to i8

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.preheader_ifconv:54  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %p_Val2_3, i32 21)

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader_ifconv:55  %p_Val2_2 = add i8 %p_Val2_1, %tmp_3_i_i

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader_ifconv:56  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader_ifconv:57  %tmp_7_i_i = xor i1 %tmp_96, true

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader_ifconv:58  %carry = and i1 %tmp_95, %tmp_7_i_i

]]></node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="6" op_0_bw="6" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader_ifconv:59  %tmp_73 = call i6 @_ssdm_op_PartSelect.i6.i28.i32.i32(i28 %p_Val2_3, i32 22, i32 27)

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader_ifconv:60  %Range1_all_ones = icmp eq i6 %tmp_73, -1

]]></node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader_ifconv:61  %Range1_all_zeros = icmp eq i6 %tmp_73, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader_ifconv:62  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader_ifconv:63  %p_38_i_i_i = and i1 %carry, %Range1_all_ones

]]></node>
<StgValue><ssdm name="p_38_i_i_i"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader_ifconv:66  %p_39_demorgan_i_i_i = or i1 %deleted_zeros, %signbit

]]></node>
<StgValue><ssdm name="p_39_demorgan_i_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="313" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader_ifconv:64  %tmp_8_i_i = xor i1 %p_38_i_i_i, true

]]></node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader_ifconv:65  %neg_src = and i1 %signbit, %tmp_8_i_i

]]></node>
<StgValue><ssdm name="neg_src"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader_ifconv:67  %signbit_not = xor i1 %signbit, true

]]></node>
<StgValue><ssdm name="signbit_not"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader_ifconv:68  %neg_src_not_i_i = or i1 %p_38_i_i_i, %signbit_not

]]></node>
<StgValue><ssdm name="neg_src_not_i_i"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader_ifconv:69  %brmerge_i_i_not_i_i = and i1 %p_39_demorgan_i_i_i, %neg_src_not_i_i

]]></node>
<StgValue><ssdm name="brmerge_i_i_not_i_i"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader_ifconv:70  %p_39_demorgan_i_not_i_i = xor i1 %p_39_demorgan_i_i_i, true

]]></node>
<StgValue><ssdm name="p_39_demorgan_i_not_i_i"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader_ifconv:71  %brmerge_i_i = or i1 %neg_src_not_i_i, %p_39_demorgan_i_not_i_i

]]></node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader_ifconv:72  %p_mux_i_i = select i1 %brmerge_i_i_not_i_i, i8 %p_Val2_2, i8 -1

]]></node>
<StgValue><ssdm name="p_mux_i_i"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader_ifconv:73  %p_i_i = select i1 %neg_src, i8 0, i8 %p_Val2_2

]]></node>
<StgValue><ssdm name="p_i_i"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader_ifconv:74  %p_Val2_s_138 = select i1 %brmerge_i_i, i8 %p_mux_i_i, i8 %p_i_i

]]></node>
<StgValue><ssdm name="p_Val2_s_138"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader_ifconv:75  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s_138)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="0">
<![CDATA[
.preheader_ifconv:76  br label %._crit_edge496.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_46)

]]></node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
