// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_xfExtractPixels_2_17_15_s (
        ap_ready,
        p_read2,
        ap_return_0,
        ap_return_1
);


output   ap_ready;
input  [47:0] p_read2;
output  [23:0] ap_return_0;
output  [23:0] ap_return_1;

wire   [23:0] trunc_ln674_fu_18_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = trunc_ln674_fu_18_p1;

assign ap_return_1 = {{p_read2[47:24]}};

assign trunc_ln674_fu_18_p1 = p_read2[23:0];

endmodule //ISPPipeline_accel_xfExtractPixels_2_17_15_s
