Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto ac199e6377eb48a182e07ea8d84b7446 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_2_1_behav xil_defaultlib.lab2_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_dataflow
Compiling module xil_defaultlib.lab2_2_1_partA
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.lab2_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_2_1_behav
