$date
2025-07-08T16:46+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module FP4Adder $end
 $var wire 2 ! aligned_exp $end
 $var wire 1 " carry_out $end
 $var wire 1 # io_out_valid $end
 $var wire 1 $ out_valid_reg $end
 $var wire 4 % result_reg $end
 $var wire 1 & b_is_zero $end
 $var wire 1 ' a_is_zero $end
 $var wire 3 ( sum_man $end
 $var wire 1 ) clock $end
 $var wire 2 * exp_diff $end
 $var wire 3 + aligned_b_man $end
 $var wire 4 , io_b $end
 $var wire 4 - io_a $end
 $var wire 1 . reset $end
 $var wire 2 / a_exp $end
 $var wire 4 0 io_out $end
 $var wire 2 1 norm_sum_man $end
 $var wire 1 2 io_in_valid $end
 $var wire 4 3 result $end
 $var wire 2 4 norm_exp $end
 $var wire 2 5 b_exp $end
 $var wire 3 6 aligned_a_man $end
 $var wire 3 7 b_man $end
 $var wire 1 8 io_in_en $end
 $var wire 3 9 a_man $end
$upscope $end
$enddefinitions $end
$dumpvars
02
08
b00 1
b00 /
b00 5
b00 4
b000 7
b000 6
b000 9
b00 *
b00 !
b0000 %
b000 (
b0000 ,
b0000 -
b000 +
0"
b0000 3
0#
b0000 0
0$
0&
0'
0)
0.
$end
#0
1&
1'
1.
#1
1)
#6
12
18
0)
0.
#11
1#
1$
1)
#16
02
08
0)
