{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 25 11:05:16 2021 " "Info: Processing started: Thu Mar 25 11:05:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[0\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[0\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[1\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[1\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[2\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[2\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[3\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[3\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[4\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[4\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[5\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[5\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[6\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[6\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[7\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[7\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[30\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[30\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[31\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[31\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[0\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[0\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[1\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[1\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[2\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[2\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[3\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[3\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[4\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[4\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[5\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[5\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[6\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[6\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[7\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[7\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[29\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[29\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[28\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[28\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[26\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[26\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[27\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[27\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[24\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[24\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[25\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[25\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[22\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[22\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[1\] " "Warning: Node \"loadsize:loadsize\|saida\[1\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[2\] " "Warning: Node \"loadsize:loadsize\|saida\[2\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[3\] " "Warning: Node \"loadsize:loadsize\|saida\[3\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[4\] " "Warning: Node \"loadsize:loadsize\|saida\[4\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[5\] " "Warning: Node \"loadsize:loadsize\|saida\[5\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[6\] " "Warning: Node \"loadsize:loadsize\|saida\[6\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[7\] " "Warning: Node \"loadsize:loadsize\|saida\[7\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[30\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[30\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[31\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[31\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[23\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[23\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[20\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[20\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[0\] " "Warning: Node \"loadsize:loadsize\|saida\[0\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[29\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[29\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[28\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[28\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[26\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[26\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[18\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[18\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[27\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[27\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[24\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[24\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[19\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[19\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[16\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[16\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[30\] " "Warning: Node \"loadsize:loadsize\|saida\[30\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[31\] " "Warning: Node \"loadsize:loadsize\|saida\[31\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[25\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[25\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[22\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[22\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[17\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[17\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[14\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[14\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[12\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[12\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[29\] " "Warning: Node \"loadsize:loadsize\|saida\[29\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[28\] " "Warning: Node \"loadsize:loadsize\|saida\[28\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[26\] " "Warning: Node \"loadsize:loadsize\|saida\[26\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[23\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[23\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[20\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[20\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[15\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[15\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[13\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[13\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[10\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[10\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[8\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[8\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[9\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[9\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[10\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[10\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[11\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[11\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[12\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[12\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[13\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[13\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[14\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[14\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[15\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[15\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[27\] " "Warning: Node \"loadsize:loadsize\|saida\[27\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[24\] " "Warning: Node \"loadsize:loadsize\|saida\[24\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[21\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[21\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[18\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[18\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[11\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[11\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[8\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[8\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[25\] " "Warning: Node \"loadsize:loadsize\|saida\[25\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[22\] " "Warning: Node \"loadsize:loadsize\|saida\[22\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[19\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[19\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[16\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[16\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[9\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[9\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[23\] " "Warning: Node \"loadsize:loadsize\|saida\[23\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[20\] " "Warning: Node \"loadsize:loadsize\|saida\[20\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[17\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[17\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[8\] " "Warning: Node \"loadsize:loadsize\|saida\[8\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[9\] " "Warning: Node \"loadsize:loadsize\|saida\[9\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[10\] " "Warning: Node \"loadsize:loadsize\|saida\[10\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[11\] " "Warning: Node \"loadsize:loadsize\|saida\[11\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[12\] " "Warning: Node \"loadsize:loadsize\|saida\[12\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[13\] " "Warning: Node \"loadsize:loadsize\|saida\[13\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[14\] " "Warning: Node \"loadsize:loadsize\|saida\[14\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[15\] " "Warning: Node \"loadsize:loadsize\|saida\[15\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[21\] " "Warning: Node \"loadsize:loadsize\|saida\[21\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[18\] " "Warning: Node \"loadsize:loadsize\|saida\[18\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[19\] " "Warning: Node \"loadsize:loadsize\|saida\[19\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[16\] " "Warning: Node \"loadsize:loadsize\|saida\[16\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[17\] " "Warning: Node \"loadsize:loadsize\|saida\[17\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "loadsize:loadsize\|Equal0~0 " "Info: Detected gated clock \"loadsize:loadsize\|Equal0~0\" as buffer" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadsize:loadsize\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:Controle\|LSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:Controle\|LSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "loadsize:loadsize\|saida\[7\]~0 " "Info: Detected gated clock \"loadsize:loadsize\|saida\[7\]~0\" as buffer" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadsize:loadsize\|saida\[7\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegDest:MuxRegDest\|Mux5~0 " "Info: Detected gated clock \"MuxRegDest:MuxRegDest\|Mux5~0\" as buffer" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegDest:MuxRegDest\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[0\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[2\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[1\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[1\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[3\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[3\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[2\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegData:MuxRegData\|Mux32~0 " "Info: Detected gated clock \"MuxRegData:MuxRegData\|Mux32~0\" as buffer" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegData:MuxRegData\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|PCSource\[0\] " "Info: Detected ripple clock \"Controle:Controle\|PCSource\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|PCSource\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|PCSource\[1\] " "Info: Detected ripple clock \"Controle:Controle\|PCSource\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|PCSource\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|PCSource\[2\] " "Info: Detected ripple clock \"Controle:Controle\|PCSource\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|PCSource\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxALUSrcB:MuxALUSrcB\|Mux32~0 " "Info: Detected gated clock \"MuxALUSrcB:MuxALUSrcB\|Mux32~0\" as buffer" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxALUSrcB:MuxALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[0\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[1\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[2\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxPCSource:MuxPCSource\|Mux32~0 " "Info: Detected gated clock \"MuxPCSource:MuxPCSource\|Mux32~0\" as buffer" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxPCSource:MuxPCSource\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\] register Banco_reg:banco_registradores\|Cluster\[25\]\[11\] 62.87 MHz 15.906 ns Internal " "Info: Clock \"clock\" has Internal fmax of 62.87 MHz between source register \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\]\" and destination register \"Banco_reg:banco_registradores\|Cluster\[25\]\[11\]\" (period= 15.906 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.013 ns + Longest register register " "Info: + Longest register to register delay is 4.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\] 1 REG LCCOMB_X10_Y11_N16 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y11_N16; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDest:MuxRegDest|MuxRegDestOut[3] } "NODE_NAME" } } { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.272 ns) 1.466 ns Banco_reg:banco_registradores\|Decoder0~12 2 COMB LCCOMB_X14_Y17_N12 32 " "Info: 2: + IC(1.194 ns) + CELL(0.272 ns) = 1.466 ns; Loc. = LCCOMB_X14_Y17_N12; Fanout = 32; COMB Node = 'Banco_reg:banco_registradores\|Decoder0~12'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[3] Banco_reg:banco_registradores|Decoder0~12 } "NODE_NAME" } } { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.746 ns) 4.013 ns Banco_reg:banco_registradores\|Cluster\[25\]\[11\] 3 REG LCFF_X19_Y9_N19 2 " "Info: 3: + IC(1.801 ns) + CELL(0.746 ns) = 4.013 ns; Loc. = LCFF_X19_Y9_N19; Fanout = 2; REG Node = 'Banco_reg:banco_registradores\|Cluster\[25\]\[11\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { Banco_reg:banco_registradores|Decoder0~12 Banco_reg:banco_registradores|Cluster[25][11] } "NODE_NAME" } } { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 25.37 % ) " "Info: Total cell delay = 1.018 ns ( 25.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.995 ns ( 74.63 % ) " "Info: Total interconnect delay = 2.995 ns ( 74.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.013 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[3] Banco_reg:banco_registradores|Decoder0~12 Banco_reg:banco_registradores|Cluster[25][11] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "4.013 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[3] {} Banco_reg:banco_registradores|Decoder0~12 {} Banco_reg:banco_registradores|Cluster[25][11] {} } { 0.000ns 1.194ns 1.801ns } { 0.000ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.850 ns - Smallest " "Info: - Smallest clock skew is -3.850 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.461 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1426 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns Banco_reg:banco_registradores\|Cluster\[25\]\[11\] 3 REG LCFF_X19_Y9_N19 2 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X19_Y9_N19; Fanout = 2; REG Node = 'Banco_reg:banco_registradores\|Cluster\[25\]\[11\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clock~clkctrl Banco_reg:banco_registradores|Cluster[25][11] } "NODE_NAME" } } { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl Banco_reg:banco_registradores|Cluster[25][11] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:banco_registradores|Cluster[25][11] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.311 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.712 ns) 2.594 ns Controle:Controle\|RegDest\[1\] 2 REG LCFF_X11_Y10_N21 6 " "Info: 2: + IC(1.028 ns) + CELL(0.712 ns) = 2.594 ns; Loc. = LCFF_X11_Y10_N21; Fanout = 6; REG Node = 'Controle:Controle\|RegDest\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { clock Controle:Controle|RegDest[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.366 ns) 3.360 ns MuxRegDest:MuxRegDest\|Mux5~0 3 COMB LCCOMB_X10_Y10_N8 1 " "Info: 3: + IC(0.400 ns) + CELL(0.366 ns) = 3.360 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 1; COMB Node = 'MuxRegDest:MuxRegDest\|Mux5~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { Controle:Controle|RegDest[1] MuxRegDest:MuxRegDest|Mux5~0 } "NODE_NAME" } } { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(0.000 ns) 5.250 ns MuxRegDest:MuxRegDest\|Mux5~0clkctrl 4 COMB CLKCTRL_G4 5 " "Info: 4: + IC(1.890 ns) + CELL(0.000 ns) = 5.250 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'MuxRegDest:MuxRegDest\|Mux5~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { MuxRegDest:MuxRegDest|Mux5~0 MuxRegDest:MuxRegDest|Mux5~0clkctrl } "NODE_NAME" } } { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.154 ns) 6.311 ns MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\] 5 REG LCCOMB_X10_Y11_N16 33 " "Info: 5: + IC(0.907 ns) + CELL(0.154 ns) = 6.311 ns; Loc. = LCCOMB_X10_Y11_N16; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { MuxRegDest:MuxRegDest|Mux5~0clkctrl MuxRegDest:MuxRegDest|MuxRegDestOut[3] } "NODE_NAME" } } { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.086 ns ( 33.05 % ) " "Info: Total cell delay = 2.086 ns ( 33.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.225 ns ( 66.95 % ) " "Info: Total interconnect delay = 4.225 ns ( 66.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { clock Controle:Controle|RegDest[1] MuxRegDest:MuxRegDest|Mux5~0 MuxRegDest:MuxRegDest|Mux5~0clkctrl MuxRegDest:MuxRegDest|MuxRegDestOut[3] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.311 ns" { clock {} clock~combout {} Controle:Controle|RegDest[1] {} MuxRegDest:MuxRegDest|Mux5~0 {} MuxRegDest:MuxRegDest|Mux5~0clkctrl {} MuxRegDest:MuxRegDest|MuxRegDestOut[3] {} } { 0.000ns 0.000ns 1.028ns 0.400ns 1.890ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl Banco_reg:banco_registradores|Cluster[25][11] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:banco_registradores|Cluster[25][11] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { clock Controle:Controle|RegDest[1] MuxRegDest:MuxRegDest|Mux5~0 MuxRegDest:MuxRegDest|Mux5~0clkctrl MuxRegDest:MuxRegDest|MuxRegDestOut[3] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.311 ns" { clock {} clock~combout {} Controle:Controle|RegDest[1] {} MuxRegDest:MuxRegDest|Mux5~0 {} MuxRegDest:MuxRegDest|Mux5~0clkctrl {} MuxRegDest:MuxRegDest|MuxRegDestOut[3] {} } { 0.000ns 0.000ns 1.028ns 0.400ns 1.890ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 105 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } } { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 105 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.013 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[3] Banco_reg:banco_registradores|Decoder0~12 Banco_reg:banco_registradores|Cluster[25][11] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "4.013 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[3] {} Banco_reg:banco_registradores|Decoder0~12 {} Banco_reg:banco_registradores|Cluster[25][11] {} } { 0.000ns 1.194ns 1.801ns } { 0.000ns 0.272ns 0.746ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl Banco_reg:banco_registradores|Cluster[25][11] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:banco_registradores|Cluster[25][11] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { clock Controle:Controle|RegDest[1] MuxRegDest:MuxRegDest|Mux5~0 MuxRegDest:MuxRegDest|Mux5~0clkctrl MuxRegDest:MuxRegDest|MuxRegDestOut[3] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.311 ns" { clock {} clock~combout {} Controle:Controle|RegDest[1] {} MuxRegDest:MuxRegDest|Mux5~0 {} MuxRegDest:MuxRegDest|Mux5~0clkctrl {} MuxRegDest:MuxRegDest|MuxRegDestOut[3] {} } { 0.000ns 0.000ns 1.028ns 0.400ns 1.890ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.154ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:MDR\|Saida\[4\] MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\] clock 3.225 ns " "Info: Found hold time violation between source  pin or register \"Registrador:MDR\|Saida\[4\]\" and destination pin or register \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\]\" for clock \"clock\" (Hold time is 3.225 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.052 ns + Largest " "Info: + Largest clock skew is 4.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.530 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.712 ns) 2.875 ns Controle:Controle\|ALUSrcB\[2\] 2 REG LCFF_X9_Y12_N1 35 " "Info: 2: + IC(1.309 ns) + CELL(0.712 ns) = 2.875 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 35; REG Node = 'Controle:Controle\|ALUSrcB\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { clock Controle:Controle|ALUSrcB[2] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.225 ns) 3.590 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0 3 COMB LCCOMB_X11_Y12_N20 1 " "Info: 3: + IC(0.490 ns) + CELL(0.225 ns) = 3.590 ns; Loc. = LCCOMB_X11_Y12_N20; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { Controle:Controle|ALUSrcB[2] MuxALUSrcB:MuxALUSrcB|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.997 ns) + CELL(0.000 ns) 5.587 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G7 32 " "Info: 4: + IC(1.997 ns) + CELL(0.000 ns) = 5.587 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.997 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.053 ns) 6.530 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\] 5 REG LCCOMB_X25_Y20_N0 3 " "Info: 5: + IC(0.890 ns) + CELL(0.053 ns) = 6.530 ns; Loc. = LCCOMB_X25_Y20_N0; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 28.24 % ) " "Info: Total cell delay = 1.844 ns ( 28.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.686 ns ( 71.76 % ) " "Info: Total interconnect delay = 4.686 ns ( 71.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { clock Controle:Controle|ALUSrcB[2] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[2] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] {} } { 0.000ns 0.000ns 1.309ns 0.490ns 1.997ns 0.890ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.478 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1426 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns Registrador:MDR\|Saida\[4\] 3 REG LCFF_X25_Y20_N31 3 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X25_Y20_N31; Fanout = 3; REG Node = 'Registrador:MDR\|Saida\[4\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clock~clkctrl Registrador:MDR|Saida[4] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clock clock~clkctrl Registrador:MDR|Saida[4] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[4] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { clock Controle:Controle|ALUSrcB[2] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[2] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] {} } { 0.000ns 0.000ns 1.309ns 0.490ns 1.997ns 0.890ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clock clock~clkctrl Registrador:MDR|Saida[4] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[4] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.733 ns - Shortest register register " "Info: - Shortest register to register delay is 0.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:MDR\|Saida\[4\] 1 REG LCFF_X25_Y20_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y20_N31; Fanout = 3; REG Node = 'Registrador:MDR\|Saida\[4\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:MDR|Saida[4] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 0.266 ns MuxALUSrcB:MuxALUSrcB\|Mux4~1 2 COMB LCCOMB_X25_Y20_N6 1 " "Info: 2: + IC(0.213 ns) + CELL(0.053 ns) = 0.266 ns; Loc. = LCCOMB_X25_Y20_N6; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux4~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Registrador:MDR|Saida[4] MuxALUSrcB:MuxALUSrcB|Mux4~1 } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.228 ns) 0.733 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\] 3 REG LCCOMB_X25_Y20_N0 3 " "Info: 3: + IC(0.239 ns) + CELL(0.228 ns) = 0.733 ns; Loc. = LCCOMB_X25_Y20_N0; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { MuxALUSrcB:MuxALUSrcB|Mux4~1 MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.281 ns ( 38.34 % ) " "Info: Total cell delay = 0.281 ns ( 38.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.452 ns ( 61.66 % ) " "Info: Total interconnect delay = 0.452 ns ( 61.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { Registrador:MDR|Saida[4] MuxALUSrcB:MuxALUSrcB|Mux4~1 MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.733 ns" { Registrador:MDR|Saida[4] {} MuxALUSrcB:MuxALUSrcB|Mux4~1 {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] {} } { 0.000ns 0.213ns 0.239ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { clock Controle:Controle|ALUSrcB[2] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[2] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] {} } { 0.000ns 0.000ns 1.309ns 0.490ns 1.997ns 0.890ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clock clock~clkctrl Registrador:MDR|Saida[4] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[4] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { Registrador:MDR|Saida[4] MuxALUSrcB:MuxALUSrcB|Mux4~1 MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.733 ns" { Registrador:MDR|Saida[4] {} MuxALUSrcB:MuxALUSrcB|Mux4~1 {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] {} } { 0.000ns 0.213ns 0.239ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Controle:Controle\|MemWriteRead reset clock 5.632 ns register " "Info: tsu for register \"Controle:Controle\|MemWriteRead\" (data pin = \"reset\", clock pin = \"clock\") is 5.632 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.024 ns + Longest pin register " "Info: + Longest pin to register delay is 8.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 57 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 57; PIN Node = 'reset'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.558 ns) + CELL(0.366 ns) 5.798 ns Controle:Controle\|RegBWrite~5 2 COMB LCCOMB_X10_Y12_N26 1 " "Info: 2: + IC(4.558 ns) + CELL(0.366 ns) = 5.798 ns; Loc. = LCCOMB_X10_Y12_N26; Fanout = 1; COMB Node = 'Controle:Controle\|RegBWrite~5'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.924 ns" { reset Controle:Controle|RegBWrite~5 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.378 ns) 6.438 ns Controle:Controle\|RegBWrite~3 3 COMB LCCOMB_X10_Y12_N18 5 " "Info: 3: + IC(0.262 ns) + CELL(0.378 ns) = 6.438 ns; Loc. = LCCOMB_X10_Y12_N18; Fanout = 5; COMB Node = 'Controle:Controle\|RegBWrite~3'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { Controle:Controle|RegBWrite~5 Controle:Controle|RegBWrite~3 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.746 ns) 8.024 ns Controle:Controle\|MemWriteRead 4 REG LCFF_X7_Y15_N3 4 " "Info: 4: + IC(0.840 ns) + CELL(0.746 ns) = 8.024 ns; Loc. = LCFF_X7_Y15_N3; Fanout = 4; REG Node = 'Controle:Controle\|MemWriteRead'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Controle:Controle|RegBWrite~3 Controle:Controle|MemWriteRead } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.364 ns ( 29.46 % ) " "Info: Total cell delay = 2.364 ns ( 29.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.660 ns ( 70.54 % ) " "Info: Total interconnect delay = 5.660 ns ( 70.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { reset Controle:Controle|RegBWrite~5 Controle:Controle|RegBWrite~3 Controle:Controle|MemWriteRead } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { reset {} reset~combout {} Controle:Controle|RegBWrite~5 {} Controle:Controle|RegBWrite~3 {} Controle:Controle|MemWriteRead {} } { 0.000ns 0.000ns 4.558ns 0.262ns 0.840ns } { 0.000ns 0.874ns 0.366ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1426 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns Controle:Controle\|MemWriteRead 3 REG LCFF_X7_Y15_N3 4 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X7_Y15_N3; Fanout = 4; REG Node = 'Controle:Controle\|MemWriteRead'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl Controle:Controle|MemWriteRead } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl Controle:Controle|MemWriteRead } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|MemWriteRead {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { reset Controle:Controle|RegBWrite~5 Controle:Controle|RegBWrite~3 Controle:Controle|MemWriteRead } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { reset {} reset~combout {} Controle:Controle|RegBWrite~5 {} Controle:Controle|RegBWrite~3 {} Controle:Controle|MemWriteRead {} } { 0.000ns 0.000ns 4.558ns 0.262ns 0.840ns } { 0.000ns 0.874ns 0.366ns 0.378ns 0.746ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl Controle:Controle|MemWriteRead } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|MemWriteRead {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluResult\[30\] MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] 17.227 ns register " "Info: tco from clock \"clock\" to destination pin \"AluResult\[30\]\" through register \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]\" is 17.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.537 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.712 ns) 2.875 ns Controle:Controle\|ALUSrcB\[2\] 2 REG LCFF_X9_Y12_N1 35 " "Info: 2: + IC(1.309 ns) + CELL(0.712 ns) = 2.875 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 35; REG Node = 'Controle:Controle\|ALUSrcB\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { clock Controle:Controle|ALUSrcB[2] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.225 ns) 3.590 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0 3 COMB LCCOMB_X11_Y12_N20 1 " "Info: 3: + IC(0.490 ns) + CELL(0.225 ns) = 3.590 ns; Loc. = LCCOMB_X11_Y12_N20; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { Controle:Controle|ALUSrcB[2] MuxALUSrcB:MuxALUSrcB|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.997 ns) + CELL(0.000 ns) 5.587 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G7 32 " "Info: 4: + IC(1.997 ns) + CELL(0.000 ns) = 5.587 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.997 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.053 ns) 6.537 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] 5 REG LCCOMB_X21_Y20_N12 3 " "Info: 5: + IC(0.897 ns) + CELL(0.053 ns) = 6.537 ns; Loc. = LCCOMB_X21_Y20_N12; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 28.21 % ) " "Info: Total cell delay = 1.844 ns ( 28.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.693 ns ( 71.79 % ) " "Info: Total interconnect delay = 4.693 ns ( 71.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { clock Controle:Controle|ALUSrcB[2] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.537 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[2] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} } { 0.000ns 0.000ns 1.309ns 0.490ns 1.997ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.690 ns + Longest register pin " "Info: + Longest register to pin delay is 10.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] 1 REG LCCOMB_X21_Y20_N12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y20_N12; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.053 ns) 0.439 ns Ula32:Alu\|Mux61~0 2 COMB LCCOMB_X21_Y20_N6 3 " "Info: 2: + IC(0.386 ns) + CELL(0.053 ns) = 0.439 ns; Loc. = LCCOMB_X21_Y20_N6; Fanout = 3; COMB Node = 'Ula32:Alu\|Mux61~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.439 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] Ula32:Alu|Mux61~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.378 ns) 1.097 ns Ula32:Alu\|carry_temp\[3\]~56 3 COMB LCCOMB_X21_Y20_N16 4 " "Info: 3: + IC(0.280 ns) + CELL(0.378 ns) = 1.097 ns; Loc. = LCCOMB_X21_Y20_N16; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~56'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { Ula32:Alu|Mux61~0 Ula32:Alu|carry_temp[3]~56 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 1.451 ns Ula32:Alu\|carry_temp\[5\]~52 4 COMB LCCOMB_X22_Y20_N20 4 " "Info: 4: + IC(0.301 ns) + CELL(0.053 ns) = 1.451 ns; Loc. = LCCOMB_X22_Y20_N20; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~52'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { Ula32:Alu|carry_temp[3]~56 Ula32:Alu|carry_temp[5]~52 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 1.709 ns Ula32:Alu\|carry_temp\[7\]~48 5 COMB LCCOMB_X22_Y20_N16 4 " "Info: 5: + IC(0.205 ns) + CELL(0.053 ns) = 1.709 ns; Loc. = LCCOMB_X22_Y20_N16; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~48'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:Alu|carry_temp[5]~52 Ula32:Alu|carry_temp[7]~48 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 1.994 ns Ula32:Alu\|carry_temp\[9\]~44 6 COMB LCCOMB_X22_Y20_N28 4 " "Info: 6: + IC(0.232 ns) + CELL(0.053 ns) = 1.994 ns; Loc. = LCCOMB_X22_Y20_N28; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~44'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:Alu|carry_temp[7]~48 Ula32:Alu|carry_temp[9]~44 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.053 ns) 2.414 ns Ula32:Alu\|carry_temp\[11\]~40 7 COMB LCCOMB_X22_Y20_N24 4 " "Info: 7: + IC(0.367 ns) + CELL(0.053 ns) = 2.414 ns; Loc. = LCCOMB_X22_Y20_N24; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~40'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Ula32:Alu|carry_temp[9]~44 Ula32:Alu|carry_temp[11]~40 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 2.772 ns Ula32:Alu\|carry_temp\[13\]~36 8 COMB LCCOMB_X22_Y20_N4 4 " "Info: 8: + IC(0.305 ns) + CELL(0.053 ns) = 2.772 ns; Loc. = LCCOMB_X22_Y20_N4; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~36'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Ula32:Alu|carry_temp[11]~40 Ula32:Alu|carry_temp[13]~36 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 3.040 ns Ula32:Alu\|carry_temp\[15\]~32 9 COMB LCCOMB_X22_Y20_N0 4 " "Info: 9: + IC(0.215 ns) + CELL(0.053 ns) = 3.040 ns; Loc. = LCCOMB_X22_Y20_N0; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~32'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[13]~36 Ula32:Alu|carry_temp[15]~32 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 3.394 ns Ula32:Alu\|carry_temp\[17\]~28 10 COMB LCCOMB_X23_Y20_N4 4 " "Info: 10: + IC(0.301 ns) + CELL(0.053 ns) = 3.394 ns; Loc. = LCCOMB_X23_Y20_N4; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~28'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { Ula32:Alu|carry_temp[15]~32 Ula32:Alu|carry_temp[17]~28 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 3.657 ns Ula32:Alu\|carry_temp\[19\]~24 11 COMB LCCOMB_X23_Y20_N0 4 " "Info: 11: + IC(0.210 ns) + CELL(0.053 ns) = 3.657 ns; Loc. = LCCOMB_X23_Y20_N0; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~24'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:Alu|carry_temp[17]~28 Ula32:Alu|carry_temp[19]~24 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 3.924 ns Ula32:Alu\|carry_temp\[21\]~20 12 COMB LCCOMB_X23_Y20_N12 4 " "Info: 12: + IC(0.214 ns) + CELL(0.053 ns) = 3.924 ns; Loc. = LCCOMB_X23_Y20_N12; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~20'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:Alu|carry_temp[19]~24 Ula32:Alu|carry_temp[21]~20 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.053 ns) 4.356 ns Ula32:Alu\|carry_temp\[23\]~16 13 COMB LCCOMB_X23_Y20_N24 4 " "Info: 13: + IC(0.379 ns) + CELL(0.053 ns) = 4.356 ns; Loc. = LCCOMB_X23_Y20_N24; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~16'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { Ula32:Alu|carry_temp[21]~20 Ula32:Alu|carry_temp[23]~16 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.053 ns) 4.717 ns Ula32:Alu\|carry_temp\[25\]~12 14 COMB LCCOMB_X23_Y20_N20 4 " "Info: 14: + IC(0.308 ns) + CELL(0.053 ns) = 4.717 ns; Loc. = LCCOMB_X23_Y20_N20; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~12'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.361 ns" { Ula32:Alu|carry_temp[23]~16 Ula32:Alu|carry_temp[25]~12 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 4.975 ns Ula32:Alu\|carry_temp\[27\]~8 15 COMB LCCOMB_X23_Y20_N16 4 " "Info: 15: + IC(0.205 ns) + CELL(0.053 ns) = 4.975 ns; Loc. = LCCOMB_X23_Y20_N16; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~8'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:Alu|carry_temp[25]~12 Ula32:Alu|carry_temp[27]~8 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.053 ns) 5.679 ns Ula32:Alu\|carry_temp\[29\]~4 16 COMB LCCOMB_X22_Y16_N16 6 " "Info: 16: + IC(0.651 ns) + CELL(0.053 ns) = 5.679 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~4'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { Ula32:Alu|carry_temp[27]~8 Ula32:Alu|carry_temp[29]~4 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.053 ns) 6.285 ns Ula32:Alu\|Mux1~0 17 COMB LCCOMB_X23_Y15_N8 3 " "Info: 17: + IC(0.553 ns) + CELL(0.053 ns) = 6.285 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 3; COMB Node = 'Ula32:Alu\|Mux1~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { Ula32:Alu|carry_temp[29]~4 Ula32:Alu|Mux1~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.281 ns) + CELL(2.124 ns) 10.690 ns AluResult\[30\] 18 PIN PIN_U7 0 " "Info: 18: + IC(2.281 ns) + CELL(2.124 ns) = 10.690 ns; Loc. = PIN_U7; Fanout = 0; PIN Node = 'AluResult\[30\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.405 ns" { Ula32:Alu|Mux1~0 AluResult[30] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.297 ns ( 30.84 % ) " "Info: Total cell delay = 3.297 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.393 ns ( 69.16 % ) " "Info: Total interconnect delay = 7.393 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.690 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] Ula32:Alu|Mux61~0 Ula32:Alu|carry_temp[3]~56 Ula32:Alu|carry_temp[5]~52 Ula32:Alu|carry_temp[7]~48 Ula32:Alu|carry_temp[9]~44 Ula32:Alu|carry_temp[11]~40 Ula32:Alu|carry_temp[13]~36 Ula32:Alu|carry_temp[15]~32 Ula32:Alu|carry_temp[17]~28 Ula32:Alu|carry_temp[19]~24 Ula32:Alu|carry_temp[21]~20 Ula32:Alu|carry_temp[23]~16 Ula32:Alu|carry_temp[25]~12 Ula32:Alu|carry_temp[27]~8 Ula32:Alu|carry_temp[29]~4 Ula32:Alu|Mux1~0 AluResult[30] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.690 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} Ula32:Alu|Mux61~0 {} Ula32:Alu|carry_temp[3]~56 {} Ula32:Alu|carry_temp[5]~52 {} Ula32:Alu|carry_temp[7]~48 {} Ula32:Alu|carry_temp[9]~44 {} Ula32:Alu|carry_temp[11]~40 {} Ula32:Alu|carry_temp[13]~36 {} Ula32:Alu|carry_temp[15]~32 {} Ula32:Alu|carry_temp[17]~28 {} Ula32:Alu|carry_temp[19]~24 {} Ula32:Alu|carry_temp[21]~20 {} Ula32:Alu|carry_temp[23]~16 {} Ula32:Alu|carry_temp[25]~12 {} Ula32:Alu|carry_temp[27]~8 {} Ula32:Alu|carry_temp[29]~4 {} Ula32:Alu|Mux1~0 {} AluResult[30] {} } { 0.000ns 0.386ns 0.280ns 0.301ns 0.205ns 0.232ns 0.367ns 0.305ns 0.215ns 0.301ns 0.210ns 0.214ns 0.379ns 0.308ns 0.205ns 0.651ns 0.553ns 2.281ns } { 0.000ns 0.053ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { clock Controle:Controle|ALUSrcB[2] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.537 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[2] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} } { 0.000ns 0.000ns 1.309ns 0.490ns 1.997ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.690 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] Ula32:Alu|Mux61~0 Ula32:Alu|carry_temp[3]~56 Ula32:Alu|carry_temp[5]~52 Ula32:Alu|carry_temp[7]~48 Ula32:Alu|carry_temp[9]~44 Ula32:Alu|carry_temp[11]~40 Ula32:Alu|carry_temp[13]~36 Ula32:Alu|carry_temp[15]~32 Ula32:Alu|carry_temp[17]~28 Ula32:Alu|carry_temp[19]~24 Ula32:Alu|carry_temp[21]~20 Ula32:Alu|carry_temp[23]~16 Ula32:Alu|carry_temp[25]~12 Ula32:Alu|carry_temp[27]~8 Ula32:Alu|carry_temp[29]~4 Ula32:Alu|Mux1~0 AluResult[30] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.690 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] {} Ula32:Alu|Mux61~0 {} Ula32:Alu|carry_temp[3]~56 {} Ula32:Alu|carry_temp[5]~52 {} Ula32:Alu|carry_temp[7]~48 {} Ula32:Alu|carry_temp[9]~44 {} Ula32:Alu|carry_temp[11]~40 {} Ula32:Alu|carry_temp[13]~36 {} Ula32:Alu|carry_temp[15]~32 {} Ula32:Alu|carry_temp[17]~28 {} Ula32:Alu|carry_temp[19]~24 {} Ula32:Alu|carry_temp[21]~20 {} Ula32:Alu|carry_temp[23]~16 {} Ula32:Alu|carry_temp[25]~12 {} Ula32:Alu|carry_temp[27]~8 {} Ula32:Alu|carry_temp[29]~4 {} Ula32:Alu|Mux1~0 {} AluResult[30] {} } { 0.000ns 0.386ns 0.280ns 0.301ns 0.205ns 0.232ns 0.367ns 0.305ns 0.215ns 0.301ns 0.210ns 0.214ns 0.379ns 0.308ns 0.205ns 0.651ns 0.553ns 2.281ns } { 0.000ns 0.053ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:Controle\|LSControl\[1\] reset clock -0.888 ns register " "Info: th for register \"Controle:Controle\|LSControl\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.888 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.915 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.618 ns) 2.915 ns Controle:Controle\|LSControl\[1\] 2 REG LCFF_X15_Y15_N25 5 " "Info: 2: + IC(1.443 ns) + CELL(0.618 ns) = 2.915 ns; Loc. = LCFF_X15_Y15_N25; Fanout = 5; REG Node = 'Controle:Controle\|LSControl\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { clock Controle:Controle|LSControl[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.50 % ) " "Info: Total cell delay = 1.472 ns ( 50.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.443 ns ( 49.50 % ) " "Info: Total interconnect delay = 1.443 ns ( 49.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clock Controle:Controle|LSControl[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clock {} clock~combout {} Controle:Controle|LSControl[1] {} } { 0.000ns 0.000ns 1.443ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.952 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 57 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 57; PIN Node = 'reset'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.225 ns) 2.533 ns Controle:Controle\|LSControl\[1\]~0 2 COMB LCCOMB_X15_Y15_N6 1 " "Info: 2: + IC(1.434 ns) + CELL(0.225 ns) = 2.533 ns; Loc. = LCCOMB_X15_Y15_N6; Fanout = 1; COMB Node = 'Controle:Controle\|LSControl\[1\]~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { reset Controle:Controle|LSControl[1]~0 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.225 ns) 2.969 ns Controle:Controle\|LSControl\[1\]~1 3 COMB LCCOMB_X15_Y15_N18 2 " "Info: 3: + IC(0.211 ns) + CELL(0.225 ns) = 2.969 ns; Loc. = LCCOMB_X15_Y15_N18; Fanout = 2; COMB Node = 'Controle:Controle\|LSControl\[1\]~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { Controle:Controle|LSControl[1]~0 Controle:Controle|LSControl[1]~1 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.746 ns) 3.952 ns Controle:Controle\|LSControl\[1\] 4 REG LCFF_X15_Y15_N25 5 " "Info: 4: + IC(0.237 ns) + CELL(0.746 ns) = 3.952 ns; Loc. = LCFF_X15_Y15_N25; Fanout = 5; REG Node = 'Controle:Controle\|LSControl\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { Controle:Controle|LSControl[1]~1 Controle:Controle|LSControl[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.070 ns ( 52.38 % ) " "Info: Total cell delay = 2.070 ns ( 52.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.882 ns ( 47.62 % ) " "Info: Total interconnect delay = 1.882 ns ( 47.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.952 ns" { reset Controle:Controle|LSControl[1]~0 Controle:Controle|LSControl[1]~1 Controle:Controle|LSControl[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "3.952 ns" { reset {} reset~combout {} Controle:Controle|LSControl[1]~0 {} Controle:Controle|LSControl[1]~1 {} Controle:Controle|LSControl[1] {} } { 0.000ns 0.000ns 1.434ns 0.211ns 0.237ns } { 0.000ns 0.874ns 0.225ns 0.225ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clock Controle:Controle|LSControl[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clock {} clock~combout {} Controle:Controle|LSControl[1] {} } { 0.000ns 0.000ns 1.443ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.952 ns" { reset Controle:Controle|LSControl[1]~0 Controle:Controle|LSControl[1]~1 Controle:Controle|LSControl[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "3.952 ns" { reset {} reset~combout {} Controle:Controle|LSControl[1]~0 {} Controle:Controle|LSControl[1]~1 {} Controle:Controle|LSControl[1] {} } { 0.000ns 0.000ns 1.434ns 0.211ns 0.237ns } { 0.000ns 0.874ns 0.225ns 0.225ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 137 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 25 11:05:17 2021 " "Info: Processing ended: Thu Mar 25 11:05:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
