<module name="DSS0_COMMON1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DSS0_COMMON1_DISPC_IRQ_EOI" acronym="DSS0_COMMON1_DISPC_IRQ_EOI" offset="0x0" width="32" description="End Of Interrupt number The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="Software End Of Interrupt [EOI] control if pulse interrupts are used. Write 1 to acknowledge interrupt 0h = Write-0 : No action 1h = Write-1 : End-of-Interrupt" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_COMMON1_DISPC_IRQSTATUS_RAW" acronym="DSS0_COMMON1_DISPC_IRQSTATUS_RAW" offset="0x4" width="32" description="RAW Interrupt status. Raw status is set even if interrupt is not enabled. Write 1 to set the RAW status">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ STATUS. Register indicates the VIDEO pipeline[s] interrupt events. Bit [5] is for VIDL1 pipeline. Bit [4] is for VID pipeline. 0h = Write-0 : No action, Read-0 : No event pending 1h = Write-1 : Set event, Read-1 : IRQ event pending" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ STATUS. Register indicates the Video Port[s] interrupt events. Bit [1] is for VP2. Bit [0] is for VP1. 0h = Write-0 : No action, Read-0 : No event pending 1h = Write-1 : Set event, Read-1 : IRQ event pending" range="" rwaccess="RW1S"/>
  </register>
  <register id="DSS0_COMMON1_DISPC_IRQSTATUS" acronym="DSS0_COMMON1_DISPC_IRQSTATUS" offset="0x8" width="32" description="Interrupt status. Enabled status, isn't set unless event is enabled. Write 1 to clear the status after interrupt has been serviced. RAW status also gets cleared, i.e. even if not enabled">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ STATUS. Register indicates the VIDEO pipeline[s] interrupt events. Bit [5] is for VIDL1 pipeline. Bit [4] is for VID pipeline. 0h = Write-0 : No action, Read-0 : No event pending 1h = Write-1 : Clear pending event, if any, Read-1 : IRQ event pending" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ STATUS. Register indicates the Video Port[s] interrupt events. Bit [1] is for VP2. Bit [0] is for VP1. 0h = Write-0 : No action, Read-0 : No event pending 1h = Write-1 : Clear pending event, if any, Read-1 : IRQ event pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON1_DISPC_IRQENABLE_SET" acronym="DSS0_COMMON1_DISPC_IRQENABLE_SET" offset="0xC" width="32" description="SET Interrupt enable. Write 1 to set interrupt enable. Readout equal to corresponding _CLR register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SET_VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ Bit [5] is for VIDL1 pipeline. Bit [4] is for VID pipeline. 0h = Write-0 : No action, Read-0 : Interrupt Disabled 1h = Write-1 : Enable interrupt, Read-1 : Interrupt Enabled" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SET_VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ Bit [1] is for VP2. Bit [0] is for VP1. 0h = Write-0 : No action, Read-0 : Interrupt Disabled 1h = Write-1 : Enable interrupt, Read-1 : Interrupt Enabled" range="" rwaccess="RW1S"/>
  </register>
  <register id="DSS0_COMMON1_DISPC_IRQENABLE_CLR" acronym="DSS0_COMMON1_DISPC_IRQENABLE_CLR" offset="0x10" width="32" description="CLR Interrupt enable. Write 1 to clear interrupt enable">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLR_VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ Bit [5] is for VIDL1 pipeline. Bit [4] is for VID pipeline. 0h = Write-0 : No action, Read-0 : Interrupt Disabled 1h = Write-1 : Clear interrupt, Read-1 : Interrupt Enabled" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLR_VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ Bit [1] is for VP2. Bit [0] is for VP1. 0h = Write-0 : No action, Read-0 : Interrupt Disabled 1h = Write-1 : Clear interrupt, Read-1 : Interrupt Enabled" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON1_VID_IRQENABLE_0" acronym="DSS0_COMMON1_VID_IRQENABLE_0" offset="0x14" width="32" description="This register allows to mask/unmask the VID_0 internal sources of interrupt, on an event-by-event basis">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON1_VID_IRQENABLE_1" acronym="DSS0_COMMON1_VID_IRQENABLE_1" offset="0x18" width="32" description="This register allows to mask/unmask the VIDL_0 internal sources of interrupt, on an event-by-event basis">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON1_VID_IRQSTATUS_0" acronym="DSS0_COMMON1_VID_IRQSTATUS_0" offset="0x24" width="32" description="This register groups all the status of the VID_0 internal events that generate an interrupt. Write 1 to a clear a bit field">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON1_VID_IRQSTATUS_1" acronym="DSS0_COMMON1_VID_IRQSTATUS_1" offset="0x28" width="32" description="This register groups all the status of the VID_0 internal events that generate an interrupt. Write 1 to a clear a bit field">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON1_VP_IRQENABLE_0" acronym="DSS0_COMMON1_VP_IRQENABLE_0" offset="0x34" width="32" description="This register allows to mask/unmask the VP_0 internal sources of interrupt, on an event-by-event basis">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region. Bit [9] is for safety region 3. Bit [8] is for safety region 2. Bit [7] is for safety region 1. Bit [6] is for safety region 0. 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON1_VP_IRQENABLE_1" acronym="DSS0_COMMON1_VP_IRQENABLE_1" offset="0x38" width="32" description="This register allows to mask/unmask the VP_1 internal sources of interrupt, on an event-by-event basis">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region. Bit [9] is for safety region 3. Bit [8] is for safety region 2. Bit [7] is for safety region 1. Bit [6] is for safety region 0. 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent 0h = Event is masked 1h = Event generates an interrupt when it occurs" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON1_VP_IRQSTATUS_0" acronym="DSS0_COMMON1_VP_IRQSTATUS_0" offset="0x40" width="32" description="This register groups all the status of the VP_0 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region. Bit [9] is for safety region 3. Bit [8] is for safety region 2. Bit [7] is for safety region 1. Bit [6] is for safety region 0. 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON1_VP_IRQSTATUS_1" acronym="DSS0_COMMON1_VP_IRQSTATUS_1" offset="0x44" width="32" description="This register groups all the status of the VP_1 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region. Bit [9] is for safety region 3. Bit [8] is for safety region 2. Bit [7] is for safety region 1. Bit [6] is for safety region 0. 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
    <bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent 0h = Write: Status is unchanged, Read: Event is not pending 1h = Write: Status is reset, Read: Event is Pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON1_DISPC_SECURE" acronym="DSS0_COMMON1_DISPC_SECURE" offset="0x54" width="32" description="Security bit settings for different DISPC sub-modules">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OVR_SECURE" width="2" begin="16" end="15" resetval="0x0" description="Secure bit for OVR Bit [16] is for OVR2. Bit [15] is for OVR1. 0h = Secure bit is reset 1h = Secure bit is set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VID_SECURE" width="2" begin="5" end="4" resetval="0x0" description="Secure bit for VID Bit [5] is for VIDL1 pipeline. Bit [4] is for VID pipeline. 0h = Secure bit is reset 1h = Secure bit is set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VP_SECURE" width="2" begin="1" end="0" resetval="0x0" description="Secure bit for VP Bit [1] is for VP2. Bit [0] is for VP1. 0h = Secure bit is reset 1h = Secure bit is set" range="" rwaccess="RW"/>
  </register>
</module>
