`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 12/08/2025 03:32:10 PM
// Design Name: 
// Module Name: controller
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module FND_cntr(
    input clk, reset_p,
    input [15:0] fnd_value,
    output [7:0] seg,
    output reg [3:0] com);
    
    reg [16:0] clk_div;
    always @(posedge clk)clk_div = clk_div + 1;
    
    wire clk_div_ed;
    edge_detector_n ed_com(.clk(clk), .reset_p(reset_p),
                    .cp(clk_div[16]), .p_edge(clk_div_ed));
    
    always @(posedge clk or posedge reset_p)begin
        if(reset_p)com = 4'b1110;
        else if(clk_div_ed)begin
            if(com[0] + com[1] + com[2] + com[3] != 3) com = 4'b1110;
            else com = {com[2:0], com[3]};
        end
    end
    reg [3:0] digit_value;
    always @(posedge clk, posedge reset_p)begin
        if(reset_p)digit_value = 0;
        else begin
            case(com)
                4'b1110: digit_value = fnd_value[3:0];
                4'b1101: digit_value = fnd_value[7:4];
                4'b1011: digit_value = fnd_value[11:8];
                4'b0111: digit_value = fnd_value[15:12];
            endcase
        end
    end
    seg_decoder dec(.hex_value(digit_value), .seg(seg));
    
endmodule

module button_cntr(
    input clk, reset_p, btn,
    output btn_pedge, btn_nedge);
    
    reg [15:0] cnt_sysclk;
    reg debounced_btn;
    always @(posedge clk, posedge reset_p)begin
        if(reset_p)begin
            cnt_sysclk = 0;
            debounced_btn = 0;
        end
        else begin
            if(cnt_sysclk[15])begin
                debounced_btn = btn;
                cnt_sysclk = 0;
            end
            else cnt_sysclk = cnt_sysclk + 1;
        end
    end
    
    edge_detector_n ed(.clk(clk), .reset_p(reset_p),
                       .cp(debounced_btn), .p_edge(btn_pedge), .n_edge(btn_nedge));
endmodule

module freq_generator(
    input clk, reset_p,
    output reg trans_cp);
    
    
    parameter FREQ = 1_000_000;
    parameter SYS_FREQ = 100_000_000;
    parameter HALF_PERIOD = SYS_FREQ / FREQ / 2 - 1;
    integer cnt;
    always @(posedge clk, posedge reset_p)begin
        if(reset_p)begin
            cnt = 0;
            trans_cp = 0;
        end
        else begin
            if(cnt >= HALF_PERIOD)begin
                cnt = 0;
                trans_cp = ~trans_cp;
            end
            else cnt = cnt + 1;
        end
    end

endmodule

module pwm_Nfreq_Nstep(
    input clk, reset_p,
    input [31:0] duty,
    output reg pwm);

    parameter SYS_CLK_FREQ = 100_000_000;
    parameter PWM_FREQ = 10_000;
    parameter DUTY_STEP = 200;
    parameter temp = SYS_CLK_FREQ / (PWM_FREQ * DUTY_STEP) / 2 - 1;
    
    integer cnt;
    reg pwm_freqXstep;
    always @(posedge clk, posedge reset_p)begin
        if(reset_p)begin
            cnt = 0;
            pwm_freqXstep = 0;
        end
        else begin
            if(cnt >= temp)begin
                cnt = 0;
                pwm_freqXstep = ~pwm_freqXstep;
            end
            else cnt = cnt + 1;
        end
    end
    wire pwm_freqXstep_pedge;
    edge_detector_n ed(.clk(clk), .reset_p(reset_p),
                       .cp(pwm_freqXstep), .p_edge(pwm_freqXstep_pedge));
                       
    integer cnt_duty;
    always @(posedge clk, posedge reset_p)begin
        if(reset_p)begin
            cnt_duty = 0;
            pwm = 0;
        end
        else if(pwm_freqXstep_pedge)begin
            if(cnt_duty >= DUTY_STEP-1)cnt_duty = 0;
            else cnt_duty = cnt_duty + 1;
            
            if(cnt_duty < duty)pwm = 1;
            else pwm = 0;
        end
    end
endmodule

module hc_sr04_cntr(
    input clk, reset_p,
    input echo,
    output reg trig,
    output reg [8:0] distance_cm);
    
    localparam time_1cm = 58;

    integer cnt_sysclk, cnt_sysclk0, cnt_usec;
    reg count_usec_e; 
    reg [8:0] cnt_cm; 
    always @(posedge clk, posedge reset_p)begin
        if(reset_p)begin
            cnt_sysclk0 = 0;
            cnt_usec = 0;
            cnt_cm = 0;
        end
        else if(count_usec_e)begin
            if(cnt_sysclk0 >= 99)begin
                cnt_sysclk0 = 0;
                if(cnt_usec >= time_1cm - 1)begin
                    cnt_usec = 0;
                    cnt_cm = cnt_cm + 1;
                end
                else cnt_usec = cnt_usec + 1;
            end
            else cnt_sysclk0 = cnt_sysclk0 + 1;
        end
        else begin
            cnt_sysclk0 = 0;
            cnt_usec = 0;
            cnt_cm = 0;
        end
    end
    
    always @(posedge clk)cnt_sysclk = cnt_sysclk + 1;
    wire cnt26_pedge, cnt9_pedge;
    edge_detector_n ed26(.clk(clk), .reset_p(reset_p),
                       .cp(cnt_sysclk[24]), .p_edge(cnt26_pedge));
    edge_detector_n ed9(.clk(clk), .reset_p(reset_p),
                       .cp(cnt_sysclk[9]), .p_edge(cnt9_pedge));
                       
    always @(posedge clk, posedge reset_p)begin
        if(reset_p)trig = 0;
        else if(cnt26_pedge)trig = 1;
        else if(cnt9_pedge)trig = 0;
    end
    
    wire echo_pedge, echo_nedge;
    edge_detector_n ed_echo(.clk(clk), .reset_p(reset_p),
                       .cp(echo), .p_edge(echo_pedge), .n_edge(echo_nedge));
                     
    always @(posedge clk, posedge reset_p)begin
        if(reset_p)begin
            distance_cm = 0;
            count_usec_e = 0;
        end
        else if(echo_pedge)begin
            count_usec_e = 1;
        end
        else if(echo_nedge)begin
            distance_cm = cnt_cm;
            count_usec_e = 0;
        end
    end
endmodule

module dht11_cntr(
    input clk, reset_p,
    inout dht11_data,
    output reg [7:0] humidity, temperature,
    output [15:0] led);

    localparam S_IDLE       = 6'b00_0001;
    localparam S_LOW_18MS   = 6'b00_0010;
    localparam S_HIGH_20US  = 6'b00_0100;
    localparam S_LOW_80US   = 6'b00_1000;
    localparam S_HIGH_80US  = 6'b01_0000;
    localparam S_READ_DATA  = 6'b10_0000;
    
    localparam S_WAIT_PEDGE = 2'b01;
    localparam S_WAIT_NEDGE = 2'b10;
    
    wire clk_usec_nedge;
    clock_usec usec_clk(.clk(clk), .reset_p(reset_p), 
                        .clk_usec_nedge(clk_usec_nedge));
    
    reg [21:0] count_usec;
    reg count_usec_e;
    always @(negedge clk, posedge reset_p)begin
        if(reset_p)count_usec = 0;
        else if(clk_usec_nedge && count_usec_e)count_usec = count_usec + 1;
        else if(!count_usec_e)count_usec = 0;
    end
    
    wire dht_nedge, dht_pedge;
    edge_detector_p ed(.clk(clk), .reset_p(reset_p),
                       .cp(dht11_data), .p_edge(dht_pedge),
                       .n_edge(dht_nedge));
    reg dht11_data_buffer, dht11_data_out_e;
    assign dht11_data = dht11_data_out_e ? dht11_data_buffer : 'bz;  
    
    reg [5:0] state, next_state;
    always @(negedge clk, posedge reset_p)begin
        if(reset_p)state = S_IDLE;
        else state = next_state;
    end  
    assign led[5:0] = state;
    reg [39:0] temp_data;
    reg [5:0] cnt_data;
    assign led[15:10] = cnt_data;
    reg [1:0] read_state;
    always @(posedge clk, posedge reset_p)begin
        if(reset_p)begin
            next_state = S_IDLE;
            temp_data = 0;
            cnt_data = 0;
            count_usec_e = 0;
            dht11_data_out_e = 0;
            dht11_data_buffer = 0;
            read_state = S_WAIT_PEDGE;
        end
        else begin
            case(state)
                S_IDLE:begin
                    if(count_usec < 22'd3_000_000)begin
                        count_usec_e = 1;
                        dht11_data_out_e = 0;
                    end
                    else begin
                        count_usec_e = 0;
                        next_state = S_LOW_18MS;
                    end
                end
                S_LOW_18MS:begin
                    if(count_usec < 22'd20_000)begin
                        count_usec_e = 1;
                        dht11_data_out_e = 1;
                        dht11_data_buffer = 0;
                    end
                    else begin
                        count_usec_e = 0;
                        dht11_data_out_e = 0;
                        next_state = S_HIGH_20US;
                    end
                end 
                S_HIGH_20US:begin
                    if(dht_nedge)begin
                        count_usec_e = 0;
                        next_state = S_LOW_80US;
                    end
                end
                S_LOW_80US:begin
                    if(dht_pedge)begin
                        next_state = S_HIGH_80US;
                    end
                end
                S_HIGH_80US:begin
                    if(dht_nedge)begin
                        next_state = S_READ_DATA;
                    end
                end
                S_READ_DATA:begin
                    case(read_state)
                        S_WAIT_PEDGE:begin
                            if(dht_pedge)read_state = S_WAIT_NEDGE;
                            count_usec_e = 0;
                        end
                        S_WAIT_NEDGE:begin
                            count_usec_e = 1;
                            if(dht_nedge)begin
                                if(count_usec < 50) temp_data = {temp_data[38:0], 1'b0};
                                else temp_data = {temp_data[38:0], 1'b1};
                                cnt_data = cnt_data + 1;
                                read_state = S_WAIT_PEDGE;
                            end
                        end
                        default: read_state = S_WAIT_PEDGE;
                    endcase
                    if(cnt_data >= 40)begin
                        next_state = S_IDLE;
                        cnt_data = 0;
                        
                        humidity = temp_data[39:32];
                        temperature = temp_data[23:16];        
                    end
                end
                default: next_state = S_IDLE;
            endcase
        end
    end              
    
endmodule

//module I2C_master(
//    input clk, reset_p,
//    input [6:0] addr,
//    input [7:0] data,
//    input rd_wr, comm_start,
//    output reg scl, sda,
//    output reg busy,
//    output [15:0] led);

//    localparam IDLE         = 7'b000_0001;
//    localparam COMM_START   = 7'b000_0010;
//    localparam SEND_ADDR    = 7'b000_0100;
//    localparam RD_ACK       = 7'b000_1000;
//    localparam SEND_DATA    = 7'b001_0000;
//    localparam SCL_STOP     = 7'b010_0000;
//    localparam COMM_STOP    = 7'b100_0000;

//    wire clk_usec_nedge;
//    clock_usec usec_clk(.clk(clk), .reset_p(reset_p), 
//                        .clk_usec_nedge(clk_usec_nedge));

//    wire comm_start_pedge;
//    edge_detector_p ed_start(.clk(clk), .reset_p(reset_p),
//                       .cp(comm_start), .p_edge(comm_start_pedge));
                       
//    wire scl_pedge, scl_nedge;
//    edge_detector_p ed_scl(.clk(clk), .reset_p(reset_p),
//                       .cp(scl), .p_edge(scl_pedge),
//                       .n_edge(scl_nedge));
    
//    reg [2:0] count_usec5;
//    reg scl_e;
//    always @(posedge clk, posedge reset_p)begin
//        if(reset_p)begin
//            count_usec5 = 0;
//            scl = 1;
//        end
//        else if(scl_e)begin
//            if(clk_usec_nedge)begin
//                if(count_usec5 >= 4)begin
//                    count_usec5 = 0;
//                    scl = ~scl;
//                end
//                else count_usec5 = count_usec5 + 1;
//            end
//        end
//        else if(!scl_e)begin
//            count_usec5 = 0;
//            scl = 1;
//        end
//    end
    
//    reg [6:0] state, next_state;
//    always @(negedge clk, posedge reset_p)begin
//        if(reset_p)state = IDLE;
//        else state = next_state;
//    end

//    wire [7:0] addr_rw;
//    assign addr_rw = {addr, rd_wr};
//    reg [2:0] cnt_bit;
//    reg stop_flag;
//    always @(posedge clk, posedge reset_p)begin
//        if(reset_p)begin
//            next_state = IDLE;
//            scl_e = 0;
//            sda = 0;
//            cnt_bit = 7;
//            stop_flag = 0;
//            busy = 0;
//        end
//        else begin
//            case(state)
//                IDLE      :begin
//                    busy = 0;
//                    scl_e = 0;
//                    sda = 1;
//                    if(comm_start_pedge)next_state = COMM_START;
//                end
//                COMM_START:begin
//                    busy = 1;
//                    sda = 0;
//                    next_state = SEND_ADDR;
//                end
//                SEND_ADDR :begin
//                    scl_e = 1;
//                    if(scl_nedge)sda = addr_rw[cnt_bit];
//                    if(scl_pedge)begin
//                        if(cnt_bit == 0)begin
//                            cnt_bit =7;
//                            next_state = RD_ACK;
//                        end
//                        else cnt_bit = cnt_bit - 1;
//                    end
//                end
//                RD_ACK    :begin
//                    if(scl_nedge)sda = 'bz;
//                    if(scl_pedge)begin
//                        if(stop_flag)begin
//                            stop_flag = 0;
//                            next_state = SCL_STOP;
//                        end
//                        else begin
//                            stop_flag = 1;
//                            next_state = SEND_DATA;
//                        end
//                    end
//                end
//                SEND_DATA :begin
//                    if(scl_nedge)sda = data[cnt_bit];
//                    if(scl_pedge)begin
//                        if(cnt_bit == 0)begin
//                            cnt_bit =7;
//                            next_state = RD_ACK;
//                        end
//                        else cnt_bit = cnt_bit - 1;
//                    end
//                end
//                SCL_STOP  :begin
//                    if(scl_nedge)sda = 0;
//                    if(scl_pedge)next_state = COMM_STOP;
//                end
//                COMM_STOP :begin
//                    if(count_usec5 >= 3)begin
//                        scl_e = 0;
//                        sda = 1;
//                        next_state = IDLE;
//                    end
//                end
//                default   :next_state = IDLE;
//            endcase
//        end
//    end
//endmodule

//module i2c_lcd_send_byte(
//    input clk, reset_p,
//    input [6:0] addr, 
//    input [7:0] send_buffer,
//    input send, rs,
//    output scl, sda,
//    output reg busy,
//    output[15:0] led);

//    localparam IDLE                     = 6'b00_0001;
//    localparam SEND_HIGH_NIBBLE_DISABLE = 6'b00_0010;
//    localparam SEND_HIGH_NIBBLE_ENABLE  = 6'b00_0100;
//    localparam SEND_LOW_NIBBLE_DISABLE  = 6'b00_1000;
//    localparam SEND_LOW_NIBBLE_ENABLE   = 6'b01_0000;
//    localparam SEND_DISABLE             = 6'b10_0000;
    
//    wire clk_usec_nedge;
//    clock_usec usec_clk(.clk(clk), .reset_p(reset_p), 
//                        .clk_usec_nedge(clk_usec_nedge));
//    wire send_pedge;
//    edge_detector_p ed_start(.clk(clk), .reset_p(reset_p),
//                       .cp(send), .p_edge(send_pedge));
                       
//    reg [21:0] count_usec;
//    reg count_usec_e;
//    always @(negedge clk, posedge reset_p)begin
//        if(reset_p)count_usec = 0;
//        else if(clk_usec_nedge && count_usec_e)count_usec = count_usec + 1;
//        else if(!count_usec_e)count_usec = 0;
//    end 
                     
//    reg [7:0] data;
//    reg comm_start;
//    wire i2c_busy;
//    I2C_master master(clk, reset_p, addr, data, 1'b0, 
//                                comm_start, scl, sda, i2c_busy, led);                   
    
//    reg [5:0] state, next_state;
//    always @(negedge clk, posedge reset_p)begin
//        if(reset_p)state = IDLE;
//        else state = next_state;
//    end
    
//    always @(posedge clk, posedge reset_p)begin
//        if(reset_p)begin
//            next_state = IDLE;
//            comm_start = 0;
//            count_usec_e = 0;
//            data = 0;
//            busy = 0;
//        end
//        else begin
//            case(state)
//                IDLE                    :begin
//                    busy = 0;
//                    if(send_pedge)begin
//                        busy = 1;
//                        next_state = SEND_HIGH_NIBBLE_DISABLE;
//                    end
//                end
//                SEND_HIGH_NIBBLE_DISABLE:begin
//                    if(count_usec >= 22'd200)begin
//                        comm_start = 0;
//                        next_state =  SEND_HIGH_NIBBLE_ENABLE;
//                        count_usec_e = 0;
//                    end
//                    else begin
//                              //d7 d6 d5 d4  BL en, rw, rs    
//                        data = {send_buffer[7:4], 3'b100, rs};
//                        comm_start = 1;
//                        count_usec_e = 1;
//                    end
//                end
//                SEND_HIGH_NIBBLE_ENABLE :begin
//                    if(count_usec >= 22'd200)begin
//                        comm_start = 0;
//                        next_state = SEND_LOW_NIBBLE_DISABLE;
//                        count_usec_e = 0;
//                    end
//                    else begin
//                        data = {send_buffer[7:4], 3'b110, rs};
//                        comm_start = 1;
//                        count_usec_e = 1;
//                    end
//                end
//                SEND_LOW_NIBBLE_DISABLE :begin
//                    if(count_usec >= 22'd200)begin
//                        comm_start = 0;
//                        next_state =  SEND_LOW_NIBBLE_ENABLE;
//                        count_usec_e = 0;
//                    end
//                    else begin
//                        data = {send_buffer[3:0], 3'b100, rs};
//                        comm_start = 1;
//                        count_usec_e = 1;
//                    end
//                end
//                SEND_LOW_NIBBLE_ENABLE  :begin
//                    if(count_usec >= 22'd200)begin
//                        comm_start = 0;
//                        next_state = SEND_DISABLE;
//                        count_usec_e = 0;
//                    end
//                    else begin
//                        data = {send_buffer[3:0], 3'b110, rs};
//                        comm_start = 1;
//                        count_usec_e = 1;
//                    end
//                end
//                SEND_DISABLE            :begin
//                    if(count_usec >= 22'd200)begin
//                        comm_start = 0;
//                        next_state = IDLE;
//                        count_usec_e = 0;
//                    end
//                    else begin
//                        data = {send_buffer[3:0], 3'b100, rs};
//                        comm_start = 1;
//                        count_usec_e = 1;
//                    end
//                end
//                default: next_state = IDLE;
//            endcase
//        end
//    end
                       
//endmodule

module I2C_master(
    input clk, reset_p,
    input [6:0] addr,
    input [7:0] data,
    input rd_wr, comm_start,
    output reg scl, sda,
    output reg busy,
    output [15:0] led);

    
    //4ê°€ì§€ ìƒíƒœ
    localparam IDLE         = 7'b000_0001;
    localparam COMM_STAR    = 7'b000_0010;
    localparam SEND_ADDR    = 7'b000_0100;
    localparam RD_ACK       = 7'b000_1000;
    localparam SEND_DATA    = 7'b001_0000;
    localparam SCL_STOP     = 7'b010_0000;
    localparam COMM_STOP    = 7'b100_0000;

    //ì•„ì´ë“¤ ìƒíƒœ ì „ë¶€ë‹¤ HIGH ìœ ì§€í•´ì•¼í•¨
    //SDA, SCLë‘˜ë‹¤
    //SEND_ADDR ë°ì´í„° ì£¼ì†Œ 7ë¹„íŠ¸ 
    //COMM_STAR , SDA = LOWë¡œ ë“œë‹¤ìŒ ë°ì´í„° 8ê°œ 

    //RD_ACK ìŠ¬ë ˆì´ë¸Œê°€ ì—‘ì„ ë³´ë‚´ì˜´ í•˜ì´ê°€ ë””í´íŠ¸ ê·¸ëž˜ì„œ ë¡œìš°ê°€ ì˜¤ë©´ ì½ìŒ
    //SEND_DATA ë°ì´í„° 8ê°œ ë³´ë‚´ëŠ” ìƒíƒœ 
    //RD_ACK í•œë²ˆë” í•˜ê³  í¬ë½ì„  ë©ˆì¶¤ 
    //í´ë½ ë©ˆì¶¤ ìƒíƒœì—ì„œ í•˜ì´ ë¥¼ í•œë²ˆ ì¤˜ì•¼í•¨ 
    //ìŠ¤íƒ‘ ë¹„íŠ¸ 
    
    
    //us ì‚¬ìš© 
    wire clk_usec_nedge;    //1us falling
    clock_usec usec_clk(
                    .clk(clk), 
                    .reset_p(reset_p),
                    .clk_usec_nedge(clk_usec_nedge));

    
    wire comm_start_pedge;
    edge_detector_p ed_start(
                    .clk(clk), 
                    .reset_p(reset_p),
                    .cp(comm_start),
                    .p_edge(comm_start_pedge));
                    
    
    wire scl_nedge, scl_pedge;
    edge_detector_p ed_scl(
                    .clk(clk), 
                    .reset_p(reset_p),
                    .cp(scl),
                    .p_edge(scl_pedge), 
                    .n_edge(scl_nedge));
    
    //1us í´ë½ 0.5us ë§ˆë‹¤ ë°˜ì „ 
    reg [2:0] count_usec5;
    reg scl_e;
    always @(posedge clk, posedge reset_p)begin
        if(reset_p)begin
            count_usec5 = 0;
            scl = 1;
        end
        else if(scl_e)begin
            if(clk_usec_nedge)begin //1us
                if(count_usec5 >= 4)begin //2us
                    count_usec5 = 0;
                    scl = ~scl;
                end
                else count_usec5 = count_usec5 + 1;
            end
        end
        else if(!scl_e)begin
            count_usec5 = 0;
            scl = 1;
        end
    end
    
    reg [6:0] state, next_state;
    always @(negedge clk, posedge reset_p)begin
        if(reset_p)state = IDLE;
        else state =  next_state;
    
    end
    
    wire [7:0] addr_rw; //ì£¼ì†Œ ì½ê¸° ì“°ê¸° ê¸°ëŠ¥ 1 : ì½ê¸° ëª¨ë“œ , 0 : ì“°ê¸° ëª¨ë“œ   
    assign addr_rw = {addr, rd_wr};
    reg [2:0] cnt_bit;
    //flag ì¶”ê°€
    reg stop_flag;
    
    always @(posedge clk, posedge reset_p)begin
        if(reset_p)begin
            next_state = IDLE;
            scl_e = 0;
            sda = 0;
            cnt_bit = 7;
            //ìƒìœ„ ë¹„íŠ¸ ë¶€í„° ë³´ë‚´ê¸° ë•Œë¬¸ì— 
            stop_flag = 0;
            busy = 0;
        end
        else begin
            case(state)
            
                 IDLE     :begin
                    busy = 0;
                    scl_e = 0; //ë©ˆì¶°ìžˆìŒ
                    sda = 1;
                    if(comm_start_pedge)next_state = COMM_STAR;
                 end 
                 COMM_STAR:begin
                    busy = 1;
                    sda = 0; //í´ë§ ì—£ì§€ ë°œìƒ 
                    next_state = SEND_ADDR;
                 end
                 SEND_ADDR:begin    //í´ë½ì´ í•˜ë½ë– ë ì§€ë©´ ìµœìƒìœ„ë¹„íŠ¸ ë¶€í„° SDAì˜ ì¶œë ¥ 
                    scl_e = 1;  //í´ë½ ë°œìƒ 
                    if(scl_nedge)sda = addr_rw[cnt_bit];
                    if(scl_pedge)begin
                        if(cnt_bit == 0)begin
                            cnt_bit = 7;
                            next_state = RD_ACK;
                        end
                        else cnt_bit = cnt_bit - 1;
                    end
                 end
                 RD_ACK   :begin
                    //1 ì´ë©´ ì½ê¸°
                    //0 ì´ë©´ ì“°ê¸° 
                    //ì •ë³´ë¥¼ ë°›ìœ¼ë©´ ìŠ¬ë ˆì´ë¸Œê°€ ìž˜ ë°›ì•˜ë‹¤ê³  ì‹ í˜¸ë¥¼ ë³´ëƒ„ ACKì‹ í˜¸ 
                    //ì•ˆ ì½ì„ ê±°ìž„
                    //ëŠì§€ ì•Šê³  ê°’ì„ ë°”ë¡œ ë°›ì•˜ìœ¼ë‹ˆ ì“°ê¸° ë°”ë¡œì‹œìž‘ ìœ¼ë¡œ ë³€ê²½
                    if(scl_nedge)sda = 'bz;
                    if(scl_pedge)begin
                        if(stop_flag)begin
                            stop_flag = 0;
                            next_state = SCL_STOP;
                        end
                        else begin
                            stop_flag = 1;
                            next_state = SEND_DATA;
                        end
                    end
                 end
                 SEND_DATA:begin
                 
                    if(scl_nedge)sda = data[cnt_bit];
                    if(scl_pedge)begin
                        if(cnt_bit == 0)begin
                            cnt_bit = 7;
                            next_state = RD_ACK;
                        end
                        else cnt_bit = cnt_bit - 1;
                    end
                    
                 end
                 SCL_STOP :begin
                    //ë°ì´í„° ê¹Œì§€ ë‹¤ ë°›ê³  SDAì„ 0ìœ¼ë¡œ ë–¨ì–´íŠ¸ë¦¬ê³  
                    //SCLí´ë½ 0ì—ì„œ 
                    if(scl_nedge)sda = 0;
                    if(scl_pedge)next_state = COMM_STOP;
                 end
                 COMM_STOP:begin
                    //sclìƒìŠ¹ ì—£ì§€ì—ì„œ 
                    //SDA ìƒìŠ¹ì—£ì§€ 
                    //í†µì‹ ì€ í•œ í´ë½ì— 10usì´ê³ 
                    //ì´ë¯¸ 10nsë§ˆë‹¤ í¬ë½ì„ ì£¼ë©´ì„œ ë™ìž‘ì„ í•˜ê¸° ë•Œë¬¸ì—
                    //ë³´ë“œ ê¸°ì¤€ìœ¼ë¡œ í†µì‹ ë°ì´í„° ì†ë„ê°€ ëŠë¦¼ìœ¼ë¡œ
                    //ì¼ì •ì‹œê°„ ê¸°ë‹¤ë¦¼ ê¸°ì¤€ì„ ì¶”ê°€
                    
                    //5us ì´ìƒ í•„ìš”
                    //scl_e = 0 ì„ ì£¼ë©´ ë°”ë¡œ sclì´ 1ì´ë¨ 
                    //í´ë½ì€ 1ìœ ì§€ì—ì„œ
                    
                    //3us ê¸°ë‹¤ë¦¼ 
                    if(count_usec5 >= 3)begin
                        scl_e = 0;
                        sda = 1; //ìŠ¤í†±ë¹„íŠ¸ ì£¼ê³ 
                        next_state = IDLE;  //ë‹¤ì‹œ ì›ëž˜ ìƒíƒœë¡œ ëŒì•„ì˜´
                    end
                 end
                 default   :next_state = IDLE;
            
            endcase
        
        end
    end
    
endmodule

module i2c_lcd_send_byte(
    input clk, reset_p,
    input [6:0] addr,
    input [7:0] send_buffer,
    input send, rs,
    output scl, sda,
    output reg busy,
    output [15:0] led
);

    localparam IDLE                     = 6'b00_0001;
    localparam SEND_HIGH_NIBBLE_DISABLE = 6'b00_0010;
    localparam SEND_HIGH_NIBBLE_ENABLE  = 6'b00_0100;
    localparam SEND_LOW_NIBBLE_DISABLE  = 6'b00_1000;
    localparam SEND_LOW_NIBBLE_ENABLE   = 6'b01_0000;
    localparam SEND_DISABLE             = 6'b10_0000;
    
    wire clk_usec_nedge;
    clock_usec usec_clk(.clk(clk), .reset_p(reset_p), 
                        .clk_usec_nedge(clk_usec_nedge));
    wire send_pedge;
    edge_detector_p ed_start(.clk(clk), .reset_p(reset_p),
                       .cp(send), .p_edge(send_pedge));

    // ê¸°ì¡´ us ì¹´ìš´í„°ëŠ” ìœ ì§€ (êµ¬ì¡° ë³´ì¡´)
   reg [21:0] count_usec;
    reg count_usec_e;
    always @(negedge clk, posedge reset_p)begin
        if(reset_p)count_usec = 0;
        else if(clk_usec_nedge && count_usec_e)count_usec = count_usec + 1;
        else if(!count_usec_e)count_usec = 0;
    end 

    // ---------------- I2C ----------------
    reg  [7:0] data;
    reg        comm_start;
    wire       i2c_busy;

    // ðŸ”¥ comm_start íŽ„ìŠ¤í™”
    
   I2C_master master(clk, reset_p, addr, data, 1'b0, 
                                comm_start, scl, sda, i2c_busy, led);  
                                
     reg [5:0] state, next_state;
    always @(negedge clk, posedge reset_p)begin
        if(reset_p)state = IDLE;
        else state = next_state;
    end
  

    always @(posedge clk, posedge reset_p)begin
        if(reset_p)begin
            next_state = IDLE;
            comm_start = 0;
            count_usec_e = 0;
            data = 0;
            busy = 0;
        end
        else begin
            case(state)
                IDLE                    :begin
                    busy = 0;
                    if(send_pedge)begin
                        busy = 1;
                        next_state = SEND_HIGH_NIBBLE_DISABLE;
                    end
                end
                SEND_HIGH_NIBBLE_DISABLE:begin
                    if(count_usec >= 22'd200)begin
                        comm_start = 0;
                        next_state =  SEND_HIGH_NIBBLE_ENABLE;
                        count_usec_e = 0;
                    end
                    else begin
                              //d7 d6 d5 d4  BL en, rw, rs    
                        data = {send_buffer[7:4], 3'b100, rs};
                        comm_start = 1;
                        count_usec_e = 1;
                    end
                end
                SEND_HIGH_NIBBLE_ENABLE :begin
                    if(count_usec >= 22'd200)begin
                        comm_start = 0;
                        next_state = SEND_LOW_NIBBLE_DISABLE;
                        count_usec_e = 0;
                    end
                    else begin
                        data = {send_buffer[7:4], 3'b110, rs};
                        comm_start = 1;
                        count_usec_e = 1;
                    end
                end
                SEND_LOW_NIBBLE_DISABLE :begin
                    if(count_usec >= 22'd200)begin
                        comm_start = 0;
                        next_state =  SEND_LOW_NIBBLE_ENABLE;
                        count_usec_e = 0;
                    end
                    else begin
                        data = {send_buffer[3:0], 3'b100, rs};
                        comm_start = 1;
                        count_usec_e = 1;
                    end
                end
                SEND_LOW_NIBBLE_ENABLE  :begin
                    if(count_usec >= 22'd200)begin
                        comm_start = 0;
                        next_state = SEND_DISABLE;
                        count_usec_e = 0;
                    end
                    else begin
                        data = {send_buffer[3:0], 3'b110, rs};
                        comm_start = 1;
                        count_usec_e = 1;
                    end
                end
                SEND_DISABLE            :begin
                    if(count_usec >= 22'd200)begin
                        comm_start = 0;
                        next_state = IDLE;
                        count_usec_e = 0;
                    end
                    else begin
                        data = {send_buffer[3:0], 3'b100, rs};
                        comm_start = 1;
                        count_usec_e = 1;
                    end
                end
                default: next_state = IDLE;
            endcase
        end
    end
                       
endmodule











