

================================================================
== Vivado HLS Report for 'outer_product'
================================================================
* Date:           Thu Aug 13 01:50:49 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical_flow
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.016|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  446470|  446470|  446470|  446470|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                           |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |         Loop Name         |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- OUTER_OUTER_OUTER_INNER  |  446468|  446468|         6|          1|          1|  446464|    yes   |
        +---------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      58|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     18|     768|     810|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     102|    -|
|Register         |        0|      -|     383|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     18|    1151|    1002|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |optical_flow_fmulibs_U154  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U155  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U156  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U157  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U158  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U159  |optical_flow_fmulibs  |        0|      3|  128|  135|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|     18|  768|  810|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_108_p2     |     +    |      0|  0|  26|          19|           1|
    |ap_block_state7_pp0_stage0_iter5  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_102_p2        |   icmp   |      0|  0|  20|          19|          18|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  58|          45|          26|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5    |   9|          2|    1|          2|
    |filtered_gradient_x_blk_n  |   9|          2|    1|          2|
    |filtered_gradient_y_blk_n  |   9|          2|    1|          2|
    |filtered_gradient_z_blk_n  |   9|          2|    1|          2|
    |indvar_flatten_reg_67      |   9|          2|   19|         38|
    |out_product_val_blk_n      |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 102|         22|   28|         58|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |exitcond_flatten_reg_149  |   1|   0|    1|          0|
    |grad_x_reg_158            |  32|   0|   32|          0|
    |grad_y_reg_166            |  32|   0|   32|          0|
    |grad_z_reg_174            |  32|   0|   32|          0|
    |indvar_flatten_reg_67     |  19|   0|   19|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |tmp_10_reg_197            |  32|   0|   32|          0|
    |tmp_11_reg_202            |  32|   0|   32|          0|
    |tmp_12_reg_207            |  32|   0|   32|          0|
    |tmp_7_reg_182             |  32|   0|   32|          0|
    |tmp_8_reg_187             |  32|   0|   32|          0|
    |tmp_9_reg_192             |  32|   0|   32|          0|
    |exitcond_flatten_reg_149  |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 383|  32|  320|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |    outer_product    | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |    outer_product    | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |    outer_product    | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |    outer_product    | return value |
|ap_done                      | out |    1| ap_ctrl_hs |    outer_product    | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |    outer_product    | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |    outer_product    | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |    outer_product    | return value |
|start_out                    | out |    1| ap_ctrl_hs |    outer_product    | return value |
|start_write                  | out |    1| ap_ctrl_hs |    outer_product    | return value |
|filtered_gradient_x_dout     |  in |   32|   ap_fifo  | filtered_gradient_x |    pointer   |
|filtered_gradient_x_empty_n  |  in |    1|   ap_fifo  | filtered_gradient_x |    pointer   |
|filtered_gradient_x_read     | out |    1|   ap_fifo  | filtered_gradient_x |    pointer   |
|filtered_gradient_y_dout     |  in |   32|   ap_fifo  | filtered_gradient_y |    pointer   |
|filtered_gradient_y_empty_n  |  in |    1|   ap_fifo  | filtered_gradient_y |    pointer   |
|filtered_gradient_y_read     | out |    1|   ap_fifo  | filtered_gradient_y |    pointer   |
|filtered_gradient_z_dout     |  in |   32|   ap_fifo  | filtered_gradient_z |    pointer   |
|filtered_gradient_z_empty_n  |  in |    1|   ap_fifo  | filtered_gradient_z |    pointer   |
|filtered_gradient_z_read     | out |    1|   ap_fifo  | filtered_gradient_z |    pointer   |
|out_product_val_din          | out |  192|   ap_fifo  |   out_product_val   |    pointer   |
|out_product_val_full_n       |  in |    1|   ap_fifo  |   out_product_val   |    pointer   |
|out_product_val_write        | out |    1|   ap_fifo  |   out_product_val   |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @filtered_gradient_x, float* @filtered_gradient_y, float* @filtered_gradient_z, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* @out_product_val, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.65ns)   --->   "br label %1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:254]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 12 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -77824"   --->   Operation 13 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.88ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Operation 14 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 16 [1/1] (1.83ns)   --->   "%grad_x = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @filtered_gradient_x)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:259]   --->   Operation 16 'read' 'grad_x' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 17 [1/1] (1.83ns)   --->   "%grad_y = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @filtered_gradient_y)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:259]   --->   Operation 17 'read' 'grad_y' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 18 [1/1] (1.83ns)   --->   "%grad_z = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @filtered_gradient_z)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:259]   --->   Operation 18 'read' 'grad_z' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 19 [3/3] (7.01ns)   --->   "%tmp_7 = fmul float %grad_x, %grad_x" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:261]   --->   Operation 19 'fmul' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 20 [3/3] (7.01ns)   --->   "%tmp_8 = fmul float %grad_y, %grad_y" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:262]   --->   Operation 20 'fmul' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [3/3] (7.01ns)   --->   "%tmp_9 = fmul float %grad_z, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:263]   --->   Operation 21 'fmul' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 22 [3/3] (7.01ns)   --->   "%tmp_10 = fmul float %grad_x, %grad_y" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:264]   --->   Operation 22 'fmul' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [3/3] (7.01ns)   --->   "%tmp_11 = fmul float %grad_x, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:265]   --->   Operation 23 'fmul' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [3/3] (7.01ns)   --->   "%tmp_12 = fmul float %grad_y, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:266]   --->   Operation 24 'fmul' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 25 [2/3] (7.01ns)   --->   "%tmp_7 = fmul float %grad_x, %grad_x" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:261]   --->   Operation 25 'fmul' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [2/3] (7.01ns)   --->   "%tmp_8 = fmul float %grad_y, %grad_y" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:262]   --->   Operation 26 'fmul' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [2/3] (7.01ns)   --->   "%tmp_9 = fmul float %grad_z, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:263]   --->   Operation 27 'fmul' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [2/3] (7.01ns)   --->   "%tmp_10 = fmul float %grad_x, %grad_y" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:264]   --->   Operation 28 'fmul' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [2/3] (7.01ns)   --->   "%tmp_11 = fmul float %grad_x, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:265]   --->   Operation 29 'fmul' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [2/3] (7.01ns)   --->   "%tmp_12 = fmul float %grad_y, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:266]   --->   Operation 30 'fmul' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 31 [1/3] (7.01ns)   --->   "%tmp_7 = fmul float %grad_x, %grad_x" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:261]   --->   Operation 31 'fmul' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 32 [1/3] (7.01ns)   --->   "%tmp_8 = fmul float %grad_y, %grad_y" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:262]   --->   Operation 32 'fmul' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 33 [1/3] (7.01ns)   --->   "%tmp_9 = fmul float %grad_z, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:263]   --->   Operation 33 'fmul' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 34 [1/3] (7.01ns)   --->   "%tmp_10 = fmul float %grad_x, %grad_y" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:264]   --->   Operation 34 'fmul' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/3] (7.01ns)   --->   "%tmp_11 = fmul float %grad_x, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:265]   --->   Operation 35 'fmul' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [1/3] (7.01ns)   --->   "%tmp_12 = fmul float %grad_y, %grad_z" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:266]   --->   Operation 36 'fmul' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @OUTER_OUTER_OUTER_IN)"   --->   Operation 37 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str16) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:257]   --->   Operation 38 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:257]   --->   Operation 39 'specregionbegin' 'tmp_68' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:258]   --->   Operation 40 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_69 = bitcast float %tmp_7 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 41 'bitcast' 'tmp_69' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_70 = bitcast float %tmp_8 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 42 'bitcast' 'tmp_70' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_71 = bitcast float %tmp_9 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 43 'bitcast' 'tmp_71' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_72 = bitcast float %tmp_10 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 44 'bitcast' 'tmp_72' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_73 = bitcast float %tmp_11 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 45 'bitcast' 'tmp_73' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitcast float %tmp_12 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 46 'bitcast' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_74 = call i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32(i32 %tmp_s, i32 %tmp_73, i32 %tmp_72, i32 %tmp_71, i32 %tmp_70, i32 %tmp_69)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 47 'bitconcatenate' 'tmp_74' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* @out_product_val, i192 %tmp_74)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:267]   --->   Operation 48 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_68)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:268]   --->   Operation 49 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 50 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:270]   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ filtered_gradient_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ filtered_gradient_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ filtered_gradient_z]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ out_product_val]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9          (specinterface  ) [ 000000000]
StgValue_10         (specinterface  ) [ 000000000]
StgValue_11         (br             ) [ 011111110]
indvar_flatten      (phi            ) [ 001000000]
exitcond_flatten    (icmp           ) [ 001111110]
indvar_flatten_next (add            ) [ 011111110]
StgValue_15         (br             ) [ 000000000]
grad_x              (read           ) [ 001011100]
grad_y              (read           ) [ 001011100]
grad_z              (read           ) [ 001011100]
tmp_7               (fmul           ) [ 001000010]
tmp_8               (fmul           ) [ 001000010]
tmp_9               (fmul           ) [ 001000010]
tmp_10              (fmul           ) [ 001000010]
tmp_11              (fmul           ) [ 001000010]
tmp_12              (fmul           ) [ 001000010]
StgValue_37         (specloopname   ) [ 000000000]
StgValue_38         (specloopname   ) [ 000000000]
tmp_68              (specregionbegin) [ 000000000]
StgValue_40         (specpipeline   ) [ 000000000]
tmp_69              (bitcast        ) [ 000000000]
tmp_70              (bitcast        ) [ 000000000]
tmp_71              (bitcast        ) [ 000000000]
tmp_72              (bitcast        ) [ 000000000]
tmp_73              (bitcast        ) [ 000000000]
tmp_s               (bitcast        ) [ 000000000]
tmp_74              (bitconcatenate ) [ 000000000]
StgValue_48         (write          ) [ 000000000]
empty               (specregionend  ) [ 000000000]
StgValue_50         (br             ) [ 011111110]
StgValue_51         (ret            ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="filtered_gradient_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_gradient_x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filtered_gradient_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_gradient_y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filtered_gradient_z">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_gradient_z"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_product_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_product_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTER_OUTER_OUTER_IN"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i192P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="grad_x_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="grad_x/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grad_y_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="grad_y/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grad_z_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="grad_z/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="StgValue_48_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="192" slack="0"/>
<pin id="63" dir="0" index="2" bw="192" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_48/7 "/>
</bind>
</comp>

<comp id="67" class="1005" name="indvar_flatten_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="19" slack="1"/>
<pin id="69" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="indvar_flatten_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="19" slack="0"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="0" index="1" bw="32" slack="1"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="0" index="1" bw="32" slack="1"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="0" index="1" bw="32" slack="1"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="1"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="exitcond_flatten_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="19" slack="0"/>
<pin id="104" dir="0" index="1" bw="19" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten_next_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="19" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_69_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_69/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_70_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_70/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_71_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_71/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_72_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_72/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_73_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_73/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_s_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_74_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="192" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="0" index="3" bw="32" slack="0"/>
<pin id="137" dir="0" index="4" bw="32" slack="0"/>
<pin id="138" dir="0" index="5" bw="32" slack="0"/>
<pin id="139" dir="0" index="6" bw="32" slack="0"/>
<pin id="140" dir="1" index="7" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_74/7 "/>
</bind>
</comp>

<comp id="149" class="1005" name="exitcond_flatten_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="153" class="1005" name="indvar_flatten_next_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="19" slack="0"/>
<pin id="155" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="158" class="1005" name="grad_x_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="grad_x "/>
</bind>
</comp>

<comp id="166" class="1005" name="grad_y_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="grad_y "/>
</bind>
</comp>

<comp id="174" class="1005" name="grad_z_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="grad_z "/>
</bind>
</comp>

<comp id="182" class="1005" name="tmp_7_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="187" class="1005" name="tmp_8_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="192" class="1005" name="tmp_9_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="197" class="1005" name="tmp_10_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="202" class="1005" name="tmp_11_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_12_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="22" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="106"><net_src comp="71" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="71" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="129" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="126" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="123" pin="1"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="120" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="146"><net_src comp="117" pin="1"/><net_sink comp="132" pin=5"/></net>

<net id="147"><net_src comp="114" pin="1"/><net_sink comp="132" pin=6"/></net>

<net id="148"><net_src comp="132" pin="7"/><net_sink comp="60" pin=2"/></net>

<net id="152"><net_src comp="102" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="108" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="161"><net_src comp="42" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="164"><net_src comp="158" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="169"><net_src comp="48" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="177"><net_src comp="54" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="185"><net_src comp="78" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="190"><net_src comp="82" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="195"><net_src comp="86" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="200"><net_src comp="90" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="205"><net_src comp="94" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="210"><net_src comp="98" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="129" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: filtered_gradient_x | {}
	Port: filtered_gradient_y | {}
	Port: filtered_gradient_z | {}
	Port: out_product_val | {7 }
 - Input state : 
	Port: outer_product : filtered_gradient_x | {3 }
	Port: outer_product : filtered_gradient_y | {3 }
	Port: outer_product : filtered_gradient_z | {3 }
	Port: outer_product : out_product_val | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_15 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_74 : 1
		StgValue_48 : 2
		empty : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |          grp_fu_78         |    3    |   128   |   135   |
|          |          grp_fu_82         |    3    |   128   |   135   |
|   fmul   |          grp_fu_86         |    3    |   128   |   135   |
|          |          grp_fu_90         |    3    |   128   |   135   |
|          |          grp_fu_94         |    3    |   128   |   135   |
|          |          grp_fu_98         |    3    |   128   |   135   |
|----------|----------------------------|---------|---------|---------|
|    add   | indvar_flatten_next_fu_108 |    0    |    0    |    26   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_102  |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|          |      grad_x_read_fu_42     |    0    |    0    |    0    |
|   read   |      grad_y_read_fu_48     |    0    |    0    |    0    |
|          |      grad_z_read_fu_54     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |   StgValue_48_write_fu_60  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_74_fu_132       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    18   |   768   |   856   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_149 |    1   |
|       grad_x_reg_158      |   32   |
|       grad_y_reg_166      |   32   |
|       grad_z_reg_174      |   32   |
|indvar_flatten_next_reg_153|   19   |
|   indvar_flatten_reg_67   |   19   |
|       tmp_10_reg_197      |   32   |
|       tmp_11_reg_202      |   32   |
|       tmp_12_reg_207      |   32   |
|       tmp_7_reg_182       |   32   |
|       tmp_8_reg_187       |   32   |
|       tmp_9_reg_192       |   32   |
+---------------------------+--------+
|           Total           |   327  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   18   |   768  |   856  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   327  |    -   |
+-----------+--------+--------+--------+
|   Total   |   18   |  1095  |   856  |
+-----------+--------+--------+--------+
