<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Fri Apr 02 00:36:02 2021


Command Line:  synthesis -f dGMUX_BKeys_master_lattice.synproj -gui 

Synthesis options:
The -a option is LatticeXP2.
The -s option is 5.
The -t option is CSBGA132.
The -d option is LFXP2-5E.
Using package CSBGA132.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : LatticeXP2

### Device  : LFXP2-5E

### Package : CSBGA132

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = gGMUX_BKeys.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Sjenja/source/repos/dGMUX (searchpath added)
-p C:/lscc/diamond/3.12/ispfpga/mg5a00/data (searchpath added)
-p C:/Users/Sjenja/source/repos/dGMUX/master (searchpath added)
-p C:/Users/Sjenja/source/repos/dGMUX (searchpath added)
Verilog design file = C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys_main.v
NGD file = dGMUX_BKeys_master.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v. VERI-1482
Top module name (Verilog): gGMUX_BKeys
INFO - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(1): compiling module gGMUX_BKeys. VERI-1018
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(106): using initial value of Brightness_Up since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(108): using initial value of Brightness_Down since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(112): using initial value of test since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(223): using initial value of Periode since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(125): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(132): expression size 32 truncated to fit in target size 11. VERI-1209
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(139): expression size 32 truncated to fit in target size 17. VERI-1209
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(166): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(184): expression size 32 truncated to fit in target size 23. VERI-1209
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(198): expression size 32 truncated to fit in target size 5. VERI-1209
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(200): expression size 32 truncated to fit in target size 5. VERI-1209
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(218): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(261): expression size 32 truncated to fit in target size 17. VERI-1209
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(266): expression size 32 truncated to fit in target size 1. VERI-1209
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Top-level module name = gGMUX_BKeys.
WARNING - synthesis: Initial value found on net gnd will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pwr will be ignored due to unrecognized driver type
WARNING - synthesis: I/O Port LVDS_IG_A_DATA[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_A_DATA[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_A_DATA[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_B_DATA[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_B_DATA[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_B_DATA[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_A_CLK 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_BKL_ON 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_PANEL_PWR 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_A_DATA[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_A_DATA[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_A_DATA[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_B_DATA[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_B_DATA[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_B_DATA[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_A_CLK 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_B_CLK 's net has no driver and is unused.
WARNING - synthesis: I/O Port LCD_BKLT_EN 's net has no driver and is unused.
WARNING - synthesis: I/O Port LCD_PWR_EN 's net has no driver and is unused.
######## Converting I/O port LPC_AD[3] to input.
######## Converting I/O port LPC_AD[2] to input.
######## Converting I/O port LPC_AD[1] to input.
######## Converting I/O port LPC_AD[0] to input.
WARNING - synthesis: I/O Port LPC_FRAME_L 's net has no driver and is unused.
WARNING - synthesis: I/O Port LPCPLUS_RESET_L 's net has no driver and is unused.



WARNING - synthesis: I/O Port LVDS_IG_A_DATA[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_A_DATA[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_A_DATA[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_B_DATA[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_B_DATA[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_B_DATA[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_A_CLK 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_BKL_ON 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_IG_PANEL_PWR 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_A_DATA[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_A_DATA[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_A_DATA[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_B_DATA[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_B_DATA[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_B_DATA[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_A_CLK 's net has no driver and is unused.
WARNING - synthesis: I/O Port LVDS_B_CLK 's net has no driver and is unused.
WARNING - synthesis: I/O Port LCD_BKLT_EN 's net has no driver and is unused.
WARNING - synthesis: I/O Port LCD_PWR_EN 's net has no driver and is unused.
WARNING - synthesis: I/O Port LPC_AD[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LPC_AD[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LPC_AD[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LPC_AD[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LPC_FRAME_L 's net has no driver and is unused.
WARNING - synthesis: I/O Port LPCPLUS_RESET_L 's net has no driver and is unused.
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(139): Register add_117_e1_i0_i16 is stuck at Zero. VDB-5013
WARNING - synthesis: c:/users/sjenja/source/repos/dgmux/dgmux_bkeys_main.v(252): Register Duty_Cycle_i17 is stuck at Zero. VDB-5013
GSR will not be inferred because no asynchronous signal was found in the netlist.
WARNING - synthesis: Initial value found on instance Duty_Cycle_i3 will be ignored.
WARNING - synthesis: Initial value found on instance Duty_Cycle_i4 will be ignored.
WARNING - synthesis: Initial value found on instance Duty_Cycle_i8 will be ignored.
WARNING - synthesis: Initial value found on instance Duty_Cycle_i9 will be ignored.
WARNING - synthesis: Initial value found on instance Duty_Cycle_i12 will be ignored.
WARNING - synthesis: Initial value found on instance Duty_Cycle_i16 will be ignored.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in gGMUX_BKeys_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'LPC_AD[3]' has no load.
WARNING - synthesis: input pad net 'LPC_AD[3]' has no legal load.
WARNING - synthesis: logical net 'LPC_AD[2]' has no load.
WARNING - synthesis: input pad net 'LPC_AD[2]' has no legal load.
WARNING - synthesis: logical net 'LPC_AD[1]' has no load.
WARNING - synthesis: input pad net 'LPC_AD[1]' has no legal load.
WARNING - synthesis: logical net 'LPC_AD[0]' has no load.
WARNING - synthesis: input pad net 'LPC_AD[0]' has no legal load.
WARNING - synthesis: logical net 'LPC_FRAME_L' has no load.
WARNING - synthesis: input pad net 'LPC_FRAME_L' has no legal load.
WARNING - synthesis: logical net 'LPCPLUS_RESET_L' has no load.
WARNING - synthesis: input pad net 'LPCPLUS_RESET_L' has no legal load.
WARNING - synthesis: DRC complete with 12 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file dGMUX_BKeys_master.ngd.

################### Begin Area Report (gGMUX_BKeys)######################
Number of register bits => 113 of 3822 (2 % )
CCU2B => 46
FD1P3IX => 33
FD1P3JX => 3
FD1S3AX => 29
FD1S3AY => 5
FD1S3IX => 42
FD1S3JX => 1
GSR => 1
IB => 11
L6MUX21 => 2
OB => 18
ORCALUT4 => 171
PFUMX => 24
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : LPC_CLK33M_GMUX_c, loads : 106
  Net : Key_Clock, loads : 33
  Net : Frame_Clock, loads : 2
Clock Enable Nets
Number of Clock Enables: 17
Top 10 highest fanout Clock Enables:
  Net : LPC_CLK33M_GMUX_c_enable_32, loads : 18
  Net : LPC_CLK33M_GMUX_c_enable_21, loads : 11
  Net : LPC_CLK33M_GMUX_c_enable_10, loads : 7
  Net : LPC_CLK33M_GMUX_c_enable_26, loads : 1
  Net : LPC_CLK33M_GMUX_c_enable_28, loads : 1
  Net : LPC_CLK33M_GMUX_c_enable_2, loads : 1
  Net : LPC_CLK33M_GMUX_c_enable_29, loads : 1
  Net : LPC_CLK33M_GMUX_c_enable_24, loads : 1
  Net : LPC_CLK33M_GMUX_c_enable_30, loads : 1
  Net : LPC_CLK33M_GMUX_c_enable_1, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Brightness_Level_2, loads : 41
  Net : Brightness_Level_4, loads : 38
  Net : Brightness_Level_1, loads : 31
  Net : Brightness_Level_3, loads : 29
  Net : Brightness_Trigger_dly, loads : 27
  Net : Prescale_Counter_22, loads : 25
  Net : Brightness_Level_0, loads : 25
  Net : Frame_Counter_16_N_146_16, loads : 20
  Net : GMUX_RESET_L_c, loads : 19
  Net : n4783, loads : 19
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets Key_Clock]               |  200.000 MHz|  103.713 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets Frame_Clock]             |  200.000 MHz|  288.600 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets LPC_CLK33M_GMUX_c]       |  200.000 MHz|  104.723 MHz|    13 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 68.281  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.234  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
