
Excercise001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000540c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  080055dc  080055dc  000155dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056b0  080056b0  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080056b0  080056b0  000156b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056b8  080056b8  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056b8  080056b8  000156b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080056bc  080056bc  000156bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080056c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012e70  20000078  08005738  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012ee8  08005738  00022ee8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000156eb  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fa5  00000000  00000000  00035793  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b8  00000000  00000000  00038738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010a0  00000000  00000000  000398f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002411e  00000000  00000000  0003a990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013847  00000000  00000000  0005eaae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da255  00000000  00000000  000722f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014c54a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005088  00000000  00000000  0014c5a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080055c4 	.word	0x080055c4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	080055c4 	.word	0x080055c4

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b96e 	b.w	8000504 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468c      	mov	ip, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	f040 8083 	bne.w	8000356 <__udivmoddi4+0x116>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d947      	bls.n	80002e6 <__udivmoddi4+0xa6>
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	b142      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025c:	f1c2 0020 	rsb	r0, r2, #32
 8000260:	fa24 f000 	lsr.w	r0, r4, r0
 8000264:	4091      	lsls	r1, r2
 8000266:	4097      	lsls	r7, r2
 8000268:	ea40 0c01 	orr.w	ip, r0, r1
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbbc f6f8 	udiv	r6, ip, r8
 8000278:	fa1f fe87 	uxth.w	lr, r7
 800027c:	fb08 c116 	mls	r1, r8, r6, ip
 8000280:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000284:	fb06 f10e 	mul.w	r1, r6, lr
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000292:	f080 8119 	bcs.w	80004c8 <__udivmoddi4+0x288>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8116 	bls.w	80004c8 <__udivmoddi4+0x288>
 800029c:	3e02      	subs	r6, #2
 800029e:	443b      	add	r3, r7
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a8:	fb08 3310 	mls	r3, r8, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002b4:	45a6      	cmp	lr, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	193c      	adds	r4, r7, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8105 	bcs.w	80004cc <__udivmoddi4+0x28c>
 80002c2:	45a6      	cmp	lr, r4
 80002c4:	f240 8102 	bls.w	80004cc <__udivmoddi4+0x28c>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	2600      	movs	r6, #0
 80002d6:	b11d      	cbz	r5, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c5 4300 	strd	r4, r3, [r5]
 80002e0:	4631      	mov	r1, r6
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	b902      	cbnz	r2, 80002ea <__udivmoddi4+0xaa>
 80002e8:	deff      	udf	#255	; 0xff
 80002ea:	fab2 f282 	clz	r2, r2
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	d150      	bne.n	8000394 <__udivmoddi4+0x154>
 80002f2:	1bcb      	subs	r3, r1, r7
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	fa1f f887 	uxth.w	r8, r7
 80002fc:	2601      	movs	r6, #1
 80002fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000302:	0c21      	lsrs	r1, r4, #16
 8000304:	fb0e 331c 	mls	r3, lr, ip, r3
 8000308:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800030c:	fb08 f30c 	mul.w	r3, r8, ip
 8000310:	428b      	cmp	r3, r1
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000314:	1879      	adds	r1, r7, r1
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0xe2>
 800031c:	428b      	cmp	r3, r1
 800031e:	f200 80e9 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 8000322:	4684      	mov	ip, r0
 8000324:	1ac9      	subs	r1, r1, r3
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000330:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x10c>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x10a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80d9 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e7bf      	b.n	80002d6 <__udivmoddi4+0x96>
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x12e>
 800035a:	2d00      	cmp	r5, #0
 800035c:	f000 80b1 	beq.w	80004c2 <__udivmoddi4+0x282>
 8000360:	2600      	movs	r6, #0
 8000362:	e9c5 0100 	strd	r0, r1, [r5]
 8000366:	4630      	mov	r0, r6
 8000368:	4631      	mov	r1, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f683 	clz	r6, r3
 8000372:	2e00      	cmp	r6, #0
 8000374:	d14a      	bne.n	800040c <__udivmoddi4+0x1cc>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0x140>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80b8 	bhi.w	80004f0 <__udivmoddi4+0x2b0>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0103 	sbc.w	r1, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	468c      	mov	ip, r1
 800038a:	2d00      	cmp	r5, #0
 800038c:	d0a8      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800038e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000394:	f1c2 0320 	rsb	r3, r2, #32
 8000398:	fa20 f603 	lsr.w	r6, r0, r3
 800039c:	4097      	lsls	r7, r2
 800039e:	fa01 f002 	lsl.w	r0, r1, r2
 80003a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a6:	40d9      	lsrs	r1, r3
 80003a8:	4330      	orrs	r0, r6
 80003aa:	0c03      	lsrs	r3, r0, #16
 80003ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b0:	fa1f f887 	uxth.w	r8, r7
 80003b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb06 f108 	mul.w	r1, r6, r8
 80003c0:	4299      	cmp	r1, r3
 80003c2:	fa04 f402 	lsl.w	r4, r4, r2
 80003c6:	d909      	bls.n	80003dc <__udivmoddi4+0x19c>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80003ce:	f080 808d 	bcs.w	80004ec <__udivmoddi4+0x2ac>
 80003d2:	4299      	cmp	r1, r3
 80003d4:	f240 808a 	bls.w	80004ec <__udivmoddi4+0x2ac>
 80003d8:	3e02      	subs	r6, #2
 80003da:	443b      	add	r3, r7
 80003dc:	1a5b      	subs	r3, r3, r1
 80003de:	b281      	uxth	r1, r0
 80003e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb00 f308 	mul.w	r3, r0, r8
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x1c4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003fa:	d273      	bcs.n	80004e4 <__udivmoddi4+0x2a4>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	d971      	bls.n	80004e4 <__udivmoddi4+0x2a4>
 8000400:	3802      	subs	r0, #2
 8000402:	4439      	add	r1, r7
 8000404:	1acb      	subs	r3, r1, r3
 8000406:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800040a:	e778      	b.n	80002fe <__udivmoddi4+0xbe>
 800040c:	f1c6 0c20 	rsb	ip, r6, #32
 8000410:	fa03 f406 	lsl.w	r4, r3, r6
 8000414:	fa22 f30c 	lsr.w	r3, r2, ip
 8000418:	431c      	orrs	r4, r3
 800041a:	fa20 f70c 	lsr.w	r7, r0, ip
 800041e:	fa01 f306 	lsl.w	r3, r1, r6
 8000422:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000426:	fa21 f10c 	lsr.w	r1, r1, ip
 800042a:	431f      	orrs	r7, r3
 800042c:	0c3b      	lsrs	r3, r7, #16
 800042e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000432:	fa1f f884 	uxth.w	r8, r4
 8000436:	fb0e 1119 	mls	r1, lr, r9, r1
 800043a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043e:	fb09 fa08 	mul.w	sl, r9, r8
 8000442:	458a      	cmp	sl, r1
 8000444:	fa02 f206 	lsl.w	r2, r2, r6
 8000448:	fa00 f306 	lsl.w	r3, r0, r6
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x220>
 800044e:	1861      	adds	r1, r4, r1
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295
 8000454:	d248      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 8000456:	458a      	cmp	sl, r1
 8000458:	d946      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4421      	add	r1, r4
 8000460:	eba1 010a 	sub.w	r1, r1, sl
 8000464:	b2bf      	uxth	r7, r7
 8000466:	fbb1 f0fe 	udiv	r0, r1, lr
 800046a:	fb0e 1110 	mls	r1, lr, r0, r1
 800046e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45b8      	cmp	r8, r7
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x24a>
 800047a:	19e7      	adds	r7, r4, r7
 800047c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000480:	d22e      	bcs.n	80004e0 <__udivmoddi4+0x2a0>
 8000482:	45b8      	cmp	r8, r7
 8000484:	d92c      	bls.n	80004e0 <__udivmoddi4+0x2a0>
 8000486:	3802      	subs	r0, #2
 8000488:	4427      	add	r7, r4
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba7 0708 	sub.w	r7, r7, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454f      	cmp	r7, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	4649      	mov	r1, r9
 800049c:	d31a      	bcc.n	80004d4 <__udivmoddi4+0x294>
 800049e:	d017      	beq.n	80004d0 <__udivmoddi4+0x290>
 80004a0:	b15d      	cbz	r5, 80004ba <__udivmoddi4+0x27a>
 80004a2:	ebb3 020e 	subs.w	r2, r3, lr
 80004a6:	eb67 0701 	sbc.w	r7, r7, r1
 80004aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004ae:	40f2      	lsrs	r2, r6
 80004b0:	ea4c 0202 	orr.w	r2, ip, r2
 80004b4:	40f7      	lsrs	r7, r6
 80004b6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ba:	2600      	movs	r6, #0
 80004bc:	4631      	mov	r1, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	462e      	mov	r6, r5
 80004c4:	4628      	mov	r0, r5
 80004c6:	e70b      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004c8:	4606      	mov	r6, r0
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0x60>
 80004cc:	4618      	mov	r0, r3
 80004ce:	e6fd      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d0:	4543      	cmp	r3, r8
 80004d2:	d2e5      	bcs.n	80004a0 <__udivmoddi4+0x260>
 80004d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004d8:	eb69 0104 	sbc.w	r1, r9, r4
 80004dc:	3801      	subs	r0, #1
 80004de:	e7df      	b.n	80004a0 <__udivmoddi4+0x260>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e7d2      	b.n	800048a <__udivmoddi4+0x24a>
 80004e4:	4660      	mov	r0, ip
 80004e6:	e78d      	b.n	8000404 <__udivmoddi4+0x1c4>
 80004e8:	4681      	mov	r9, r0
 80004ea:	e7b9      	b.n	8000460 <__udivmoddi4+0x220>
 80004ec:	4666      	mov	r6, ip
 80004ee:	e775      	b.n	80003dc <__udivmoddi4+0x19c>
 80004f0:	4630      	mov	r0, r6
 80004f2:	e74a      	b.n	800038a <__udivmoddi4+0x14a>
 80004f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f8:	4439      	add	r1, r7
 80004fa:	e713      	b.n	8000324 <__udivmoddi4+0xe4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	e724      	b.n	800034c <__udivmoddi4+0x10c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b088      	sub	sp, #32
 800050c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800050e:	f000 fb49 	bl	8000ba4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000512:	f000 f847 	bl	80005a4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000516:	f000 f8dd 	bl	80006d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800051a:	f000 f8b1 	bl	8000680 <MX_USART2_UART_Init>

/*
//  Define Tasks
//  task handler go in  user code 4
*/
  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello world from task-1", 2, &task_1_handle);
 800051e:	f107 0308 	add.w	r3, r7, #8
 8000522:	9301      	str	r3, [sp, #4]
 8000524:	2302      	movs	r3, #2
 8000526:	9300      	str	r3, [sp, #0]
 8000528:	4b18      	ldr	r3, [pc, #96]	; (800058c <main+0x84>)
 800052a:	22c8      	movs	r2, #200	; 0xc8
 800052c:	4918      	ldr	r1, [pc, #96]	; (8000590 <main+0x88>)
 800052e:	4819      	ldr	r0, [pc, #100]	; (8000594 <main+0x8c>)
 8000530:	f002 fdce 	bl	80030d0 <xTaskCreate>
 8000534:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS); //macro -> activates assert and traps code in infinite loop -> good for debugging
 8000536:	697b      	ldr	r3, [r7, #20]
 8000538:	2b01      	cmp	r3, #1
 800053a:	d00a      	beq.n	8000552 <main+0x4a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800053c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000540:	f383 8811 	msr	BASEPRI, r3
 8000544:	f3bf 8f6f 	isb	sy
 8000548:	f3bf 8f4f 	dsb	sy
 800054c:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800054e:	bf00      	nop
 8000550:	e7fe      	b.n	8000550 <main+0x48>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello world from task-2", 2, &task_2_handle);
 8000552:	1d3b      	adds	r3, r7, #4
 8000554:	9301      	str	r3, [sp, #4]
 8000556:	2302      	movs	r3, #2
 8000558:	9300      	str	r3, [sp, #0]
 800055a:	4b0f      	ldr	r3, [pc, #60]	; (8000598 <main+0x90>)
 800055c:	22c8      	movs	r2, #200	; 0xc8
 800055e:	490f      	ldr	r1, [pc, #60]	; (800059c <main+0x94>)
 8000560:	480f      	ldr	r0, [pc, #60]	; (80005a0 <main+0x98>)
 8000562:	f002 fdb5 	bl	80030d0 <xTaskCreate>
 8000566:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 8000568:	697b      	ldr	r3, [r7, #20]
 800056a:	2b01      	cmp	r3, #1
 800056c:	d00a      	beq.n	8000584 <main+0x7c>
        __asm volatile
 800056e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000572:	f383 8811 	msr	BASEPRI, r3
 8000576:	f3bf 8f6f 	isb	sy
 800057a:	f3bf 8f4f 	dsb	sy
 800057e:	60fb      	str	r3, [r7, #12]
    }
 8000580:	bf00      	nop
 8000582:	e7fe      	b.n	8000582 <main+0x7a>

  //Start the freeRTOS scheduler
  vTaskStartScheduler(); //only return is problem launching scheduler (eg. memory insufficient)
 8000584:	f002 fedc 	bl	8003340 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000588:	e7fe      	b.n	8000588 <main+0x80>
 800058a:	bf00      	nop
 800058c:	080055dc 	.word	0x080055dc
 8000590:	080055f4 	.word	0x080055f4
 8000594:	080007b5 	.word	0x080007b5
 8000598:	080055fc 	.word	0x080055fc
 800059c:	08005614 	.word	0x08005614
 80005a0:	080007d9 	.word	0x080007d9

080005a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b094      	sub	sp, #80	; 0x50
 80005a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005aa:	f107 031c 	add.w	r3, r7, #28
 80005ae:	2234      	movs	r2, #52	; 0x34
 80005b0:	2100      	movs	r1, #0
 80005b2:	4618      	mov	r0, r3
 80005b4:	f004 fb2a 	bl	8004c0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b8:	f107 0308 	add.w	r3, r7, #8
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
 80005c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c8:	2300      	movs	r3, #0
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	4b2a      	ldr	r3, [pc, #168]	; (8000678 <SystemClock_Config+0xd4>)
 80005ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005d0:	4a29      	ldr	r2, [pc, #164]	; (8000678 <SystemClock_Config+0xd4>)
 80005d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005d6:	6413      	str	r3, [r2, #64]	; 0x40
 80005d8:	4b27      	ldr	r3, [pc, #156]	; (8000678 <SystemClock_Config+0xd4>)
 80005da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005e0:	607b      	str	r3, [r7, #4]
 80005e2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80005e4:	2300      	movs	r3, #0
 80005e6:	603b      	str	r3, [r7, #0]
 80005e8:	4b24      	ldr	r3, [pc, #144]	; (800067c <SystemClock_Config+0xd8>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80005f0:	4a22      	ldr	r2, [pc, #136]	; (800067c <SystemClock_Config+0xd8>)
 80005f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005f6:	6013      	str	r3, [r2, #0]
 80005f8:	4b20      	ldr	r3, [pc, #128]	; (800067c <SystemClock_Config+0xd8>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000600:	603b      	str	r3, [r7, #0]
 8000602:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000604:	2302      	movs	r3, #2
 8000606:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000608:	2301      	movs	r3, #1
 800060a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800060c:	2310      	movs	r3, #16
 800060e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000610:	2302      	movs	r3, #2
 8000612:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000614:	2300      	movs	r3, #0
 8000616:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000618:	2310      	movs	r3, #16
 800061a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800061c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000620:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000622:	2304      	movs	r3, #4
 8000624:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000626:	2302      	movs	r3, #2
 8000628:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800062a:	2302      	movs	r3, #2
 800062c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800062e:	f107 031c 	add.w	r3, r7, #28
 8000632:	4618      	mov	r0, r3
 8000634:	f001 f886 	bl	8001744 <HAL_RCC_OscConfig>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800063e:	f000 f8ef 	bl	8000820 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000642:	230f      	movs	r3, #15
 8000644:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000646:	2302      	movs	r3, #2
 8000648:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800064a:	2300      	movs	r3, #0
 800064c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800064e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000652:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000654:	2300      	movs	r3, #0
 8000656:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000658:	f107 0308 	add.w	r3, r7, #8
 800065c:	2102      	movs	r1, #2
 800065e:	4618      	mov	r0, r3
 8000660:	f000 fd72 	bl	8001148 <HAL_RCC_ClockConfig>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800066a:	f000 f8d9 	bl	8000820 <Error_Handler>
  }
}
 800066e:	bf00      	nop
 8000670:	3750      	adds	r7, #80	; 0x50
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40023800 	.word	0x40023800
 800067c:	40007000 	.word	0x40007000

08000680 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000684:	4b11      	ldr	r3, [pc, #68]	; (80006cc <MX_USART2_UART_Init+0x4c>)
 8000686:	4a12      	ldr	r2, [pc, #72]	; (80006d0 <MX_USART2_UART_Init+0x50>)
 8000688:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800068a:	4b10      	ldr	r3, [pc, #64]	; (80006cc <MX_USART2_UART_Init+0x4c>)
 800068c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000690:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000692:	4b0e      	ldr	r3, [pc, #56]	; (80006cc <MX_USART2_UART_Init+0x4c>)
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000698:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <MX_USART2_UART_Init+0x4c>)
 800069a:	2200      	movs	r2, #0
 800069c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800069e:	4b0b      	ldr	r3, [pc, #44]	; (80006cc <MX_USART2_UART_Init+0x4c>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006a4:	4b09      	ldr	r3, [pc, #36]	; (80006cc <MX_USART2_UART_Init+0x4c>)
 80006a6:	220c      	movs	r2, #12
 80006a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006aa:	4b08      	ldr	r3, [pc, #32]	; (80006cc <MX_USART2_UART_Init+0x4c>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006b0:	4b06      	ldr	r3, [pc, #24]	; (80006cc <MX_USART2_UART_Init+0x4c>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006b6:	4805      	ldr	r0, [pc, #20]	; (80006cc <MX_USART2_UART_Init+0x4c>)
 80006b8:	f001 fd90 	bl	80021dc <HAL_UART_Init>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006c2:	f000 f8ad 	bl	8000820 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20012e08 	.word	0x20012e08
 80006d0:	40004400 	.word	0x40004400

080006d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b08a      	sub	sp, #40	; 0x28
 80006d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006da:	f107 0314 	add.w	r3, r7, #20
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	609a      	str	r2, [r3, #8]
 80006e6:	60da      	str	r2, [r3, #12]
 80006e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ea:	2300      	movs	r3, #0
 80006ec:	613b      	str	r3, [r7, #16]
 80006ee:	4b2d      	ldr	r3, [pc, #180]	; (80007a4 <MX_GPIO_Init+0xd0>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f2:	4a2c      	ldr	r2, [pc, #176]	; (80007a4 <MX_GPIO_Init+0xd0>)
 80006f4:	f043 0304 	orr.w	r3, r3, #4
 80006f8:	6313      	str	r3, [r2, #48]	; 0x30
 80006fa:	4b2a      	ldr	r3, [pc, #168]	; (80007a4 <MX_GPIO_Init+0xd0>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fe:	f003 0304 	and.w	r3, r3, #4
 8000702:	613b      	str	r3, [r7, #16]
 8000704:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000706:	2300      	movs	r3, #0
 8000708:	60fb      	str	r3, [r7, #12]
 800070a:	4b26      	ldr	r3, [pc, #152]	; (80007a4 <MX_GPIO_Init+0xd0>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	4a25      	ldr	r2, [pc, #148]	; (80007a4 <MX_GPIO_Init+0xd0>)
 8000710:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000714:	6313      	str	r3, [r2, #48]	; 0x30
 8000716:	4b23      	ldr	r3, [pc, #140]	; (80007a4 <MX_GPIO_Init+0xd0>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000722:	2300      	movs	r3, #0
 8000724:	60bb      	str	r3, [r7, #8]
 8000726:	4b1f      	ldr	r3, [pc, #124]	; (80007a4 <MX_GPIO_Init+0xd0>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072a:	4a1e      	ldr	r2, [pc, #120]	; (80007a4 <MX_GPIO_Init+0xd0>)
 800072c:	f043 0301 	orr.w	r3, r3, #1
 8000730:	6313      	str	r3, [r2, #48]	; 0x30
 8000732:	4b1c      	ldr	r3, [pc, #112]	; (80007a4 <MX_GPIO_Init+0xd0>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	f003 0301 	and.w	r3, r3, #1
 800073a:	60bb      	str	r3, [r7, #8]
 800073c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	4b18      	ldr	r3, [pc, #96]	; (80007a4 <MX_GPIO_Init+0xd0>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	4a17      	ldr	r2, [pc, #92]	; (80007a4 <MX_GPIO_Init+0xd0>)
 8000748:	f043 0302 	orr.w	r3, r3, #2
 800074c:	6313      	str	r3, [r2, #48]	; 0x30
 800074e:	4b15      	ldr	r3, [pc, #84]	; (80007a4 <MX_GPIO_Init+0xd0>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	f003 0302 	and.w	r3, r3, #2
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800075a:	2200      	movs	r2, #0
 800075c:	2120      	movs	r1, #32
 800075e:	4812      	ldr	r0, [pc, #72]	; (80007a8 <MX_GPIO_Init+0xd4>)
 8000760:	f000 fcd8 	bl	8001114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000764:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000768:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800076a:	4b10      	ldr	r3, [pc, #64]	; (80007ac <MX_GPIO_Init+0xd8>)
 800076c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076e:	2300      	movs	r3, #0
 8000770:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000772:	f107 0314 	add.w	r3, r7, #20
 8000776:	4619      	mov	r1, r3
 8000778:	480d      	ldr	r0, [pc, #52]	; (80007b0 <MX_GPIO_Init+0xdc>)
 800077a:	f000 fb37 	bl	8000dec <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800077e:	2320      	movs	r3, #32
 8000780:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000782:	2301      	movs	r3, #1
 8000784:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000786:	2300      	movs	r3, #0
 8000788:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078a:	2300      	movs	r3, #0
 800078c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800078e:	f107 0314 	add.w	r3, r7, #20
 8000792:	4619      	mov	r1, r3
 8000794:	4804      	ldr	r0, [pc, #16]	; (80007a8 <MX_GPIO_Init+0xd4>)
 8000796:	f000 fb29 	bl	8000dec <HAL_GPIO_Init>

}
 800079a:	bf00      	nop
 800079c:	3728      	adds	r7, #40	; 0x28
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	40023800 	.word	0x40023800
 80007a8:	40020000 	.word	0x40020000
 80007ac:	10210000 	.word	0x10210000
 80007b0:	40020800 	.word	0x40020800

080007b4 <task1_handler>:
/* USER CODE BEGIN 4 */


/*Task Handler*/
static void task1_handler(void* parameters)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
	while(1)
	{
		printf("%s\n", (char*)parameters);
 80007bc:	6878      	ldr	r0, [r7, #4]
 80007be:	f004 fa9b 	bl	8004cf8 <puts>
		taskYIELD(); //give up processor
 80007c2:	4b04      	ldr	r3, [pc, #16]	; (80007d4 <task1_handler+0x20>)
 80007c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80007c8:	601a      	str	r2, [r3, #0]
 80007ca:	f3bf 8f4f 	dsb	sy
 80007ce:	f3bf 8f6f 	isb	sy
		printf("%s\n", (char*)parameters);
 80007d2:	e7f3      	b.n	80007bc <task1_handler+0x8>
 80007d4:	e000ed04 	.word	0xe000ed04

080007d8 <task2_handler>:
	}
}

static void task2_handler(void* parameters)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
	while(1)
		{
			printf("%s\n", (char*)parameters);
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f004 fa89 	bl	8004cf8 <puts>
			taskYIELD(); //give up processor
 80007e6:	4b04      	ldr	r3, [pc, #16]	; (80007f8 <task2_handler+0x20>)
 80007e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	f3bf 8f4f 	dsb	sy
 80007f2:	f3bf 8f6f 	isb	sy
			printf("%s\n", (char*)parameters);
 80007f6:	e7f3      	b.n	80007e0 <task2_handler+0x8>
 80007f8:	e000ed04 	.word	0xe000ed04

080007fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	4a04      	ldr	r2, [pc, #16]	; (800081c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800080a:	4293      	cmp	r3, r2
 800080c:	d101      	bne.n	8000812 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800080e:	f000 f9eb 	bl	8000be8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000812:	bf00      	nop
 8000814:	3708      	adds	r7, #8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	40001000 	.word	0x40001000

08000820 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000824:	b672      	cpsid	i
}
 8000826:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000828:	e7fe      	b.n	8000828 <Error_Handler+0x8>
	...

0800082c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	607b      	str	r3, [r7, #4]
 8000836:	4b10      	ldr	r3, [pc, #64]	; (8000878 <HAL_MspInit+0x4c>)
 8000838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800083a:	4a0f      	ldr	r2, [pc, #60]	; (8000878 <HAL_MspInit+0x4c>)
 800083c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000840:	6453      	str	r3, [r2, #68]	; 0x44
 8000842:	4b0d      	ldr	r3, [pc, #52]	; (8000878 <HAL_MspInit+0x4c>)
 8000844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000846:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800084a:	607b      	str	r3, [r7, #4]
 800084c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	603b      	str	r3, [r7, #0]
 8000852:	4b09      	ldr	r3, [pc, #36]	; (8000878 <HAL_MspInit+0x4c>)
 8000854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000856:	4a08      	ldr	r2, [pc, #32]	; (8000878 <HAL_MspInit+0x4c>)
 8000858:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800085c:	6413      	str	r3, [r2, #64]	; 0x40
 800085e:	4b06      	ldr	r3, [pc, #24]	; (8000878 <HAL_MspInit+0x4c>)
 8000860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000866:	603b      	str	r3, [r7, #0]
 8000868:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800086a:	bf00      	nop
 800086c:	370c      	adds	r7, #12
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	40023800 	.word	0x40023800

0800087c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b08a      	sub	sp, #40	; 0x28
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000884:	f107 0314 	add.w	r3, r7, #20
 8000888:	2200      	movs	r2, #0
 800088a:	601a      	str	r2, [r3, #0]
 800088c:	605a      	str	r2, [r3, #4]
 800088e:	609a      	str	r2, [r3, #8]
 8000890:	60da      	str	r2, [r3, #12]
 8000892:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a19      	ldr	r2, [pc, #100]	; (8000900 <HAL_UART_MspInit+0x84>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d12b      	bne.n	80008f6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	613b      	str	r3, [r7, #16]
 80008a2:	4b18      	ldr	r3, [pc, #96]	; (8000904 <HAL_UART_MspInit+0x88>)
 80008a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a6:	4a17      	ldr	r2, [pc, #92]	; (8000904 <HAL_UART_MspInit+0x88>)
 80008a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008ac:	6413      	str	r3, [r2, #64]	; 0x40
 80008ae:	4b15      	ldr	r3, [pc, #84]	; (8000904 <HAL_UART_MspInit+0x88>)
 80008b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008b6:	613b      	str	r3, [r7, #16]
 80008b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	4b11      	ldr	r3, [pc, #68]	; (8000904 <HAL_UART_MspInit+0x88>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c2:	4a10      	ldr	r2, [pc, #64]	; (8000904 <HAL_UART_MspInit+0x88>)
 80008c4:	f043 0301 	orr.w	r3, r3, #1
 80008c8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ca:	4b0e      	ldr	r3, [pc, #56]	; (8000904 <HAL_UART_MspInit+0x88>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ce:	f003 0301 	and.w	r3, r3, #1
 80008d2:	60fb      	str	r3, [r7, #12]
 80008d4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008d6:	230c      	movs	r3, #12
 80008d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008da:	2302      	movs	r3, #2
 80008dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	2300      	movs	r3, #0
 80008e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008e2:	2303      	movs	r3, #3
 80008e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008e6:	2307      	movs	r3, #7
 80008e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ea:	f107 0314 	add.w	r3, r7, #20
 80008ee:	4619      	mov	r1, r3
 80008f0:	4805      	ldr	r0, [pc, #20]	; (8000908 <HAL_UART_MspInit+0x8c>)
 80008f2:	f000 fa7b 	bl	8000dec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008f6:	bf00      	nop
 80008f8:	3728      	adds	r7, #40	; 0x28
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40004400 	.word	0x40004400
 8000904:	40023800 	.word	0x40023800
 8000908:	40020000 	.word	0x40020000

0800090c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b08c      	sub	sp, #48	; 0x30
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000914:	2300      	movs	r3, #0
 8000916:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000918:	2300      	movs	r3, #0
 800091a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800091c:	2200      	movs	r2, #0
 800091e:	6879      	ldr	r1, [r7, #4]
 8000920:	2036      	movs	r0, #54	; 0x36
 8000922:	f000 fa39 	bl	8000d98 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000926:	2036      	movs	r0, #54	; 0x36
 8000928:	f000 fa52 	bl	8000dd0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800092c:	2300      	movs	r3, #0
 800092e:	60fb      	str	r3, [r7, #12]
 8000930:	4b1f      	ldr	r3, [pc, #124]	; (80009b0 <HAL_InitTick+0xa4>)
 8000932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000934:	4a1e      	ldr	r2, [pc, #120]	; (80009b0 <HAL_InitTick+0xa4>)
 8000936:	f043 0310 	orr.w	r3, r3, #16
 800093a:	6413      	str	r3, [r2, #64]	; 0x40
 800093c:	4b1c      	ldr	r3, [pc, #112]	; (80009b0 <HAL_InitTick+0xa4>)
 800093e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000940:	f003 0310 	and.w	r3, r3, #16
 8000944:	60fb      	str	r3, [r7, #12]
 8000946:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000948:	f107 0210 	add.w	r2, r7, #16
 800094c:	f107 0314 	add.w	r3, r7, #20
 8000950:	4611      	mov	r1, r2
 8000952:	4618      	mov	r0, r3
 8000954:	f000 fd12 	bl	800137c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000958:	f000 fce8 	bl	800132c <HAL_RCC_GetPCLK1Freq>
 800095c:	4603      	mov	r3, r0
 800095e:	005b      	lsls	r3, r3, #1
 8000960:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000964:	4a13      	ldr	r2, [pc, #76]	; (80009b4 <HAL_InitTick+0xa8>)
 8000966:	fba2 2303 	umull	r2, r3, r2, r3
 800096a:	0c9b      	lsrs	r3, r3, #18
 800096c:	3b01      	subs	r3, #1
 800096e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000970:	4b11      	ldr	r3, [pc, #68]	; (80009b8 <HAL_InitTick+0xac>)
 8000972:	4a12      	ldr	r2, [pc, #72]	; (80009bc <HAL_InitTick+0xb0>)
 8000974:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000976:	4b10      	ldr	r3, [pc, #64]	; (80009b8 <HAL_InitTick+0xac>)
 8000978:	f240 32e7 	movw	r2, #999	; 0x3e7
 800097c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800097e:	4a0e      	ldr	r2, [pc, #56]	; (80009b8 <HAL_InitTick+0xac>)
 8000980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000982:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000984:	4b0c      	ldr	r3, [pc, #48]	; (80009b8 <HAL_InitTick+0xac>)
 8000986:	2200      	movs	r2, #0
 8000988:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800098a:	4b0b      	ldr	r3, [pc, #44]	; (80009b8 <HAL_InitTick+0xac>)
 800098c:	2200      	movs	r2, #0
 800098e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000990:	4809      	ldr	r0, [pc, #36]	; (80009b8 <HAL_InitTick+0xac>)
 8000992:	f001 f975 	bl	8001c80 <HAL_TIM_Base_Init>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d104      	bne.n	80009a6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800099c:	4806      	ldr	r0, [pc, #24]	; (80009b8 <HAL_InitTick+0xac>)
 800099e:	f001 f9c9 	bl	8001d34 <HAL_TIM_Base_Start_IT>
 80009a2:	4603      	mov	r3, r0
 80009a4:	e000      	b.n	80009a8 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80009a6:	2301      	movs	r3, #1
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3730      	adds	r7, #48	; 0x30
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	40023800 	.word	0x40023800
 80009b4:	431bde83 	.word	0x431bde83
 80009b8:	20012e4c 	.word	0x20012e4c
 80009bc:	40001000 	.word	0x40001000

080009c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009c4:	e7fe      	b.n	80009c4 <NMI_Handler+0x4>

080009c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009c6:	b480      	push	{r7}
 80009c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009ca:	e7fe      	b.n	80009ca <HardFault_Handler+0x4>

080009cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009d0:	e7fe      	b.n	80009d0 <MemManage_Handler+0x4>

080009d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009d2:	b480      	push	{r7}
 80009d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009d6:	e7fe      	b.n	80009d6 <BusFault_Handler+0x4>

080009d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009dc:	e7fe      	b.n	80009dc <UsageFault_Handler+0x4>

080009de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009de:	b480      	push	{r7}
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009e2:	bf00      	nop
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr

080009ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80009f0:	4802      	ldr	r0, [pc, #8]	; (80009fc <TIM6_DAC_IRQHandler+0x10>)
 80009f2:	f001 fa0f 	bl	8001e14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	20012e4c 	.word	0x20012e4c

08000a00 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	4603      	mov	r3, r0
 8000a08:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000a0a:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <ITM_SendChar+0x48>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4a0e      	ldr	r2, [pc, #56]	; (8000a48 <ITM_SendChar+0x48>)
 8000a10:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000a14:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000a16:	4b0d      	ldr	r3, [pc, #52]	; (8000a4c <ITM_SendChar+0x4c>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a0c      	ldr	r2, [pc, #48]	; (8000a4c <ITM_SendChar+0x4c>)
 8000a1c:	f043 0301 	orr.w	r3, r3, #1
 8000a20:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000a22:	bf00      	nop
 8000a24:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	f003 0301 	and.w	r3, r3, #1
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d0f8      	beq.n	8000a24 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000a32:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8000a36:	79fb      	ldrb	r3, [r7, #7]
 8000a38:	6013      	str	r3, [r2, #0]
}
 8000a3a:	bf00      	nop
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	e000edfc 	.word	0xe000edfc
 8000a4c:	e0000e00 	.word	0xe0000e00

08000a50 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b086      	sub	sp, #24
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	60f8      	str	r0, [r7, #12]
 8000a58:	60b9      	str	r1, [r7, #8]
 8000a5a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	617b      	str	r3, [r7, #20]
 8000a60:	e00a      	b.n	8000a78 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000a62:	f3af 8000 	nop.w
 8000a66:	4601      	mov	r1, r0
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	1c5a      	adds	r2, r3, #1
 8000a6c:	60ba      	str	r2, [r7, #8]
 8000a6e:	b2ca      	uxtb	r2, r1
 8000a70:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	3301      	adds	r3, #1
 8000a76:	617b      	str	r3, [r7, #20]
 8000a78:	697a      	ldr	r2, [r7, #20]
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	dbf0      	blt.n	8000a62 <_read+0x12>
	}

return len;
 8000a80:	687b      	ldr	r3, [r7, #4]
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3718      	adds	r7, #24
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b086      	sub	sp, #24
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	60f8      	str	r0, [r7, #12]
 8000a92:	60b9      	str	r1, [r7, #8]
 8000a94:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]
 8000a9a:	e009      	b.n	8000ab0 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8000a9c:	68bb      	ldr	r3, [r7, #8]
 8000a9e:	1c5a      	adds	r2, r3, #1
 8000aa0:	60ba      	str	r2, [r7, #8]
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff ffab 	bl	8000a00 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	3301      	adds	r3, #1
 8000aae:	617b      	str	r3, [r7, #20]
 8000ab0:	697a      	ldr	r2, [r7, #20]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	429a      	cmp	r2, r3
 8000ab6:	dbf1      	blt.n	8000a9c <_write+0x12>
	}
	return len;
 8000ab8:	687b      	ldr	r3, [r7, #4]
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3718      	adds	r7, #24
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}

08000ac2 <_close>:

int _close(int file)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	b083      	sub	sp, #12
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	6078      	str	r0, [r7, #4]
	return -1;
 8000aca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr

08000ada <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ada:	b480      	push	{r7}
 8000adc:	b083      	sub	sp, #12
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	6078      	str	r0, [r7, #4]
 8000ae2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000aea:	605a      	str	r2, [r3, #4]
	return 0;
 8000aec:	2300      	movs	r3, #0
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	370c      	adds	r7, #12
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr

08000afa <_isatty>:

int _isatty(int file)
{
 8000afa:	b480      	push	{r7}
 8000afc:	b083      	sub	sp, #12
 8000afe:	af00      	add	r7, sp, #0
 8000b00:	6078      	str	r0, [r7, #4]
	return 1;
 8000b02:	2301      	movs	r3, #1
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	370c      	adds	r7, #12
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr

08000b10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b085      	sub	sp, #20
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60f8      	str	r0, [r7, #12]
 8000b18:	60b9      	str	r1, [r7, #8]
 8000b1a:	607a      	str	r2, [r7, #4]
	return 0;
 8000b1c:	2300      	movs	r3, #0
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3714      	adds	r7, #20
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
	...

08000b2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b30:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <SystemInit+0x20>)
 8000b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b36:	4a05      	ldr	r2, [pc, #20]	; (8000b4c <SystemInit+0x20>)
 8000b38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	e000ed00 	.word	0xe000ed00

08000b50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b88 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b54:	480d      	ldr	r0, [pc, #52]	; (8000b8c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b56:	490e      	ldr	r1, [pc, #56]	; (8000b90 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b58:	4a0e      	ldr	r2, [pc, #56]	; (8000b94 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b5c:	e002      	b.n	8000b64 <LoopCopyDataInit>

08000b5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b62:	3304      	adds	r3, #4

08000b64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b68:	d3f9      	bcc.n	8000b5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b6a:	4a0b      	ldr	r2, [pc, #44]	; (8000b98 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b6c:	4c0b      	ldr	r4, [pc, #44]	; (8000b9c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b70:	e001      	b.n	8000b76 <LoopFillZerobss>

08000b72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b74:	3204      	adds	r2, #4

08000b76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b78:	d3fb      	bcc.n	8000b72 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b7a:	f7ff ffd7 	bl	8000b2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b7e:	f004 f813 	bl	8004ba8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b82:	f7ff fcc1 	bl	8000508 <main>
  bx  lr    
 8000b86:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b90:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000b94:	080056c0 	.word	0x080056c0
  ldr r2, =_sbss
 8000b98:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000b9c:	20012ee8 	.word	0x20012ee8

08000ba0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ba0:	e7fe      	b.n	8000ba0 <ADC_IRQHandler>
	...

08000ba4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ba8:	4b0e      	ldr	r3, [pc, #56]	; (8000be4 <HAL_Init+0x40>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a0d      	ldr	r2, [pc, #52]	; (8000be4 <HAL_Init+0x40>)
 8000bae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bb4:	4b0b      	ldr	r3, [pc, #44]	; (8000be4 <HAL_Init+0x40>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a0a      	ldr	r2, [pc, #40]	; (8000be4 <HAL_Init+0x40>)
 8000bba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bc0:	4b08      	ldr	r3, [pc, #32]	; (8000be4 <HAL_Init+0x40>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a07      	ldr	r2, [pc, #28]	; (8000be4 <HAL_Init+0x40>)
 8000bc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bcc:	2003      	movs	r0, #3
 8000bce:	f000 f8d8 	bl	8000d82 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bd2:	2000      	movs	r0, #0
 8000bd4:	f7ff fe9a 	bl	800090c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bd8:	f7ff fe28 	bl	800082c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bdc:	2300      	movs	r3, #0
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40023c00 	.word	0x40023c00

08000be8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bec:	4b06      	ldr	r3, [pc, #24]	; (8000c08 <HAL_IncTick+0x20>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	4b06      	ldr	r3, [pc, #24]	; (8000c0c <HAL_IncTick+0x24>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	4a04      	ldr	r2, [pc, #16]	; (8000c0c <HAL_IncTick+0x24>)
 8000bfa:	6013      	str	r3, [r2, #0]
}
 8000bfc:	bf00      	nop
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	20000008 	.word	0x20000008
 8000c0c:	20012e94 	.word	0x20012e94

08000c10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  return uwTick;
 8000c14:	4b03      	ldr	r3, [pc, #12]	; (8000c24 <HAL_GetTick+0x14>)
 8000c16:	681b      	ldr	r3, [r3, #0]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	20012e94 	.word	0x20012e94

08000c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b085      	sub	sp, #20
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	f003 0307 	and.w	r3, r3, #7
 8000c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c38:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <__NVIC_SetPriorityGrouping+0x44>)
 8000c3a:	68db      	ldr	r3, [r3, #12]
 8000c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c3e:	68ba      	ldr	r2, [r7, #8]
 8000c40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c44:	4013      	ands	r3, r2
 8000c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c5a:	4a04      	ldr	r2, [pc, #16]	; (8000c6c <__NVIC_SetPriorityGrouping+0x44>)
 8000c5c:	68bb      	ldr	r3, [r7, #8]
 8000c5e:	60d3      	str	r3, [r2, #12]
}
 8000c60:	bf00      	nop
 8000c62:	3714      	adds	r7, #20
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	e000ed00 	.word	0xe000ed00

08000c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c74:	4b04      	ldr	r3, [pc, #16]	; (8000c88 <__NVIC_GetPriorityGrouping+0x18>)
 8000c76:	68db      	ldr	r3, [r3, #12]
 8000c78:	0a1b      	lsrs	r3, r3, #8
 8000c7a:	f003 0307 	and.w	r3, r3, #7
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	e000ed00 	.word	0xe000ed00

08000c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	db0b      	blt.n	8000cb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	f003 021f 	and.w	r2, r3, #31
 8000ca4:	4907      	ldr	r1, [pc, #28]	; (8000cc4 <__NVIC_EnableIRQ+0x38>)
 8000ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000caa:	095b      	lsrs	r3, r3, #5
 8000cac:	2001      	movs	r0, #1
 8000cae:	fa00 f202 	lsl.w	r2, r0, r2
 8000cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cb6:	bf00      	nop
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	e000e100 	.word	0xe000e100

08000cc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	4603      	mov	r3, r0
 8000cd0:	6039      	str	r1, [r7, #0]
 8000cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	db0a      	blt.n	8000cf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	b2da      	uxtb	r2, r3
 8000ce0:	490c      	ldr	r1, [pc, #48]	; (8000d14 <__NVIC_SetPriority+0x4c>)
 8000ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce6:	0112      	lsls	r2, r2, #4
 8000ce8:	b2d2      	uxtb	r2, r2
 8000cea:	440b      	add	r3, r1
 8000cec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cf0:	e00a      	b.n	8000d08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	b2da      	uxtb	r2, r3
 8000cf6:	4908      	ldr	r1, [pc, #32]	; (8000d18 <__NVIC_SetPriority+0x50>)
 8000cf8:	79fb      	ldrb	r3, [r7, #7]
 8000cfa:	f003 030f 	and.w	r3, r3, #15
 8000cfe:	3b04      	subs	r3, #4
 8000d00:	0112      	lsls	r2, r2, #4
 8000d02:	b2d2      	uxtb	r2, r2
 8000d04:	440b      	add	r3, r1
 8000d06:	761a      	strb	r2, [r3, #24]
}
 8000d08:	bf00      	nop
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	e000e100 	.word	0xe000e100
 8000d18:	e000ed00 	.word	0xe000ed00

08000d1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b089      	sub	sp, #36	; 0x24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	60f8      	str	r0, [r7, #12]
 8000d24:	60b9      	str	r1, [r7, #8]
 8000d26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	f003 0307 	and.w	r3, r3, #7
 8000d2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d30:	69fb      	ldr	r3, [r7, #28]
 8000d32:	f1c3 0307 	rsb	r3, r3, #7
 8000d36:	2b04      	cmp	r3, #4
 8000d38:	bf28      	it	cs
 8000d3a:	2304      	movcs	r3, #4
 8000d3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d3e:	69fb      	ldr	r3, [r7, #28]
 8000d40:	3304      	adds	r3, #4
 8000d42:	2b06      	cmp	r3, #6
 8000d44:	d902      	bls.n	8000d4c <NVIC_EncodePriority+0x30>
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	3b03      	subs	r3, #3
 8000d4a:	e000      	b.n	8000d4e <NVIC_EncodePriority+0x32>
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d50:	f04f 32ff 	mov.w	r2, #4294967295
 8000d54:	69bb      	ldr	r3, [r7, #24]
 8000d56:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5a:	43da      	mvns	r2, r3
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	401a      	ands	r2, r3
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d64:	f04f 31ff 	mov.w	r1, #4294967295
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6e:	43d9      	mvns	r1, r3
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d74:	4313      	orrs	r3, r2
         );
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3724      	adds	r7, #36	; 0x24
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr

08000d82 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b082      	sub	sp, #8
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d8a:	6878      	ldr	r0, [r7, #4]
 8000d8c:	f7ff ff4c 	bl	8000c28 <__NVIC_SetPriorityGrouping>
}
 8000d90:	bf00      	nop
 8000d92:	3708      	adds	r7, #8
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b086      	sub	sp, #24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	4603      	mov	r3, r0
 8000da0:	60b9      	str	r1, [r7, #8]
 8000da2:	607a      	str	r2, [r7, #4]
 8000da4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000da6:	2300      	movs	r3, #0
 8000da8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000daa:	f7ff ff61 	bl	8000c70 <__NVIC_GetPriorityGrouping>
 8000dae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000db0:	687a      	ldr	r2, [r7, #4]
 8000db2:	68b9      	ldr	r1, [r7, #8]
 8000db4:	6978      	ldr	r0, [r7, #20]
 8000db6:	f7ff ffb1 	bl	8000d1c <NVIC_EncodePriority>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dc0:	4611      	mov	r1, r2
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff ff80 	bl	8000cc8 <__NVIC_SetPriority>
}
 8000dc8:	bf00      	nop
 8000dca:	3718      	adds	r7, #24
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dde:	4618      	mov	r0, r3
 8000de0:	f7ff ff54 	bl	8000c8c <__NVIC_EnableIRQ>
}
 8000de4:	bf00      	nop
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}

08000dec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b089      	sub	sp, #36	; 0x24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000df6:	2300      	movs	r3, #0
 8000df8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e02:	2300      	movs	r3, #0
 8000e04:	61fb      	str	r3, [r7, #28]
 8000e06:	e165      	b.n	80010d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e08:	2201      	movs	r2, #1
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	697a      	ldr	r2, [r7, #20]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e1c:	693a      	ldr	r2, [r7, #16]
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	f040 8154 	bne.w	80010ce <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f003 0303 	and.w	r3, r3, #3
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d005      	beq.n	8000e3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e3a:	2b02      	cmp	r3, #2
 8000e3c:	d130      	bne.n	8000ea0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	2203      	movs	r2, #3
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	43db      	mvns	r3, r3
 8000e50:	69ba      	ldr	r2, [r7, #24]
 8000e52:	4013      	ands	r3, r2
 8000e54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	68da      	ldr	r2, [r3, #12]
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	005b      	lsls	r3, r3, #1
 8000e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e62:	69ba      	ldr	r2, [r7, #24]
 8000e64:	4313      	orrs	r3, r2
 8000e66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	69ba      	ldr	r2, [r7, #24]
 8000e6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e74:	2201      	movs	r2, #1
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7c:	43db      	mvns	r3, r3
 8000e7e:	69ba      	ldr	r2, [r7, #24]
 8000e80:	4013      	ands	r3, r2
 8000e82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	091b      	lsrs	r3, r3, #4
 8000e8a:	f003 0201 	and.w	r2, r3, #1
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	fa02 f303 	lsl.w	r3, r2, r3
 8000e94:	69ba      	ldr	r2, [r7, #24]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f003 0303 	and.w	r3, r3, #3
 8000ea8:	2b03      	cmp	r3, #3
 8000eaa:	d017      	beq.n	8000edc <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	2203      	movs	r2, #3
 8000eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebc:	43db      	mvns	r3, r3
 8000ebe:	69ba      	ldr	r2, [r7, #24]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	689a      	ldr	r2, [r3, #8]
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	005b      	lsls	r3, r3, #1
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	69ba      	ldr	r2, [r7, #24]
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	69ba      	ldr	r2, [r7, #24]
 8000eda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f003 0303 	and.w	r3, r3, #3
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d123      	bne.n	8000f30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ee8:	69fb      	ldr	r3, [r7, #28]
 8000eea:	08da      	lsrs	r2, r3, #3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	3208      	adds	r2, #8
 8000ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ef6:	69fb      	ldr	r3, [r7, #28]
 8000ef8:	f003 0307 	and.w	r3, r3, #7
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	220f      	movs	r2, #15
 8000f00:	fa02 f303 	lsl.w	r3, r2, r3
 8000f04:	43db      	mvns	r3, r3
 8000f06:	69ba      	ldr	r2, [r7, #24]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	691a      	ldr	r2, [r3, #16]
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	f003 0307 	and.w	r3, r3, #7
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1c:	69ba      	ldr	r2, [r7, #24]
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	08da      	lsrs	r2, r3, #3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	3208      	adds	r2, #8
 8000f2a:	69b9      	ldr	r1, [r7, #24]
 8000f2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	2203      	movs	r2, #3
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	4013      	ands	r3, r2
 8000f46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f003 0203 	and.w	r2, r3, #3
 8000f50:	69fb      	ldr	r3, [r7, #28]
 8000f52:	005b      	lsls	r3, r3, #1
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	69ba      	ldr	r2, [r7, #24]
 8000f62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	f000 80ae 	beq.w	80010ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	60fb      	str	r3, [r7, #12]
 8000f76:	4b5d      	ldr	r3, [pc, #372]	; (80010ec <HAL_GPIO_Init+0x300>)
 8000f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f7a:	4a5c      	ldr	r2, [pc, #368]	; (80010ec <HAL_GPIO_Init+0x300>)
 8000f7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f80:	6453      	str	r3, [r2, #68]	; 0x44
 8000f82:	4b5a      	ldr	r3, [pc, #360]	; (80010ec <HAL_GPIO_Init+0x300>)
 8000f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f8e:	4a58      	ldr	r2, [pc, #352]	; (80010f0 <HAL_GPIO_Init+0x304>)
 8000f90:	69fb      	ldr	r3, [r7, #28]
 8000f92:	089b      	lsrs	r3, r3, #2
 8000f94:	3302      	adds	r3, #2
 8000f96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	f003 0303 	and.w	r3, r3, #3
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	220f      	movs	r2, #15
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	43db      	mvns	r3, r3
 8000fac:	69ba      	ldr	r2, [r7, #24]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a4f      	ldr	r2, [pc, #316]	; (80010f4 <HAL_GPIO_Init+0x308>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d025      	beq.n	8001006 <HAL_GPIO_Init+0x21a>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4a4e      	ldr	r2, [pc, #312]	; (80010f8 <HAL_GPIO_Init+0x30c>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d01f      	beq.n	8001002 <HAL_GPIO_Init+0x216>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a4d      	ldr	r2, [pc, #308]	; (80010fc <HAL_GPIO_Init+0x310>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d019      	beq.n	8000ffe <HAL_GPIO_Init+0x212>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a4c      	ldr	r2, [pc, #304]	; (8001100 <HAL_GPIO_Init+0x314>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d013      	beq.n	8000ffa <HAL_GPIO_Init+0x20e>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a4b      	ldr	r2, [pc, #300]	; (8001104 <HAL_GPIO_Init+0x318>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d00d      	beq.n	8000ff6 <HAL_GPIO_Init+0x20a>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a4a      	ldr	r2, [pc, #296]	; (8001108 <HAL_GPIO_Init+0x31c>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d007      	beq.n	8000ff2 <HAL_GPIO_Init+0x206>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a49      	ldr	r2, [pc, #292]	; (800110c <HAL_GPIO_Init+0x320>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d101      	bne.n	8000fee <HAL_GPIO_Init+0x202>
 8000fea:	2306      	movs	r3, #6
 8000fec:	e00c      	b.n	8001008 <HAL_GPIO_Init+0x21c>
 8000fee:	2307      	movs	r3, #7
 8000ff0:	e00a      	b.n	8001008 <HAL_GPIO_Init+0x21c>
 8000ff2:	2305      	movs	r3, #5
 8000ff4:	e008      	b.n	8001008 <HAL_GPIO_Init+0x21c>
 8000ff6:	2304      	movs	r3, #4
 8000ff8:	e006      	b.n	8001008 <HAL_GPIO_Init+0x21c>
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	e004      	b.n	8001008 <HAL_GPIO_Init+0x21c>
 8000ffe:	2302      	movs	r3, #2
 8001000:	e002      	b.n	8001008 <HAL_GPIO_Init+0x21c>
 8001002:	2301      	movs	r3, #1
 8001004:	e000      	b.n	8001008 <HAL_GPIO_Init+0x21c>
 8001006:	2300      	movs	r3, #0
 8001008:	69fa      	ldr	r2, [r7, #28]
 800100a:	f002 0203 	and.w	r2, r2, #3
 800100e:	0092      	lsls	r2, r2, #2
 8001010:	4093      	lsls	r3, r2
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	4313      	orrs	r3, r2
 8001016:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001018:	4935      	ldr	r1, [pc, #212]	; (80010f0 <HAL_GPIO_Init+0x304>)
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	089b      	lsrs	r3, r3, #2
 800101e:	3302      	adds	r3, #2
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001026:	4b3a      	ldr	r3, [pc, #232]	; (8001110 <HAL_GPIO_Init+0x324>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	43db      	mvns	r3, r3
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	4013      	ands	r3, r2
 8001034:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800103e:	2b00      	cmp	r3, #0
 8001040:	d003      	beq.n	800104a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	693b      	ldr	r3, [r7, #16]
 8001046:	4313      	orrs	r3, r2
 8001048:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800104a:	4a31      	ldr	r2, [pc, #196]	; (8001110 <HAL_GPIO_Init+0x324>)
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001050:	4b2f      	ldr	r3, [pc, #188]	; (8001110 <HAL_GPIO_Init+0x324>)
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	43db      	mvns	r3, r3
 800105a:	69ba      	ldr	r2, [r7, #24]
 800105c:	4013      	ands	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001068:	2b00      	cmp	r3, #0
 800106a:	d003      	beq.n	8001074 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	4313      	orrs	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001074:	4a26      	ldr	r2, [pc, #152]	; (8001110 <HAL_GPIO_Init+0x324>)
 8001076:	69bb      	ldr	r3, [r7, #24]
 8001078:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800107a:	4b25      	ldr	r3, [pc, #148]	; (8001110 <HAL_GPIO_Init+0x324>)
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	43db      	mvns	r3, r3
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	4013      	ands	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001092:	2b00      	cmp	r3, #0
 8001094:	d003      	beq.n	800109e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001096:	69ba      	ldr	r2, [r7, #24]
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	4313      	orrs	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800109e:	4a1c      	ldr	r2, [pc, #112]	; (8001110 <HAL_GPIO_Init+0x324>)
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010a4:	4b1a      	ldr	r3, [pc, #104]	; (8001110 <HAL_GPIO_Init+0x324>)
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	43db      	mvns	r3, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4013      	ands	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d003      	beq.n	80010c8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010c8:	4a11      	ldr	r2, [pc, #68]	; (8001110 <HAL_GPIO_Init+0x324>)
 80010ca:	69bb      	ldr	r3, [r7, #24]
 80010cc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	3301      	adds	r3, #1
 80010d2:	61fb      	str	r3, [r7, #28]
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	2b0f      	cmp	r3, #15
 80010d8:	f67f ae96 	bls.w	8000e08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010dc:	bf00      	nop
 80010de:	bf00      	nop
 80010e0:	3724      	adds	r7, #36	; 0x24
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	40023800 	.word	0x40023800
 80010f0:	40013800 	.word	0x40013800
 80010f4:	40020000 	.word	0x40020000
 80010f8:	40020400 	.word	0x40020400
 80010fc:	40020800 	.word	0x40020800
 8001100:	40020c00 	.word	0x40020c00
 8001104:	40021000 	.word	0x40021000
 8001108:	40021400 	.word	0x40021400
 800110c:	40021800 	.word	0x40021800
 8001110:	40013c00 	.word	0x40013c00

08001114 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	460b      	mov	r3, r1
 800111e:	807b      	strh	r3, [r7, #2]
 8001120:	4613      	mov	r3, r2
 8001122:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001124:	787b      	ldrb	r3, [r7, #1]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d003      	beq.n	8001132 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800112a:	887a      	ldrh	r2, [r7, #2]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001130:	e003      	b.n	800113a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001132:	887b      	ldrh	r3, [r7, #2]
 8001134:	041a      	lsls	r2, r3, #16
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	619a      	str	r2, [r3, #24]
}
 800113a:	bf00      	nop
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
	...

08001148 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d101      	bne.n	800115c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001158:	2301      	movs	r3, #1
 800115a:	e0cc      	b.n	80012f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800115c:	4b68      	ldr	r3, [pc, #416]	; (8001300 <HAL_RCC_ClockConfig+0x1b8>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f003 030f 	and.w	r3, r3, #15
 8001164:	683a      	ldr	r2, [r7, #0]
 8001166:	429a      	cmp	r2, r3
 8001168:	d90c      	bls.n	8001184 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800116a:	4b65      	ldr	r3, [pc, #404]	; (8001300 <HAL_RCC_ClockConfig+0x1b8>)
 800116c:	683a      	ldr	r2, [r7, #0]
 800116e:	b2d2      	uxtb	r2, r2
 8001170:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001172:	4b63      	ldr	r3, [pc, #396]	; (8001300 <HAL_RCC_ClockConfig+0x1b8>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f003 030f 	and.w	r3, r3, #15
 800117a:	683a      	ldr	r2, [r7, #0]
 800117c:	429a      	cmp	r2, r3
 800117e:	d001      	beq.n	8001184 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001180:	2301      	movs	r3, #1
 8001182:	e0b8      	b.n	80012f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f003 0302 	and.w	r3, r3, #2
 800118c:	2b00      	cmp	r3, #0
 800118e:	d020      	beq.n	80011d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f003 0304 	and.w	r3, r3, #4
 8001198:	2b00      	cmp	r3, #0
 800119a:	d005      	beq.n	80011a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800119c:	4b59      	ldr	r3, [pc, #356]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	4a58      	ldr	r2, [pc, #352]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 80011a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80011a6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f003 0308 	and.w	r3, r3, #8
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d005      	beq.n	80011c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011b4:	4b53      	ldr	r3, [pc, #332]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	4a52      	ldr	r2, [pc, #328]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 80011ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80011be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011c0:	4b50      	ldr	r3, [pc, #320]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	494d      	ldr	r1, [pc, #308]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 80011ce:	4313      	orrs	r3, r2
 80011d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d044      	beq.n	8001268 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d107      	bne.n	80011f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011e6:	4b47      	ldr	r3, [pc, #284]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d119      	bne.n	8001226 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e07f      	b.n	80012f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	2b02      	cmp	r3, #2
 80011fc:	d003      	beq.n	8001206 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001202:	2b03      	cmp	r3, #3
 8001204:	d107      	bne.n	8001216 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001206:	4b3f      	ldr	r3, [pc, #252]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800120e:	2b00      	cmp	r3, #0
 8001210:	d109      	bne.n	8001226 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	e06f      	b.n	80012f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001216:	4b3b      	ldr	r3, [pc, #236]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f003 0302 	and.w	r3, r3, #2
 800121e:	2b00      	cmp	r3, #0
 8001220:	d101      	bne.n	8001226 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e067      	b.n	80012f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001226:	4b37      	ldr	r3, [pc, #220]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	f023 0203 	bic.w	r2, r3, #3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	4934      	ldr	r1, [pc, #208]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 8001234:	4313      	orrs	r3, r2
 8001236:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001238:	f7ff fcea 	bl	8000c10 <HAL_GetTick>
 800123c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800123e:	e00a      	b.n	8001256 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001240:	f7ff fce6 	bl	8000c10 <HAL_GetTick>
 8001244:	4602      	mov	r2, r0
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	f241 3288 	movw	r2, #5000	; 0x1388
 800124e:	4293      	cmp	r3, r2
 8001250:	d901      	bls.n	8001256 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	e04f      	b.n	80012f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001256:	4b2b      	ldr	r3, [pc, #172]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	f003 020c 	and.w	r2, r3, #12
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	429a      	cmp	r2, r3
 8001266:	d1eb      	bne.n	8001240 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001268:	4b25      	ldr	r3, [pc, #148]	; (8001300 <HAL_RCC_ClockConfig+0x1b8>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f003 030f 	and.w	r3, r3, #15
 8001270:	683a      	ldr	r2, [r7, #0]
 8001272:	429a      	cmp	r2, r3
 8001274:	d20c      	bcs.n	8001290 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001276:	4b22      	ldr	r3, [pc, #136]	; (8001300 <HAL_RCC_ClockConfig+0x1b8>)
 8001278:	683a      	ldr	r2, [r7, #0]
 800127a:	b2d2      	uxtb	r2, r2
 800127c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800127e:	4b20      	ldr	r3, [pc, #128]	; (8001300 <HAL_RCC_ClockConfig+0x1b8>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f003 030f 	and.w	r3, r3, #15
 8001286:	683a      	ldr	r2, [r7, #0]
 8001288:	429a      	cmp	r2, r3
 800128a:	d001      	beq.n	8001290 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	e032      	b.n	80012f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f003 0304 	and.w	r3, r3, #4
 8001298:	2b00      	cmp	r3, #0
 800129a:	d008      	beq.n	80012ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800129c:	4b19      	ldr	r3, [pc, #100]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	4916      	ldr	r1, [pc, #88]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 80012aa:	4313      	orrs	r3, r2
 80012ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f003 0308 	and.w	r3, r3, #8
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d009      	beq.n	80012ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80012ba:	4b12      	ldr	r3, [pc, #72]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	691b      	ldr	r3, [r3, #16]
 80012c6:	00db      	lsls	r3, r3, #3
 80012c8:	490e      	ldr	r1, [pc, #56]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 80012ca:	4313      	orrs	r3, r2
 80012cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80012ce:	f000 f887 	bl	80013e0 <HAL_RCC_GetSysClockFreq>
 80012d2:	4602      	mov	r2, r0
 80012d4:	4b0b      	ldr	r3, [pc, #44]	; (8001304 <HAL_RCC_ClockConfig+0x1bc>)
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	091b      	lsrs	r3, r3, #4
 80012da:	f003 030f 	and.w	r3, r3, #15
 80012de:	490a      	ldr	r1, [pc, #40]	; (8001308 <HAL_RCC_ClockConfig+0x1c0>)
 80012e0:	5ccb      	ldrb	r3, [r1, r3]
 80012e2:	fa22 f303 	lsr.w	r3, r2, r3
 80012e6:	4a09      	ldr	r2, [pc, #36]	; (800130c <HAL_RCC_ClockConfig+0x1c4>)
 80012e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80012ea:	4b09      	ldr	r3, [pc, #36]	; (8001310 <HAL_RCC_ClockConfig+0x1c8>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fb0c 	bl	800090c <HAL_InitTick>

  return HAL_OK;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40023c00 	.word	0x40023c00
 8001304:	40023800 	.word	0x40023800
 8001308:	08005634 	.word	0x08005634
 800130c:	20000000 	.word	0x20000000
 8001310:	20000004 	.word	0x20000004

08001314 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001318:	4b03      	ldr	r3, [pc, #12]	; (8001328 <HAL_RCC_GetHCLKFreq+0x14>)
 800131a:	681b      	ldr	r3, [r3, #0]
}
 800131c:	4618      	mov	r0, r3
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	20000000 	.word	0x20000000

0800132c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001330:	f7ff fff0 	bl	8001314 <HAL_RCC_GetHCLKFreq>
 8001334:	4602      	mov	r2, r0
 8001336:	4b05      	ldr	r3, [pc, #20]	; (800134c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	0a9b      	lsrs	r3, r3, #10
 800133c:	f003 0307 	and.w	r3, r3, #7
 8001340:	4903      	ldr	r1, [pc, #12]	; (8001350 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001342:	5ccb      	ldrb	r3, [r1, r3]
 8001344:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001348:	4618      	mov	r0, r3
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40023800 	.word	0x40023800
 8001350:	08005644 	.word	0x08005644

08001354 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001358:	f7ff ffdc 	bl	8001314 <HAL_RCC_GetHCLKFreq>
 800135c:	4602      	mov	r2, r0
 800135e:	4b05      	ldr	r3, [pc, #20]	; (8001374 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	0b5b      	lsrs	r3, r3, #13
 8001364:	f003 0307 	and.w	r3, r3, #7
 8001368:	4903      	ldr	r1, [pc, #12]	; (8001378 <HAL_RCC_GetPCLK2Freq+0x24>)
 800136a:	5ccb      	ldrb	r3, [r1, r3]
 800136c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001370:	4618      	mov	r0, r3
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40023800 	.word	0x40023800
 8001378:	08005644 	.word	0x08005644

0800137c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	220f      	movs	r2, #15
 800138a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800138c:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <HAL_RCC_GetClockConfig+0x5c>)
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	f003 0203 	and.w	r2, r3, #3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001398:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <HAL_RCC_GetClockConfig+0x5c>)
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80013a4:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <HAL_RCC_GetClockConfig+0x5c>)
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80013b0:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <HAL_RCC_GetClockConfig+0x5c>)
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	08db      	lsrs	r3, r3, #3
 80013b6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80013be:	4b07      	ldr	r3, [pc, #28]	; (80013dc <HAL_RCC_GetClockConfig+0x60>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 020f 	and.w	r2, r3, #15
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	601a      	str	r2, [r3, #0]
}
 80013ca:	bf00      	nop
 80013cc:	370c      	adds	r7, #12
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	40023800 	.word	0x40023800
 80013dc:	40023c00 	.word	0x40023c00

080013e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013e4:	b088      	sub	sp, #32
 80013e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80013f0:	2300      	movs	r3, #0
 80013f2:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 80013f4:	2300      	movs	r3, #0
 80013f6:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80013f8:	2300      	movs	r3, #0
 80013fa:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013fc:	4bce      	ldr	r3, [pc, #824]	; (8001738 <HAL_RCC_GetSysClockFreq+0x358>)
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	f003 030c 	and.w	r3, r3, #12
 8001404:	2b0c      	cmp	r3, #12
 8001406:	f200 818d 	bhi.w	8001724 <HAL_RCC_GetSysClockFreq+0x344>
 800140a:	a201      	add	r2, pc, #4	; (adr r2, 8001410 <HAL_RCC_GetSysClockFreq+0x30>)
 800140c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001410:	08001445 	.word	0x08001445
 8001414:	08001725 	.word	0x08001725
 8001418:	08001725 	.word	0x08001725
 800141c:	08001725 	.word	0x08001725
 8001420:	0800144b 	.word	0x0800144b
 8001424:	08001725 	.word	0x08001725
 8001428:	08001725 	.word	0x08001725
 800142c:	08001725 	.word	0x08001725
 8001430:	08001451 	.word	0x08001451
 8001434:	08001725 	.word	0x08001725
 8001438:	08001725 	.word	0x08001725
 800143c:	08001725 	.word	0x08001725
 8001440:	080015c5 	.word	0x080015c5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001444:	4bbd      	ldr	r3, [pc, #756]	; (800173c <HAL_RCC_GetSysClockFreq+0x35c>)
 8001446:	61bb      	str	r3, [r7, #24]
       break;
 8001448:	e16f      	b.n	800172a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800144a:	4bbd      	ldr	r3, [pc, #756]	; (8001740 <HAL_RCC_GetSysClockFreq+0x360>)
 800144c:	61bb      	str	r3, [r7, #24]
      break;
 800144e:	e16c      	b.n	800172a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001450:	4bb9      	ldr	r3, [pc, #740]	; (8001738 <HAL_RCC_GetSysClockFreq+0x358>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001458:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800145a:	4bb7      	ldr	r3, [pc, #732]	; (8001738 <HAL_RCC_GetSysClockFreq+0x358>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001462:	2b00      	cmp	r3, #0
 8001464:	d053      	beq.n	800150e <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001466:	4bb4      	ldr	r3, [pc, #720]	; (8001738 <HAL_RCC_GetSysClockFreq+0x358>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	099b      	lsrs	r3, r3, #6
 800146c:	461a      	mov	r2, r3
 800146e:	f04f 0300 	mov.w	r3, #0
 8001472:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001476:	f04f 0100 	mov.w	r1, #0
 800147a:	ea02 0400 	and.w	r4, r2, r0
 800147e:	603c      	str	r4, [r7, #0]
 8001480:	400b      	ands	r3, r1
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001488:	4620      	mov	r0, r4
 800148a:	4629      	mov	r1, r5
 800148c:	f04f 0200 	mov.w	r2, #0
 8001490:	f04f 0300 	mov.w	r3, #0
 8001494:	014b      	lsls	r3, r1, #5
 8001496:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800149a:	0142      	lsls	r2, r0, #5
 800149c:	4610      	mov	r0, r2
 800149e:	4619      	mov	r1, r3
 80014a0:	4623      	mov	r3, r4
 80014a2:	1ac0      	subs	r0, r0, r3
 80014a4:	462b      	mov	r3, r5
 80014a6:	eb61 0103 	sbc.w	r1, r1, r3
 80014aa:	f04f 0200 	mov.w	r2, #0
 80014ae:	f04f 0300 	mov.w	r3, #0
 80014b2:	018b      	lsls	r3, r1, #6
 80014b4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80014b8:	0182      	lsls	r2, r0, #6
 80014ba:	1a12      	subs	r2, r2, r0
 80014bc:	eb63 0301 	sbc.w	r3, r3, r1
 80014c0:	f04f 0000 	mov.w	r0, #0
 80014c4:	f04f 0100 	mov.w	r1, #0
 80014c8:	00d9      	lsls	r1, r3, #3
 80014ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80014ce:	00d0      	lsls	r0, r2, #3
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	4621      	mov	r1, r4
 80014d6:	1852      	adds	r2, r2, r1
 80014d8:	4629      	mov	r1, r5
 80014da:	eb43 0101 	adc.w	r1, r3, r1
 80014de:	460b      	mov	r3, r1
 80014e0:	f04f 0000 	mov.w	r0, #0
 80014e4:	f04f 0100 	mov.w	r1, #0
 80014e8:	0259      	lsls	r1, r3, #9
 80014ea:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80014ee:	0250      	lsls	r0, r2, #9
 80014f0:	4602      	mov	r2, r0
 80014f2:	460b      	mov	r3, r1
 80014f4:	4610      	mov	r0, r2
 80014f6:	4619      	mov	r1, r3
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	461a      	mov	r2, r3
 80014fc:	f04f 0300 	mov.w	r3, #0
 8001500:	f7fe fe86 	bl	8000210 <__aeabi_uldivmod>
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	4613      	mov	r3, r2
 800150a:	61fb      	str	r3, [r7, #28]
 800150c:	e04c      	b.n	80015a8 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800150e:	4b8a      	ldr	r3, [pc, #552]	; (8001738 <HAL_RCC_GetSysClockFreq+0x358>)
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	099b      	lsrs	r3, r3, #6
 8001514:	461a      	mov	r2, r3
 8001516:	f04f 0300 	mov.w	r3, #0
 800151a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800151e:	f04f 0100 	mov.w	r1, #0
 8001522:	ea02 0a00 	and.w	sl, r2, r0
 8001526:	ea03 0b01 	and.w	fp, r3, r1
 800152a:	4650      	mov	r0, sl
 800152c:	4659      	mov	r1, fp
 800152e:	f04f 0200 	mov.w	r2, #0
 8001532:	f04f 0300 	mov.w	r3, #0
 8001536:	014b      	lsls	r3, r1, #5
 8001538:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800153c:	0142      	lsls	r2, r0, #5
 800153e:	4610      	mov	r0, r2
 8001540:	4619      	mov	r1, r3
 8001542:	ebb0 000a 	subs.w	r0, r0, sl
 8001546:	eb61 010b 	sbc.w	r1, r1, fp
 800154a:	f04f 0200 	mov.w	r2, #0
 800154e:	f04f 0300 	mov.w	r3, #0
 8001552:	018b      	lsls	r3, r1, #6
 8001554:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001558:	0182      	lsls	r2, r0, #6
 800155a:	1a12      	subs	r2, r2, r0
 800155c:	eb63 0301 	sbc.w	r3, r3, r1
 8001560:	f04f 0000 	mov.w	r0, #0
 8001564:	f04f 0100 	mov.w	r1, #0
 8001568:	00d9      	lsls	r1, r3, #3
 800156a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800156e:	00d0      	lsls	r0, r2, #3
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	eb12 020a 	adds.w	r2, r2, sl
 8001578:	eb43 030b 	adc.w	r3, r3, fp
 800157c:	f04f 0000 	mov.w	r0, #0
 8001580:	f04f 0100 	mov.w	r1, #0
 8001584:	0299      	lsls	r1, r3, #10
 8001586:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800158a:	0290      	lsls	r0, r2, #10
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	4610      	mov	r0, r2
 8001592:	4619      	mov	r1, r3
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	461a      	mov	r2, r3
 8001598:	f04f 0300 	mov.w	r3, #0
 800159c:	f7fe fe38 	bl	8000210 <__aeabi_uldivmod>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	4613      	mov	r3, r2
 80015a6:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80015a8:	4b63      	ldr	r3, [pc, #396]	; (8001738 <HAL_RCC_GetSysClockFreq+0x358>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	0c1b      	lsrs	r3, r3, #16
 80015ae:	f003 0303 	and.w	r3, r3, #3
 80015b2:	3301      	adds	r3, #1
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 80015b8:	69fa      	ldr	r2, [r7, #28]
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c0:	61bb      	str	r3, [r7, #24]
      break;
 80015c2:	e0b2      	b.n	800172a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015c4:	4b5c      	ldr	r3, [pc, #368]	; (8001738 <HAL_RCC_GetSysClockFreq+0x358>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80015cc:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015ce:	4b5a      	ldr	r3, [pc, #360]	; (8001738 <HAL_RCC_GetSysClockFreq+0x358>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d04d      	beq.n	8001676 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015da:	4b57      	ldr	r3, [pc, #348]	; (8001738 <HAL_RCC_GetSysClockFreq+0x358>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	099b      	lsrs	r3, r3, #6
 80015e0:	461a      	mov	r2, r3
 80015e2:	f04f 0300 	mov.w	r3, #0
 80015e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80015ea:	f04f 0100 	mov.w	r1, #0
 80015ee:	ea02 0800 	and.w	r8, r2, r0
 80015f2:	ea03 0901 	and.w	r9, r3, r1
 80015f6:	4640      	mov	r0, r8
 80015f8:	4649      	mov	r1, r9
 80015fa:	f04f 0200 	mov.w	r2, #0
 80015fe:	f04f 0300 	mov.w	r3, #0
 8001602:	014b      	lsls	r3, r1, #5
 8001604:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001608:	0142      	lsls	r2, r0, #5
 800160a:	4610      	mov	r0, r2
 800160c:	4619      	mov	r1, r3
 800160e:	ebb0 0008 	subs.w	r0, r0, r8
 8001612:	eb61 0109 	sbc.w	r1, r1, r9
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	f04f 0300 	mov.w	r3, #0
 800161e:	018b      	lsls	r3, r1, #6
 8001620:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001624:	0182      	lsls	r2, r0, #6
 8001626:	1a12      	subs	r2, r2, r0
 8001628:	eb63 0301 	sbc.w	r3, r3, r1
 800162c:	f04f 0000 	mov.w	r0, #0
 8001630:	f04f 0100 	mov.w	r1, #0
 8001634:	00d9      	lsls	r1, r3, #3
 8001636:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800163a:	00d0      	lsls	r0, r2, #3
 800163c:	4602      	mov	r2, r0
 800163e:	460b      	mov	r3, r1
 8001640:	eb12 0208 	adds.w	r2, r2, r8
 8001644:	eb43 0309 	adc.w	r3, r3, r9
 8001648:	f04f 0000 	mov.w	r0, #0
 800164c:	f04f 0100 	mov.w	r1, #0
 8001650:	0259      	lsls	r1, r3, #9
 8001652:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001656:	0250      	lsls	r0, r2, #9
 8001658:	4602      	mov	r2, r0
 800165a:	460b      	mov	r3, r1
 800165c:	4610      	mov	r0, r2
 800165e:	4619      	mov	r1, r3
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	461a      	mov	r2, r3
 8001664:	f04f 0300 	mov.w	r3, #0
 8001668:	f7fe fdd2 	bl	8000210 <__aeabi_uldivmod>
 800166c:	4602      	mov	r2, r0
 800166e:	460b      	mov	r3, r1
 8001670:	4613      	mov	r3, r2
 8001672:	61fb      	str	r3, [r7, #28]
 8001674:	e04a      	b.n	800170c <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001676:	4b30      	ldr	r3, [pc, #192]	; (8001738 <HAL_RCC_GetSysClockFreq+0x358>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	099b      	lsrs	r3, r3, #6
 800167c:	461a      	mov	r2, r3
 800167e:	f04f 0300 	mov.w	r3, #0
 8001682:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001686:	f04f 0100 	mov.w	r1, #0
 800168a:	ea02 0400 	and.w	r4, r2, r0
 800168e:	ea03 0501 	and.w	r5, r3, r1
 8001692:	4620      	mov	r0, r4
 8001694:	4629      	mov	r1, r5
 8001696:	f04f 0200 	mov.w	r2, #0
 800169a:	f04f 0300 	mov.w	r3, #0
 800169e:	014b      	lsls	r3, r1, #5
 80016a0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80016a4:	0142      	lsls	r2, r0, #5
 80016a6:	4610      	mov	r0, r2
 80016a8:	4619      	mov	r1, r3
 80016aa:	1b00      	subs	r0, r0, r4
 80016ac:	eb61 0105 	sbc.w	r1, r1, r5
 80016b0:	f04f 0200 	mov.w	r2, #0
 80016b4:	f04f 0300 	mov.w	r3, #0
 80016b8:	018b      	lsls	r3, r1, #6
 80016ba:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80016be:	0182      	lsls	r2, r0, #6
 80016c0:	1a12      	subs	r2, r2, r0
 80016c2:	eb63 0301 	sbc.w	r3, r3, r1
 80016c6:	f04f 0000 	mov.w	r0, #0
 80016ca:	f04f 0100 	mov.w	r1, #0
 80016ce:	00d9      	lsls	r1, r3, #3
 80016d0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80016d4:	00d0      	lsls	r0, r2, #3
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	1912      	adds	r2, r2, r4
 80016dc:	eb45 0303 	adc.w	r3, r5, r3
 80016e0:	f04f 0000 	mov.w	r0, #0
 80016e4:	f04f 0100 	mov.w	r1, #0
 80016e8:	0299      	lsls	r1, r3, #10
 80016ea:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80016ee:	0290      	lsls	r0, r2, #10
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	4610      	mov	r0, r2
 80016f6:	4619      	mov	r1, r3
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	461a      	mov	r2, r3
 80016fc:	f04f 0300 	mov.w	r3, #0
 8001700:	f7fe fd86 	bl	8000210 <__aeabi_uldivmod>
 8001704:	4602      	mov	r2, r0
 8001706:	460b      	mov	r3, r1
 8001708:	4613      	mov	r3, r2
 800170a:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800170c:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <HAL_RCC_GetSysClockFreq+0x358>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	0f1b      	lsrs	r3, r3, #28
 8001712:	f003 0307 	and.w	r3, r3, #7
 8001716:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8001718:	69fa      	ldr	r2, [r7, #28]
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001720:	61bb      	str	r3, [r7, #24]
      break;
 8001722:	e002      	b.n	800172a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001724:	4b05      	ldr	r3, [pc, #20]	; (800173c <HAL_RCC_GetSysClockFreq+0x35c>)
 8001726:	61bb      	str	r3, [r7, #24]
      break;
 8001728:	bf00      	nop
    }
  }
  return sysclockfreq;
 800172a:	69bb      	ldr	r3, [r7, #24]
}
 800172c:	4618      	mov	r0, r3
 800172e:	3720      	adds	r7, #32
 8001730:	46bd      	mov	sp, r7
 8001732:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001736:	bf00      	nop
 8001738:	40023800 	.word	0x40023800
 800173c:	00f42400 	.word	0x00f42400
 8001740:	007a1200 	.word	0x007a1200

08001744 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d101      	bne.n	8001756 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e28d      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	2b00      	cmp	r3, #0
 8001760:	f000 8083 	beq.w	800186a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001764:	4b94      	ldr	r3, [pc, #592]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	f003 030c 	and.w	r3, r3, #12
 800176c:	2b04      	cmp	r3, #4
 800176e:	d019      	beq.n	80017a4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001770:	4b91      	ldr	r3, [pc, #580]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001778:	2b08      	cmp	r3, #8
 800177a:	d106      	bne.n	800178a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800177c:	4b8e      	ldr	r3, [pc, #568]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001784:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001788:	d00c      	beq.n	80017a4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800178a:	4b8b      	ldr	r3, [pc, #556]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001792:	2b0c      	cmp	r3, #12
 8001794:	d112      	bne.n	80017bc <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001796:	4b88      	ldr	r3, [pc, #544]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800179e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80017a2:	d10b      	bne.n	80017bc <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a4:	4b84      	ldr	r3, [pc, #528]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d05b      	beq.n	8001868 <HAL_RCC_OscConfig+0x124>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d157      	bne.n	8001868 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e25a      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017c4:	d106      	bne.n	80017d4 <HAL_RCC_OscConfig+0x90>
 80017c6:	4b7c      	ldr	r3, [pc, #496]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a7b      	ldr	r2, [pc, #492]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 80017cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017d0:	6013      	str	r3, [r2, #0]
 80017d2:	e01d      	b.n	8001810 <HAL_RCC_OscConfig+0xcc>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017dc:	d10c      	bne.n	80017f8 <HAL_RCC_OscConfig+0xb4>
 80017de:	4b76      	ldr	r3, [pc, #472]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a75      	ldr	r2, [pc, #468]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 80017e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017e8:	6013      	str	r3, [r2, #0]
 80017ea:	4b73      	ldr	r3, [pc, #460]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a72      	ldr	r2, [pc, #456]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 80017f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017f4:	6013      	str	r3, [r2, #0]
 80017f6:	e00b      	b.n	8001810 <HAL_RCC_OscConfig+0xcc>
 80017f8:	4b6f      	ldr	r3, [pc, #444]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a6e      	ldr	r2, [pc, #440]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 80017fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001802:	6013      	str	r3, [r2, #0]
 8001804:	4b6c      	ldr	r3, [pc, #432]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a6b      	ldr	r2, [pc, #428]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 800180a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800180e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d013      	beq.n	8001840 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001818:	f7ff f9fa 	bl	8000c10 <HAL_GetTick>
 800181c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800181e:	e008      	b.n	8001832 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001820:	f7ff f9f6 	bl	8000c10 <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b64      	cmp	r3, #100	; 0x64
 800182c:	d901      	bls.n	8001832 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e21f      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001832:	4b61      	ldr	r3, [pc, #388]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d0f0      	beq.n	8001820 <HAL_RCC_OscConfig+0xdc>
 800183e:	e014      	b.n	800186a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001840:	f7ff f9e6 	bl	8000c10 <HAL_GetTick>
 8001844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001846:	e008      	b.n	800185a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001848:	f7ff f9e2 	bl	8000c10 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	2b64      	cmp	r3, #100	; 0x64
 8001854:	d901      	bls.n	800185a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e20b      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800185a:	4b57      	ldr	r3, [pc, #348]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d1f0      	bne.n	8001848 <HAL_RCC_OscConfig+0x104>
 8001866:	e000      	b.n	800186a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001868:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	2b00      	cmp	r3, #0
 8001874:	d06f      	beq.n	8001956 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001876:	4b50      	ldr	r3, [pc, #320]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f003 030c 	and.w	r3, r3, #12
 800187e:	2b00      	cmp	r3, #0
 8001880:	d017      	beq.n	80018b2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001882:	4b4d      	ldr	r3, [pc, #308]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800188a:	2b08      	cmp	r3, #8
 800188c:	d105      	bne.n	800189a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800188e:	4b4a      	ldr	r3, [pc, #296]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d00b      	beq.n	80018b2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800189a:	4b47      	ldr	r3, [pc, #284]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80018a2:	2b0c      	cmp	r3, #12
 80018a4:	d11c      	bne.n	80018e0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018a6:	4b44      	ldr	r3, [pc, #272]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d116      	bne.n	80018e0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018b2:	4b41      	ldr	r3, [pc, #260]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d005      	beq.n	80018ca <HAL_RCC_OscConfig+0x186>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	68db      	ldr	r3, [r3, #12]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d001      	beq.n	80018ca <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e1d3      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ca:	4b3b      	ldr	r3, [pc, #236]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	4937      	ldr	r1, [pc, #220]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 80018da:	4313      	orrs	r3, r2
 80018dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018de:	e03a      	b.n	8001956 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d020      	beq.n	800192a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018e8:	4b34      	ldr	r3, [pc, #208]	; (80019bc <HAL_RCC_OscConfig+0x278>)
 80018ea:	2201      	movs	r2, #1
 80018ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ee:	f7ff f98f 	bl	8000c10 <HAL_GetTick>
 80018f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f4:	e008      	b.n	8001908 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018f6:	f7ff f98b 	bl	8000c10 <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	2b02      	cmp	r3, #2
 8001902:	d901      	bls.n	8001908 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e1b4      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001908:	4b2b      	ldr	r3, [pc, #172]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0302 	and.w	r3, r3, #2
 8001910:	2b00      	cmp	r3, #0
 8001912:	d0f0      	beq.n	80018f6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001914:	4b28      	ldr	r3, [pc, #160]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	691b      	ldr	r3, [r3, #16]
 8001920:	00db      	lsls	r3, r3, #3
 8001922:	4925      	ldr	r1, [pc, #148]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 8001924:	4313      	orrs	r3, r2
 8001926:	600b      	str	r3, [r1, #0]
 8001928:	e015      	b.n	8001956 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800192a:	4b24      	ldr	r3, [pc, #144]	; (80019bc <HAL_RCC_OscConfig+0x278>)
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001930:	f7ff f96e 	bl	8000c10 <HAL_GetTick>
 8001934:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001936:	e008      	b.n	800194a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001938:	f7ff f96a 	bl	8000c10 <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e193      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800194a:	4b1b      	ldr	r3, [pc, #108]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1f0      	bne.n	8001938 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0308 	and.w	r3, r3, #8
 800195e:	2b00      	cmp	r3, #0
 8001960:	d036      	beq.n	80019d0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	695b      	ldr	r3, [r3, #20]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d016      	beq.n	8001998 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800196a:	4b15      	ldr	r3, [pc, #84]	; (80019c0 <HAL_RCC_OscConfig+0x27c>)
 800196c:	2201      	movs	r2, #1
 800196e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001970:	f7ff f94e 	bl	8000c10 <HAL_GetTick>
 8001974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001976:	e008      	b.n	800198a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001978:	f7ff f94a 	bl	8000c10 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	2b02      	cmp	r3, #2
 8001984:	d901      	bls.n	800198a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e173      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800198a:	4b0b      	ldr	r3, [pc, #44]	; (80019b8 <HAL_RCC_OscConfig+0x274>)
 800198c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	2b00      	cmp	r3, #0
 8001994:	d0f0      	beq.n	8001978 <HAL_RCC_OscConfig+0x234>
 8001996:	e01b      	b.n	80019d0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001998:	4b09      	ldr	r3, [pc, #36]	; (80019c0 <HAL_RCC_OscConfig+0x27c>)
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800199e:	f7ff f937 	bl	8000c10 <HAL_GetTick>
 80019a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019a4:	e00e      	b.n	80019c4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019a6:	f7ff f933 	bl	8000c10 <HAL_GetTick>
 80019aa:	4602      	mov	r2, r0
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	2b02      	cmp	r3, #2
 80019b2:	d907      	bls.n	80019c4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80019b4:	2303      	movs	r3, #3
 80019b6:	e15c      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
 80019b8:	40023800 	.word	0x40023800
 80019bc:	42470000 	.word	0x42470000
 80019c0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019c4:	4b8a      	ldr	r3, [pc, #552]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 80019c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80019c8:	f003 0302 	and.w	r3, r3, #2
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d1ea      	bne.n	80019a6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0304 	and.w	r3, r3, #4
 80019d8:	2b00      	cmp	r3, #0
 80019da:	f000 8097 	beq.w	8001b0c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019de:	2300      	movs	r3, #0
 80019e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019e2:	4b83      	ldr	r3, [pc, #524]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 80019e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d10f      	bne.n	8001a0e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	60bb      	str	r3, [r7, #8]
 80019f2:	4b7f      	ldr	r3, [pc, #508]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f6:	4a7e      	ldr	r2, [pc, #504]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 80019f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019fc:	6413      	str	r3, [r2, #64]	; 0x40
 80019fe:	4b7c      	ldr	r3, [pc, #496]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a06:	60bb      	str	r3, [r7, #8]
 8001a08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a0e:	4b79      	ldr	r3, [pc, #484]	; (8001bf4 <HAL_RCC_OscConfig+0x4b0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d118      	bne.n	8001a4c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a1a:	4b76      	ldr	r3, [pc, #472]	; (8001bf4 <HAL_RCC_OscConfig+0x4b0>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a75      	ldr	r2, [pc, #468]	; (8001bf4 <HAL_RCC_OscConfig+0x4b0>)
 8001a20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a26:	f7ff f8f3 	bl	8000c10 <HAL_GetTick>
 8001a2a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a2c:	e008      	b.n	8001a40 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a2e:	f7ff f8ef 	bl	8000c10 <HAL_GetTick>
 8001a32:	4602      	mov	r2, r0
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	2b02      	cmp	r3, #2
 8001a3a:	d901      	bls.n	8001a40 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e118      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a40:	4b6c      	ldr	r3, [pc, #432]	; (8001bf4 <HAL_RCC_OscConfig+0x4b0>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d0f0      	beq.n	8001a2e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d106      	bne.n	8001a62 <HAL_RCC_OscConfig+0x31e>
 8001a54:	4b66      	ldr	r3, [pc, #408]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a58:	4a65      	ldr	r2, [pc, #404]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001a5a:	f043 0301 	orr.w	r3, r3, #1
 8001a5e:	6713      	str	r3, [r2, #112]	; 0x70
 8001a60:	e01c      	b.n	8001a9c <HAL_RCC_OscConfig+0x358>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	2b05      	cmp	r3, #5
 8001a68:	d10c      	bne.n	8001a84 <HAL_RCC_OscConfig+0x340>
 8001a6a:	4b61      	ldr	r3, [pc, #388]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a6e:	4a60      	ldr	r2, [pc, #384]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001a70:	f043 0304 	orr.w	r3, r3, #4
 8001a74:	6713      	str	r3, [r2, #112]	; 0x70
 8001a76:	4b5e      	ldr	r3, [pc, #376]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001a78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a7a:	4a5d      	ldr	r2, [pc, #372]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	6713      	str	r3, [r2, #112]	; 0x70
 8001a82:	e00b      	b.n	8001a9c <HAL_RCC_OscConfig+0x358>
 8001a84:	4b5a      	ldr	r3, [pc, #360]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a88:	4a59      	ldr	r2, [pc, #356]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001a8a:	f023 0301 	bic.w	r3, r3, #1
 8001a8e:	6713      	str	r3, [r2, #112]	; 0x70
 8001a90:	4b57      	ldr	r3, [pc, #348]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a94:	4a56      	ldr	r2, [pc, #344]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001a96:	f023 0304 	bic.w	r3, r3, #4
 8001a9a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d015      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aa4:	f7ff f8b4 	bl	8000c10 <HAL_GetTick>
 8001aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aaa:	e00a      	b.n	8001ac2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aac:	f7ff f8b0 	bl	8000c10 <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d901      	bls.n	8001ac2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e0d7      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ac2:	4b4b      	ldr	r3, [pc, #300]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d0ee      	beq.n	8001aac <HAL_RCC_OscConfig+0x368>
 8001ace:	e014      	b.n	8001afa <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ad0:	f7ff f89e 	bl	8000c10 <HAL_GetTick>
 8001ad4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ad6:	e00a      	b.n	8001aee <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ad8:	f7ff f89a 	bl	8000c10 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e0c1      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aee:	4b40      	ldr	r3, [pc, #256]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d1ee      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001afa:	7dfb      	ldrb	r3, [r7, #23]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d105      	bne.n	8001b0c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b00:	4b3b      	ldr	r3, [pc, #236]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b04:	4a3a      	ldr	r2, [pc, #232]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001b06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b0a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	f000 80ad 	beq.w	8001c70 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b16:	4b36      	ldr	r3, [pc, #216]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f003 030c 	and.w	r3, r3, #12
 8001b1e:	2b08      	cmp	r3, #8
 8001b20:	d060      	beq.n	8001be4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	699b      	ldr	r3, [r3, #24]
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d145      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b2a:	4b33      	ldr	r3, [pc, #204]	; (8001bf8 <HAL_RCC_OscConfig+0x4b4>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b30:	f7ff f86e 	bl	8000c10 <HAL_GetTick>
 8001b34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b36:	e008      	b.n	8001b4a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b38:	f7ff f86a 	bl	8000c10 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e093      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b4a:	4b29      	ldr	r3, [pc, #164]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d1f0      	bne.n	8001b38 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	69da      	ldr	r2, [r3, #28]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a1b      	ldr	r3, [r3, #32]
 8001b5e:	431a      	orrs	r2, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b64:	019b      	lsls	r3, r3, #6
 8001b66:	431a      	orrs	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b6c:	085b      	lsrs	r3, r3, #1
 8001b6e:	3b01      	subs	r3, #1
 8001b70:	041b      	lsls	r3, r3, #16
 8001b72:	431a      	orrs	r2, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b78:	061b      	lsls	r3, r3, #24
 8001b7a:	431a      	orrs	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b80:	071b      	lsls	r3, r3, #28
 8001b82:	491b      	ldr	r1, [pc, #108]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001b84:	4313      	orrs	r3, r2
 8001b86:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b88:	4b1b      	ldr	r3, [pc, #108]	; (8001bf8 <HAL_RCC_OscConfig+0x4b4>)
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b8e:	f7ff f83f 	bl	8000c10 <HAL_GetTick>
 8001b92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b94:	e008      	b.n	8001ba8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b96:	f7ff f83b 	bl	8000c10 <HAL_GetTick>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	d901      	bls.n	8001ba8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001ba4:	2303      	movs	r3, #3
 8001ba6:	e064      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ba8:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d0f0      	beq.n	8001b96 <HAL_RCC_OscConfig+0x452>
 8001bb4:	e05c      	b.n	8001c70 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bb6:	4b10      	ldr	r3, [pc, #64]	; (8001bf8 <HAL_RCC_OscConfig+0x4b4>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bbc:	f7ff f828 	bl	8000c10 <HAL_GetTick>
 8001bc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bc2:	e008      	b.n	8001bd6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bc4:	f7ff f824 	bl	8000c10 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d901      	bls.n	8001bd6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e04d      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bd6:	4b06      	ldr	r3, [pc, #24]	; (8001bf0 <HAL_RCC_OscConfig+0x4ac>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d1f0      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x480>
 8001be2:	e045      	b.n	8001c70 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d107      	bne.n	8001bfc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e040      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40007000 	.word	0x40007000
 8001bf8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001bfc:	4b1f      	ldr	r3, [pc, #124]	; (8001c7c <HAL_RCC_OscConfig+0x538>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	699b      	ldr	r3, [r3, #24]
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d030      	beq.n	8001c6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d129      	bne.n	8001c6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d122      	bne.n	8001c6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	687a      	ldr	r2, [r7, #4]
 8001c30:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001c32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d119      	bne.n	8001c6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c42:	085b      	lsrs	r3, r3, #1
 8001c44:	3b01      	subs	r3, #1
 8001c46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d10f      	bne.n	8001c6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d107      	bne.n	8001c6c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d001      	beq.n	8001c70 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e000      	b.n	8001c72 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001c70:	2300      	movs	r3, #0
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3718      	adds	r7, #24
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40023800 	.word	0x40023800

08001c80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d101      	bne.n	8001c92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e041      	b.n	8001d16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d106      	bne.n	8001cac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 f839 	bl	8001d1e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2202      	movs	r2, #2
 8001cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	3304      	adds	r3, #4
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4610      	mov	r0, r2
 8001cc0:	f000 f9d8 	bl	8002074 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2201      	movs	r2, #1
 8001cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2201      	movs	r2, #1
 8001d00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2201      	movs	r2, #1
 8001d08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	b083      	sub	sp, #12
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
	...

08001d34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d001      	beq.n	8001d4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e04e      	b.n	8001dea <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2202      	movs	r2, #2
 8001d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	68da      	ldr	r2, [r3, #12]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f042 0201 	orr.w	r2, r2, #1
 8001d62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a23      	ldr	r2, [pc, #140]	; (8001df8 <HAL_TIM_Base_Start_IT+0xc4>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d022      	beq.n	8001db4 <HAL_TIM_Base_Start_IT+0x80>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d76:	d01d      	beq.n	8001db4 <HAL_TIM_Base_Start_IT+0x80>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a1f      	ldr	r2, [pc, #124]	; (8001dfc <HAL_TIM_Base_Start_IT+0xc8>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d018      	beq.n	8001db4 <HAL_TIM_Base_Start_IT+0x80>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a1e      	ldr	r2, [pc, #120]	; (8001e00 <HAL_TIM_Base_Start_IT+0xcc>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d013      	beq.n	8001db4 <HAL_TIM_Base_Start_IT+0x80>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a1c      	ldr	r2, [pc, #112]	; (8001e04 <HAL_TIM_Base_Start_IT+0xd0>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d00e      	beq.n	8001db4 <HAL_TIM_Base_Start_IT+0x80>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a1b      	ldr	r2, [pc, #108]	; (8001e08 <HAL_TIM_Base_Start_IT+0xd4>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d009      	beq.n	8001db4 <HAL_TIM_Base_Start_IT+0x80>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a19      	ldr	r2, [pc, #100]	; (8001e0c <HAL_TIM_Base_Start_IT+0xd8>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d004      	beq.n	8001db4 <HAL_TIM_Base_Start_IT+0x80>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a18      	ldr	r2, [pc, #96]	; (8001e10 <HAL_TIM_Base_Start_IT+0xdc>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d111      	bne.n	8001dd8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f003 0307 	and.w	r3, r3, #7
 8001dbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2b06      	cmp	r3, #6
 8001dc4:	d010      	beq.n	8001de8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f042 0201 	orr.w	r2, r2, #1
 8001dd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dd6:	e007      	b.n	8001de8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f042 0201 	orr.w	r2, r2, #1
 8001de6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3714      	adds	r7, #20
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	40010000 	.word	0x40010000
 8001dfc:	40000400 	.word	0x40000400
 8001e00:	40000800 	.word	0x40000800
 8001e04:	40000c00 	.word	0x40000c00
 8001e08:	40010400 	.word	0x40010400
 8001e0c:	40014000 	.word	0x40014000
 8001e10:	40001800 	.word	0x40001800

08001e14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	691b      	ldr	r3, [r3, #16]
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d122      	bne.n	8001e70 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d11b      	bne.n	8001e70 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f06f 0202 	mvn.w	r2, #2
 8001e40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2201      	movs	r2, #1
 8001e46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	699b      	ldr	r3, [r3, #24]
 8001e4e:	f003 0303 	and.w	r3, r3, #3
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d003      	beq.n	8001e5e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f000 f8ee 	bl	8002038 <HAL_TIM_IC_CaptureCallback>
 8001e5c:	e005      	b.n	8001e6a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f000 f8e0 	bl	8002024 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f000 f8f1 	bl	800204c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	f003 0304 	and.w	r3, r3, #4
 8001e7a:	2b04      	cmp	r3, #4
 8001e7c:	d122      	bne.n	8001ec4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	f003 0304 	and.w	r3, r3, #4
 8001e88:	2b04      	cmp	r3, #4
 8001e8a:	d11b      	bne.n	8001ec4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f06f 0204 	mvn.w	r2, #4
 8001e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2202      	movs	r2, #2
 8001e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	699b      	ldr	r3, [r3, #24]
 8001ea2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d003      	beq.n	8001eb2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f000 f8c4 	bl	8002038 <HAL_TIM_IC_CaptureCallback>
 8001eb0:	e005      	b.n	8001ebe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f000 f8b6 	bl	8002024 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f000 f8c7 	bl	800204c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	f003 0308 	and.w	r3, r3, #8
 8001ece:	2b08      	cmp	r3, #8
 8001ed0:	d122      	bne.n	8001f18 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	f003 0308 	and.w	r3, r3, #8
 8001edc:	2b08      	cmp	r3, #8
 8001ede:	d11b      	bne.n	8001f18 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f06f 0208 	mvn.w	r2, #8
 8001ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2204      	movs	r2, #4
 8001eee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	69db      	ldr	r3, [r3, #28]
 8001ef6:	f003 0303 	and.w	r3, r3, #3
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d003      	beq.n	8001f06 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f000 f89a 	bl	8002038 <HAL_TIM_IC_CaptureCallback>
 8001f04:	e005      	b.n	8001f12 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f000 f88c 	bl	8002024 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f000 f89d 	bl	800204c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	f003 0310 	and.w	r3, r3, #16
 8001f22:	2b10      	cmp	r3, #16
 8001f24:	d122      	bne.n	8001f6c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	f003 0310 	and.w	r3, r3, #16
 8001f30:	2b10      	cmp	r3, #16
 8001f32:	d11b      	bne.n	8001f6c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f06f 0210 	mvn.w	r2, #16
 8001f3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2208      	movs	r2, #8
 8001f42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f000 f870 	bl	8002038 <HAL_TIM_IC_CaptureCallback>
 8001f58:	e005      	b.n	8001f66 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 f862 	bl	8002024 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f000 f873 	bl	800204c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	691b      	ldr	r3, [r3, #16]
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d10e      	bne.n	8001f98 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d107      	bne.n	8001f98 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f06f 0201 	mvn.w	r2, #1
 8001f90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f7fe fc32 	bl	80007fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fa2:	2b80      	cmp	r3, #128	; 0x80
 8001fa4:	d10e      	bne.n	8001fc4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fb0:	2b80      	cmp	r3, #128	; 0x80
 8001fb2:	d107      	bne.n	8001fc4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001fbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f000 f902 	bl	80021c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fce:	2b40      	cmp	r3, #64	; 0x40
 8001fd0:	d10e      	bne.n	8001ff0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fdc:	2b40      	cmp	r3, #64	; 0x40
 8001fde:	d107      	bne.n	8001ff0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001fe8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f000 f838 	bl	8002060 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	f003 0320 	and.w	r3, r3, #32
 8001ffa:	2b20      	cmp	r3, #32
 8001ffc:	d10e      	bne.n	800201c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	f003 0320 	and.w	r3, r3, #32
 8002008:	2b20      	cmp	r3, #32
 800200a:	d107      	bne.n	800201c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f06f 0220 	mvn.w	r2, #32
 8002014:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f000 f8cc 	bl	80021b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800201c:	bf00      	nop
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002040:	bf00      	nop
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002054:	bf00      	nop
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002074:	b480      	push	{r7}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a40      	ldr	r2, [pc, #256]	; (8002188 <TIM_Base_SetConfig+0x114>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d013      	beq.n	80020b4 <TIM_Base_SetConfig+0x40>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002092:	d00f      	beq.n	80020b4 <TIM_Base_SetConfig+0x40>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a3d      	ldr	r2, [pc, #244]	; (800218c <TIM_Base_SetConfig+0x118>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d00b      	beq.n	80020b4 <TIM_Base_SetConfig+0x40>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a3c      	ldr	r2, [pc, #240]	; (8002190 <TIM_Base_SetConfig+0x11c>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d007      	beq.n	80020b4 <TIM_Base_SetConfig+0x40>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4a3b      	ldr	r2, [pc, #236]	; (8002194 <TIM_Base_SetConfig+0x120>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d003      	beq.n	80020b4 <TIM_Base_SetConfig+0x40>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a3a      	ldr	r2, [pc, #232]	; (8002198 <TIM_Base_SetConfig+0x124>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d108      	bne.n	80020c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	68fa      	ldr	r2, [r7, #12]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a2f      	ldr	r2, [pc, #188]	; (8002188 <TIM_Base_SetConfig+0x114>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d02b      	beq.n	8002126 <TIM_Base_SetConfig+0xb2>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020d4:	d027      	beq.n	8002126 <TIM_Base_SetConfig+0xb2>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a2c      	ldr	r2, [pc, #176]	; (800218c <TIM_Base_SetConfig+0x118>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d023      	beq.n	8002126 <TIM_Base_SetConfig+0xb2>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a2b      	ldr	r2, [pc, #172]	; (8002190 <TIM_Base_SetConfig+0x11c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d01f      	beq.n	8002126 <TIM_Base_SetConfig+0xb2>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a2a      	ldr	r2, [pc, #168]	; (8002194 <TIM_Base_SetConfig+0x120>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d01b      	beq.n	8002126 <TIM_Base_SetConfig+0xb2>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4a29      	ldr	r2, [pc, #164]	; (8002198 <TIM_Base_SetConfig+0x124>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d017      	beq.n	8002126 <TIM_Base_SetConfig+0xb2>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a28      	ldr	r2, [pc, #160]	; (800219c <TIM_Base_SetConfig+0x128>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d013      	beq.n	8002126 <TIM_Base_SetConfig+0xb2>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a27      	ldr	r2, [pc, #156]	; (80021a0 <TIM_Base_SetConfig+0x12c>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d00f      	beq.n	8002126 <TIM_Base_SetConfig+0xb2>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a26      	ldr	r2, [pc, #152]	; (80021a4 <TIM_Base_SetConfig+0x130>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d00b      	beq.n	8002126 <TIM_Base_SetConfig+0xb2>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a25      	ldr	r2, [pc, #148]	; (80021a8 <TIM_Base_SetConfig+0x134>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d007      	beq.n	8002126 <TIM_Base_SetConfig+0xb2>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a24      	ldr	r2, [pc, #144]	; (80021ac <TIM_Base_SetConfig+0x138>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d003      	beq.n	8002126 <TIM_Base_SetConfig+0xb2>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a23      	ldr	r2, [pc, #140]	; (80021b0 <TIM_Base_SetConfig+0x13c>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d108      	bne.n	8002138 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800212c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	4313      	orrs	r3, r2
 8002136:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	695b      	ldr	r3, [r3, #20]
 8002142:	4313      	orrs	r3, r2
 8002144:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68fa      	ldr	r2, [r7, #12]
 800214a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a0a      	ldr	r2, [pc, #40]	; (8002188 <TIM_Base_SetConfig+0x114>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d003      	beq.n	800216c <TIM_Base_SetConfig+0xf8>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a0c      	ldr	r2, [pc, #48]	; (8002198 <TIM_Base_SetConfig+0x124>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d103      	bne.n	8002174 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	691a      	ldr	r2, [r3, #16]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	615a      	str	r2, [r3, #20]
}
 800217a:	bf00      	nop
 800217c:	3714      	adds	r7, #20
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	40010000 	.word	0x40010000
 800218c:	40000400 	.word	0x40000400
 8002190:	40000800 	.word	0x40000800
 8002194:	40000c00 	.word	0x40000c00
 8002198:	40010400 	.word	0x40010400
 800219c:	40014000 	.word	0x40014000
 80021a0:	40014400 	.word	0x40014400
 80021a4:	40014800 	.word	0x40014800
 80021a8:	40001800 	.word	0x40001800
 80021ac:	40001c00 	.word	0x40001c00
 80021b0:	40002000 	.word	0x40002000

080021b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d101      	bne.n	80021ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e03f      	b.n	800226e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d106      	bne.n	8002208 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7fe fb3a 	bl	800087c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2224      	movs	r2, #36	; 0x24
 800220c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68da      	ldr	r2, [r3, #12]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800221e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f000 f829 	bl	8002278 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	691a      	ldr	r2, [r3, #16]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002234:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	695a      	ldr	r2, [r3, #20]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002244:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	68da      	ldr	r2, [r3, #12]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002254:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2220      	movs	r2, #32
 8002260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2220      	movs	r2, #32
 8002268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
	...

08002278 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800227c:	b09f      	sub	sp, #124	; 0x7c
 800227e:	af00      	add	r7, sp, #0
 8002280:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002282:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	691b      	ldr	r3, [r3, #16]
 8002288:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800228c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800228e:	68d9      	ldr	r1, [r3, #12]
 8002290:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	ea40 0301 	orr.w	r3, r0, r1
 8002298:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800229a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800229c:	689a      	ldr	r2, [r3, #8]
 800229e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022a0:	691b      	ldr	r3, [r3, #16]
 80022a2:	431a      	orrs	r2, r3
 80022a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022a6:	695b      	ldr	r3, [r3, #20]
 80022a8:	431a      	orrs	r2, r3
 80022aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022ac:	69db      	ldr	r3, [r3, #28]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80022b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80022bc:	f021 010c 	bic.w	r1, r1, #12
 80022c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80022c6:	430b      	orrs	r3, r1
 80022c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80022ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	695b      	ldr	r3, [r3, #20]
 80022d0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80022d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022d6:	6999      	ldr	r1, [r3, #24]
 80022d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	ea40 0301 	orr.w	r3, r0, r1
 80022e0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80022e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	4bc5      	ldr	r3, [pc, #788]	; (80025fc <UART_SetConfig+0x384>)
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d004      	beq.n	80022f6 <UART_SetConfig+0x7e>
 80022ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	4bc3      	ldr	r3, [pc, #780]	; (8002600 <UART_SetConfig+0x388>)
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d103      	bne.n	80022fe <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80022f6:	f7ff f82d 	bl	8001354 <HAL_RCC_GetPCLK2Freq>
 80022fa:	6778      	str	r0, [r7, #116]	; 0x74
 80022fc:	e002      	b.n	8002304 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80022fe:	f7ff f815 	bl	800132c <HAL_RCC_GetPCLK1Freq>
 8002302:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002304:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002306:	69db      	ldr	r3, [r3, #28]
 8002308:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800230c:	f040 80b6 	bne.w	800247c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002310:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002312:	461c      	mov	r4, r3
 8002314:	f04f 0500 	mov.w	r5, #0
 8002318:	4622      	mov	r2, r4
 800231a:	462b      	mov	r3, r5
 800231c:	1891      	adds	r1, r2, r2
 800231e:	6439      	str	r1, [r7, #64]	; 0x40
 8002320:	415b      	adcs	r3, r3
 8002322:	647b      	str	r3, [r7, #68]	; 0x44
 8002324:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002328:	1912      	adds	r2, r2, r4
 800232a:	eb45 0303 	adc.w	r3, r5, r3
 800232e:	f04f 0000 	mov.w	r0, #0
 8002332:	f04f 0100 	mov.w	r1, #0
 8002336:	00d9      	lsls	r1, r3, #3
 8002338:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800233c:	00d0      	lsls	r0, r2, #3
 800233e:	4602      	mov	r2, r0
 8002340:	460b      	mov	r3, r1
 8002342:	1911      	adds	r1, r2, r4
 8002344:	6639      	str	r1, [r7, #96]	; 0x60
 8002346:	416b      	adcs	r3, r5
 8002348:	667b      	str	r3, [r7, #100]	; 0x64
 800234a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	461a      	mov	r2, r3
 8002350:	f04f 0300 	mov.w	r3, #0
 8002354:	1891      	adds	r1, r2, r2
 8002356:	63b9      	str	r1, [r7, #56]	; 0x38
 8002358:	415b      	adcs	r3, r3
 800235a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800235c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002360:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002364:	f7fd ff54 	bl	8000210 <__aeabi_uldivmod>
 8002368:	4602      	mov	r2, r0
 800236a:	460b      	mov	r3, r1
 800236c:	4ba5      	ldr	r3, [pc, #660]	; (8002604 <UART_SetConfig+0x38c>)
 800236e:	fba3 2302 	umull	r2, r3, r3, r2
 8002372:	095b      	lsrs	r3, r3, #5
 8002374:	011e      	lsls	r6, r3, #4
 8002376:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002378:	461c      	mov	r4, r3
 800237a:	f04f 0500 	mov.w	r5, #0
 800237e:	4622      	mov	r2, r4
 8002380:	462b      	mov	r3, r5
 8002382:	1891      	adds	r1, r2, r2
 8002384:	6339      	str	r1, [r7, #48]	; 0x30
 8002386:	415b      	adcs	r3, r3
 8002388:	637b      	str	r3, [r7, #52]	; 0x34
 800238a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800238e:	1912      	adds	r2, r2, r4
 8002390:	eb45 0303 	adc.w	r3, r5, r3
 8002394:	f04f 0000 	mov.w	r0, #0
 8002398:	f04f 0100 	mov.w	r1, #0
 800239c:	00d9      	lsls	r1, r3, #3
 800239e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80023a2:	00d0      	lsls	r0, r2, #3
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	1911      	adds	r1, r2, r4
 80023aa:	65b9      	str	r1, [r7, #88]	; 0x58
 80023ac:	416b      	adcs	r3, r5
 80023ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80023b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	461a      	mov	r2, r3
 80023b6:	f04f 0300 	mov.w	r3, #0
 80023ba:	1891      	adds	r1, r2, r2
 80023bc:	62b9      	str	r1, [r7, #40]	; 0x28
 80023be:	415b      	adcs	r3, r3
 80023c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80023c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80023c6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80023ca:	f7fd ff21 	bl	8000210 <__aeabi_uldivmod>
 80023ce:	4602      	mov	r2, r0
 80023d0:	460b      	mov	r3, r1
 80023d2:	4b8c      	ldr	r3, [pc, #560]	; (8002604 <UART_SetConfig+0x38c>)
 80023d4:	fba3 1302 	umull	r1, r3, r3, r2
 80023d8:	095b      	lsrs	r3, r3, #5
 80023da:	2164      	movs	r1, #100	; 0x64
 80023dc:	fb01 f303 	mul.w	r3, r1, r3
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	00db      	lsls	r3, r3, #3
 80023e4:	3332      	adds	r3, #50	; 0x32
 80023e6:	4a87      	ldr	r2, [pc, #540]	; (8002604 <UART_SetConfig+0x38c>)
 80023e8:	fba2 2303 	umull	r2, r3, r2, r3
 80023ec:	095b      	lsrs	r3, r3, #5
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80023f4:	441e      	add	r6, r3
 80023f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023f8:	4618      	mov	r0, r3
 80023fa:	f04f 0100 	mov.w	r1, #0
 80023fe:	4602      	mov	r2, r0
 8002400:	460b      	mov	r3, r1
 8002402:	1894      	adds	r4, r2, r2
 8002404:	623c      	str	r4, [r7, #32]
 8002406:	415b      	adcs	r3, r3
 8002408:	627b      	str	r3, [r7, #36]	; 0x24
 800240a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800240e:	1812      	adds	r2, r2, r0
 8002410:	eb41 0303 	adc.w	r3, r1, r3
 8002414:	f04f 0400 	mov.w	r4, #0
 8002418:	f04f 0500 	mov.w	r5, #0
 800241c:	00dd      	lsls	r5, r3, #3
 800241e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002422:	00d4      	lsls	r4, r2, #3
 8002424:	4622      	mov	r2, r4
 8002426:	462b      	mov	r3, r5
 8002428:	1814      	adds	r4, r2, r0
 800242a:	653c      	str	r4, [r7, #80]	; 0x50
 800242c:	414b      	adcs	r3, r1
 800242e:	657b      	str	r3, [r7, #84]	; 0x54
 8002430:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	461a      	mov	r2, r3
 8002436:	f04f 0300 	mov.w	r3, #0
 800243a:	1891      	adds	r1, r2, r2
 800243c:	61b9      	str	r1, [r7, #24]
 800243e:	415b      	adcs	r3, r3
 8002440:	61fb      	str	r3, [r7, #28]
 8002442:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002446:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800244a:	f7fd fee1 	bl	8000210 <__aeabi_uldivmod>
 800244e:	4602      	mov	r2, r0
 8002450:	460b      	mov	r3, r1
 8002452:	4b6c      	ldr	r3, [pc, #432]	; (8002604 <UART_SetConfig+0x38c>)
 8002454:	fba3 1302 	umull	r1, r3, r3, r2
 8002458:	095b      	lsrs	r3, r3, #5
 800245a:	2164      	movs	r1, #100	; 0x64
 800245c:	fb01 f303 	mul.w	r3, r1, r3
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	00db      	lsls	r3, r3, #3
 8002464:	3332      	adds	r3, #50	; 0x32
 8002466:	4a67      	ldr	r2, [pc, #412]	; (8002604 <UART_SetConfig+0x38c>)
 8002468:	fba2 2303 	umull	r2, r3, r2, r3
 800246c:	095b      	lsrs	r3, r3, #5
 800246e:	f003 0207 	and.w	r2, r3, #7
 8002472:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4432      	add	r2, r6
 8002478:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800247a:	e0b9      	b.n	80025f0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800247c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800247e:	461c      	mov	r4, r3
 8002480:	f04f 0500 	mov.w	r5, #0
 8002484:	4622      	mov	r2, r4
 8002486:	462b      	mov	r3, r5
 8002488:	1891      	adds	r1, r2, r2
 800248a:	6139      	str	r1, [r7, #16]
 800248c:	415b      	adcs	r3, r3
 800248e:	617b      	str	r3, [r7, #20]
 8002490:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002494:	1912      	adds	r2, r2, r4
 8002496:	eb45 0303 	adc.w	r3, r5, r3
 800249a:	f04f 0000 	mov.w	r0, #0
 800249e:	f04f 0100 	mov.w	r1, #0
 80024a2:	00d9      	lsls	r1, r3, #3
 80024a4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80024a8:	00d0      	lsls	r0, r2, #3
 80024aa:	4602      	mov	r2, r0
 80024ac:	460b      	mov	r3, r1
 80024ae:	eb12 0804 	adds.w	r8, r2, r4
 80024b2:	eb43 0905 	adc.w	r9, r3, r5
 80024b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f04f 0100 	mov.w	r1, #0
 80024c0:	f04f 0200 	mov.w	r2, #0
 80024c4:	f04f 0300 	mov.w	r3, #0
 80024c8:	008b      	lsls	r3, r1, #2
 80024ca:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80024ce:	0082      	lsls	r2, r0, #2
 80024d0:	4640      	mov	r0, r8
 80024d2:	4649      	mov	r1, r9
 80024d4:	f7fd fe9c 	bl	8000210 <__aeabi_uldivmod>
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	4b49      	ldr	r3, [pc, #292]	; (8002604 <UART_SetConfig+0x38c>)
 80024de:	fba3 2302 	umull	r2, r3, r3, r2
 80024e2:	095b      	lsrs	r3, r3, #5
 80024e4:	011e      	lsls	r6, r3, #4
 80024e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80024e8:	4618      	mov	r0, r3
 80024ea:	f04f 0100 	mov.w	r1, #0
 80024ee:	4602      	mov	r2, r0
 80024f0:	460b      	mov	r3, r1
 80024f2:	1894      	adds	r4, r2, r2
 80024f4:	60bc      	str	r4, [r7, #8]
 80024f6:	415b      	adcs	r3, r3
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80024fe:	1812      	adds	r2, r2, r0
 8002500:	eb41 0303 	adc.w	r3, r1, r3
 8002504:	f04f 0400 	mov.w	r4, #0
 8002508:	f04f 0500 	mov.w	r5, #0
 800250c:	00dd      	lsls	r5, r3, #3
 800250e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002512:	00d4      	lsls	r4, r2, #3
 8002514:	4622      	mov	r2, r4
 8002516:	462b      	mov	r3, r5
 8002518:	1814      	adds	r4, r2, r0
 800251a:	64bc      	str	r4, [r7, #72]	; 0x48
 800251c:	414b      	adcs	r3, r1
 800251e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002520:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	4618      	mov	r0, r3
 8002526:	f04f 0100 	mov.w	r1, #0
 800252a:	f04f 0200 	mov.w	r2, #0
 800252e:	f04f 0300 	mov.w	r3, #0
 8002532:	008b      	lsls	r3, r1, #2
 8002534:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002538:	0082      	lsls	r2, r0, #2
 800253a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800253e:	f7fd fe67 	bl	8000210 <__aeabi_uldivmod>
 8002542:	4602      	mov	r2, r0
 8002544:	460b      	mov	r3, r1
 8002546:	4b2f      	ldr	r3, [pc, #188]	; (8002604 <UART_SetConfig+0x38c>)
 8002548:	fba3 1302 	umull	r1, r3, r3, r2
 800254c:	095b      	lsrs	r3, r3, #5
 800254e:	2164      	movs	r1, #100	; 0x64
 8002550:	fb01 f303 	mul.w	r3, r1, r3
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	011b      	lsls	r3, r3, #4
 8002558:	3332      	adds	r3, #50	; 0x32
 800255a:	4a2a      	ldr	r2, [pc, #168]	; (8002604 <UART_SetConfig+0x38c>)
 800255c:	fba2 2303 	umull	r2, r3, r2, r3
 8002560:	095b      	lsrs	r3, r3, #5
 8002562:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002566:	441e      	add	r6, r3
 8002568:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800256a:	4618      	mov	r0, r3
 800256c:	f04f 0100 	mov.w	r1, #0
 8002570:	4602      	mov	r2, r0
 8002572:	460b      	mov	r3, r1
 8002574:	1894      	adds	r4, r2, r2
 8002576:	603c      	str	r4, [r7, #0]
 8002578:	415b      	adcs	r3, r3
 800257a:	607b      	str	r3, [r7, #4]
 800257c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002580:	1812      	adds	r2, r2, r0
 8002582:	eb41 0303 	adc.w	r3, r1, r3
 8002586:	f04f 0400 	mov.w	r4, #0
 800258a:	f04f 0500 	mov.w	r5, #0
 800258e:	00dd      	lsls	r5, r3, #3
 8002590:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002594:	00d4      	lsls	r4, r2, #3
 8002596:	4622      	mov	r2, r4
 8002598:	462b      	mov	r3, r5
 800259a:	eb12 0a00 	adds.w	sl, r2, r0
 800259e:	eb43 0b01 	adc.w	fp, r3, r1
 80025a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f04f 0100 	mov.w	r1, #0
 80025ac:	f04f 0200 	mov.w	r2, #0
 80025b0:	f04f 0300 	mov.w	r3, #0
 80025b4:	008b      	lsls	r3, r1, #2
 80025b6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80025ba:	0082      	lsls	r2, r0, #2
 80025bc:	4650      	mov	r0, sl
 80025be:	4659      	mov	r1, fp
 80025c0:	f7fd fe26 	bl	8000210 <__aeabi_uldivmod>
 80025c4:	4602      	mov	r2, r0
 80025c6:	460b      	mov	r3, r1
 80025c8:	4b0e      	ldr	r3, [pc, #56]	; (8002604 <UART_SetConfig+0x38c>)
 80025ca:	fba3 1302 	umull	r1, r3, r3, r2
 80025ce:	095b      	lsrs	r3, r3, #5
 80025d0:	2164      	movs	r1, #100	; 0x64
 80025d2:	fb01 f303 	mul.w	r3, r1, r3
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	011b      	lsls	r3, r3, #4
 80025da:	3332      	adds	r3, #50	; 0x32
 80025dc:	4a09      	ldr	r2, [pc, #36]	; (8002604 <UART_SetConfig+0x38c>)
 80025de:	fba2 2303 	umull	r2, r3, r2, r3
 80025e2:	095b      	lsrs	r3, r3, #5
 80025e4:	f003 020f 	and.w	r2, r3, #15
 80025e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4432      	add	r2, r6
 80025ee:	609a      	str	r2, [r3, #8]
}
 80025f0:	bf00      	nop
 80025f2:	377c      	adds	r7, #124	; 0x7c
 80025f4:	46bd      	mov	sp, r7
 80025f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025fa:	bf00      	nop
 80025fc:	40011000 	.word	0x40011000
 8002600:	40011400 	.word	0x40011400
 8002604:	51eb851f 	.word	0x51eb851f

08002608 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f103 0208 	add.w	r2, r3, #8
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f04f 32ff 	mov.w	r2, #4294967295
 8002620:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f103 0208 	add.w	r2, r3, #8
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f103 0208 	add.w	r2, r3, #8
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002656:	bf00      	nop
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr

08002662 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002662:	b480      	push	{r7}
 8002664:	b085      	sub	sp, #20
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
 800266a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	68fa      	ldr	r2, [r7, #12]
 8002676:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	683a      	ldr	r2, [r7, #0]
 8002686:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	683a      	ldr	r2, [r7, #0]
 800268c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	1c5a      	adds	r2, r3, #1
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	601a      	str	r2, [r3, #0]
}
 800269e:	bf00      	nop
 80026a0:	3714      	adds	r7, #20
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr

080026aa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80026aa:	b480      	push	{r7}
 80026ac:	b085      	sub	sp, #20
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
 80026b2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026c0:	d103      	bne.n	80026ca <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	691b      	ldr	r3, [r3, #16]
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	e00c      	b.n	80026e4 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	3308      	adds	r3, #8
 80026ce:	60fb      	str	r3, [r7, #12]
 80026d0:	e002      	b.n	80026d8 <vListInsert+0x2e>
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	68ba      	ldr	r2, [r7, #8]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d2f6      	bcs.n	80026d2 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	685a      	ldr	r2, [r3, #4]
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	683a      	ldr	r2, [r7, #0]
 80026f2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	683a      	ldr	r2, [r7, #0]
 80026fe:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	1c5a      	adds	r2, r3, #1
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	601a      	str	r2, [r3, #0]
}
 8002710:	bf00      	nop
 8002712:	3714      	adds	r7, #20
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	691b      	ldr	r3, [r3, #16]
 8002728:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	6892      	ldr	r2, [r2, #8]
 8002732:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	6852      	ldr	r2, [r2, #4]
 800273c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	429a      	cmp	r2, r3
 8002746:	d103      	bne.n	8002750 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	1e5a      	subs	r2, r3, #1
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
}
 8002764:	4618      	mov	r0, r3
 8002766:	3714      	adds	r7, #20
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d10a      	bne.n	800279a <xQueueGenericReset+0x2a>
        __asm volatile
 8002784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002788:	f383 8811 	msr	BASEPRI, r3
 800278c:	f3bf 8f6f 	isb	sy
 8002790:	f3bf 8f4f 	dsb	sy
 8002794:	60bb      	str	r3, [r7, #8]
    }
 8002796:	bf00      	nop
 8002798:	e7fe      	b.n	8002798 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 800279a:	f001 fee5 	bl	8004568 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027a6:	68f9      	ldr	r1, [r7, #12]
 80027a8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80027aa:	fb01 f303 	mul.w	r3, r1, r3
 80027ae:	441a      	add	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2200      	movs	r2, #0
 80027b8:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ca:	3b01      	subs	r3, #1
 80027cc:	68f9      	ldr	r1, [r7, #12]
 80027ce:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80027d0:	fb01 f303 	mul.w	r3, r1, r3
 80027d4:	441a      	add	r2, r3
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	22ff      	movs	r2, #255	; 0xff
 80027de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	22ff      	movs	r2, #255	; 0xff
 80027e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d109      	bne.n	8002804 <xQueueGenericReset+0x94>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d00f      	beq.n	8002818 <xQueueGenericReset+0xa8>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	3310      	adds	r3, #16
 80027fc:	4618      	mov	r0, r3
 80027fe:	f000 ffdf 	bl	80037c0 <xTaskRemoveFromEventList>
 8002802:	e009      	b.n	8002818 <xQueueGenericReset+0xa8>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	3310      	adds	r3, #16
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff fefd 	bl	8002608 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	3324      	adds	r3, #36	; 0x24
 8002812:	4618      	mov	r0, r3
 8002814:	f7ff fef8 	bl	8002608 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8002818:	f001 fed6 	bl	80045c8 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 800281c:	2301      	movs	r3, #1
}
 800281e:	4618      	mov	r0, r3
 8002820:	3710      	adds	r7, #16
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002826:	b580      	push	{r7, lr}
 8002828:	b08c      	sub	sp, #48	; 0x30
 800282a:	af02      	add	r7, sp, #8
 800282c:	60f8      	str	r0, [r7, #12]
 800282e:	60b9      	str	r1, [r7, #8]
 8002830:	4613      	mov	r3, r2
 8002832:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10a      	bne.n	8002850 <xQueueGenericCreate+0x2a>
        __asm volatile
 800283a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800283e:	f383 8811 	msr	BASEPRI, r3
 8002842:	f3bf 8f6f 	isb	sy
 8002846:	f3bf 8f4f 	dsb	sy
 800284a:	61bb      	str	r3, [r7, #24]
    }
 800284c:	bf00      	nop
 800284e:	e7fe      	b.n	800284e <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	fb02 f303 	mul.w	r3, r2, r3
 8002858:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d006      	beq.n	800286e <xQueueGenericCreate+0x48>
 8002860:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	fbb2 f3f3 	udiv	r3, r2, r3
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	429a      	cmp	r2, r3
 800286c:	d101      	bne.n	8002872 <xQueueGenericCreate+0x4c>
 800286e:	2301      	movs	r3, #1
 8002870:	e000      	b.n	8002874 <xQueueGenericCreate+0x4e>
 8002872:	2300      	movs	r3, #0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d10a      	bne.n	800288e <xQueueGenericCreate+0x68>
        __asm volatile
 8002878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800287c:	f383 8811 	msr	BASEPRI, r3
 8002880:	f3bf 8f6f 	isb	sy
 8002884:	f3bf 8f4f 	dsb	sy
 8002888:	617b      	str	r3, [r7, #20]
    }
 800288a:	bf00      	nop
 800288c:	e7fe      	b.n	800288c <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 800288e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002890:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002894:	d90a      	bls.n	80028ac <xQueueGenericCreate+0x86>
        __asm volatile
 8002896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800289a:	f383 8811 	msr	BASEPRI, r3
 800289e:	f3bf 8f6f 	isb	sy
 80028a2:	f3bf 8f4f 	dsb	sy
 80028a6:	613b      	str	r3, [r7, #16]
    }
 80028a8:	bf00      	nop
 80028aa:	e7fe      	b.n	80028aa <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80028ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ae:	3350      	adds	r3, #80	; 0x50
 80028b0:	4618      	mov	r0, r3
 80028b2:	f001 ff7b 	bl	80047ac <pvPortMalloc>
 80028b6:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80028b8:	6a3b      	ldr	r3, [r7, #32]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00d      	beq.n	80028da <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80028be:	6a3b      	ldr	r3, [r7, #32]
 80028c0:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	3350      	adds	r3, #80	; 0x50
 80028c6:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80028c8:	79fa      	ldrb	r2, [r7, #7]
 80028ca:	6a3b      	ldr	r3, [r7, #32]
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	4613      	mov	r3, r2
 80028d0:	69fa      	ldr	r2, [r7, #28]
 80028d2:	68b9      	ldr	r1, [r7, #8]
 80028d4:	68f8      	ldr	r0, [r7, #12]
 80028d6:	f000 f805 	bl	80028e4 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80028da:	6a3b      	ldr	r3, [r7, #32]
    }
 80028dc:	4618      	mov	r0, r3
 80028de:	3728      	adds	r7, #40	; 0x28
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
 80028f0:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d103      	bne.n	8002900 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	69ba      	ldr	r2, [r7, #24]
 80028fc:	601a      	str	r2, [r3, #0]
 80028fe:	e002      	b.n	8002906 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	68fa      	ldr	r2, [r7, #12]
 800290a:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	68ba      	ldr	r2, [r7, #8]
 8002910:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002912:	2101      	movs	r1, #1
 8002914:	69b8      	ldr	r0, [r7, #24]
 8002916:	f7ff ff2b 	bl	8002770 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	78fa      	ldrb	r2, [r7, #3]
 800291e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002922:	bf00      	nop
 8002924:	3710      	adds	r7, #16
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
	...

0800292c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b08e      	sub	sp, #56	; 0x38
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
 8002938:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800293a:	2300      	movs	r3, #0
 800293c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8002942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002944:	2b00      	cmp	r3, #0
 8002946:	d10a      	bne.n	800295e <xQueueGenericSend+0x32>
        __asm volatile
 8002948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800294c:	f383 8811 	msr	BASEPRI, r3
 8002950:	f3bf 8f6f 	isb	sy
 8002954:	f3bf 8f4f 	dsb	sy
 8002958:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800295a:	bf00      	nop
 800295c:	e7fe      	b.n	800295c <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d103      	bne.n	800296c <xQueueGenericSend+0x40>
 8002964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002968:	2b00      	cmp	r3, #0
 800296a:	d101      	bne.n	8002970 <xQueueGenericSend+0x44>
 800296c:	2301      	movs	r3, #1
 800296e:	e000      	b.n	8002972 <xQueueGenericSend+0x46>
 8002970:	2300      	movs	r3, #0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d10a      	bne.n	800298c <xQueueGenericSend+0x60>
        __asm volatile
 8002976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800297a:	f383 8811 	msr	BASEPRI, r3
 800297e:	f3bf 8f6f 	isb	sy
 8002982:	f3bf 8f4f 	dsb	sy
 8002986:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002988:	bf00      	nop
 800298a:	e7fe      	b.n	800298a <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	2b02      	cmp	r3, #2
 8002990:	d103      	bne.n	800299a <xQueueGenericSend+0x6e>
 8002992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002996:	2b01      	cmp	r3, #1
 8002998:	d101      	bne.n	800299e <xQueueGenericSend+0x72>
 800299a:	2301      	movs	r3, #1
 800299c:	e000      	b.n	80029a0 <xQueueGenericSend+0x74>
 800299e:	2300      	movs	r3, #0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d10a      	bne.n	80029ba <xQueueGenericSend+0x8e>
        __asm volatile
 80029a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029a8:	f383 8811 	msr	BASEPRI, r3
 80029ac:	f3bf 8f6f 	isb	sy
 80029b0:	f3bf 8f4f 	dsb	sy
 80029b4:	623b      	str	r3, [r7, #32]
    }
 80029b6:	bf00      	nop
 80029b8:	e7fe      	b.n	80029b8 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80029ba:	f001 f897 	bl	8003aec <xTaskGetSchedulerState>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d102      	bne.n	80029ca <xQueueGenericSend+0x9e>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d101      	bne.n	80029ce <xQueueGenericSend+0xa2>
 80029ca:	2301      	movs	r3, #1
 80029cc:	e000      	b.n	80029d0 <xQueueGenericSend+0xa4>
 80029ce:	2300      	movs	r3, #0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10a      	bne.n	80029ea <xQueueGenericSend+0xbe>
        __asm volatile
 80029d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029d8:	f383 8811 	msr	BASEPRI, r3
 80029dc:	f3bf 8f6f 	isb	sy
 80029e0:	f3bf 8f4f 	dsb	sy
 80029e4:	61fb      	str	r3, [r7, #28]
    }
 80029e6:	bf00      	nop
 80029e8:	e7fe      	b.n	80029e8 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80029ea:	f001 fdbd 	bl	8004568 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80029ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d302      	bcc.n	8002a00 <xQueueGenericSend+0xd4>
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d112      	bne.n	8002a26 <xQueueGenericSend+0xfa>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002a00:	683a      	ldr	r2, [r7, #0]
 8002a02:	68b9      	ldr	r1, [r7, #8]
 8002a04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a06:	f000 f9f5 	bl	8002df4 <prvCopyDataToQueue>
 8002a0a:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d004      	beq.n	8002a1e <xQueueGenericSend+0xf2>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a16:	3324      	adds	r3, #36	; 0x24
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f000 fed1 	bl	80037c0 <xTaskRemoveFromEventList>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002a1e:	f001 fdd3 	bl	80045c8 <vPortExitCritical>
                return pdPASS;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e062      	b.n	8002aec <xQueueGenericSend+0x1c0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d103      	bne.n	8002a34 <xQueueGenericSend+0x108>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002a2c:	f001 fdcc 	bl	80045c8 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8002a30:	2300      	movs	r3, #0
 8002a32:	e05b      	b.n	8002aec <xQueueGenericSend+0x1c0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002a34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d106      	bne.n	8002a48 <xQueueGenericSend+0x11c>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002a3a:	f107 0314 	add.w	r3, r7, #20
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f000 ff20 	bl	8003884 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002a44:	2301      	movs	r3, #1
 8002a46:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002a48:	f001 fdbe 	bl	80045c8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002a4c:	f000 fcca 	bl	80033e4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002a50:	f001 fd8a 	bl	8004568 <vPortEnterCritical>
 8002a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a56:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a5a:	b25b      	sxtb	r3, r3
 8002a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a60:	d103      	bne.n	8002a6a <xQueueGenericSend+0x13e>
 8002a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a70:	b25b      	sxtb	r3, r3
 8002a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a76:	d103      	bne.n	8002a80 <xQueueGenericSend+0x154>
 8002a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002a80:	f001 fda2 	bl	80045c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002a84:	1d3a      	adds	r2, r7, #4
 8002a86:	f107 0314 	add.w	r3, r7, #20
 8002a8a:	4611      	mov	r1, r2
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f000 ff0f 	bl	80038b0 <xTaskCheckForTimeOut>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d123      	bne.n	8002ae0 <xQueueGenericSend+0x1b4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002a98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a9a:	f000 faa3 	bl	8002fe4 <prvIsQueueFull>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d017      	beq.n	8002ad4 <xQueueGenericSend+0x1a8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aa6:	3310      	adds	r3, #16
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	4611      	mov	r1, r2
 8002aac:	4618      	mov	r0, r3
 8002aae:	f000 fe37 	bl	8003720 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002ab2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ab4:	f000 fa2e 	bl	8002f14 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8002ab8:	f000 fca2 	bl	8003400 <xTaskResumeAll>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d193      	bne.n	80029ea <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8002ac2:	4b0c      	ldr	r3, [pc, #48]	; (8002af4 <xQueueGenericSend+0x1c8>)
 8002ac4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ac8:	601a      	str	r2, [r3, #0]
 8002aca:	f3bf 8f4f 	dsb	sy
 8002ace:	f3bf 8f6f 	isb	sy
 8002ad2:	e78a      	b.n	80029ea <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002ad4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ad6:	f000 fa1d 	bl	8002f14 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002ada:	f000 fc91 	bl	8003400 <xTaskResumeAll>
 8002ade:	e784      	b.n	80029ea <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002ae0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ae2:	f000 fa17 	bl	8002f14 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002ae6:	f000 fc8b 	bl	8003400 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8002aea:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3738      	adds	r7, #56	; 0x38
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	e000ed04 	.word	0xe000ed04

08002af8 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b090      	sub	sp, #64	; 0x40
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
 8002b04:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8002b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d10a      	bne.n	8002b26 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8002b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b14:	f383 8811 	msr	BASEPRI, r3
 8002b18:	f3bf 8f6f 	isb	sy
 8002b1c:	f3bf 8f4f 	dsb	sy
 8002b20:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8002b22:	bf00      	nop
 8002b24:	e7fe      	b.n	8002b24 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d103      	bne.n	8002b34 <xQueueGenericSendFromISR+0x3c>
 8002b2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d101      	bne.n	8002b38 <xQueueGenericSendFromISR+0x40>
 8002b34:	2301      	movs	r3, #1
 8002b36:	e000      	b.n	8002b3a <xQueueGenericSendFromISR+0x42>
 8002b38:	2300      	movs	r3, #0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d10a      	bne.n	8002b54 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8002b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b42:	f383 8811 	msr	BASEPRI, r3
 8002b46:	f3bf 8f6f 	isb	sy
 8002b4a:	f3bf 8f4f 	dsb	sy
 8002b4e:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002b50:	bf00      	nop
 8002b52:	e7fe      	b.n	8002b52 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d103      	bne.n	8002b62 <xQueueGenericSendFromISR+0x6a>
 8002b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d101      	bne.n	8002b66 <xQueueGenericSendFromISR+0x6e>
 8002b62:	2301      	movs	r3, #1
 8002b64:	e000      	b.n	8002b68 <xQueueGenericSendFromISR+0x70>
 8002b66:	2300      	movs	r3, #0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10a      	bne.n	8002b82 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8002b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b70:	f383 8811 	msr	BASEPRI, r3
 8002b74:	f3bf 8f6f 	isb	sy
 8002b78:	f3bf 8f4f 	dsb	sy
 8002b7c:	623b      	str	r3, [r7, #32]
    }
 8002b7e:	bf00      	nop
 8002b80:	e7fe      	b.n	8002b80 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002b82:	f001 fdd3 	bl	800472c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8002b86:	f3ef 8211 	mrs	r2, BASEPRI
 8002b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b8e:	f383 8811 	msr	BASEPRI, r3
 8002b92:	f3bf 8f6f 	isb	sy
 8002b96:	f3bf 8f4f 	dsb	sy
 8002b9a:	61fa      	str	r2, [r7, #28]
 8002b9c:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8002b9e:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002ba0:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ba4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d302      	bcc.n	8002bb4 <xQueueGenericSendFromISR+0xbc>
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d13e      	bne.n	8002c32 <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8002bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bb6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002bba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	68b9      	ldr	r1, [r7, #8]
 8002bc8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002bca:	f000 f913 	bl	8002df4 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8002bce:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd6:	d112      	bne.n	8002bfe <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d025      	beq.n	8002c2c <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002be2:	3324      	adds	r3, #36	; 0x24
 8002be4:	4618      	mov	r0, r3
 8002be6:	f000 fdeb 	bl	80037c0 <xTaskRemoveFromEventList>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d01d      	beq.n	8002c2c <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d01a      	beq.n	8002c2c <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	601a      	str	r2, [r3, #0]
 8002bfc:	e016      	b.n	8002c2c <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8002bfe:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002c02:	2b7f      	cmp	r3, #127	; 0x7f
 8002c04:	d10a      	bne.n	8002c1c <xQueueGenericSendFromISR+0x124>
        __asm volatile
 8002c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c0a:	f383 8811 	msr	BASEPRI, r3
 8002c0e:	f3bf 8f6f 	isb	sy
 8002c12:	f3bf 8f4f 	dsb	sy
 8002c16:	617b      	str	r3, [r7, #20]
    }
 8002c18:	bf00      	nop
 8002c1a:	e7fe      	b.n	8002c1a <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002c1c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002c20:	3301      	adds	r3, #1
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	b25a      	sxtb	r2, r3
 8002c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8002c30:	e001      	b.n	8002c36 <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8002c32:	2300      	movs	r3, #0
 8002c34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c38:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002c40:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002c42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3740      	adds	r7, #64	; 0x40
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b08c      	sub	sp, #48	; 0x30
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d10a      	bne.n	8002c7c <xQueueReceive+0x30>
        __asm volatile
 8002c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c6a:	f383 8811 	msr	BASEPRI, r3
 8002c6e:	f3bf 8f6f 	isb	sy
 8002c72:	f3bf 8f4f 	dsb	sy
 8002c76:	623b      	str	r3, [r7, #32]
    }
 8002c78:	bf00      	nop
 8002c7a:	e7fe      	b.n	8002c7a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d103      	bne.n	8002c8a <xQueueReceive+0x3e>
 8002c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d101      	bne.n	8002c8e <xQueueReceive+0x42>
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e000      	b.n	8002c90 <xQueueReceive+0x44>
 8002c8e:	2300      	movs	r3, #0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d10a      	bne.n	8002caa <xQueueReceive+0x5e>
        __asm volatile
 8002c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c98:	f383 8811 	msr	BASEPRI, r3
 8002c9c:	f3bf 8f6f 	isb	sy
 8002ca0:	f3bf 8f4f 	dsb	sy
 8002ca4:	61fb      	str	r3, [r7, #28]
    }
 8002ca6:	bf00      	nop
 8002ca8:	e7fe      	b.n	8002ca8 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002caa:	f000 ff1f 	bl	8003aec <xTaskGetSchedulerState>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d102      	bne.n	8002cba <xQueueReceive+0x6e>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <xQueueReceive+0x72>
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e000      	b.n	8002cc0 <xQueueReceive+0x74>
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d10a      	bne.n	8002cda <xQueueReceive+0x8e>
        __asm volatile
 8002cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cc8:	f383 8811 	msr	BASEPRI, r3
 8002ccc:	f3bf 8f6f 	isb	sy
 8002cd0:	f3bf 8f4f 	dsb	sy
 8002cd4:	61bb      	str	r3, [r7, #24]
    }
 8002cd6:	bf00      	nop
 8002cd8:	e7fe      	b.n	8002cd8 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002cda:	f001 fc45 	bl	8004568 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ce2:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d014      	beq.n	8002d14 <xQueueReceive+0xc8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002cea:	68b9      	ldr	r1, [r7, #8]
 8002cec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002cee:	f000 f8eb 	bl	8002ec8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf4:	1e5a      	subs	r2, r3, #1
 8002cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cf8:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cfc:	691b      	ldr	r3, [r3, #16]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d004      	beq.n	8002d0c <xQueueReceive+0xc0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d04:	3310      	adds	r3, #16
 8002d06:	4618      	mov	r0, r3
 8002d08:	f000 fd5a 	bl	80037c0 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002d0c:	f001 fc5c 	bl	80045c8 <vPortExitCritical>
                return pdPASS;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e069      	b.n	8002de8 <xQueueReceive+0x19c>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d103      	bne.n	8002d22 <xQueueReceive+0xd6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002d1a:	f001 fc55 	bl	80045c8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	e062      	b.n	8002de8 <xQueueReceive+0x19c>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d106      	bne.n	8002d36 <xQueueReceive+0xea>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002d28:	f107 0310 	add.w	r3, r7, #16
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f000 fda9 	bl	8003884 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002d32:	2301      	movs	r3, #1
 8002d34:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002d36:	f001 fc47 	bl	80045c8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002d3a:	f000 fb53 	bl	80033e4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002d3e:	f001 fc13 	bl	8004568 <vPortEnterCritical>
 8002d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002d48:	b25b      	sxtb	r3, r3
 8002d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d4e:	d103      	bne.n	8002d58 <xQueueReceive+0x10c>
 8002d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d5e:	b25b      	sxtb	r3, r3
 8002d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d64:	d103      	bne.n	8002d6e <xQueueReceive+0x122>
 8002d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d6e:	f001 fc2b 	bl	80045c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002d72:	1d3a      	adds	r2, r7, #4
 8002d74:	f107 0310 	add.w	r3, r7, #16
 8002d78:	4611      	mov	r1, r2
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 fd98 	bl	80038b0 <xTaskCheckForTimeOut>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d123      	bne.n	8002dce <xQueueReceive+0x182>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002d86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002d88:	f000 f916 	bl	8002fb8 <prvIsQueueEmpty>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d017      	beq.n	8002dc2 <xQueueReceive+0x176>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002d92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d94:	3324      	adds	r3, #36	; 0x24
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	4611      	mov	r1, r2
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f000 fcc0 	bl	8003720 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002da0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002da2:	f000 f8b7 	bl	8002f14 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002da6:	f000 fb2b 	bl	8003400 <xTaskResumeAll>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d194      	bne.n	8002cda <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8002db0:	4b0f      	ldr	r3, [pc, #60]	; (8002df0 <xQueueReceive+0x1a4>)
 8002db2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	f3bf 8f4f 	dsb	sy
 8002dbc:	f3bf 8f6f 	isb	sy
 8002dc0:	e78b      	b.n	8002cda <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002dc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002dc4:	f000 f8a6 	bl	8002f14 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002dc8:	f000 fb1a 	bl	8003400 <xTaskResumeAll>
 8002dcc:	e785      	b.n	8002cda <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002dce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002dd0:	f000 f8a0 	bl	8002f14 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002dd4:	f000 fb14 	bl	8003400 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002dd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002dda:	f000 f8ed 	bl	8002fb8 <prvIsQueueEmpty>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	f43f af7a 	beq.w	8002cda <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8002de6:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3730      	adds	r7, #48	; 0x30
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	e000ed04 	.word	0xe000ed04

08002df4 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	60b9      	str	r1, [r7, #8]
 8002dfe:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002e00:	2300      	movs	r3, #0
 8002e02:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e08:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10d      	bne.n	8002e2e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d14d      	bne.n	8002eb6 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f000 fe82 	bl	8003b28 <xTaskPriorityDisinherit>
 8002e24:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	609a      	str	r2, [r3, #8]
 8002e2c:	e043      	b.n	8002eb6 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d119      	bne.n	8002e68 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6858      	ldr	r0, [r3, #4]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	68b9      	ldr	r1, [r7, #8]
 8002e40:	f001 fed6 	bl	8004bf0 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4c:	441a      	add	r2, r3
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	685a      	ldr	r2, [r3, #4]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d32b      	bcc.n	8002eb6 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	605a      	str	r2, [r3, #4]
 8002e66:	e026      	b.n	8002eb6 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	68d8      	ldr	r0, [r3, #12]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e70:	461a      	mov	r2, r3
 8002e72:	68b9      	ldr	r1, [r7, #8]
 8002e74:	f001 febc 	bl	8004bf0 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	68da      	ldr	r2, [r3, #12]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e80:	425b      	negs	r3, r3
 8002e82:	441a      	add	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	68da      	ldr	r2, [r3, #12]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d207      	bcs.n	8002ea4 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9c:	425b      	negs	r3, r3
 8002e9e:	441a      	add	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d105      	bne.n	8002eb6 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d002      	beq.n	8002eb6 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1c5a      	adds	r2, r3, #1
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8002ebe:	697b      	ldr	r3, [r7, #20]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3718      	adds	r7, #24
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}

08002ec8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d018      	beq.n	8002f0c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	68da      	ldr	r2, [r3, #12]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee2:	441a      	add	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68da      	ldr	r2, [r3, #12]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d303      	bcc.n	8002efc <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	68d9      	ldr	r1, [r3, #12]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f04:	461a      	mov	r2, r3
 8002f06:	6838      	ldr	r0, [r7, #0]
 8002f08:	f001 fe72 	bl	8004bf0 <memcpy>
    }
}
 8002f0c:	bf00      	nop
 8002f0e:	3708      	adds	r7, #8
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002f1c:	f001 fb24 	bl	8004568 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f26:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002f28:	e011      	b.n	8002f4e <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d012      	beq.n	8002f58 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	3324      	adds	r3, #36	; 0x24
 8002f36:	4618      	mov	r0, r3
 8002f38:	f000 fc42 	bl	80037c0 <xTaskRemoveFromEventList>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002f42:	f000 fd1b 	bl	800397c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002f46:	7bfb      	ldrb	r3, [r7, #15]
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	dce9      	bgt.n	8002f2a <prvUnlockQueue+0x16>
 8002f56:	e000      	b.n	8002f5a <prvUnlockQueue+0x46>
                        break;
 8002f58:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	22ff      	movs	r2, #255	; 0xff
 8002f5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002f62:	f001 fb31 	bl	80045c8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002f66:	f001 faff 	bl	8004568 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f70:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002f72:	e011      	b.n	8002f98 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d012      	beq.n	8002fa2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3310      	adds	r3, #16
 8002f80:	4618      	mov	r0, r3
 8002f82:	f000 fc1d 	bl	80037c0 <xTaskRemoveFromEventList>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d001      	beq.n	8002f90 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002f8c:	f000 fcf6 	bl	800397c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002f90:	7bbb      	ldrb	r3, [r7, #14]
 8002f92:	3b01      	subs	r3, #1
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002f98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	dce9      	bgt.n	8002f74 <prvUnlockQueue+0x60>
 8002fa0:	e000      	b.n	8002fa4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002fa2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	22ff      	movs	r2, #255	; 0xff
 8002fa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002fac:	f001 fb0c 	bl	80045c8 <vPortExitCritical>
}
 8002fb0:	bf00      	nop
 8002fb2:	3710      	adds	r7, #16
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002fc0:	f001 fad2 	bl	8004568 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d102      	bne.n	8002fd2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	60fb      	str	r3, [r7, #12]
 8002fd0:	e001      	b.n	8002fd6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002fd6:	f001 faf7 	bl	80045c8 <vPortExitCritical>

    return xReturn;
 8002fda:	68fb      	ldr	r3, [r7, #12]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3710      	adds	r7, #16
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002fec:	f001 fabc 	bl	8004568 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d102      	bne.n	8003002 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	e001      	b.n	8003006 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8003002:	2300      	movs	r3, #0
 8003004:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003006:	f001 fadf 	bl	80045c8 <vPortExitCritical>

    return xReturn;
 800300a:	68fb      	ldr	r3, [r7, #12]
}
 800300c:	4618      	mov	r0, r3
 800300e:	3710      	adds	r7, #16
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}

08003014 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800301e:	2300      	movs	r3, #0
 8003020:	60fb      	str	r3, [r7, #12]
 8003022:	e014      	b.n	800304e <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003024:	4a0f      	ldr	r2, [pc, #60]	; (8003064 <vQueueAddToRegistry+0x50>)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d10b      	bne.n	8003048 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003030:	490c      	ldr	r1, [pc, #48]	; (8003064 <vQueueAddToRegistry+0x50>)
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	683a      	ldr	r2, [r7, #0]
 8003036:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 800303a:	4a0a      	ldr	r2, [pc, #40]	; (8003064 <vQueueAddToRegistry+0x50>)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	00db      	lsls	r3, r3, #3
 8003040:	4413      	add	r3, r2
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 8003046:	e006      	b.n	8003056 <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	3301      	adds	r3, #1
 800304c:	60fb      	str	r3, [r7, #12]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2b07      	cmp	r3, #7
 8003052:	d9e7      	bls.n	8003024 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8003054:	bf00      	nop
 8003056:	bf00      	nop
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	20012e98 	.word	0x20012e98

08003068 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003078:	f001 fa76 	bl	8004568 <vPortEnterCritical>
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003082:	b25b      	sxtb	r3, r3
 8003084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003088:	d103      	bne.n	8003092 <vQueueWaitForMessageRestricted+0x2a>
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003098:	b25b      	sxtb	r3, r3
 800309a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800309e:	d103      	bne.n	80030a8 <vQueueWaitForMessageRestricted+0x40>
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030a8:	f001 fa8e 	bl	80045c8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d106      	bne.n	80030c2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	3324      	adds	r3, #36	; 0x24
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	68b9      	ldr	r1, [r7, #8]
 80030bc:	4618      	mov	r0, r3
 80030be:	f000 fb53 	bl	8003768 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80030c2:	6978      	ldr	r0, [r7, #20]
 80030c4:	f7ff ff26 	bl	8002f14 <prvUnlockQueue>
    }
 80030c8:	bf00      	nop
 80030ca:	3718      	adds	r7, #24
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b08c      	sub	sp, #48	; 0x30
 80030d4:	af04      	add	r7, sp, #16
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	603b      	str	r3, [r7, #0]
 80030dc:	4613      	mov	r3, r2
 80030de:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80030e0:	88fb      	ldrh	r3, [r7, #6]
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4618      	mov	r0, r3
 80030e6:	f001 fb61 	bl	80047ac <pvPortMalloc>
 80030ea:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d00e      	beq.n	8003110 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80030f2:	2058      	movs	r0, #88	; 0x58
 80030f4:	f001 fb5a 	bl	80047ac <pvPortMalloc>
 80030f8:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d003      	beq.n	8003108 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	697a      	ldr	r2, [r7, #20]
 8003104:	631a      	str	r2, [r3, #48]	; 0x30
 8003106:	e005      	b.n	8003114 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8003108:	6978      	ldr	r0, [r7, #20]
 800310a:	f001 fc2f 	bl	800496c <vPortFree>
 800310e:	e001      	b.n	8003114 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8003110:	2300      	movs	r3, #0
 8003112:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d013      	beq.n	8003142 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800311a:	88fa      	ldrh	r2, [r7, #6]
 800311c:	2300      	movs	r3, #0
 800311e:	9303      	str	r3, [sp, #12]
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	9302      	str	r3, [sp, #8]
 8003124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003126:	9301      	str	r3, [sp, #4]
 8003128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800312a:	9300      	str	r3, [sp, #0]
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	68b9      	ldr	r1, [r7, #8]
 8003130:	68f8      	ldr	r0, [r7, #12]
 8003132:	f000 f80e 	bl	8003152 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003136:	69f8      	ldr	r0, [r7, #28]
 8003138:	f000 f8a2 	bl	8003280 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800313c:	2301      	movs	r3, #1
 800313e:	61bb      	str	r3, [r7, #24]
 8003140:	e002      	b.n	8003148 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003142:	f04f 33ff 	mov.w	r3, #4294967295
 8003146:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003148:	69bb      	ldr	r3, [r7, #24]
    }
 800314a:	4618      	mov	r0, r3
 800314c:	3720      	adds	r7, #32
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003152:	b580      	push	{r7, lr}
 8003154:	b088      	sub	sp, #32
 8003156:	af00      	add	r7, sp, #0
 8003158:	60f8      	str	r0, [r7, #12]
 800315a:	60b9      	str	r1, [r7, #8]
 800315c:	607a      	str	r2, [r7, #4]
 800315e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003162:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	461a      	mov	r2, r3
 800316a:	21a5      	movs	r1, #165	; 0xa5
 800316c:	f001 fd4e 	bl	8004c0c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003172:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800317a:	3b01      	subs	r3, #1
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	4413      	add	r3, r2
 8003180:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	f023 0307 	bic.w	r3, r3, #7
 8003188:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	f003 0307 	and.w	r3, r3, #7
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00a      	beq.n	80031aa <prvInitialiseNewTask+0x58>
        __asm volatile
 8003194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003198:	f383 8811 	msr	BASEPRI, r3
 800319c:	f3bf 8f6f 	isb	sy
 80031a0:	f3bf 8f4f 	dsb	sy
 80031a4:	617b      	str	r3, [r7, #20]
    }
 80031a6:	bf00      	nop
 80031a8:	e7fe      	b.n	80031a8 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d01f      	beq.n	80031f0 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80031b0:	2300      	movs	r3, #0
 80031b2:	61fb      	str	r3, [r7, #28]
 80031b4:	e012      	b.n	80031dc <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80031b6:	68ba      	ldr	r2, [r7, #8]
 80031b8:	69fb      	ldr	r3, [r7, #28]
 80031ba:	4413      	add	r3, r2
 80031bc:	7819      	ldrb	r1, [r3, #0]
 80031be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	4413      	add	r3, r2
 80031c4:	3334      	adds	r3, #52	; 0x34
 80031c6:	460a      	mov	r2, r1
 80031c8:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80031ca:	68ba      	ldr	r2, [r7, #8]
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	4413      	add	r3, r2
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d006      	beq.n	80031e4 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	3301      	adds	r3, #1
 80031da:	61fb      	str	r3, [r7, #28]
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	2b09      	cmp	r3, #9
 80031e0:	d9e9      	bls.n	80031b6 <prvInitialiseNewTask+0x64>
 80031e2:	e000      	b.n	80031e6 <prvInitialiseNewTask+0x94>
            {
                break;
 80031e4:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80031e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80031ee:	e003      	b.n	80031f8 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80031f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80031f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	d901      	bls.n	8003202 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80031fe:	2304      	movs	r3, #4
 8003200:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003204:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003206:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8003208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800320a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800320c:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 800320e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003210:	2200      	movs	r2, #0
 8003212:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003216:	3304      	adds	r3, #4
 8003218:	4618      	mov	r0, r3
 800321a:	f7ff fa15 	bl	8002648 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800321e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003220:	3318      	adds	r3, #24
 8003222:	4618      	mov	r0, r3
 8003224:	f7ff fa10 	bl	8002648 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800322a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800322c:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800322e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003230:	f1c3 0205 	rsb	r2, r3, #5
 8003234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003236:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800323a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800323c:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800323e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003240:	3350      	adds	r3, #80	; 0x50
 8003242:	2204      	movs	r2, #4
 8003244:	2100      	movs	r1, #0
 8003246:	4618      	mov	r0, r3
 8003248:	f001 fce0 	bl	8004c0c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 800324c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800324e:	3354      	adds	r3, #84	; 0x54
 8003250:	2201      	movs	r2, #1
 8003252:	2100      	movs	r1, #0
 8003254:	4618      	mov	r0, r3
 8003256:	f001 fcd9 	bl	8004c0c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800325a:	683a      	ldr	r2, [r7, #0]
 800325c:	68f9      	ldr	r1, [r7, #12]
 800325e:	69b8      	ldr	r0, [r7, #24]
 8003260:	f001 f854 	bl	800430c <pxPortInitialiseStack>
 8003264:	4602      	mov	r2, r0
 8003266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003268:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800326a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800326c:	2b00      	cmp	r3, #0
 800326e:	d002      	beq.n	8003276 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003272:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003274:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003276:	bf00      	nop
 8003278:	3720      	adds	r7, #32
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
	...

08003280 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003288:	f001 f96e 	bl	8004568 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800328c:	4b26      	ldr	r3, [pc, #152]	; (8003328 <prvAddNewTaskToReadyList+0xa8>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	3301      	adds	r3, #1
 8003292:	4a25      	ldr	r2, [pc, #148]	; (8003328 <prvAddNewTaskToReadyList+0xa8>)
 8003294:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8003296:	4b25      	ldr	r3, [pc, #148]	; (800332c <prvAddNewTaskToReadyList+0xac>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d109      	bne.n	80032b2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800329e:	4a23      	ldr	r2, [pc, #140]	; (800332c <prvAddNewTaskToReadyList+0xac>)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80032a4:	4b20      	ldr	r3, [pc, #128]	; (8003328 <prvAddNewTaskToReadyList+0xa8>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d110      	bne.n	80032ce <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80032ac:	f000 fb84 	bl	80039b8 <prvInitialiseTaskLists>
 80032b0:	e00d      	b.n	80032ce <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80032b2:	4b1f      	ldr	r3, [pc, #124]	; (8003330 <prvAddNewTaskToReadyList+0xb0>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d109      	bne.n	80032ce <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80032ba:	4b1c      	ldr	r3, [pc, #112]	; (800332c <prvAddNewTaskToReadyList+0xac>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d802      	bhi.n	80032ce <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80032c8:	4a18      	ldr	r2, [pc, #96]	; (800332c <prvAddNewTaskToReadyList+0xac>)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80032ce:	4b19      	ldr	r3, [pc, #100]	; (8003334 <prvAddNewTaskToReadyList+0xb4>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	3301      	adds	r3, #1
 80032d4:	4a17      	ldr	r2, [pc, #92]	; (8003334 <prvAddNewTaskToReadyList+0xb4>)
 80032d6:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80032d8:	4b16      	ldr	r3, [pc, #88]	; (8003334 <prvAddNewTaskToReadyList+0xb4>)
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e4:	2201      	movs	r2, #1
 80032e6:	409a      	lsls	r2, r3
 80032e8:	4b13      	ldr	r3, [pc, #76]	; (8003338 <prvAddNewTaskToReadyList+0xb8>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	4a12      	ldr	r2, [pc, #72]	; (8003338 <prvAddNewTaskToReadyList+0xb8>)
 80032f0:	6013      	str	r3, [r2, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032f6:	4613      	mov	r3, r2
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	4413      	add	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	4a0f      	ldr	r2, [pc, #60]	; (800333c <prvAddNewTaskToReadyList+0xbc>)
 8003300:	441a      	add	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	3304      	adds	r3, #4
 8003306:	4619      	mov	r1, r3
 8003308:	4610      	mov	r0, r2
 800330a:	f7ff f9aa 	bl	8002662 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800330e:	f001 f95b 	bl	80045c8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003312:	4b07      	ldr	r3, [pc, #28]	; (8003330 <prvAddNewTaskToReadyList+0xb0>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d001      	beq.n	800331e <prvAddNewTaskToReadyList+0x9e>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800331a:	4b04      	ldr	r3, [pc, #16]	; (800332c <prvAddNewTaskToReadyList+0xac>)
 800331c:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800331e:	bf00      	nop
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	2000016c 	.word	0x2000016c
 800332c:	20000094 	.word	0x20000094
 8003330:	20000178 	.word	0x20000178
 8003334:	20000188 	.word	0x20000188
 8003338:	20000174 	.word	0x20000174
 800333c:	20000098 	.word	0x20000098

08003340 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8003346:	4b20      	ldr	r3, [pc, #128]	; (80033c8 <vTaskStartScheduler+0x88>)
 8003348:	9301      	str	r3, [sp, #4]
 800334a:	2300      	movs	r3, #0
 800334c:	9300      	str	r3, [sp, #0]
 800334e:	2300      	movs	r3, #0
 8003350:	2282      	movs	r2, #130	; 0x82
 8003352:	491e      	ldr	r1, [pc, #120]	; (80033cc <vTaskStartScheduler+0x8c>)
 8003354:	481e      	ldr	r0, [pc, #120]	; (80033d0 <vTaskStartScheduler+0x90>)
 8003356:	f7ff febb 	bl	80030d0 <xTaskCreate>
 800335a:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2b01      	cmp	r3, #1
 8003360:	d102      	bne.n	8003368 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8003362:	f000 fcc1 	bl	8003ce8 <xTimerCreateTimerTask>
 8003366:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2b01      	cmp	r3, #1
 800336c:	d116      	bne.n	800339c <vTaskStartScheduler+0x5c>
        __asm volatile
 800336e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003372:	f383 8811 	msr	BASEPRI, r3
 8003376:	f3bf 8f6f 	isb	sy
 800337a:	f3bf 8f4f 	dsb	sy
 800337e:	60bb      	str	r3, [r7, #8]
    }
 8003380:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8003382:	4b14      	ldr	r3, [pc, #80]	; (80033d4 <vTaskStartScheduler+0x94>)
 8003384:	f04f 32ff 	mov.w	r2, #4294967295
 8003388:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800338a:	4b13      	ldr	r3, [pc, #76]	; (80033d8 <vTaskStartScheduler+0x98>)
 800338c:	2201      	movs	r2, #1
 800338e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003390:	4b12      	ldr	r3, [pc, #72]	; (80033dc <vTaskStartScheduler+0x9c>)
 8003392:	2200      	movs	r2, #0
 8003394:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8003396:	f001 f845 	bl	8004424 <xPortStartScheduler>
 800339a:	e00e      	b.n	80033ba <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a2:	d10a      	bne.n	80033ba <vTaskStartScheduler+0x7a>
        __asm volatile
 80033a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033a8:	f383 8811 	msr	BASEPRI, r3
 80033ac:	f3bf 8f6f 	isb	sy
 80033b0:	f3bf 8f4f 	dsb	sy
 80033b4:	607b      	str	r3, [r7, #4]
    }
 80033b6:	bf00      	nop
 80033b8:	e7fe      	b.n	80033b8 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80033ba:	4b09      	ldr	r3, [pc, #36]	; (80033e0 <vTaskStartScheduler+0xa0>)
 80033bc:	681b      	ldr	r3, [r3, #0]
}
 80033be:	bf00      	nop
 80033c0:	3710      	adds	r7, #16
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	20000190 	.word	0x20000190
 80033cc:	0800561c 	.word	0x0800561c
 80033d0:	08003995 	.word	0x08003995
 80033d4:	2000018c 	.word	0x2000018c
 80033d8:	20000178 	.word	0x20000178
 80033dc:	20000170 	.word	0x20000170
 80033e0:	2000000c 	.word	0x2000000c

080033e4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80033e8:	4b04      	ldr	r3, [pc, #16]	; (80033fc <vTaskSuspendAll+0x18>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	3301      	adds	r3, #1
 80033ee:	4a03      	ldr	r2, [pc, #12]	; (80033fc <vTaskSuspendAll+0x18>)
 80033f0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80033f2:	bf00      	nop
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr
 80033fc:	20000194 	.word	0x20000194

08003400 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003406:	2300      	movs	r3, #0
 8003408:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800340a:	2300      	movs	r3, #0
 800340c:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800340e:	4b3b      	ldr	r3, [pc, #236]	; (80034fc <xTaskResumeAll+0xfc>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d10a      	bne.n	800342c <xTaskResumeAll+0x2c>
        __asm volatile
 8003416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800341a:	f383 8811 	msr	BASEPRI, r3
 800341e:	f3bf 8f6f 	isb	sy
 8003422:	f3bf 8f4f 	dsb	sy
 8003426:	603b      	str	r3, [r7, #0]
    }
 8003428:	bf00      	nop
 800342a:	e7fe      	b.n	800342a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800342c:	f001 f89c 	bl	8004568 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003430:	4b32      	ldr	r3, [pc, #200]	; (80034fc <xTaskResumeAll+0xfc>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	3b01      	subs	r3, #1
 8003436:	4a31      	ldr	r2, [pc, #196]	; (80034fc <xTaskResumeAll+0xfc>)
 8003438:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800343a:	4b30      	ldr	r3, [pc, #192]	; (80034fc <xTaskResumeAll+0xfc>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d155      	bne.n	80034ee <xTaskResumeAll+0xee>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003442:	4b2f      	ldr	r3, [pc, #188]	; (8003500 <xTaskResumeAll+0x100>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d051      	beq.n	80034ee <xTaskResumeAll+0xee>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800344a:	e02e      	b.n	80034aa <xTaskResumeAll+0xaa>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800344c:	4b2d      	ldr	r3, [pc, #180]	; (8003504 <xTaskResumeAll+0x104>)
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	3318      	adds	r3, #24
 8003458:	4618      	mov	r0, r3
 800345a:	f7ff f95f 	bl	800271c <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	3304      	adds	r3, #4
 8003462:	4618      	mov	r0, r3
 8003464:	f7ff f95a 	bl	800271c <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346c:	2201      	movs	r2, #1
 800346e:	409a      	lsls	r2, r3
 8003470:	4b25      	ldr	r3, [pc, #148]	; (8003508 <xTaskResumeAll+0x108>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4313      	orrs	r3, r2
 8003476:	4a24      	ldr	r2, [pc, #144]	; (8003508 <xTaskResumeAll+0x108>)
 8003478:	6013      	str	r3, [r2, #0]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800347e:	4613      	mov	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	4413      	add	r3, r2
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	4a21      	ldr	r2, [pc, #132]	; (800350c <xTaskResumeAll+0x10c>)
 8003488:	441a      	add	r2, r3
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	3304      	adds	r3, #4
 800348e:	4619      	mov	r1, r3
 8003490:	4610      	mov	r0, r2
 8003492:	f7ff f8e6 	bl	8002662 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800349a:	4b1d      	ldr	r3, [pc, #116]	; (8003510 <xTaskResumeAll+0x110>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d302      	bcc.n	80034aa <xTaskResumeAll+0xaa>
                    {
                        xYieldPending = pdTRUE;
 80034a4:	4b1b      	ldr	r3, [pc, #108]	; (8003514 <xTaskResumeAll+0x114>)
 80034a6:	2201      	movs	r2, #1
 80034a8:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80034aa:	4b16      	ldr	r3, [pc, #88]	; (8003504 <xTaskResumeAll+0x104>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1cc      	bne.n	800344c <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <xTaskResumeAll+0xbc>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80034b8:	f000 fafc 	bl	8003ab4 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80034bc:	4b16      	ldr	r3, [pc, #88]	; (8003518 <xTaskResumeAll+0x118>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d010      	beq.n	80034ea <xTaskResumeAll+0xea>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80034c8:	f000 f838 	bl	800353c <xTaskIncrementTick>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d002      	beq.n	80034d8 <xTaskResumeAll+0xd8>
                            {
                                xYieldPending = pdTRUE;
 80034d2:	4b10      	ldr	r3, [pc, #64]	; (8003514 <xTaskResumeAll+0x114>)
 80034d4:	2201      	movs	r2, #1
 80034d6:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	3b01      	subs	r3, #1
 80034dc:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d1f1      	bne.n	80034c8 <xTaskResumeAll+0xc8>

                        xPendedTicks = 0;
 80034e4:	4b0c      	ldr	r3, [pc, #48]	; (8003518 <xTaskResumeAll+0x118>)
 80034e6:	2200      	movs	r2, #0
 80034e8:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80034ea:	4b0a      	ldr	r3, [pc, #40]	; (8003514 <xTaskResumeAll+0x114>)
 80034ec:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80034ee:	f001 f86b 	bl	80045c8 <vPortExitCritical>

    return xAlreadyYielded;
 80034f2:	687b      	ldr	r3, [r7, #4]
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3710      	adds	r7, #16
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	20000194 	.word	0x20000194
 8003500:	2000016c 	.word	0x2000016c
 8003504:	2000012c 	.word	0x2000012c
 8003508:	20000174 	.word	0x20000174
 800350c:	20000098 	.word	0x20000098
 8003510:	20000094 	.word	0x20000094
 8003514:	20000180 	.word	0x20000180
 8003518:	2000017c 	.word	0x2000017c

0800351c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003522:	4b05      	ldr	r3, [pc, #20]	; (8003538 <xTaskGetTickCount+0x1c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003528:	687b      	ldr	r3, [r7, #4]
}
 800352a:	4618      	mov	r0, r3
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	20000170 	.word	0x20000170

0800353c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b086      	sub	sp, #24
 8003540:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003542:	2300      	movs	r3, #0
 8003544:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003546:	4b3f      	ldr	r3, [pc, #252]	; (8003644 <xTaskIncrementTick+0x108>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d16f      	bne.n	800362e <xTaskIncrementTick+0xf2>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800354e:	4b3e      	ldr	r3, [pc, #248]	; (8003648 <xTaskIncrementTick+0x10c>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	3301      	adds	r3, #1
 8003554:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003556:	4a3c      	ldr	r2, [pc, #240]	; (8003648 <xTaskIncrementTick+0x10c>)
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d120      	bne.n	80035a4 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8003562:	4b3a      	ldr	r3, [pc, #232]	; (800364c <xTaskIncrementTick+0x110>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00a      	beq.n	8003582 <xTaskIncrementTick+0x46>
        __asm volatile
 800356c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003570:	f383 8811 	msr	BASEPRI, r3
 8003574:	f3bf 8f6f 	isb	sy
 8003578:	f3bf 8f4f 	dsb	sy
 800357c:	603b      	str	r3, [r7, #0]
    }
 800357e:	bf00      	nop
 8003580:	e7fe      	b.n	8003580 <xTaskIncrementTick+0x44>
 8003582:	4b32      	ldr	r3, [pc, #200]	; (800364c <xTaskIncrementTick+0x110>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	60fb      	str	r3, [r7, #12]
 8003588:	4b31      	ldr	r3, [pc, #196]	; (8003650 <xTaskIncrementTick+0x114>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a2f      	ldr	r2, [pc, #188]	; (800364c <xTaskIncrementTick+0x110>)
 800358e:	6013      	str	r3, [r2, #0]
 8003590:	4a2f      	ldr	r2, [pc, #188]	; (8003650 <xTaskIncrementTick+0x114>)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	6013      	str	r3, [r2, #0]
 8003596:	4b2f      	ldr	r3, [pc, #188]	; (8003654 <xTaskIncrementTick+0x118>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	3301      	adds	r3, #1
 800359c:	4a2d      	ldr	r2, [pc, #180]	; (8003654 <xTaskIncrementTick+0x118>)
 800359e:	6013      	str	r3, [r2, #0]
 80035a0:	f000 fa88 	bl	8003ab4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80035a4:	4b2c      	ldr	r3, [pc, #176]	; (8003658 <xTaskIncrementTick+0x11c>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	693a      	ldr	r2, [r7, #16]
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d344      	bcc.n	8003638 <xTaskIncrementTick+0xfc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035ae:	4b27      	ldr	r3, [pc, #156]	; (800364c <xTaskIncrementTick+0x110>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d104      	bne.n	80035c2 <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035b8:	4b27      	ldr	r3, [pc, #156]	; (8003658 <xTaskIncrementTick+0x11c>)
 80035ba:	f04f 32ff 	mov.w	r2, #4294967295
 80035be:	601a      	str	r2, [r3, #0]
                    break;
 80035c0:	e03a      	b.n	8003638 <xTaskIncrementTick+0xfc>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035c2:	4b22      	ldr	r3, [pc, #136]	; (800364c <xTaskIncrementTick+0x110>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d203      	bcs.n	80035e2 <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80035da:	4a1f      	ldr	r2, [pc, #124]	; (8003658 <xTaskIncrementTick+0x11c>)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80035e0:	e02a      	b.n	8003638 <xTaskIncrementTick+0xfc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	3304      	adds	r3, #4
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7ff f898 	bl	800271c <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d004      	beq.n	80035fe <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	3318      	adds	r3, #24
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff f88f 	bl	800271c <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003602:	2201      	movs	r2, #1
 8003604:	409a      	lsls	r2, r3
 8003606:	4b15      	ldr	r3, [pc, #84]	; (800365c <xTaskIncrementTick+0x120>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4313      	orrs	r3, r2
 800360c:	4a13      	ldr	r2, [pc, #76]	; (800365c <xTaskIncrementTick+0x120>)
 800360e:	6013      	str	r3, [r2, #0]
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003614:	4613      	mov	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	4413      	add	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4a10      	ldr	r2, [pc, #64]	; (8003660 <xTaskIncrementTick+0x124>)
 800361e:	441a      	add	r2, r3
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	3304      	adds	r3, #4
 8003624:	4619      	mov	r1, r3
 8003626:	4610      	mov	r0, r2
 8003628:	f7ff f81b 	bl	8002662 <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800362c:	e7bf      	b.n	80035ae <xTaskIncrementTick+0x72>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800362e:	4b0d      	ldr	r3, [pc, #52]	; (8003664 <xTaskIncrementTick+0x128>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	3301      	adds	r3, #1
 8003634:	4a0b      	ldr	r2, [pc, #44]	; (8003664 <xTaskIncrementTick+0x128>)
 8003636:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8003638:	697b      	ldr	r3, [r7, #20]
}
 800363a:	4618      	mov	r0, r3
 800363c:	3718      	adds	r7, #24
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	20000194 	.word	0x20000194
 8003648:	20000170 	.word	0x20000170
 800364c:	20000124 	.word	0x20000124
 8003650:	20000128 	.word	0x20000128
 8003654:	20000184 	.word	0x20000184
 8003658:	2000018c 	.word	0x2000018c
 800365c:	20000174 	.word	0x20000174
 8003660:	20000098 	.word	0x20000098
 8003664:	2000017c 	.word	0x2000017c

08003668 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003668:	b480      	push	{r7}
 800366a:	b087      	sub	sp, #28
 800366c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800366e:	4b27      	ldr	r3, [pc, #156]	; (800370c <vTaskSwitchContext+0xa4>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d003      	beq.n	800367e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003676:	4b26      	ldr	r3, [pc, #152]	; (8003710 <vTaskSwitchContext+0xa8>)
 8003678:	2201      	movs	r2, #1
 800367a:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 800367c:	e03f      	b.n	80036fe <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 800367e:	4b24      	ldr	r3, [pc, #144]	; (8003710 <vTaskSwitchContext+0xa8>)
 8003680:	2200      	movs	r2, #0
 8003682:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003684:	4b23      	ldr	r3, [pc, #140]	; (8003714 <vTaskSwitchContext+0xac>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	fab3 f383 	clz	r3, r3
 8003690:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003692:	7afb      	ldrb	r3, [r7, #11]
 8003694:	f1c3 031f 	rsb	r3, r3, #31
 8003698:	617b      	str	r3, [r7, #20]
 800369a:	491f      	ldr	r1, [pc, #124]	; (8003718 <vTaskSwitchContext+0xb0>)
 800369c:	697a      	ldr	r2, [r7, #20]
 800369e:	4613      	mov	r3, r2
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	4413      	add	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	440b      	add	r3, r1
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10a      	bne.n	80036c4 <vTaskSwitchContext+0x5c>
        __asm volatile
 80036ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b2:	f383 8811 	msr	BASEPRI, r3
 80036b6:	f3bf 8f6f 	isb	sy
 80036ba:	f3bf 8f4f 	dsb	sy
 80036be:	607b      	str	r3, [r7, #4]
    }
 80036c0:	bf00      	nop
 80036c2:	e7fe      	b.n	80036c2 <vTaskSwitchContext+0x5a>
 80036c4:	697a      	ldr	r2, [r7, #20]
 80036c6:	4613      	mov	r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	4413      	add	r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	4a12      	ldr	r2, [pc, #72]	; (8003718 <vTaskSwitchContext+0xb0>)
 80036d0:	4413      	add	r3, r2
 80036d2:	613b      	str	r3, [r7, #16]
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	685a      	ldr	r2, [r3, #4]
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	605a      	str	r2, [r3, #4]
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	685a      	ldr	r2, [r3, #4]
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	3308      	adds	r3, #8
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d104      	bne.n	80036f4 <vTaskSwitchContext+0x8c>
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	605a      	str	r2, [r3, #4]
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	4a08      	ldr	r2, [pc, #32]	; (800371c <vTaskSwitchContext+0xb4>)
 80036fc:	6013      	str	r3, [r2, #0]
}
 80036fe:	bf00      	nop
 8003700:	371c      	adds	r7, #28
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	20000194 	.word	0x20000194
 8003710:	20000180 	.word	0x20000180
 8003714:	20000174 	.word	0x20000174
 8003718:	20000098 	.word	0x20000098
 800371c:	20000094 	.word	0x20000094

08003720 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b084      	sub	sp, #16
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d10a      	bne.n	8003746 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003734:	f383 8811 	msr	BASEPRI, r3
 8003738:	f3bf 8f6f 	isb	sy
 800373c:	f3bf 8f4f 	dsb	sy
 8003740:	60fb      	str	r3, [r7, #12]
    }
 8003742:	bf00      	nop
 8003744:	e7fe      	b.n	8003744 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003746:	4b07      	ldr	r3, [pc, #28]	; (8003764 <vTaskPlaceOnEventList+0x44>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	3318      	adds	r3, #24
 800374c:	4619      	mov	r1, r3
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7fe ffab 	bl	80026aa <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003754:	2101      	movs	r1, #1
 8003756:	6838      	ldr	r0, [r7, #0]
 8003758:	f000 fa60 	bl	8003c1c <prvAddCurrentTaskToDelayedList>
}
 800375c:	bf00      	nop
 800375e:	3710      	adds	r7, #16
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	20000094 	.word	0x20000094

08003768 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003768:	b580      	push	{r7, lr}
 800376a:	b086      	sub	sp, #24
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10a      	bne.n	8003790 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 800377a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800377e:	f383 8811 	msr	BASEPRI, r3
 8003782:	f3bf 8f6f 	isb	sy
 8003786:	f3bf 8f4f 	dsb	sy
 800378a:	617b      	str	r3, [r7, #20]
    }
 800378c:	bf00      	nop
 800378e:	e7fe      	b.n	800378e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003790:	4b0a      	ldr	r3, [pc, #40]	; (80037bc <vTaskPlaceOnEventListRestricted+0x54>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	3318      	adds	r3, #24
 8003796:	4619      	mov	r1, r3
 8003798:	68f8      	ldr	r0, [r7, #12]
 800379a:	f7fe ff62 	bl	8002662 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d002      	beq.n	80037aa <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 80037a4:	f04f 33ff 	mov.w	r3, #4294967295
 80037a8:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80037aa:	6879      	ldr	r1, [r7, #4]
 80037ac:	68b8      	ldr	r0, [r7, #8]
 80037ae:	f000 fa35 	bl	8003c1c <prvAddCurrentTaskToDelayedList>
    }
 80037b2:	bf00      	nop
 80037b4:	3718      	adds	r7, #24
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	20000094 	.word	0x20000094

080037c0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d10a      	bne.n	80037ec <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 80037d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037da:	f383 8811 	msr	BASEPRI, r3
 80037de:	f3bf 8f6f 	isb	sy
 80037e2:	f3bf 8f4f 	dsb	sy
 80037e6:	60fb      	str	r3, [r7, #12]
    }
 80037e8:	bf00      	nop
 80037ea:	e7fe      	b.n	80037ea <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	3318      	adds	r3, #24
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7fe ff93 	bl	800271c <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037f6:	4b1d      	ldr	r3, [pc, #116]	; (800386c <xTaskRemoveFromEventList+0xac>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d11c      	bne.n	8003838 <xTaskRemoveFromEventList+0x78>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	3304      	adds	r3, #4
 8003802:	4618      	mov	r0, r3
 8003804:	f7fe ff8a 	bl	800271c <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800380c:	2201      	movs	r2, #1
 800380e:	409a      	lsls	r2, r3
 8003810:	4b17      	ldr	r3, [pc, #92]	; (8003870 <xTaskRemoveFromEventList+0xb0>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4313      	orrs	r3, r2
 8003816:	4a16      	ldr	r2, [pc, #88]	; (8003870 <xTaskRemoveFromEventList+0xb0>)
 8003818:	6013      	str	r3, [r2, #0]
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800381e:	4613      	mov	r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	4413      	add	r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	4a13      	ldr	r2, [pc, #76]	; (8003874 <xTaskRemoveFromEventList+0xb4>)
 8003828:	441a      	add	r2, r3
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	3304      	adds	r3, #4
 800382e:	4619      	mov	r1, r3
 8003830:	4610      	mov	r0, r2
 8003832:	f7fe ff16 	bl	8002662 <vListInsertEnd>
 8003836:	e005      	b.n	8003844 <xTaskRemoveFromEventList+0x84>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	3318      	adds	r3, #24
 800383c:	4619      	mov	r1, r3
 800383e:	480e      	ldr	r0, [pc, #56]	; (8003878 <xTaskRemoveFromEventList+0xb8>)
 8003840:	f7fe ff0f 	bl	8002662 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003848:	4b0c      	ldr	r3, [pc, #48]	; (800387c <xTaskRemoveFromEventList+0xbc>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800384e:	429a      	cmp	r2, r3
 8003850:	d905      	bls.n	800385e <xTaskRemoveFromEventList+0x9e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003852:	2301      	movs	r3, #1
 8003854:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003856:	4b0a      	ldr	r3, [pc, #40]	; (8003880 <xTaskRemoveFromEventList+0xc0>)
 8003858:	2201      	movs	r2, #1
 800385a:	601a      	str	r2, [r3, #0]
 800385c:	e001      	b.n	8003862 <xTaskRemoveFromEventList+0xa2>
    }
    else
    {
        xReturn = pdFALSE;
 800385e:	2300      	movs	r3, #0
 8003860:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8003862:	697b      	ldr	r3, [r7, #20]
}
 8003864:	4618      	mov	r0, r3
 8003866:	3718      	adds	r7, #24
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}
 800386c:	20000194 	.word	0x20000194
 8003870:	20000174 	.word	0x20000174
 8003874:	20000098 	.word	0x20000098
 8003878:	2000012c 	.word	0x2000012c
 800387c:	20000094 	.word	0x20000094
 8003880:	20000180 	.word	0x20000180

08003884 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800388c:	4b06      	ldr	r3, [pc, #24]	; (80038a8 <vTaskInternalSetTimeOutState+0x24>)
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003894:	4b05      	ldr	r3, [pc, #20]	; (80038ac <vTaskInternalSetTimeOutState+0x28>)
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	605a      	str	r2, [r3, #4]
}
 800389c:	bf00      	nop
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr
 80038a8:	20000184 	.word	0x20000184
 80038ac:	20000170 	.word	0x20000170

080038b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b088      	sub	sp, #32
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10a      	bne.n	80038d6 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 80038c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038c4:	f383 8811 	msr	BASEPRI, r3
 80038c8:	f3bf 8f6f 	isb	sy
 80038cc:	f3bf 8f4f 	dsb	sy
 80038d0:	613b      	str	r3, [r7, #16]
    }
 80038d2:	bf00      	nop
 80038d4:	e7fe      	b.n	80038d4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d10a      	bne.n	80038f2 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80038dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038e0:	f383 8811 	msr	BASEPRI, r3
 80038e4:	f3bf 8f6f 	isb	sy
 80038e8:	f3bf 8f4f 	dsb	sy
 80038ec:	60fb      	str	r3, [r7, #12]
    }
 80038ee:	bf00      	nop
 80038f0:	e7fe      	b.n	80038f0 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80038f2:	f000 fe39 	bl	8004568 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80038f6:	4b1f      	ldr	r3, [pc, #124]	; (8003974 <xTaskCheckForTimeOut+0xc4>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800390e:	d102      	bne.n	8003916 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003910:	2300      	movs	r3, #0
 8003912:	61fb      	str	r3, [r7, #28]
 8003914:	e026      	b.n	8003964 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	4b17      	ldr	r3, [pc, #92]	; (8003978 <xTaskCheckForTimeOut+0xc8>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	429a      	cmp	r2, r3
 8003920:	d00a      	beq.n	8003938 <xTaskCheckForTimeOut+0x88>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	429a      	cmp	r2, r3
 800392a:	d305      	bcc.n	8003938 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800392c:	2301      	movs	r3, #1
 800392e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	2200      	movs	r2, #0
 8003934:	601a      	str	r2, [r3, #0]
 8003936:	e015      	b.n	8003964 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	697a      	ldr	r2, [r7, #20]
 800393e:	429a      	cmp	r2, r3
 8003940:	d20b      	bcs.n	800395a <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	1ad2      	subs	r2, r2, r3
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f7ff ff98 	bl	8003884 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003954:	2300      	movs	r3, #0
 8003956:	61fb      	str	r3, [r7, #28]
 8003958:	e004      	b.n	8003964 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	2200      	movs	r2, #0
 800395e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003960:	2301      	movs	r3, #1
 8003962:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003964:	f000 fe30 	bl	80045c8 <vPortExitCritical>

    return xReturn;
 8003968:	69fb      	ldr	r3, [r7, #28]
}
 800396a:	4618      	mov	r0, r3
 800396c:	3720      	adds	r7, #32
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	20000170 	.word	0x20000170
 8003978:	20000184 	.word	0x20000184

0800397c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003980:	4b03      	ldr	r3, [pc, #12]	; (8003990 <vTaskMissedYield+0x14>)
 8003982:	2201      	movs	r2, #1
 8003984:	601a      	str	r2, [r3, #0]
}
 8003986:	bf00      	nop
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr
 8003990:	20000180 	.word	0x20000180

08003994 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800399c:	f000 f84c 	bl	8003a38 <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 80039a0:	4b04      	ldr	r3, [pc, #16]	; (80039b4 <prvIdleTask+0x20>)
 80039a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039a6:	601a      	str	r2, [r3, #0]
 80039a8:	f3bf 8f4f 	dsb	sy
 80039ac:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80039b0:	e7f4      	b.n	800399c <prvIdleTask+0x8>
 80039b2:	bf00      	nop
 80039b4:	e000ed04 	.word	0xe000ed04

080039b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80039be:	2300      	movs	r3, #0
 80039c0:	607b      	str	r3, [r7, #4]
 80039c2:	e00c      	b.n	80039de <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	4613      	mov	r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	4413      	add	r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	4a12      	ldr	r2, [pc, #72]	; (8003a18 <prvInitialiseTaskLists+0x60>)
 80039d0:	4413      	add	r3, r2
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7fe fe18 	bl	8002608 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	3301      	adds	r3, #1
 80039dc:	607b      	str	r3, [r7, #4]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2b04      	cmp	r3, #4
 80039e2:	d9ef      	bls.n	80039c4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80039e4:	480d      	ldr	r0, [pc, #52]	; (8003a1c <prvInitialiseTaskLists+0x64>)
 80039e6:	f7fe fe0f 	bl	8002608 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80039ea:	480d      	ldr	r0, [pc, #52]	; (8003a20 <prvInitialiseTaskLists+0x68>)
 80039ec:	f7fe fe0c 	bl	8002608 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80039f0:	480c      	ldr	r0, [pc, #48]	; (8003a24 <prvInitialiseTaskLists+0x6c>)
 80039f2:	f7fe fe09 	bl	8002608 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80039f6:	480c      	ldr	r0, [pc, #48]	; (8003a28 <prvInitialiseTaskLists+0x70>)
 80039f8:	f7fe fe06 	bl	8002608 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80039fc:	480b      	ldr	r0, [pc, #44]	; (8003a2c <prvInitialiseTaskLists+0x74>)
 80039fe:	f7fe fe03 	bl	8002608 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003a02:	4b0b      	ldr	r3, [pc, #44]	; (8003a30 <prvInitialiseTaskLists+0x78>)
 8003a04:	4a05      	ldr	r2, [pc, #20]	; (8003a1c <prvInitialiseTaskLists+0x64>)
 8003a06:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003a08:	4b0a      	ldr	r3, [pc, #40]	; (8003a34 <prvInitialiseTaskLists+0x7c>)
 8003a0a:	4a05      	ldr	r2, [pc, #20]	; (8003a20 <prvInitialiseTaskLists+0x68>)
 8003a0c:	601a      	str	r2, [r3, #0]
}
 8003a0e:	bf00      	nop
 8003a10:	3708      	adds	r7, #8
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	20000098 	.word	0x20000098
 8003a1c:	200000fc 	.word	0x200000fc
 8003a20:	20000110 	.word	0x20000110
 8003a24:	2000012c 	.word	0x2000012c
 8003a28:	20000140 	.word	0x20000140
 8003a2c:	20000158 	.word	0x20000158
 8003a30:	20000124 	.word	0x20000124
 8003a34:	20000128 	.word	0x20000128

08003a38 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a3e:	e019      	b.n	8003a74 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003a40:	f000 fd92 	bl	8004568 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a44:	4b10      	ldr	r3, [pc, #64]	; (8003a88 <prvCheckTasksWaitingTermination+0x50>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3304      	adds	r3, #4
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7fe fe63 	bl	800271c <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003a56:	4b0d      	ldr	r3, [pc, #52]	; (8003a8c <prvCheckTasksWaitingTermination+0x54>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	4a0b      	ldr	r2, [pc, #44]	; (8003a8c <prvCheckTasksWaitingTermination+0x54>)
 8003a5e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003a60:	4b0b      	ldr	r3, [pc, #44]	; (8003a90 <prvCheckTasksWaitingTermination+0x58>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	3b01      	subs	r3, #1
 8003a66:	4a0a      	ldr	r2, [pc, #40]	; (8003a90 <prvCheckTasksWaitingTermination+0x58>)
 8003a68:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003a6a:	f000 fdad 	bl	80045c8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f000 f810 	bl	8003a94 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a74:	4b06      	ldr	r3, [pc, #24]	; (8003a90 <prvCheckTasksWaitingTermination+0x58>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1e1      	bne.n	8003a40 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003a7c:	bf00      	nop
 8003a7e:	bf00      	nop
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	20000140 	.word	0x20000140
 8003a8c:	2000016c 	.word	0x2000016c
 8003a90:	20000154 	.word	0x20000154

08003a94 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f000 ff63 	bl	800496c <vPortFree>
                vPortFree( pxTCB );
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 ff60 	bl	800496c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003aac:	bf00      	nop
 8003aae:	3708      	adds	r7, #8
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ab8:	4b0a      	ldr	r3, [pc, #40]	; (8003ae4 <prvResetNextTaskUnblockTime+0x30>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d104      	bne.n	8003acc <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003ac2:	4b09      	ldr	r3, [pc, #36]	; (8003ae8 <prvResetNextTaskUnblockTime+0x34>)
 8003ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ac8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003aca:	e005      	b.n	8003ad8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003acc:	4b05      	ldr	r3, [pc, #20]	; (8003ae4 <prvResetNextTaskUnblockTime+0x30>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a04      	ldr	r2, [pc, #16]	; (8003ae8 <prvResetNextTaskUnblockTime+0x34>)
 8003ad6:	6013      	str	r3, [r2, #0]
}
 8003ad8:	bf00      	nop
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	20000124 	.word	0x20000124
 8003ae8:	2000018c 	.word	0x2000018c

08003aec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003af2:	4b0b      	ldr	r3, [pc, #44]	; (8003b20 <xTaskGetSchedulerState+0x34>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d102      	bne.n	8003b00 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003afa:	2301      	movs	r3, #1
 8003afc:	607b      	str	r3, [r7, #4]
 8003afe:	e008      	b.n	8003b12 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b00:	4b08      	ldr	r3, [pc, #32]	; (8003b24 <xTaskGetSchedulerState+0x38>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d102      	bne.n	8003b0e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003b08:	2302      	movs	r3, #2
 8003b0a:	607b      	str	r3, [r7, #4]
 8003b0c:	e001      	b.n	8003b12 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003b12:	687b      	ldr	r3, [r7, #4]
    }
 8003b14:	4618      	mov	r0, r3
 8003b16:	370c      	adds	r7, #12
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr
 8003b20:	20000178 	.word	0x20000178
 8003b24:	20000194 	.word	0x20000194

08003b28 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003b34:	2300      	movs	r3, #0
 8003b36:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d063      	beq.n	8003c06 <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003b3e:	4b34      	ldr	r3, [pc, #208]	; (8003c10 <xTaskPriorityDisinherit+0xe8>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	693a      	ldr	r2, [r7, #16]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d00a      	beq.n	8003b5e <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8003b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b4c:	f383 8811 	msr	BASEPRI, r3
 8003b50:	f3bf 8f6f 	isb	sy
 8003b54:	f3bf 8f4f 	dsb	sy
 8003b58:	60fb      	str	r3, [r7, #12]
    }
 8003b5a:	bf00      	nop
 8003b5c:	e7fe      	b.n	8003b5c <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d10a      	bne.n	8003b7c <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8003b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b6a:	f383 8811 	msr	BASEPRI, r3
 8003b6e:	f3bf 8f6f 	isb	sy
 8003b72:	f3bf 8f4f 	dsb	sy
 8003b76:	60bb      	str	r3, [r7, #8]
    }
 8003b78:	bf00      	nop
 8003b7a:	e7fe      	b.n	8003b7a <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b80:	1e5a      	subs	r2, r3, #1
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d039      	beq.n	8003c06 <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d135      	bne.n	8003c06 <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	3304      	adds	r3, #4
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fe fdbc 	bl	800271c <uxListRemove>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d10a      	bne.n	8003bc0 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bae:	2201      	movs	r2, #1
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	43da      	mvns	r2, r3
 8003bb6:	4b17      	ldr	r3, [pc, #92]	; (8003c14 <xTaskPriorityDisinherit+0xec>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	4a15      	ldr	r2, [pc, #84]	; (8003c14 <xTaskPriorityDisinherit+0xec>)
 8003bbe:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bcc:	f1c3 0205 	rsb	r2, r3, #5
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd8:	2201      	movs	r2, #1
 8003bda:	409a      	lsls	r2, r3
 8003bdc:	4b0d      	ldr	r3, [pc, #52]	; (8003c14 <xTaskPriorityDisinherit+0xec>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	4a0c      	ldr	r2, [pc, #48]	; (8003c14 <xTaskPriorityDisinherit+0xec>)
 8003be4:	6013      	str	r3, [r2, #0]
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bea:	4613      	mov	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	4413      	add	r3, r2
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	4a09      	ldr	r2, [pc, #36]	; (8003c18 <xTaskPriorityDisinherit+0xf0>)
 8003bf4:	441a      	add	r2, r3
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	3304      	adds	r3, #4
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	4610      	mov	r0, r2
 8003bfe:	f7fe fd30 	bl	8002662 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003c02:	2301      	movs	r3, #1
 8003c04:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003c06:	697b      	ldr	r3, [r7, #20]
    }
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3718      	adds	r7, #24
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	20000094 	.word	0x20000094
 8003c14:	20000174 	.word	0x20000174
 8003c18:	20000098 	.word	0x20000098

08003c1c <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003c26:	4b29      	ldr	r3, [pc, #164]	; (8003ccc <prvAddCurrentTaskToDelayedList+0xb0>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003c2c:	4b28      	ldr	r3, [pc, #160]	; (8003cd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	3304      	adds	r3, #4
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7fe fd72 	bl	800271c <uxListRemove>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d10b      	bne.n	8003c56 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003c3e:	4b24      	ldr	r3, [pc, #144]	; (8003cd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c44:	2201      	movs	r2, #1
 8003c46:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4a:	43da      	mvns	r2, r3
 8003c4c:	4b21      	ldr	r3, [pc, #132]	; (8003cd4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4013      	ands	r3, r2
 8003c52:	4a20      	ldr	r2, [pc, #128]	; (8003cd4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003c54:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c5c:	d10a      	bne.n	8003c74 <prvAddCurrentTaskToDelayedList+0x58>
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d007      	beq.n	8003c74 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c64:	4b1a      	ldr	r3, [pc, #104]	; (8003cd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	3304      	adds	r3, #4
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	481a      	ldr	r0, [pc, #104]	; (8003cd8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003c6e:	f7fe fcf8 	bl	8002662 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003c72:	e026      	b.n	8003cc2 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003c74:	68fa      	ldr	r2, [r7, #12]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4413      	add	r3, r2
 8003c7a:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003c7c:	4b14      	ldr	r3, [pc, #80]	; (8003cd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	68ba      	ldr	r2, [r7, #8]
 8003c82:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003c84:	68ba      	ldr	r2, [r7, #8]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d209      	bcs.n	8003ca0 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c8c:	4b13      	ldr	r3, [pc, #76]	; (8003cdc <prvAddCurrentTaskToDelayedList+0xc0>)
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	4b0f      	ldr	r3, [pc, #60]	; (8003cd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	3304      	adds	r3, #4
 8003c96:	4619      	mov	r1, r3
 8003c98:	4610      	mov	r0, r2
 8003c9a:	f7fe fd06 	bl	80026aa <vListInsert>
}
 8003c9e:	e010      	b.n	8003cc2 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003ca0:	4b0f      	ldr	r3, [pc, #60]	; (8003ce0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	4b0a      	ldr	r3, [pc, #40]	; (8003cd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	3304      	adds	r3, #4
 8003caa:	4619      	mov	r1, r3
 8003cac:	4610      	mov	r0, r2
 8003cae:	f7fe fcfc 	bl	80026aa <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003cb2:	4b0c      	ldr	r3, [pc, #48]	; (8003ce4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68ba      	ldr	r2, [r7, #8]
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d202      	bcs.n	8003cc2 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8003cbc:	4a09      	ldr	r2, [pc, #36]	; (8003ce4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	6013      	str	r3, [r2, #0]
}
 8003cc2:	bf00      	nop
 8003cc4:	3710      	adds	r7, #16
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	20000170 	.word	0x20000170
 8003cd0:	20000094 	.word	0x20000094
 8003cd4:	20000174 	.word	0x20000174
 8003cd8:	20000158 	.word	0x20000158
 8003cdc:	20000128 	.word	0x20000128
 8003ce0:	20000124 	.word	0x20000124
 8003ce4:	2000018c 	.word	0x2000018c

08003ce8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003cf2:	f000 fad5 	bl	80042a0 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003cf6:	4b11      	ldr	r3, [pc, #68]	; (8003d3c <xTimerCreateTimerTask+0x54>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00b      	beq.n	8003d16 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8003cfe:	4b10      	ldr	r3, [pc, #64]	; (8003d40 <xTimerCreateTimerTask+0x58>)
 8003d00:	9301      	str	r3, [sp, #4]
 8003d02:	2302      	movs	r3, #2
 8003d04:	9300      	str	r3, [sp, #0]
 8003d06:	2300      	movs	r3, #0
 8003d08:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003d0c:	490d      	ldr	r1, [pc, #52]	; (8003d44 <xTimerCreateTimerTask+0x5c>)
 8003d0e:	480e      	ldr	r0, [pc, #56]	; (8003d48 <xTimerCreateTimerTask+0x60>)
 8003d10:	f7ff f9de 	bl	80030d0 <xTaskCreate>
 8003d14:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d10a      	bne.n	8003d32 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d20:	f383 8811 	msr	BASEPRI, r3
 8003d24:	f3bf 8f6f 	isb	sy
 8003d28:	f3bf 8f4f 	dsb	sy
 8003d2c:	603b      	str	r3, [r7, #0]
    }
 8003d2e:	bf00      	nop
 8003d30:	e7fe      	b.n	8003d30 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003d32:	687b      	ldr	r3, [r7, #4]
    }
 8003d34:	4618      	mov	r0, r3
 8003d36:	3708      	adds	r7, #8
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	200001c8 	.word	0x200001c8
 8003d40:	200001cc 	.word	0x200001cc
 8003d44:	08005624 	.word	0x08005624
 8003d48:	08003e81 	.word	0x08003e81

08003d4c <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b08a      	sub	sp, #40	; 0x28
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
 8003d58:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d10a      	bne.n	8003d7a <xTimerGenericCommand+0x2e>
        __asm volatile
 8003d64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d68:	f383 8811 	msr	BASEPRI, r3
 8003d6c:	f3bf 8f6f 	isb	sy
 8003d70:	f3bf 8f4f 	dsb	sy
 8003d74:	623b      	str	r3, [r7, #32]
    }
 8003d76:	bf00      	nop
 8003d78:	e7fe      	b.n	8003d78 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003d7a:	4b1a      	ldr	r3, [pc, #104]	; (8003de4 <xTimerGenericCommand+0x98>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d02a      	beq.n	8003dd8 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2b05      	cmp	r3, #5
 8003d92:	dc18      	bgt.n	8003dc6 <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003d94:	f7ff feaa 	bl	8003aec <xTaskGetSchedulerState>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d109      	bne.n	8003db2 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003d9e:	4b11      	ldr	r3, [pc, #68]	; (8003de4 <xTimerGenericCommand+0x98>)
 8003da0:	6818      	ldr	r0, [r3, #0]
 8003da2:	f107 0114 	add.w	r1, r7, #20
 8003da6:	2300      	movs	r3, #0
 8003da8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003daa:	f7fe fdbf 	bl	800292c <xQueueGenericSend>
 8003dae:	6278      	str	r0, [r7, #36]	; 0x24
 8003db0:	e012      	b.n	8003dd8 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003db2:	4b0c      	ldr	r3, [pc, #48]	; (8003de4 <xTimerGenericCommand+0x98>)
 8003db4:	6818      	ldr	r0, [r3, #0]
 8003db6:	f107 0114 	add.w	r1, r7, #20
 8003dba:	2300      	movs	r3, #0
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f7fe fdb5 	bl	800292c <xQueueGenericSend>
 8003dc2:	6278      	str	r0, [r7, #36]	; 0x24
 8003dc4:	e008      	b.n	8003dd8 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003dc6:	4b07      	ldr	r3, [pc, #28]	; (8003de4 <xTimerGenericCommand+0x98>)
 8003dc8:	6818      	ldr	r0, [r3, #0]
 8003dca:	f107 0114 	add.w	r1, r7, #20
 8003dce:	2300      	movs	r3, #0
 8003dd0:	683a      	ldr	r2, [r7, #0]
 8003dd2:	f7fe fe91 	bl	8002af8 <xQueueGenericSendFromISR>
 8003dd6:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3728      	adds	r7, #40	; 0x28
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	200001c8 	.word	0x200001c8

08003de8 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b088      	sub	sp, #32
 8003dec:	af02      	add	r7, sp, #8
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003df2:	4b22      	ldr	r3, [pc, #136]	; (8003e7c <prvProcessExpiredTimer+0x94>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	3304      	adds	r3, #4
 8003e00:	4618      	mov	r0, r3
 8003e02:	f7fe fc8b 	bl	800271c <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e0c:	f003 0304 	and.w	r3, r3, #4
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d022      	beq.n	8003e5a <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	699a      	ldr	r2, [r3, #24]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	18d1      	adds	r1, r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	683a      	ldr	r2, [r7, #0]
 8003e20:	6978      	ldr	r0, [r7, #20]
 8003e22:	f000 f8d1 	bl	8003fc8 <prvInsertTimerInActiveList>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d01f      	beq.n	8003e6c <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	9300      	str	r3, [sp, #0]
 8003e30:	2300      	movs	r3, #0
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	2100      	movs	r1, #0
 8003e36:	6978      	ldr	r0, [r7, #20]
 8003e38:	f7ff ff88 	bl	8003d4c <xTimerGenericCommand>
 8003e3c:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d113      	bne.n	8003e6c <prvProcessExpiredTimer+0x84>
        __asm volatile
 8003e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e48:	f383 8811 	msr	BASEPRI, r3
 8003e4c:	f3bf 8f6f 	isb	sy
 8003e50:	f3bf 8f4f 	dsb	sy
 8003e54:	60fb      	str	r3, [r7, #12]
    }
 8003e56:	bf00      	nop
 8003e58:	e7fe      	b.n	8003e58 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e60:	f023 0301 	bic.w	r3, r3, #1
 8003e64:	b2da      	uxtb	r2, r3
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	6a1b      	ldr	r3, [r3, #32]
 8003e70:	6978      	ldr	r0, [r7, #20]
 8003e72:	4798      	blx	r3
    }
 8003e74:	bf00      	nop
 8003e76:	3718      	adds	r7, #24
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	200001c0 	.word	0x200001c0

08003e80 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003e88:	f107 0308 	add.w	r3, r7, #8
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f000 f857 	bl	8003f40 <prvGetNextExpireTime>
 8003e92:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	4619      	mov	r1, r3
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f000 f803 	bl	8003ea4 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003e9e:	f000 f8d5 	bl	800404c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003ea2:	e7f1      	b.n	8003e88 <prvTimerTask+0x8>

08003ea4 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003eae:	f7ff fa99 	bl	80033e4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003eb2:	f107 0308 	add.w	r3, r7, #8
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f000 f866 	bl	8003f88 <prvSampleTimeNow>
 8003ebc:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d130      	bne.n	8003f26 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d10a      	bne.n	8003ee0 <prvProcessTimerOrBlockTask+0x3c>
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d806      	bhi.n	8003ee0 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003ed2:	f7ff fa95 	bl	8003400 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003ed6:	68f9      	ldr	r1, [r7, #12]
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f7ff ff85 	bl	8003de8 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003ede:	e024      	b.n	8003f2a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d008      	beq.n	8003ef8 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003ee6:	4b13      	ldr	r3, [pc, #76]	; (8003f34 <prvProcessTimerOrBlockTask+0x90>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d101      	bne.n	8003ef4 <prvProcessTimerOrBlockTask+0x50>
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e000      	b.n	8003ef6 <prvProcessTimerOrBlockTask+0x52>
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003ef8:	4b0f      	ldr	r3, [pc, #60]	; (8003f38 <prvProcessTimerOrBlockTask+0x94>)
 8003efa:	6818      	ldr	r0, [r3, #0]
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	683a      	ldr	r2, [r7, #0]
 8003f04:	4619      	mov	r1, r3
 8003f06:	f7ff f8af 	bl	8003068 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003f0a:	f7ff fa79 	bl	8003400 <xTaskResumeAll>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d10a      	bne.n	8003f2a <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003f14:	4b09      	ldr	r3, [pc, #36]	; (8003f3c <prvProcessTimerOrBlockTask+0x98>)
 8003f16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f1a:	601a      	str	r2, [r3, #0]
 8003f1c:	f3bf 8f4f 	dsb	sy
 8003f20:	f3bf 8f6f 	isb	sy
    }
 8003f24:	e001      	b.n	8003f2a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003f26:	f7ff fa6b 	bl	8003400 <xTaskResumeAll>
    }
 8003f2a:	bf00      	nop
 8003f2c:	3710      	adds	r7, #16
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	200001c4 	.word	0x200001c4
 8003f38:	200001c8 	.word	0x200001c8
 8003f3c:	e000ed04 	.word	0xe000ed04

08003f40 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003f48:	4b0e      	ldr	r3, [pc, #56]	; (8003f84 <prvGetNextExpireTime+0x44>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d101      	bne.n	8003f56 <prvGetNextExpireTime+0x16>
 8003f52:	2201      	movs	r2, #1
 8003f54:	e000      	b.n	8003f58 <prvGetNextExpireTime+0x18>
 8003f56:	2200      	movs	r2, #0
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d105      	bne.n	8003f70 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003f64:	4b07      	ldr	r3, [pc, #28]	; (8003f84 <prvGetNextExpireTime+0x44>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	60fb      	str	r3, [r7, #12]
 8003f6e:	e001      	b.n	8003f74 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003f70:	2300      	movs	r3, #0
 8003f72:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003f74:	68fb      	ldr	r3, [r7, #12]
    }
 8003f76:	4618      	mov	r0, r3
 8003f78:	3714      	adds	r7, #20
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	200001c0 	.word	0x200001c0

08003f88 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b084      	sub	sp, #16
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003f90:	f7ff fac4 	bl	800351c <xTaskGetTickCount>
 8003f94:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003f96:	4b0b      	ldr	r3, [pc, #44]	; (8003fc4 <prvSampleTimeNow+0x3c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	68fa      	ldr	r2, [r7, #12]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d205      	bcs.n	8003fac <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003fa0:	f000 f91a 	bl	80041d8 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	601a      	str	r2, [r3, #0]
 8003faa:	e002      	b.n	8003fb2 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003fb2:	4a04      	ldr	r2, [pc, #16]	; (8003fc4 <prvSampleTimeNow+0x3c>)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
    }
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	200001d0 	.word	0x200001d0

08003fc8 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b086      	sub	sp, #24
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	607a      	str	r2, [r7, #4]
 8003fd4:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	68ba      	ldr	r2, [r7, #8]
 8003fde:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	68fa      	ldr	r2, [r7, #12]
 8003fe4:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003fe6:	68ba      	ldr	r2, [r7, #8]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d812      	bhi.n	8004014 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	1ad2      	subs	r2, r2, r3
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d302      	bcc.n	8004002 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	617b      	str	r3, [r7, #20]
 8004000:	e01b      	b.n	800403a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004002:	4b10      	ldr	r3, [pc, #64]	; (8004044 <prvInsertTimerInActiveList+0x7c>)
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	3304      	adds	r3, #4
 800400a:	4619      	mov	r1, r3
 800400c:	4610      	mov	r0, r2
 800400e:	f7fe fb4c 	bl	80026aa <vListInsert>
 8004012:	e012      	b.n	800403a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	429a      	cmp	r2, r3
 800401a:	d206      	bcs.n	800402a <prvInsertTimerInActiveList+0x62>
 800401c:	68ba      	ldr	r2, [r7, #8]
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	429a      	cmp	r2, r3
 8004022:	d302      	bcc.n	800402a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8004024:	2301      	movs	r3, #1
 8004026:	617b      	str	r3, [r7, #20]
 8004028:	e007      	b.n	800403a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800402a:	4b07      	ldr	r3, [pc, #28]	; (8004048 <prvInsertTimerInActiveList+0x80>)
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	3304      	adds	r3, #4
 8004032:	4619      	mov	r1, r3
 8004034:	4610      	mov	r0, r2
 8004036:	f7fe fb38 	bl	80026aa <vListInsert>
            }
        }

        return xProcessTimerNow;
 800403a:	697b      	ldr	r3, [r7, #20]
    }
 800403c:	4618      	mov	r0, r3
 800403e:	3718      	adds	r7, #24
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	200001c4 	.word	0x200001c4
 8004048:	200001c0 	.word	0x200001c0

0800404c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800404c:	b580      	push	{r7, lr}
 800404e:	b08c      	sub	sp, #48	; 0x30
 8004050:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004052:	e0ae      	b.n	80041b2 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	2b00      	cmp	r3, #0
 8004058:	f2c0 80aa 	blt.w	80041b0 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d004      	beq.n	8004072 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800406a:	3304      	adds	r3, #4
 800406c:	4618      	mov	r0, r3
 800406e:	f7fe fb55 	bl	800271c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004072:	1d3b      	adds	r3, r7, #4
 8004074:	4618      	mov	r0, r3
 8004076:	f7ff ff87 	bl	8003f88 <prvSampleTimeNow>
 800407a:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	2b09      	cmp	r3, #9
 8004080:	f200 8097 	bhi.w	80041b2 <prvProcessReceivedCommands+0x166>
 8004084:	a201      	add	r2, pc, #4	; (adr r2, 800408c <prvProcessReceivedCommands+0x40>)
 8004086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800408a:	bf00      	nop
 800408c:	080040b5 	.word	0x080040b5
 8004090:	080040b5 	.word	0x080040b5
 8004094:	080040b5 	.word	0x080040b5
 8004098:	08004129 	.word	0x08004129
 800409c:	0800413d 	.word	0x0800413d
 80040a0:	08004187 	.word	0x08004187
 80040a4:	080040b5 	.word	0x080040b5
 80040a8:	080040b5 	.word	0x080040b5
 80040ac:	08004129 	.word	0x08004129
 80040b0:	0800413d 	.word	0x0800413d
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80040b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040ba:	f043 0301 	orr.w	r3, r3, #1
 80040be:	b2da      	uxtb	r2, r3
 80040c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ca:	699b      	ldr	r3, [r3, #24]
 80040cc:	18d1      	adds	r1, r2, r3
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6a3a      	ldr	r2, [r7, #32]
 80040d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80040d4:	f7ff ff78 	bl	8003fc8 <prvInsertTimerInActiveList>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d069      	beq.n	80041b2 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80040de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80040e4:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80040e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040ec:	f003 0304 	and.w	r3, r3, #4
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d05e      	beq.n	80041b2 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80040f4:	68fa      	ldr	r2, [r7, #12]
 80040f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	441a      	add	r2, r3
 80040fc:	2300      	movs	r3, #0
 80040fe:	9300      	str	r3, [sp, #0]
 8004100:	2300      	movs	r3, #0
 8004102:	2100      	movs	r1, #0
 8004104:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004106:	f7ff fe21 	bl	8003d4c <xTimerGenericCommand>
 800410a:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d14f      	bne.n	80041b2 <prvProcessReceivedCommands+0x166>
        __asm volatile
 8004112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004116:	f383 8811 	msr	BASEPRI, r3
 800411a:	f3bf 8f6f 	isb	sy
 800411e:	f3bf 8f4f 	dsb	sy
 8004122:	61bb      	str	r3, [r7, #24]
    }
 8004124:	bf00      	nop
 8004126:	e7fe      	b.n	8004126 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800412e:	f023 0301 	bic.w	r3, r3, #1
 8004132:	b2da      	uxtb	r2, r3
 8004134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004136:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 800413a:	e03a      	b.n	80041b2 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800413c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004142:	f043 0301 	orr.w	r3, r3, #1
 8004146:	b2da      	uxtb	r2, r3
 8004148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004152:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d10a      	bne.n	8004172 <prvProcessReceivedCommands+0x126>
        __asm volatile
 800415c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004160:	f383 8811 	msr	BASEPRI, r3
 8004164:	f3bf 8f6f 	isb	sy
 8004168:	f3bf 8f4f 	dsb	sy
 800416c:	617b      	str	r3, [r7, #20]
    }
 800416e:	bf00      	nop
 8004170:	e7fe      	b.n	8004170 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004174:	699a      	ldr	r2, [r3, #24]
 8004176:	6a3b      	ldr	r3, [r7, #32]
 8004178:	18d1      	adds	r1, r2, r3
 800417a:	6a3b      	ldr	r3, [r7, #32]
 800417c:	6a3a      	ldr	r2, [r7, #32]
 800417e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004180:	f7ff ff22 	bl	8003fc8 <prvInsertTimerInActiveList>
                        break;
 8004184:	e015      	b.n	80041b2 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004188:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d103      	bne.n	800419c <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8004194:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004196:	f000 fbe9 	bl	800496c <vPortFree>
 800419a:	e00a      	b.n	80041b2 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800419c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800419e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80041a2:	f023 0301 	bic.w	r3, r3, #1
 80041a6:	b2da      	uxtb	r2, r3
 80041a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80041ae:	e000      	b.n	80041b2 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 80041b0:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80041b2:	4b08      	ldr	r3, [pc, #32]	; (80041d4 <prvProcessReceivedCommands+0x188>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f107 0108 	add.w	r1, r7, #8
 80041ba:	2200      	movs	r2, #0
 80041bc:	4618      	mov	r0, r3
 80041be:	f7fe fd45 	bl	8002c4c <xQueueReceive>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	f47f af45 	bne.w	8004054 <prvProcessReceivedCommands+0x8>
        }
    }
 80041ca:	bf00      	nop
 80041cc:	bf00      	nop
 80041ce:	3728      	adds	r7, #40	; 0x28
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	200001c8 	.word	0x200001c8

080041d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80041d8:	b580      	push	{r7, lr}
 80041da:	b088      	sub	sp, #32
 80041dc:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80041de:	e048      	b.n	8004272 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80041e0:	4b2d      	ldr	r3, [pc, #180]	; (8004298 <prvSwitchTimerLists+0xc0>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041ea:	4b2b      	ldr	r3, [pc, #172]	; (8004298 <prvSwitchTimerLists+0xc0>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	3304      	adds	r3, #4
 80041f8:	4618      	mov	r0, r3
 80041fa:	f7fe fa8f 	bl	800271c <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6a1b      	ldr	r3, [r3, #32]
 8004202:	68f8      	ldr	r0, [r7, #12]
 8004204:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800420c:	f003 0304 	and.w	r3, r3, #4
 8004210:	2b00      	cmp	r3, #0
 8004212:	d02e      	beq.n	8004272 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	699b      	ldr	r3, [r3, #24]
 8004218:	693a      	ldr	r2, [r7, #16]
 800421a:	4413      	add	r3, r2
 800421c:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 800421e:	68ba      	ldr	r2, [r7, #8]
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	429a      	cmp	r2, r3
 8004224:	d90e      	bls.n	8004244 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004232:	4b19      	ldr	r3, [pc, #100]	; (8004298 <prvSwitchTimerLists+0xc0>)
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	3304      	adds	r3, #4
 800423a:	4619      	mov	r1, r3
 800423c:	4610      	mov	r0, r2
 800423e:	f7fe fa34 	bl	80026aa <vListInsert>
 8004242:	e016      	b.n	8004272 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004244:	2300      	movs	r3, #0
 8004246:	9300      	str	r3, [sp, #0]
 8004248:	2300      	movs	r3, #0
 800424a:	693a      	ldr	r2, [r7, #16]
 800424c:	2100      	movs	r1, #0
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f7ff fd7c 	bl	8003d4c <xTimerGenericCommand>
 8004254:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10a      	bne.n	8004272 <prvSwitchTimerLists+0x9a>
        __asm volatile
 800425c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004260:	f383 8811 	msr	BASEPRI, r3
 8004264:	f3bf 8f6f 	isb	sy
 8004268:	f3bf 8f4f 	dsb	sy
 800426c:	603b      	str	r3, [r7, #0]
    }
 800426e:	bf00      	nop
 8004270:	e7fe      	b.n	8004270 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004272:	4b09      	ldr	r3, [pc, #36]	; (8004298 <prvSwitchTimerLists+0xc0>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1b1      	bne.n	80041e0 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 800427c:	4b06      	ldr	r3, [pc, #24]	; (8004298 <prvSwitchTimerLists+0xc0>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8004282:	4b06      	ldr	r3, [pc, #24]	; (800429c <prvSwitchTimerLists+0xc4>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a04      	ldr	r2, [pc, #16]	; (8004298 <prvSwitchTimerLists+0xc0>)
 8004288:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800428a:	4a04      	ldr	r2, [pc, #16]	; (800429c <prvSwitchTimerLists+0xc4>)
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	6013      	str	r3, [r2, #0]
    }
 8004290:	bf00      	nop
 8004292:	3718      	adds	r7, #24
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	200001c0 	.word	0x200001c0
 800429c:	200001c4 	.word	0x200001c4

080042a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80042a0:	b580      	push	{r7, lr}
 80042a2:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80042a4:	f000 f960 	bl	8004568 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80042a8:	4b12      	ldr	r3, [pc, #72]	; (80042f4 <prvCheckForValidListAndQueue+0x54>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d11d      	bne.n	80042ec <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80042b0:	4811      	ldr	r0, [pc, #68]	; (80042f8 <prvCheckForValidListAndQueue+0x58>)
 80042b2:	f7fe f9a9 	bl	8002608 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80042b6:	4811      	ldr	r0, [pc, #68]	; (80042fc <prvCheckForValidListAndQueue+0x5c>)
 80042b8:	f7fe f9a6 	bl	8002608 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80042bc:	4b10      	ldr	r3, [pc, #64]	; (8004300 <prvCheckForValidListAndQueue+0x60>)
 80042be:	4a0e      	ldr	r2, [pc, #56]	; (80042f8 <prvCheckForValidListAndQueue+0x58>)
 80042c0:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80042c2:	4b10      	ldr	r3, [pc, #64]	; (8004304 <prvCheckForValidListAndQueue+0x64>)
 80042c4:	4a0d      	ldr	r2, [pc, #52]	; (80042fc <prvCheckForValidListAndQueue+0x5c>)
 80042c6:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80042c8:	2200      	movs	r2, #0
 80042ca:	210c      	movs	r1, #12
 80042cc:	200a      	movs	r0, #10
 80042ce:	f7fe faaa 	bl	8002826 <xQueueGenericCreate>
 80042d2:	4603      	mov	r3, r0
 80042d4:	4a07      	ldr	r2, [pc, #28]	; (80042f4 <prvCheckForValidListAndQueue+0x54>)
 80042d6:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 80042d8:	4b06      	ldr	r3, [pc, #24]	; (80042f4 <prvCheckForValidListAndQueue+0x54>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d005      	beq.n	80042ec <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80042e0:	4b04      	ldr	r3, [pc, #16]	; (80042f4 <prvCheckForValidListAndQueue+0x54>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4908      	ldr	r1, [pc, #32]	; (8004308 <prvCheckForValidListAndQueue+0x68>)
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7fe fe94 	bl	8003014 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80042ec:	f000 f96c 	bl	80045c8 <vPortExitCritical>
    }
 80042f0:	bf00      	nop
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	200001c8 	.word	0x200001c8
 80042f8:	20000198 	.word	0x20000198
 80042fc:	200001ac 	.word	0x200001ac
 8004300:	200001c0 	.word	0x200001c0
 8004304:	200001c4 	.word	0x200001c4
 8004308:	0800562c 	.word	0x0800562c

0800430c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800430c:	b480      	push	{r7}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	3b04      	subs	r3, #4
 800431c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004324:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	3b04      	subs	r3, #4
 800432a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	f023 0201 	bic.w	r2, r3, #1
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	3b04      	subs	r3, #4
 800433a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800433c:	4a0c      	ldr	r2, [pc, #48]	; (8004370 <pxPortInitialiseStack+0x64>)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	3b14      	subs	r3, #20
 8004346:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	3b04      	subs	r3, #4
 8004352:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f06f 0202 	mvn.w	r2, #2
 800435a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	3b20      	subs	r3, #32
 8004360:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004362:	68fb      	ldr	r3, [r7, #12]
}
 8004364:	4618      	mov	r0, r3
 8004366:	3714      	adds	r7, #20
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr
 8004370:	08004375 	.word	0x08004375

08004374 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800437a:	2300      	movs	r3, #0
 800437c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800437e:	4b12      	ldr	r3, [pc, #72]	; (80043c8 <prvTaskExitError+0x54>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004386:	d00a      	beq.n	800439e <prvTaskExitError+0x2a>
        __asm volatile
 8004388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800438c:	f383 8811 	msr	BASEPRI, r3
 8004390:	f3bf 8f6f 	isb	sy
 8004394:	f3bf 8f4f 	dsb	sy
 8004398:	60fb      	str	r3, [r7, #12]
    }
 800439a:	bf00      	nop
 800439c:	e7fe      	b.n	800439c <prvTaskExitError+0x28>
        __asm volatile
 800439e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043a2:	f383 8811 	msr	BASEPRI, r3
 80043a6:	f3bf 8f6f 	isb	sy
 80043aa:	f3bf 8f4f 	dsb	sy
 80043ae:	60bb      	str	r3, [r7, #8]
    }
 80043b0:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80043b2:	bf00      	nop
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d0fc      	beq.n	80043b4 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80043ba:	bf00      	nop
 80043bc:	bf00      	nop
 80043be:	3714      	adds	r7, #20
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr
 80043c8:	20000010 	.word	0x20000010
 80043cc:	00000000 	.word	0x00000000

080043d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80043d0:	4b07      	ldr	r3, [pc, #28]	; (80043f0 <pxCurrentTCBConst2>)
 80043d2:	6819      	ldr	r1, [r3, #0]
 80043d4:	6808      	ldr	r0, [r1, #0]
 80043d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043da:	f380 8809 	msr	PSP, r0
 80043de:	f3bf 8f6f 	isb	sy
 80043e2:	f04f 0000 	mov.w	r0, #0
 80043e6:	f380 8811 	msr	BASEPRI, r0
 80043ea:	4770      	bx	lr
 80043ec:	f3af 8000 	nop.w

080043f0 <pxCurrentTCBConst2>:
 80043f0:	20000094 	.word	0x20000094
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80043f4:	bf00      	nop
 80043f6:	bf00      	nop

080043f8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80043f8:	4808      	ldr	r0, [pc, #32]	; (800441c <prvPortStartFirstTask+0x24>)
 80043fa:	6800      	ldr	r0, [r0, #0]
 80043fc:	6800      	ldr	r0, [r0, #0]
 80043fe:	f380 8808 	msr	MSP, r0
 8004402:	f04f 0000 	mov.w	r0, #0
 8004406:	f380 8814 	msr	CONTROL, r0
 800440a:	b662      	cpsie	i
 800440c:	b661      	cpsie	f
 800440e:	f3bf 8f4f 	dsb	sy
 8004412:	f3bf 8f6f 	isb	sy
 8004416:	df00      	svc	0
 8004418:	bf00      	nop
 800441a:	0000      	.short	0x0000
 800441c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004420:	bf00      	nop
 8004422:	bf00      	nop

08004424 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b086      	sub	sp, #24
 8004428:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800442a:	4b46      	ldr	r3, [pc, #280]	; (8004544 <xPortStartScheduler+0x120>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a46      	ldr	r2, [pc, #280]	; (8004548 <xPortStartScheduler+0x124>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d10a      	bne.n	800444a <xPortStartScheduler+0x26>
        __asm volatile
 8004434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004438:	f383 8811 	msr	BASEPRI, r3
 800443c:	f3bf 8f6f 	isb	sy
 8004440:	f3bf 8f4f 	dsb	sy
 8004444:	613b      	str	r3, [r7, #16]
    }
 8004446:	bf00      	nop
 8004448:	e7fe      	b.n	8004448 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800444a:	4b3e      	ldr	r3, [pc, #248]	; (8004544 <xPortStartScheduler+0x120>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a3f      	ldr	r2, [pc, #252]	; (800454c <xPortStartScheduler+0x128>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d10a      	bne.n	800446a <xPortStartScheduler+0x46>
        __asm volatile
 8004454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004458:	f383 8811 	msr	BASEPRI, r3
 800445c:	f3bf 8f6f 	isb	sy
 8004460:	f3bf 8f4f 	dsb	sy
 8004464:	60fb      	str	r3, [r7, #12]
    }
 8004466:	bf00      	nop
 8004468:	e7fe      	b.n	8004468 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800446a:	4b39      	ldr	r3, [pc, #228]	; (8004550 <xPortStartScheduler+0x12c>)
 800446c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	b2db      	uxtb	r3, r3
 8004474:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	22ff      	movs	r2, #255	; 0xff
 800447a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	b2db      	uxtb	r3, r3
 8004482:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004484:	78fb      	ldrb	r3, [r7, #3]
 8004486:	b2db      	uxtb	r3, r3
 8004488:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800448c:	b2da      	uxtb	r2, r3
 800448e:	4b31      	ldr	r3, [pc, #196]	; (8004554 <xPortStartScheduler+0x130>)
 8004490:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004492:	4b31      	ldr	r3, [pc, #196]	; (8004558 <xPortStartScheduler+0x134>)
 8004494:	2207      	movs	r2, #7
 8004496:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004498:	e009      	b.n	80044ae <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800449a:	4b2f      	ldr	r3, [pc, #188]	; (8004558 <xPortStartScheduler+0x134>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	3b01      	subs	r3, #1
 80044a0:	4a2d      	ldr	r2, [pc, #180]	; (8004558 <xPortStartScheduler+0x134>)
 80044a2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80044a4:	78fb      	ldrb	r3, [r7, #3]
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	005b      	lsls	r3, r3, #1
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044ae:	78fb      	ldrb	r3, [r7, #3]
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044b6:	2b80      	cmp	r3, #128	; 0x80
 80044b8:	d0ef      	beq.n	800449a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80044ba:	4b27      	ldr	r3, [pc, #156]	; (8004558 <xPortStartScheduler+0x134>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f1c3 0307 	rsb	r3, r3, #7
 80044c2:	2b04      	cmp	r3, #4
 80044c4:	d00a      	beq.n	80044dc <xPortStartScheduler+0xb8>
        __asm volatile
 80044c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ca:	f383 8811 	msr	BASEPRI, r3
 80044ce:	f3bf 8f6f 	isb	sy
 80044d2:	f3bf 8f4f 	dsb	sy
 80044d6:	60bb      	str	r3, [r7, #8]
    }
 80044d8:	bf00      	nop
 80044da:	e7fe      	b.n	80044da <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80044dc:	4b1e      	ldr	r3, [pc, #120]	; (8004558 <xPortStartScheduler+0x134>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	021b      	lsls	r3, r3, #8
 80044e2:	4a1d      	ldr	r2, [pc, #116]	; (8004558 <xPortStartScheduler+0x134>)
 80044e4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80044e6:	4b1c      	ldr	r3, [pc, #112]	; (8004558 <xPortStartScheduler+0x134>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80044ee:	4a1a      	ldr	r2, [pc, #104]	; (8004558 <xPortStartScheduler+0x134>)
 80044f0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	b2da      	uxtb	r2, r3
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80044fa:	4b18      	ldr	r3, [pc, #96]	; (800455c <xPortStartScheduler+0x138>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a17      	ldr	r2, [pc, #92]	; (800455c <xPortStartScheduler+0x138>)
 8004500:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004504:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004506:	4b15      	ldr	r3, [pc, #84]	; (800455c <xPortStartScheduler+0x138>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a14      	ldr	r2, [pc, #80]	; (800455c <xPortStartScheduler+0x138>)
 800450c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004510:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004512:	f000 f8db 	bl	80046cc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004516:	4b12      	ldr	r3, [pc, #72]	; (8004560 <xPortStartScheduler+0x13c>)
 8004518:	2200      	movs	r2, #0
 800451a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800451c:	f000 f8fa 	bl	8004714 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004520:	4b10      	ldr	r3, [pc, #64]	; (8004564 <xPortStartScheduler+0x140>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a0f      	ldr	r2, [pc, #60]	; (8004564 <xPortStartScheduler+0x140>)
 8004526:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800452a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800452c:	f7ff ff64 	bl	80043f8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004530:	f7ff f89a 	bl	8003668 <vTaskSwitchContext>
    prvTaskExitError();
 8004534:	f7ff ff1e 	bl	8004374 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004538:	2300      	movs	r3, #0
}
 800453a:	4618      	mov	r0, r3
 800453c:	3718      	adds	r7, #24
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	e000ed00 	.word	0xe000ed00
 8004548:	410fc271 	.word	0x410fc271
 800454c:	410fc270 	.word	0x410fc270
 8004550:	e000e400 	.word	0xe000e400
 8004554:	200001d4 	.word	0x200001d4
 8004558:	200001d8 	.word	0x200001d8
 800455c:	e000ed20 	.word	0xe000ed20
 8004560:	20000010 	.word	0x20000010
 8004564:	e000ef34 	.word	0xe000ef34

08004568 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
        __asm volatile
 800456e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004572:	f383 8811 	msr	BASEPRI, r3
 8004576:	f3bf 8f6f 	isb	sy
 800457a:	f3bf 8f4f 	dsb	sy
 800457e:	607b      	str	r3, [r7, #4]
    }
 8004580:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8004582:	4b0f      	ldr	r3, [pc, #60]	; (80045c0 <vPortEnterCritical+0x58>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	3301      	adds	r3, #1
 8004588:	4a0d      	ldr	r2, [pc, #52]	; (80045c0 <vPortEnterCritical+0x58>)
 800458a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800458c:	4b0c      	ldr	r3, [pc, #48]	; (80045c0 <vPortEnterCritical+0x58>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2b01      	cmp	r3, #1
 8004592:	d10f      	bne.n	80045b4 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004594:	4b0b      	ldr	r3, [pc, #44]	; (80045c4 <vPortEnterCritical+0x5c>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	b2db      	uxtb	r3, r3
 800459a:	2b00      	cmp	r3, #0
 800459c:	d00a      	beq.n	80045b4 <vPortEnterCritical+0x4c>
        __asm volatile
 800459e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a2:	f383 8811 	msr	BASEPRI, r3
 80045a6:	f3bf 8f6f 	isb	sy
 80045aa:	f3bf 8f4f 	dsb	sy
 80045ae:	603b      	str	r3, [r7, #0]
    }
 80045b0:	bf00      	nop
 80045b2:	e7fe      	b.n	80045b2 <vPortEnterCritical+0x4a>
    }
}
 80045b4:	bf00      	nop
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr
 80045c0:	20000010 	.word	0x20000010
 80045c4:	e000ed04 	.word	0xe000ed04

080045c8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80045ce:	4b12      	ldr	r3, [pc, #72]	; (8004618 <vPortExitCritical+0x50>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10a      	bne.n	80045ec <vPortExitCritical+0x24>
        __asm volatile
 80045d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045da:	f383 8811 	msr	BASEPRI, r3
 80045de:	f3bf 8f6f 	isb	sy
 80045e2:	f3bf 8f4f 	dsb	sy
 80045e6:	607b      	str	r3, [r7, #4]
    }
 80045e8:	bf00      	nop
 80045ea:	e7fe      	b.n	80045ea <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80045ec:	4b0a      	ldr	r3, [pc, #40]	; (8004618 <vPortExitCritical+0x50>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	3b01      	subs	r3, #1
 80045f2:	4a09      	ldr	r2, [pc, #36]	; (8004618 <vPortExitCritical+0x50>)
 80045f4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80045f6:	4b08      	ldr	r3, [pc, #32]	; (8004618 <vPortExitCritical+0x50>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d105      	bne.n	800460a <vPortExitCritical+0x42>
 80045fe:	2300      	movs	r3, #0
 8004600:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	f383 8811 	msr	BASEPRI, r3
    }
 8004608:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800460a:	bf00      	nop
 800460c:	370c      	adds	r7, #12
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	20000010 	.word	0x20000010
 800461c:	00000000 	.word	0x00000000

08004620 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004620:	f3ef 8009 	mrs	r0, PSP
 8004624:	f3bf 8f6f 	isb	sy
 8004628:	4b15      	ldr	r3, [pc, #84]	; (8004680 <pxCurrentTCBConst>)
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	f01e 0f10 	tst.w	lr, #16
 8004630:	bf08      	it	eq
 8004632:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004636:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800463a:	6010      	str	r0, [r2, #0]
 800463c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004640:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004644:	f380 8811 	msr	BASEPRI, r0
 8004648:	f3bf 8f4f 	dsb	sy
 800464c:	f3bf 8f6f 	isb	sy
 8004650:	f7ff f80a 	bl	8003668 <vTaskSwitchContext>
 8004654:	f04f 0000 	mov.w	r0, #0
 8004658:	f380 8811 	msr	BASEPRI, r0
 800465c:	bc09      	pop	{r0, r3}
 800465e:	6819      	ldr	r1, [r3, #0]
 8004660:	6808      	ldr	r0, [r1, #0]
 8004662:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004666:	f01e 0f10 	tst.w	lr, #16
 800466a:	bf08      	it	eq
 800466c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004670:	f380 8809 	msr	PSP, r0
 8004674:	f3bf 8f6f 	isb	sy
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	f3af 8000 	nop.w

08004680 <pxCurrentTCBConst>:
 8004680:	20000094 	.word	0x20000094
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004684:	bf00      	nop
 8004686:	bf00      	nop

08004688 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
        __asm volatile
 800468e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004692:	f383 8811 	msr	BASEPRI, r3
 8004696:	f3bf 8f6f 	isb	sy
 800469a:	f3bf 8f4f 	dsb	sy
 800469e:	607b      	str	r3, [r7, #4]
    }
 80046a0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80046a2:	f7fe ff4b 	bl	800353c <xTaskIncrementTick>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d003      	beq.n	80046b4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80046ac:	4b06      	ldr	r3, [pc, #24]	; (80046c8 <SysTick_Handler+0x40>)
 80046ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046b2:	601a      	str	r2, [r3, #0]
 80046b4:	2300      	movs	r3, #0
 80046b6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	f383 8811 	msr	BASEPRI, r3
    }
 80046be:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80046c0:	bf00      	nop
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	e000ed04 	.word	0xe000ed04

080046cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80046cc:	b480      	push	{r7}
 80046ce:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80046d0:	4b0b      	ldr	r3, [pc, #44]	; (8004700 <vPortSetupTimerInterrupt+0x34>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80046d6:	4b0b      	ldr	r3, [pc, #44]	; (8004704 <vPortSetupTimerInterrupt+0x38>)
 80046d8:	2200      	movs	r2, #0
 80046da:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80046dc:	4b0a      	ldr	r3, [pc, #40]	; (8004708 <vPortSetupTimerInterrupt+0x3c>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a0a      	ldr	r2, [pc, #40]	; (800470c <vPortSetupTimerInterrupt+0x40>)
 80046e2:	fba2 2303 	umull	r2, r3, r2, r3
 80046e6:	099b      	lsrs	r3, r3, #6
 80046e8:	4a09      	ldr	r2, [pc, #36]	; (8004710 <vPortSetupTimerInterrupt+0x44>)
 80046ea:	3b01      	subs	r3, #1
 80046ec:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80046ee:	4b04      	ldr	r3, [pc, #16]	; (8004700 <vPortSetupTimerInterrupt+0x34>)
 80046f0:	2207      	movs	r2, #7
 80046f2:	601a      	str	r2, [r3, #0]
}
 80046f4:	bf00      	nop
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	e000e010 	.word	0xe000e010
 8004704:	e000e018 	.word	0xe000e018
 8004708:	20000000 	.word	0x20000000
 800470c:	10624dd3 	.word	0x10624dd3
 8004710:	e000e014 	.word	0xe000e014

08004714 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004714:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004724 <vPortEnableVFP+0x10>
 8004718:	6801      	ldr	r1, [r0, #0]
 800471a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800471e:	6001      	str	r1, [r0, #0]
 8004720:	4770      	bx	lr
 8004722:	0000      	.short	0x0000
 8004724:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004728:	bf00      	nop
 800472a:	bf00      	nop

0800472c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800472c:	b480      	push	{r7}
 800472e:	b085      	sub	sp, #20
 8004730:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004732:	f3ef 8305 	mrs	r3, IPSR
 8004736:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2b0f      	cmp	r3, #15
 800473c:	d914      	bls.n	8004768 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800473e:	4a17      	ldr	r2, [pc, #92]	; (800479c <vPortValidateInterruptPriority+0x70>)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	4413      	add	r3, r2
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004748:	4b15      	ldr	r3, [pc, #84]	; (80047a0 <vPortValidateInterruptPriority+0x74>)
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	7afa      	ldrb	r2, [r7, #11]
 800474e:	429a      	cmp	r2, r3
 8004750:	d20a      	bcs.n	8004768 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8004752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004756:	f383 8811 	msr	BASEPRI, r3
 800475a:	f3bf 8f6f 	isb	sy
 800475e:	f3bf 8f4f 	dsb	sy
 8004762:	607b      	str	r3, [r7, #4]
    }
 8004764:	bf00      	nop
 8004766:	e7fe      	b.n	8004766 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004768:	4b0e      	ldr	r3, [pc, #56]	; (80047a4 <vPortValidateInterruptPriority+0x78>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004770:	4b0d      	ldr	r3, [pc, #52]	; (80047a8 <vPortValidateInterruptPriority+0x7c>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	429a      	cmp	r2, r3
 8004776:	d90a      	bls.n	800478e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8004778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800477c:	f383 8811 	msr	BASEPRI, r3
 8004780:	f3bf 8f6f 	isb	sy
 8004784:	f3bf 8f4f 	dsb	sy
 8004788:	603b      	str	r3, [r7, #0]
    }
 800478a:	bf00      	nop
 800478c:	e7fe      	b.n	800478c <vPortValidateInterruptPriority+0x60>
    }
 800478e:	bf00      	nop
 8004790:	3714      	adds	r7, #20
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	e000e3f0 	.word	0xe000e3f0
 80047a0:	200001d4 	.word	0x200001d4
 80047a4:	e000ed0c 	.word	0xe000ed0c
 80047a8:	200001d8 	.word	0x200001d8

080047ac <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b08a      	sub	sp, #40	; 0x28
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80047b4:	2300      	movs	r3, #0
 80047b6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80047b8:	f7fe fe14 	bl	80033e4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80047bc:	4b65      	ldr	r3, [pc, #404]	; (8004954 <pvPortMalloc+0x1a8>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d101      	bne.n	80047c8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80047c4:	f000 f934 	bl	8004a30 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80047c8:	4b63      	ldr	r3, [pc, #396]	; (8004958 <pvPortMalloc+0x1ac>)
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4013      	ands	r3, r2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f040 80a7 	bne.w	8004924 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d02d      	beq.n	8004838 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80047dc:	2208      	movs	r2, #8
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d227      	bcs.n	8004838 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80047e8:	2208      	movs	r2, #8
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4413      	add	r3, r2
 80047ee:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f003 0307 	and.w	r3, r3, #7
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d021      	beq.n	800483e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f023 0307 	bic.w	r3, r3, #7
 8004800:	3308      	adds	r3, #8
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	429a      	cmp	r2, r3
 8004806:	d214      	bcs.n	8004832 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f023 0307 	bic.w	r3, r3, #7
 800480e:	3308      	adds	r3, #8
 8004810:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f003 0307 	and.w	r3, r3, #7
 8004818:	2b00      	cmp	r3, #0
 800481a:	d010      	beq.n	800483e <pvPortMalloc+0x92>
        __asm volatile
 800481c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004820:	f383 8811 	msr	BASEPRI, r3
 8004824:	f3bf 8f6f 	isb	sy
 8004828:	f3bf 8f4f 	dsb	sy
 800482c:	617b      	str	r3, [r7, #20]
    }
 800482e:	bf00      	nop
 8004830:	e7fe      	b.n	8004830 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004832:	2300      	movs	r3, #0
 8004834:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004836:	e002      	b.n	800483e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8004838:	2300      	movs	r3, #0
 800483a:	607b      	str	r3, [r7, #4]
 800483c:	e000      	b.n	8004840 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800483e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d06e      	beq.n	8004924 <pvPortMalloc+0x178>
 8004846:	4b45      	ldr	r3, [pc, #276]	; (800495c <pvPortMalloc+0x1b0>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	429a      	cmp	r2, r3
 800484e:	d869      	bhi.n	8004924 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004850:	4b43      	ldr	r3, [pc, #268]	; (8004960 <pvPortMalloc+0x1b4>)
 8004852:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004854:	4b42      	ldr	r3, [pc, #264]	; (8004960 <pvPortMalloc+0x1b4>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800485a:	e004      	b.n	8004866 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800485c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800485e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	687a      	ldr	r2, [r7, #4]
 800486c:	429a      	cmp	r2, r3
 800486e:	d903      	bls.n	8004878 <pvPortMalloc+0xcc>
 8004870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d1f1      	bne.n	800485c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004878:	4b36      	ldr	r3, [pc, #216]	; (8004954 <pvPortMalloc+0x1a8>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800487e:	429a      	cmp	r2, r3
 8004880:	d050      	beq.n	8004924 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004882:	6a3b      	ldr	r3, [r7, #32]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2208      	movs	r2, #8
 8004888:	4413      	add	r3, r2
 800488a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800488c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	6a3b      	ldr	r3, [r7, #32]
 8004892:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004896:	685a      	ldr	r2, [r3, #4]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	1ad2      	subs	r2, r2, r3
 800489c:	2308      	movs	r3, #8
 800489e:	005b      	lsls	r3, r3, #1
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d91f      	bls.n	80048e4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80048a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4413      	add	r3, r2
 80048aa:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80048ac:	69bb      	ldr	r3, [r7, #24]
 80048ae:	f003 0307 	and.w	r3, r3, #7
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00a      	beq.n	80048cc <pvPortMalloc+0x120>
        __asm volatile
 80048b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ba:	f383 8811 	msr	BASEPRI, r3
 80048be:	f3bf 8f6f 	isb	sy
 80048c2:	f3bf 8f4f 	dsb	sy
 80048c6:	613b      	str	r3, [r7, #16]
    }
 80048c8:	bf00      	nop
 80048ca:	e7fe      	b.n	80048ca <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80048cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	1ad2      	subs	r2, r2, r3
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80048d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80048de:	69b8      	ldr	r0, [r7, #24]
 80048e0:	f000 f908 	bl	8004af4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80048e4:	4b1d      	ldr	r3, [pc, #116]	; (800495c <pvPortMalloc+0x1b0>)
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	4a1b      	ldr	r2, [pc, #108]	; (800495c <pvPortMalloc+0x1b0>)
 80048f0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80048f2:	4b1a      	ldr	r3, [pc, #104]	; (800495c <pvPortMalloc+0x1b0>)
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	4b1b      	ldr	r3, [pc, #108]	; (8004964 <pvPortMalloc+0x1b8>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	429a      	cmp	r2, r3
 80048fc:	d203      	bcs.n	8004906 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80048fe:	4b17      	ldr	r3, [pc, #92]	; (800495c <pvPortMalloc+0x1b0>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a18      	ldr	r2, [pc, #96]	; (8004964 <pvPortMalloc+0x1b8>)
 8004904:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004908:	685a      	ldr	r2, [r3, #4]
 800490a:	4b13      	ldr	r3, [pc, #76]	; (8004958 <pvPortMalloc+0x1ac>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	431a      	orrs	r2, r3
 8004910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004912:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004916:	2200      	movs	r2, #0
 8004918:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800491a:	4b13      	ldr	r3, [pc, #76]	; (8004968 <pvPortMalloc+0x1bc>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	3301      	adds	r3, #1
 8004920:	4a11      	ldr	r2, [pc, #68]	; (8004968 <pvPortMalloc+0x1bc>)
 8004922:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004924:	f7fe fd6c 	bl	8003400 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	f003 0307 	and.w	r3, r3, #7
 800492e:	2b00      	cmp	r3, #0
 8004930:	d00a      	beq.n	8004948 <pvPortMalloc+0x19c>
        __asm volatile
 8004932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004936:	f383 8811 	msr	BASEPRI, r3
 800493a:	f3bf 8f6f 	isb	sy
 800493e:	f3bf 8f4f 	dsb	sy
 8004942:	60fb      	str	r3, [r7, #12]
    }
 8004944:	bf00      	nop
 8004946:	e7fe      	b.n	8004946 <pvPortMalloc+0x19a>
    return pvReturn;
 8004948:	69fb      	ldr	r3, [r7, #28]
}
 800494a:	4618      	mov	r0, r3
 800494c:	3728      	adds	r7, #40	; 0x28
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	20012de4 	.word	0x20012de4
 8004958:	20012df8 	.word	0x20012df8
 800495c:	20012de8 	.word	0x20012de8
 8004960:	20012ddc 	.word	0x20012ddc
 8004964:	20012dec 	.word	0x20012dec
 8004968:	20012df0 	.word	0x20012df0

0800496c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b086      	sub	sp, #24
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d04d      	beq.n	8004a1a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800497e:	2308      	movs	r3, #8
 8004980:	425b      	negs	r3, r3
 8004982:	697a      	ldr	r2, [r7, #20]
 8004984:	4413      	add	r3, r2
 8004986:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	685a      	ldr	r2, [r3, #4]
 8004990:	4b24      	ldr	r3, [pc, #144]	; (8004a24 <vPortFree+0xb8>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4013      	ands	r3, r2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d10a      	bne.n	80049b0 <vPortFree+0x44>
        __asm volatile
 800499a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800499e:	f383 8811 	msr	BASEPRI, r3
 80049a2:	f3bf 8f6f 	isb	sy
 80049a6:	f3bf 8f4f 	dsb	sy
 80049aa:	60fb      	str	r3, [r7, #12]
    }
 80049ac:	bf00      	nop
 80049ae:	e7fe      	b.n	80049ae <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00a      	beq.n	80049ce <vPortFree+0x62>
        __asm volatile
 80049b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049bc:	f383 8811 	msr	BASEPRI, r3
 80049c0:	f3bf 8f6f 	isb	sy
 80049c4:	f3bf 8f4f 	dsb	sy
 80049c8:	60bb      	str	r3, [r7, #8]
    }
 80049ca:	bf00      	nop
 80049cc:	e7fe      	b.n	80049cc <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	685a      	ldr	r2, [r3, #4]
 80049d2:	4b14      	ldr	r3, [pc, #80]	; (8004a24 <vPortFree+0xb8>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4013      	ands	r3, r2
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d01e      	beq.n	8004a1a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d11a      	bne.n	8004a1a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	685a      	ldr	r2, [r3, #4]
 80049e8:	4b0e      	ldr	r3, [pc, #56]	; (8004a24 <vPortFree+0xb8>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	43db      	mvns	r3, r3
 80049ee:	401a      	ands	r2, r3
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80049f4:	f7fe fcf6 	bl	80033e4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	4b0a      	ldr	r3, [pc, #40]	; (8004a28 <vPortFree+0xbc>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4413      	add	r3, r2
 8004a02:	4a09      	ldr	r2, [pc, #36]	; (8004a28 <vPortFree+0xbc>)
 8004a04:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004a06:	6938      	ldr	r0, [r7, #16]
 8004a08:	f000 f874 	bl	8004af4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004a0c:	4b07      	ldr	r3, [pc, #28]	; (8004a2c <vPortFree+0xc0>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	3301      	adds	r3, #1
 8004a12:	4a06      	ldr	r2, [pc, #24]	; (8004a2c <vPortFree+0xc0>)
 8004a14:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004a16:	f7fe fcf3 	bl	8003400 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004a1a:	bf00      	nop
 8004a1c:	3718      	adds	r7, #24
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	20012df8 	.word	0x20012df8
 8004a28:	20012de8 	.word	0x20012de8
 8004a2c:	20012df4 	.word	0x20012df4

08004a30 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004a30:	b480      	push	{r7}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004a36:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8004a3a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8004a3c:	4b27      	ldr	r3, [pc, #156]	; (8004adc <prvHeapInit+0xac>)
 8004a3e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f003 0307 	and.w	r3, r3, #7
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d00c      	beq.n	8004a64 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	3307      	adds	r3, #7
 8004a4e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f023 0307 	bic.w	r3, r3, #7
 8004a56:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004a58:	68ba      	ldr	r2, [r7, #8]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	4a1f      	ldr	r2, [pc, #124]	; (8004adc <prvHeapInit+0xac>)
 8004a60:	4413      	add	r3, r2
 8004a62:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004a68:	4a1d      	ldr	r2, [pc, #116]	; (8004ae0 <prvHeapInit+0xb0>)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004a6e:	4b1c      	ldr	r3, [pc, #112]	; (8004ae0 <prvHeapInit+0xb0>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	68ba      	ldr	r2, [r7, #8]
 8004a78:	4413      	add	r3, r2
 8004a7a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004a7c:	2208      	movs	r2, #8
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	1a9b      	subs	r3, r3, r2
 8004a82:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f023 0307 	bic.w	r3, r3, #7
 8004a8a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	4a15      	ldr	r2, [pc, #84]	; (8004ae4 <prvHeapInit+0xb4>)
 8004a90:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004a92:	4b14      	ldr	r3, [pc, #80]	; (8004ae4 <prvHeapInit+0xb4>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2200      	movs	r2, #0
 8004a98:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004a9a:	4b12      	ldr	r3, [pc, #72]	; (8004ae4 <prvHeapInit+0xb4>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	68fa      	ldr	r2, [r7, #12]
 8004aaa:	1ad2      	subs	r2, r2, r3
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004ab0:	4b0c      	ldr	r3, [pc, #48]	; (8004ae4 <prvHeapInit+0xb4>)
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	4a0a      	ldr	r2, [pc, #40]	; (8004ae8 <prvHeapInit+0xb8>)
 8004abe:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	4a09      	ldr	r2, [pc, #36]	; (8004aec <prvHeapInit+0xbc>)
 8004ac6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004ac8:	4b09      	ldr	r3, [pc, #36]	; (8004af0 <prvHeapInit+0xc0>)
 8004aca:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004ace:	601a      	str	r2, [r3, #0]
}
 8004ad0:	bf00      	nop
 8004ad2:	3714      	adds	r7, #20
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr
 8004adc:	200001dc 	.word	0x200001dc
 8004ae0:	20012ddc 	.word	0x20012ddc
 8004ae4:	20012de4 	.word	0x20012de4
 8004ae8:	20012dec 	.word	0x20012dec
 8004aec:	20012de8 	.word	0x20012de8
 8004af0:	20012df8 	.word	0x20012df8

08004af4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004af4:	b480      	push	{r7}
 8004af6:	b085      	sub	sp, #20
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004afc:	4b28      	ldr	r3, [pc, #160]	; (8004ba0 <prvInsertBlockIntoFreeList+0xac>)
 8004afe:	60fb      	str	r3, [r7, #12]
 8004b00:	e002      	b.n	8004b08 <prvInsertBlockIntoFreeList+0x14>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	60fb      	str	r3, [r7, #12]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d8f7      	bhi.n	8004b02 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	68ba      	ldr	r2, [r7, #8]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d108      	bne.n	8004b36 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	685a      	ldr	r2, [r3, #4]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	441a      	add	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	68ba      	ldr	r2, [r7, #8]
 8004b40:	441a      	add	r2, r3
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d118      	bne.n	8004b7c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	4b15      	ldr	r3, [pc, #84]	; (8004ba4 <prvInsertBlockIntoFreeList+0xb0>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d00d      	beq.n	8004b72 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685a      	ldr	r2, [r3, #4]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	441a      	add	r2, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	601a      	str	r2, [r3, #0]
 8004b70:	e008      	b.n	8004b84 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004b72:	4b0c      	ldr	r3, [pc, #48]	; (8004ba4 <prvInsertBlockIntoFreeList+0xb0>)
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	601a      	str	r2, [r3, #0]
 8004b7a:	e003      	b.n	8004b84 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004b84:	68fa      	ldr	r2, [r7, #12]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d002      	beq.n	8004b92 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004b92:	bf00      	nop
 8004b94:	3714      	adds	r7, #20
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	20012ddc 	.word	0x20012ddc
 8004ba4:	20012de4 	.word	0x20012de4

08004ba8 <__libc_init_array>:
 8004ba8:	b570      	push	{r4, r5, r6, lr}
 8004baa:	4d0d      	ldr	r5, [pc, #52]	; (8004be0 <__libc_init_array+0x38>)
 8004bac:	4c0d      	ldr	r4, [pc, #52]	; (8004be4 <__libc_init_array+0x3c>)
 8004bae:	1b64      	subs	r4, r4, r5
 8004bb0:	10a4      	asrs	r4, r4, #2
 8004bb2:	2600      	movs	r6, #0
 8004bb4:	42a6      	cmp	r6, r4
 8004bb6:	d109      	bne.n	8004bcc <__libc_init_array+0x24>
 8004bb8:	4d0b      	ldr	r5, [pc, #44]	; (8004be8 <__libc_init_array+0x40>)
 8004bba:	4c0c      	ldr	r4, [pc, #48]	; (8004bec <__libc_init_array+0x44>)
 8004bbc:	f000 fd02 	bl	80055c4 <_init>
 8004bc0:	1b64      	subs	r4, r4, r5
 8004bc2:	10a4      	asrs	r4, r4, #2
 8004bc4:	2600      	movs	r6, #0
 8004bc6:	42a6      	cmp	r6, r4
 8004bc8:	d105      	bne.n	8004bd6 <__libc_init_array+0x2e>
 8004bca:	bd70      	pop	{r4, r5, r6, pc}
 8004bcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bd0:	4798      	blx	r3
 8004bd2:	3601      	adds	r6, #1
 8004bd4:	e7ee      	b.n	8004bb4 <__libc_init_array+0xc>
 8004bd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bda:	4798      	blx	r3
 8004bdc:	3601      	adds	r6, #1
 8004bde:	e7f2      	b.n	8004bc6 <__libc_init_array+0x1e>
 8004be0:	080056b8 	.word	0x080056b8
 8004be4:	080056b8 	.word	0x080056b8
 8004be8:	080056b8 	.word	0x080056b8
 8004bec:	080056bc 	.word	0x080056bc

08004bf0 <memcpy>:
 8004bf0:	440a      	add	r2, r1
 8004bf2:	4291      	cmp	r1, r2
 8004bf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004bf8:	d100      	bne.n	8004bfc <memcpy+0xc>
 8004bfa:	4770      	bx	lr
 8004bfc:	b510      	push	{r4, lr}
 8004bfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c06:	4291      	cmp	r1, r2
 8004c08:	d1f9      	bne.n	8004bfe <memcpy+0xe>
 8004c0a:	bd10      	pop	{r4, pc}

08004c0c <memset>:
 8004c0c:	4402      	add	r2, r0
 8004c0e:	4603      	mov	r3, r0
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d100      	bne.n	8004c16 <memset+0xa>
 8004c14:	4770      	bx	lr
 8004c16:	f803 1b01 	strb.w	r1, [r3], #1
 8004c1a:	e7f9      	b.n	8004c10 <memset+0x4>

08004c1c <_puts_r>:
 8004c1c:	b570      	push	{r4, r5, r6, lr}
 8004c1e:	460e      	mov	r6, r1
 8004c20:	4605      	mov	r5, r0
 8004c22:	b118      	cbz	r0, 8004c2c <_puts_r+0x10>
 8004c24:	6983      	ldr	r3, [r0, #24]
 8004c26:	b90b      	cbnz	r3, 8004c2c <_puts_r+0x10>
 8004c28:	f000 fa48 	bl	80050bc <__sinit>
 8004c2c:	69ab      	ldr	r3, [r5, #24]
 8004c2e:	68ac      	ldr	r4, [r5, #8]
 8004c30:	b913      	cbnz	r3, 8004c38 <_puts_r+0x1c>
 8004c32:	4628      	mov	r0, r5
 8004c34:	f000 fa42 	bl	80050bc <__sinit>
 8004c38:	4b2c      	ldr	r3, [pc, #176]	; (8004cec <_puts_r+0xd0>)
 8004c3a:	429c      	cmp	r4, r3
 8004c3c:	d120      	bne.n	8004c80 <_puts_r+0x64>
 8004c3e:	686c      	ldr	r4, [r5, #4]
 8004c40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c42:	07db      	lsls	r3, r3, #31
 8004c44:	d405      	bmi.n	8004c52 <_puts_r+0x36>
 8004c46:	89a3      	ldrh	r3, [r4, #12]
 8004c48:	0598      	lsls	r0, r3, #22
 8004c4a:	d402      	bmi.n	8004c52 <_puts_r+0x36>
 8004c4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c4e:	f000 fad3 	bl	80051f8 <__retarget_lock_acquire_recursive>
 8004c52:	89a3      	ldrh	r3, [r4, #12]
 8004c54:	0719      	lsls	r1, r3, #28
 8004c56:	d51d      	bpl.n	8004c94 <_puts_r+0x78>
 8004c58:	6923      	ldr	r3, [r4, #16]
 8004c5a:	b1db      	cbz	r3, 8004c94 <_puts_r+0x78>
 8004c5c:	3e01      	subs	r6, #1
 8004c5e:	68a3      	ldr	r3, [r4, #8]
 8004c60:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004c64:	3b01      	subs	r3, #1
 8004c66:	60a3      	str	r3, [r4, #8]
 8004c68:	bb39      	cbnz	r1, 8004cba <_puts_r+0x9e>
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	da38      	bge.n	8004ce0 <_puts_r+0xc4>
 8004c6e:	4622      	mov	r2, r4
 8004c70:	210a      	movs	r1, #10
 8004c72:	4628      	mov	r0, r5
 8004c74:	f000 f848 	bl	8004d08 <__swbuf_r>
 8004c78:	3001      	adds	r0, #1
 8004c7a:	d011      	beq.n	8004ca0 <_puts_r+0x84>
 8004c7c:	250a      	movs	r5, #10
 8004c7e:	e011      	b.n	8004ca4 <_puts_r+0x88>
 8004c80:	4b1b      	ldr	r3, [pc, #108]	; (8004cf0 <_puts_r+0xd4>)
 8004c82:	429c      	cmp	r4, r3
 8004c84:	d101      	bne.n	8004c8a <_puts_r+0x6e>
 8004c86:	68ac      	ldr	r4, [r5, #8]
 8004c88:	e7da      	b.n	8004c40 <_puts_r+0x24>
 8004c8a:	4b1a      	ldr	r3, [pc, #104]	; (8004cf4 <_puts_r+0xd8>)
 8004c8c:	429c      	cmp	r4, r3
 8004c8e:	bf08      	it	eq
 8004c90:	68ec      	ldreq	r4, [r5, #12]
 8004c92:	e7d5      	b.n	8004c40 <_puts_r+0x24>
 8004c94:	4621      	mov	r1, r4
 8004c96:	4628      	mov	r0, r5
 8004c98:	f000 f888 	bl	8004dac <__swsetup_r>
 8004c9c:	2800      	cmp	r0, #0
 8004c9e:	d0dd      	beq.n	8004c5c <_puts_r+0x40>
 8004ca0:	f04f 35ff 	mov.w	r5, #4294967295
 8004ca4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ca6:	07da      	lsls	r2, r3, #31
 8004ca8:	d405      	bmi.n	8004cb6 <_puts_r+0x9a>
 8004caa:	89a3      	ldrh	r3, [r4, #12]
 8004cac:	059b      	lsls	r3, r3, #22
 8004cae:	d402      	bmi.n	8004cb6 <_puts_r+0x9a>
 8004cb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004cb2:	f000 faa2 	bl	80051fa <__retarget_lock_release_recursive>
 8004cb6:	4628      	mov	r0, r5
 8004cb8:	bd70      	pop	{r4, r5, r6, pc}
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	da04      	bge.n	8004cc8 <_puts_r+0xac>
 8004cbe:	69a2      	ldr	r2, [r4, #24]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	dc06      	bgt.n	8004cd2 <_puts_r+0xb6>
 8004cc4:	290a      	cmp	r1, #10
 8004cc6:	d004      	beq.n	8004cd2 <_puts_r+0xb6>
 8004cc8:	6823      	ldr	r3, [r4, #0]
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	6022      	str	r2, [r4, #0]
 8004cce:	7019      	strb	r1, [r3, #0]
 8004cd0:	e7c5      	b.n	8004c5e <_puts_r+0x42>
 8004cd2:	4622      	mov	r2, r4
 8004cd4:	4628      	mov	r0, r5
 8004cd6:	f000 f817 	bl	8004d08 <__swbuf_r>
 8004cda:	3001      	adds	r0, #1
 8004cdc:	d1bf      	bne.n	8004c5e <_puts_r+0x42>
 8004cde:	e7df      	b.n	8004ca0 <_puts_r+0x84>
 8004ce0:	6823      	ldr	r3, [r4, #0]
 8004ce2:	250a      	movs	r5, #10
 8004ce4:	1c5a      	adds	r2, r3, #1
 8004ce6:	6022      	str	r2, [r4, #0]
 8004ce8:	701d      	strb	r5, [r3, #0]
 8004cea:	e7db      	b.n	8004ca4 <_puts_r+0x88>
 8004cec:	08005670 	.word	0x08005670
 8004cf0:	08005690 	.word	0x08005690
 8004cf4:	08005650 	.word	0x08005650

08004cf8 <puts>:
 8004cf8:	4b02      	ldr	r3, [pc, #8]	; (8004d04 <puts+0xc>)
 8004cfa:	4601      	mov	r1, r0
 8004cfc:	6818      	ldr	r0, [r3, #0]
 8004cfe:	f7ff bf8d 	b.w	8004c1c <_puts_r>
 8004d02:	bf00      	nop
 8004d04:	20000014 	.word	0x20000014

08004d08 <__swbuf_r>:
 8004d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d0a:	460e      	mov	r6, r1
 8004d0c:	4614      	mov	r4, r2
 8004d0e:	4605      	mov	r5, r0
 8004d10:	b118      	cbz	r0, 8004d1a <__swbuf_r+0x12>
 8004d12:	6983      	ldr	r3, [r0, #24]
 8004d14:	b90b      	cbnz	r3, 8004d1a <__swbuf_r+0x12>
 8004d16:	f000 f9d1 	bl	80050bc <__sinit>
 8004d1a:	4b21      	ldr	r3, [pc, #132]	; (8004da0 <__swbuf_r+0x98>)
 8004d1c:	429c      	cmp	r4, r3
 8004d1e:	d12b      	bne.n	8004d78 <__swbuf_r+0x70>
 8004d20:	686c      	ldr	r4, [r5, #4]
 8004d22:	69a3      	ldr	r3, [r4, #24]
 8004d24:	60a3      	str	r3, [r4, #8]
 8004d26:	89a3      	ldrh	r3, [r4, #12]
 8004d28:	071a      	lsls	r2, r3, #28
 8004d2a:	d52f      	bpl.n	8004d8c <__swbuf_r+0x84>
 8004d2c:	6923      	ldr	r3, [r4, #16]
 8004d2e:	b36b      	cbz	r3, 8004d8c <__swbuf_r+0x84>
 8004d30:	6923      	ldr	r3, [r4, #16]
 8004d32:	6820      	ldr	r0, [r4, #0]
 8004d34:	1ac0      	subs	r0, r0, r3
 8004d36:	6963      	ldr	r3, [r4, #20]
 8004d38:	b2f6      	uxtb	r6, r6
 8004d3a:	4283      	cmp	r3, r0
 8004d3c:	4637      	mov	r7, r6
 8004d3e:	dc04      	bgt.n	8004d4a <__swbuf_r+0x42>
 8004d40:	4621      	mov	r1, r4
 8004d42:	4628      	mov	r0, r5
 8004d44:	f000 f926 	bl	8004f94 <_fflush_r>
 8004d48:	bb30      	cbnz	r0, 8004d98 <__swbuf_r+0x90>
 8004d4a:	68a3      	ldr	r3, [r4, #8]
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	60a3      	str	r3, [r4, #8]
 8004d50:	6823      	ldr	r3, [r4, #0]
 8004d52:	1c5a      	adds	r2, r3, #1
 8004d54:	6022      	str	r2, [r4, #0]
 8004d56:	701e      	strb	r6, [r3, #0]
 8004d58:	6963      	ldr	r3, [r4, #20]
 8004d5a:	3001      	adds	r0, #1
 8004d5c:	4283      	cmp	r3, r0
 8004d5e:	d004      	beq.n	8004d6a <__swbuf_r+0x62>
 8004d60:	89a3      	ldrh	r3, [r4, #12]
 8004d62:	07db      	lsls	r3, r3, #31
 8004d64:	d506      	bpl.n	8004d74 <__swbuf_r+0x6c>
 8004d66:	2e0a      	cmp	r6, #10
 8004d68:	d104      	bne.n	8004d74 <__swbuf_r+0x6c>
 8004d6a:	4621      	mov	r1, r4
 8004d6c:	4628      	mov	r0, r5
 8004d6e:	f000 f911 	bl	8004f94 <_fflush_r>
 8004d72:	b988      	cbnz	r0, 8004d98 <__swbuf_r+0x90>
 8004d74:	4638      	mov	r0, r7
 8004d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d78:	4b0a      	ldr	r3, [pc, #40]	; (8004da4 <__swbuf_r+0x9c>)
 8004d7a:	429c      	cmp	r4, r3
 8004d7c:	d101      	bne.n	8004d82 <__swbuf_r+0x7a>
 8004d7e:	68ac      	ldr	r4, [r5, #8]
 8004d80:	e7cf      	b.n	8004d22 <__swbuf_r+0x1a>
 8004d82:	4b09      	ldr	r3, [pc, #36]	; (8004da8 <__swbuf_r+0xa0>)
 8004d84:	429c      	cmp	r4, r3
 8004d86:	bf08      	it	eq
 8004d88:	68ec      	ldreq	r4, [r5, #12]
 8004d8a:	e7ca      	b.n	8004d22 <__swbuf_r+0x1a>
 8004d8c:	4621      	mov	r1, r4
 8004d8e:	4628      	mov	r0, r5
 8004d90:	f000 f80c 	bl	8004dac <__swsetup_r>
 8004d94:	2800      	cmp	r0, #0
 8004d96:	d0cb      	beq.n	8004d30 <__swbuf_r+0x28>
 8004d98:	f04f 37ff 	mov.w	r7, #4294967295
 8004d9c:	e7ea      	b.n	8004d74 <__swbuf_r+0x6c>
 8004d9e:	bf00      	nop
 8004da0:	08005670 	.word	0x08005670
 8004da4:	08005690 	.word	0x08005690
 8004da8:	08005650 	.word	0x08005650

08004dac <__swsetup_r>:
 8004dac:	4b32      	ldr	r3, [pc, #200]	; (8004e78 <__swsetup_r+0xcc>)
 8004dae:	b570      	push	{r4, r5, r6, lr}
 8004db0:	681d      	ldr	r5, [r3, #0]
 8004db2:	4606      	mov	r6, r0
 8004db4:	460c      	mov	r4, r1
 8004db6:	b125      	cbz	r5, 8004dc2 <__swsetup_r+0x16>
 8004db8:	69ab      	ldr	r3, [r5, #24]
 8004dba:	b913      	cbnz	r3, 8004dc2 <__swsetup_r+0x16>
 8004dbc:	4628      	mov	r0, r5
 8004dbe:	f000 f97d 	bl	80050bc <__sinit>
 8004dc2:	4b2e      	ldr	r3, [pc, #184]	; (8004e7c <__swsetup_r+0xd0>)
 8004dc4:	429c      	cmp	r4, r3
 8004dc6:	d10f      	bne.n	8004de8 <__swsetup_r+0x3c>
 8004dc8:	686c      	ldr	r4, [r5, #4]
 8004dca:	89a3      	ldrh	r3, [r4, #12]
 8004dcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004dd0:	0719      	lsls	r1, r3, #28
 8004dd2:	d42c      	bmi.n	8004e2e <__swsetup_r+0x82>
 8004dd4:	06dd      	lsls	r5, r3, #27
 8004dd6:	d411      	bmi.n	8004dfc <__swsetup_r+0x50>
 8004dd8:	2309      	movs	r3, #9
 8004dda:	6033      	str	r3, [r6, #0]
 8004ddc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004de0:	81a3      	strh	r3, [r4, #12]
 8004de2:	f04f 30ff 	mov.w	r0, #4294967295
 8004de6:	e03e      	b.n	8004e66 <__swsetup_r+0xba>
 8004de8:	4b25      	ldr	r3, [pc, #148]	; (8004e80 <__swsetup_r+0xd4>)
 8004dea:	429c      	cmp	r4, r3
 8004dec:	d101      	bne.n	8004df2 <__swsetup_r+0x46>
 8004dee:	68ac      	ldr	r4, [r5, #8]
 8004df0:	e7eb      	b.n	8004dca <__swsetup_r+0x1e>
 8004df2:	4b24      	ldr	r3, [pc, #144]	; (8004e84 <__swsetup_r+0xd8>)
 8004df4:	429c      	cmp	r4, r3
 8004df6:	bf08      	it	eq
 8004df8:	68ec      	ldreq	r4, [r5, #12]
 8004dfa:	e7e6      	b.n	8004dca <__swsetup_r+0x1e>
 8004dfc:	0758      	lsls	r0, r3, #29
 8004dfe:	d512      	bpl.n	8004e26 <__swsetup_r+0x7a>
 8004e00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e02:	b141      	cbz	r1, 8004e16 <__swsetup_r+0x6a>
 8004e04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e08:	4299      	cmp	r1, r3
 8004e0a:	d002      	beq.n	8004e12 <__swsetup_r+0x66>
 8004e0c:	4630      	mov	r0, r6
 8004e0e:	f000 fa59 	bl	80052c4 <_free_r>
 8004e12:	2300      	movs	r3, #0
 8004e14:	6363      	str	r3, [r4, #52]	; 0x34
 8004e16:	89a3      	ldrh	r3, [r4, #12]
 8004e18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004e1c:	81a3      	strh	r3, [r4, #12]
 8004e1e:	2300      	movs	r3, #0
 8004e20:	6063      	str	r3, [r4, #4]
 8004e22:	6923      	ldr	r3, [r4, #16]
 8004e24:	6023      	str	r3, [r4, #0]
 8004e26:	89a3      	ldrh	r3, [r4, #12]
 8004e28:	f043 0308 	orr.w	r3, r3, #8
 8004e2c:	81a3      	strh	r3, [r4, #12]
 8004e2e:	6923      	ldr	r3, [r4, #16]
 8004e30:	b94b      	cbnz	r3, 8004e46 <__swsetup_r+0x9a>
 8004e32:	89a3      	ldrh	r3, [r4, #12]
 8004e34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004e38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e3c:	d003      	beq.n	8004e46 <__swsetup_r+0x9a>
 8004e3e:	4621      	mov	r1, r4
 8004e40:	4630      	mov	r0, r6
 8004e42:	f000 f9ff 	bl	8005244 <__smakebuf_r>
 8004e46:	89a0      	ldrh	r0, [r4, #12]
 8004e48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e4c:	f010 0301 	ands.w	r3, r0, #1
 8004e50:	d00a      	beq.n	8004e68 <__swsetup_r+0xbc>
 8004e52:	2300      	movs	r3, #0
 8004e54:	60a3      	str	r3, [r4, #8]
 8004e56:	6963      	ldr	r3, [r4, #20]
 8004e58:	425b      	negs	r3, r3
 8004e5a:	61a3      	str	r3, [r4, #24]
 8004e5c:	6923      	ldr	r3, [r4, #16]
 8004e5e:	b943      	cbnz	r3, 8004e72 <__swsetup_r+0xc6>
 8004e60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004e64:	d1ba      	bne.n	8004ddc <__swsetup_r+0x30>
 8004e66:	bd70      	pop	{r4, r5, r6, pc}
 8004e68:	0781      	lsls	r1, r0, #30
 8004e6a:	bf58      	it	pl
 8004e6c:	6963      	ldrpl	r3, [r4, #20]
 8004e6e:	60a3      	str	r3, [r4, #8]
 8004e70:	e7f4      	b.n	8004e5c <__swsetup_r+0xb0>
 8004e72:	2000      	movs	r0, #0
 8004e74:	e7f7      	b.n	8004e66 <__swsetup_r+0xba>
 8004e76:	bf00      	nop
 8004e78:	20000014 	.word	0x20000014
 8004e7c:	08005670 	.word	0x08005670
 8004e80:	08005690 	.word	0x08005690
 8004e84:	08005650 	.word	0x08005650

08004e88 <__sflush_r>:
 8004e88:	898a      	ldrh	r2, [r1, #12]
 8004e8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e8e:	4605      	mov	r5, r0
 8004e90:	0710      	lsls	r0, r2, #28
 8004e92:	460c      	mov	r4, r1
 8004e94:	d458      	bmi.n	8004f48 <__sflush_r+0xc0>
 8004e96:	684b      	ldr	r3, [r1, #4]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	dc05      	bgt.n	8004ea8 <__sflush_r+0x20>
 8004e9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	dc02      	bgt.n	8004ea8 <__sflush_r+0x20>
 8004ea2:	2000      	movs	r0, #0
 8004ea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ea8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004eaa:	2e00      	cmp	r6, #0
 8004eac:	d0f9      	beq.n	8004ea2 <__sflush_r+0x1a>
 8004eae:	2300      	movs	r3, #0
 8004eb0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004eb4:	682f      	ldr	r7, [r5, #0]
 8004eb6:	602b      	str	r3, [r5, #0]
 8004eb8:	d032      	beq.n	8004f20 <__sflush_r+0x98>
 8004eba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004ebc:	89a3      	ldrh	r3, [r4, #12]
 8004ebe:	075a      	lsls	r2, r3, #29
 8004ec0:	d505      	bpl.n	8004ece <__sflush_r+0x46>
 8004ec2:	6863      	ldr	r3, [r4, #4]
 8004ec4:	1ac0      	subs	r0, r0, r3
 8004ec6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004ec8:	b10b      	cbz	r3, 8004ece <__sflush_r+0x46>
 8004eca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004ecc:	1ac0      	subs	r0, r0, r3
 8004ece:	2300      	movs	r3, #0
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004ed4:	6a21      	ldr	r1, [r4, #32]
 8004ed6:	4628      	mov	r0, r5
 8004ed8:	47b0      	blx	r6
 8004eda:	1c43      	adds	r3, r0, #1
 8004edc:	89a3      	ldrh	r3, [r4, #12]
 8004ede:	d106      	bne.n	8004eee <__sflush_r+0x66>
 8004ee0:	6829      	ldr	r1, [r5, #0]
 8004ee2:	291d      	cmp	r1, #29
 8004ee4:	d82c      	bhi.n	8004f40 <__sflush_r+0xb8>
 8004ee6:	4a2a      	ldr	r2, [pc, #168]	; (8004f90 <__sflush_r+0x108>)
 8004ee8:	40ca      	lsrs	r2, r1
 8004eea:	07d6      	lsls	r6, r2, #31
 8004eec:	d528      	bpl.n	8004f40 <__sflush_r+0xb8>
 8004eee:	2200      	movs	r2, #0
 8004ef0:	6062      	str	r2, [r4, #4]
 8004ef2:	04d9      	lsls	r1, r3, #19
 8004ef4:	6922      	ldr	r2, [r4, #16]
 8004ef6:	6022      	str	r2, [r4, #0]
 8004ef8:	d504      	bpl.n	8004f04 <__sflush_r+0x7c>
 8004efa:	1c42      	adds	r2, r0, #1
 8004efc:	d101      	bne.n	8004f02 <__sflush_r+0x7a>
 8004efe:	682b      	ldr	r3, [r5, #0]
 8004f00:	b903      	cbnz	r3, 8004f04 <__sflush_r+0x7c>
 8004f02:	6560      	str	r0, [r4, #84]	; 0x54
 8004f04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f06:	602f      	str	r7, [r5, #0]
 8004f08:	2900      	cmp	r1, #0
 8004f0a:	d0ca      	beq.n	8004ea2 <__sflush_r+0x1a>
 8004f0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004f10:	4299      	cmp	r1, r3
 8004f12:	d002      	beq.n	8004f1a <__sflush_r+0x92>
 8004f14:	4628      	mov	r0, r5
 8004f16:	f000 f9d5 	bl	80052c4 <_free_r>
 8004f1a:	2000      	movs	r0, #0
 8004f1c:	6360      	str	r0, [r4, #52]	; 0x34
 8004f1e:	e7c1      	b.n	8004ea4 <__sflush_r+0x1c>
 8004f20:	6a21      	ldr	r1, [r4, #32]
 8004f22:	2301      	movs	r3, #1
 8004f24:	4628      	mov	r0, r5
 8004f26:	47b0      	blx	r6
 8004f28:	1c41      	adds	r1, r0, #1
 8004f2a:	d1c7      	bne.n	8004ebc <__sflush_r+0x34>
 8004f2c:	682b      	ldr	r3, [r5, #0]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d0c4      	beq.n	8004ebc <__sflush_r+0x34>
 8004f32:	2b1d      	cmp	r3, #29
 8004f34:	d001      	beq.n	8004f3a <__sflush_r+0xb2>
 8004f36:	2b16      	cmp	r3, #22
 8004f38:	d101      	bne.n	8004f3e <__sflush_r+0xb6>
 8004f3a:	602f      	str	r7, [r5, #0]
 8004f3c:	e7b1      	b.n	8004ea2 <__sflush_r+0x1a>
 8004f3e:	89a3      	ldrh	r3, [r4, #12]
 8004f40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f44:	81a3      	strh	r3, [r4, #12]
 8004f46:	e7ad      	b.n	8004ea4 <__sflush_r+0x1c>
 8004f48:	690f      	ldr	r7, [r1, #16]
 8004f4a:	2f00      	cmp	r7, #0
 8004f4c:	d0a9      	beq.n	8004ea2 <__sflush_r+0x1a>
 8004f4e:	0793      	lsls	r3, r2, #30
 8004f50:	680e      	ldr	r6, [r1, #0]
 8004f52:	bf08      	it	eq
 8004f54:	694b      	ldreq	r3, [r1, #20]
 8004f56:	600f      	str	r7, [r1, #0]
 8004f58:	bf18      	it	ne
 8004f5a:	2300      	movne	r3, #0
 8004f5c:	eba6 0807 	sub.w	r8, r6, r7
 8004f60:	608b      	str	r3, [r1, #8]
 8004f62:	f1b8 0f00 	cmp.w	r8, #0
 8004f66:	dd9c      	ble.n	8004ea2 <__sflush_r+0x1a>
 8004f68:	6a21      	ldr	r1, [r4, #32]
 8004f6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004f6c:	4643      	mov	r3, r8
 8004f6e:	463a      	mov	r2, r7
 8004f70:	4628      	mov	r0, r5
 8004f72:	47b0      	blx	r6
 8004f74:	2800      	cmp	r0, #0
 8004f76:	dc06      	bgt.n	8004f86 <__sflush_r+0xfe>
 8004f78:	89a3      	ldrh	r3, [r4, #12]
 8004f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f7e:	81a3      	strh	r3, [r4, #12]
 8004f80:	f04f 30ff 	mov.w	r0, #4294967295
 8004f84:	e78e      	b.n	8004ea4 <__sflush_r+0x1c>
 8004f86:	4407      	add	r7, r0
 8004f88:	eba8 0800 	sub.w	r8, r8, r0
 8004f8c:	e7e9      	b.n	8004f62 <__sflush_r+0xda>
 8004f8e:	bf00      	nop
 8004f90:	20400001 	.word	0x20400001

08004f94 <_fflush_r>:
 8004f94:	b538      	push	{r3, r4, r5, lr}
 8004f96:	690b      	ldr	r3, [r1, #16]
 8004f98:	4605      	mov	r5, r0
 8004f9a:	460c      	mov	r4, r1
 8004f9c:	b913      	cbnz	r3, 8004fa4 <_fflush_r+0x10>
 8004f9e:	2500      	movs	r5, #0
 8004fa0:	4628      	mov	r0, r5
 8004fa2:	bd38      	pop	{r3, r4, r5, pc}
 8004fa4:	b118      	cbz	r0, 8004fae <_fflush_r+0x1a>
 8004fa6:	6983      	ldr	r3, [r0, #24]
 8004fa8:	b90b      	cbnz	r3, 8004fae <_fflush_r+0x1a>
 8004faa:	f000 f887 	bl	80050bc <__sinit>
 8004fae:	4b14      	ldr	r3, [pc, #80]	; (8005000 <_fflush_r+0x6c>)
 8004fb0:	429c      	cmp	r4, r3
 8004fb2:	d11b      	bne.n	8004fec <_fflush_r+0x58>
 8004fb4:	686c      	ldr	r4, [r5, #4]
 8004fb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d0ef      	beq.n	8004f9e <_fflush_r+0xa>
 8004fbe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004fc0:	07d0      	lsls	r0, r2, #31
 8004fc2:	d404      	bmi.n	8004fce <_fflush_r+0x3a>
 8004fc4:	0599      	lsls	r1, r3, #22
 8004fc6:	d402      	bmi.n	8004fce <_fflush_r+0x3a>
 8004fc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004fca:	f000 f915 	bl	80051f8 <__retarget_lock_acquire_recursive>
 8004fce:	4628      	mov	r0, r5
 8004fd0:	4621      	mov	r1, r4
 8004fd2:	f7ff ff59 	bl	8004e88 <__sflush_r>
 8004fd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004fd8:	07da      	lsls	r2, r3, #31
 8004fda:	4605      	mov	r5, r0
 8004fdc:	d4e0      	bmi.n	8004fa0 <_fflush_r+0xc>
 8004fde:	89a3      	ldrh	r3, [r4, #12]
 8004fe0:	059b      	lsls	r3, r3, #22
 8004fe2:	d4dd      	bmi.n	8004fa0 <_fflush_r+0xc>
 8004fe4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004fe6:	f000 f908 	bl	80051fa <__retarget_lock_release_recursive>
 8004fea:	e7d9      	b.n	8004fa0 <_fflush_r+0xc>
 8004fec:	4b05      	ldr	r3, [pc, #20]	; (8005004 <_fflush_r+0x70>)
 8004fee:	429c      	cmp	r4, r3
 8004ff0:	d101      	bne.n	8004ff6 <_fflush_r+0x62>
 8004ff2:	68ac      	ldr	r4, [r5, #8]
 8004ff4:	e7df      	b.n	8004fb6 <_fflush_r+0x22>
 8004ff6:	4b04      	ldr	r3, [pc, #16]	; (8005008 <_fflush_r+0x74>)
 8004ff8:	429c      	cmp	r4, r3
 8004ffa:	bf08      	it	eq
 8004ffc:	68ec      	ldreq	r4, [r5, #12]
 8004ffe:	e7da      	b.n	8004fb6 <_fflush_r+0x22>
 8005000:	08005670 	.word	0x08005670
 8005004:	08005690 	.word	0x08005690
 8005008:	08005650 	.word	0x08005650

0800500c <std>:
 800500c:	2300      	movs	r3, #0
 800500e:	b510      	push	{r4, lr}
 8005010:	4604      	mov	r4, r0
 8005012:	e9c0 3300 	strd	r3, r3, [r0]
 8005016:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800501a:	6083      	str	r3, [r0, #8]
 800501c:	8181      	strh	r1, [r0, #12]
 800501e:	6643      	str	r3, [r0, #100]	; 0x64
 8005020:	81c2      	strh	r2, [r0, #14]
 8005022:	6183      	str	r3, [r0, #24]
 8005024:	4619      	mov	r1, r3
 8005026:	2208      	movs	r2, #8
 8005028:	305c      	adds	r0, #92	; 0x5c
 800502a:	f7ff fdef 	bl	8004c0c <memset>
 800502e:	4b05      	ldr	r3, [pc, #20]	; (8005044 <std+0x38>)
 8005030:	6263      	str	r3, [r4, #36]	; 0x24
 8005032:	4b05      	ldr	r3, [pc, #20]	; (8005048 <std+0x3c>)
 8005034:	62a3      	str	r3, [r4, #40]	; 0x28
 8005036:	4b05      	ldr	r3, [pc, #20]	; (800504c <std+0x40>)
 8005038:	62e3      	str	r3, [r4, #44]	; 0x2c
 800503a:	4b05      	ldr	r3, [pc, #20]	; (8005050 <std+0x44>)
 800503c:	6224      	str	r4, [r4, #32]
 800503e:	6323      	str	r3, [r4, #48]	; 0x30
 8005040:	bd10      	pop	{r4, pc}
 8005042:	bf00      	nop
 8005044:	08005439 	.word	0x08005439
 8005048:	0800545b 	.word	0x0800545b
 800504c:	08005493 	.word	0x08005493
 8005050:	080054b7 	.word	0x080054b7

08005054 <_cleanup_r>:
 8005054:	4901      	ldr	r1, [pc, #4]	; (800505c <_cleanup_r+0x8>)
 8005056:	f000 b8af 	b.w	80051b8 <_fwalk_reent>
 800505a:	bf00      	nop
 800505c:	08004f95 	.word	0x08004f95

08005060 <__sfmoreglue>:
 8005060:	b570      	push	{r4, r5, r6, lr}
 8005062:	1e4a      	subs	r2, r1, #1
 8005064:	2568      	movs	r5, #104	; 0x68
 8005066:	4355      	muls	r5, r2
 8005068:	460e      	mov	r6, r1
 800506a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800506e:	f000 f979 	bl	8005364 <_malloc_r>
 8005072:	4604      	mov	r4, r0
 8005074:	b140      	cbz	r0, 8005088 <__sfmoreglue+0x28>
 8005076:	2100      	movs	r1, #0
 8005078:	e9c0 1600 	strd	r1, r6, [r0]
 800507c:	300c      	adds	r0, #12
 800507e:	60a0      	str	r0, [r4, #8]
 8005080:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005084:	f7ff fdc2 	bl	8004c0c <memset>
 8005088:	4620      	mov	r0, r4
 800508a:	bd70      	pop	{r4, r5, r6, pc}

0800508c <__sfp_lock_acquire>:
 800508c:	4801      	ldr	r0, [pc, #4]	; (8005094 <__sfp_lock_acquire+0x8>)
 800508e:	f000 b8b3 	b.w	80051f8 <__retarget_lock_acquire_recursive>
 8005092:	bf00      	nop
 8005094:	20012ee0 	.word	0x20012ee0

08005098 <__sfp_lock_release>:
 8005098:	4801      	ldr	r0, [pc, #4]	; (80050a0 <__sfp_lock_release+0x8>)
 800509a:	f000 b8ae 	b.w	80051fa <__retarget_lock_release_recursive>
 800509e:	bf00      	nop
 80050a0:	20012ee0 	.word	0x20012ee0

080050a4 <__sinit_lock_acquire>:
 80050a4:	4801      	ldr	r0, [pc, #4]	; (80050ac <__sinit_lock_acquire+0x8>)
 80050a6:	f000 b8a7 	b.w	80051f8 <__retarget_lock_acquire_recursive>
 80050aa:	bf00      	nop
 80050ac:	20012edb 	.word	0x20012edb

080050b0 <__sinit_lock_release>:
 80050b0:	4801      	ldr	r0, [pc, #4]	; (80050b8 <__sinit_lock_release+0x8>)
 80050b2:	f000 b8a2 	b.w	80051fa <__retarget_lock_release_recursive>
 80050b6:	bf00      	nop
 80050b8:	20012edb 	.word	0x20012edb

080050bc <__sinit>:
 80050bc:	b510      	push	{r4, lr}
 80050be:	4604      	mov	r4, r0
 80050c0:	f7ff fff0 	bl	80050a4 <__sinit_lock_acquire>
 80050c4:	69a3      	ldr	r3, [r4, #24]
 80050c6:	b11b      	cbz	r3, 80050d0 <__sinit+0x14>
 80050c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050cc:	f7ff bff0 	b.w	80050b0 <__sinit_lock_release>
 80050d0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80050d4:	6523      	str	r3, [r4, #80]	; 0x50
 80050d6:	4b13      	ldr	r3, [pc, #76]	; (8005124 <__sinit+0x68>)
 80050d8:	4a13      	ldr	r2, [pc, #76]	; (8005128 <__sinit+0x6c>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	62a2      	str	r2, [r4, #40]	; 0x28
 80050de:	42a3      	cmp	r3, r4
 80050e0:	bf04      	itt	eq
 80050e2:	2301      	moveq	r3, #1
 80050e4:	61a3      	streq	r3, [r4, #24]
 80050e6:	4620      	mov	r0, r4
 80050e8:	f000 f820 	bl	800512c <__sfp>
 80050ec:	6060      	str	r0, [r4, #4]
 80050ee:	4620      	mov	r0, r4
 80050f0:	f000 f81c 	bl	800512c <__sfp>
 80050f4:	60a0      	str	r0, [r4, #8]
 80050f6:	4620      	mov	r0, r4
 80050f8:	f000 f818 	bl	800512c <__sfp>
 80050fc:	2200      	movs	r2, #0
 80050fe:	60e0      	str	r0, [r4, #12]
 8005100:	2104      	movs	r1, #4
 8005102:	6860      	ldr	r0, [r4, #4]
 8005104:	f7ff ff82 	bl	800500c <std>
 8005108:	68a0      	ldr	r0, [r4, #8]
 800510a:	2201      	movs	r2, #1
 800510c:	2109      	movs	r1, #9
 800510e:	f7ff ff7d 	bl	800500c <std>
 8005112:	68e0      	ldr	r0, [r4, #12]
 8005114:	2202      	movs	r2, #2
 8005116:	2112      	movs	r1, #18
 8005118:	f7ff ff78 	bl	800500c <std>
 800511c:	2301      	movs	r3, #1
 800511e:	61a3      	str	r3, [r4, #24]
 8005120:	e7d2      	b.n	80050c8 <__sinit+0xc>
 8005122:	bf00      	nop
 8005124:	0800564c 	.word	0x0800564c
 8005128:	08005055 	.word	0x08005055

0800512c <__sfp>:
 800512c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800512e:	4607      	mov	r7, r0
 8005130:	f7ff ffac 	bl	800508c <__sfp_lock_acquire>
 8005134:	4b1e      	ldr	r3, [pc, #120]	; (80051b0 <__sfp+0x84>)
 8005136:	681e      	ldr	r6, [r3, #0]
 8005138:	69b3      	ldr	r3, [r6, #24]
 800513a:	b913      	cbnz	r3, 8005142 <__sfp+0x16>
 800513c:	4630      	mov	r0, r6
 800513e:	f7ff ffbd 	bl	80050bc <__sinit>
 8005142:	3648      	adds	r6, #72	; 0x48
 8005144:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005148:	3b01      	subs	r3, #1
 800514a:	d503      	bpl.n	8005154 <__sfp+0x28>
 800514c:	6833      	ldr	r3, [r6, #0]
 800514e:	b30b      	cbz	r3, 8005194 <__sfp+0x68>
 8005150:	6836      	ldr	r6, [r6, #0]
 8005152:	e7f7      	b.n	8005144 <__sfp+0x18>
 8005154:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005158:	b9d5      	cbnz	r5, 8005190 <__sfp+0x64>
 800515a:	4b16      	ldr	r3, [pc, #88]	; (80051b4 <__sfp+0x88>)
 800515c:	60e3      	str	r3, [r4, #12]
 800515e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005162:	6665      	str	r5, [r4, #100]	; 0x64
 8005164:	f000 f847 	bl	80051f6 <__retarget_lock_init_recursive>
 8005168:	f7ff ff96 	bl	8005098 <__sfp_lock_release>
 800516c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005170:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005174:	6025      	str	r5, [r4, #0]
 8005176:	61a5      	str	r5, [r4, #24]
 8005178:	2208      	movs	r2, #8
 800517a:	4629      	mov	r1, r5
 800517c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005180:	f7ff fd44 	bl	8004c0c <memset>
 8005184:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005188:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800518c:	4620      	mov	r0, r4
 800518e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005190:	3468      	adds	r4, #104	; 0x68
 8005192:	e7d9      	b.n	8005148 <__sfp+0x1c>
 8005194:	2104      	movs	r1, #4
 8005196:	4638      	mov	r0, r7
 8005198:	f7ff ff62 	bl	8005060 <__sfmoreglue>
 800519c:	4604      	mov	r4, r0
 800519e:	6030      	str	r0, [r6, #0]
 80051a0:	2800      	cmp	r0, #0
 80051a2:	d1d5      	bne.n	8005150 <__sfp+0x24>
 80051a4:	f7ff ff78 	bl	8005098 <__sfp_lock_release>
 80051a8:	230c      	movs	r3, #12
 80051aa:	603b      	str	r3, [r7, #0]
 80051ac:	e7ee      	b.n	800518c <__sfp+0x60>
 80051ae:	bf00      	nop
 80051b0:	0800564c 	.word	0x0800564c
 80051b4:	ffff0001 	.word	0xffff0001

080051b8 <_fwalk_reent>:
 80051b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051bc:	4606      	mov	r6, r0
 80051be:	4688      	mov	r8, r1
 80051c0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80051c4:	2700      	movs	r7, #0
 80051c6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80051ca:	f1b9 0901 	subs.w	r9, r9, #1
 80051ce:	d505      	bpl.n	80051dc <_fwalk_reent+0x24>
 80051d0:	6824      	ldr	r4, [r4, #0]
 80051d2:	2c00      	cmp	r4, #0
 80051d4:	d1f7      	bne.n	80051c6 <_fwalk_reent+0xe>
 80051d6:	4638      	mov	r0, r7
 80051d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051dc:	89ab      	ldrh	r3, [r5, #12]
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d907      	bls.n	80051f2 <_fwalk_reent+0x3a>
 80051e2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051e6:	3301      	adds	r3, #1
 80051e8:	d003      	beq.n	80051f2 <_fwalk_reent+0x3a>
 80051ea:	4629      	mov	r1, r5
 80051ec:	4630      	mov	r0, r6
 80051ee:	47c0      	blx	r8
 80051f0:	4307      	orrs	r7, r0
 80051f2:	3568      	adds	r5, #104	; 0x68
 80051f4:	e7e9      	b.n	80051ca <_fwalk_reent+0x12>

080051f6 <__retarget_lock_init_recursive>:
 80051f6:	4770      	bx	lr

080051f8 <__retarget_lock_acquire_recursive>:
 80051f8:	4770      	bx	lr

080051fa <__retarget_lock_release_recursive>:
 80051fa:	4770      	bx	lr

080051fc <__swhatbuf_r>:
 80051fc:	b570      	push	{r4, r5, r6, lr}
 80051fe:	460e      	mov	r6, r1
 8005200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005204:	2900      	cmp	r1, #0
 8005206:	b096      	sub	sp, #88	; 0x58
 8005208:	4614      	mov	r4, r2
 800520a:	461d      	mov	r5, r3
 800520c:	da07      	bge.n	800521e <__swhatbuf_r+0x22>
 800520e:	2300      	movs	r3, #0
 8005210:	602b      	str	r3, [r5, #0]
 8005212:	89b3      	ldrh	r3, [r6, #12]
 8005214:	061a      	lsls	r2, r3, #24
 8005216:	d410      	bmi.n	800523a <__swhatbuf_r+0x3e>
 8005218:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800521c:	e00e      	b.n	800523c <__swhatbuf_r+0x40>
 800521e:	466a      	mov	r2, sp
 8005220:	f000 f970 	bl	8005504 <_fstat_r>
 8005224:	2800      	cmp	r0, #0
 8005226:	dbf2      	blt.n	800520e <__swhatbuf_r+0x12>
 8005228:	9a01      	ldr	r2, [sp, #4]
 800522a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800522e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005232:	425a      	negs	r2, r3
 8005234:	415a      	adcs	r2, r3
 8005236:	602a      	str	r2, [r5, #0]
 8005238:	e7ee      	b.n	8005218 <__swhatbuf_r+0x1c>
 800523a:	2340      	movs	r3, #64	; 0x40
 800523c:	2000      	movs	r0, #0
 800523e:	6023      	str	r3, [r4, #0]
 8005240:	b016      	add	sp, #88	; 0x58
 8005242:	bd70      	pop	{r4, r5, r6, pc}

08005244 <__smakebuf_r>:
 8005244:	898b      	ldrh	r3, [r1, #12]
 8005246:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005248:	079d      	lsls	r5, r3, #30
 800524a:	4606      	mov	r6, r0
 800524c:	460c      	mov	r4, r1
 800524e:	d507      	bpl.n	8005260 <__smakebuf_r+0x1c>
 8005250:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005254:	6023      	str	r3, [r4, #0]
 8005256:	6123      	str	r3, [r4, #16]
 8005258:	2301      	movs	r3, #1
 800525a:	6163      	str	r3, [r4, #20]
 800525c:	b002      	add	sp, #8
 800525e:	bd70      	pop	{r4, r5, r6, pc}
 8005260:	ab01      	add	r3, sp, #4
 8005262:	466a      	mov	r2, sp
 8005264:	f7ff ffca 	bl	80051fc <__swhatbuf_r>
 8005268:	9900      	ldr	r1, [sp, #0]
 800526a:	4605      	mov	r5, r0
 800526c:	4630      	mov	r0, r6
 800526e:	f000 f879 	bl	8005364 <_malloc_r>
 8005272:	b948      	cbnz	r0, 8005288 <__smakebuf_r+0x44>
 8005274:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005278:	059a      	lsls	r2, r3, #22
 800527a:	d4ef      	bmi.n	800525c <__smakebuf_r+0x18>
 800527c:	f023 0303 	bic.w	r3, r3, #3
 8005280:	f043 0302 	orr.w	r3, r3, #2
 8005284:	81a3      	strh	r3, [r4, #12]
 8005286:	e7e3      	b.n	8005250 <__smakebuf_r+0xc>
 8005288:	4b0d      	ldr	r3, [pc, #52]	; (80052c0 <__smakebuf_r+0x7c>)
 800528a:	62b3      	str	r3, [r6, #40]	; 0x28
 800528c:	89a3      	ldrh	r3, [r4, #12]
 800528e:	6020      	str	r0, [r4, #0]
 8005290:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005294:	81a3      	strh	r3, [r4, #12]
 8005296:	9b00      	ldr	r3, [sp, #0]
 8005298:	6163      	str	r3, [r4, #20]
 800529a:	9b01      	ldr	r3, [sp, #4]
 800529c:	6120      	str	r0, [r4, #16]
 800529e:	b15b      	cbz	r3, 80052b8 <__smakebuf_r+0x74>
 80052a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052a4:	4630      	mov	r0, r6
 80052a6:	f000 f93f 	bl	8005528 <_isatty_r>
 80052aa:	b128      	cbz	r0, 80052b8 <__smakebuf_r+0x74>
 80052ac:	89a3      	ldrh	r3, [r4, #12]
 80052ae:	f023 0303 	bic.w	r3, r3, #3
 80052b2:	f043 0301 	orr.w	r3, r3, #1
 80052b6:	81a3      	strh	r3, [r4, #12]
 80052b8:	89a0      	ldrh	r0, [r4, #12]
 80052ba:	4305      	orrs	r5, r0
 80052bc:	81a5      	strh	r5, [r4, #12]
 80052be:	e7cd      	b.n	800525c <__smakebuf_r+0x18>
 80052c0:	08005055 	.word	0x08005055

080052c4 <_free_r>:
 80052c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80052c6:	2900      	cmp	r1, #0
 80052c8:	d048      	beq.n	800535c <_free_r+0x98>
 80052ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052ce:	9001      	str	r0, [sp, #4]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f1a1 0404 	sub.w	r4, r1, #4
 80052d6:	bfb8      	it	lt
 80052d8:	18e4      	addlt	r4, r4, r3
 80052da:	f000 f947 	bl	800556c <__malloc_lock>
 80052de:	4a20      	ldr	r2, [pc, #128]	; (8005360 <_free_r+0x9c>)
 80052e0:	9801      	ldr	r0, [sp, #4]
 80052e2:	6813      	ldr	r3, [r2, #0]
 80052e4:	4615      	mov	r5, r2
 80052e6:	b933      	cbnz	r3, 80052f6 <_free_r+0x32>
 80052e8:	6063      	str	r3, [r4, #4]
 80052ea:	6014      	str	r4, [r2, #0]
 80052ec:	b003      	add	sp, #12
 80052ee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80052f2:	f000 b941 	b.w	8005578 <__malloc_unlock>
 80052f6:	42a3      	cmp	r3, r4
 80052f8:	d90b      	bls.n	8005312 <_free_r+0x4e>
 80052fa:	6821      	ldr	r1, [r4, #0]
 80052fc:	1862      	adds	r2, r4, r1
 80052fe:	4293      	cmp	r3, r2
 8005300:	bf04      	itt	eq
 8005302:	681a      	ldreq	r2, [r3, #0]
 8005304:	685b      	ldreq	r3, [r3, #4]
 8005306:	6063      	str	r3, [r4, #4]
 8005308:	bf04      	itt	eq
 800530a:	1852      	addeq	r2, r2, r1
 800530c:	6022      	streq	r2, [r4, #0]
 800530e:	602c      	str	r4, [r5, #0]
 8005310:	e7ec      	b.n	80052ec <_free_r+0x28>
 8005312:	461a      	mov	r2, r3
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	b10b      	cbz	r3, 800531c <_free_r+0x58>
 8005318:	42a3      	cmp	r3, r4
 800531a:	d9fa      	bls.n	8005312 <_free_r+0x4e>
 800531c:	6811      	ldr	r1, [r2, #0]
 800531e:	1855      	adds	r5, r2, r1
 8005320:	42a5      	cmp	r5, r4
 8005322:	d10b      	bne.n	800533c <_free_r+0x78>
 8005324:	6824      	ldr	r4, [r4, #0]
 8005326:	4421      	add	r1, r4
 8005328:	1854      	adds	r4, r2, r1
 800532a:	42a3      	cmp	r3, r4
 800532c:	6011      	str	r1, [r2, #0]
 800532e:	d1dd      	bne.n	80052ec <_free_r+0x28>
 8005330:	681c      	ldr	r4, [r3, #0]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	6053      	str	r3, [r2, #4]
 8005336:	4421      	add	r1, r4
 8005338:	6011      	str	r1, [r2, #0]
 800533a:	e7d7      	b.n	80052ec <_free_r+0x28>
 800533c:	d902      	bls.n	8005344 <_free_r+0x80>
 800533e:	230c      	movs	r3, #12
 8005340:	6003      	str	r3, [r0, #0]
 8005342:	e7d3      	b.n	80052ec <_free_r+0x28>
 8005344:	6825      	ldr	r5, [r4, #0]
 8005346:	1961      	adds	r1, r4, r5
 8005348:	428b      	cmp	r3, r1
 800534a:	bf04      	itt	eq
 800534c:	6819      	ldreq	r1, [r3, #0]
 800534e:	685b      	ldreq	r3, [r3, #4]
 8005350:	6063      	str	r3, [r4, #4]
 8005352:	bf04      	itt	eq
 8005354:	1949      	addeq	r1, r1, r5
 8005356:	6021      	streq	r1, [r4, #0]
 8005358:	6054      	str	r4, [r2, #4]
 800535a:	e7c7      	b.n	80052ec <_free_r+0x28>
 800535c:	b003      	add	sp, #12
 800535e:	bd30      	pop	{r4, r5, pc}
 8005360:	20012dfc 	.word	0x20012dfc

08005364 <_malloc_r>:
 8005364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005366:	1ccd      	adds	r5, r1, #3
 8005368:	f025 0503 	bic.w	r5, r5, #3
 800536c:	3508      	adds	r5, #8
 800536e:	2d0c      	cmp	r5, #12
 8005370:	bf38      	it	cc
 8005372:	250c      	movcc	r5, #12
 8005374:	2d00      	cmp	r5, #0
 8005376:	4606      	mov	r6, r0
 8005378:	db01      	blt.n	800537e <_malloc_r+0x1a>
 800537a:	42a9      	cmp	r1, r5
 800537c:	d903      	bls.n	8005386 <_malloc_r+0x22>
 800537e:	230c      	movs	r3, #12
 8005380:	6033      	str	r3, [r6, #0]
 8005382:	2000      	movs	r0, #0
 8005384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005386:	f000 f8f1 	bl	800556c <__malloc_lock>
 800538a:	4921      	ldr	r1, [pc, #132]	; (8005410 <_malloc_r+0xac>)
 800538c:	680a      	ldr	r2, [r1, #0]
 800538e:	4614      	mov	r4, r2
 8005390:	b99c      	cbnz	r4, 80053ba <_malloc_r+0x56>
 8005392:	4f20      	ldr	r7, [pc, #128]	; (8005414 <_malloc_r+0xb0>)
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	b923      	cbnz	r3, 80053a2 <_malloc_r+0x3e>
 8005398:	4621      	mov	r1, r4
 800539a:	4630      	mov	r0, r6
 800539c:	f000 f83c 	bl	8005418 <_sbrk_r>
 80053a0:	6038      	str	r0, [r7, #0]
 80053a2:	4629      	mov	r1, r5
 80053a4:	4630      	mov	r0, r6
 80053a6:	f000 f837 	bl	8005418 <_sbrk_r>
 80053aa:	1c43      	adds	r3, r0, #1
 80053ac:	d123      	bne.n	80053f6 <_malloc_r+0x92>
 80053ae:	230c      	movs	r3, #12
 80053b0:	6033      	str	r3, [r6, #0]
 80053b2:	4630      	mov	r0, r6
 80053b4:	f000 f8e0 	bl	8005578 <__malloc_unlock>
 80053b8:	e7e3      	b.n	8005382 <_malloc_r+0x1e>
 80053ba:	6823      	ldr	r3, [r4, #0]
 80053bc:	1b5b      	subs	r3, r3, r5
 80053be:	d417      	bmi.n	80053f0 <_malloc_r+0x8c>
 80053c0:	2b0b      	cmp	r3, #11
 80053c2:	d903      	bls.n	80053cc <_malloc_r+0x68>
 80053c4:	6023      	str	r3, [r4, #0]
 80053c6:	441c      	add	r4, r3
 80053c8:	6025      	str	r5, [r4, #0]
 80053ca:	e004      	b.n	80053d6 <_malloc_r+0x72>
 80053cc:	6863      	ldr	r3, [r4, #4]
 80053ce:	42a2      	cmp	r2, r4
 80053d0:	bf0c      	ite	eq
 80053d2:	600b      	streq	r3, [r1, #0]
 80053d4:	6053      	strne	r3, [r2, #4]
 80053d6:	4630      	mov	r0, r6
 80053d8:	f000 f8ce 	bl	8005578 <__malloc_unlock>
 80053dc:	f104 000b 	add.w	r0, r4, #11
 80053e0:	1d23      	adds	r3, r4, #4
 80053e2:	f020 0007 	bic.w	r0, r0, #7
 80053e6:	1ac2      	subs	r2, r0, r3
 80053e8:	d0cc      	beq.n	8005384 <_malloc_r+0x20>
 80053ea:	1a1b      	subs	r3, r3, r0
 80053ec:	50a3      	str	r3, [r4, r2]
 80053ee:	e7c9      	b.n	8005384 <_malloc_r+0x20>
 80053f0:	4622      	mov	r2, r4
 80053f2:	6864      	ldr	r4, [r4, #4]
 80053f4:	e7cc      	b.n	8005390 <_malloc_r+0x2c>
 80053f6:	1cc4      	adds	r4, r0, #3
 80053f8:	f024 0403 	bic.w	r4, r4, #3
 80053fc:	42a0      	cmp	r0, r4
 80053fe:	d0e3      	beq.n	80053c8 <_malloc_r+0x64>
 8005400:	1a21      	subs	r1, r4, r0
 8005402:	4630      	mov	r0, r6
 8005404:	f000 f808 	bl	8005418 <_sbrk_r>
 8005408:	3001      	adds	r0, #1
 800540a:	d1dd      	bne.n	80053c8 <_malloc_r+0x64>
 800540c:	e7cf      	b.n	80053ae <_malloc_r+0x4a>
 800540e:	bf00      	nop
 8005410:	20012dfc 	.word	0x20012dfc
 8005414:	20012e00 	.word	0x20012e00

08005418 <_sbrk_r>:
 8005418:	b538      	push	{r3, r4, r5, lr}
 800541a:	4d06      	ldr	r5, [pc, #24]	; (8005434 <_sbrk_r+0x1c>)
 800541c:	2300      	movs	r3, #0
 800541e:	4604      	mov	r4, r0
 8005420:	4608      	mov	r0, r1
 8005422:	602b      	str	r3, [r5, #0]
 8005424:	f000 f8c0 	bl	80055a8 <_sbrk>
 8005428:	1c43      	adds	r3, r0, #1
 800542a:	d102      	bne.n	8005432 <_sbrk_r+0x1a>
 800542c:	682b      	ldr	r3, [r5, #0]
 800542e:	b103      	cbz	r3, 8005432 <_sbrk_r+0x1a>
 8005430:	6023      	str	r3, [r4, #0]
 8005432:	bd38      	pop	{r3, r4, r5, pc}
 8005434:	20012ee4 	.word	0x20012ee4

08005438 <__sread>:
 8005438:	b510      	push	{r4, lr}
 800543a:	460c      	mov	r4, r1
 800543c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005440:	f000 f8a0 	bl	8005584 <_read_r>
 8005444:	2800      	cmp	r0, #0
 8005446:	bfab      	itete	ge
 8005448:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800544a:	89a3      	ldrhlt	r3, [r4, #12]
 800544c:	181b      	addge	r3, r3, r0
 800544e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005452:	bfac      	ite	ge
 8005454:	6563      	strge	r3, [r4, #84]	; 0x54
 8005456:	81a3      	strhlt	r3, [r4, #12]
 8005458:	bd10      	pop	{r4, pc}

0800545a <__swrite>:
 800545a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800545e:	461f      	mov	r7, r3
 8005460:	898b      	ldrh	r3, [r1, #12]
 8005462:	05db      	lsls	r3, r3, #23
 8005464:	4605      	mov	r5, r0
 8005466:	460c      	mov	r4, r1
 8005468:	4616      	mov	r6, r2
 800546a:	d505      	bpl.n	8005478 <__swrite+0x1e>
 800546c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005470:	2302      	movs	r3, #2
 8005472:	2200      	movs	r2, #0
 8005474:	f000 f868 	bl	8005548 <_lseek_r>
 8005478:	89a3      	ldrh	r3, [r4, #12]
 800547a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800547e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005482:	81a3      	strh	r3, [r4, #12]
 8005484:	4632      	mov	r2, r6
 8005486:	463b      	mov	r3, r7
 8005488:	4628      	mov	r0, r5
 800548a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800548e:	f000 b817 	b.w	80054c0 <_write_r>

08005492 <__sseek>:
 8005492:	b510      	push	{r4, lr}
 8005494:	460c      	mov	r4, r1
 8005496:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800549a:	f000 f855 	bl	8005548 <_lseek_r>
 800549e:	1c43      	adds	r3, r0, #1
 80054a0:	89a3      	ldrh	r3, [r4, #12]
 80054a2:	bf15      	itete	ne
 80054a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80054a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80054aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80054ae:	81a3      	strheq	r3, [r4, #12]
 80054b0:	bf18      	it	ne
 80054b2:	81a3      	strhne	r3, [r4, #12]
 80054b4:	bd10      	pop	{r4, pc}

080054b6 <__sclose>:
 80054b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054ba:	f000 b813 	b.w	80054e4 <_close_r>
	...

080054c0 <_write_r>:
 80054c0:	b538      	push	{r3, r4, r5, lr}
 80054c2:	4d07      	ldr	r5, [pc, #28]	; (80054e0 <_write_r+0x20>)
 80054c4:	4604      	mov	r4, r0
 80054c6:	4608      	mov	r0, r1
 80054c8:	4611      	mov	r1, r2
 80054ca:	2200      	movs	r2, #0
 80054cc:	602a      	str	r2, [r5, #0]
 80054ce:	461a      	mov	r2, r3
 80054d0:	f7fb fadb 	bl	8000a8a <_write>
 80054d4:	1c43      	adds	r3, r0, #1
 80054d6:	d102      	bne.n	80054de <_write_r+0x1e>
 80054d8:	682b      	ldr	r3, [r5, #0]
 80054da:	b103      	cbz	r3, 80054de <_write_r+0x1e>
 80054dc:	6023      	str	r3, [r4, #0]
 80054de:	bd38      	pop	{r3, r4, r5, pc}
 80054e0:	20012ee4 	.word	0x20012ee4

080054e4 <_close_r>:
 80054e4:	b538      	push	{r3, r4, r5, lr}
 80054e6:	4d06      	ldr	r5, [pc, #24]	; (8005500 <_close_r+0x1c>)
 80054e8:	2300      	movs	r3, #0
 80054ea:	4604      	mov	r4, r0
 80054ec:	4608      	mov	r0, r1
 80054ee:	602b      	str	r3, [r5, #0]
 80054f0:	f7fb fae7 	bl	8000ac2 <_close>
 80054f4:	1c43      	adds	r3, r0, #1
 80054f6:	d102      	bne.n	80054fe <_close_r+0x1a>
 80054f8:	682b      	ldr	r3, [r5, #0]
 80054fa:	b103      	cbz	r3, 80054fe <_close_r+0x1a>
 80054fc:	6023      	str	r3, [r4, #0]
 80054fe:	bd38      	pop	{r3, r4, r5, pc}
 8005500:	20012ee4 	.word	0x20012ee4

08005504 <_fstat_r>:
 8005504:	b538      	push	{r3, r4, r5, lr}
 8005506:	4d07      	ldr	r5, [pc, #28]	; (8005524 <_fstat_r+0x20>)
 8005508:	2300      	movs	r3, #0
 800550a:	4604      	mov	r4, r0
 800550c:	4608      	mov	r0, r1
 800550e:	4611      	mov	r1, r2
 8005510:	602b      	str	r3, [r5, #0]
 8005512:	f7fb fae2 	bl	8000ada <_fstat>
 8005516:	1c43      	adds	r3, r0, #1
 8005518:	d102      	bne.n	8005520 <_fstat_r+0x1c>
 800551a:	682b      	ldr	r3, [r5, #0]
 800551c:	b103      	cbz	r3, 8005520 <_fstat_r+0x1c>
 800551e:	6023      	str	r3, [r4, #0]
 8005520:	bd38      	pop	{r3, r4, r5, pc}
 8005522:	bf00      	nop
 8005524:	20012ee4 	.word	0x20012ee4

08005528 <_isatty_r>:
 8005528:	b538      	push	{r3, r4, r5, lr}
 800552a:	4d06      	ldr	r5, [pc, #24]	; (8005544 <_isatty_r+0x1c>)
 800552c:	2300      	movs	r3, #0
 800552e:	4604      	mov	r4, r0
 8005530:	4608      	mov	r0, r1
 8005532:	602b      	str	r3, [r5, #0]
 8005534:	f7fb fae1 	bl	8000afa <_isatty>
 8005538:	1c43      	adds	r3, r0, #1
 800553a:	d102      	bne.n	8005542 <_isatty_r+0x1a>
 800553c:	682b      	ldr	r3, [r5, #0]
 800553e:	b103      	cbz	r3, 8005542 <_isatty_r+0x1a>
 8005540:	6023      	str	r3, [r4, #0]
 8005542:	bd38      	pop	{r3, r4, r5, pc}
 8005544:	20012ee4 	.word	0x20012ee4

08005548 <_lseek_r>:
 8005548:	b538      	push	{r3, r4, r5, lr}
 800554a:	4d07      	ldr	r5, [pc, #28]	; (8005568 <_lseek_r+0x20>)
 800554c:	4604      	mov	r4, r0
 800554e:	4608      	mov	r0, r1
 8005550:	4611      	mov	r1, r2
 8005552:	2200      	movs	r2, #0
 8005554:	602a      	str	r2, [r5, #0]
 8005556:	461a      	mov	r2, r3
 8005558:	f7fb fada 	bl	8000b10 <_lseek>
 800555c:	1c43      	adds	r3, r0, #1
 800555e:	d102      	bne.n	8005566 <_lseek_r+0x1e>
 8005560:	682b      	ldr	r3, [r5, #0]
 8005562:	b103      	cbz	r3, 8005566 <_lseek_r+0x1e>
 8005564:	6023      	str	r3, [r4, #0]
 8005566:	bd38      	pop	{r3, r4, r5, pc}
 8005568:	20012ee4 	.word	0x20012ee4

0800556c <__malloc_lock>:
 800556c:	4801      	ldr	r0, [pc, #4]	; (8005574 <__malloc_lock+0x8>)
 800556e:	f7ff be43 	b.w	80051f8 <__retarget_lock_acquire_recursive>
 8005572:	bf00      	nop
 8005574:	20012edc 	.word	0x20012edc

08005578 <__malloc_unlock>:
 8005578:	4801      	ldr	r0, [pc, #4]	; (8005580 <__malloc_unlock+0x8>)
 800557a:	f7ff be3e 	b.w	80051fa <__retarget_lock_release_recursive>
 800557e:	bf00      	nop
 8005580:	20012edc 	.word	0x20012edc

08005584 <_read_r>:
 8005584:	b538      	push	{r3, r4, r5, lr}
 8005586:	4d07      	ldr	r5, [pc, #28]	; (80055a4 <_read_r+0x20>)
 8005588:	4604      	mov	r4, r0
 800558a:	4608      	mov	r0, r1
 800558c:	4611      	mov	r1, r2
 800558e:	2200      	movs	r2, #0
 8005590:	602a      	str	r2, [r5, #0]
 8005592:	461a      	mov	r2, r3
 8005594:	f7fb fa5c 	bl	8000a50 <_read>
 8005598:	1c43      	adds	r3, r0, #1
 800559a:	d102      	bne.n	80055a2 <_read_r+0x1e>
 800559c:	682b      	ldr	r3, [r5, #0]
 800559e:	b103      	cbz	r3, 80055a2 <_read_r+0x1e>
 80055a0:	6023      	str	r3, [r4, #0]
 80055a2:	bd38      	pop	{r3, r4, r5, pc}
 80055a4:	20012ee4 	.word	0x20012ee4

080055a8 <_sbrk>:
 80055a8:	4b04      	ldr	r3, [pc, #16]	; (80055bc <_sbrk+0x14>)
 80055aa:	6819      	ldr	r1, [r3, #0]
 80055ac:	4602      	mov	r2, r0
 80055ae:	b909      	cbnz	r1, 80055b4 <_sbrk+0xc>
 80055b0:	4903      	ldr	r1, [pc, #12]	; (80055c0 <_sbrk+0x18>)
 80055b2:	6019      	str	r1, [r3, #0]
 80055b4:	6818      	ldr	r0, [r3, #0]
 80055b6:	4402      	add	r2, r0
 80055b8:	601a      	str	r2, [r3, #0]
 80055ba:	4770      	bx	lr
 80055bc:	20012e04 	.word	0x20012e04
 80055c0:	20012ee8 	.word	0x20012ee8

080055c4 <_init>:
 80055c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055c6:	bf00      	nop
 80055c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055ca:	bc08      	pop	{r3}
 80055cc:	469e      	mov	lr, r3
 80055ce:	4770      	bx	lr

080055d0 <_fini>:
 80055d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055d2:	bf00      	nop
 80055d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055d6:	bc08      	pop	{r3}
 80055d8:	469e      	mov	lr, r3
 80055da:	4770      	bx	lr
