<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>EDECR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">EDECR, External Debug Execution Control Register</h1><p>The EDECR characteristics are:</p><h2>Purpose</h2>
          <p>Controls Halting debug events.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>SLK</th><th>Default</th></tr><tr><td>RO</td><td>RW</td></tr></table><h2>Configuration</h2><p>EDECR is in the Debug power domain.
      Some or all RW fields of this register have defined reset values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.</p><h2>Attributes</h2>
          <p>EDECR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The EDECR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#SS">SS</a></td><td class="lr" colspan="1"><a href="#RCE">RCE</a></td><td class="lr" colspan="1"><a href="#OSUCE">OSUCE</a></td></tr></tbody></table><h4 id="0">
                Bits [31:3]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="SS">SS, bit [2]
              </h4>
              <p>Halting step enable. Possible values of this field are:</p>
            <table class="valuetable"><tr><th>SS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Halting step debug event disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Halting step debug event enabled.</p>
                </td></tr></table>
              <p>If the value of EDECR.SS is changed when the PE is in Non-debug state, behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> as described in <span class="xref">'Changing the value of EDECR.SS when not in Debug state' in the ARM ARM, section H3.2.5</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="RCE">RCE, bit [1]
              </h4>
              <p>Reset Catch enable. Possible values of this field are:</p>
            <table class="valuetable"><tr><th>RCE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Reset Catch debug event disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Reset Catch debug event enabled.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="OSUCE">OSUCE, bit [0]
              </h4>
              <p>OS Unlock Catch enabled. Possible values of this field are:</p>
            <table class="valuetable"><tr><th>OSUCE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>OS Unlock Catch debug event disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>OS Unlock Catch debug event enabled.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h2>Accessing the EDECR</h2><p>EDECR can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>Debug</td><td>
          <span class="hexnumber">0x024</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
