#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x559cb6115fb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x559cb6116140 .scope module, "rhs_tb" "rhs_tb" 3 3;
 .timescale -9 -12;
P_0x559cb61144b0 .param/l "WIDTH" 1 3 4, +C4<00000000000000000000000000001000>;
v0x559cb613a840_0 .var "clk", 0 0;
v0x559cb613a900_0 .var "lhs_in", 7 0;
v0x559cb613a9d0_0 .var/str "opname";
v0x559cb613aaa0_0 .var "reset", 0 0;
v0x559cb613ab40_0 .var "rhs_in", 7 0;
v0x559cb613ac50_0 .var "rhs_op", 3 0;
v0x559cb613ad20_0 .net "rhs_out", 7 0, v0x559cb613a590_0;  1 drivers
S_0x559cb60d8ef0 .scope task, "assert_operation" "assert_operation" 3 23, 3 23 0, S_0x559cb6116140;
 .timescale -9 -12;
v0x559cb60dae50_0 .var "expected", 7 0;
TD_rhs_tb.assert_operation ;
    %load/vec4 v0x559cb613ad20_0;
    %load/vec4 v0x559cb60dae50_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 25 "$display", "%10s (%b), lhs: %8b, rhs: %8b, out: %8b exp: %8b OK", v0x559cb613a9d0_0, v0x559cb613ac50_0, v0x559cb613a900_0, v0x559cb613ab40_0, v0x559cb613ad20_0, v0x559cb60dae50_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 26 "$error", "%10s (%b), lhs: %8b, rhs: %8b, out: %8b exp: %8b NOT OK", v0x559cb613a9d0_0, v0x559cb613ac50_0, v0x559cb613a900_0, v0x559cb613ab40_0, v0x559cb613ad20_0, v0x559cb60dae50_0 {0 0 0};
T_0.1 ;
    %end;
S_0x559cb6139fc0 .scope module, "rhs1" "rhs" 3 15, 4 1 0, S_0x559cb6116140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "operation";
    .port_info 2 /INPUT 8 "lhs_in";
    .port_info 3 /INPUT 8 "rhs_in";
    .port_info 4 /OUTPUT 8 "out";
P_0x559cb613a1c0 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
v0x559cb613a2e0_0 .net "clk", 0 0, v0x559cb613a840_0;  1 drivers
v0x559cb613a3c0_0 .net "lhs_in", 7 0, v0x559cb613a900_0;  1 drivers
v0x559cb613a4a0_0 .net "operation", 3 0, v0x559cb613ac50_0;  1 drivers
v0x559cb613a590_0 .var "out", 7 0;
v0x559cb613a670_0 .net "rhs_in", 7 0, v0x559cb613ab40_0;  1 drivers
E_0x559cb6111700 .event posedge, v0x559cb613a2e0_0;
    .scope S_0x559cb6139fc0;
T_1 ;
    %wait E_0x559cb6111700;
    %load/vec4 v0x559cb613a4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.1 ;
    %load/vec4 v0x559cb613a3c0_0;
    %load/vec4 v0x559cb613a670_0;
    %or;
    %inv;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.2 ;
    %load/vec4 v0x559cb613a3c0_0;
    %load/vec4 v0x559cb613a670_0;
    %inv;
    %and;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.3 ;
    %load/vec4 v0x559cb613a670_0;
    %inv;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.4 ;
    %load/vec4 v0x559cb613a3c0_0;
    %inv;
    %load/vec4 v0x559cb613a670_0;
    %and;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.5 ;
    %load/vec4 v0x559cb613a3c0_0;
    %inv;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.6 ;
    %load/vec4 v0x559cb613a3c0_0;
    %load/vec4 v0x559cb613a670_0;
    %xor;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.7 ;
    %load/vec4 v0x559cb613a3c0_0;
    %load/vec4 v0x559cb613a670_0;
    %and;
    %inv;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.8 ;
    %load/vec4 v0x559cb613a3c0_0;
    %load/vec4 v0x559cb613a670_0;
    %and;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.9 ;
    %load/vec4 v0x559cb613a3c0_0;
    %load/vec4 v0x559cb613a670_0;
    %xor;
    %inv;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.10 ;
    %load/vec4 v0x559cb613a3c0_0;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.11 ;
    %load/vec4 v0x559cb613a3c0_0;
    %load/vec4 v0x559cb613a670_0;
    %inv;
    %or;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.12 ;
    %load/vec4 v0x559cb613a670_0;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.13 ;
    %load/vec4 v0x559cb613a3c0_0;
    %inv;
    %load/vec4 v0x559cb613a670_0;
    %or;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.14 ;
    %load/vec4 v0x559cb613a3c0_0;
    %load/vec4 v0x559cb613a670_0;
    %or;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x559cb613a590_0, 0;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x559cb6116140;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559cb613a840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559cb613aaa0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x559cb613a900_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x559cb613ab40_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0x559cb6116140;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x559cb613a840_0;
    %nor/r;
    %assign/vec4 v0x559cb613a840_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x559cb6116140;
T_4 ;
    %vpi_call/w 3 33 "$dumpfile", "rhs_tb.vcd" {0 0 0};
    %vpi_call/w 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x559cb6116140 {0 0 0};
    %delay 5000, 0;
    %delay 10000, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x559cb613a900_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x559cb613ab40_0, 0, 8;
    %delay 10000, 0;
    %pushi/str "zero";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "nor";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "A !B";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "!B Pass";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "!A B";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 68, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "!A Pass";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "XOR";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 102, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "NAND";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 119, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "AND";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "XNOR";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "A Pass";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "A + !B";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "B Pass";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "!A + B";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "OR";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 238, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %pushi/str "~zero";
    %store/str v0x559cb613a9d0_0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x559cb613ac50_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x559cb60dae50_0, 0, 8;
    %fork TD_rhs_tb.assert_operation, S_0x559cb60d8ef0;
    %join;
    %delay 10000, 0;
    %vpi_call/w 3 122 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jamon/code/ecp5/jspcpu/alu/rhs/rhs_tb.sv";
    "/home/jamon/code/ecp5/jspcpu/alu/rhs/rhs.v";
