Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 935a8892be3e456db8d07417886d6bba --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_divider_behav xil_defaultlib.test_bench_divider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench_divider
Built simulation snapshot test_bench_divider_behav
