// Seed: 3638647963
module module_0;
  reg id_1;
  assign id_1 = id_1;
  final begin : LABEL_0
    id_1 <= id_1;
    if (1) id_1 = 1'h0;
    else begin : LABEL_1
      assert (id_1 - 1) begin : LABEL_2
        id_1 = -1;
      end
    end
  end
endmodule
module module_1 #(
    parameter id_6 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire _id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [id_6 : -1 'b0 -  -1] id_16 = id_8;
endmodule
