--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2409 paths analyzed, 171 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.926ns.
--------------------------------------------------------------------------------
Slack:                  15.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.935ns (Levels of Logic = 2)
  Clock Path Skew:      0.044ns (0.786 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X0Y53.C3       net (fanout=17)       0.906   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X0Y53.CLK      Tas                   0.339   player_1_seg/ctr/M_ctr_q[15]
                                                       player_1_seg/ctr/M_ctr_q_14_rstpot
                                                       player_1_seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (1.123ns logic, 3.812ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  15.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          ctr/M_ctr_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.856ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to ctr/M_ctr_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.525   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q_18
    SLICE_X7Y45.D1       net (fanout=2)        0.960   ctr/M_ctr_q[18]
    SLICE_X7Y45.D        Tilo                  0.259   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>2
    SLICE_X4Y43.A2       net (fanout=3)        0.946   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>1
    SLICE_X4Y43.A        Tilo                  0.254   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X4Y46.A4       net (fanout=14)       1.042   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X4Y46.A        Tilo                  0.254   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.B5       net (fanout=1)        0.416   ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.CLK      Tas                   0.200   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set_rt
                                                       ctr/M_ctr_q_32
    -------------------------------------------------  ---------------------------
    Total                                      4.856ns (1.492ns logic, 3.364ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.866ns (Levels of Logic = 2)
  Clock Path Skew:      0.044ns (0.786 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X0Y53.D4       net (fanout=17)       0.837   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X0Y53.CLK      Tas                   0.339   player_1_seg/ctr/M_ctr_q[15]
                                                       player_1_seg/ctr/M_ctr_q_15_rstpot
                                                       player_1_seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.123ns logic, 3.743ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.797ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.525   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q_18
    SLICE_X7Y45.D1       net (fanout=2)        0.960   ctr/M_ctr_q[18]
    SLICE_X7Y45.D        Tilo                  0.259   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>2
    SLICE_X4Y43.A2       net (fanout=3)        0.946   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>1
    SLICE_X4Y43.A        Tilo                  0.254   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X4Y46.B3       net (fanout=14)       1.152   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X4Y46.B        Tilo                  0.254   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X4Y46.A5       net (fanout=1)        0.247   ctr/M_ctr_q_31_glue_set
    SLICE_X4Y46.CLK      Tas                   0.200   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set_rt
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (1.492ns logic, 3.305ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  15.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.768ns (Levels of Logic = 2)
  Clock Path Skew:      0.044ns (0.786 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X0Y53.B5       net (fanout=17)       0.739   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X0Y53.CLK      Tas                   0.339   player_1_seg/ctr/M_ctr_q[15]
                                                       player_1_seg/ctr/M_ctr_q_13_rstpot
                                                       player_1_seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.768ns (1.123ns logic, 3.645ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.787 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X3Y53.B5       net (fanout=17)       0.700   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X3Y53.CLK      Tas                   0.373   M_ctr_q_17
                                                       player_1_seg/ctr/M_ctr_q_17_rstpot
                                                       player_1_seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (1.157ns logic, 3.606ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  15.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.758ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.787 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X3Y53.A5       net (fanout=17)       0.695   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X3Y53.CLK      Tas                   0.373   M_ctr_q_17
                                                       player_1_seg/ctr/M_ctr_q_16_rstpot
                                                       player_1_seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.758ns (1.157ns logic, 3.601ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  15.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 2)
  Clock Path Skew:      0.044ns (0.786 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X0Y53.A6       net (fanout=17)       0.671   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X0Y53.CLK      Tas                   0.339   player_1_seg/ctr/M_ctr_q[15]
                                                       player_1_seg/ctr/M_ctr_q_12_rstpot
                                                       player_1_seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (1.123ns logic, 3.577ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 2)
  Clock Path Skew:      0.047ns (0.789 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X3Y52.C4       net (fanout=17)       0.595   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X3Y52.CLK      Tas                   0.373   player_1_seg/ctr/M_ctr_q[11]
                                                       player_1_seg/ctr/M_ctr_q_10_rstpot
                                                       player_1_seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (1.157ns logic, 3.501ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  15.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 2)
  Clock Path Skew:      0.047ns (0.789 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X3Y52.D4       net (fanout=17)       0.565   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X3Y52.CLK      Tas                   0.373   player_1_seg/ctr/M_ctr_q[11]
                                                       player_1_seg/ctr/M_ctr_q_11_rstpot
                                                       player_1_seg/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (1.157ns logic, 3.471ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  15.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.618ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.793 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X3Y50.D2       net (fanout=17)       0.555   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X3Y50.CLK      Tas                   0.373   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/M_ctr_q_3_rstpot
                                                       player_1_seg/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.618ns (1.157ns logic, 3.461ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  15.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.614ns (Levels of Logic = 2)
  Clock Path Skew:      0.049ns (0.791 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X3Y51.C4       net (fanout=17)       0.551   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X3Y51.CLK      Tas                   0.373   player_1_seg/ctr/M_ctr_q[7]
                                                       player_1_seg/ctr/M_ctr_q_6_rstpot
                                                       player_1_seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.614ns (1.157ns logic, 3.457ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  15.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          ctr/M_ctr_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.544ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.333 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to ctr/M_ctr_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.430   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q_23
    SLICE_X7Y45.D2       net (fanout=2)        0.743   ctr/M_ctr_q[23]
    SLICE_X7Y45.D        Tilo                  0.259   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>2
    SLICE_X4Y43.A2       net (fanout=3)        0.946   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>1
    SLICE_X4Y43.A        Tilo                  0.254   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X4Y46.A4       net (fanout=14)       1.042   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X4Y46.A        Tilo                  0.254   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.B5       net (fanout=1)        0.416   ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.CLK      Tas                   0.200   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set_rt
                                                       ctr/M_ctr_q_32
    -------------------------------------------------  ---------------------------
    Total                                      4.544ns (1.397ns logic, 3.147ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          ctr/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.545ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.331 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to ctr/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.525   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q_18
    SLICE_X7Y45.D1       net (fanout=2)        0.960   ctr/M_ctr_q[18]
    SLICE_X7Y45.D        Tilo                  0.259   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>2
    SLICE_X4Y43.A2       net (fanout=3)        0.946   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>1
    SLICE_X4Y43.A        Tilo                  0.254   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X7Y45.C2       net (fanout=14)       1.228   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X7Y45.CLK      Tas                   0.373   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q_25_glue_set
                                                       ctr/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (1.411ns logic, 3.134ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  15.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.584ns (Levels of Logic = 2)
  Clock Path Skew:      0.049ns (0.791 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X3Y51.D4       net (fanout=17)       0.521   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X3Y51.CLK      Tas                   0.373   player_1_seg/ctr/M_ctr_q[7]
                                                       player_1_seg/ctr/M_ctr_q_7_rstpot
                                                       player_1_seg/ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (1.157ns logic, 3.427ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  15.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.568ns (Levels of Logic = 2)
  Clock Path Skew:      0.047ns (0.789 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X3Y52.A5       net (fanout=17)       0.505   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X3Y52.CLK      Tas                   0.373   player_1_seg/ctr/M_ctr_q[11]
                                                       player_1_seg/ctr/M_ctr_q_8_rstpot
                                                       player_1_seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.568ns (1.157ns logic, 3.411ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  15.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_0 (FF)
  Destination:          ctr/M_ctr_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.518ns (Levels of Logic = 11)
  Clock Path Skew:      0.001ns (0.196 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_0 to ctr/M_ctr_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.AQ       Tcko                  0.525   M_ctr_q_0
                                                       ctr/M_ctr_q_0
    SLICE_X6Y39.A4       net (fanout=4)        0.724   M_ctr_q_0
    SLICE_X6Y39.COUT     Topcya                0.472   ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_0_rt
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y40.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y41.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y42.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y43.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X6Y44.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X6Y45.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X6Y46.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[31]
    SLICE_X6Y47.AMUX     Tcina                 0.210   M_ctr_value[15]_PWR_1_o_div_0/o<0>21
                                                       ctr/Mcount_M_ctr_q_xor<32>
    SLICE_X4Y46.A2       net (fanout=1)        0.977   ctr/Result[32]
    SLICE_X4Y46.A        Tilo                  0.254   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.B5       net (fanout=1)        0.416   ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.CLK      Tas                   0.200   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set_rt
                                                       ctr/M_ctr_q_32
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (2.298ns logic, 2.220ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack:                  15.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_2 (FF)
  Destination:          ctr/M_ctr_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_2 to ctr/M_ctr_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.BQ       Tcko                  0.525   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_2
    SLICE_X6Y39.C4       net (fanout=2)        0.867   ctr/M_ctr_q[2]
    SLICE_X6Y39.COUT     Topcyc                0.325   ctr/Mcount_M_ctr_q_cy[3]
                                                       ctr/Mcount_M_ctr_q_lut<2>_INV_0
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y40.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y41.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y42.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y43.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X6Y44.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X6Y45.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X6Y46.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[31]
    SLICE_X6Y47.AMUX     Tcina                 0.210   M_ctr_value[15]_PWR_1_o_div_0/o<0>21
                                                       ctr/Mcount_M_ctr_q_xor<32>
    SLICE_X4Y46.A2       net (fanout=1)        0.977   ctr/Result[32]
    SLICE_X4Y46.A        Tilo                  0.254   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.B5       net (fanout=1)        0.416   ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.CLK      Tas                   0.200   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set_rt
                                                       ctr/M_ctr_q_32
    -------------------------------------------------  ---------------------------
    Total                                      4.514ns (2.151ns logic, 2.363ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack:                  15.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          ctr/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.503ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.195 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to ctr/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.525   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q_18
    SLICE_X7Y45.D1       net (fanout=2)        0.960   ctr/M_ctr_q[18]
    SLICE_X7Y45.D        Tilo                  0.259   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>2
    SLICE_X4Y43.A2       net (fanout=3)        0.946   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>1
    SLICE_X4Y43.A        Tilo                  0.254   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X4Y45.B2       net (fanout=14)       1.220   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X4Y45.CLK      Tas                   0.339   M_ctr_value[1]
                                                       ctr/M_ctr_q_27_glue_set
                                                       ctr/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.503ns (1.377ns logic, 3.126ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.485ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.333 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.430   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q_23
    SLICE_X7Y45.D2       net (fanout=2)        0.743   ctr/M_ctr_q[23]
    SLICE_X7Y45.D        Tilo                  0.259   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>2
    SLICE_X4Y43.A2       net (fanout=3)        0.946   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>1
    SLICE_X4Y43.A        Tilo                  0.254   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X4Y46.B3       net (fanout=14)       1.152   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X4Y46.B        Tilo                  0.254   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X4Y46.A5       net (fanout=1)        0.247   ctr/M_ctr_q_31_glue_set
    SLICE_X4Y46.CLK      Tas                   0.200   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set_rt
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (1.397ns logic, 3.088ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  15.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_30_1 (FF)
  Destination:          ctr/M_ctr_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.478ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_30_1 to ctr/M_ctr_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.AMUX     Tshcko                0.518   M_ctr_value[4]
                                                       ctr/M_ctr_q_30_1
    SLICE_X4Y46.C3       net (fanout=1)        0.560   ctr/M_ctr_q_30_1
    SLICE_X4Y46.C        Tilo                  0.255   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>6
    SLICE_X4Y43.A1       net (fanout=3)        0.979   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>5
    SLICE_X4Y43.A        Tilo                  0.254   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X4Y46.A4       net (fanout=14)       1.042   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X4Y46.A        Tilo                  0.254   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.B5       net (fanout=1)        0.416   ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.CLK      Tas                   0.200   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set_rt
                                                       ctr/M_ctr_q_32
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (1.481ns logic, 2.997ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  15.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 2)
  Clock Path Skew:      0.049ns (0.791 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X3Y51.B5       net (fanout=17)       0.466   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X3Y51.CLK      Tas                   0.373   player_1_seg/ctr/M_ctr_q[7]
                                                       player_1_seg/ctr/M_ctr_q_5_rstpot
                                                       player_1_seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (1.157ns logic, 3.372ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  15.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.524ns (Levels of Logic = 2)
  Clock Path Skew:      0.049ns (0.791 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X3Y51.A5       net (fanout=17)       0.461   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X3Y51.CLK      Tas                   0.373   player_1_seg/ctr/M_ctr_q[7]
                                                       player_1_seg/ctr/M_ctr_q_4_rstpot
                                                       player_1_seg/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.157ns logic, 3.367ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  15.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_1 (FF)
  Destination:          ctr/M_ctr_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.457ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_1 to ctr/M_ctr_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_1
    SLICE_X6Y39.B5       net (fanout=2)        0.687   ctr/M_ctr_q[1]
    SLICE_X6Y39.COUT     Topcyb                0.448   ctr/Mcount_M_ctr_q_cy[3]
                                                       ctr/Mcount_M_ctr_q_lut<1>_INV_0
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y40.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y41.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y42.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y43.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X6Y44.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X6Y45.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X6Y46.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[31]
    SLICE_X6Y47.AMUX     Tcina                 0.210   M_ctr_value[15]_PWR_1_o_div_0/o<0>21
                                                       ctr/Mcount_M_ctr_q_xor<32>
    SLICE_X4Y46.A2       net (fanout=1)        0.977   ctr/Result[32]
    SLICE_X4Y46.A        Tilo                  0.254   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.B5       net (fanout=1)        0.416   ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.CLK      Tas                   0.200   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set_rt
                                                       ctr/M_ctr_q_32
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (2.274ns logic, 2.183ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack:                  15.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          ctr/M_ctr_q_31_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.435ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to ctr/M_ctr_q_31_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.525   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q_18
    SLICE_X7Y45.D1       net (fanout=2)        0.960   ctr/M_ctr_q[18]
    SLICE_X7Y45.D        Tilo                  0.259   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>2
    SLICE_X4Y43.A2       net (fanout=3)        0.946   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>1
    SLICE_X4Y43.A        Tilo                  0.254   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X4Y46.B3       net (fanout=14)       1.152   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X4Y46.CLK      Tas                   0.339   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
                                                       ctr/M_ctr_q_31_1
    -------------------------------------------------  ---------------------------
    Total                                      4.435ns (1.377ns logic, 3.058ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  15.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          player_1_seg/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.481ns (Levels of Logic = 2)
  Clock Path Skew:      0.047ns (0.789 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to player_1_seg/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y50.B3       net (fanout=44)       2.906   M_reset_cond_out
    SLICE_X3Y50.B        Tilo                  0.259   player_1_seg/ctr/M_ctr_q[3]
                                                       player_1_seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X3Y52.B6       net (fanout=17)       0.418   player_1_seg/ctr/Mcount_M_ctr_q_val
    SLICE_X3Y52.CLK      Tas                   0.373   player_1_seg/ctr/M_ctr_q[11]
                                                       player_1_seg/ctr/M_ctr_q_9_rstpot
                                                       player_1_seg/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.481ns (1.157ns logic, 3.324ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  15.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_30_1 (FF)
  Destination:          ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.419ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_30_1 to ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.AMUX     Tshcko                0.518   M_ctr_value[4]
                                                       ctr/M_ctr_q_30_1
    SLICE_X4Y46.C3       net (fanout=1)        0.560   ctr/M_ctr_q_30_1
    SLICE_X4Y46.C        Tilo                  0.255   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>6
    SLICE_X4Y43.A1       net (fanout=3)        0.979   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>5
    SLICE_X4Y43.A        Tilo                  0.254   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X4Y46.B3       net (fanout=14)       1.152   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X4Y46.B        Tilo                  0.254   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set
    SLICE_X4Y46.A5       net (fanout=1)        0.247   ctr/M_ctr_q_31_glue_set
    SLICE_X4Y46.CLK      Tas                   0.200   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_31_glue_set_rt
                                                       ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (1.481ns logic, 2.938ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  15.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_19 (FF)
  Destination:          ctr/M_ctr_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.386ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.333 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_19 to ctr/M_ctr_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ctr/M_ctr_q[22]
                                                       ctr/M_ctr_q_19
    SLICE_X7Y45.D3       net (fanout=2)        0.585   ctr/M_ctr_q[19]
    SLICE_X7Y45.D        Tilo                  0.259   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>2
    SLICE_X4Y43.A2       net (fanout=3)        0.946   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>1
    SLICE_X4Y43.A        Tilo                  0.254   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X4Y46.A4       net (fanout=14)       1.042   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X4Y46.A        Tilo                  0.254   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.B5       net (fanout=1)        0.416   ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.CLK      Tas                   0.200   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set_rt
                                                       ctr/M_ctr_q_32
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (1.397ns logic, 2.989ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  15.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_3 (FF)
  Destination:          ctr/M_ctr_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.373ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_3 to ctr/M_ctr_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.DQ       Tcko                  0.525   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_3
    SLICE_X6Y39.D4       net (fanout=2)        0.761   ctr/M_ctr_q[3]
    SLICE_X6Y39.COUT     Topcyd                0.290   ctr/Mcount_M_ctr_q_cy[3]
                                                       ctr/Mcount_M_ctr_q_lut<3>_INV_0
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y40.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y41.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y42.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y43.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X6Y44.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X6Y45.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[27]
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X6Y46.COUT     Tbyp                  0.091   ctr/Mcount_M_ctr_q_cy[31]
                                                       ctr/Mcount_M_ctr_q_cy<31>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[31]
    SLICE_X6Y47.AMUX     Tcina                 0.210   M_ctr_value[15]_PWR_1_o_div_0/o<0>21
                                                       ctr/Mcount_M_ctr_q_xor<32>
    SLICE_X4Y46.A2       net (fanout=1)        0.977   ctr/Result[32]
    SLICE_X4Y46.A        Tilo                  0.254   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.B5       net (fanout=1)        0.416   ctr/M_ctr_q_32_glue_set
    SLICE_X4Y46.CLK      Tas                   0.200   ctr/M_ctr_q_31_1
                                                       ctr/M_ctr_q_32_glue_set_rt
                                                       ctr/M_ctr_q_32
    -------------------------------------------------  ---------------------------
    Total                                      4.373ns (2.116ns logic, 2.257ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  15.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          ctr/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.352ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.331 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to ctr/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.525   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q_18
    SLICE_X7Y45.D1       net (fanout=2)        0.960   ctr/M_ctr_q[18]
    SLICE_X7Y45.D        Tilo                  0.259   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>2
    SLICE_X4Y43.A2       net (fanout=3)        0.946   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>1
    SLICE_X4Y43.A        Tilo                  0.254   ctr/M_ctr_q[18]
                                                       ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>7_2
    SLICE_X7Y45.A2       net (fanout=14)       1.035   ctr/M_ctr_q[41]_GND_3_o_equal_2_o<41>71
    SLICE_X7Y45.CLK      Tas                   0.373   ctr/M_ctr_q[25]
                                                       ctr/M_ctr_q_23_glue_set
                                                       ctr/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.352ns (1.411ns logic, 2.941ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player_1_seg/ctr/M_ctr_q[15]/CLK
  Logical resource: player_1_seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player_1_seg/ctr/M_ctr_q[15]/CLK
  Logical resource: player_1_seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player_1_seg/ctr/M_ctr_q[15]/CLK
  Logical resource: player_1_seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player_1_seg/ctr/M_ctr_q[15]/CLK
  Logical resource: player_1_seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_0/CLK
  Logical resource: ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[18]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[18]/CLK
  Logical resource: ctr/M_ctr_q_17/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[18]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value[1]/CLK
  Logical resource: ctr/M_ctr_q_26/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value[1]/CLK
  Logical resource: ctr/M_ctr_q_27/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q_31_1/CLK
  Logical resource: ctr/M_ctr_q_31/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: ctr/M_ctr_q_31_1/SR
  Logical resource: ctr/M_ctr_q_31/SR
  Location pin: SLICE_X4Y46.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q_31_1/CLK
  Logical resource: ctr/M_ctr_q_32_1/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q_31_1/CLK
  Logical resource: ctr/M_ctr_q_32/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: ctr/M_ctr_q_31_1/SR
  Logical resource: ctr/M_ctr_q_32/SR
  Location pin: SLICE_X4Y46.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q_31_1/CLK
  Logical resource: ctr/M_ctr_q_31_1/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: player_1_seg/ctr/M_ctr_q[3]/CLK
  Logical resource: player_1_seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X3Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: player_1_seg/ctr/M_ctr_q[3]/CLK
  Logical resource: player_1_seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X3Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: player_1_seg/ctr/M_ctr_q[3]/CLK
  Logical resource: player_1_seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X3Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: player_1_seg/ctr/M_ctr_q[7]/CLK
  Logical resource: player_1_seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X3Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: player_1_seg/ctr/M_ctr_q[7]/CLK
  Logical resource: player_1_seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X3Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: player_1_seg/ctr/M_ctr_q[7]/CLK
  Logical resource: player_1_seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X3Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.926|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2409 paths, 0 nets, and 304 connections

Design statistics:
   Minimum period:   4.926ns{1}   (Maximum frequency: 203.004MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 01 16:34:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4549 MB



