\hypertarget{struct_o_p_a_m_p___type_def}{}\doxysection{OPAMP\+\_\+\+Type\+Def Struct Reference}
\label{struct_o_p_a_m_p___type_def}\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}}


Operational Amplifier (OPAMP)  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_aa3123f8a6ca8605b6687b9ee3f11e8ef}{CSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a9b1fb8c088771cdbe64ef9f5417fb5ea}{RESERVED}} \mbox{[}5\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a4cbb5efb7ec7a46e99a983569a850eb5}{TCMR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Operational Amplifier (OPAMP) 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_o_p_a_m_p___type_def_aa3123f8a6ca8605b6687b9ee3f11e8ef}\label{struct_o_p_a_m_p___type_def_aa3123f8a6ca8605b6687b9ee3f11e8ef}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPAMP\+\_\+\+Type\+Def\+::\+CSR}

OPAMP control/status register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_o_p_a_m_p___type_def_a9b1fb8c088771cdbe64ef9f5417fb5ea}\label{struct_o_p_a_m_p___type_def_a9b1fb8c088771cdbe64ef9f5417fb5ea}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPAMP\+\_\+\+Type\+Def\+::\+RESERVED\mbox{[}5\mbox{]}}

OPAMP offset trimming register for normal mode, Address offset\+: 0x04 \mbox{\Hypertarget{struct_o_p_a_m_p___type_def_a4cbb5efb7ec7a46e99a983569a850eb5}\label{struct_o_p_a_m_p___type_def_a4cbb5efb7ec7a46e99a983569a850eb5}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!TCMR@{TCMR}}
\index{TCMR@{TCMR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TCMR}{TCMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPAMP\+\_\+\+Type\+Def\+::\+TCMR}

OPAMP timer controlled mux mode register, Address offset\+: 0x18 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
