Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 41aee19ce0e546c2af7a45bb5f1fa813 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench02_behav xil_defaultlib.TestBench02 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c' [/home/ugur/Desktop/lab_02/lab_02.srcs/sources_1/new/modules.sv:137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_in' [/home/ugur/Desktop/lab_02/lab_02.srcs/sources_1/new/modules.sv:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.s_full_adder
Compiling module xil_defaultlib.full_adder_2bit
Compiling module xil_defaultlib.half_substractor
Compiling module xil_defaultlib.s_full_substractor
Compiling module xil_defaultlib.full_substractor_2bit
Compiling module xil_defaultlib.TestBench02
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench02_behav
