0.7
2020.2
Apr 18 2022
16:05:34
c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/dac_chain/dac_chain.gen/sources_1/bd/DAC_Chain/hdl/DAC_Chain_wrapper.v,1667255590,verilog,,,,DAC_Chain_wrapper,,uvm,,,,,,
c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/dac_chain/dac_chain.ip_user_files/bd/DAC_Chain/ip/DAC_Chain_dac_resampler_0_0/sim/DAC_Chain_dac_resampler_0_0.v,1667255590,verilog,,c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/dac_chain/dac_chain.ip_user_files/bd/DAC_Chain/sim/DAC_Chain.v,,DAC_Chain_dac_resampler_0_0,,uvm,,,,,,
c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/dac_chain/dac_chain.ip_user_files/bd/DAC_Chain/sim/DAC_Chain.v,1667255590,verilog,,c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/dac_chain/dac_chain.gen/sources_1/bd/DAC_Chain/hdl/DAC_Chain_wrapper.v,,DAC_Chain,,uvm,,,,,,
c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/dac_chain/dac_chain.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/modules/rtl/dac_resampler.vhd,1667255569,vhdl,,,,dac_resampler,,,,,,,,
c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/modules/sim/dac_chain_tb.sv,1667359400,systemVerilog,,,,dac_chain_tb,,uvm,,,,,,
