set ::env(PROJECT_NAME) gcpad_full
set ::env(DESIGN_TOP) gcpad_full
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/gcpad/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/gcpad/rtl/gcpad_full.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
