#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec  1 05:01:47 2023
# Process ID: 1617
# Current directory: /home/user/vivado_step4_team4/vivado_step4_team4.runs/fpga_proc_sys_reset_0_0_synth_1
# Command line: vivado -log fpga_proc_sys_reset_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_proc_sys_reset_0_0.tcl
# Log file: /home/user/vivado_step4_team4/vivado_step4_team4.runs/fpga_proc_sys_reset_0_0_synth_1/fpga_proc_sys_reset_0_0.vds
# Journal file: /home/user/vivado_step4_team4/vivado_step4_team4.runs/fpga_proc_sys_reset_0_0_synth_1/vivado.jou
# Running On: ac441d3eae35, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 14647 MB
#-----------------------------------------------------------
source fpga_proc_sys_reset_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1566.508 ; gain = 2.160 ; free physical = 5845 ; free virtual = 10654
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fpga_proc_sys_reset_0_0
Command: synth_design -top fpga_proc_sys_reset_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1750
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/user/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2360.125 ; gain = 376.184 ; free physical = 167 ; free virtual = 4062
Synthesis current peak Physical Memory [PSS] (MB): peak = 1507.457; parent = 1338.481; children = 168.976
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3644.914; parent = 2366.098; children = 1278.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_proc_sys_reset_0_0' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_proc_sys_reset_0_0/synth/fpga_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_proc_sys_reset_0_0/synth/fpga_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'fpga_proc_sys_reset_0_0' (0#1) [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_proc_sys_reset_0_0/synth/fpga_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2446.273 ; gain = 462.332 ; free physical = 1416 ; free virtual = 3709
Synthesis current peak Physical Memory [PSS] (MB): peak = 1549.878; parent = 1360.315; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3928.441; parent = 2446.273; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2464.754 ; gain = 480.812 ; free physical = 1486 ; free virtual = 3780
Synthesis current peak Physical Memory [PSS] (MB): peak = 1549.878; parent = 1360.315; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.922; parent = 2464.754; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2464.754 ; gain = 480.812 ; free physical = 1484 ; free virtual = 3777
Synthesis current peak Physical Memory [PSS] (MB): peak = 1549.878; parent = 1360.315; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.922; parent = 2464.754; children = 1482.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2471.855 ; gain = 0.059 ; free physical = 1546 ; free virtual = 3854
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_proc_sys_reset_0_0/fpga_proc_sys_reset_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_proc_sys_reset_0_0/fpga_proc_sys_reset_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_proc_sys_reset_0_0/fpga_proc_sys_reset_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_proc_sys_reset_0_0/fpga_proc_sys_reset_0_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_proc_sys_reset_0_0/fpga_proc_sys_reset_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_proc_sys_reset_0_0/fpga_proc_sys_reset_0_0.xdc] for cell 'U0'
Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.runs/fpga_proc_sys_reset_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.runs/fpga_proc_sys_reset_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.395 ; gain = 0.000 ; free physical = 1383 ; free virtual = 3755
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2614.895 ; gain = 0.477 ; free physical = 1354 ; free virtual = 3730
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/user/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2615.008 ; gain = 631.066 ; free physical = 1257 ; free virtual = 3648
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.645; parent = 1360.315; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4079.984; parent = 2597.816; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2615.008 ; gain = 631.066 ; free physical = 1317 ; free virtual = 3709
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.645; parent = 1360.315; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.109; parent = 2597.941; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/user/vivado_step4_team4/vivado_step4_team4.runs/fpga_proc_sys_reset_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2615.008 ; gain = 631.066 ; free physical = 1305 ; free virtual = 3697
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.645; parent = 1360.315; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.160; parent = 2597.992; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 2615.008 ; gain = 631.066 ; free physical = 1257 ; free virtual = 3655
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.645; parent = 1360.315; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4081.043; parent = 2598.875; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 2615.008 ; gain = 631.066 ; free physical = 1323 ; free virtual = 3742
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.645; parent = 1360.315; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4081.871; parent = 2599.703; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:05 . Memory (MB): peak = 2641.910 ; gain = 657.969 ; free physical = 578 ; free virtual = 3026
Synthesis current peak Physical Memory [PSS] (MB): peak = 1700.221; parent = 1451.467; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.551; parent = 2632.383; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:05 . Memory (MB): peak = 2641.910 ; gain = 657.969 ; free physical = 491 ; free virtual = 2939
Synthesis current peak Physical Memory [PSS] (MB): peak = 1700.221; parent = 1451.467; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.551; parent = 2632.383; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 2641.910 ; gain = 657.969 ; free physical = 478 ; free virtual = 2925
Synthesis current peak Physical Memory [PSS] (MB): peak = 1700.221; parent = 1451.467; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.551; parent = 2632.383; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 2641.910 ; gain = 657.969 ; free physical = 548 ; free virtual = 2993
Synthesis current peak Physical Memory [PSS] (MB): peak = 1700.221; parent = 1451.467; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.551; parent = 2632.383; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 2641.910 ; gain = 657.969 ; free physical = 544 ; free virtual = 2989
Synthesis current peak Physical Memory [PSS] (MB): peak = 1700.221; parent = 1451.467; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.551; parent = 2632.383; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 2641.910 ; gain = 657.969 ; free physical = 542 ; free virtual = 2988
Synthesis current peak Physical Memory [PSS] (MB): peak = 1700.221; parent = 1451.467; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.551; parent = 2632.383; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 2641.910 ; gain = 657.969 ; free physical = 533 ; free virtual = 2980
Synthesis current peak Physical Memory [PSS] (MB): peak = 1700.221; parent = 1451.467; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.551; parent = 2632.383; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 2641.910 ; gain = 657.969 ; free physical = 528 ; free virtual = 2975
Synthesis current peak Physical Memory [PSS] (MB): peak = 1700.221; parent = 1451.467; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.551; parent = 2632.383; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:12 . Memory (MB): peak = 2641.910 ; gain = 657.969 ; free physical = 525 ; free virtual = 2972
Synthesis current peak Physical Memory [PSS] (MB): peak = 1700.221; parent = 1451.467; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.551; parent = 2632.383; children = 1482.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:12 . Memory (MB): peak = 2641.910 ; gain = 657.969 ; free physical = 524 ; free virtual = 2971
Synthesis current peak Physical Memory [PSS] (MB): peak = 1700.221; parent = 1451.467; children = 248.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.551; parent = 2632.383; children = 1482.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 2641.910 ; gain = 507.719 ; free physical = 557 ; free virtual = 3004
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:12 . Memory (MB): peak = 2641.910 ; gain = 657.969 ; free physical = 546 ; free virtual = 2994
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2641.910 ; gain = 0.000 ; free physical = 541 ; free virtual = 2987
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.910 ; gain = 0.000 ; free physical = 782 ; free virtual = 3312
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: f1e795b0
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 2641.910 ; gain = 1038.941 ; free physical = 967 ; free virtual = 3503
INFO: [Common 17-1381] The checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.runs/fpga_proc_sys_reset_0_0_synth_1/fpga_proc_sys_reset_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fpga_proc_sys_reset_0_0, cache-ID = d9759b3f606075c8
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.runs/fpga_proc_sys_reset_0_0_synth_1/fpga_proc_sys_reset_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_proc_sys_reset_0_0_utilization_synth.rpt -pb fpga_proc_sys_reset_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 05:03:51 2023...
