(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-04-15T11:41:33Z")
 (DESIGN "ADC_DAC")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.0 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "ADC_DAC")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_10.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_11.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_5.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_6.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_7.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_8.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_9.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_12630.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_10\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_10\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_10\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_10\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_11\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_11\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_11\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_11\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_4\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_4\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_4\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_4\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_5\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_5\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_5\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_5\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_6\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_6\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_6\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_6\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_7\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_7\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_7\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_7\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_8\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_8\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_8\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_8\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_9\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_9\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_9\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_9\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 cy_tff_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 cy_tff_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_1 \\ADC_SAR_1\:ADC_SAR\\.clk_udb (7.817:7.817:7.817))
    (INTERCONNECT ClockBlock.dclk_1 \\ADC_SAR_Seq\:SAR\:ADC_SAR\\.clk_udb (8.908:8.908:8.908))
    (INTERCONNECT ADC_DIV_Q_0.q MUX_BUS_0.main_2 (6.749:6.749:6.749))
    (INTERCONNECT ADC_DIV_Q_10.q MUX_BUS_10.main_2 (3.674:3.674:3.674))
    (INTERCONNECT ADC_DIV_Q_11.q MUX_BUS_11.main_2 (2.313:2.313:2.313))
    (INTERCONNECT ADC_DIV_Q_3.q MUX_BUS_3.main_2 (2.839:2.839:2.839))
    (INTERCONNECT ADC_DIV_Q_4.q MUX_BUS_4.main_2 (2.918:2.918:2.918))
    (INTERCONNECT ADC_DIV_Q_5.q MUX_BUS_5.main_2 (2.305:2.305:2.305))
    (INTERCONNECT ADC_DIV_Q_6.q MUX_BUS_6.main_2 (6.744:6.744:6.744))
    (INTERCONNECT ADC_DIV_Q_7.q MUX_BUS_7.main_2 (2.284:2.284:2.284))
    (INTERCONNECT ADC_DIV_Q_8.q MUX_BUS_8.main_2 (3.588:3.588:3.588))
    (INTERCONNECT ADC_DIV_Q_9.q MUX_BUS_9.main_2 (4.343:4.343:4.343))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_0 ADC_DIV_Q_0.clk_en (8.420:8.420:8.420))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_0.main_1 (6.226:6.226:6.226))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 ADC_DIV_Q_10.clk_en (4.333:4.333:4.333))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_10.main_1 (2.629:2.629:2.629))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (4.333:4.333:4.333))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.clk_en (4.333:4.333:4.333))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:prevCompare1\\.clk_en (4.333:4.333:4.333))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:runmode_enable\\.clk_en (4.333:4.333:4.333))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (3.405:3.405:3.405))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:status_0\\.clk_en (4.333:4.333:4.333))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 ADC_DIV_Q_11.clk_en (5.470:5.470:5.470))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_11.main_1 (6.044:6.044:6.044))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (3.397:3.397:3.397))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.clk_en (6.016:6.016:6.016))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:prevCompare1\\.clk_en (5.470:5.470:5.470))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:runmode_enable\\.clk_en (5.470:5.470:5.470))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (2.625:2.625:2.625))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:status_0\\.clk_en (5.470:5.470:5.470))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_3 ADC_DIV_Q_3.clk_en (3.344:3.344:3.344))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_3.main_1 (2.652:2.652:2.652))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 ADC_DIV_Q_4.clk_en (6.821:6.821:6.821))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 MUX_BUS_4.main_1 (6.005:6.005:6.005))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (5.111:5.111:5.111))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.clk_en (6.821:6.821:6.821))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:prevCompare1\\.clk_en (6.821:6.821:6.821))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:runmode_enable\\.clk_en (7.749:7.749:7.749))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (5.893:5.893:5.893))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:status_0\\.clk_en (6.821:6.821:6.821))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 ADC_DIV_Q_5.clk_en (7.301:7.301:7.301))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 MUX_BUS_5.main_1 (7.351:7.351:7.351))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (7.301:7.301:7.301))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.clk_en (7.301:7.301:7.301))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:prevCompare1\\.clk_en (7.301:7.301:7.301))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:runmode_enable\\.clk_en (7.301:7.301:7.301))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (7.301:7.301:7.301))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:status_0\\.clk_en (7.301:7.301:7.301))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 ADC_DIV_Q_6.clk_en (8.052:8.052:8.052))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 MUX_BUS_6.main_1 (5.938:5.938:5.938))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (8.052:8.052:8.052))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.clk_en (8.052:8.052:8.052))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:prevCompare1\\.clk_en (8.052:8.052:8.052))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:runmode_enable\\.clk_en (8.052:8.052:8.052))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (8.052:8.052:8.052))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:status_0\\.clk_en (8.052:8.052:8.052))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 ADC_DIV_Q_7.clk_en (6.944:6.944:6.944))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 MUX_BUS_7.main_1 (6.920:6.920:6.920))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (6.944:6.944:6.944))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.clk_en (6.944:6.944:6.944))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:prevCompare1\\.clk_en (6.944:6.944:6.944))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:runmode_enable\\.clk_en (6.944:6.944:6.944))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (6.944:6.944:6.944))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:status_0\\.clk_en (6.944:6.944:6.944))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 ADC_DIV_Q_8.clk_en (4.698:4.698:4.698))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_8.main_1 (2.936:2.936:2.936))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (4.698:4.698:4.698))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.clk_en (4.698:4.698:4.698))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:prevCompare1\\.clk_en (4.698:4.698:4.698))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:runmode_enable\\.clk_en (3.825:3.825:3.825))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (4.698:4.698:4.698))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:status_0\\.clk_en (4.698:4.698:4.698))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 ADC_DIV_Q_9.clk_en (4.654:4.654:4.654))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_9.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (4.654:4.654:4.654))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.clk_en (4.654:4.654:4.654))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:prevCompare1\\.clk_en (4.654:4.654:4.654))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:runmode_enable\\.clk_en (4.654:4.654:4.654))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (4.654:4.654:4.654))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:status_0\\.clk_en (4.654:4.654:4.654))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_1\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_0.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_1.main_0 (2.951:2.951:2.951))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_10.main_0 (2.923:2.923:2.923))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_11.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_2.main_0 (2.331:2.331:2.331))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_3.main_0 (2.935:2.935:2.935))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_4 MUX_BUS_4.main_0 (2.339:2.339:2.339))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_5 MUX_BUS_5.main_0 (6.638:6.638:6.638))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_6 MUX_BUS_6.main_0 (2.951:2.951:2.951))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_7 MUX_BUS_7.main_0 (6.265:6.265:6.265))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_8.main_0 (3.676:3.676:3.676))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_9.main_0 (2.924:2.924:2.924))
    (INTERCONNECT MOSI_OUT\(0\).pad_out MOSI_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MUX_BUS_0.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_0 (2.909:2.909:2.909))
    (INTERCONNECT MUX_BUS_1.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_1 (2.314:2.314:2.314))
    (INTERCONNECT MUX_BUS_10.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_2 (2.905:2.905:2.905))
    (INTERCONNECT MUX_BUS_11.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_3 (3.649:3.649:3.649))
    (INTERCONNECT MUX_BUS_2.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_2 (2.912:2.912:2.912))
    (INTERCONNECT MUX_BUS_3.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_3 (2.319:2.319:2.319))
    (INTERCONNECT MUX_BUS_4.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_4 (2.907:2.907:2.907))
    (INTERCONNECT MUX_BUS_5.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_5 (6.236:6.236:6.236))
    (INTERCONNECT MUX_BUS_6.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_6 (5.534:5.534:5.534))
    (INTERCONNECT MUX_BUS_7.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_7 (6.416:6.416:6.416))
    (INTERCONNECT MUX_BUS_8.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_0 (2.314:2.314:2.314))
    (INTERCONNECT MUX_BUS_9.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_1 (2.907:2.907:2.907))
    (INTERCONNECT \\ADC_SAR_Seq\:SAR\:ADC_SAR\\.next \\ADC_SAR_Seq\:bSAR_SEQ\:cnt_enable\\.main_0 (4.676:4.676:4.676))
    (INTERCONNECT Net_12630.q \\ADC_SAR_Seq\:IRQ\\.interrupt (8.294:8.294:8.294))
    (INTERCONNECT Net_12630.q \\ADC_SAR_Seq\:bSAR_SEQ\:EOCSts\\.status_0 (7.410:7.410:7.410))
    (INTERCONNECT Net_12630.q \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (3.394:3.394:3.394))
    (INTERCONNECT \\ADC_SAR_1\:ADC_SAR\\.eof_udb \\ADC_SAR_1\:IRQ\\.interrupt (9.844:9.844:9.844))
    (INTERCONNECT Net_6025.q Net_6025.main_3 (3.482:3.482:3.482))
    (INTERCONNECT Net_6025.q SS_OUT\(0\).pin_input (5.834:5.834:5.834))
    (INTERCONNECT Net_6026.q Net_6026.main_3 (3.774:3.774:3.774))
    (INTERCONNECT Net_6026.q SCLK_OUT\(0\).pin_input (6.624:6.624:6.624))
    (INTERCONNECT Net_6027.q MOSI_OUT\(0\).pin_input (8.273:8.273:8.273))
    (INTERCONNECT Net_6027.q Net_6027.main_0 (3.748:3.748:3.748))
    (INTERCONNECT MISO_IN\(0\).fb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.route_si (7.549:7.549:7.549))
    (INTERCONNECT MISO_IN\(0\).fb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.route_si (8.097:8.097:8.097))
    (INTERCONNECT \\PWM_ADC_CK\:PWMHW\\.cmp \\ADC_SAR_1\:ADC_SAR\\.sof_udb (8.279:8.279:8.279))
    (INTERCONNECT SCLK_OUT\(0\).pad_out SCLK_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SS_OUT\(0\).pad_out SS_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (15.425:15.425:15.425))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (9.011:9.011:9.011))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (6.480:6.480:6.480))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (15.555:15.555:15.555))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (10.231:10.231:10.231))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (15.566:15.566:15.566))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (15.555:15.555:15.555))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (10.248:10.248:10.248))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (11.846:11.846:11.846))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (12.955:12.955:12.955))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (6.948:6.948:6.948))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (3.946:3.946:3.946))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (14.512:14.512:14.512))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (6.948:6.948:6.948))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (12.955:12.955:12.955))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (12.955:12.955:12.955))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (4.093:4.093:4.093))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (3.946:3.946:3.946))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (7.514:7.514:7.514))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (11.854:11.854:11.854))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (10.248:10.248:10.248))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (15.555:15.555:15.555))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (15.566:15.566:15.566))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (7.514:7.514:7.514))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (9.535:9.535:9.535))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (13.628:13.628:13.628))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (11.854:11.854:11.854))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (11.846:11.846:11.846))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (10.248:10.248:10.248))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (12.946:12.946:12.946))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (9.535:9.535:9.535))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (4.093:4.093:4.093))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (12.946:12.946:12.946))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (4.090:4.090:4.090))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (7.514:7.514:7.514))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (11.854:11.854:11.854))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (15.566:15.566:15.566))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (4.093:4.093:4.093))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (11.854:11.854:11.854))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (5.918:5.918:5.918))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (15.425:15.425:15.425))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (12.955:12.955:12.955))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (13.998:13.998:13.998))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (6.480:6.480:6.480))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (10.231:10.231:10.231))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (9.535:9.535:9.535))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (15.566:15.566:15.566))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (9.011:9.011:9.011))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (10.248:10.248:10.248))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (13.628:13.628:13.628))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (11.846:11.846:11.846))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (5.918:5.918:5.918))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (14.512:14.512:14.512))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (3.946:3.946:3.946))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (5.918:5.918:5.918))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (6.480:6.480:6.480))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (6.948:6.948:6.948))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (4.090:4.090:4.090))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (9.011:9.011:9.011))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (12.946:12.946:12.946))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (9.535:9.535:9.535))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (10.231:10.231:10.231))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (14.512:14.512:14.512))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (6.480:6.480:6.480))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_8 (6.923:6.923:6.923))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_10 (6.191:6.191:6.191))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (10.331:10.331:10.331))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (6.751:6.751:6.751))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (7.314:7.314:7.314))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (15.407:15.407:15.407))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (3.997:3.997:3.997))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (14.828:14.828:14.828))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (15.407:15.407:15.407))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (3.999:3.999:3.999))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (7.844:7.844:7.844))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (10.389:10.389:10.389))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (8.395:8.395:8.395))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (8.553:8.553:8.553))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (11.468:11.468:11.468))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (8.395:8.395:8.395))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (10.389:10.389:10.389))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (10.389:10.389:10.389))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (8.570:8.570:8.570))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (8.553:8.553:8.553))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (8.387:8.387:8.387))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (7.853:7.853:7.853))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (3.999:3.999:3.999))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (15.407:15.407:15.407))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (14.828:14.828:14.828))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (8.387:8.387:8.387))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (4.003:4.003:4.003))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (11.477:11.477:11.477))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (7.853:7.853:7.853))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (7.844:7.844:7.844))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (3.999:3.999:3.999))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (10.329:10.329:10.329))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (4.003:4.003:4.003))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (8.570:8.570:8.570))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (10.329:10.329:10.329))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (8.573:8.573:8.573))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (8.387:8.387:8.387))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (7.853:7.853:7.853))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (14.828:14.828:14.828))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (8.570:8.570:8.570))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (7.853:7.853:7.853))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (7.326:7.326:7.326))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (10.331:10.331:10.331))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (10.389:10.389:10.389))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (12.531:12.531:12.531))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (7.314:7.314:7.314))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (3.997:3.997:3.997))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (4.003:4.003:4.003))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (14.828:14.828:14.828))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (6.751:6.751:6.751))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (3.999:3.999:3.999))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (11.477:11.477:11.477))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (7.844:7.844:7.844))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (7.326:7.326:7.326))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (11.468:11.468:11.468))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (8.553:8.553:8.553))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (7.326:7.326:7.326))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (7.314:7.314:7.314))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (8.395:8.395:8.395))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (8.573:8.573:8.573))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (6.751:6.751:6.751))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (10.329:10.329:10.329))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (4.003:4.003:4.003))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (3.997:3.997:3.997))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (11.468:11.468:11.468))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (7.314:7.314:7.314))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_8 (5.006:5.006:5.006))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (9.500:9.500:9.500))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (5.552:5.552:5.552))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (9.460:9.460:9.460))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (11.728:11.728:11.728))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (3.110:3.110:3.110))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (11.748:11.748:11.748))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (11.728:11.728:11.728))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (3.105:3.105:3.105))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (5.494:5.494:5.494))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (13.436:13.436:13.436))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (10.560:10.560:10.560))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (8.360:8.360:8.360))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (12.533:12.533:12.533))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (10.560:10.560:10.560))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (13.436:13.436:13.436))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (13.436:13.436:13.436))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (8.351:8.351:8.351))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (8.360:8.360:8.360))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (10.548:10.548:10.548))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (14.346:14.346:14.346))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (3.105:3.105:3.105))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (11.728:11.728:11.728))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (11.748:11.748:11.748))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (10.548:10.548:10.548))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (2.968:2.968:2.968))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (12.005:12.005:12.005))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (14.346:14.346:14.346))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (5.494:5.494:5.494))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (3.105:3.105:3.105))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (9.506:9.506:9.506))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (2.968:2.968:2.968))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (8.351:8.351:8.351))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (9.506:9.506:9.506))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (8.185:8.185:8.185))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (10.548:10.548:10.548))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (14.346:14.346:14.346))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (11.748:11.748:11.748))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (8.351:8.351:8.351))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (14.346:14.346:14.346))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (9.448:9.448:9.448))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (9.500:9.500:9.500))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (13.436:13.436:13.436))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (12.532:12.532:12.532))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (9.460:9.460:9.460))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (3.110:3.110:3.110))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (2.968:2.968:2.968))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (11.748:11.748:11.748))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (5.552:5.552:5.552))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (3.105:3.105:3.105))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (12.005:12.005:12.005))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (5.494:5.494:5.494))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (9.448:9.448:9.448))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (12.533:12.533:12.533))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (8.360:8.360:8.360))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (9.448:9.448:9.448))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (9.460:9.460:9.460))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (10.560:10.560:10.560))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (8.185:8.185:8.185))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (5.552:5.552:5.552))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (9.506:9.506:9.506))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (2.968:2.968:2.968))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (3.110:3.110:3.110))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (12.533:12.533:12.533))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (9.460:9.460:9.460))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_6 (7.069:7.069:7.069))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_6 (8.067:8.067:8.067))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (11.457:11.457:11.457))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (9.082:9.082:9.082))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (4.655:4.655:4.655))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (5.603:5.603:5.603))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (10.314:10.314:10.314))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (5.590:5.590:5.590))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (5.603:5.603:5.603))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (10.317:10.317:10.317))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (10.177:10.177:10.177))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (11.462:11.462:11.462))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (3.758:3.758:3.758))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (7.630:7.630:7.630))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (12.684:12.684:12.684))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (3.758:3.758:3.758))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (11.462:11.462:11.462))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (11.462:11.462:11.462))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (7.069:7.069:7.069))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (7.630:7.630:7.630))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (3.758:3.758:3.758))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (10.185:10.185:10.185))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (10.317:10.317:10.317))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (5.603:5.603:5.603))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (5.590:5.590:5.590))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (3.758:3.758:3.758))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (10.301:10.301:10.301))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (12.697:12.697:12.697))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (10.185:10.185:10.185))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (10.177:10.177:10.177))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (10.317:10.317:10.317))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (11.453:11.453:11.453))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (10.301:10.301:10.301))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (7.069:7.069:7.069))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (11.453:11.453:11.453))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (6.660:6.660:6.660))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (3.758:3.758:3.758))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (10.185:10.185:10.185))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (5.590:5.590:5.590))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (7.069:7.069:7.069))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (10.185:10.185:10.185))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (5.062:5.062:5.062))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (11.457:11.457:11.457))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (11.462:11.462:11.462))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (12.694:12.694:12.694))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (4.655:4.655:4.655))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (10.314:10.314:10.314))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (10.301:10.301:10.301))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (5.590:5.590:5.590))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (9.082:9.082:9.082))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (10.317:10.317:10.317))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (12.697:12.697:12.697))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (10.177:10.177:10.177))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (5.062:5.062:5.062))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (12.684:12.684:12.684))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (7.630:7.630:7.630))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (5.062:5.062:5.062))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (4.655:4.655:4.655))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (3.758:3.758:3.758))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (6.660:6.660:6.660))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (9.082:9.082:9.082))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (11.453:11.453:11.453))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (10.301:10.301:10.301))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (10.314:10.314:10.314))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (12.684:12.684:12.684))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (4.655:4.655:4.655))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_4 (9.140:9.140:9.140))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_4 (6.307:6.307:6.307))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (11.331:11.331:11.331))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (6.038:6.038:6.038))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (7.883:7.883:7.883))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (10.523:10.523:10.523))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (4.540:4.540:4.540))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (10.514:10.514:10.514))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (10.523:10.523:10.523))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (3.742:3.742:3.742))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (7.643:7.643:7.643))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (11.842:11.842:11.842))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (8.679:8.679:8.679))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (9.122:9.122:9.122))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (12.418:12.418:12.418))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (8.679:8.679:8.679))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (11.842:11.842:11.842))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (11.842:11.842:11.842))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (9.140:9.140:9.140))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (9.122:9.122:9.122))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (8.670:8.670:8.670))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (12.687:12.687:12.687))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (3.742:3.742:3.742))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (10.523:10.523:10.523))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (10.514:10.514:10.514))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (8.670:8.670:8.670))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (4.544:4.544:4.544))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (13.097:13.097:13.097))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (12.687:12.687:12.687))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (7.643:7.643:7.643))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (3.742:3.742:3.742))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (10.775:10.775:10.775))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (4.544:4.544:4.544))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (9.140:9.140:9.140))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (10.775:10.775:10.775))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (9.141:9.141:9.141))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (8.670:8.670:8.670))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (12.687:12.687:12.687))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (10.514:10.514:10.514))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (9.140:9.140:9.140))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (12.687:12.687:12.687))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (7.896:7.896:7.896))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (11.331:11.331:11.331))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (11.842:11.842:11.842))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (13.085:13.085:13.085))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (7.883:7.883:7.883))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (4.540:4.540:4.540))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (4.544:4.544:4.544))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (10.514:10.514:10.514))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (6.038:6.038:6.038))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (3.742:3.742:3.742))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (13.097:13.097:13.097))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (7.643:7.643:7.643))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (7.896:7.896:7.896))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (12.418:12.418:12.418))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (9.122:9.122:9.122))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (7.896:7.896:7.896))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (7.883:7.883:7.883))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (8.679:8.679:8.679))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (9.141:9.141:9.141))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (6.038:6.038:6.038))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (10.775:10.775:10.775))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (4.544:4.544:4.544))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (4.540:4.540:4.540))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (12.418:12.418:12.418))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (7.883:7.883:7.883))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_2 (13.884:13.884:13.884))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_2 (7.921:7.921:7.921))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (4.999:4.999:4.999))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (7.924:7.924:7.924))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (11.878:11.878:11.878))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (7.984:7.984:7.984))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (9.150:9.150:9.150))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (7.993:7.993:7.993))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (7.984:7.984:7.984))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (9.173:9.173:9.173))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (6.078:6.078:6.078))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (4.974:4.974:4.974))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (11.246:11.246:11.246))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (13.454:13.454:13.454))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (2.967:2.967:2.967))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (11.246:11.246:11.246))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (4.974:4.974:4.974))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (4.974:4.974:4.974))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (13.884:13.884:13.884))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (13.454:13.454:13.454))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (11.260:11.260:11.260))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (6.058:6.058:6.058))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (9.173:9.173:9.173))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (7.984:7.984:7.984))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (7.993:7.993:7.993))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (11.260:11.260:11.260))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (9.153:9.153:9.153))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (2.969:2.969:2.969))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (6.058:6.058:6.058))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (6.078:6.078:6.078))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (9.173:9.173:9.173))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (5.002:5.002:5.002))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (9.153:9.153:9.153))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (13.884:13.884:13.884))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (5.002:5.002:5.002))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (14.443:14.443:14.443))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (11.260:11.260:11.260))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (6.058:6.058:6.058))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (7.993:7.993:7.993))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (13.884:13.884:13.884))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (6.058:6.058:6.058))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (15.357:15.357:15.357))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (4.999:4.999:4.999))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (4.974:4.974:4.974))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (2.840:2.840:2.840))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (11.878:11.878:11.878))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (9.150:9.150:9.150))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (9.153:9.153:9.153))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (7.993:7.993:7.993))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (7.924:7.924:7.924))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (9.173:9.173:9.173))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (2.969:2.969:2.969))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (6.078:6.078:6.078))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (15.357:15.357:15.357))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (2.967:2.967:2.967))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (13.454:13.454:13.454))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (15.357:15.357:15.357))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (11.878:11.878:11.878))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (11.246:11.246:11.246))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (14.443:14.443:14.443))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (7.924:7.924:7.924))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (5.002:5.002:5.002))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (9.153:9.153:9.153))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (9.150:9.150:9.150))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (2.967:2.967:2.967))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (11.878:11.878:11.878))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_0 (8.143:8.143:8.143))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_0 (11.840:11.840:11.840))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (15.312:15.312:15.312))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (11.833:11.833:11.833))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (8.946:8.946:8.946))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (11.082:11.082:11.082))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (13.007:13.007:13.007))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (11.070:11.070:11.070))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (11.082:11.082:11.082))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (13.016:13.016:13.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (12.732:12.732:12.732))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (14.364:14.364:14.364))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (9.394:9.394:9.394))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (6.027:6.027:6.027))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (17.557:17.557:17.557))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (9.394:9.394:9.394))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (14.364:14.364:14.364))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (14.364:14.364:14.364))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (8.143:8.143:8.143))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (6.027:6.027:6.027))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (7.596:7.596:7.596))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (12.743:12.743:12.743))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (13.016:13.016:13.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (11.082:11.082:11.082))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (11.070:11.070:11.070))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (7.596:7.596:7.596))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (13.003:13.003:13.003))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (17.029:17.029:17.029))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (12.743:12.743:12.743))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (12.732:12.732:12.732))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (13.016:13.016:13.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (14.762:14.762:14.762))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (13.003:13.003:13.003))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (8.143:8.143:8.143))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (14.762:14.762:14.762))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (8.141:8.141:8.141))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (7.596:7.596:7.596))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (12.743:12.743:12.743))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (11.070:11.070:11.070))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (8.143:8.143:8.143))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (12.743:12.743:12.743))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (8.934:8.934:8.934))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (15.312:15.312:15.312))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (14.364:14.364:14.364))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (17.555:17.555:17.555))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (8.946:8.946:8.946))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (13.007:13.007:13.007))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (13.003:13.003:13.003))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (11.070:11.070:11.070))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (11.833:11.833:11.833))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (13.016:13.016:13.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (17.029:17.029:17.029))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (12.732:12.732:12.732))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (8.934:8.934:8.934))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (17.557:17.557:17.557))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (6.027:6.027:6.027))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (8.934:8.934:8.934))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (8.946:8.946:8.946))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (9.394:9.394:9.394))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (8.141:8.141:8.141))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (11.833:11.833:11.833))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (14.762:14.762:14.762))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (13.003:13.003:13.003))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (13.007:13.007:13.007))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (17.557:17.557:17.557))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (8.946:8.946:8.946))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.q SAMPLE_RATE_CONTROL\(0\).pin_input (9.215:9.215:9.215))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.q MASK_OFF_CONTROL\(0\).pin_input (5.498:5.498:5.498))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.q DIV_MUX_CONTROL\(0\).pin_input (8.248:8.248:8.248))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.q PWM_1_CONTROL\(0\).pin_input (5.444:5.444:5.444))
    (INTERCONNECT \\ADC_SAR_Seq\:TempBuf\\.termout \\ADC_SAR_Seq\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC_SAR_Seq\:SAR\:ADC_SAR\\.eof_udb \\ADC_SAR_Seq\:TempBuf\\.dmareq (7.974:7.974:7.974))
    (INTERCONNECT \\ADC_SAR_Seq\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (6.261:6.261:6.261))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_12630.main_0 (2.577:2.577:2.577))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.576:2.576:2.576))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.main_0 (2.577:2.577:2.577))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:cnt_enable\\.q \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.enable (2.317:2.317:2.317))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 Net_12630.clk_en (5.539:5.539:5.539))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.clk_en (8.073:8.073:8.073))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq\:bSAR_SEQ\:EOCSts\\.clk_en (8.075:8.075:8.075))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.clk_en (5.539:5.539:5.539))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.load (9.360:9.360:9.360))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_SAR_Seq\:bSAR_SEQ\:cnt_enable\\.main_1 (8.393:8.393:8.393))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.q Net_12630.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_11 (2.343:2.343:2.343))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.main_0 (3.216:3.216:3.216))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_9 (2.635:2.635:2.635))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.main_0 (3.374:3.374:3.374))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_7 (8.004:8.004:8.004))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_7 (3.509:3.509:3.509))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.main_0 (6.378:6.378:6.378))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_5 (7.691:7.691:7.691))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_5 (3.533:3.533:3.533))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.main_0 (4.433:4.433:4.433))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_3 (8.400:8.400:8.400))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_3 (4.245:4.245:4.245))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.main_0 (5.690:5.690:5.690))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_1 (8.006:8.006:8.006))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_1 (3.788:3.788:3.788))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.main_0 (7.984:7.984:7.984))
    (INTERCONNECT \\ADC_SAR_Seq\:FinalBuf\\.termout \\ADC_SAR_Seq\:Sync\:genblk1\[0\]\:INST\\.in (8.588:8.588:8.588))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_10.main_1 (2.895:2.895:2.895))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_10\:PWMUDB\:prevCompare1\\.main_0 (2.895:2.895:2.895))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_10\:PWMUDB\:status_0\\.main_1 (2.895:2.895:2.895))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_10.main_2 (2.886:2.886:2.886))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_10\:PWMUDB\:prevCompare1\\.main_1 (2.886:2.886:2.886))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_10\:PWMUDB\:status_0\\.main_2 (2.886:2.886:2.886))
    (INTERCONNECT \\PWM_10\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_10\:PWMUDB\:runmode_enable\\.main_0 (2.347:2.347:2.347))
    (INTERCONNECT \\PWM_10\:PWMUDB\:prevCompare1\\.q \\PWM_10\:PWMUDB\:status_0\\.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\PWM_10\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_10.main_0 (3.780:3.780:3.780))
    (INTERCONNECT \\PWM_10\:PWMUDB\:runmode_enable\\.q \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (4.688:4.688:4.688))
    (INTERCONNECT \\PWM_10\:PWMUDB\:runmode_enable\\.q \\PWM_10\:PWMUDB\:status_2\\.main_0 (6.609:6.609:6.609))
    (INTERCONNECT \\PWM_10\:PWMUDB\:status_0\\.q \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\PWM_10\:PWMUDB\:status_2\\.q \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.status_2 (6.233:6.233:6.233))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.status_3 (5.549:5.549:5.549))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (3.816:3.816:3.816))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_10\:PWMUDB\:status_2\\.main_1 (7.197:7.197:7.197))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_11.main_1 (2.904:2.904:2.904))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_11\:PWMUDB\:prevCompare1\\.main_0 (2.904:2.904:2.904))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_11\:PWMUDB\:status_0\\.main_1 (2.904:2.904:2.904))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_11.main_2 (2.902:2.902:2.902))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_11\:PWMUDB\:prevCompare1\\.main_1 (2.902:2.902:2.902))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_11\:PWMUDB\:status_0\\.main_2 (2.902:2.902:2.902))
    (INTERCONNECT \\PWM_11\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_11\:PWMUDB\:runmode_enable\\.main_0 (3.632:3.632:3.632))
    (INTERCONNECT \\PWM_11\:PWMUDB\:prevCompare1\\.q \\PWM_11\:PWMUDB\:status_0\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_11\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_11.main_0 (2.580:2.580:2.580))
    (INTERCONNECT \\PWM_11\:PWMUDB\:runmode_enable\\.q \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (3.490:3.490:3.490))
    (INTERCONNECT \\PWM_11\:PWMUDB\:runmode_enable\\.q \\PWM_11\:PWMUDB\:status_2\\.main_0 (2.586:2.586:2.586))
    (INTERCONNECT \\PWM_11\:PWMUDB\:status_0\\.q \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.316:2.316:2.316))
    (INTERCONNECT \\PWM_11\:PWMUDB\:status_2\\.q \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.326:2.326:2.326))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.928:2.928:2.928))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.286:2.286:2.286))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_11\:PWMUDB\:status_2\\.main_1 (3.193:3.193:3.193))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_4.main_1 (2.899:2.899:2.899))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_4\:PWMUDB\:prevCompare1\\.main_0 (2.899:2.899:2.899))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_4\:PWMUDB\:status_0\\.main_1 (2.899:2.899:2.899))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_4.main_2 (2.901:2.901:2.901))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_4\:PWMUDB\:prevCompare1\\.main_1 (2.901:2.901:2.901))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_4\:PWMUDB\:status_0\\.main_2 (2.901:2.901:2.901))
    (INTERCONNECT \\PWM_4\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_4\:PWMUDB\:runmode_enable\\.main_0 (4.397:4.397:4.397))
    (INTERCONNECT \\PWM_4\:PWMUDB\:prevCompare1\\.q \\PWM_4\:PWMUDB\:status_0\\.main_0 (2.289:2.289:2.289))
    (INTERCONNECT \\PWM_4\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_4.main_0 (2.924:2.924:2.924))
    (INTERCONNECT \\PWM_4\:PWMUDB\:runmode_enable\\.q \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (3.834:3.834:3.834))
    (INTERCONNECT \\PWM_4\:PWMUDB\:runmode_enable\\.q \\PWM_4\:PWMUDB\:status_2\\.main_0 (2.924:2.924:2.924))
    (INTERCONNECT \\PWM_4\:PWMUDB\:status_0\\.q \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_4\:PWMUDB\:status_2\\.q \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.status_3 (4.566:4.566:4.566))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_4\:PWMUDB\:status_2\\.main_1 (3.181:3.181:3.181))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_5.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_5\:PWMUDB\:prevCompare1\\.main_0 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_5\:PWMUDB\:status_0\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_5.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_5\:PWMUDB\:prevCompare1\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_5\:PWMUDB\:status_0\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_5\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_5\:PWMUDB\:runmode_enable\\.main_0 (2.343:2.343:2.343))
    (INTERCONNECT \\PWM_5\:PWMUDB\:prevCompare1\\.q \\PWM_5\:PWMUDB\:status_0\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM_5\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_5.main_0 (2.798:2.798:2.798))
    (INTERCONNECT \\PWM_5\:PWMUDB\:runmode_enable\\.q \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.805:2.805:2.805))
    (INTERCONNECT \\PWM_5\:PWMUDB\:runmode_enable\\.q \\PWM_5\:PWMUDB\:status_2\\.main_0 (3.693:3.693:3.693))
    (INTERCONNECT \\PWM_5\:PWMUDB\:status_0\\.q \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_5\:PWMUDB\:status_2\\.q \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.899:2.899:2.899))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.309:2.309:2.309))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.291:2.291:2.291))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_5\:PWMUDB\:status_2\\.main_1 (3.177:3.177:3.177))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_6.main_1 (2.248:2.248:2.248))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_6\:PWMUDB\:prevCompare1\\.main_0 (2.248:2.248:2.248))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_6\:PWMUDB\:status_0\\.main_1 (2.248:2.248:2.248))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_6.main_2 (2.243:2.243:2.243))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_6\:PWMUDB\:prevCompare1\\.main_1 (2.243:2.243:2.243))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_6\:PWMUDB\:status_0\\.main_2 (2.243:2.243:2.243))
    (INTERCONNECT \\PWM_6\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_6\:PWMUDB\:runmode_enable\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\PWM_6\:PWMUDB\:prevCompare1\\.q \\PWM_6\:PWMUDB\:status_0\\.main_0 (2.241:2.241:2.241))
    (INTERCONNECT \\PWM_6\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_6.main_0 (2.985:2.985:2.985))
    (INTERCONNECT \\PWM_6\:PWMUDB\:runmode_enable\\.q \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.997:2.997:2.997))
    (INTERCONNECT \\PWM_6\:PWMUDB\:runmode_enable\\.q \\PWM_6\:PWMUDB\:status_2\\.main_0 (2.833:2.833:2.833))
    (INTERCONNECT \\PWM_6\:PWMUDB\:status_0\\.q \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.248:2.248:2.248))
    (INTERCONNECT \\PWM_6\:PWMUDB\:status_2\\.q \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.267:2.267:2.267))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.245:2.245:2.245))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.513:2.513:2.513))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_6\:PWMUDB\:status_2\\.main_1 (2.518:2.518:2.518))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_7.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_7\:PWMUDB\:prevCompare1\\.main_0 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_7\:PWMUDB\:status_0\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_7.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_7\:PWMUDB\:prevCompare1\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_7\:PWMUDB\:status_0\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_7\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_7\:PWMUDB\:runmode_enable\\.main_0 (2.335:2.335:2.335))
    (INTERCONNECT \\PWM_7\:PWMUDB\:prevCompare1\\.q \\PWM_7\:PWMUDB\:status_0\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM_7\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_7.main_0 (2.870:2.870:2.870))
    (INTERCONNECT \\PWM_7\:PWMUDB\:runmode_enable\\.q \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.877:2.877:2.877))
    (INTERCONNECT \\PWM_7\:PWMUDB\:runmode_enable\\.q \\PWM_7\:PWMUDB\:status_2\\.main_0 (2.871:2.871:2.871))
    (INTERCONNECT \\PWM_7\:PWMUDB\:status_0\\.q \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_7\:PWMUDB\:status_2\\.q \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.309:2.309:2.309))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.576:2.576:2.576))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_7\:PWMUDB\:status_2\\.main_1 (2.582:2.582:2.582))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_8.main_1 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_8\:PWMUDB\:prevCompare1\\.main_0 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_8\:PWMUDB\:status_0\\.main_1 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_8\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_8\:PWMUDB\:runmode_enable\\.main_0 (2.844:2.844:2.844))
    (INTERCONNECT \\PWM_8\:PWMUDB\:prevCompare1\\.q \\PWM_8\:PWMUDB\:status_0\\.main_0 (2.224:2.224:2.224))
    (INTERCONNECT \\PWM_8\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_8.main_0 (3.224:3.224:3.224))
    (INTERCONNECT \\PWM_8\:PWMUDB\:runmode_enable\\.q \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (3.206:3.206:3.206))
    (INTERCONNECT \\PWM_8\:PWMUDB\:runmode_enable\\.q \\PWM_8\:PWMUDB\:status_2\\.main_0 (3.212:3.212:3.212))
    (INTERCONNECT \\PWM_8\:PWMUDB\:status_0\\.q \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.262:2.262:2.262))
    (INTERCONNECT \\PWM_8\:PWMUDB\:status_2\\.q \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.255:2.255:2.255))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.229:2.229:2.229))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.668:2.668:2.668))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_8\:PWMUDB\:status_2\\.main_1 (2.672:2.672:2.672))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_9.main_1 (2.534:2.534:2.534))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_9\:PWMUDB\:prevCompare1\\.main_0 (2.544:2.544:2.544))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_9\:PWMUDB\:status_0\\.main_1 (2.544:2.544:2.544))
    (INTERCONNECT \\PWM_9\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_9\:PWMUDB\:runmode_enable\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\PWM_9\:PWMUDB\:prevCompare1\\.q \\PWM_9\:PWMUDB\:status_0\\.main_0 (2.239:2.239:2.239))
    (INTERCONNECT \\PWM_9\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_9.main_0 (2.833:2.833:2.833))
    (INTERCONNECT \\PWM_9\:PWMUDB\:runmode_enable\\.q \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.997:2.997:2.997))
    (INTERCONNECT \\PWM_9\:PWMUDB\:runmode_enable\\.q \\PWM_9\:PWMUDB\:status_2\\.main_0 (2.985:2.985:2.985))
    (INTERCONNECT \\PWM_9\:PWMUDB\:status_0\\.q \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.248:2.248:2.248))
    (INTERCONNECT \\PWM_9\:PWMUDB\:status_2\\.q \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.251:2.251:2.251))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.228:2.228:2.228))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.693:2.693:2.693))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_9\:PWMUDB\:status_2\\.main_1 (2.692:2.692:2.692))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:cnt_enable\\.q \\SPI_DAC\:BSPIM\:BitCounter\\.enable (2.612:2.612:2.612))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:cnt_enable\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_3 (2.589:2.589:2.589))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 Net_6027.main_9 (4.643:4.643:4.643))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:ld_ident\\.main_7 (3.118:3.118:3.118))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:load_cond\\.main_7 (3.155:3.155:3.155))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_4 (4.643:4.643:4.643))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_4 (3.155:3.155:3.155))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:state_1\\.main_7 (3.118:3.118:3.118))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:state_2\\.main_7 (3.118:3.118:3.118))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 Net_6027.main_8 (4.456:4.456:4.456))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:ld_ident\\.main_6 (2.791:2.791:2.791))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:load_cond\\.main_6 (2.795:2.795:2.795))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_3 (4.456:4.456:4.456))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_3 (2.795:2.795:2.795))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:state_1\\.main_6 (2.791:2.791:2.791))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:state_2\\.main_6 (2.791:2.791:2.791))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 Net_6027.main_7 (4.465:4.465:4.465))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:ld_ident\\.main_5 (2.801:2.801:2.801))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:load_cond\\.main_5 (2.792:2.792:2.792))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_2 (4.465:4.465:4.465))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_2 (2.792:2.792:2.792))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:state_1\\.main_5 (2.801:2.801:2.801))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:state_2\\.main_5 (2.801:2.801:2.801))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 Net_6027.main_6 (4.294:4.294:4.294))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:ld_ident\\.main_4 (2.627:2.627:2.627))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:load_cond\\.main_4 (2.636:2.636:2.636))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_1 (4.294:4.294:4.294))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_1 (2.636:2.636:2.636))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:state_1\\.main_4 (2.627:2.627:2.627))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:state_2\\.main_4 (2.627:2.627:2.627))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 Net_6027.main_5 (4.335:4.335:4.335))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:ld_ident\\.main_3 (2.946:2.946:2.946))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:load_cond\\.main_3 (2.958:2.958:2.958))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_0 (4.335:4.335:4.335))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_0 (2.958:2.958:2.958))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:state_1\\.main_3 (2.946:2.946:2.946))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:state_2\\.main_3 (2.946:2.946:2.946))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q Net_6027.main_10 (3.958:3.958:3.958))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_8 (2.301:2.301:2.301))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_9 (2.301:2.301:2.301))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_9 (2.301:2.301:2.301))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_cond\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_8 (2.314:2.314:2.314))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_rx_data\\.q \\SPI_DAC\:BSPIM\:TxStsReg\\.status_3 (5.921:5.921:5.921))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_rx_data\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.f1_load (4.984:4.984:4.984))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_rx_data\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_load (4.984:4.984:4.984))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.so_comb Net_6027.main_4 (2.933:2.933:2.933))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_blk_stat_comb \\SPI_DAC\:BSPIM\:RxStsReg\\.status_4 (4.187:4.187:4.187))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_blk_stat_comb \\SPI_DAC\:BSPIM\:rx_status_6\\.main_5 (4.107:4.107:4.107))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_bus_stat_comb \\SPI_DAC\:BSPIM\:RxStsReg\\.status_5 (2.304:2.304:2.304))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:rx_status_6\\.q \\SPI_DAC\:BSPIM\:RxStsReg\\.status_6 (2.887:2.887:2.887))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q Net_6025.main_2 (3.232:3.232:3.232))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q Net_6026.main_2 (3.233:3.233:3.233))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q Net_6027.main_3 (7.258:7.258:7.258))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_2 (3.233:3.233:3.233))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_2 (3.230:3.230:3.230))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_2 (3.231:3.231:3.231))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_0 (5.265:5.265:5.265))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_0 (5.263:5.263:5.263))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:state_0\\.main_2 (3.232:3.232:3.232))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_2 (3.230:3.230:3.230))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_2 (3.230:3.230:3.230))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:tx_status_0\\.main_2 (3.232:3.232:3.232))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:tx_status_4\\.main_2 (7.258:7.258:7.258))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q Net_6025.main_1 (3.384:3.384:3.384))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q Net_6026.main_1 (3.388:3.388:3.388))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q Net_6027.main_2 (6.428:6.428:6.428))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_1 (3.388:3.388:3.388))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_1 (3.102:3.102:3.102))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_1 (3.388:3.388:3.388))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_1 (4.815:4.815:4.815))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_1 (5.094:5.094:5.094))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:state_0\\.main_1 (3.384:3.384:3.384))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_1 (3.102:3.102:3.102))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_1 (3.102:3.102:3.102))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:tx_status_0\\.main_1 (3.384:3.384:3.384))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:tx_status_4\\.main_1 (6.428:6.428:6.428))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q Net_6025.main_0 (3.389:3.389:3.389))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q Net_6026.main_0 (3.394:3.394:3.394))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q Net_6027.main_1 (6.433:6.433:6.433))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_0 (3.394:3.394:3.394))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_0 (3.107:3.107:3.107))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_0 (3.395:3.395:3.395))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_2 (4.820:4.820:4.820))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_2 (5.093:5.093:5.093))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:state_0\\.main_0 (3.389:3.389:3.389))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_0 (3.107:3.107:3.107))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_0 (3.107:3.107:3.107))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:tx_status_0\\.main_0 (3.389:3.389:3.389))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:tx_status_4\\.main_0 (6.433:6.433:6.433))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:tx_status_0\\.q \\SPI_DAC\:BSPIM\:TxStsReg\\.status_0 (2.909:2.909:2.909))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:TxStsReg\\.status_1 (5.637:5.637:5.637))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:state_0\\.main_3 (5.194:5.194:5.194))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:state_1\\.main_8 (5.183:5.183:5.183))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:state_2\\.main_8 (5.183:5.183:5.183))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_bus_stat_comb \\SPI_DAC\:BSPIM\:TxStsReg\\.status_2 (2.296:2.296:2.296))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:tx_status_4\\.q \\SPI_DAC\:BSPIM\:TxStsReg\\.status_4 (2.941:2.941:2.941))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_6025.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_6026.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_6027.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:ld_ident\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_ADC_CK\:PWMHW\\.enable (6.426:6.426:6.426))
    (INTERCONNECT cy_tff_2.q MUX_BUS_1.main_2 (2.306:2.306:2.306))
    (INTERCONNECT cy_tff_3.q MUX_BUS_2.main_2 (2.298:2.298:2.298))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_1.main_1 (4.196:4.196:4.196))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_1 cy_tff_2.clk_en (3.614:3.614:3.614))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_2.main_1 (4.461:4.461:4.461))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_2 cy_tff_3.clk_en (3.887:3.887:3.887))
    (INTERCONNECT ClockBlock.dclk_glb_ff_1 \\PWM_ADC_CK\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ce0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cl0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.z0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ff0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ce1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cl1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.z1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ff1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.co_msb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.sol_msb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cfbo \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.sor \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cmsbo \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(0\)_PAD\\ \\LCD_Char_1\:LCDPort\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(1\)_PAD\\ \\LCD_Char_1\:LCDPort\(1\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(2\)_PAD\\ \\LCD_Char_1\:LCDPort\(2\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(3\)_PAD\\ \\LCD_Char_1\:LCDPort\(3\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(4\)_PAD\\ \\LCD_Char_1\:LCDPort\(4\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(5\)_PAD\\ \\LCD_Char_1\:LCDPort\(5\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(6\)_PAD\\ \\LCD_Char_1\:LCDPort\(6\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOSI_OUT\(0\).pad_out MOSI_OUT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOSI_OUT\(0\)_PAD MOSI_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MISO_IN\(0\)_PAD MISO_IN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCLK_OUT\(0\).pad_out SCLK_OUT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCLK_OUT\(0\)_PAD SCLK_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SS_OUT\(0\).pad_out SS_OUT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SS_OUT\(0\)_PAD SS_OUT\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
