<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v<br>
D:\Gowin\Gowin_V1.9.7.01Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.7.01Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 29 17:33:58 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>DVI_RX_Top</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device:</td>
<td>GW2A-18C</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/O Port </b></td>
<td>37</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_IBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>232</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>122</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>110</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>500</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>35</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>190</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>275</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES10</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label">Logic</td>
<td>501(501 LUTs, 0 ALUs) / 20736</td>
<td>2%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>232 / 16512</td>
<td>1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>I_tmds_clk_p</td>
<td>Base</td>
<td>25.000</td>
<td>40.0</td>
<td>0.000</td>
<td>12.500</td>
<td> </td>
<td> </td>
<td>dvi2rgb_inst/u_HDMI_CK/I </td>
</tr>
<tr>
<td>dvi2rgb_inst/rPLL_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.0</td>
<td>0.000</td>
<td>2.500</td>
<td>dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p</td>
<td>dvi2rgb_inst/rPLL_inst/CLKOUT </td>
</tr>
<tr>
<td>dvi2rgb_inst/rPLL_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.0</td>
<td>1.563</td>
<td>4.063</td>
<td>dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p</td>
<td>dvi2rgb_inst/rPLL_inst/CLKOUTP </td>
</tr>
<tr>
<td>dvi2rgb_inst/rPLL_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.0</td>
<td>0.000</td>
<td>2.500</td>
<td>dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p</td>
<td>dvi2rgb_inst/rPLL_inst/CLKOUTD </td>
</tr>
<tr>
<td>dvi2rgb_inst/rPLL_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.7</td>
<td>0.000</td>
<td>7.500</td>
<td>dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p</td>
<td>dvi2rgb_inst/rPLL_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>25.000</td>
<td>40.0</td>
<td>1.563</td>
<td>14.063</td>
<td>dvi2rgb_inst/rPLL_inst/CLKOUTP</td>
<td>dvi2rgb_inst/rPLL_inst/CLKOUTP.default_gen_clk</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT </td>
</tr>
</table><br/>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>40.0(MHz)</td>
<td>224.4(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.733</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>236</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.913</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0/CLK</td>
</tr>
<tr>
<td>2.145</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s38/I1</td>
</tr>
<tr>
<td>2.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s38/F</td>
</tr>
<tr>
<td>3.174</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s20/I1</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s20/F</td>
</tr>
<tr>
<td>3.966</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s10/I1</td>
</tr>
<tr>
<td>4.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s10/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s5/I1</td>
</tr>
<tr>
<td>5.313</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s5/F</td>
</tr>
<tr>
<td>5.55</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_b_d1_9_s4/I1</td>
</tr>
<tr>
<td>6.12</td>
<td>0.57</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>dvi2rgb_inst/u_data_align/tmds_b_d1_9_s4/F</td>
</tr>
<tr>
<td>6.3</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_0_s1/CE</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.733</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>236</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.913</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_0_s1/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.790, 63.597%; route: 1.365, 31.115%; tC2Q: 0.232, 5.288% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000% </td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.733</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>236</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.913</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0/CLK</td>
</tr>
<tr>
<td>2.145</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s38/I1</td>
</tr>
<tr>
<td>2.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s38/F</td>
</tr>
<tr>
<td>3.174</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s20/I1</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s20/F</td>
</tr>
<tr>
<td>3.966</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s10/I1</td>
</tr>
<tr>
<td>4.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s10/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s5/I1</td>
</tr>
<tr>
<td>5.313</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s5/F</td>
</tr>
<tr>
<td>5.55</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_b_d1_9_s4/I1</td>
</tr>
<tr>
<td>6.12</td>
<td>0.57</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>dvi2rgb_inst/u_data_align/tmds_b_d1_9_s4/F</td>
</tr>
<tr>
<td>6.3</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_1_s1/CE</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.733</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>236</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.913</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_1_s1/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.580, 65.324%; route: 2.730, 31.960%; tC2Q: 0.232, 2.716% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000% </td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.733</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>236</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.913</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0/CLK</td>
</tr>
<tr>
<td>2.145</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s38/I1</td>
</tr>
<tr>
<td>2.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s38/F</td>
</tr>
<tr>
<td>3.174</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s20/I1</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s20/F</td>
</tr>
<tr>
<td>3.966</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s10/I1</td>
</tr>
<tr>
<td>4.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s10/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s5/I1</td>
</tr>
<tr>
<td>5.313</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s5/F</td>
</tr>
<tr>
<td>5.55</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_b_d1_9_s4/I1</td>
</tr>
<tr>
<td>6.12</td>
<td>0.57</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>dvi2rgb_inst/u_data_align/tmds_b_d1_9_s4/F</td>
</tr>
<tr>
<td>6.3</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_2_s1/CE</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.733</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>236</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.913</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_2_s1/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.540, 100.000% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.370, 65.921%; route: 4.095, 32.252%; tC2Q: 0.232, 1.827% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.540, 100.000% </td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.733</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>236</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.913</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0/CLK</td>
</tr>
<tr>
<td>2.145</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s38/I1</td>
</tr>
<tr>
<td>2.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s38/F</td>
</tr>
<tr>
<td>3.174</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s20/I1</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s20/F</td>
</tr>
<tr>
<td>3.966</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s10/I1</td>
</tr>
<tr>
<td>4.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s10/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s5/I1</td>
</tr>
<tr>
<td>5.313</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s5/F</td>
</tr>
<tr>
<td>5.55</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_b_d1_9_s4/I1</td>
</tr>
<tr>
<td>6.12</td>
<td>0.57</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>dvi2rgb_inst/u_data_align/tmds_b_d1_9_s4/F</td>
</tr>
<tr>
<td>6.3</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_3_s1/CE</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.733</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>236</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.913</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_3_s1/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.720, 100.000% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.160, 66.224%; route: 5.460, 32.400%; tC2Q: 0.232, 1.377% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.720, 100.000% </td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.733</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>236</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.913</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0/CLK</td>
</tr>
<tr>
<td>2.145</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>dvi2rgb_inst/u_data_align/B_align_17_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s38/I1</td>
</tr>
<tr>
<td>2.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s38/F</td>
</tr>
<tr>
<td>3.174</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s20/I1</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s20/F</td>
</tr>
<tr>
<td>3.966</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s10/I1</td>
</tr>
<tr>
<td>4.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s10/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s5/I1</td>
</tr>
<tr>
<td>5.313</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dvi2rgb_inst/u_data_align/align_cnt_3_s5/F</td>
</tr>
<tr>
<td>5.55</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_b_d1_9_s4/I1</td>
</tr>
<tr>
<td>6.12</td>
<td>0.57</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>dvi2rgb_inst/u_data_align/tmds_b_d1_9_s4/F</td>
</tr>
<tr>
<td>6.3</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_4_s1/CE</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.733</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>236</td>
<td>dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.913</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi2rgb_inst/u_data_align/tmds_r_d1_4_s1/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.900, 100.000% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.950, 66.406%; route: 6.825, 32.489%; tC2Q: 0.232, 1.104% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.900, 100.000% </td></tr>
</table>
<br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:4s realtime, 0h:0m:4s cputime
<br/>
Memory peak: 52.4MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
