;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT #110, 8
	ADD 100, 0
	SUB #270, 602
	SLT @110, 8
	SLT #110, 8
	SUB #12, @201
	CMP @10, 0
	SUB 0, -402
	DJN -1, @-20
	SUB #12, @201
	SUB #12, @201
	SUB @0, -1
	ADD 100, 0
	SUB #270, 602
	SLT 700, 21
	CMP @121, 100
	SUB 0, -402
	SLT 700, 21
	ADD 100, 0
	ADD 0, @10
	SUB 0, -402
	CMP @121, 100
	SUB @127, 106
	DJN @110, 8
	JMN 0, #-13
	SUB -5, <-402
	SUB @0, -1
	SUB @-127, 100
	SUB @121, 103
	JMN 0, #-13
	ADD 0, @10
	SUB 0, @20
	CMP <0, @2
	ADD 270, 60
	SUB @0, @2
	ADD 210, 30
	CMP @10, 0
	DJN -1, @-620
	MOV -1, <-20
	DJN -1, @-620
	DJN @110, 8
	SUB @121, 106
	SPL 0, -202
	MOV -1, <-20
	SPL 0, -202
