============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:42:58 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         273  8150.555 462488.696 470639.250 
  TOP                        273  8150.555 444438.294 452588.848 
    stoch2bin                 94  3704.863 191347.219 195052.083 
      inc_add_23_27_1         18   853.753  12704.289  13558.042 
    genblk1[1].genblk1.sng    91  2242.363 118041.132 120283.495 
      ctr                     51  1928.590 101072.223 103000.813 
    genblk1[0].genblk1.sng    87  2187.722 128881.133 131068.855 
      ctr                     47  1873.950 111730.303 113604.253 

