strict digraph "" {
	node [label="\N"];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7febd7afec10>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7febd7afeb90>",
		fillcolor=cadetblue,
		label="11:BS
pos = 2'd2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7febd7afeb90>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:CA" -> "11:BS"	[cond="[]",
		lineno=None];
	"Leaf_7:AL"	[def_var="['pos']",
		label="Leaf_7:AL"];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7febd7afe150>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7febd7afe710>",
		fillcolor=cadetblue,
		label="13:BS
pos = 2'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7febd7afe710>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"16:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7febd92b3250>",
		fillcolor=cadetblue,
		label="16:BS
pos = 2'bz;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7febd92b3250>]",
		style=filled,
		typ=BlockingSubstitution];
	"16:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7febd92b3bd0>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7febd92b3c50>",
		fillcolor=cadetblue,
		label="12:BS
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7febd92b3c50>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:CA" -> "12:BS"	[cond="[]",
		lineno=None];
	"12:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7febd92b3dd0>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7febd92b3e50>",
		fillcolor=cadetblue,
		label="14:BS
pos = 2'd3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7febd92b3e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "14:BS"	[cond="[]",
		lineno=None];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7febd92b3fd0>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:CA" -> "16:BS"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"10:CX"	[ast="<pyverilog.vparser.ast.CasexStatement object at 0x7febd92b3b10>",
		fillcolor=lightgray,
		label="10:CX",
		statements="[]",
		style=filled,
		typ=CasexStatement];
	"10:CX" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=10];
	"10:CX" -> "13:CA"	[cond="['in']",
		label=in,
		lineno=10];
	"10:CX" -> "12:CA"	[cond="['in']",
		label=in,
		lineno=10];
	"10:CX" -> "14:CA"	[cond="['in']",
		label=in,
		lineno=10];
	"10:CX" -> "16:CA"	[cond="['in']",
		label=in,
		lineno=10];
	"8:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7febd92b3ad0>",
		fillcolor=turquoise,
		label="8:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"8:BL" -> "10:CX"	[cond="[]",
		lineno=None];
	"11:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"14:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"7:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7febd92b39d0>",
		clk_sens=False,
		fillcolor=gold,
		label="7:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:AL" -> "8:BL"	[cond="[]",
		lineno=None];
}
