<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p572" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_572{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_572{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_572{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t4_572{left:107px;bottom:1089px;letter-spacing:0.1px;}
#t5_572{left:107px;bottom:1074px;letter-spacing:0.14px;}
#t6_572{left:144px;bottom:1073px;}
#t7_572{left:162px;bottom:1074px;letter-spacing:0.11px;}
#t8_572{left:107px;bottom:1059px;letter-spacing:0.12px;}
#t9_572{left:223px;bottom:1057px;}
#ta_572{left:241px;bottom:1059px;letter-spacing:0.1px;word-spacing:0.01px;}
#tb_572{left:107px;bottom:1028px;letter-spacing:0.1px;}
#tc_572{left:107px;bottom:1013px;letter-spacing:0.12px;}
#td_572{left:127px;bottom:998px;letter-spacing:0.09px;word-spacing:-0.02px;}
#te_572{left:127px;bottom:982px;letter-spacing:0.1px;}
#tf_572{left:127px;bottom:967px;letter-spacing:0.14px;}
#tg_572{left:146px;bottom:952px;letter-spacing:0.1px;}
#th_572{left:224px;bottom:951px;}
#ti_572{left:242px;bottom:952px;letter-spacing:0.11px;}
#tj_572{left:127px;bottom:937px;letter-spacing:0.14px;}
#tk_572{left:107px;bottom:906px;letter-spacing:0.12px;}
#tl_572{left:127px;bottom:891px;letter-spacing:0.09px;word-spacing:-0.02px;}
#tm_572{left:127px;bottom:876px;letter-spacing:0.1px;}
#tn_572{left:127px;bottom:860px;letter-spacing:0.14px;}
#to_572{left:146px;bottom:845px;letter-spacing:0.1px;}
#tp_572{left:224px;bottom:844px;}
#tq_572{left:242px;bottom:845px;letter-spacing:0.11px;}
#tr_572{left:127px;bottom:830px;letter-spacing:0.14px;}
#ts_572{left:107px;bottom:814px;letter-spacing:0.09px;}
#tt_572{left:107px;bottom:784px;letter-spacing:0.09px;word-spacing:-0.02px;}
#tu_572{left:107px;bottom:769px;letter-spacing:0.09px;}
#tv_572{left:107px;bottom:753px;letter-spacing:0.1px;}
#tw_572{left:127px;bottom:738px;letter-spacing:0.1px;}
#tx_572{left:127px;bottom:723px;letter-spacing:0.14px;}
#ty_572{left:146px;bottom:707px;letter-spacing:0.11px;}
#tz_572{left:246px;bottom:706px;}
#t10_572{left:265px;bottom:707px;letter-spacing:0.09px;}
#t11_572{left:127px;bottom:692px;letter-spacing:0.14px;}
#t12_572{left:107px;bottom:677px;letter-spacing:0.12px;}
#t13_572{left:127px;bottom:662px;letter-spacing:0.1px;}
#t14_572{left:127px;bottom:646px;letter-spacing:0.14px;}
#t15_572{left:146px;bottom:631px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t16_572{left:146px;bottom:616px;letter-spacing:0.1px;}
#t17_572{left:296px;bottom:614px;}
#t18_572{left:314px;bottom:616px;letter-spacing:0.09px;}
#t19_572{left:127px;bottom:601px;letter-spacing:0.14px;}
#t1a_572{left:107px;bottom:570px;letter-spacing:0.09px;}
#t1b_572{left:88px;bottom:555px;letter-spacing:0.09px;}
#t1c_572{left:88px;bottom:524px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1d_572{left:88px;bottom:494px;letter-spacing:0.09px;}
#t1e_572{left:69px;bottom:478px;letter-spacing:0.09px;}
#t1f_572{left:69px;bottom:410px;letter-spacing:0.16px;}
#t1g_572{left:150px;bottom:410px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t1h_572{left:69px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_572{left:69px;bottom:370px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t1j_572{left:253px;bottom:370px;}
#t1k_572{left:257px;bottom:370px;letter-spacing:-0.19px;word-spacing:-1.01px;}
#t1l_572{left:69px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t1m_572{left:447px;bottom:353px;}
#t1n_572{left:451px;bottom:353px;letter-spacing:-0.18px;word-spacing:-0.83px;}
#t1o_572{left:69px;bottom:336px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t1p_572{left:69px;bottom:313px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1q_572{left:69px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1r_572{left:69px;bottom:279px;}
#t1s_572{left:78px;bottom:279px;}
#t1t_572{left:82px;bottom:279px;letter-spacing:-0.18px;word-spacing:-1.16px;}
#t1u_572{left:69px;bottom:263px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#t1v_572{left:69px;bottom:246px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1w_572{left:69px;bottom:223px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1x_572{left:69px;bottom:164px;letter-spacing:0.13px;}
#t1y_572{left:151px;bottom:164px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1z_572{left:69px;bottom:142px;letter-spacing:-0.16px;word-spacing:-0.45px;}

.s1_572{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_572{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_572{font-size:15px;font-family:Symbol_3ef;color:#000;}
.s4_572{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_572{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_572{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s7_572{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts572" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg572Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg572" style="-webkit-user-select: none;"><object width="935" height="1210" data="572/572.svg" type="image/svg+xml" id="pdf572" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_572" class="t s1_572">16-20 </span><span id="t2_572" class="t s1_572">Vol. 3B </span>
<span id="t3_572" class="t s2_572">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_572" class="t s1_572">(* Determine number of error-reporting banks supported *) </span>
<span id="t5_572" class="t s1_572">COUNT</span><span id="t6_572" class="t s3_572">← </span><span id="t7_572" class="t s1_572">IA32_MCG_CAP.Count; </span>
<span id="t8_572" class="t s1_572">MAX_BANK_NUMBER </span><span id="t9_572" class="t s3_572">← </span><span id="ta_572" class="t s1_572">COUNT - 1; </span>
<span id="tb_572" class="t s1_572">IF (Processor Family is 6H and Processor EXTMODEL:MODEL is less than 1AH) </span>
<span id="tc_572" class="t s1_572">THEN </span>
<span id="td_572" class="t s1_572">(* Enable logging of all errors except for MC0_CTL register *) </span>
<span id="te_572" class="t s1_572">FOR error-reporting banks (1 through MAX_BANK_NUMBER) </span>
<span id="tf_572" class="t s1_572">DO </span>
<span id="tg_572" class="t s1_572">IA32_MCi_CTL </span><span id="th_572" class="t s3_572">← </span><span id="ti_572" class="t s1_572">0FFFFFFFFFFFFFFFFH; </span>
<span id="tj_572" class="t s1_572">OD </span>
<span id="tk_572" class="t s1_572">ELSE </span>
<span id="tl_572" class="t s1_572">(* Enable logging of all errors including MC0_CTL register *) </span>
<span id="tm_572" class="t s1_572">FOR error-reporting banks (0 through MAX_BANK_NUMBER) </span>
<span id="tn_572" class="t s1_572">DO </span>
<span id="to_572" class="t s1_572">IA32_MCi_CTL </span><span id="tp_572" class="t s3_572">← </span><span id="tq_572" class="t s1_572">0FFFFFFFFFFFFFFFFH; </span>
<span id="tr_572" class="t s1_572">OD </span>
<span id="ts_572" class="t s1_572">FI </span>
<span id="tt_572" class="t s1_572">(* BIOS clears all errors only on power-on reset *) </span>
<span id="tu_572" class="t s1_572">IF (BIOS detects Power-on reset) </span>
<span id="tv_572" class="t s1_572">THEN </span>
<span id="tw_572" class="t s1_572">FOR error-reporting banks (0 through MAX_BANK_NUMBER) </span>
<span id="tx_572" class="t s1_572">DO </span>
<span id="ty_572" class="t s1_572">IA32_MCi_STATUS </span><span id="tz_572" class="t s3_572">← </span><span id="t10_572" class="t s1_572">0; </span>
<span id="t11_572" class="t s1_572">OD </span>
<span id="t12_572" class="t s1_572">ELSE </span>
<span id="t13_572" class="t s1_572">FOR error-reporting banks (0 through MAX_BANK_NUMBER) </span>
<span id="t14_572" class="t s1_572">DO </span>
<span id="t15_572" class="t s1_572">(Optional for BIOS and OS) Log valid errors </span>
<span id="t16_572" class="t s1_572">(OS only) IA32_MCi_STATUS </span><span id="t17_572" class="t s3_572">← </span><span id="t18_572" class="t s1_572">0; </span>
<span id="t19_572" class="t s1_572">OD </span>
<span id="t1a_572" class="t s1_572">FI </span>
<span id="t1b_572" class="t s1_572">FI </span>
<span id="t1c_572" class="t s1_572">Setup the Machine Check Exception (#MC) handler for vector 18 in IDT </span>
<span id="t1d_572" class="t s1_572">Set the MCE bit (bit 6) in CR4 register to enable Machine-Check Exceptions </span>
<span id="t1e_572" class="t s1_572">FI </span>
<span id="t1f_572" class="t s4_572">16.9 </span><span id="t1g_572" class="t s4_572">INTERPRETING THE MCA ERROR CODES </span>
<span id="t1h_572" class="t s5_572">When the processor detects a machine-check error condition, it writes a 16-bit error code to the MCA error code </span>
<span id="t1i_572" class="t s5_572">field of one of the IA32_MC</span><span id="t1j_572" class="t s6_572">i</span><span id="t1k_572" class="t s5_572">_STATUS registers and sets the VAL (valid) flag in that register. The processor may also </span>
<span id="t1l_572" class="t s5_572">write a 16-bit model-specific error code in the IA32_MC</span><span id="t1m_572" class="t s6_572">i</span><span id="t1n_572" class="t s5_572">_STATUS register depending on the implementation of the </span>
<span id="t1o_572" class="t s5_572">machine-check architecture of the processor. </span>
<span id="t1p_572" class="t s5_572">The MCA error codes are architecturally defined for Intel 64 and IA-32 processors. To determine the cause of a </span>
<span id="t1q_572" class="t s5_572">machine-check exception, the machine-check exception handler must read the VAL flag for each IA32_M- </span>
<span id="t1r_572" class="t s5_572">C</span><span id="t1s_572" class="t s6_572">i</span><span id="t1t_572" class="t s5_572">_STATUS register. If the flag is set, the machine check-exception handler must then read the MCA error code field </span>
<span id="t1u_572" class="t s5_572">of the register. It is the encoding of the MCA error code field [15:0] that determines the type of error being reported </span>
<span id="t1v_572" class="t s5_572">and not the register bank reporting it. </span>
<span id="t1w_572" class="t s5_572">There are two types of MCA error codes: simple error codes and compound error codes. </span>
<span id="t1x_572" class="t s7_572">16.9.1 </span><span id="t1y_572" class="t s7_572">Simple Error Codes </span>
<span id="t1z_572" class="t s5_572">Table 16-9 shows the simple error codes. These unique codes indicate global error information. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
