library IEEE;
use iEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity carta_asm_2 is

	Port( RELOJ: int STD_LOGIC;
			RESET: in STD_LOGIC;
			S: in std_logic_vector(1 downto 0); --Donde el bit m√°s significativo es Si y el menos significativo es Sd
			atras: out STD_LOGIC;
			adelante: out STD_LOGIC;
			giro_der: out STD_LOGIC;
			giro_izq: out STD_LOGIC;
			out_epresente: out std_logic_vector(3 downto 0));
			
end carta_asm_2;

architecture Behavioral of carta_asm_2 is

signal esiguiente: std_logic_vector(3 downto 0):=B"0000";

constant s0:  std_logic_vector(3 downto 0):=X"0";
constant s1:  std_logic_vector(3 downto 0):=X"0";
constant s2:  std_logic_vector(3 downto 0):=X"0";
constant s3:  std_logic_vector(3 downto 0):=X"0";
constant s4:  std_logic_vector(3 downto 0):=X"0";
constant s5:  std_logic_vector(3 downto 0):=X"0";
constant s6:  std_logic_vector(3 downto 0):=X"0";
constant s7:  std_logic_vector(3 downto 0):=X"0";
constant s8:  std_logic_vector(3 downto 0):=X"0";
constant s9:  std_logic_vector(3 downto 0):=X"0";
constant s10:  std_logic_vector(3 downto 0):=X"0";
constant s11:  std_logic_vector(3 downto 0):=X"0";
	