Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 28 22:12:39 2025
| Host         : Dragos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tested_mips_timing_summary_routed.rpt -pb tested_mips_timing_summary_routed.pb -rpx tested_mips_timing_summary_routed.rpx -warn_on_violation
| Design       : tested_mips
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     167         
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (177)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (929)
5. checking no_input_delay (1)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177)
--------------------------
 There are 167 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (929)
--------------------------------------------------
 There are 929 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  951          inf        0.000                      0                  951           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           951 Endpoints
Min Delay           951 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_fetch/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.199ns  (logic 7.386ns (28.193%)  route 18.813ns (71.807%))
  Logic Levels:           17  (FDCE=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  i_fetch/PC_reg[2]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[2]/Q
                         net (fo=44, routed)          2.210     2.666    i_fetch/p_0_in[0]
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.124     2.790 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.901     4.691    ID/mem_rom_reg_r2_0_31_0_5/ADDRC0
    SLICE_X2Y52          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.815 r  ID/mem_rom_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=6, routed)           1.688     6.503    i_fetch/RD2[5]
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  i_fetch/i__carry__0_i_6/O
                         net (fo=12, routed)          1.742     8.369    i_fetch/PC_reg[4]_2[4]
    SLICE_X13Y44         LUT5 (Prop_lut5_I3_O)        0.152     8.521 r  i_fetch/mem_matrix_reg_0_63_0_0_i_105/O
                         net (fo=2, routed)           0.848     9.369    i_fetch/mem_matrix_reg_0_63_0_0_i_105_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  i_fetch/mem_matrix_reg_0_63_0_0_i_74/O
                         net (fo=1, routed)           1.099    10.822    ID/rez00_in[4]
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.332    11.154 r  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.000    11.154    EX/mem_matrix_reg_0_63_0_0_i_16
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    11.368 r  EX/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.103    12.472    i_fetch/plusOp_carry_i_4_0[2]
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.297    12.769 r  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.769    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X9Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    12.986 r  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          1.970    14.956    MEM_Elem/mem_matrix_reg_0_63_24_24/A3
    SLICE_X10Y54         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.299    15.255 r  MEM_Elem/mem_matrix_reg_0_63_24_24/SP/O
                         net (fo=2, routed)           1.002    16.256    i_fetch/MemData[24]
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124    16.380 r  i_fetch/cat_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    16.380    ID/cat_OBUF[6]_inst_i_10_1
    SLICE_X5Y55          MUXF7 (Prop_muxf7_I1_O)      0.245    16.625 r  ID/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000    16.625    ID/to_ssd[24]
    SLICE_X5Y55          MUXF8 (Prop_muxf8_I0_O)      0.104    16.729 r  ID/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.729    17.458    ID/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.316    17.774 r  ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.816    18.590    ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I2_O)        0.152    18.742 r  ID/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.705    22.447    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    26.199 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.199    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.401ns  (logic 7.379ns (29.052%)  route 18.021ns (70.948%))
  Logic Levels:           17  (FDCE=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  i_fetch/PC_reg[2]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[2]/Q
                         net (fo=44, routed)          2.210     2.666    i_fetch/p_0_in[0]
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.124     2.790 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.901     4.691    ID/mem_rom_reg_r2_0_31_0_5/ADDRC0
    SLICE_X2Y52          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.815 r  ID/mem_rom_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=6, routed)           1.688     6.503    i_fetch/RD2[5]
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  i_fetch/i__carry__0_i_6/O
                         net (fo=12, routed)          1.742     8.369    i_fetch/PC_reg[4]_2[4]
    SLICE_X13Y44         LUT5 (Prop_lut5_I3_O)        0.152     8.521 r  i_fetch/mem_matrix_reg_0_63_0_0_i_105/O
                         net (fo=2, routed)           0.848     9.369    i_fetch/mem_matrix_reg_0_63_0_0_i_105_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  i_fetch/mem_matrix_reg_0_63_0_0_i_74/O
                         net (fo=1, routed)           1.099    10.822    ID/rez00_in[4]
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.332    11.154 r  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.000    11.154    EX/mem_matrix_reg_0_63_0_0_i_16
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    11.368 r  EX/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.103    12.472    i_fetch/plusOp_carry_i_4_0[2]
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.297    12.769 r  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.769    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X9Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    12.986 r  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          1.970    14.956    MEM_Elem/mem_matrix_reg_0_63_24_24/A3
    SLICE_X10Y54         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.299    15.255 r  MEM_Elem/mem_matrix_reg_0_63_24_24/SP/O
                         net (fo=2, routed)           1.002    16.256    i_fetch/MemData[24]
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124    16.380 r  i_fetch/cat_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    16.380    ID/cat_OBUF[6]_inst_i_10_1
    SLICE_X5Y55          MUXF7 (Prop_muxf7_I1_O)      0.245    16.625 r  ID/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000    16.625    ID/to_ssd[24]
    SLICE_X5Y55          MUXF8 (Prop_muxf8_I0_O)      0.104    16.729 r  ID/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.729    17.458    ID/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.316    17.774 r  ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.818    18.593    ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I1_O)        0.152    18.745 r  ID/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.910    21.655    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    25.401 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.401    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.283ns  (logic 7.099ns (28.078%)  route 18.184ns (71.922%))
  Logic Levels:           17  (FDCE=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  i_fetch/PC_reg[2]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[2]/Q
                         net (fo=44, routed)          2.210     2.666    i_fetch/p_0_in[0]
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.124     2.790 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.901     4.691    ID/mem_rom_reg_r2_0_31_0_5/ADDRC0
    SLICE_X2Y52          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.815 r  ID/mem_rom_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=6, routed)           1.688     6.503    i_fetch/RD2[5]
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  i_fetch/i__carry__0_i_6/O
                         net (fo=12, routed)          1.742     8.369    i_fetch/PC_reg[4]_2[4]
    SLICE_X13Y44         LUT5 (Prop_lut5_I3_O)        0.152     8.521 r  i_fetch/mem_matrix_reg_0_63_0_0_i_105/O
                         net (fo=2, routed)           0.848     9.369    i_fetch/mem_matrix_reg_0_63_0_0_i_105_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  i_fetch/mem_matrix_reg_0_63_0_0_i_74/O
                         net (fo=1, routed)           1.099    10.822    ID/rez00_in[4]
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.332    11.154 r  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.000    11.154    EX/mem_matrix_reg_0_63_0_0_i_16
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    11.368 r  EX/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.103    12.472    i_fetch/plusOp_carry_i_4_0[2]
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.297    12.769 r  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.769    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X9Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    12.986 r  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          1.970    14.956    MEM_Elem/mem_matrix_reg_0_63_24_24/A3
    SLICE_X10Y54         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.299    15.255 f  MEM_Elem/mem_matrix_reg_0_63_24_24/SP/O
                         net (fo=2, routed)           1.002    16.256    i_fetch/MemData[24]
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124    16.380 f  i_fetch/cat_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    16.380    ID/cat_OBUF[6]_inst_i_10_1
    SLICE_X5Y55          MUXF7 (Prop_muxf7_I1_O)      0.245    16.625 f  ID/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000    16.625    ID/to_ssd[24]
    SLICE_X5Y55          MUXF8 (Prop_muxf8_I0_O)      0.104    16.729 f  ID/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.729    17.458    ID/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.316    17.774 f  ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.818    18.593    ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I1_O)        0.124    18.717 r  ID/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.073    21.790    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    25.283 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.283    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.935ns  (logic 7.085ns (28.412%)  route 17.850ns (71.588%))
  Logic Levels:           17  (FDCE=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  i_fetch/PC_reg[2]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[2]/Q
                         net (fo=44, routed)          2.210     2.666    i_fetch/p_0_in[0]
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.124     2.790 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.901     4.691    ID/mem_rom_reg_r2_0_31_0_5/ADDRC0
    SLICE_X2Y52          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.815 r  ID/mem_rom_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=6, routed)           1.688     6.503    i_fetch/RD2[5]
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  i_fetch/i__carry__0_i_6/O
                         net (fo=12, routed)          1.742     8.369    i_fetch/PC_reg[4]_2[4]
    SLICE_X13Y44         LUT5 (Prop_lut5_I3_O)        0.152     8.521 r  i_fetch/mem_matrix_reg_0_63_0_0_i_105/O
                         net (fo=2, routed)           0.848     9.369    i_fetch/mem_matrix_reg_0_63_0_0_i_105_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  i_fetch/mem_matrix_reg_0_63_0_0_i_74/O
                         net (fo=1, routed)           1.099    10.822    ID/rez00_in[4]
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.332    11.154 r  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.000    11.154    EX/mem_matrix_reg_0_63_0_0_i_16
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    11.368 r  EX/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.103    12.472    i_fetch/plusOp_carry_i_4_0[2]
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.297    12.769 r  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.769    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X9Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    12.986 r  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          2.119    15.105    MEM_Elem/mem_matrix_reg_0_63_23_23/A3
    SLICE_X10Y53         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.282    15.387 f  MEM_Elem/mem_matrix_reg_0_63_23_23/SP/O
                         net (fo=2, routed)           1.353    16.739    i_fetch/MemData[23]
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.124    16.863 f  i_fetch/cat_OBUF[6]_inst_i_61/O
                         net (fo=1, routed)           0.000    16.863    ID/cat_OBUF[6]_inst_i_7_0
    SLICE_X5Y52          MUXF7 (Prop_muxf7_I1_O)      0.217    17.080 f  ID/cat_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    17.080    ID/to_ssd[23]
    SLICE_X5Y52          MUXF8 (Prop_muxf8_I1_O)      0.094    17.174 f  ID/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.557    17.732    ID/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.316    18.048 f  ID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.973    19.020    ID/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.124    19.144 r  ID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.257    21.401    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    24.935 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.935    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.867ns  (logic 7.361ns (29.602%)  route 17.506ns (70.398%))
  Logic Levels:           17  (FDCE=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  i_fetch/PC_reg[2]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[2]/Q
                         net (fo=44, routed)          2.210     2.666    i_fetch/p_0_in[0]
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.124     2.790 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.901     4.691    ID/mem_rom_reg_r2_0_31_0_5/ADDRC0
    SLICE_X2Y52          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.815 r  ID/mem_rom_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=6, routed)           1.688     6.503    i_fetch/RD2[5]
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  i_fetch/i__carry__0_i_6/O
                         net (fo=12, routed)          1.742     8.369    i_fetch/PC_reg[4]_2[4]
    SLICE_X13Y44         LUT5 (Prop_lut5_I3_O)        0.152     8.521 r  i_fetch/mem_matrix_reg_0_63_0_0_i_105/O
                         net (fo=2, routed)           0.848     9.369    i_fetch/mem_matrix_reg_0_63_0_0_i_105_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  i_fetch/mem_matrix_reg_0_63_0_0_i_74/O
                         net (fo=1, routed)           1.099    10.822    ID/rez00_in[4]
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.332    11.154 r  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.000    11.154    EX/mem_matrix_reg_0_63_0_0_i_16
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    11.368 r  EX/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.103    12.472    i_fetch/plusOp_carry_i_4_0[2]
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.297    12.769 r  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.769    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X9Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    12.986 r  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          2.119    15.105    MEM_Elem/mem_matrix_reg_0_63_23_23/A3
    SLICE_X10Y53         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.282    15.387 r  MEM_Elem/mem_matrix_reg_0_63_23_23/SP/O
                         net (fo=2, routed)           1.353    16.739    i_fetch/MemData[23]
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.124    16.863 r  i_fetch/cat_OBUF[6]_inst_i_61/O
                         net (fo=1, routed)           0.000    16.863    ID/cat_OBUF[6]_inst_i_7_0
    SLICE_X5Y52          MUXF7 (Prop_muxf7_I1_O)      0.217    17.080 r  ID/cat_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    17.080    ID/to_ssd[23]
    SLICE_X5Y52          MUXF8 (Prop_muxf8_I1_O)      0.094    17.174 r  ID/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.557    17.732    ID/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.316    18.048 r  ID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.978    19.026    ID/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.154    19.180 r  ID/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.907    21.087    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    24.867 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.867    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.566ns  (logic 7.112ns (28.949%)  route 17.455ns (71.051%))
  Logic Levels:           17  (FDCE=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  i_fetch/PC_reg[2]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[2]/Q
                         net (fo=44, routed)          2.210     2.666    i_fetch/p_0_in[0]
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.124     2.790 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.901     4.691    ID/mem_rom_reg_r2_0_31_0_5/ADDRC0
    SLICE_X2Y52          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.815 r  ID/mem_rom_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=6, routed)           1.688     6.503    i_fetch/RD2[5]
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  i_fetch/i__carry__0_i_6/O
                         net (fo=12, routed)          1.742     8.369    i_fetch/PC_reg[4]_2[4]
    SLICE_X13Y44         LUT5 (Prop_lut5_I3_O)        0.152     8.521 r  i_fetch/mem_matrix_reg_0_63_0_0_i_105/O
                         net (fo=2, routed)           0.848     9.369    i_fetch/mem_matrix_reg_0_63_0_0_i_105_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  i_fetch/mem_matrix_reg_0_63_0_0_i_74/O
                         net (fo=1, routed)           1.099    10.822    ID/rez00_in[4]
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.332    11.154 r  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.000    11.154    EX/mem_matrix_reg_0_63_0_0_i_16
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    11.368 r  EX/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.103    12.472    i_fetch/plusOp_carry_i_4_0[2]
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.297    12.769 r  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.769    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X9Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    12.986 r  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          2.119    15.105    MEM_Elem/mem_matrix_reg_0_63_23_23/A3
    SLICE_X10Y53         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.282    15.387 r  MEM_Elem/mem_matrix_reg_0_63_23_23/SP/O
                         net (fo=2, routed)           1.353    16.739    i_fetch/MemData[23]
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.124    16.863 r  i_fetch/cat_OBUF[6]_inst_i_61/O
                         net (fo=1, routed)           0.000    16.863    ID/cat_OBUF[6]_inst_i_7_0
    SLICE_X5Y52          MUXF7 (Prop_muxf7_I1_O)      0.217    17.080 r  ID/cat_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    17.080    ID/to_ssd[23]
    SLICE_X5Y52          MUXF8 (Prop_muxf8_I1_O)      0.094    17.174 r  ID/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.557    17.732    ID/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.316    18.048 r  ID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.978    19.026    ID/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.124    19.150 r  ID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.856    21.006    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    24.566 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.566    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.003ns  (logic 7.161ns (29.836%)  route 16.841ns (70.164%))
  Logic Levels:           17  (FDCE=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  i_fetch/PC_reg[2]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[2]/Q
                         net (fo=44, routed)          2.210     2.666    i_fetch/p_0_in[0]
    SLICE_X3Y57          LUT5 (Prop_lut5_I3_O)        0.124     2.790 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.901     4.691    ID/mem_rom_reg_r2_0_31_0_5/ADDRC0
    SLICE_X2Y52          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.815 r  ID/mem_rom_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=6, routed)           1.688     6.503    i_fetch/RD2[5]
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  i_fetch/i__carry__0_i_6/O
                         net (fo=12, routed)          1.742     8.369    i_fetch/PC_reg[4]_2[4]
    SLICE_X13Y44         LUT5 (Prop_lut5_I3_O)        0.152     8.521 r  i_fetch/mem_matrix_reg_0_63_0_0_i_105/O
                         net (fo=2, routed)           0.848     9.369    i_fetch/mem_matrix_reg_0_63_0_0_i_105_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  i_fetch/mem_matrix_reg_0_63_0_0_i_74/O
                         net (fo=1, routed)           1.099    10.822    ID/rez00_in[4]
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.332    11.154 r  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.000    11.154    EX/mem_matrix_reg_0_63_0_0_i_16
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    11.368 r  EX/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.103    12.472    i_fetch/plusOp_carry_i_4_0[2]
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.297    12.769 r  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.769    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X9Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    12.986 r  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          1.970    14.956    MEM_Elem/mem_matrix_reg_0_63_24_24/A3
    SLICE_X10Y54         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.299    15.255 r  MEM_Elem/mem_matrix_reg_0_63_24_24/SP/O
                         net (fo=2, routed)           1.002    16.256    i_fetch/MemData[24]
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124    16.380 r  i_fetch/cat_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    16.380    ID/cat_OBUF[6]_inst_i_10_1
    SLICE_X5Y55          MUXF7 (Prop_muxf7_I1_O)      0.245    16.625 r  ID/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000    16.625    ID/to_ssd[24]
    SLICE_X5Y55          MUXF8 (Prop_muxf8_I0_O)      0.104    16.729 r  ID/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.729    17.458    ID/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.316    17.774 r  ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.816    18.590    ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I3_O)        0.124    18.714 r  ID/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.733    20.447    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    24.003 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.003    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_fetch/PC_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.216ns  (logic 4.234ns (20.944%)  route 15.982ns (79.056%))
  Logic Levels:           21  (CARRY4=8 FDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  i_fetch/PC_reg[2]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[2]/Q
                         net (fo=44, routed)          2.342     2.798    i_fetch/p_0_in[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I0_O)        0.124     2.922 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.367     5.289    ID/mem_rom_reg_r2_0_31_12_17/ADDRA1
    SLICE_X8Y48          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.435 f  ID/mem_rom_reg_r2_0_31_12_17/RAMA/O
                         net (fo=3, routed)           1.361     6.796    i_fetch/RD2[12]
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.328     7.124 f  i_fetch/i__carry__2_i_5/O
                         net (fo=15, routed)          2.228     9.353    i_fetch/PC_reg[4]_2[8]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.150     9.503 f  i_fetch/mem_rom_reg_r1_0_31_18_23_i_79/O
                         net (fo=2, routed)           0.947    10.450    ID/mem_rom_reg_r1_0_31_24_29_i_40_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.326    10.776 f  ID/mem_rom_reg_r1_0_31_24_29_i_55/O
                         net (fo=4, routed)           0.842    11.618    i_fetch/mem_rom_reg_r1_0_31_24_29_i_28_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.742 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.782    12.524    i_fetch/mem_rom_reg_r1_0_31_24_29_i_40_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.648 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.978    13.626    i_fetch/data4__0[24]
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.124    13.750 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_16/O
                         net (fo=1, routed)           0.000    13.750    i_fetch/mem_rom_reg_r1_0_31_24_29_i_16_n_0
    SLICE_X9Y53          MUXF7 (Prop_muxf7_I1_O)      0.217    13.967 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_8/O
                         net (fo=3, routed)           1.264    15.230    i_fetch/mem_rom_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.299    15.529 f  i_fetch/plusOp_carry_i_12/O
                         net (fo=1, routed)           1.333    16.862    i_fetch/plusOp_carry_i_12_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I3_O)        0.124    16.986 r  i_fetch/plusOp_carry_i_6/O
                         net (fo=30, routed)          1.537    18.523    i_fetch/zero
    SLICE_X1Y47          LUT5 (Prop_lut5_I4_O)        0.124    18.647 r  i_fetch/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    18.647    EX/S[0]
    SLICE_X1Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.197 r  EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.197    EX/plusOp_carry_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.311 r  EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.311    EX/plusOp_carry__0_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.425 r  EX/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    19.426    EX/plusOp_carry__1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.540 r  EX/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.540    EX/plusOp_carry__2_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.654 r  EX/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.654    EX/plusOp_carry__3_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.768 r  EX/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.768    EX/plusOp_carry__4_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.882 r  EX/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.882    EX/plusOp_carry__5_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.216 r  EX/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    20.216    i_fetch/D[28]
    SLICE_X1Y54          FDCE                                         r  i_fetch/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_fetch/PC_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.121ns  (logic 4.139ns (20.570%)  route 15.982ns (79.430%))
  Logic Levels:           21  (CARRY4=8 FDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  i_fetch/PC_reg[2]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[2]/Q
                         net (fo=44, routed)          2.342     2.798    i_fetch/p_0_in[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I0_O)        0.124     2.922 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.367     5.289    ID/mem_rom_reg_r2_0_31_12_17/ADDRA1
    SLICE_X8Y48          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.435 f  ID/mem_rom_reg_r2_0_31_12_17/RAMA/O
                         net (fo=3, routed)           1.361     6.796    i_fetch/RD2[12]
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.328     7.124 f  i_fetch/i__carry__2_i_5/O
                         net (fo=15, routed)          2.228     9.353    i_fetch/PC_reg[4]_2[8]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.150     9.503 f  i_fetch/mem_rom_reg_r1_0_31_18_23_i_79/O
                         net (fo=2, routed)           0.947    10.450    ID/mem_rom_reg_r1_0_31_24_29_i_40_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.326    10.776 f  ID/mem_rom_reg_r1_0_31_24_29_i_55/O
                         net (fo=4, routed)           0.842    11.618    i_fetch/mem_rom_reg_r1_0_31_24_29_i_28_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.742 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.782    12.524    i_fetch/mem_rom_reg_r1_0_31_24_29_i_40_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.648 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.978    13.626    i_fetch/data4__0[24]
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.124    13.750 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_16/O
                         net (fo=1, routed)           0.000    13.750    i_fetch/mem_rom_reg_r1_0_31_24_29_i_16_n_0
    SLICE_X9Y53          MUXF7 (Prop_muxf7_I1_O)      0.217    13.967 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_8/O
                         net (fo=3, routed)           1.264    15.230    i_fetch/mem_rom_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.299    15.529 f  i_fetch/plusOp_carry_i_12/O
                         net (fo=1, routed)           1.333    16.862    i_fetch/plusOp_carry_i_12_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I3_O)        0.124    16.986 r  i_fetch/plusOp_carry_i_6/O
                         net (fo=30, routed)          1.537    18.523    i_fetch/zero
    SLICE_X1Y47          LUT5 (Prop_lut5_I4_O)        0.124    18.647 r  i_fetch/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    18.647    EX/S[0]
    SLICE_X1Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.197 r  EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.197    EX/plusOp_carry_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.311 r  EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.311    EX/plusOp_carry__0_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.425 r  EX/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    19.426    EX/plusOp_carry__1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.540 r  EX/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.540    EX/plusOp_carry__2_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.654 r  EX/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.654    EX/plusOp_carry__3_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.768 r  EX/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.768    EX/plusOp_carry__4_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.882 r  EX/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.882    EX/plusOp_carry__5_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.121 r  EX/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    20.121    i_fetch/D[29]
    SLICE_X1Y54          FDCE                                         r  i_fetch/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_fetch/PC_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.105ns  (logic 4.123ns (20.507%)  route 15.982ns (79.493%))
  Logic Levels:           21  (CARRY4=8 FDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  i_fetch/PC_reg[2]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[2]/Q
                         net (fo=44, routed)          2.342     2.798    i_fetch/p_0_in[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I0_O)        0.124     2.922 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.367     5.289    ID/mem_rom_reg_r2_0_31_12_17/ADDRA1
    SLICE_X8Y48          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.435 f  ID/mem_rom_reg_r2_0_31_12_17/RAMA/O
                         net (fo=3, routed)           1.361     6.796    i_fetch/RD2[12]
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.328     7.124 f  i_fetch/i__carry__2_i_5/O
                         net (fo=15, routed)          2.228     9.353    i_fetch/PC_reg[4]_2[8]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.150     9.503 f  i_fetch/mem_rom_reg_r1_0_31_18_23_i_79/O
                         net (fo=2, routed)           0.947    10.450    ID/mem_rom_reg_r1_0_31_24_29_i_40_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.326    10.776 f  ID/mem_rom_reg_r1_0_31_24_29_i_55/O
                         net (fo=4, routed)           0.842    11.618    i_fetch/mem_rom_reg_r1_0_31_24_29_i_28_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.742 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.782    12.524    i_fetch/mem_rom_reg_r1_0_31_24_29_i_40_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.648 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_28/O
                         net (fo=1, routed)           0.978    13.626    i_fetch/data4__0[24]
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.124    13.750 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_16/O
                         net (fo=1, routed)           0.000    13.750    i_fetch/mem_rom_reg_r1_0_31_24_29_i_16_n_0
    SLICE_X9Y53          MUXF7 (Prop_muxf7_I1_O)      0.217    13.967 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_8/O
                         net (fo=3, routed)           1.264    15.230    i_fetch/mem_rom_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.299    15.529 f  i_fetch/plusOp_carry_i_12/O
                         net (fo=1, routed)           1.333    16.862    i_fetch/plusOp_carry_i_12_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I3_O)        0.124    16.986 r  i_fetch/plusOp_carry_i_6/O
                         net (fo=30, routed)          1.537    18.523    i_fetch/zero
    SLICE_X1Y47          LUT5 (Prop_lut5_I4_O)        0.124    18.647 r  i_fetch/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    18.647    EX/S[0]
    SLICE_X1Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.197 r  EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.197    EX/plusOp_carry_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.311 r  EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.311    EX/plusOp_carry__0_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.425 r  EX/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    19.426    EX/plusOp_carry__1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.540 r  EX/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.540    EX/plusOp_carry__2_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.654 r  EX/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.654    EX/plusOp_carry__3_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.768 r  EX/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.768    EX/plusOp_carry__4_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.882 r  EX/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.882    EX/plusOp_carry__5_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.105 r  EX/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    20.105    i_fetch/D[27]
    SLICE_X1Y54          FDCE                                         r  i_fetch/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  sd/cnt_reg[10]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[10]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  sd/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    sd/cnt_reg[8]_i_1_n_5
    SLICE_X0Y65          FDRE                                         r  sd/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  sd/cnt_reg[2]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[2]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  sd/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    sd/cnt_reg[0]_i_1_n_5
    SLICE_X0Y63          FDRE                                         r  sd/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  sd/cnt_reg[6]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[6]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  sd/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    sd/cnt_reg[4]_i_1_n_5
    SLICE_X0Y64          FDRE                                         r  sd/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.252ns (62.657%)  route 0.150ns (37.343%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  sd/cnt_reg[14]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[14]/Q
                         net (fo=25, routed)          0.150     0.291    sd/sel0[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.402 r  sd/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.402    sd/cnt_reg[12]_i_1_n_5
    SLICE_X0Y66          FDRE                                         r  sd/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  sd/cnt_reg[10]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[10]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  sd/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    sd/cnt_reg[8]_i_1_n_4
    SLICE_X0Y65          FDRE                                         r  sd/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  sd/cnt_reg[2]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[2]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  sd/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    sd/cnt_reg[0]_i_1_n_4
    SLICE_X0Y63          FDRE                                         r  sd/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  sd/cnt_reg[6]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[6]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  sd/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    sd/cnt_reg[4]_i_1_n_4
    SLICE_X0Y64          FDRE                                         r  sd/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  sd/cnt_reg[0]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sd/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    sd/cnt_reg_n_0_[0]
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  sd/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.359    sd/cnt[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.429 r  sd/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.429    sd/cnt_reg[0]_i_1_n_7
    SLICE_X0Y63          FDRE                                         r  sd/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  sd/cnt_reg[13]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[13]/Q
                         net (fo=1, routed)           0.180     0.321    sd/cnt_reg_n_0_[13]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.431 r  sd/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.431    sd/cnt_reg[12]_i_1_n_6
    SLICE_X0Y66          FDRE                                         r  sd/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  sd/cnt_reg[1]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[1]/Q
                         net (fo=1, routed)           0.180     0.321    sd/cnt_reg_n_0_[1]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.431 r  sd/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.431    sd/cnt_reg[0]_i_1_n_6
    SLICE_X0Y63          FDRE                                         r  sd/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





