{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 01:33:54 2015 " "Info: Processing started: Mon Nov 09 01:33:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Alarme_de_casa -c TOP_ENTITY " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Alarme_de_casa -c TOP_ENTITY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk66 " "Info: Assuming node \"clk66\" is an undefined clock" {  } { { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk66" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 1 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CONTADOR_30SEG:TIMER\|clk1s " "Info: Detected ripple clock \"CONTADOR_30SEG:TIMER\|clk1s\" as buffer" {  } { { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CONTADORES_RELATED.vhd" 18 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CONTADOR_30SEG:TIMER\|clk1s" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk_dividido " "Info: Detected ripple clock \"DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk_dividido\" as buffer" {  } { { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/DIVISOR_DE_FREQUENCIA.vhd" 9 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk_dividido" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk66 register FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[11\] register FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|A 48.14 MHz 20.774 ns Internal " "Info: Clock \"clk66\" has Internal fmax of 48.14 MHz between source register \"FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[11\]\" and destination register \"FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|A\" (period= 20.774 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.065 ns + Longest register register " "Info: + Longest register to register delay is 20.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[11\] 1 REG LC_X4_Y6_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y6_N7; Fanout = 3; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[11\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.991 ns) + CELL(0.978 ns) 2.969 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~57 2 COMB LC_X3_Y7_N5 2 " "Info: 2: + IC(1.991 ns) + CELL(0.978 ns) = 2.969 ns; Loc. = LC_X3_Y7_N5; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~57'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~57 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.092 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~62 3 COMB LC_X3_Y7_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.092 ns; Loc. = LC_X3_Y7_N6; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~62'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~57 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~62 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.215 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~67 4 COMB LC_X3_Y7_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.215 ns; Loc. = LC_X3_Y7_N7; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~67'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~62 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~67 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.338 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~72 5 COMB LC_X3_Y7_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 3.338 ns; Loc. = LC_X3_Y7_N8; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~72'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~67 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~72 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 3.737 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~77 6 COMB LC_X3_Y7_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 3.737 ns; Loc. = LC_X3_Y7_N9; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~77'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~72 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~77 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 4.971 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~100 7 COMB LC_X4_Y7_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(1.234 ns) = 4.971 ns; Loc. = LC_X4_Y7_N4; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~100'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~77 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~100 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.914 ns) 7.556 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Equal0~4 8 COMB LC_X6_Y7_N6 1 " "Info: 8: + IC(1.671 ns) + CELL(0.914 ns) = 7.556 ns; Loc. = LC_X6_Y7_N6; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Equal0~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~100 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~4 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.914 ns) 9.185 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Equal0~6 9 COMB LC_X6_Y7_N2 16 " "Info: 9: + IC(0.715 ns) + CELL(0.914 ns) = 9.185 ns; Loc. = LC_X6_Y7_N2; Fanout = 16; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Equal0~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~6 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.618 ns) + CELL(0.511 ns) 12.314 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Equal0~11 10 COMB LC_X3_Y10_N3 3 " "Info: 10: + IC(2.618 ns) + CELL(0.511 ns) = 12.314 ns; Loc. = LC_X3_Y10_N3; Fanout = 3; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Equal0~11'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.129 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~6 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~11 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.200 ns) 13.266 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|process_0~1 11 COMB LC_X3_Y10_N7 1 " "Info: 11: + IC(0.752 ns) + CELL(0.200 ns) = 13.266 ns; Loc. = LC_X3_Y10_N7; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|process_0~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~11 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.511 ns) 14.562 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|process_0~2 12 COMB LC_X3_Y10_N8 8 " "Info: 12: + IC(0.785 ns) + CELL(0.511 ns) = 14.562 ns; Loc. = LC_X3_Y10_N8; Fanout = 8; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|process_0~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|process_0~1 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.200 ns) 15.504 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|C~10 13 COMB LC_X3_Y10_N1 3 " "Info: 13: + IC(0.742 ns) + CELL(0.200 ns) = 15.504 ns; Loc. = LC_X3_Y10_N1; Fanout = 3; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|C~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|process_0~2 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C~10 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.511 ns) 17.831 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|A~2 14 COMB LC_X5_Y10_N1 2 " "Info: 14: + IC(1.816 ns) + CELL(0.511 ns) = 17.831 ns; Loc. = LC_X5_Y10_N1; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|A~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C~10 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~2 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.200 ns) 18.755 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|A~4 15 COMB LC_X5_Y10_N8 1 " "Info: 15: + IC(0.724 ns) + CELL(0.200 ns) = 18.755 ns; Loc. = LC_X5_Y10_N8; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|A~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~2 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~4 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.591 ns) 20.065 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|A 16 REG LC_X5_Y10_N7 2 " "Info: 16: + IC(0.719 ns) + CELL(0.591 ns) = 20.065 ns; Loc. = LC_X5_Y10_N7; Fanout = 2; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|A'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.532 ns ( 37.54 % ) " "Info: Total cell delay = 7.532 ns ( 37.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.533 ns ( 62.46 % ) " "Info: Total interconnect delay = 12.533 ns ( 62.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.065 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~57 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~62 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~67 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~72 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~77 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~100 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~6 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~11 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|process_0~1 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|process_0~2 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C~10 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~2 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "20.065 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~57 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~62 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~67 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~72 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~77 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~100 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~4 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~6 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~11 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|process_0~1 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|process_0~2 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C~10 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~2 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~4 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A {} } { 0.000ns 1.991ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.671ns 0.715ns 2.618ns 0.752ns 0.785ns 0.742ns 1.816ns 0.724ns 0.719ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.399ns 1.234ns 0.914ns 0.914ns 0.511ns 0.200ns 0.511ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk66\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 426 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 426; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|A 2 REG LC_X5_Y10_N7 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y10_N7; Fanout = 2; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|A'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk66\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 426 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 426; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[11\] 2 REG LC_X4_Y6_N7 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y6_N7; Fanout = 3; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[11\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.065 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~57 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~62 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~67 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~72 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~77 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~100 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~6 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~11 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|process_0~1 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|process_0~2 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C~10 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~2 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "20.065 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~57 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~62 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~67 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~72 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~77 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~100 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~4 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~6 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~11 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|process_0~1 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|process_0~2 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C~10 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~2 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~4 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A {} } { 0.000ns 1.991ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.671ns 0.715ns 2.618ns 0.752ns 0.785ns 0.742ns 1.816ns 0.724ns 0.719ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.399ns 1.234ns 0.914ns 0.914ns 0.511ns 0.200ns 0.511ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk66 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"clk66\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg CONTADOR_30SEG:TIMER\|a2\[0\] clk66 3.312 ns " "Info: Found hold time violation between source  pin or register \"MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg\" and destination pin or register \"CONTADOR_30SEG:TIMER\|a2\[0\]\" for clock \"clk66\" (Hold time is 3.312 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.793 ns + Largest " "Info: + Largest clock skew is 6.793 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 10.612 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to destination register is 10.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 426 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 426; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CONTADOR_30SEG:TIMER\|clk1s 2 REG LC_X14_Y9_N4 8 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y9_N4; Fanout = 8; REG Node = 'CONTADOR_30SEG:TIMER\|clk1s'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s } "NODE_NAME" } } { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CONTADORES_RELATED.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.499 ns) + CELL(0.918 ns) 10.612 ns CONTADOR_30SEG:TIMER\|a2\[0\] 3 REG LC_X4_Y9_N4 11 " "Info: 3: + IC(5.499 ns) + CELL(0.918 ns) = 10.612 ns; Loc. = LC_X4_Y9_N4; Fanout = 11; REG Node = 'CONTADOR_30SEG:TIMER\|a2\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CONTADORES_RELATED.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 31.80 % ) " "Info: Total cell delay = 3.375 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.237 ns ( 68.20 % ) " "Info: Total interconnect delay = 7.237 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.612 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.612 ns" { clk66 {} clk66~combout {} CONTADOR_30SEG:TIMER|clk1s {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 0.000ns 1.738ns 5.499ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk66\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 426 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 426; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg 2 REG LC_X5_Y4_N4 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y4_N4; Fanout = 7; REG Node = 'MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "MONITORADOR.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/MONITORADOR.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.612 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.612 ns" { clk66 {} clk66~combout {} CONTADOR_30SEG:TIMER|clk1s {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 0.000ns 1.738ns 5.499ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "MONITORADOR.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/MONITORADOR.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.326 ns - Shortest register register " "Info: - Shortest register to register delay is 3.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg 1 REG LC_X5_Y4_N4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N4; Fanout = 7; REG Node = 'MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "MONITORADOR.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/MONITORADOR.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.735 ns) + CELL(0.591 ns) 3.326 ns CONTADOR_30SEG:TIMER\|a2\[0\] 2 REG LC_X4_Y9_N4 11 " "Info: 2: + IC(2.735 ns) + CELL(0.591 ns) = 3.326 ns; Loc. = LC_X4_Y9_N4; Fanout = 11; REG Node = 'CONTADOR_30SEG:TIMER\|a2\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CONTADORES_RELATED.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 17.77 % ) " "Info: Total cell delay = 0.591 ns ( 17.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.735 ns ( 82.23 % ) " "Info: Total interconnect delay = 2.735 ns ( 82.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.326 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 2.735ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CONTADORES_RELATED.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.612 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.612 ns" { clk66 {} clk66~combout {} CONTADOR_30SEG:TIMER|clk1s {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 0.000ns 1.738ns 5.499ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.326 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 2.735ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\] botao4 clk66 1.729 ns register " "Info: tsu for register \"FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\]\" (data pin = \"botao4\", clock pin = \"clk66\") is 1.729 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.215 ns + Longest pin register " "Info: + Longest pin to register delay is 5.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns botao4 1 PIN PIN_M3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_M3; Fanout = 1; PIN Node = 'botao4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botao4 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.803 ns) + CELL(0.280 ns) 5.215 ns FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\] 2 REG LC_X3_Y4_N2 2 " "Info: 2: + IC(3.803 ns) + CELL(0.280 ns) = 5.215 ns; Loc. = LC_X3_Y4_N2; Fanout = 2; REG Node = 'FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.083 ns" { botao4 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 27.08 % ) " "Info: Total cell delay = 1.412 ns ( 27.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.803 ns ( 72.92 % ) " "Info: Total interconnect delay = 3.803 ns ( 72.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.215 ns" { botao4 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.215 ns" { botao4 {} botao4~combout {} FILTRO_BOTAO:FILTRO_B4|shift_reg[7] {} } { 0.000ns 0.000ns 3.803ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk66\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 426 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 426; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\] 2 REG LC_X3_Y4_N2 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y4_N2; Fanout = 2; REG Node = 'FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FILTRO_BOTAO:FILTRO_B4|shift_reg[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.215 ns" { botao4 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.215 ns" { botao4 {} botao4~combout {} FILTRO_BOTAO:FILTRO_B4|shift_reg[7] {} } { 0.000ns 0.000ns 3.803ns } { 0.000ns 1.132ns 0.280ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FILTRO_BOTAO:FILTRO_B4|shift_reg[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk66 ADC_CNTRL_DATA ADC_INTERFACE:ADC\|ADC_CNTRL_DATA 15.293 ns register " "Info: tco from clock \"clk66\" to destination pin \"ADC_CNTRL_DATA\" through register \"ADC_INTERFACE:ADC\|ADC_CNTRL_DATA\" is 15.293 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 10.548 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to source register is 10.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 426 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 426; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk_dividido 2 REG LC_X10_Y4_N5 34 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y4_N5; Fanout = 34; REG Node = 'DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk_dividido'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk_dividido } "NODE_NAME" } } { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/DIVISOR_DE_FREQUENCIA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.435 ns) + CELL(0.918 ns) 10.548 ns ADC_INTERFACE:ADC\|ADC_CNTRL_DATA 3 REG LC_X7_Y6_N5 5 " "Info: 3: + IC(5.435 ns) + CELL(0.918 ns) = 10.548 ns; Loc. = LC_X7_Y6_N5; Fanout = 5; REG Node = 'ADC_INTERFACE:ADC\|ADC_CNTRL_DATA'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk_dividido ADC_INTERFACE:ADC|ADC_CNTRL_DATA } "NODE_NAME" } } { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/INTERFACE_CONVERSOR_AD.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.00 % ) " "Info: Total cell delay = 3.375 ns ( 32.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.173 ns ( 68.00 % ) " "Info: Total interconnect delay = 7.173 ns ( 68.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.548 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk_dividido ADC_INTERFACE:ADC|ADC_CNTRL_DATA } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.548 ns" { clk66 {} clk66~combout {} DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk_dividido {} ADC_INTERFACE:ADC|ADC_CNTRL_DATA {} } { 0.000ns 0.000ns 1.738ns 5.435ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/INTERFACE_CONVERSOR_AD.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.369 ns + Longest register pin " "Info: + Longest register to pin delay is 4.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC_INTERFACE:ADC\|ADC_CNTRL_DATA 1 REG LC_X7_Y6_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y6_N5; Fanout = 5; REG Node = 'ADC_INTERFACE:ADC\|ADC_CNTRL_DATA'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_INTERFACE:ADC|ADC_CNTRL_DATA } "NODE_NAME" } } { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/INTERFACE_CONVERSOR_AD.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(2.322 ns) 4.369 ns ADC_CNTRL_DATA 2 PIN PIN_T7 0 " "Info: 2: + IC(2.047 ns) + CELL(2.322 ns) = 4.369 ns; Loc. = PIN_T7; Fanout = 0; PIN Node = 'ADC_CNTRL_DATA'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.369 ns" { ADC_INTERFACE:ADC|ADC_CNTRL_DATA ADC_CNTRL_DATA } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 53.15 % ) " "Info: Total cell delay = 2.322 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.047 ns ( 46.85 % ) " "Info: Total interconnect delay = 2.047 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.369 ns" { ADC_INTERFACE:ADC|ADC_CNTRL_DATA ADC_CNTRL_DATA } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.369 ns" { ADC_INTERFACE:ADC|ADC_CNTRL_DATA {} ADC_CNTRL_DATA {} } { 0.000ns 2.047ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.548 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk_dividido ADC_INTERFACE:ADC|ADC_CNTRL_DATA } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.548 ns" { clk66 {} clk66~combout {} DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk_dividido {} ADC_INTERFACE:ADC|ADC_CNTRL_DATA {} } { 0.000ns 0.000ns 1.738ns 5.435ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.369 ns" { ADC_INTERFACE:ADC|ADC_CNTRL_DATA ADC_CNTRL_DATA } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.369 ns" { ADC_INTERFACE:ADC|ADC_CNTRL_DATA {} ADC_CNTRL_DATA {} } { 0.000ns 2.047ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ADC_INTERFACE:ADC\|DIG_RESULT\[0\] ADC_DATA clk66 6.234 ns register " "Info: th for register \"ADC_INTERFACE:ADC\|DIG_RESULT\[0\]\" (data pin = \"ADC_DATA\", clock pin = \"clk66\") is 6.234 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 10.548 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to destination register is 10.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 426 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 426; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk_dividido 2 REG LC_X10_Y4_N5 34 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y4_N5; Fanout = 34; REG Node = 'DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk_dividido'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk_dividido } "NODE_NAME" } } { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/DIVISOR_DE_FREQUENCIA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.435 ns) + CELL(0.918 ns) 10.548 ns ADC_INTERFACE:ADC\|DIG_RESULT\[0\] 3 REG LC_X1_Y6_N6 2 " "Info: 3: + IC(5.435 ns) + CELL(0.918 ns) = 10.548 ns; Loc. = LC_X1_Y6_N6; Fanout = 2; REG Node = 'ADC_INTERFACE:ADC\|DIG_RESULT\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk_dividido ADC_INTERFACE:ADC|DIG_RESULT[0] } "NODE_NAME" } } { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/INTERFACE_CONVERSOR_AD.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.00 % ) " "Info: Total cell delay = 3.375 ns ( 32.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.173 ns ( 68.00 % ) " "Info: Total interconnect delay = 7.173 ns ( 68.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.548 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk_dividido ADC_INTERFACE:ADC|DIG_RESULT[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.548 ns" { clk66 {} clk66~combout {} DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk_dividido {} ADC_INTERFACE:ADC|DIG_RESULT[0] {} } { 0.000ns 0.000ns 1.738ns 5.435ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/INTERFACE_CONVERSOR_AD.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.535 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADC_DATA 1 PIN PIN_J4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_J4; Fanout = 1; PIN Node = 'ADC_DATA'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_DATA } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.123 ns) + CELL(0.280 ns) 4.535 ns ADC_INTERFACE:ADC\|DIG_RESULT\[0\] 2 REG LC_X1_Y6_N6 2 " "Info: 2: + IC(3.123 ns) + CELL(0.280 ns) = 4.535 ns; Loc. = LC_X1_Y6_N6; Fanout = 2; REG Node = 'ADC_INTERFACE:ADC\|DIG_RESULT\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { ADC_DATA ADC_INTERFACE:ADC|DIG_RESULT[0] } "NODE_NAME" } } { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/INTERFACE_CONVERSOR_AD.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 31.14 % ) " "Info: Total cell delay = 1.412 ns ( 31.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.123 ns ( 68.86 % ) " "Info: Total interconnect delay = 3.123 ns ( 68.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.535 ns" { ADC_DATA ADC_INTERFACE:ADC|DIG_RESULT[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.535 ns" { ADC_DATA {} ADC_DATA~combout {} ADC_INTERFACE:ADC|DIG_RESULT[0] {} } { 0.000ns 0.000ns 3.123ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.548 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk_dividido ADC_INTERFACE:ADC|DIG_RESULT[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.548 ns" { clk66 {} clk66~combout {} DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk_dividido {} ADC_INTERFACE:ADC|DIG_RESULT[0] {} } { 0.000ns 0.000ns 1.738ns 5.435ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.535 ns" { ADC_DATA ADC_INTERFACE:ADC|DIG_RESULT[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.535 ns" { ADC_DATA {} ADC_DATA~combout {} ADC_INTERFACE:ADC|DIG_RESULT[0] {} } { 0.000ns 0.000ns 3.123ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Raul/Desktop/Alarme 2.0/TOP_ENTITY.tan.smsg " "Info: Generated suppressed messages file C:/Users/Raul/Desktop/Alarme 2.0/TOP_ENTITY.tan.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 01:34:01 2015 " "Info: Processing ended: Mon Nov 09 01:34:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
