`timescale 1ns / 1ps

module SIPO(
input wire clk,
input wire clr,
input wire data_in,
output reg [3:0]q
    );

always @(posedge clk or posedge clr)
begin
	if(clr == 1)
		q <= 0;
	else
		begin
			q[3] <= data_in;
			q[2:0] <= q[3:1];
		end
end

endmodule
