# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on Sep 22,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 16:47:46 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on Sep 22,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 16:47:46 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/full_adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on Sep 22,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/full_adder9.sv 
# -- Compiling module full_adder9
# 
# Top level modules:
# 	full_adder9
# End time: 16:47:46 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on Sep 22,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:47:46 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on Sep 22,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 16:47:46 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/testbench_L4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on Sep 22,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/testbench_L4.sv 
# -- Compiling module testbench_L4
# 
# Top level modules:
# 	testbench_L4
# End time: 16:47:46 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_L4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_L4 
# Start time: 16:47:46 on Sep 22,2022
# Loading sv_std.std
# Loading work.testbench_L4
# Loading work.multiplier
# Loading work.control
# Loading work.full_adder9
# Loading work.full_adder
# Loading work.reg_8
# ** Warning: (vsim-3017) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv(67): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_L4/multiplier/REG_B File: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/reg_8.sv
# ** Warning: (vsim-3722) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv(67): [TFMPC] - Missing connection for port 'Shift_Out'.
# ** Warning: (vsim-3017) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv(69): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_L4/multiplier/REG_A File: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/reg_8.sv
# ** Warning: (vsim-3722) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv(69): [TFMPC] - Missing connection for port 'Shift_Out'.
# ** Warning: (vsim-3839) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv(14): Variable '/testbench_L4/multiplier/Follow', driven via a port connection, is multiply driven. See C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_L4/multiplier File: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: zdrag  Hostname: LAPTOP-GMJRP5OK  ProcessID: 12884
#           Attempting to use alternate WLF file "./wlftj14g6n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj14g6n
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# ** Warning: (vsim-8315) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_L4/multiplier/control
# ** Warning: (vsim-8315) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench_L4/multiplier/control
# ** Warning: (vsim-8315) C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench_L4/multiplier/control
# End time: 16:48:54 on Sep 22,2022, Elapsed time: 0:01:08
# Errors: 0, Warnings: 10
