# 6T-SRAM

## Table Of Contents
- [SRAM Design](https://github.com/satyapanda333/6T-SRAM.git#sram-design)
- [Modes Of SRAM Operation](https://github.com/satyapanda333/6T-SRAM.git#modes-of-sram-operation)
- [Block Diagram Of SRAM](https://github.com/satabdi25-2000/vlsilabSRAM#block-diagram-of-sram)
- [SRAM Blocks](https://github.com/satabdi25-2000/vlsilabSRAM#sram-blocks)
  - [6T 1-Bit SRAM Cell](https://github.com/satabdi25-2000/vlsilabSRAM#6T-1-Bit-SRAM-Cell)
  - [Sense Amplifier](https://github.com/satabdi25-2000/vlsilabSRAM#sense-amplifier)
  - [Write Driver](https://github.com/satabdi25-2000/vlsilabSRAM#write-driver)
  - [Precharge Circuit](https://github.com/satabdi25-2000/vlsilabSRAM#precharge-circuit)
  - [Positive edge triggered D-FlipFlop](https://github.com/satabdi25-2000/vlsilabSRAM#Positive-edge-triggered-D--FlipFlop)
  - [TriState Buffer](https://github.com/satabdi25-2000/vlsilabSRAM#TriState-Buffer)



- [PreLayout Simulations](https://github.com/satabdi25-2000/vlsilabSRAM#PreLayout-Simulations)
  - [6T SRAM Cell](https://github.com/satabdi25-2000/vlsilabSRAM#6t-sram-cell-1)
  - [Sense Amplifier](https://github.com/satabdi25-2000/vlsilabSRAM#sense-amplifier-1)
  - [Write Driver](https://github.com/satabdi25-2000/vlsilabSRAM#write-driver-1)
  - [Precharge Circuit](https://github.com/satabdi25-2000/vlsilabSRAM#prechrage-circuit-1)
  - [Positive edge triggered D-FlipFlop](https://github.com/satabdi25-2000/vlsilabSRAM#Positive-edge-triggered-D--FlipFlop-1)
  - [TriState Buffer](https://github.com/satabdi25-2000/vlsilabSRAM#TriState-Buffer-1)
  
# SRAM design
xyz
