icc_shell> gui_start
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
icc_shell> ls
.                         default.svf            noc_ppr.sdf
..                        default.vpad           noc_synth.ddc
.__tmp_pns_undo_file.tcl  dsyn.tcl               noc_synth.pow
.psyn.tcl.swp             filenames.log          noc_synth.ref
.synth_out.txt.swp        icc_gui.output         noc_synth.rep
WORK                      icc_output.txt         noc_synth.sdc
cam_LIB                   legalizer_debug_plots  noc_synth.sdf
cam_synth.pow             net.acts               noc_synth.v
cam_synth.ref             noc_LIB                physical_out.txt
cam_synth.rep             noc_ppr.gds2           pna_output
command.log               noc_ppr.sbpf.max       psyn.tcl
dcam.tcl                  noc_ppr.sbpf.min       synth_out.txt
dcam.tcl~                 noc_ppr.sdc
icc_shell> source psyn.tcl
Loading db file '/sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ.db'
Error: Failed to read input library 'dw_foundation.sldb'. (LBDB-841)

#BEGIN_XCHECK_LIBRARY

Logic Library:    saed90nm_typ 
                  saed90nm_typ 
Physical Library: /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/astro/gds-as/saed90nm_dv 
check_library options:  
Version:                                F-2011.09-ICC-SP2
Check date and time:    Thu Dec 20 16:11:13 2012

          List of logic library and file names
------------------------------------------------------------------------------
Logic library name           Logic library file name
------------------------------------------------------------------------------
saed90nm_typ                 /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ.db
------------------------------------------------------------------------------

#BEGIN_XCHECK_LOGICCELLS

Number of cells missing in logic library:       44 (out of 448)

Information: List of cells missing in logic library (LIBCHK-210)
-------------------------------------------------------------------------
Cell name                  Cell type             Physical library
-------------------------------------------------------------------------
CGLNPSX16                  Core                  saed90nm_dv
CGLNPSX2                   Core                  saed90nm_dv
CGLNPSX4                   Core                  saed90nm_dv
CGLNPSX8                   Core                  saed90nm_dv
CGLPPRX2                   Core                  saed90nm_dv
CGLPPRX8                   Core                  saed90nm_dv
CGLPPSX16                  Core                  saed90nm_dv
CGLPPSX2                   Core                  saed90nm_dv
CGLPPSX4                   Core                  saed90nm_dv
CGLNPRX2                   Core                  saed90nm_dv
CGLNPRX8                   Core                  saed90nm_dv
CGLPPSX8                   Core                  saed90nm_dv
LSUPENX1                   Core                  saed90nm_dv
LSUPENX2                   Core                  saed90nm_dv
LSUPENX4                   Core                  saed90nm_dv
LSUPENX8                   Core                  saed90nm_dv
LSUPX1                     Core                  saed90nm_dv
LSUPX2                     Core                  saed90nm_dv
LSUPX4                     Core                  saed90nm_dv
LSUPX8                     Core                  saed90nm_dv
RDFFNX1                    Core                  saed90nm_dv
RDFFNX2                    Core                  saed90nm_dv
RDFFX1                     Core                  saed90nm_dv
RDFFX2                     Core                  saed90nm_dv
LSDNENX1                   Core                  saed90nm_dv
LSDNENX2                   Core                  saed90nm_dv
LSDNENX4                   Core                  saed90nm_dv
LSDNENX8                   Core                  saed90nm_dv
LSDNX1                     Core                  saed90nm_dv
LSDNX2                     Core                  saed90nm_dv
RSDFFNX1                   Core                  saed90nm_dv
RSDFFNX2                   Core                  saed90nm_dv
RSDFFX1                    Core                  saed90nm_dv
RSDFFX2                    Core                  saed90nm_dv
LSDNX4                     Core                  saed90nm_dv
LSDNX8                     Core                  saed90nm_dv
RDFFARX1                   Core                  saed90nm_dv
RDFFARX2                   Core                  saed90nm_dv
RDFFNARX1                  Core                  saed90nm_dv
RDFFNARX2                  Core                  saed90nm_dv
RSDFFARX1                  Core                  saed90nm_dv
RSDFFARX2                  Core                  saed90nm_dv
RSDFFNARX1                 Core                  saed90nm_dv
RSDFFNARX2                 Core                  saed90nm_dv
-------------------------------------------------------------------------

#END_XCHECK_LOGICCELLS

#BEGIN_XCHECK_PHYSICALCELLS

Number of cells missing in physical library:    0 (out of 268)

#END_XCHECK_PHYSICALCELLS

#BEGIN_XCHECK_PINS

Number of cells with missing or mismatched pins in libraries:   0

#END_XCHECK_PINS

Logic vs. physical library check summary:
Number of cells missing in logic library:       44 
Information: Logic library is INCONSISTENT with physical library (LIBCHK-220)

#END_XCHECK_LIBRARY


Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus
 min_tlu+: /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus
 mapping_file: /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/star_rcxt/saed90nm.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: noc_LIB

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Warning: Conflict unit found: MW tech file capacitance unit is pF; Main Library capacitance unit is fF. (IFS-007)
Warning: Conflict unit found: MW tech file resistance unit is kOhm; Main Library resistance unit is MOhm. (IFS-007)
Loading db file '/sim/synopsys64/icc/libraries/syn/dw_foundation.sldb'
Loading db file '/sim/synopsys64/icc/libraries/syn/gtech.db'
Loading db file '/sim/synopsys64/icc/libraries/syn/standard.sldb'
Information: linking reference library : /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/astro/gds-as/saed90nm_dv. (PSYN-878)
  Loading link library 'saed90nm_typ'
  Loading link library 'gtech'
Reading ddc file '/home/ddl2126/CSEE-4340/NoC RTL/synthesis/noc_synth.ddc'.
Loaded 1329 designs.
Current design is 'noc'.
Error: Can't find design 'cam'. (UID-109)
Current design is 'noc'.

  Linking design 'noc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (1329 designs)            /home/ddl2126/CSEE-4340/NoC RTL/synthesis/noc_synth.ddc, etc
  saed90nm_typ (library)      /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ.db
  dw_foundation.sldb (library) /sim/synopsys64/icc/libraries/syn/dw_foundation.sldb

Info: Creating auto CEL.
Preparing data for query................... 
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cam. (UIG-5)
Preparing data for query................... 
Information: top power port VDD created
Information: top ground port VSS created
Information: Total 2 ports created
Information: connected 62327 power ports and 62327 ground ports
Warning: Command initialize_floorplan will be obsolete; use create_floorplan instead. (APLUI-056)
There are 578 pins in total
Start to create wire tracks ...
WARNING : No routing direction for layer M3, set to H
WARNING : No routing direction for layer M4, set to V
WARNING : No routing direction for layer M5, set to H
WARNING : No routing direction for layer M6, set to V
WARNING : No routing direction for layer M7, set to H
WARNING : No routing direction for layer M8, set to V
WARNING : No routing direction for layer M9, set to H
GRC reference (27120,27120), dimensions (2880, 2880)
Warning: Pin constraints not found for top block.  Default pin constraints are saved. (FPHSM-0010)
Warning: Cell instance router_4_4/inputbuffers_unit/l_queue/q/U2/M0_1_0/MX/U26 is not completely placed inside top block cam (FPHSM-1800)
Warning: Current cell: cell placement is incomplete and will be ignored (FPHSM-1829)
Number of terminals created: 578.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
cam               578
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.702
        Number Of Rows = 375
        Core Width = 1081.92
        Core Height = 1080
        Aspect Ratio = 0.998
        Double Back ON
        Flip First Row = NO
        Start From First Row = YES
Planner run through successfully.
Reference Point: Lower Left-hand corner of Core Base Array
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
block router_4_4
block router_4_3
block router_4_2
block router_4_1
block router_3_4
block router_3_3
block router_3_2
block router_3_1
block router_2_4
block router_2_3
block router_2_2
block router_2_1
block router_1_4
block router_1_3
block router_1_2
block router_1_1
Above hierarchy nodes are selected for grouping
  115 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 62326 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 64314
Num     zero wt nets = 0
A net with highest fanout (40) is router_4_4/xbar_unit/*Logic0*
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : cam
Version    : F-2011.09-ICC-SP2
Date       : Thu Dec 20 16:12:22 2012
*********************************************

Total wirelength: 1953954.69
Number of 100x100 tracks cell density regions: 1089
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 72.76% (at 507 824 539 855)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 375 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : noc
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 16:12:25 2012
****************************************
Std cell utilization: 70.15%  (889438/(1267875-0))
(Non-fixed + Fixed)
Std cell utilization: 70.15%  (889438/(1267875-0))
(Non-fixed only)
Chip area:            1267875  sites, bbox (30.00 30.00 1111.92 1110.00) um
Std cell area:        889438   sites, (non-fixed:889438 fixed:0)
                      62326    cells, (non-fixed:62326  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       57 
Avg. std cell width:  4.39 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 375)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : noc
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 16:12:25 2012
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 62326 illegal cells...
Starting legalizer.
Initial legalization:  100% (1 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.5 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.5 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.5 sec)
Legalization complete (7 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : noc
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 16:12:32 2012
****************************************

avg cell displacement:    0.864 um ( 0.30 row height)
max cell displacement:    4.099 um ( 1.42 row height)
std deviation:            0.480 um ( 0.17 row height)
number of cell moved:     62326 cells (out of 62326 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
Warning: Layer constraint is not set in top design. (PNA-101)
Use the top two layers as default
Warning: Ring constraint is not set in top design. (PNA-102)
Use the top two layers as default
Warning: Power/Ground pad constraint is not set in top design. (PNA-103)
Use the default pad synthesis constraints

Power Pad and Network Synthesis Begins ...
Geometry mapping begins.
Parasitics Operating Condition is max
Ignore contact DIFFCON, which has non-routing layers:  3

TLU+ File = /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus
TLU+ File = /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
EKL: layer poly has pitch<=0, forced pitch=2
EKL: layer poly has pitch<width+spacing, forced pitch=width+spacing
Getting the info of via resistance from TLU+ model
via resistance of default area is used for layer 19
via resistance of default area is used for layer 19
lower mask id 0, upper mask id 1, via layer 20, resistivity 8.000000
via resistance of default area is used for layer 20
lower mask id 1, upper mask id 2, via layer 21, resistivity 0.900000
lower mask id 2, upper mask id 3, via layer 22, resistivity 0.900000
lower mask id 3, upper mask id 4, via layer 23, resistivity 0.900000
lower mask id 4, upper mask id 5, via layer 24, resistivity 0.900000
lower mask id 5, upper mask id 6, via layer 25, resistivity 0.900000
lower mask id 6, upper mask id 7, via layer 26, resistivity 0.900000
lower mask id 7, upper mask id 8, via layer 27, resistivity 0.900000
lower mask id 8, upper mask id 9, via layer 28, resistivity 0.152500
EKL: max metal layer: 9  max back metal layer: 0
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 0
Geometry mapping took     0.39 seconds

Name of design : cam
Number of cell instances in the design : 62326
Number of cell instance masters in the library : 58
Warning: There are no wires in net VSS. (PNA-111)
The net VSS is skipped
Warning: There are no wires in net VDD. (PNA-111)
The net VDD is skipped
The estimated number of p/g pads for PNS is 8.
Initialization completed.

Geometry mapping begins.
Removing all the files with the prefix cam in the directory ./pna_output
Parasitics Operating Condition is max
Ignore contact DIFFCON, which has non-routing layers:  3
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
EKL: layer poly has pitch<=0, forced pitch=2
EKL: layer poly has pitch<width+spacing, forced pitch=width+spacing
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 20, resistivity 8.000000
lower mask id 1, upper mask id 2, via layer 21, resistivity 0.900000
lower mask id 2, upper mask id 3, via layer 22, resistivity 0.900000
lower mask id 3, upper mask id 4, via layer 23, resistivity 0.900000
lower mask id 4, upper mask id 5, via layer 24, resistivity 0.900000
lower mask id 5, upper mask id 6, via layer 25, resistivity 0.900000
lower mask id 6, upper mask id 7, via layer 26, resistivity 0.900000
lower mask id 7, upper mask id 8, via layer 27, resistivity 0.900000
lower mask id 8, upper mask id 9, via layer 28, resistivity 0.152500
EKL: max metal layer: 9  max back metal layer: 0
Ignoring all CONN views
Number of pad instances: 0
Geometry mapping took     0.34 seconds

Name of design : cam
Number of cell instance masters in the library : 58
Number of cell instances in the design : 62326
Power Network Synthesis Begins ...
Processing net VDD ...
Average power dissipation in cam :  1000.00 mW
Power supply voltage :     1.20 V
Average current in cam :   833.33 mA
EKL: layer 8, width 2.078 > max tlu+ tab range
EKL: layer 8, width 2.078 > max tlu+ tab range
EKL: layer 9, width 4.102 > max tlu+ tab range
EKL: layer 9, width 4.102 > max tlu+ tab range
EKL: layer 8, width 4.156 > max tlu+ tab range
25 percent of initial power plan synthesis is done.
50 percent of initial power plan synthesis is done.
75 percent of initial power plan synthesis is done.
100 percent of initial power plan synthesis is done.
Performing Wire Cutting and Resizing of net VDD for Honoring Blockage Constraints
Processing 30x30 straps
Processing virtual rail for net VDD
Number of power pads reaching to the power ports of the leaf cells or blocks: 124
Total assigned virtual connection port current is 0.000000
Total assigned connected port current is 833.333300
Total assigned current is 833.333300
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Virtual Pad at (1141.390 514.570) layer M9 Supplies   13.78 mA Current (1.65%)
Virtual Pad at (0.530 514.570) layer M9 Supplies   13.76 mA Current (1.65%)
Virtual Pad at (1141.390 624.370) layer M9 Supplies   13.73 mA Current (1.65%)
Virtual Pad at (0.530 624.370) layer M9 Supplies   13.72 mA Current (1.65%)
Virtual Pad at (1141.390 661.270) layer M9 Supplies   13.72 mA Current (1.65%)
Virtual Pad at (0.530 661.270) layer M9 Supplies   13.71 mA Current (1.64%)
Virtual Pad at (1141.390 477.670) layer M9 Supplies   13.70 mA Current (1.64%)
Virtual Pad at (0.530 477.670) layer M9 Supplies   13.69 mA Current (1.64%)
Virtual Pad at (1141.390 441.670) layer M9 Supplies   13.65 mA Current (1.64%)
Virtual Pad at (0.530 441.670) layer M9 Supplies   13.63 mA Current (1.64%)
Virtual Pad at (1141.390 697.270) layer M9 Supplies   13.60 mA Current (1.63%)
Virtual Pad at (0.530 697.270) layer M9 Supplies   13.60 mA Current (1.63%)
Virtual Pad at (1141.390 404.770) layer M9 Supplies   13.55 mA Current (1.63%)
Virtual Pad at (0.530 404.770) layer M9 Supplies   13.53 mA Current (1.62%)
Virtual Pad at (1141.390 734.170) layer M9 Supplies   13.49 mA Current (1.62%)
Virtual Pad at (0.530 734.170) layer M9 Supplies   13.48 mA Current (1.62%)
Virtual Pad at (0.530 770.170) layer M9 Supplies   13.38 mA Current (1.61%)
Virtual Pad at (1141.390 770.170) layer M9 Supplies   13.37 mA Current (1.60%)
Virtual Pad at (1141.390 551.470) layer M9 Supplies   13.35 mA Current (1.60%)
Virtual Pad at (1141.390 367.870) layer M9 Supplies   13.34 mA Current (1.60%)
Virtual Pad at (0.530 551.470) layer M9 Supplies   13.34 mA Current (1.60%)
Virtual Pad at (0.530 367.870) layer M9 Supplies   13.32 mA Current (1.60%)
Virtual Pad at (1141.390 807.070) layer M9 Supplies   13.15 mA Current (1.58%)
Virtual Pad at (0.530 807.070) layer M9 Supplies   13.14 mA Current (1.58%)
Virtual Pad at (1141.390 331.870) layer M9 Supplies   13.12 mA Current (1.57%)
Virtual Pad at (0.530 331.870) layer M9 Supplies   13.09 mA Current (1.57%)
Virtual Pad at (0.530 843.970) layer M9 Supplies   12.81 mA Current (1.54%)
Virtual Pad at (1141.390 843.970) layer M9 Supplies   12.81 mA Current (1.54%)
Virtual Pad at (1141.390 294.970) layer M9 Supplies   12.77 mA Current (1.53%)
Virtual Pad at (0.530 294.970) layer M9 Supplies   12.75 mA Current (1.53%)
Virtual Pad at (1141.390 879.970) layer M9 Supplies   12.41 mA Current (1.49%)
Virtual Pad at (0.530 879.970) layer M9 Supplies   12.41 mA Current (1.49%)
Virtual Pad at (1141.390 258.970) layer M9 Supplies   12.38 mA Current (1.49%)
Virtual Pad at (0.530 258.970) layer M9 Supplies   12.36 mA Current (1.48%)
Virtual Pad at (0.530 916.870) layer M9 Supplies   11.88 mA Current (1.43%)
Virtual Pad at (1141.390 222.070) layer M9 Supplies   11.87 mA Current (1.42%)
Virtual Pad at (1141.390 916.870) layer M9 Supplies   11.87 mA Current (1.42%)
Virtual Pad at (0.530 222.070) layer M9 Supplies   11.86 mA Current (1.42%)
Virtual Pad at (1141.390 587.470) layer M9 Supplies   11.76 mA Current (1.41%)
Virtual Pad at (0.530 587.470) layer M9 Supplies   11.75 mA Current (1.41%)
Virtual Pad at (0.530 953.770) layer M9 Supplies   11.11 mA Current (1.33%)
Virtual Pad at (1141.390 953.770) layer M9 Supplies   11.11 mA Current (1.33%)
Virtual Pad at (1141.390 185.170) layer M9 Supplies   11.06 mA Current (1.33%)
Virtual Pad at (0.530 185.170) layer M9 Supplies   11.05 mA Current (1.33%)
Virtual Pad at (1141.390 989.770) layer M9 Supplies   10.13 mA Current (1.22%)
Virtual Pad at (0.530 989.770) layer M9 Supplies   10.12 mA Current (1.21%)
Virtual Pad at (1141.390 149.170) layer M9 Supplies   10.10 mA Current (1.21%)
Virtual Pad at (0.530 149.170) layer M9 Supplies   10.07 mA Current (1.21%)
Virtual Pad at (1141.390 1026.670) layer M9 Supplies    8.78 mA Current (1.05%)
Virtual Pad at (0.530 1026.670) layer M9 Supplies    8.77 mA Current (1.05%)
Virtual Pad at (1141.390 112.270) layer M9 Supplies    8.75 mA Current (1.05%)
Virtual Pad at (0.530 112.270) layer M9 Supplies    8.73 mA Current (1.05%)
Virtual Pad at (1141.390 1063.570) layer M9 Supplies    6.87 mA Current (0.82%)
Virtual Pad at (0.530 1063.570) layer M9 Supplies    6.87 mA Current (0.82%)
Virtual Pad at (1141.390 75.370) layer M9 Supplies    6.78 mA Current (0.81%)
Virtual Pad at (0.530 75.370) layer M9 Supplies    6.77 mA Current (0.81%)
Virtual Pad at (0.530 1099.570) layer M9 Supplies    3.99 mA Current (0.48%)
Virtual Pad at (1141.390 1099.570) layer M9 Supplies    3.99 mA Current (0.48%)
Virtual Pad at (1141.390 39.370) layer M9 Supplies    3.85 mA Current (0.46%)
Virtual Pad at (0.530 39.370) layer M9 Supplies    3.84 mA Current (0.46%)
Virtual Pad at (515.630 1139.470) layer M8 Supplies    3.21 mA Current (0.38%)
Virtual Pad at (515.630 0.530) layer M8 Supplies    3.20 mA Current (0.38%)
Virtual Pad at (478.830 1139.470) layer M8 Supplies    3.19 mA Current (0.38%)
Virtual Pad at (478.830 0.530) layer M8 Supplies    3.18 mA Current (0.38%)
Virtual Pad at (662.510 1139.470) layer M8 Supplies    3.18 mA Current (0.38%)
Virtual Pad at (662.510 0.530) layer M8 Supplies    3.18 mA Current (0.38%)
Virtual Pad at (625.710 1139.470) layer M8 Supplies    3.15 mA Current (0.38%)
Virtual Pad at (625.710 0.530) layer M8 Supplies    3.15 mA Current (0.38%)
Virtual Pad at (442.350 1139.470) layer M8 Supplies    3.13 mA Current (0.38%)
Virtual Pad at (698.990 1139.470) layer M8 Supplies    3.13 mA Current (0.38%)
Virtual Pad at (442.350 0.530) layer M8 Supplies    3.13 mA Current (0.38%)
Virtual Pad at (698.990 0.530) layer M8 Supplies    3.13 mA Current (0.38%)
Virtual Pad at (552.430 1139.470) layer M8 Supplies    3.07 mA Current (0.37%)
Virtual Pad at (552.430 0.530) layer M8 Supplies    3.07 mA Current (0.37%)
Virtual Pad at (735.790 1139.470) layer M8 Supplies    3.05 mA Current (0.37%)
Virtual Pad at (405.550 1139.470) layer M8 Supplies    3.05 mA Current (0.37%)
Virtual Pad at (735.790 0.530) layer M8 Supplies    3.04 mA Current (0.36%)
Virtual Pad at (405.550 0.530) layer M8 Supplies    3.04 mA Current (0.36%)
Virtual Pad at (772.270 1139.470) layer M8 Supplies    2.94 mA Current (0.35%)
Virtual Pad at (772.270 0.530) layer M8 Supplies    2.94 mA Current (0.35%)
Virtual Pad at (368.750 1139.470) layer M8 Supplies    2.94 mA Current (0.35%)
Virtual Pad at (368.750 0.530) layer M8 Supplies    2.93 mA Current (0.35%)
Virtual Pad at (809.070 1139.470) layer M8 Supplies    2.80 mA Current (0.34%)
Virtual Pad at (809.070 0.530) layer M8 Supplies    2.80 mA Current (0.34%)
Virtual Pad at (332.270 1139.470) layer M8 Supplies    2.80 mA Current (0.34%)
Virtual Pad at (332.270 0.530) layer M8 Supplies    2.80 mA Current (0.34%)
Virtual Pad at (588.910 1139.470) layer M8 Supplies    2.78 mA Current (0.33%)
Virtual Pad at (588.910 0.530) layer M8 Supplies    2.78 mA Current (0.33%)
Virtual Pad at (1141.920 581.400) layer M9 Supplies    2.65 mA Current (0.32%)
Virtual Pad at (845.870 0.530) layer M8 Supplies    2.64 mA Current (0.32%)
Virtual Pad at (845.870 1139.470) layer M8 Supplies    2.64 mA Current (0.32%)
Virtual Pad at (0.000 581.400) layer M9 Supplies    2.64 mA Current (0.32%)
Virtual Pad at (295.470 1139.470) layer M8 Supplies    2.64 mA Current (0.32%)
Virtual Pad at (295.470 0.530) layer M8 Supplies    2.64 mA Current (0.32%)
Virtual Pad at (882.350 0.530) layer M8 Supplies    2.46 mA Current (0.30%)
Virtual Pad at (882.350 1139.470) layer M8 Supplies    2.46 mA Current (0.29%)
Virtual Pad at (258.670 1139.470) layer M8 Supplies    2.45 mA Current (0.29%)
Virtual Pad at (258.670 0.530) layer M8 Supplies    2.45 mA Current (0.29%)
Virtual Pad at (919.150 0.530) layer M8 Supplies    2.24 mA Current (0.27%)
Virtual Pad at (919.150 1139.470) layer M8 Supplies    2.24 mA Current (0.27%)
Virtual Pad at (222.190 1139.470) layer M8 Supplies    2.23 mA Current (0.27%)
Virtual Pad at (222.190 0.530) layer M8 Supplies    2.23 mA Current (0.27%)
Virtual Pad at (955.950 0.530) layer M8 Supplies    1.99 mA Current (0.24%)
Virtual Pad at (955.950 1139.470) layer M8 Supplies    1.99 mA Current (0.24%)
Virtual Pad at (185.390 1139.470) layer M8 Supplies    1.98 mA Current (0.24%)
Virtual Pad at (185.390 0.530) layer M8 Supplies    1.98 mA Current (0.24%)
Virtual Pad at (992.430 0.530) layer M8 Supplies    1.70 mA Current (0.20%)
Virtual Pad at (992.430 1139.470) layer M8 Supplies    1.70 mA Current (0.20%)
Virtual Pad at (148.590 1139.470) layer M8 Supplies    1.69 mA Current (0.20%)
Virtual Pad at (148.590 0.530) layer M8 Supplies    1.69 mA Current (0.20%)
Virtual Pad at (1029.230 1139.470) layer M8 Supplies    1.38 mA Current (0.17%)
Virtual Pad at (1029.230 0.530) layer M8 Supplies    1.37 mA Current (0.16%)
Virtual Pad at (112.110 1139.470) layer M8 Supplies    1.37 mA Current (0.16%)
Virtual Pad at (112.110 0.530) layer M8 Supplies    1.37 mA Current (0.16%)
Virtual Pad at (1066.030 1139.470) layer M8 Supplies    1.01 mA Current (0.12%)
Virtual Pad at (1066.030 0.530) layer M8 Supplies    1.01 mA Current (0.12%)
Virtual Pad at (75.310 1139.470) layer M8 Supplies    1.01 mA Current (0.12%)
Virtual Pad at (75.310 0.530) layer M8 Supplies    1.00 mA Current (0.12%)
Virtual Pad at (582.360 1140.000) layer M8 Supplies    0.84 mA Current (0.10%)
Virtual Pad at (582.360 0.000) layer M8 Supplies    0.83 mA Current (0.10%)
Virtual Pad at (1102.510 1139.470) layer M8 Supplies    0.67 mA Current (0.08%)
Virtual Pad at (38.510 1139.470) layer M8 Supplies    0.67 mA Current (0.08%)
Virtual Pad at (1102.510 0.530) layer M8 Supplies    0.65 mA Current (0.08%)
Virtual Pad at (38.510 0.530) layer M8 Supplies    0.64 mA Current (0.08%)
Total Current from Straps Ends:    0.00 mA (0.00%)
Total Current from Virtual Pads:  833.33 mA (100.00%)
Maximum IR drop in cam : 141.42 mV
Maximum current in cam : 13.783 mA
Maximum EM of wires in cam : 2.650517e+02 A/cm, layer M9
Maximum EM of vias in cam : 3.596717e+06 A/cm_square, layer VIA8
The PNS synthesizes the net VDD successfully
The maximum IR drop of the synthesized net VDD is 141.416 mV
Processing net VSS ...
Average power dissipation in cam :  1000.00 mW
Power supply voltage :     1.20 V
Average current in cam :   833.33 mA
Performing Wire Cutting of net VSS for Honoring Blockage Constraints
Processing virtual rail for net VSS
Number of power pads reaching to the power ports of the leaf cells or blocks: 124
Total assigned virtual connection port current is 0.000000
Total assigned connected port current is 833.333300
Total assigned current is 833.333300
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Virtual Pad at (1140.470 625.430) layer M9 Supplies   13.77 mA Current (1.65%)
Virtual Pad at (1.450 625.430) layer M9 Supplies   13.77 mA Current (1.65%)
Virtual Pad at (1140.470 515.630) layer M9 Supplies   13.74 mA Current (1.65%)
Virtual Pad at (1.450 515.630) layer M9 Supplies   13.72 mA Current (1.65%)
Virtual Pad at (1140.470 478.730) layer M9 Supplies   13.72 mA Current (1.65%)
Virtual Pad at (1.450 478.730) layer M9 Supplies   13.71 mA Current (1.65%)
Virtual Pad at (1140.470 662.330) layer M9 Supplies   13.69 mA Current (1.64%)
Virtual Pad at (1.450 662.330) layer M9 Supplies   13.69 mA Current (1.64%)
Virtual Pad at (1140.470 698.330) layer M9 Supplies   13.64 mA Current (1.64%)
Virtual Pad at (1.450 698.330) layer M9 Supplies   13.63 mA Current (1.64%)
Virtual Pad at (1140.470 442.730) layer M9 Supplies   13.62 mA Current (1.63%)
Virtual Pad at (1.450 442.730) layer M9 Supplies   13.60 mA Current (1.63%)
Virtual Pad at (1140.470 405.830) layer M9 Supplies   13.57 mA Current (1.63%)
Virtual Pad at (1.450 405.830) layer M9 Supplies   13.54 mA Current (1.62%)
Virtual Pad at (1140.470 735.230) layer M9 Supplies   13.48 mA Current (1.62%)
Virtual Pad at (1.450 735.230) layer M9 Supplies   13.47 mA Current (1.62%)
Virtual Pad at (1140.470 588.530) layer M9 Supplies   13.37 mA Current (1.60%)
Virtual Pad at (1.450 588.530) layer M9 Supplies   13.35 mA Current (1.60%)
Virtual Pad at (1140.470 368.930) layer M9 Supplies   13.35 mA Current (1.60%)
Virtual Pad at (1.450 771.230) layer M9 Supplies   13.33 mA Current (1.60%)
Virtual Pad at (1.450 368.930) layer M9 Supplies   13.33 mA Current (1.60%)
Virtual Pad at (1140.470 771.230) layer M9 Supplies   13.32 mA Current (1.60%)
Virtual Pad at (1.450 808.130) layer M9 Supplies   13.18 mA Current (1.58%)
Virtual Pad at (1140.470 808.130) layer M9 Supplies   13.17 mA Current (1.58%)
Virtual Pad at (1140.470 332.930) layer M9 Supplies   13.09 mA Current (1.57%)
Virtual Pad at (1.450 332.930) layer M9 Supplies   13.07 mA Current (1.57%)
Virtual Pad at (1140.470 296.030) layer M9 Supplies   12.79 mA Current (1.53%)
Virtual Pad at (1.450 845.030) layer M9 Supplies   12.78 mA Current (1.53%)
Virtual Pad at (1140.470 845.030) layer M9 Supplies   12.78 mA Current (1.53%)
Virtual Pad at (1.450 296.030) layer M9 Supplies   12.77 mA Current (1.53%)
Virtual Pad at (1140.470 260.030) layer M9 Supplies   12.40 mA Current (1.49%)
Virtual Pad at (1140.470 881.030) layer M9 Supplies   12.38 mA Current (1.49%)
Virtual Pad at (1.450 260.030) layer M9 Supplies   12.38 mA Current (1.49%)
Virtual Pad at (1.450 881.030) layer M9 Supplies   12.38 mA Current (1.49%)
Virtual Pad at (1.450 917.930) layer M9 Supplies   11.87 mA Current (1.42%)
Virtual Pad at (1140.470 917.930) layer M9 Supplies   11.86 mA Current (1.42%)
Virtual Pad at (1140.470 223.130) layer M9 Supplies   11.85 mA Current (1.42%)
Virtual Pad at (1140.470 552.530) layer M9 Supplies   11.84 mA Current (1.42%)
Virtual Pad at (1.450 223.130) layer M9 Supplies   11.84 mA Current (1.42%)
Virtual Pad at (1.450 552.530) layer M9 Supplies   11.83 mA Current (1.42%)
Virtual Pad at (1140.470 186.230) layer M9 Supplies   11.08 mA Current (1.33%)
Virtual Pad at (1.450 186.230) layer M9 Supplies   11.07 mA Current (1.33%)
Virtual Pad at (1.450 954.830) layer M9 Supplies   11.05 mA Current (1.33%)
Virtual Pad at (1140.470 954.830) layer M9 Supplies   11.04 mA Current (1.33%)
Virtual Pad at (1140.470 150.230) layer M9 Supplies   10.09 mA Current (1.21%)
Virtual Pad at (1.450 150.230) layer M9 Supplies   10.07 mA Current (1.21%)
Virtual Pad at (1140.470 990.830) layer M9 Supplies   10.07 mA Current (1.21%)
Virtual Pad at (1.450 990.830) layer M9 Supplies   10.06 mA Current (1.21%)
Virtual Pad at (1140.470 113.330) layer M9 Supplies    8.73 mA Current (1.05%)
Virtual Pad at (1.450 113.330) layer M9 Supplies    8.72 mA Current (1.05%)
Virtual Pad at (1.450 1027.730) layer M9 Supplies    8.71 mA Current (1.05%)
Virtual Pad at (1140.470 1027.730) layer M9 Supplies    8.71 mA Current (1.05%)
Virtual Pad at (1140.470 76.430) layer M9 Supplies    6.81 mA Current (0.82%)
Virtual Pad at (1.450 76.430) layer M9 Supplies    6.79 mA Current (0.82%)
Virtual Pad at (1140.470 1064.630) layer M9 Supplies    6.73 mA Current (0.81%)
Virtual Pad at (1.450 1064.630) layer M9 Supplies    6.73 mA Current (0.81%)
Virtual Pad at (1140.470 40.430) layer M9 Supplies    3.91 mA Current (0.47%)
Virtual Pad at (1.450 40.430) layer M9 Supplies    3.90 mA Current (0.47%)
Virtual Pad at (1.450 1100.630) layer M9 Supplies    3.76 mA Current (0.45%)
Virtual Pad at (1140.470 1100.630) layer M9 Supplies    3.76 mA Current (0.45%)
Virtual Pad at (626.290 1137.900) layer M8 Supplies    3.24 mA Current (0.39%)
Virtual Pad at (626.290 2.100) layer M8 Supplies    3.23 mA Current (0.39%)
Virtual Pad at (663.090 1137.900) layer M8 Supplies    3.22 mA Current (0.39%)
Virtual Pad at (479.410 1137.900) layer M8 Supplies    3.21 mA Current (0.39%)
Virtual Pad at (663.090 2.100) layer M8 Supplies    3.21 mA Current (0.39%)
Virtual Pad at (479.410 2.100) layer M8 Supplies    3.20 mA Current (0.38%)
Virtual Pad at (516.210 1137.900) layer M8 Supplies    3.20 mA Current (0.38%)
Virtual Pad at (516.210 2.100) layer M8 Supplies    3.19 mA Current (0.38%)
Virtual Pad at (442.930 1137.900) layer M8 Supplies    3.16 mA Current (0.38%)
Virtual Pad at (699.570 1137.900) layer M8 Supplies    3.16 mA Current (0.38%)
Virtual Pad at (699.570 2.100) layer M8 Supplies    3.15 mA Current (0.38%)
Virtual Pad at (442.930 2.100) layer M8 Supplies    3.15 mA Current (0.38%)
Virtual Pad at (589.490 1137.900) layer M8 Supplies    3.14 mA Current (0.38%)
Virtual Pad at (589.490 2.100) layer M8 Supplies    3.13 mA Current (0.38%)
Virtual Pad at (406.130 1137.900) layer M8 Supplies    3.07 mA Current (0.37%)
Virtual Pad at (736.370 1137.900) layer M8 Supplies    3.07 mA Current (0.37%)
Virtual Pad at (736.370 2.100) layer M8 Supplies    3.07 mA Current (0.37%)
Virtual Pad at (406.130 2.100) layer M8 Supplies    3.06 mA Current (0.37%)
Virtual Pad at (772.850 1137.900) layer M8 Supplies    2.96 mA Current (0.36%)
Virtual Pad at (369.330 1137.900) layer M8 Supplies    2.96 mA Current (0.36%)
Virtual Pad at (772.850 2.100) layer M8 Supplies    2.96 mA Current (0.35%)
Virtual Pad at (369.330 2.100) layer M8 Supplies    2.95 mA Current (0.35%)
Virtual Pad at (553.010 1137.900) layer M8 Supplies    2.91 mA Current (0.35%)
Virtual Pad at (553.010 2.100) layer M8 Supplies    2.90 mA Current (0.35%)
Virtual Pad at (809.650 1137.900) layer M8 Supplies    2.83 mA Current (0.34%)
Virtual Pad at (332.850 1137.900) layer M8 Supplies    2.83 mA Current (0.34%)
Virtual Pad at (809.650 2.100) layer M8 Supplies    2.82 mA Current (0.34%)
Virtual Pad at (332.850 2.100) layer M8 Supplies    2.82 mA Current (0.34%)
Virtual Pad at (296.050 1137.900) layer M8 Supplies    2.67 mA Current (0.32%)
Virtual Pad at (846.450 1137.900) layer M8 Supplies    2.67 mA Current (0.32%)
Virtual Pad at (296.050 2.100) layer M8 Supplies    2.66 mA Current (0.32%)
Virtual Pad at (846.450 2.100) layer M8 Supplies    2.66 mA Current (0.32%)
Virtual Pad at (1141.920 558.600) layer M9 Supplies    2.54 mA Current (0.31%)
Virtual Pad at (0.000 558.600) layer M9 Supplies    2.54 mA Current (0.30%)
Virtual Pad at (882.930 1137.900) layer M8 Supplies    2.48 mA Current (0.30%)
Virtual Pad at (259.250 1137.900) layer M8 Supplies    2.48 mA Current (0.30%)
Virtual Pad at (882.930 2.100) layer M8 Supplies    2.47 mA Current (0.30%)
Virtual Pad at (259.250 2.100) layer M8 Supplies    2.47 mA Current (0.30%)
Virtual Pad at (222.770 1137.900) layer M8 Supplies    2.26 mA Current (0.27%)
Virtual Pad at (919.730 1137.900) layer M8 Supplies    2.26 mA Current (0.27%)
Virtual Pad at (919.730 2.100) layer M8 Supplies    2.25 mA Current (0.27%)
Virtual Pad at (222.770 2.100) layer M8 Supplies    2.25 mA Current (0.27%)
Virtual Pad at (185.970 1137.900) layer M8 Supplies    2.00 mA Current (0.24%)
Virtual Pad at (956.530 1137.900) layer M8 Supplies    2.00 mA Current (0.24%)
Virtual Pad at (956.530 2.100) layer M8 Supplies    2.00 mA Current (0.24%)
Virtual Pad at (185.970 2.100) layer M8 Supplies    2.00 mA Current (0.24%)
Virtual Pad at (149.170 1137.900) layer M8 Supplies    1.71 mA Current (0.21%)
Virtual Pad at (993.010 2.100) layer M8 Supplies    1.71 mA Current (0.21%)
Virtual Pad at (993.010 1137.900) layer M8 Supplies    1.71 mA Current (0.21%)
Virtual Pad at (149.170 2.100) layer M8 Supplies    1.71 mA Current (0.21%)
Virtual Pad at (112.690 1137.900) layer M8 Supplies    1.38 mA Current (0.17%)
Virtual Pad at (112.690 2.100) layer M8 Supplies    1.38 mA Current (0.17%)
Virtual Pad at (1029.810 2.100) layer M8 Supplies    1.38 mA Current (0.17%)
Virtual Pad at (1029.810 1137.900) layer M8 Supplies    1.38 mA Current (0.17%)
Virtual Pad at (75.890 2.100) layer M8 Supplies    1.02 mA Current (0.12%)
Virtual Pad at (1066.610 2.100) layer M8 Supplies    1.01 mA Current (0.12%)
Virtual Pad at (75.890 1137.900) layer M8 Supplies    1.01 mA Current (0.12%)
Virtual Pad at (1066.610 1137.900) layer M8 Supplies    1.01 mA Current (0.12%)
Virtual Pad at (559.560 1140.000) layer M8 Supplies    0.67 mA Current (0.08%)
Virtual Pad at (39.090 2.100) layer M8 Supplies    0.67 mA Current (0.08%)
Virtual Pad at (559.560 0.000) layer M8 Supplies    0.67 mA Current (0.08%)
Virtual Pad at (1103.090 2.100) layer M8 Supplies    0.67 mA Current (0.08%)
Virtual Pad at (39.090 1137.900) layer M8 Supplies    0.64 mA Current (0.08%)
Virtual Pad at (1103.090 1137.900) layer M8 Supplies    0.64 mA Current (0.08%)
Total Current from Straps Ends:    0.00 mA (0.00%)
Total Current from Virtual Pads:  833.33 mA (100.00%)
Maximum IR drop in cam : 140.79 mV
Maximum current in cam : 13.770 mA
Maximum EM of wires in cam : 2.648021e+02 A/cm, layer M9
Maximum EM of vias in cam : 3.583096e+06 A/cm_square, layer VIA8
The PPS synthesizes the net VSS successfully
The maximum IR drop of the synthesized net VSS is 140.794

The statistics of PNS results
Global Constraints Setting
Remove Floating Segments:       On
Use Stack Via:                  On
Same PG Width Sizing:           On
Optimize Track Usage:           Off
Keep Ring Outside Core Area:    Off
No Straps Over Hard Macros:     Off
No Straps Over Plan Groups:     Off
No Straps Over Soft Macros:     Off
Ignore Blockage:                Off
Net name : VDD
IR drop of the synthesized net :  141.42 mV
Core ring segment: Horizontal: M9, Width: 1.040 microns
Core ring segment: Vertical: M8, Width: 0.680 microns
Layer: M9, Direction: Horizontal, # of Straps: 30, PG spacing
The maximum width of straps: 0.520 microns
The average width of straps: 0.520 microns
Layer: M8, Direction: Vertical, # of Straps: 30, PG spacing
The maximum width of straps: 0.340 microns
The average width of straps: 0.340 microns
The percentage of routing tracks used by the power net VDD for layer M9: 5.05%
The percentage of routing tracks used by the power net VDD for layer M8: 2.74%
The percentage of routing tracks used by the power net VDD for layer M7: 0.00%
The percentage of routing tracks used by the power net VDD for layer M6: 0.00%
The percentage of routing tracks used by the power net VDD for layer M5: 0.00%
The percentage of routing tracks used by the power net VDD for layer M4: 0.00%
The percentage of routing tracks used by the power net VDD for layer M3: 0.00%
The percentage of routing tracks used by the power net VDD for layer M2: 0.00%
The percentage of routing tracks used by the power net VDD for layer M1: 15.82%
The average percentage of routing tracks used by net VDD : 2.62%
Net name : VSS
IR drop of the synthesized net :  140.79 mV
Core ring segment: Horizontal: M9, Width: 1.040 microns
Core ring segment: Vertical: M8, Width: 0.680 microns
Layer: M9, Direction: Horizontal, # of Straps: 30, PG spacing
The maximum width of straps: 0.520 microns
The average width of straps: 0.520 microns
Layer: M8, Direction: Vertical, # of Straps: 30, PG spacing
The maximum width of straps: 0.340 microns
The average width of straps: 0.340 microns
The percentage of routing tracks used by the power net VSS for layer M9: 5.05%
The percentage of routing tracks used by the power net VSS for layer M8: 2.74%
The percentage of routing tracks used by the power net VSS for layer M7: 0.00%
The percentage of routing tracks used by the power net VSS for layer M6: 0.00%
The percentage of routing tracks used by the power net VSS for layer M5: 0.00%
The percentage of routing tracks used by the power net VSS for layer M4: 0.00%
The percentage of routing tracks used by the power net VSS for layer M3: 0.00%
The percentage of routing tracks used by the power net VSS for layer M2: 0.00%
The percentage of routing tracks used by the power net VSS for layer M1: 15.79%
The average percentage of routing tracks used by net VSS : 2.62%
Memory usage for design data :      33103.872 Kbytes
Generating Power Routing Tcl commands file ./pna_output/create_pns_pg.tcl
Overall takes     6.22 seconds
Please read cam.PNS.log for detail information
Generating file ./pna_output/cam.VDD.pad_summary to report power pad synthesis status.
Generating file ./pna_output/cam.VSS.pad_summary to report power pad synthesis status.

Performing p/g pad synthesis ...
0% . . 66% . . . . .  100% done.

p/g pad synthesis result ...
========================
Net: VDD  [Maximum/Target IR drop(mV): 243.39/250.00]  [Number of synthesized pads:17]
Net: VSS  [Maximum/Target IR drop(mV): 231.38/250.00]  [Number of synthesized pads:17]
========================

All pads are synthesized successfully.
Saving the virtual pad file ./default.vpad successfully
Memory usage for p/g pad synthesis only:         49.152 Kbytes
Run time for p/g pad synthesis only:   124.84 seconds
All the memory for p/g pad synthesis is removed.

Power network synthesis is done successfully.
Reading power network analysis highlight file: ./pna_output/cam.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
Committing the synthesized power plan ... 
**** WARNING:Multiple default via [VIA12C] for layer(VIA1):VIA12B

Done with committing power plan!
Information: linking reference library : /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/astro/gds-as/saed90nm_dv. (PSYN-878)

  Linking design 'noc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (1329 designs)            cam.CEL, etc
  saed90nm_typ (library)      /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ.db
  dw_foundation.sldb (library) /sim/synopsys64/icc/libraries/syn/dw_foundation.sldb

Load global CTS reference options from NID to stack
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'noc'
Warning: Design 'noc' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
        router_4_4/fcc_unit/south_counter/U19/IN1 router_4_4/fcc_unit/south_counter/U19/Q router_4_4/fcc_unit/south_counter/U11/IN2 router_4_4/fcc_unit/south_counter/U11/QN 
Information: Timing loop detected. (OPT-150)
        router_4_4/fcc_unit/south_counter/U13/INP router_4_4/fcc_unit/south_counter/U13/ZN router_4_4/fcc_unit/south_counter/U20/IN2 router_4_4/fcc_unit/south_counter/U20/Q 
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.21 0.18 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.1e-07 6.1e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.29 0.22 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.9e-08 5.9e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.24 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.23 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 5.4e-07 5.4e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
LR: Layer 3 utilization is 0.00
LR: Layer 3 gcell size is 9
LR: Layer 4 utilization is 0.00
LR: Layer 4 gcell size is 9
LR: Layer 5 utilization is 0.00
LR: Layer 5 gcell size is 9
LR: Layer 6 utilization is 0.00
LR: Layer 6 gcell size is 9
LR: Layer 7 utilization is 0.00
LR: Layer 7 gcell size is 9
LR: Layer 8 utilization is 0.00
LR: Layer 8 gcell size is 9
LR: Layer 9 utilization is 0.02
LR: Layer 9 gcell size is 3
LR: Clock routing service standing by
Using cts integrated global router
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 375 horizontal rows
    128 pre-routes for placement blockage/checking
    2176 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 375 horizontal rows
    128 pre-routes for placement blockage/checking
    2176 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain d.clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain d.clk
CTS: Prepare sources for clock domain d.clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain d.clk
CTS: Prepare sources for clock domain d.clk

Pruning library cells (r/f, pwr)
    Min drive = 0.360786.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN3X2 because of a gain of 110.45.
    Pruning NBUFFX4 because of a gain of 25.45.
    Pruning NBUFFX8 because of a gain of 27.4.
    Pruning NBUFFX16 because of a gain of 28.81.
    Pruning NBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (1 buffers):
        NBUFFX2

Pruning library cells (r/f, pwr)
    Min drive = 0.360786.
    Pruning INVX0 because drive of 0.318184 is less than 0.360786.
    Pruning IBUFFX2 because of a gain of 19.21.
    Pruning IBUFFX4 because of a gain of 28.38.
    Pruning IBUFFX8 because of a gain of 57.92.
    Pruning IBUFFX16 because of a gain of 110.45.
    Pruning IBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (6 buffers):
        INVX1
        INVX2
        INVX4
        INVX8
        INVX16
        INVX32
CTS: BA: Net 'd.clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net d.clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 9728
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net d.clk:
CTS:   NBUFFX32
CTS:   INVX32
CTS:   NBUFFX16
CTS:   INVX16
CTS:   NBUFFX8
CTS:   INVX8
CTS: Buffer/Inverter list for DelayInsertion for clock net d.clk:
CTS:   INVX32
CTS:   INVX16
CTS:   INVX8
CTS:   NBUFFX16
CTS:   INVX4
CTS:   NBUFFX8
CTS:   NBUFFX32
CTS:   IBUFFX16
CTS:   IBUFFX8
CTS:   IBUFFX4
CTS:   NBUFFX4
CTS:   IBUFFX32
CTS:   INVX2
CTS:   INVX1
CTS:   INVX0
CTS:   NBUFFX2
CTS:   IBUFFX2
CTS:   DELLN1X2
CTS:   DELLN2X2
CTS:   DELLN3X2
Information: Removing clock transition on clock d.clk ... (CTS-103)
Information: Removing clock transition on clock d.clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = d.clk
CTS:        driving pin = d.clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
CTS: nominal transition = 0.054269
Warning: CTS max_capacitance contstraint 600 is low for clustering; recommend removing it
CTS: BA: Tighten target itran = 0.2117 -> 0.1905: ratio = 0.9000
CTS: BA: Tighten target otran = 0.1896 -> 0.1429: ratio = 0.7534
CTS: BA: rootNetCap = 0.815183: targ cap = 0.540000: targ wirecap = 0.455303: not relaxed
CTS: BA: rootNetCap = 0.219312: targ cap = 0.540000: targ wirecap = 0.455303: not relaxed

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     4 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:      66 buffers used (total size = 1603.58)
CTS:      67 clock nets total capacitance = worst[27313.355 27313.355]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net d.clk
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:      66 buffers used (total size = 1603.58)
CTS:      67 clock nets total capacitance = worst[27313.355 27313.355]

CTS: ==================================================
CTS:   Elapsed time: 5 seconds
CTS:   CPU time:     5 seconds on nassau
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 375 horizontal rows
    128 pre-routes for placement blockage/checking
    2176 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain d.clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain d.clk
CTS: Prepare sources for clock domain d.clk

Pruning library cells (r/f, pwr)
    Min drive = 0.360786.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN3X2 because of a gain of 110.45.
    Pruning NBUFFX4 because of a gain of 25.45.
    Pruning NBUFFX8 because of a gain of 27.4.
    Pruning NBUFFX16 because of a gain of 28.81.
    Pruning NBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (1 buffers):
        NBUFFX2

Pruning library cells (r/f, pwr)
    Min drive = 0.360786.
    Pruning INVX0 because drive of 0.318184 is less than 0.360786.
    Pruning IBUFFX2 because of a gain of 19.21.
    Pruning IBUFFX4 because of a gain of 28.38.
    Pruning IBUFFX8 because of a gain of 57.92.
    Pruning IBUFFX16 because of a gain of 110.45.
    Pruning IBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (6 buffers):
        INVX1
        INVX2
        INVX4
        INVX8
        INVX16
        INVX32
CTS: Prepare sources for clock domain d.clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on nassau
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.3 0.23 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
Load global CTS reference options from NID to stack
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Info: No clocks specified. All clocks will be used.
Clock name : d.clk 
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 375 horizontal rows
    128 pre-routes for placement blockage/checking
    2176 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain d.clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain d.clk
CTS: Prepare sources for clock domain d.clk
CTS: Prepare sources for clock domain d.clk

Pruning library cells (r/f, pwr)
    Min drive = 0.378826.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN3X2 because of a gain of 110.45.
    Pruning NBUFFX4 because of a gain of 25.45.
    Pruning NBUFFX8 because of a gain of 27.4.
    Pruning NBUFFX16 because of a gain of 28.81.
    Pruning NBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (1 buffers):
        NBUFFX2

Pruning library cells (r/f, pwr)
    Min drive = 0.378826.
    Pruning INVX0 because drive of 0.318184 is less than 0.378826.
    Pruning IBUFFX2 because of a gain of 19.21.
    Pruning IBUFFX4 because of a gain of 28.38.
    Pruning IBUFFX8 because of a gain of 57.92.
    Pruning IBUFFX16 because of a gain of 110.45.
    Pruning IBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (6 buffers):
        INVX1
        INVX2
        INVX4
        INVX8
        INVX16
        INVX32
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2, 
CTO-  :     DELLN2X2, 
CTO-  :     DELLN3X2, 
CTO-  :     IBUFFX16, 
CTO-  :     IBUFFX2, 
CTO-  :     IBUFFX32, 
CTO-  :     IBUFFX4, 
CTO-  :     IBUFFX8, 
CTO-  :     INVX0, 
CTO-  :     INVX1, 
CTO-  :     INVX16, 
CTO-  :     INVX2, 
CTO-  :     INVX32, 
CTO-  :     INVX4, 
CTO-  :     INVX8, 
CTO-  :     NBUFFX16, 
CTO-  :     NBUFFX2, 
CTO-  :     NBUFFX32, 
CTO-  :     NBUFFX4, 
CTO-  :     NBUFFX8, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2'.
Using primary inverters equivalent to 'INVX0'.
Warning: set_delay_calculation is currently set to 'elmore'.  'clock_arnoldi' is suggested. (CTS-352)
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'default:max##ELMORE': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'default:max##ELMORE': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'default:max##ELMORE': 1.000
Worst clock corner:  default:max##ELMORE
Worst RC delay corner:  default:max##ELMORE
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.108539
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate DELLN1X2.
    Pruning slow or multistage gate DELLN2X2.
    Pruning slow or multistage gate DELLN3X2.
    Pruning slow or multistage gate NBUFFX4.
    Pruning slow or multistage gate NBUFFX8.
    Pruning slow or multistage gate NBUFFX16.
    Pruning slow or multistage gate NBUFFX32.
    Final pruned buffer set (1 buffers):
        NBUFFX2

    Pruning weak driver INVX0.
    Pruning slow or multistage gate IBUFFX2.
    Pruning slow or multistage gate IBUFFX4.
    Pruning slow or multistage gate IBUFFX8.
    Pruning slow or multistage gate IBUFFX16.
    Pruning slow or multistage gate IBUFFX32.
    Final pruned inverter set (6 inverters):
        INVX1
        INVX2
        INVX4
        INVX8
        INVX16
        INVX32


Initializing parameters for clock d.clk:
Root pin: d.clk
Using max_transition: 0.217 ns
Using the following target skews for global optimization:
  Corner 'default:max##ELMORE': 0.044 ns
Using the following target skews for incremental optimization:
  Corner 'default:max##ELMORE': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Starting optimization for clock d.clk.
Using max_transition 0.500 ns

******************************************
* Preoptimization report (clock 'd.clk') *
******************************************
  Corner 'default:max##ELMORE'
    Estimated Skew (r/f/b) = (0.072 0.000 0.072)
    Estimated Insertion Delay (r/f/b) = (0.357  -inf 0.357)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.029 0.000 0.029)
    Estimated Insertion Delay (r/f/b) = (0.064  -inf 0.064)
  Wire capacitance =  12.3 pf
  Total capacitance = 28.2 pf
  Max transition = 0.158 ns
  Cells = 67 (area=1603.584473)
  Inverters = 66 (area=1603.584473)
  Inverter Types
  ==============
    INVX16: 57
    INVX8: 9
 Start (0.285, 0.357), End (0.285, 0.357) 

RC optimization for clock 'd.clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'default:max##ELMORE': +0.000
10%   20%   31%   40%   50%   61%   70%   80%   91%   100%   
10%   20%   31%   40%   50%   61%   70%   80%   91%   100%   
Coarse optimization for clock 'd.clk'
10%   20%   31%   40%   50%   61%   70%   80%   91%   100%   
10%   20%   31%   40%   50%   61%   70%   80%   91%   100%   
10%   20%   31%   40%   50%   61%   70%   80%   91%   100%   
10%   20%   31%   40%   50%   61%   70%   80%   91%   100%   
 iteration 1: (0.178633, 0.448118) 
 iteration 2: (0.177102, 0.446587) 
 Total 2 cells sized on clock d.clk (LP)
 Start (0.269, 0.450), End (0.269, 0.447) 

Detailed optimization for clock 'd.clk'
10%   20%   31%   40%   50%   61%   70%   80%   91%   100%   
Using max_transition 0.500 ns
Starting optimization pass for clock d.clk:
Start path based optimization 
 Start (0.346, 0.439), End (0.346, 0.439) 

 iteration 1: (0.088577, 0.434740) 
 iteration 2: (0.079853, 0.426016) 
 iteration 3: (0.079702, 0.425865) 
 iteration 4: (0.078458, 0.424621) 
 iteration 5: (0.077053, 0.423216) 
 iteration 6: (0.075553, 0.421716) 
 iteration 7: (0.075422, 0.421585) 
 iteration 8: (0.075245, 0.421408) 
 Total 8 cells sized on clock d.clk (LP)
 Start (0.346, 0.439), End (0.346, 0.421) 

10%   20%   31%   40%   50%   61%   70%   80%   91%   100%   
 Start (0.346, 0.421), End (0.346, 0.421) 

 Start (0.346, 0.421), End (0.346, 0.421) 

 Start (0.346, 0.421), End (0.346, 0.421) 

 Start (0.346, 0.421), End (0.346, 0.421) 

 Start (0.346, 0.421), End (0.346, 0.421) 

 Start (0.346, 0.421), End (0.346, 0.421) 

Using max_transition 0.500 ns
Switch to low metal layer for clock 'd.clk':

 Total 49 out of 67 nets switched to low metal layer for clock 'd.clk' with largest cap change 21.97 percent
 Start (0.347, 0.420), End (0.347, 0.420) 

Area recovery optimization for clock 'd.clk':
10%   20%   31%   40%   50%   61%   70%   80%   91%   100%   

 Total 0 buffers removed (all paths) for clock 'd.clk'

***************************************************
* Multicorner optimization report (clock 'd.clk') *
***************************************************
  Corner 'default:max##ELMORE'
    Estimated Skew (r/f/b) = (0.072 0.000 0.072)
    Estimated Insertion Delay (r/f/b) = (0.420  -inf 0.420)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.030 0.000 0.030)
    Estimated Insertion Delay (r/f/b) = (0.059  -inf 0.059)
  Wire capacitance =  12.0 pf
  Total capacitance = 26.1 pf
  Max transition = 0.337 ns
  Cells = 67 (area=876.441833)
  Inverters = 66 (area=876.441833)
  Inverter Types
  ==============
    INVX8: 47
    INVX2: 3
    INVX4: 15
    INVX16: 1


++ Longest path for clock d.clk in corner 'default:max##ELMORE':
 object                               fan cap  trn inc  arr r location
 d.clk (port)                                   14   0    0 r ( 531    0) 
 d.clk (port)                                   26   9    9 r ( 531    0) 
 d.clk (net)                            1 115                 
 INVX8_G1B4I1/INP (INVX16)                      62  25   34 r ( 536  474) 
 INVX8_G1B4I1/ZN (INVX16)                       38  28   62 f ( 535  475) 
 d.clk_G1B1I1 (net)                     2 120                 
 INVX16_G1B3I1/INP (INVX8)                      44  11   73 f ( 602  811) 
 INVX16_G1B3I1/ZN (INVX8)                       77  45  118 r ( 603  811) 
 d.clk_G1B2I1 (net)                     4 169                 
 INVX16_G1B2I9/INP (INVX4)                      77   9  128 r ( 770  719) 
 INVX16_G1B2I9/ZN (INVX4)                      148  96  224 f ( 770  719) 
 d.clk_G1B3I9 (net)                     6 212                 
 INVX16_G1B1I7/INP (INVX4)                     148   2  226 f ( 650  739) 
 INVX16_G1B1I7/ZN (INVX4)                      333 183  409 r ( 650  739) 
 d.clk_G1B4I7 (net)                    174 414                
 router_2_1/inputbuffers_unit/e_queue/q/U2/M0_1_0/F1_6_1/CLK (DFFARX1)
                                               333  11  420 r ( 583  809) 


++ Shortest path for clock d.clk in corner 'default:max##ELMORE':
 object                               fan cap  trn inc  arr r location
 d.clk (port)                                   14   0    0 r ( 531    0) 
 d.clk (port)                                   26   9    9 r ( 531    0) 
 d.clk (net)                            1 115                 
 INVX8_G1B4I1/INP (INVX16)                      62  25   34 r ( 536  474) 
 INVX8_G1B4I1/ZN (INVX16)                       38  28   62 f ( 535  475) 
 d.clk_G1B1I1 (net)                     2 120                 
 INVX16_G1B3I1/INP (INVX8)                      44  11   73 f ( 602  811) 
 INVX16_G1B3I1/ZN (INVX8)                       77  45  118 r ( 603  811) 
 d.clk_G1B2I1 (net)                     4 169                 
 INVX16_G1B2I9/INP (INVX4)                      77   9  128 r ( 770  719) 
 INVX16_G1B2I9/ZN (INVX4)                      148  96  224 f ( 770  719) 
 d.clk_G1B3I9 (net)                     6 212                 
 INVX16_G1B1I6/INP (INVX8)                     148   2  226 f ( 899  716) 
 INVX16_G1B1I6/ZN (INVX8)                      203 119  346 r ( 898  716) 
 d.clk_G1B4I6 (net)                    193 454                
 router_2_2/inputbuffers_unit/w_queue/q/U2/M0_1_0/F1_3_4/CLK (DFFARX1)
                                               203   2  348 r ( 902  722) 


++ Longest path for clock d.clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 d.clk (port)                                   14   0    0 r ( 531    0) 
 d.clk (port)                                    0   0    0 r ( 531    0) 
 d.clk (net)                            1 115                 
 INVX8_G1B4I1/INP (INVX16)                      58  18   18 r ( 536  474) 
 INVX8_G1B4I1/ZN (INVX16)                        0   0   18 f ( 535  475) 
 d.clk_G1B1I1 (net)                     2 120                 
 INVX16_G1B3I1/INP (INVX8)                      26   8   27 f ( 602  811) 
 INVX16_G1B3I1/ZN (INVX8)                        0   0   27 r ( 603  811) 
 d.clk_G1B2I1 (net)                     4 169                 
 INVX16_G1B2I10/INP (INVX4)                     18   6   32 r ( 310  811) 
 INVX16_G1B2I10/ZN (INVX4)                       0   0   32 f ( 310  811) 
 d.clk_G1B3I10 (net)                    8 316                 
 INVX8_G1B1I37/INP (INVX8)                      62  20   52 f ( 149 1016) 
 INVX8_G1B1I37/ZN (INVX8)                        0   0   52 r ( 148 1016) 
 d.clk_G1B4I37 (net)                   123 319                
 router_3_1/arbiter_unit/arb4/arb/token_cs_reg[1]/CLK (DFFARX1)
                                                23   7   59 r (  31 1099) 


++ Shortest path for clock d.clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 d.clk (port)                                   14   0    0 r ( 531    0) 
 d.clk (port)                                    0   0    0 r ( 531    0) 
 d.clk (net)                            1 115                 
 INVX8_G1B4I1/INP (INVX16)                      58  18   18 r ( 536  474) 
 INVX8_G1B4I1/ZN (INVX16)                        0   0   18 f ( 535  475) 
 d.clk_G1B1I1 (net)                     2 120                 
 INVX16_G1B3I2/INP (INVX8)                       9   3   21 f ( 600  348) 
 INVX16_G1B3I2/ZN (INVX8)                        0   0   21 r ( 599  348) 
 d.clk_G1B2I2 (net)                     6 230                 
 INVX16_G1B2I6/INP (INVX4)                      19   6   27 r ( 511  523) 
 INVX16_G1B2I6/ZN (INVX4)                        0   0   27 f ( 511  523) 
 d.clk_G1B3I6 (net)                     6 244                 
 INVX16_G1B1I49/INP (INVX8)                      4   1   29 f ( 525  532) 
 INVX16_G1B1I49/ZN (INVX8)                       0   0   29 r ( 525  532) 
 d.clk_G1B4I49 (net)                   204 475                
 router_3_4/inputbuffers_unit/s_queue/q/U2/M0_1_0/F1_1_2/CLK (DFFARX1)
                                                 2   1   29 r ( 521  538) 

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 375 horizontal rows
    128 pre-routes for placement blockage/checking
    2176 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : noc
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 16:15:46 2012
****************************************
Std cell utilization: 70.23%  (890389/(1267875-0))
(Non-fixed + Fixed)
Std cell utilization: 70.20%  (889438/(1267875-951))
(Non-fixed only)
Chip area:            1267875  sites, bbox (30.00 30.00 1111.92 1110.00) um
Std cell area:        890389   sites, (non-fixed:889438 fixed:951)
                      62392    cells, (non-fixed:62326  fixed:66)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      951      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       57 
Avg. std cell width:  4.39 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 375)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : noc
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 16:15:46 2012
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 90 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : noc
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 16:15:49 2012
****************************************

avg cell displacement:    1.736 um ( 0.60 row height)
max cell displacement:    3.853 um ( 1.34 row height)
std deviation:            1.039 um ( 0.36 row height)
number of cell moved:       225 cells (out of 62326 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 34 out of 67 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
clock_opt completed Successfully
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Starting from the 2012.06 release, the default value of option check_pin_min_area_min_length of command set_route_zrt_detail_options will be true. (ZRT-321)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Warning: Contact VIA12A's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M4 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M6 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.465. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   52  Alloctr   53  Proc  976 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1141.92,1140.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 0.90
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   59  Alloctr   59  Proc  976 
Net statistics:
Total number of nets     = 64640
Number of nets to route  = 67
Number of single or zero port nets = 256
69 nets are fully connected,
 of which 2 are detail routed and 67 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Build All Nets] Total (MB): Used   77  Alloctr   77  Proc  976 
Average gCell capacity  2.11     on layer (1)    M1
Average gCell capacity  9.03     on layer (2)    M2
Average gCell capacity  9.01     on layer (3)    M3
Average gCell capacity  9.03     on layer (4)    M4
Average gCell capacity  9.02     on layer (5)    M5
Average gCell capacity  9.03     on layer (6)    M6
Average gCell capacity  9.02     on layer (7)    M7
Average gCell capacity  8.62     on layer (8)    M8
Average gCell capacity  2.96     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.04  on layer (2)    M2
Average number of tracks per gCell 9.02  on layer (3)    M3
Average number of tracks per gCell 9.04  on layer (4)    M4
Average number of tracks per gCell 9.02  on layer (5)    M5
Average number of tracks per gCell 9.04  on layer (6)    M6
Average number of tracks per gCell 9.02  on layer (7)    M7
Average number of tracks per gCell 9.04  on layer (8)    M8
Average number of tracks per gCell 3.21  on layer (9)    M9
Number of gCells = 1404225
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   77  Alloctr   79  Proc  976 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Build Data] Total (MB): Used   78  Alloctr   79  Proc  976 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   78  Alloctr   79  Proc  976 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 86977.11
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 36132.48
Initial. Layer M4 wire length = 45838.08
Initial. Layer M5 wire length = 3329.28
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 2.88
Initial. Layer M8 wire length = 1216.46
Initial. Layer M9 wire length = 457.92
Initial. Total Number of Contacts = 32023
Initial. Via VIA12C count = 9860
Initial. Via VIA23C count = 9861
Initial. Via VIA34C count = 12155
Initial. Via VIA45C count = 89
Initial. Via VIA56C count = 12
Initial. Via VIA67C count = 12
Initial. Via VIA78C count = 12
Initial. Via VIA89C count = 22
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   78  Alloctr   79  Proc  976 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 86977.11
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 36132.48
phase1. Layer M4 wire length = 45838.08
phase1. Layer M5 wire length = 3329.28
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 2.88
phase1. Layer M8 wire length = 1216.46
phase1. Layer M9 wire length = 457.92
phase1. Total Number of Contacts = 32023
phase1. Via VIA12C count = 9860
phase1. Via VIA23C count = 9861
phase1. Via VIA34C count = 12155
phase1. Via VIA45C count = 89
phase1. Via VIA56C count = 12
phase1. Via VIA67C count = 12
phase1. Via VIA78C count = 12
phase1. Via VIA89C count = 22
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   78  Alloctr   79  Proc  976 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 86977.11
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 36132.48
phase2. Layer M4 wire length = 45838.08
phase2. Layer M5 wire length = 3329.28
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 2.88
phase2. Layer M8 wire length = 1216.46
phase2. Layer M9 wire length = 457.92
phase2. Total Number of Contacts = 32023
phase2. Via VIA12C count = 9860
phase2. Via VIA23C count = 9861
phase2. Via VIA34C count = 12155
phase2. Via VIA45C count = 89
phase2. Via VIA56C count = 12
phase2. Via VIA67C count = 12
phase2. Via VIA78C count = 12
phase2. Via VIA89C count = 22
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   78  Alloctr   79  Proc  976 

Congestion utilization per direction:
Average vertical track utilization   =  0.36 %
Peak    vertical track utilization   = 19.44 %
Average horizontal track utilization =  0.45 %
Peak    horizontal track utilization = 23.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -5  Alloctr   -5  Proc    0 
[GR: Done] Total (MB): Used   78  Alloctr   78  Proc  976 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   25  Alloctr   25  Proc    0 
[GR: Done] Total (MB): Used   78  Alloctr   78  Proc  976 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   52  Alloctr   53  Proc  976 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Track Assign: Read routes] Total (MB): Used   64  Alloctr   65  Proc  976 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 4976 of 35659


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   64  Alloctr   65  Proc  976 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   64  Alloctr   65  Proc  976 

Number of wires with overlap after iteration 1 = 1190 of 21706


Wire length and via report:
---------------------------
Number of M1 wires: 433                  POLYCON: 0
Number of M2 wires: 978                  VIA12C: 9860
Number of M3 wires: 10757                VIA23C: 9923
Number of M4 wires: 9459                 VIA34C: 13673
Number of M5 wires: 58           VIA45C: 95
Number of M6 wires: 0            VIA56C: 12
Number of M7 wires: 0            VIA67C: 12
Number of M8 wires: 9            VIA78C: 12
Number of M9 wires: 12           VIA89C: 20
Total number of wires: 21706             vias: 33607

Total M1 wire length: 118.6
Total M2 wire length: 789.6
Total M3 wire length: 37529.9
Total M4 wire length: 45563.8
Total M5 wire length: 3314.3
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 1211.9
Total M9 wire length: 445.4
Total wire length: 88973.7

Longest M1 wire length: 1.5
Longest M2 wire length: 1.8
Longest M3 wire length: 94.1
Longest M4 wire length: 180.8
Longest M5 wire length: 330.2
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 473.0
Longest M9 wire length: 118.4


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Done] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Done] Total (MB): Used   60  Alloctr   61  Proc  976 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   63  Alloctr   64  Proc  976 
Total number of nets = 64640, of which 0 are not extracted
Total number of open nets = 64315, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1600 Partitions, Violations = 0
Routed  8/1600 Partitions, Violations = 0
Routed  16/1600 Partitions, Violations =        0
Routed  24/1600 Partitions, Violations =        0
Routed  32/1600 Partitions, Violations =        0
Routed  40/1600 Partitions, Violations =        0
Routed  48/1600 Partitions, Violations =        0
Routed  56/1600 Partitions, Violations =        0
Routed  64/1600 Partitions, Violations =        0
Routed  72/1600 Partitions, Violations =        0
Routed  80/1600 Partitions, Violations =        0
Routed  88/1600 Partitions, Violations =        0
Routed  96/1600 Partitions, Violations =        0
Routed  104/1600 Partitions, Violations =       0
Routed  112/1600 Partitions, Violations =       0
Routed  120/1600 Partitions, Violations =       0
Routed  128/1600 Partitions, Violations =       0
Routed  136/1600 Partitions, Violations =       0
Routed  144/1600 Partitions, Violations =       0
Routed  152/1600 Partitions, Violations =       0
Routed  160/1600 Partitions, Violations =       0
Routed  168/1600 Partitions, Violations =       0
Routed  176/1600 Partitions, Violations =       0
Routed  184/1600 Partitions, Violations =       0
Routed  192/1600 Partitions, Violations =       0
Routed  200/1600 Partitions, Violations =       0
Routed  208/1600 Partitions, Violations =       0
Routed  216/1600 Partitions, Violations =       0
Routed  224/1600 Partitions, Violations =       0
Routed  232/1600 Partitions, Violations =       0
Routed  240/1600 Partitions, Violations =       0
Routed  248/1600 Partitions, Violations =       0
Routed  256/1600 Partitions, Violations =       0
Routed  264/1600 Partitions, Violations =       0
Routed  272/1600 Partitions, Violations =       0
Routed  280/1600 Partitions, Violations =       0
Routed  288/1600 Partitions, Violations =       0
Routed  296/1600 Partitions, Violations =       0
Routed  304/1600 Partitions, Violations =       0
Routed  312/1600 Partitions, Violations =       0
Routed  320/1600 Partitions, Violations =       0
Routed  328/1600 Partitions, Violations =       0
Routed  336/1600 Partitions, Violations =       0
Routed  344/1600 Partitions, Violations =       0
Routed  352/1600 Partitions, Violations =       0
Routed  360/1600 Partitions, Violations =       1
Routed  368/1600 Partitions, Violations =       1
Routed  376/1600 Partitions, Violations =       1
Routed  384/1600 Partitions, Violations =       0
Routed  392/1600 Partitions, Violations =       0
Routed  400/1600 Partitions, Violations =       0
Routed  408/1600 Partitions, Violations =       0
Routed  416/1600 Partitions, Violations =       0
Routed  424/1600 Partitions, Violations =       0
Routed  432/1600 Partitions, Violations =       0
Routed  440/1600 Partitions, Violations =       0
Routed  448/1600 Partitions, Violations =       0
Routed  456/1600 Partitions, Violations =       0
Routed  464/1600 Partitions, Violations =       0
Routed  472/1600 Partitions, Violations =       0
Routed  480/1600 Partitions, Violations =       0
Routed  488/1600 Partitions, Violations =       0
Routed  496/1600 Partitions, Violations =       0
Routed  504/1600 Partitions, Violations =       0
Routed  512/1600 Partitions, Violations =       0
Routed  520/1600 Partitions, Violations =       0
Routed  528/1600 Partitions, Violations =       0
Routed  536/1600 Partitions, Violations =       0
Routed  544/1600 Partitions, Violations =       0
Routed  552/1600 Partitions, Violations =       0
Routed  560/1600 Partitions, Violations =       0
Routed  568/1600 Partitions, Violations =       0
Routed  576/1600 Partitions, Violations =       0
Routed  584/1600 Partitions, Violations =       0
Routed  592/1600 Partitions, Violations =       0
Routed  600/1600 Partitions, Violations =       0
Routed  608/1600 Partitions, Violations =       0
Routed  616/1600 Partitions, Violations =       0
Routed  624/1600 Partitions, Violations =       0
Routed  632/1600 Partitions, Violations =       0
Routed  640/1600 Partitions, Violations =       0
Routed  648/1600 Partitions, Violations =       0
Routed  656/1600 Partitions, Violations =       0
Routed  664/1600 Partitions, Violations =       0
Routed  672/1600 Partitions, Violations =       0
Routed  680/1600 Partitions, Violations =       0
Routed  688/1600 Partitions, Violations =       0
Routed  696/1600 Partitions, Violations =       0
Routed  704/1600 Partitions, Violations =       0
Routed  712/1600 Partitions, Violations =       0
Routed  720/1600 Partitions, Violations =       0
Routed  728/1600 Partitions, Violations =       0
Routed  736/1600 Partitions, Violations =       0
Routed  744/1600 Partitions, Violations =       0
Routed  752/1600 Partitions, Violations =       0
Routed  760/1600 Partitions, Violations =       0
Routed  768/1600 Partitions, Violations =       0
Routed  776/1600 Partitions, Violations =       0
Routed  784/1600 Partitions, Violations =       0
Routed  792/1600 Partitions, Violations =       0
Routed  800/1600 Partitions, Violations =       0
Routed  808/1600 Partitions, Violations =       0
Routed  816/1600 Partitions, Violations =       0
Routed  824/1600 Partitions, Violations =       0
Routed  832/1600 Partitions, Violations =       0
Routed  840/1600 Partitions, Violations =       0
Routed  848/1600 Partitions, Violations =       0
Routed  856/1600 Partitions, Violations =       0
Routed  864/1600 Partitions, Violations =       0
Routed  872/1600 Partitions, Violations =       0
Routed  880/1600 Partitions, Violations =       0
Routed  888/1600 Partitions, Violations =       0
Routed  896/1600 Partitions, Violations =       0
Routed  904/1600 Partitions, Violations =       0
Routed  912/1600 Partitions, Violations =       0
Routed  920/1600 Partitions, Violations =       0
Routed  928/1600 Partitions, Violations =       0
Routed  936/1600 Partitions, Violations =       0
Routed  944/1600 Partitions, Violations =       0
Routed  952/1600 Partitions, Violations =       0
Routed  960/1600 Partitions, Violations =       0
Routed  968/1600 Partitions, Violations =       0
Routed  976/1600 Partitions, Violations =       0
Routed  984/1600 Partitions, Violations =       0
Routed  992/1600 Partitions, Violations =       0
Routed  1000/1600 Partitions, Violations =      0
Routed  1008/1600 Partitions, Violations =      0
Routed  1016/1600 Partitions, Violations =      0
Routed  1024/1600 Partitions, Violations =      0
Routed  1032/1600 Partitions, Violations =      0
Routed  1040/1600 Partitions, Violations =      0
Routed  1048/1600 Partitions, Violations =      0
Routed  1056/1600 Partitions, Violations =      0
Routed  1064/1600 Partitions, Violations =      0
Routed  1072/1600 Partitions, Violations =      0
Routed  1080/1600 Partitions, Violations =      0
Routed  1088/1600 Partitions, Violations =      0
Routed  1096/1600 Partitions, Violations =      0
Routed  1104/1600 Partitions, Violations =      0
Routed  1112/1600 Partitions, Violations =      0
Routed  1120/1600 Partitions, Violations =      0
Routed  1128/1600 Partitions, Violations =      0
Routed  1136/1600 Partitions, Violations =      0
Routed  1144/1600 Partitions, Violations =      0
Routed  1152/1600 Partitions, Violations =      0
Routed  1160/1600 Partitions, Violations =      0
Routed  1168/1600 Partitions, Violations =      0
Routed  1176/1600 Partitions, Violations =      0
Routed  1184/1600 Partitions, Violations =      0
Routed  1192/1600 Partitions, Violations =      0
Routed  1200/1600 Partitions, Violations =      0
Routed  1208/1600 Partitions, Violations =      0
Routed  1216/1600 Partitions, Violations =      0
Routed  1224/1600 Partitions, Violations =      0
Routed  1232/1600 Partitions, Violations =      0
Routed  1240/1600 Partitions, Violations =      0
Routed  1248/1600 Partitions, Violations =      0
Routed  1256/1600 Partitions, Violations =      0
Routed  1264/1600 Partitions, Violations =      0
Routed  1272/1600 Partitions, Violations =      0
Routed  1280/1600 Partitions, Violations =      0
Routed  1288/1600 Partitions, Violations =      0
Routed  1296/1600 Partitions, Violations =      0
Routed  1304/1600 Partitions, Violations =      0
Routed  1312/1600 Partitions, Violations =      0
Routed  1320/1600 Partitions, Violations =      0
Routed  1328/1600 Partitions, Violations =      0
Routed  1336/1600 Partitions, Violations =      0
Routed  1344/1600 Partitions, Violations =      0
Routed  1352/1600 Partitions, Violations =      0
Routed  1360/1600 Partitions, Violations =      0
Routed  1368/1600 Partitions, Violations =      0
Routed  1376/1600 Partitions, Violations =      0
Routed  1384/1600 Partitions, Violations =      0
Routed  1392/1600 Partitions, Violations =      0
Routed  1400/1600 Partitions, Violations =      0
Routed  1408/1600 Partitions, Violations =      0
Routed  1416/1600 Partitions, Violations =      0
Routed  1424/1600 Partitions, Violations =      0
Routed  1432/1600 Partitions, Violations =      0
Routed  1440/1600 Partitions, Violations =      0
Routed  1448/1600 Partitions, Violations =      0
Routed  1456/1600 Partitions, Violations =      0
Routed  1464/1600 Partitions, Violations =      0
Routed  1472/1600 Partitions, Violations =      0
Routed  1480/1600 Partitions, Violations =      0
Routed  1488/1600 Partitions, Violations =      0
Routed  1496/1600 Partitions, Violations =      0
Routed  1504/1600 Partitions, Violations =      0
Routed  1512/1600 Partitions, Violations =      0
Routed  1520/1600 Partitions, Violations =      0
Routed  1528/1600 Partitions, Violations =      0
Routed  1536/1600 Partitions, Violations =      0
Routed  1544/1600 Partitions, Violations =      0
Routed  1552/1600 Partitions, Violations =      0
Routed  1560/1600 Partitions, Violations =      0
Routed  1568/1600 Partitions, Violations =      0
Routed  1576/1600 Partitions, Violations =      0
Routed  1584/1600 Partitions, Violations =      0
Routed  1592/1600 Partitions, Violations =      0
Routed  1600/1600 Partitions, Violations =      0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:06 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used   64  Alloctr   65  Proc  976 

End DR iteration 0 with 1600 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   61  Alloctr   62  Proc  976 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   61  Alloctr   62  Proc  976 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    91651 micron
Total Number of Contacts =             33074
Total Number of Wires =                21565
Total Number of PtConns =              12098
Total Number of Routable Wires =       21565
Total Routable Wire Length =           88747 micron
        Layer          M1 :         89 micron
        Layer          M2 :       2922 micron
        Layer          M3 :      38093 micron
        Layer          M4 :      45569 micron
        Layer          M5 :       3316 micron
        Layer          M6 :          3 micron
        Layer          M7 :          3 micron
        Layer          M8 :       1212 micron
        Layer          M9 :        445 micron
        Via        VIA89C :         20
        Via   VIA78C(rot) :         12
        Via        VIA67C :         12
        Via   VIA56C(rot) :         12
        Via        VIA45C :         93
        Via        VIA34C :       2604
        Via   VIA34C(rot) :      10564
        Via        VIA23C :       9897
        Via   VIA12B(rot) :        694
        Via   VIA12C(rot) :       9166

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 33074 vias)
 
    Layer VIA1       =  0.00% (0      / 9860    vias)
        Un-optimized = 100.00% (9860    vias)
    Layer VIA2       =  0.00% (0      / 9897    vias)
        Un-optimized = 100.00% (9897    vias)
    Layer VIA3       =  0.00% (0      / 13168   vias)
        Un-optimized = 100.00% (13168   vias)
    Layer VIA4       =  0.00% (0      / 93      vias)
        Un-optimized = 100.00% (93      vias)
    Layer VIA5       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
    Layer VIA6       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
    Layer VIA8       =  0.00% (0      / 20      vias)
        Un-optimized = 100.00% (20      vias)
 
  Total double via conversion rate    =  0.00% (0 / 33074 vias)
 
    Layer VIA1       =  0.00% (0      / 9860    vias)
    Layer VIA2       =  0.00% (0      / 9897    vias)
    Layer VIA3       =  0.00% (0      / 13168   vias)
    Layer VIA4       =  0.00% (0      / 93      vias)
    Layer VIA5       =  0.00% (0      / 12      vias)
    Layer VIA6       =  0.00% (0      / 12      vias)
    Layer VIA7       =  0.00% (0      / 12      vias)
    Layer VIA8       =  0.00% (0      / 20      vias)
 

Total number of nets = 64640
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined

Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)

  Loading design 'noc'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (67/64382 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Warning: Net 'n15' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.3 0.23 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Error: cannot register file name /home/ddl2126/CSEE-4340/NoC RTL/synthesis/noc_LIB/ROUTE/cam.29412.tim.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Thu Dec 20 16:16:35 2012

  Beginning initial routing 
  --------------------------

Information: Updating graph... (UID-83)
Warning: Design 'noc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
        router_4_4/fcc_unit/south_counter/U19/IN1 router_4_4/fcc_unit/south_counter/U19/Q router_4_4/fcc_unit/south_counter/U11/IN2 router_4_4/fcc_unit/south_counter/U11/QN 
Information: Timing loop detected. (OPT-150)
        router_4_4/fcc_unit/south_counter/U13/INP router_4_4/fcc_unit/south_counter/U13/ZN router_4_4/fcc_unit/south_counter/U20/IN2 router_4_4/fcc_unit/south_counter/U20/Q 
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Information: Updating design information... (UID-85)
Warning: Design 'noc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'd.clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'd.clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : noc
Version: F-2011.09-ICC-SP2
Date   : Thu Dec 20 16:16:39 2012
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : 25/25/25

  Startpoint: router_1_3/fcc_unit/north_counter/state_reg[1]
              (rising edge-triggered flip-flop clocked by d.clk)
  Endpoint: router_1_3/inputbuffers_unit/n_queue/mask_reg
            (rising edge-triggered flip-flop clocked by d.clk)
  Path Group: d.clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock d.clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                        0.91       0.91
  router_1_3/fcc_unit/north_counter/state_reg[1]/CLK (DFFX1)
                                                          0.00       0.91 r
  router_1_3/fcc_unit/north_counter/state_reg[1]/Q (DFFX1)
                                                          0.23       1.14 f
  router_1_3/fcc_unit/north_counter/U11/QN (NOR2X0)       0.05 *     1.20 r
  router_1_3/fcc_unit/north_counter/U20/Q (AO21X1)        0.09 *     1.28 r
  router_1_3/fcc_unit/north_counter/U25/Q (XOR2X1)        0.09 *     1.37 f
  router_1_3/fcc_unit/north_counter/U19/Q (XOR2X1)        0.08 *     1.45 f
  router_1_3/fcc_unit/north_counter/U10/QN (NOR2X0)       0.08 *     1.52 r
  router_1_3/fcc_unit/north_counter/U6/ZN (INVX0)         0.06 *     1.58 f
  router_1_3/fcc_unit/north_counter/U24/QN (AOI21X1)      0.10 *     1.69 r
  router_1_3/fcc_unit/north_counter/U23/Q (OA22X1)        0.08 *     1.76 r
  router_1_3/fcc_unit/north_counter/U22/Q (OA22X1)        0.08 *     1.84 r
  router_1_3/fcc_unit/north_counter/U21/QN (NAND3X0)      0.07 *     1.92 f
  router_1_3/fcc_unit/north_counter/U4/QN (NOR2X0)        0.08 *     1.99 r
  router_1_3/fcc_unit/north_counter/U12/QN (NAND2X2)      0.08 *     2.07 f
  router_1_3/fcc_unit/north_counter/credit_en_o (counter_69)
                                                          0.00       2.07 f
  router_1_3/fcc_unit/d.credit_en_north_o (fcc_I_d_ifc_fcc_dut__13)
                                                          0.00       2.07 f
  router_1_3/fcu_unit/d.credit_en_north_i (fcu_I_d_ifc_fcu_dut__13)
                                                          0.00       2.07 f
  router_1_3/fcu_unit/U10/Q (AND3X1)                      0.13 *     2.20 f
  router_1_3/fcu_unit/d.grant_access_north_o (fcu_I_d_ifc_fcu_dut__13)
                                                          0.00       2.20 f
  router_1_3/xbar_unit/d.valid_n_i (xbar_I_d_ifc_xbar_dut__13)
                                                          0.00       2.20 f
  router_1_3/xbar_unit/U3/Z (DELLN1X2)                    0.23 *     2.43 f
  router_1_3/xbar_unit/pop_north/valid_n (pop_req_gen_69)
                                                          0.00       2.43 f
  router_1_3/xbar_unit/pop_north/U7/QN (NAND4X0)          0.05 *     2.48 r
  router_1_3/xbar_unit/pop_north/U19/QN (NAND2X0)         0.05 *     2.53 f
  router_1_3/xbar_unit/pop_north/U15/Q (OR4X1)            0.13 *     2.67 f
  router_1_3/xbar_unit/pop_north/pop_req_o (pop_req_gen_69)
                                                          0.00       2.67 f
  router_1_3/xbar_unit/d.pop_req_n (xbar_I_d_ifc_xbar_dut__13)
                                                          0.00       2.67 f
  router_1_3/inputbuffers_unit/d.pop_req_n_i (inputbuffers_I_d_ifc_buffer_dut__13)
                                                          0.00       2.67 f
  router_1_3/inputbuffers_unit/n_queue/pop_req_i (queue_69)
                                                          0.00       2.67 f
  router_1_3/inputbuffers_unit/n_queue/U5/Z (DELLN1X2)
                                                          0.23 *     2.90 f
  router_1_3/inputbuffers_unit/n_queue/U8/ZN (INVX0)      0.05 *     2.95 r
  router_1_3/inputbuffers_unit/n_queue/U29/QN (NAND3X0)
                                                          0.03 *     2.99 f
  router_1_3/inputbuffers_unit/n_queue/U12/QN (NAND2X0)
                                                          0.04 *     3.03 r
  router_1_3/inputbuffers_unit/n_queue/U24/Q (AND3X1)     0.10 *     3.13 r
  router_1_3/inputbuffers_unit/n_queue/U10/QN (NOR2X0)
                                                          0.09 *     3.23 f
  router_1_3/inputbuffers_unit/n_queue/U22/Q (AND4X1)     0.11 *     3.34 f
  router_1_3/inputbuffers_unit/n_queue/U16/Q (AO221X1)
                                                          0.07 *     3.41 f
  router_1_3/inputbuffers_unit/n_queue/mask_reg/D (DFFX1)
                                                          0.00 *     3.41 f
  data arrival time                                                  3.41

  clock d.clk (rise edge)                                 5.00       5.00
  clock network delay (propagated)                        0.85       5.85
  router_1_3/inputbuffers_unit/n_queue/mask_reg/CLK (DFFX1)
                                                          0.00       5.85 r
  library setup time                                     -0.01       5.84
  data required time                                                 5.84
  --------------------------------------------------------------------------
  data required time                                                 5.84
  data arrival time                                                 -3.41
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


Error: cannot register file name /home/ddl2126/CSEE-4340/NoC RTL/synthesis/noc_LIB/ROUTE/cam.29412.tim.
ROPT:    Initial Route Done             Thu Dec 20 16:16:39 2012
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : low
ROPT:    Power mode                            : none
ROPT:    Skip Initial Route                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Skipping Initial Route             Thu Dec 20 16:16:39 2012
 
****************************************
Report : qor
Design : noc
Version: F-2011.09-ICC-SP2
Date   : Thu Dec 20 16:16:39 2012
****************************************


  Timing Path Group 'd.clk'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          2.50
  Critical Path Slack:           2.43
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.33
  Total Hold Violation:       -389.37
  No. of Hold Violations:     1439.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1328
  Hierarchical Port Count:      58947
  Leaf Cell Count:              62392
  Buf/Inv Cell Count:            8018
  CT Buf/Inv Cell Count:           66
  Combinational Cell Count:     50744
  Sequential Cell Count:        11648
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   472792.784856
  Noncombinational Area:
                        347789.726532
  Net Area:             137261.581014
  Net XLength        :     1124369.12
  Net YLength        :     1182199.00
  -----------------------------------
  Cell Area:            820582.511388
  Design Area:          957844.092402
  Net Length        :      2306568.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         65200
  Nets With Violations:            38
  Max Trans Violations:            16
  Max Cap Violations:              38
  -----------------------------------


  Hostname: nassau

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    8.64
  Logic Optimization:                  4.78
  Mapping Optimization:               16.44
  -----------------------------------------
  Overall Compile Time:               49.22
  Overall Compile Wall Clock Time:   302.22

ROPT:    Running Incremental Optimization Stage             Thu Dec 20 16:16:40 2012

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 'noc'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 38
  Total moveable cell area: 819777.9
  Total fixed cell area: 876.4
  Core area: (30000 30000 1111920 1110000)


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.



  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

  Beginning Max Transition Fix
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14  820629.5      0.00       0.0    1341.4 router_3_2/inputbuffers_unit/e_queue/n4   -389.37
    0:00:14  820629.5      0.00       0.0    1341.4 router_3_2/inputbuffers_unit/e_queue/n4   -389.37
    0:00:14  820630.4      0.00       0.0    1274.8 router_3_1/inputbuffers_unit/e_queue/n3   -389.37
    0:00:14  820631.4      0.00       0.0    1215.7 router_3_1/inputbuffers_unit/l_queue/n5   -389.37
    0:00:14  820628.6      0.00       0.0    1158.1 router_4_3/inputbuffers_unit/s_queue/n7   -389.37
    0:00:14  820628.6      0.00       0.0    1158.1 router_4_3/inputbuffers_unit/s_queue/n7   -389.37
    0:00:14  820630.4      0.00       0.0    1113.7 router_3_4/inputbuffers_unit/e_queue/n8   -389.37
    0:00:14  820630.4      0.00       0.0    1113.7 router_3_4/inputbuffers_unit/e_queue/n8   -389.37
    0:00:15  820631.4      0.00       0.0    1061.3 router_1_2/inputbuffers_unit/s_queue/n2   -389.37
    0:00:15  820623.1      0.00       0.0    1009.9 router_4_4/inputbuffers_unit/n_queue/n4   -389.37
    0:00:15  820623.1      0.00       0.0    1009.9 router_4_4/inputbuffers_unit/n_queue/n4   -389.37
    0:00:15  820624.0      0.00       0.0     961.7 router_1_4/inputbuffers_unit/n_queue/n1   -389.37
    0:00:15  820624.9      0.00       0.0     914.7 router_4_4/inputbuffers_unit/l_queue/n3   -389.37
    0:00:15  820625.8      0.00       0.0     870.7 router_1_4/inputbuffers_unit/e_queue/n1   -389.37
    0:00:15  820626.7      0.00       0.0     828.6 router_1_2/inputbuffers_unit/l_queue/n3   -389.37
    0:00:15  820627.7      0.00       0.0     787.1 router_3_4/inputbuffers_unit/l_queue/n3   -389.37
    0:00:15  820628.6      0.00       0.0     746.1 router_1_2/inputbuffers_unit/e_queue/n1   -389.37
    0:00:15  820629.5      0.00       0.0     705.3 router_1_3/inputbuffers_unit/s_queue/n4   -389.37
    0:00:15  820630.4      0.00       0.0     667.4 router_1_1/inputbuffers_unit/e_queue/n4   -389.37
    0:00:15  820606.5      0.00       0.0     630.2 router_3_2/inputbuffers_unit/l_queue/n2   -389.37
    0:00:15  820606.5      0.00       0.0     630.2 router_3_2/inputbuffers_unit/l_queue/n2   -389.37

  Beginning Max Capacitance Fix
  ------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 375 horizontal rows
    128 pre-routes for placement blockage/checking
    2176 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : noc
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 16:16:56 2012
****************************************
Std cell utilization: 70.23%  (890415/(1267875-0))
(Non-fixed + Fixed)
Std cell utilization: 70.21%  (889464/(1267875-951))
(Non-fixed only)
Chip area:            1267875  sites, bbox (30.00 30.00 1111.92 1110.00) um
Std cell area:        890415   sites, (non-fixed:889464 fixed:951)
                      62392    cells, (non-fixed:62326  fixed:66)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      951      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       58 
Avg. std cell width:  4.36 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 375)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : noc
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 16:16:56 2012
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---

Total 4 (out of 62326) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : noc
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 16:16:56 2012
****************************************

No cell displacement.

Legalizing 4 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : noc
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 16:16:56 2012
****************************************

avg cell displacement:    3.224 um ( 1.12 row height)
max cell displacement:    3.295 um ( 1.14 row height)
std deviation:            0.158 um ( 0.05 row height)
number of cell moved:         2 cells (out of 62326 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 375 horizontal rows
    128 pre-routes for placement blockage/checking
    2176 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(1141920,1140000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(1141920,1140000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Thu Dec 20 16:17:06 2012
Error: cannot register file name /home/ddl2126/CSEE-4340/NoC RTL/synthesis/noc_LIB/ROUTE/cam.29412.tim.
ROPT:    Running Incremental Stage Eco Route             Thu Dec 20 16:17:06 2012

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : noc
Version: F-2011.09-ICC-SP2
Date   : Thu Dec 20 16:17:08 2012
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : 25/25/25

  Startpoint: router_1_3/fcc_unit/north_counter/state_reg[1]
              (rising edge-triggered flip-flop clocked by d.clk)
  Endpoint: router_1_3/inputbuffers_unit/n_queue/mask_reg
            (rising edge-triggered flip-flop clocked by d.clk)
  Path Group: d.clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock d.clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                        0.91       0.91
  router_1_3/fcc_unit/north_counter/state_reg[1]/CLK (DFFX1)
                                                          0.00       0.91 r
  router_1_3/fcc_unit/north_counter/state_reg[1]/Q (DFFX1)
                                                          0.23       1.14 f
  router_1_3/fcc_unit/north_counter/U11/QN (NOR2X0)       0.05 *     1.20 r
  router_1_3/fcc_unit/north_counter/U20/Q (AO21X1)        0.09 *     1.28 r
  router_1_3/fcc_unit/north_counter/U25/Q (XOR2X1)        0.09 *     1.37 f
  router_1_3/fcc_unit/north_counter/U19/Q (XOR2X1)        0.08 *     1.45 f
  router_1_3/fcc_unit/north_counter/U10/QN (NOR2X0)       0.08 *     1.52 r
  router_1_3/fcc_unit/north_counter/U6/ZN (INVX0)         0.06 *     1.58 f
  router_1_3/fcc_unit/north_counter/U24/QN (AOI21X1)      0.10 *     1.69 r
  router_1_3/fcc_unit/north_counter/U23/Q (OA22X1)        0.08 *     1.76 r
  router_1_3/fcc_unit/north_counter/U22/Q (OA22X1)        0.08 *     1.84 r
  router_1_3/fcc_unit/north_counter/U21/QN (NAND3X0)      0.07 *     1.92 f
  router_1_3/fcc_unit/north_counter/U4/QN (NOR2X0)        0.08 *     1.99 r
  router_1_3/fcc_unit/north_counter/U12/QN (NAND2X2)      0.08 *     2.07 f
  router_1_3/fcc_unit/north_counter/credit_en_o (counter_69)
                                                          0.00       2.07 f
  router_1_3/fcc_unit/d.credit_en_north_o (fcc_I_d_ifc_fcc_dut__13)
                                                          0.00       2.07 f
  router_1_3/fcu_unit/d.credit_en_north_i (fcu_I_d_ifc_fcu_dut__13)
                                                          0.00       2.07 f
  router_1_3/fcu_unit/U10/Q (AND3X1)                      0.13 *     2.20 f
  router_1_3/fcu_unit/d.grant_access_north_o (fcu_I_d_ifc_fcu_dut__13)
                                                          0.00       2.20 f
  router_1_3/xbar_unit/d.valid_n_i (xbar_I_d_ifc_xbar_dut__13)
                                                          0.00       2.20 f
  router_1_3/xbar_unit/U3/Z (DELLN1X2)                    0.23 *     2.43 f
  router_1_3/xbar_unit/pop_north/valid_n (pop_req_gen_69)
                                                          0.00       2.43 f
  router_1_3/xbar_unit/pop_north/U7/QN (NAND4X0)          0.05 *     2.48 r
  router_1_3/xbar_unit/pop_north/U19/QN (NAND2X0)         0.05 *     2.53 f
  router_1_3/xbar_unit/pop_north/U15/Q (OR4X1)            0.13 *     2.67 f
  router_1_3/xbar_unit/pop_north/pop_req_o (pop_req_gen_69)
                                                          0.00       2.67 f
  router_1_3/xbar_unit/d.pop_req_n (xbar_I_d_ifc_xbar_dut__13)
                                                          0.00       2.67 f
  router_1_3/inputbuffers_unit/d.pop_req_n_i (inputbuffers_I_d_ifc_buffer_dut__13)
                                                          0.00       2.67 f
  router_1_3/inputbuffers_unit/n_queue/pop_req_i (queue_69)
                                                          0.00       2.67 f
  router_1_3/inputbuffers_unit/n_queue/U5/Z (DELLN1X2)
                                                          0.23 *     2.90 f
  router_1_3/inputbuffers_unit/n_queue/U8/ZN (INVX0)      0.05 *     2.95 r
  router_1_3/inputbuffers_unit/n_queue/U29/QN (NAND3X0)
                                                          0.03 *     2.99 f
  router_1_3/inputbuffers_unit/n_queue/U12/QN (NAND2X0)
                                                          0.04 *     3.03 r
  router_1_3/inputbuffers_unit/n_queue/U24/Q (AND3X1)     0.10 *     3.13 r
  router_1_3/inputbuffers_unit/n_queue/U10/QN (NOR2X0)
                                                          0.09 *     3.23 f
  router_1_3/inputbuffers_unit/n_queue/U22/Q (AND4X1)     0.11 *     3.34 f
  router_1_3/inputbuffers_unit/n_queue/U16/Q (AO221X1)
                                                          0.07 *     3.41 f
  router_1_3/inputbuffers_unit/n_queue/mask_reg/D (DFFX1)
                                                          0.00 *     3.41 f
  data arrival time                                                  3.41

  clock d.clk (rise edge)                                 5.00       5.00
  clock network delay (propagated)                        0.85       5.85
  router_1_3/inputbuffers_unit/n_queue/mask_reg/CLK (DFFX1)
                                                          0.00       5.85 r
  library setup time                                     -0.01       5.84
  data required time                                                 5.84
  --------------------------------------------------------------------------
  data required time                                                 5.84
  data arrival time                                                 -3.41
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


Error: cannot register file name /home/ddl2126/CSEE-4340/NoC RTL/synthesis/noc_LIB/ROUTE/cam.29412.tim.
ROPT:    Incremental Stage Eco Route Done             Thu Dec 20 16:17:08 2012
 
****************************************
Report : qor
Design : noc
Version: F-2011.09-ICC-SP2
Date   : Thu Dec 20 16:17:08 2012
****************************************


  Timing Path Group 'd.clk'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          2.50
  Critical Path Slack:           2.43
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.33
  Total Hold Violation:       -389.37
  No. of Hold Violations:     1439.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1328
  Hierarchical Port Count:      58947
  Leaf Cell Count:              62392
  Buf/Inv Cell Count:            8018
  CT Buf/Inv Cell Count:           66
  Combinational Cell Count:     50744
  Sequential Cell Count:        11648
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   472816.746455
  Noncombinational Area:
                        347789.726532
  Net Area:             137261.581014
  Net XLength        :        3930.77
  Net YLength        :        5268.94
  -----------------------------------
  Cell Area:            820606.472987
  Design Area:          957868.054000
  Net Length        :         9199.71


  Design Rules
  -----------------------------------
  Total Number of Nets:         65200
  Nets With Violations:            22
  Max Trans Violations:             0
  Max Cap Violations:              22
  -----------------------------------


  Hostname: nassau

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    8.64
  Logic Optimization:                  4.78
  Mapping Optimization:               29.02
  -----------------------------------------
  Overall Compile Time:               62.29
  Overall Compile Wall Clock Time:   315.32

ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.3304 TNS: 389.3664  Number of Violating Path: 1439
ROPT:    Number of DRC Violating Nets: 22
ROPT:    Number of Route Violation: 0 
 VA selected:  
-->clean up DB before adding filler



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    62392 placeable cells
    0 cover cells
    578 IO cells/pins
    62970 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 375 horizontal rows
    128 pre-routes for placement blockage/checking
    2176 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
  Processing filler cells...
WARNING : cell <SHFILL1> is not of std filler cell subtype
WARNING : cell <SHFILL2> is not of std filler cell subtype
WARNING : cell <SHFILL3> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 



Filling cell with master <SHFILL1> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL1!1
    The last filler cell name is xofiller!SHFILL1!377460
    377460 filler cells with master <SHFILL1> were inserted
Filling cell with master <SHFILL2> and connecting PG nets...
    0 filler cells with master <SHFILL2> were inserted
Filling cell with master <SHFILL3> and connecting PG nets...
    0 filler cells with master <SHFILL3> were inserted
=== End of Filler Cell Insertion ===


Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Starting from the 2012.06 release, the default value of option check_pin_min_area_min_length of command set_route_zrt_detail_options will be true. (ZRT-321)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Warning: Contact VIA12A's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M4 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M6 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.465. (ZRT-026)
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  121  Alloctr  122  Proc 1200 
Warning: 132 standard cell PG pins connected to net NULL and not PG. (ZRT-416)

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 0
Partition 2, Fillers with Violations = 8
Partition 3, Fillers with Violations = 0
Partition 4, Fillers with Violations = 0
Partition 5, Fillers with Violations = 5
Partition 6, Fillers with Violations = 0
Partition 7, Fillers with Violations = 4
Partition 8, Fillers with Violations = 11
Partition 9, Fillers with Violations = 0
Partition 10, Fillers with Violations = 0
Partition 11, Fillers with Violations = 0
Partition 12, Fillers with Violations = 0
Partition 13, Fillers with Violations = 0
Partition 14, Fillers with Violations = 1
Partition 15, Fillers with Violations = 0
Partition 16, Fillers with Violations = 0
Partition 17, Fillers with Violations = 15
Partition 18, Fillers with Violations = 0
Partition 19, Fillers with Violations = 0
Partition 20, Fillers with Violations = 3
Partition 21, Fillers with Violations = 26
Partition 22, Fillers with Violations = 23
Partition 23, Fillers with Violations = 2
Partition 24, Fillers with Violations = 1
Partition 25, Fillers with Violations = 2
Partition 26, Fillers with Violations = 1
Partition 27, Fillers with Violations = 5
Partition 28, Fillers with Violations = 0
Partition 29, Fillers with Violations = 12
Partition 30, Fillers with Violations = 0
Partition 31, Fillers with Violations = 1
Partition 32, Fillers with Violations = 16
Partition 33, Fillers with Violations = 0
Partition 34, Fillers with Violations = 0
Partition 35, Fillers with Violations = 3
Partition 36, Fillers with Violations = 0
Partition 37, Fillers with Violations = 0
Partition 38, Fillers with Violations = 13
Partition 39, Fillers with Violations = 0
Partition 40, Fillers with Violations = 0
Partition 41, Fillers with Violations = 0
Partition 42, Fillers with Violations = 0
Partition 43, Fillers with Violations = 5
Partition 44, Fillers with Violations = 0
Partition 45, Fillers with Violations = 12
Partition 46, Fillers with Violations = 12
Partition 47, Fillers with Violations = 4
Partition 48, Fillers with Violations = 12
Partition 49, Fillers with Violations = 0
Partition 50, Fillers with Violations = 0
Partition 51, Fillers with Violations = 0
Partition 52, Fillers with Violations = 8
Partition 53, Fillers with Violations = 10
Partition 54, Fillers with Violations = 4
Partition 55, Fillers with Violations = 0
Partition 56, Fillers with Violations = 9
Partition 57, Fillers with Violations = 6
Partition 58, Fillers with Violations = 0
Partition 59, Fillers with Violations = 7
Partition 60, Fillers with Violations = 0
Partition 61, Fillers with Violations = 0
Partition 62, Fillers with Violations = 0
Partition 63, Fillers with Violations = 4
Partition 64, Fillers with Violations = 0
Partition 65, Fillers with Violations = 0
Partition 66, Fillers with Violations = 2
Partition 67, Fillers with Violations = 10
Partition 68, Fillers with Violations = 12
Partition 69, Fillers with Violations = 0
Partition 70, Fillers with Violations = 6
Partition 71, Fillers with Violations = 0
Partition 72, Fillers with Violations = 6
Partition 73, Fillers with Violations = 12
Partition 74, Fillers with Violations = 0
Partition 75, Fillers with Violations = 2
Partition 76, Fillers with Violations = 8
Partition 77, Fillers with Violations = 14
Partition 78, Fillers with Violations = 10
Partition 79, Fillers with Violations = 5
Partition 80, Fillers with Violations = 4
Partition 81, Fillers with Violations = 0
Partition 82, Fillers with Violations = 12
Partition 83, Fillers with Violations = 0
Partition 84, Fillers with Violations = 2
Partition 85, Fillers with Violations = 8
Partition 86, Fillers with Violations = 8
Partition 87, Fillers with Violations = 0
Partition 88, Fillers with Violations = 3
Partition 89, Fillers with Violations = 8
Partition 90, Fillers with Violations = 0
Partition 91, Fillers with Violations = 0
Partition 92, Fillers with Violations = 0
Partition 93, Fillers with Violations = 1
Partition 94, Fillers with Violations = 0
Partition 95, Fillers with Violations = 1
Partition 96, Fillers with Violations = 0
Partition 97, Fillers with Violations = 0
Partition 98, Fillers with Violations = 0
Partition 99, Fillers with Violations = 0
Partition 100, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:15 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[End Removing Filler Cells] Stage (MB): Used   -2  Alloctr   -2  Proc    5 
[End Removing Filler Cells] Total (MB): Used  119  Alloctr  120  Proc 1206 
Updating the database ...
Delete xofiller!SHFILL1!12919 due to Short violation
Delete xofiller!SHFILL1!13831 due to Diff net spacing violation
Delete xofiller!SHFILL1!13832 due to Short violation
Delete xofiller!SHFILL1!13833 due to Short violation
Delete xofiller!SHFILL1!20104 due to Short violation
Delete xofiller!SHFILL1!20105 due to Short violation
Delete xofiller!SHFILL1!20106 due to Short violation
Delete xofiller!SHFILL1!20107 due to Short violation
Delete xofiller!SHFILL1!20108 due to Short violation
Delete xofiller!SHFILL1!20915 due to Short violation
Delete xofiller!SHFILL1!21582 due to Short violation
Delete xofiller!SHFILL1!21583 due to Short violation
Delete xofiller!SHFILL1!21584 due to Short violation
Delete xofiller!SHFILL1!21585 due to Short violation
Delete xofiller!SHFILL1!21586 due to Short violation
Delete xofiller!SHFILL1!21928 due to Short violation
Delete xofiller!SHFILL1!21929 due to Short violation
Delete xofiller!SHFILL1!21930 due to Short violation
Delete xofiller!SHFILL1!21931 due to Short violation
Delete xofiller!SHFILL1!21932 due to Diff net spacing violation
Delete xofiller!SHFILL1!25429 due to Short violation
Delete xofiller!SHFILL1!25430 due to Short violation
Delete xofiller!SHFILL1!27597 due to Short violation
Delete xofiller!SHFILL1!27598 due to Short violation
Delete xofiller!SHFILL1!27599 due to Diff net spacing violation
Delete xofiller!SHFILL1!27600 due to Short violation
Delete xofiller!SHFILL1!27601 due to Short violation
Delete xofiller!SHFILL1!27602 due to Short violation
Delete xofiller!SHFILL1!33713 due to Short violation
Delete xofiller!SHFILL1!39402 due to Short violation
Delete xofiller!SHFILL1!39403 due to Short violation
Delete xofiller!SHFILL1!40383 due to Short violation
Delete xofiller!SHFILL1!50133 due to Short violation
Delete xofiller!SHFILL1!52317 due to Short violation
Delete xofiller!SHFILL1!52318 due to Short violation
Delete xofiller!SHFILL1!52319 due to Short violation
Delete xofiller!SHFILL1!52320 due to Short violation
Delete xofiller!SHFILL1!52321 due to Short violation
Delete xofiller!SHFILL1!52322 due to Short violation
Delete xofiller!SHFILL1!54389 due to Short violation
Delete xofiller!SHFILL1!54390 due to Short violation
Delete xofiller!SHFILL1!54391 due to Short violation
Delete xofiller!SHFILL1!54392 due to Short violation
Delete xofiller!SHFILL1!54393 due to Diff net spacing violation
Delete xofiller!SHFILL1!54394 due to Short violation
Delete xofiller!SHFILL1!54395 due to Short violation
Delete xofiller!SHFILL1!54396 due to Short violation
Delete xofiller!SHFILL1!87180 due to Short violation
Delete xofiller!SHFILL1!89285 due to Short violation
Delete xofiller!SHFILL1!90620 due to Short violation
Reporting for the first 50 deleted cells
Deleted 379 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                754162 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  754162 (MW-339)
Information: linking reference library : /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/astro/gds-as/saed90nm_dv. (PSYN-878)

  Linking design 'noc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (1329 designs)            cam.CEL, etc
  saed90nm_typ (library)      /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ.db
  dw_foundation.sldb (library)
                              /sim/synopsys64/icc/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Load global CTS reference options from NID to stack
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)

  Loading design 'noc'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (67/64382 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Warning: Net 'n15' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.3 0.23 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Warning: Design 'noc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
        router_4_4/fcc_unit/south_counter/U19/IN1 router_4_4/fcc_unit/south_counter/U19/Q router_4_4/fcc_unit/south_counter/U11/IN2 router_4_4/fcc_unit/south_counter/U11/QN 
Information: Timing loop detected. (OPT-150)
        router_4_4/fcc_unit/south_counter/U13/INP router_4_4/fcc_unit/south_counter/U13/ZN router_4_4/fcc_unit/south_counter/U20/IN2 router_4_4/fcc_unit/south_counter/U20/Q 
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_4/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_4/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_3/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_3/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_2/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_2/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_4_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_4_1/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_4_1/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_4_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_4_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_4/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_4/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_3/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_3/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_2/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_2/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_3_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_3_1/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_3_1/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_3_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_3_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_4/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_4/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_3/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_3/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_2/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_2/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_2_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_2_1/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_2_1/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_2_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_2_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_4/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_4/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_4/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_4/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_3/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_3/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_3/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_3/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_2/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_2/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_2/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_2/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/local_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/local_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/local_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/local_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/west_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/west_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/west_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/west_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/south_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/south_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/south_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/south_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/north_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/north_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/north_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/north_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'Q' on cell 'router_1_1/fcc_unit/east_counter/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'INP' and 'ZN' on cell 'router_1_1/fcc_unit/east_counter/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN1' and 'QN' on cell 'router_1_1/fcc_unit/east_counter/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN2' and 'Q' on cell 'router_1_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'IN3' and 'Q' on cell 'router_1_1/fcc_unit/east_counter/U22'
         to break a timing loop. (OPT-314)
Information: Updating design information... (UID-85)
Warning: Design 'noc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'd.clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'd.clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : noc
Version: F-2011.09-ICC-SP2
Date   : Thu Dec 20 16:18:41 2012
****************************************


  Timing Path Group 'd.clk'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          2.50
  Critical Path Slack:           2.43
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.33
  Total Hold Violation:       -389.37
  No. of Hold Violations:     1439.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1328
  Hierarchical Port Count:      58947
  Leaf Cell Count:              62392
  Buf/Inv Cell Count:            8018
  CT Buf/Inv Cell Count:           66
  Combinational Cell Count:     50744
  Sequential Cell Count:        11648
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   472816.746455
  Noncombinational Area:
                        347789.726532
  Net Area:             137261.581014
  Net XLength        :     1124363.00
  Net YLength        :     1182197.00
  -----------------------------------
  Cell Area:            820606.472987
  Design Area:          957868.054000
  Net Length        :      2306560.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         65200
  Nets With Violations:            22
  Max Trans Violations:             0
  Max Cap Violations:              22
  -----------------------------------


  Hostname: nassau

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    8.64
  Logic Optimization:                  4.78
  Mapping Optimization:               29.02
  -----------------------------------------
  Overall Compile Time:               62.29
  Overall Compile Wall Clock Time:   315.32

ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.3304 TNS: 389.3680  Number of Violating Path: 1439
ROPT:    Number of DRC Violating Nets: 22
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Thu Dec 20 16:18:42 2012

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 'noc'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 22
  Total moveable cell area: 819801.8
  Total fixed cell area: 876.4
  Core area: (30000 30000 1111920 1110000)


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_capacitance)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

  Beginning Max Capacitance Fix
  ------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 375 horizontal rows
    128 pre-routes for placement blockage/checking
    2176 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : noc
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 16:19:10 2012
****************************************
Std cell utilization: 70.23%  (890415/(1267875-0))
(Non-fixed + Fixed)
Std cell utilization: 99.96%  (889464/(1267875-378095))
(Non-fixed only)
Chip area:            1267875  sites, bbox (30.00 30.00 1111.92 1110.00) um
Std cell area:        890415   sites, (non-fixed:889464 fixed:951)
                      62392    cells, (non-fixed:62326  fixed:66)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      378095   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       58 
Avg. std cell width:  4.36 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 375)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : noc
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 16:19:10 2012
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---

Total 0 (out of 62326) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : noc
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 16:19:10 2012
****************************************

No cell displacement.

...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 375 horizontal rows
    128 pre-routes for placement blockage/checking
    2176 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(1141920,1140000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(1141920,1140000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Thu Dec 20 16:19:49 2012
Error: cannot register file name /home/ddl2126/CSEE-4340/NoC RTL/synthesis/noc_LIB/ROUTE/cam.29412.tim.
ROPT:    Running Incremental Stage Eco Route             Thu Dec 20 16:19:49 2012

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : noc
Version: F-2011.09-ICC-SP2
Date   : Thu Dec 20 16:19:52 2012
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : 25/25/25

  Startpoint: router_1_3/fcc_unit/north_counter/state_reg[1]
              (rising edge-triggered flip-flop clocked by d.clk)
  Endpoint: router_1_3/inputbuffers_unit/n_queue/mask_reg
            (rising edge-triggered flip-flop clocked by d.clk)
  Path Group: d.clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock d.clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                        0.91       0.91
  router_1_3/fcc_unit/north_counter/state_reg[1]/CLK (DFFX1)
                                                          0.00       0.91 r
  router_1_3/fcc_unit/north_counter/state_reg[1]/Q (DFFX1)
                                                          0.23       1.14 f
  router_1_3/fcc_unit/north_counter/U11/QN (NOR2X0)       0.05 *     1.20 r
  router_1_3/fcc_unit/north_counter/U20/Q (AO21X1)        0.09 *     1.28 r
  router_1_3/fcc_unit/north_counter/U25/Q (XOR2X1)        0.09 *     1.37 f
  router_1_3/fcc_unit/north_counter/U19/Q (XOR2X1)        0.08 *     1.45 f
  router_1_3/fcc_unit/north_counter/U10/QN (NOR2X0)       0.08 *     1.52 r
  router_1_3/fcc_unit/north_counter/U6/ZN (INVX0)         0.06 *     1.58 f
  router_1_3/fcc_unit/north_counter/U24/QN (AOI21X1)      0.10 *     1.69 r
  router_1_3/fcc_unit/north_counter/U23/Q (OA22X1)        0.08 *     1.76 r
  router_1_3/fcc_unit/north_counter/U22/Q (OA22X1)        0.08 *     1.84 r
  router_1_3/fcc_unit/north_counter/U21/QN (NAND3X0)      0.07 *     1.92 f
  router_1_3/fcc_unit/north_counter/U4/QN (NOR2X0)        0.08 *     1.99 r
  router_1_3/fcc_unit/north_counter/U12/QN (NAND2X2)      0.08 *     2.07 f
  router_1_3/fcc_unit/north_counter/credit_en_o (counter_69)
                                                          0.00       2.07 f
  router_1_3/fcc_unit/d.credit_en_north_o (fcc_I_d_ifc_fcc_dut__13)
                                                          0.00       2.07 f
  router_1_3/fcu_unit/d.credit_en_north_i (fcu_I_d_ifc_fcu_dut__13)
                                                          0.00       2.07 f
  router_1_3/fcu_unit/U10/Q (AND3X1)                      0.13 *     2.20 f
  router_1_3/fcu_unit/d.grant_access_north_o (fcu_I_d_ifc_fcu_dut__13)
                                                          0.00       2.20 f
  router_1_3/xbar_unit/d.valid_n_i (xbar_I_d_ifc_xbar_dut__13)
                                                          0.00       2.20 f
  router_1_3/xbar_unit/U3/Z (DELLN1X2)                    0.23 *     2.43 f
  router_1_3/xbar_unit/pop_north/valid_n (pop_req_gen_69)
                                                          0.00       2.43 f
  router_1_3/xbar_unit/pop_north/U7/QN (NAND4X0)          0.05 *     2.48 r
  router_1_3/xbar_unit/pop_north/U19/QN (NAND2X0)         0.05 *     2.53 f
  router_1_3/xbar_unit/pop_north/U15/Q (OR4X1)            0.13 *     2.67 f
  router_1_3/xbar_unit/pop_north/pop_req_o (pop_req_gen_69)
                                                          0.00       2.67 f
  router_1_3/xbar_unit/d.pop_req_n (xbar_I_d_ifc_xbar_dut__13)
                                                          0.00       2.67 f
  router_1_3/inputbuffers_unit/d.pop_req_n_i (inputbuffers_I_d_ifc_buffer_dut__13)
                                                          0.00       2.67 f
  router_1_3/inputbuffers_unit/n_queue/pop_req_i (queue_69)
                                                          0.00       2.67 f
  router_1_3/inputbuffers_unit/n_queue/U5/Z (DELLN1X2)
                                                          0.23 *     2.90 f
  router_1_3/inputbuffers_unit/n_queue/U8/ZN (INVX0)      0.05 *     2.95 r
  router_1_3/inputbuffers_unit/n_queue/U29/QN (NAND3X0)
                                                          0.03 *     2.99 f
  router_1_3/inputbuffers_unit/n_queue/U12/QN (NAND2X0)
                                                          0.04 *     3.03 r
  router_1_3/inputbuffers_unit/n_queue/U24/Q (AND3X1)     0.10 *     3.13 r
  router_1_3/inputbuffers_unit/n_queue/U10/QN (NOR2X0)
                                                          0.09 *     3.23 f
  router_1_3/inputbuffers_unit/n_queue/U22/Q (AND4X1)     0.11 *     3.34 f
  router_1_3/inputbuffers_unit/n_queue/U16/Q (AO221X1)
                                                          0.07 *     3.41 f
  router_1_3/inputbuffers_unit/n_queue/mask_reg/D (DFFX1)
                                                          0.00 *     3.41 f
  data arrival time                                                  3.41

  clock d.clk (rise edge)                                 5.00       5.00
  clock network delay (propagated)                        0.85       5.85
  router_1_3/inputbuffers_unit/n_queue/mask_reg/CLK (DFFX1)
                                                          0.00       5.85 r
  library setup time                                     -0.01       5.84
  data required time                                                 5.84
  --------------------------------------------------------------------------
  data required time                                                 5.84
  data arrival time                                                 -3.41
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


Error: cannot register file name /home/ddl2126/CSEE-4340/NoC RTL/synthesis/noc_LIB/ROUTE/cam.29412.tim.
ROPT:    Incremental Stage Eco Route Done             Thu Dec 20 16:19:53 2012
 
****************************************
Report : qor
Design : noc
Version: F-2011.09-ICC-SP2
Date   : Thu Dec 20 16:19:53 2012
****************************************


  Timing Path Group 'd.clk'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          2.50
  Critical Path Slack:           2.43
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.33
  Total Hold Violation:       -389.37
  No. of Hold Violations:     1439.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1328
  Hierarchical Port Count:      58947
  Leaf Cell Count:              62392
  Buf/Inv Cell Count:            8018
  CT Buf/Inv Cell Count:           66
  Combinational Cell Count:     50744
  Sequential Cell Count:        11648
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   472816.746455
  Noncombinational Area:
                        347789.726532
  Net Area:             137261.581014
  Net XLength        :        3930.77
  Net YLength        :        5268.94
  -----------------------------------
  Cell Area:            820606.472987
  Design Area:          957868.054000
  Net Length        :         9199.71


  Design Rules
  -----------------------------------
  Total Number of Nets:         65200
  Nets With Violations:            22
  Max Trans Violations:             0
  Max Cap Violations:              22
  -----------------------------------


  Hostname: nassau

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    8.64
  Logic Optimization:                  4.78
  Mapping Optimization:               30.37
  -----------------------------------------
  Overall Compile Time:               83.75
  Overall Compile Wall Clock Time:   336.84

ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.3304 TNS: 389.3680  Number of Violating Path: 1439
ROPT:    Number of DRC Violating Nets: 22
ROPT:    Number of Route Violation: 0 
Error: Format 'verilog' is not a valid write format. (UID-32)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/ddl2126/CSEE-4340/NoC RTL/synthesis/noc_ppr.sdf'. (WT-3)
Writing SBPF to noc_ppr.sbpf.max ...
Writing binary parasitics for 64346 networks (64346 RC, 0 PI, 0 LC)...
Writing SBPF to noc_ppr.sbpf.min ...
Writing binary parasitics for 64346 networks (64346 RC, 0 PI, 0 LC)...
WARNING : No Fill/Notch/Gap cell would be output!
Skip layer map file
Outputting Cell noc_synth_DCT.CEL
Outputting Cell cam.CEL
Warning: Please close or open the cell (cam) in read-only mode. (MWSTRM-023)
====> TOTAL CELLS OUTPUT: 2 <====
Outputting Contact $$VIA12B
Outputting Contact $$VIA12C
Outputting Contact $$VIA23C
Outputting Contact $$VIA34C
Outputting Contact $$VIA45C
Outputting Contact $$VIA56C
Outputting Contact $$VIA67C
Outputting Contact $$VIA78C
Outputting Contact $$VIA89C
write_gds completed successfully!
icc_shell> exit
icc_shell> save_mw_cel  -design "cam.CEL;1"
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cam. (UIG-5)
icc_shell> 

Thank you...

