Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec  9 12:37:43 2022
| Host         : DESKTOP-M41NEHO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Principal_control_sets_placed.rpt
| Design       : Principal
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              61 |           16 |
| Yes          | No                    | No                     |               5 |            1 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                      Enable Signal                      |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+---------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG        | Inst_estado_caja/FSM_onehot_current_state[2]_i_1__0_n_0 | Inst_estado_caja/FSM_onehot_current_state[2]_i_2_n_0 |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG        | Inst_edge_det/E[0]                                      | Inst_PSWRD_BOTON/clear                               |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG        | Inst_PSWRD_BOTON/clear                                  |                                                      |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG        |                                                         |                                                      |                3 |             10 |         3.33 |
|  Inst_DECODER/aux_CLK |                                                         |                                                      |                3 |             15 |         5.00 |
|  CLK_IBUF_BUFG        |                                                         | Inst_PSWRD_BOTON/clear                               |                8 |             29 |         3.62 |
|  CLK_IBUF_BUFG        |                                                         | Inst_DECODER/CLK_aux.cont[0]_i_1_n_0                 |                8 |             32 |         4.00 |
+-----------------------+---------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


