{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479791429786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479791429789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 00:10:29 2016 " "Processing started: Tue Nov 22 00:10:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479791429789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479791429789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479791429790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479791430186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479791430335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479791430335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_SRAM_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_SRAM_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/UART_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479791430337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479791430337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_SRAM_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_SRAM_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479791430338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479791430338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_100_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock_100_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Clock_100_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479791430340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479791430340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479791430342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479791430342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAM_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file SRAM_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/SRAM_Controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479791430343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479791430343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/VGA_Controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479791430345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479791430345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PB_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file PB_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/PB_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479791430346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479791430346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_Receive_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_Receive_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/UART_Receive_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479791430347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479791430347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_SRAM_Emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_SRAM_Emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SRAM_Emulator " "Found entity 1: tb_SRAM_Emulator" {  } { { "tb_SRAM_Emulator.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/tb_SRAM_Emulator.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479791430348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479791430348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project_v2 " "Found entity 1: tb_project_v2" {  } { { "tb_final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/tb_final_project.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479791430350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479791430350 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Milestone_1.v(143) " "Verilog HDL information at Milestone_1.v(143): always construct contains both blocking and non-blocking assignments" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 143 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1479791430353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Milestone_1.v 1 1 " "Found 1 design units, including 1 entities, in source file Milestone_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Milestone_1 " "Found entity 1: Milestone_1" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479791430353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479791430353 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "oo_high_writoout Milestone_1.v(930) " "Verilog HDL error at Milestone_1.v(930): object \"oo_high_writoout\" is not declared" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 930 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1479791430370 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "oo_high_writoout Milestone_1.v(931) " "Verilog HDL error at Milestone_1.v(931): object \"oo_high_writoout\" is not declared" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 931 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1479791430370 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "oo_high_writoout Milestone_1.v(932) " "Verilog HDL error at Milestone_1.v(932): object \"oo_high_writoout\" is not declared" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 932 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1479791430370 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "oo_low_writoout Milestone_1.v(934) " "Verilog HDL error at Milestone_1.v(934): object \"oo_low_writoout\" is not declared" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 934 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1479791430370 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "oo_low_writoout Milestone_1.v(935) " "Verilog HDL error at Milestone_1.v(935): object \"oo_low_writoout\" is not declared" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 935 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1479791430370 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "oo_low_writoout Milestone_1.v(936) " "Verilog HDL error at Milestone_1.v(936): object \"oo_low_writoout\" is not declared" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 936 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1479791430371 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ECE/ziembaje/Desktop/final_project/final_project.map.smsg " "Generated suppressed messages file /home/ECE/ziembaje/Desktop/final_project/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1479791430398 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479791430604 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 22 00:10:30 2016 " "Processing ended: Tue Nov 22 00:10:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479791430604 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479791430604 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479791430604 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479791430604 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 0 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479791431220 ""}
