<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/arch/arm64/cpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.0-rc3</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('include_2arch_2arm64_2cpu_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">cpu.h</div></div>
</div><!--header-->
<div class="contents">
<a href="include_2arch_2arm64_2cpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2019 Carlo Caione &lt;ccaione@baylibre.com&gt;</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span> </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="preprocessor">#ifndef ZEPHYR_INCLUDE_ARCH_ARM64_CPU_H_</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#define ZEPHYR_INCLUDE_ARCH_ARM64_CPU_H_</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#include &lt;<a class="code" href="util_8h.html">sys/util.h</a>&gt;</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a53fb1a3ffce153d445525392fb411687">   12</a></span><span class="preprocessor">#define DAIFSET_FIQ_BIT         BIT(0)</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a22d4cee27b78fddece088591958ca037">   13</a></span><span class="preprocessor">#define DAIFSET_IRQ_BIT         BIT(1)</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a4a9605b3286e62a9d878c7cfdccbf6f6">   14</a></span><span class="preprocessor">#define DAIFSET_ABT_BIT         BIT(2)</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ae8f3edaddcaaf22a1155da424838b326">   15</a></span><span class="preprocessor">#define DAIFSET_DBG_BIT         BIT(3)</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#abf5cf8b639767836af6967f6d07e07b3">   17</a></span><span class="preprocessor">#define DAIFCLR_FIQ_BIT         BIT(0)</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a6f6ae405bbde72ffef083bca9448269b">   18</a></span><span class="preprocessor">#define DAIFCLR_IRQ_BIT         BIT(1)</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a21a0f602ba0c8b87cc082e3e13aa5d98">   19</a></span><span class="preprocessor">#define DAIFCLR_ABT_BIT         BIT(2)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#afb4bae58d424e6460802949ef0355d21">   20</a></span><span class="preprocessor">#define DAIFCLR_DBG_BIT         BIT(3)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a5e04c9f2838f5bb1741bffa1444c299e">   22</a></span><span class="preprocessor">#define DAIF_FIQ_BIT            BIT(6)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ad4a89cfde4c1112886aaa11b1004e2db">   23</a></span><span class="preprocessor">#define DAIF_IRQ_BIT            BIT(7)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a6a85c27138f0c3925e1c51e9d6768cfd">   24</a></span><span class="preprocessor">#define DAIF_ABT_BIT            BIT(8)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a3293a3a9e486e835a22439820cffb06d">   25</a></span><span class="preprocessor">#define DAIF_DBG_BIT            BIT(9)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a193071e5757a40fc372e0d1ab10f280f">   27</a></span><span class="preprocessor">#define SPSR_DAIF_SHIFT         (6)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#af5444cb52ad93024bf6bfd6487a9de46">   28</a></span><span class="preprocessor">#define SPSR_DAIF_MASK          (0xf &lt;&lt; SPSR_DAIF_SHIFT)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a5ac2f987d02999da93878c4b7b6a39ce">   30</a></span><span class="preprocessor">#define SPSR_MODE_EL0T          (0x0)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a440d11721e78f76bd7022cc8aef83aca">   31</a></span><span class="preprocessor">#define SPSR_MODE_EL1T          (0x4)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#afb0eeebb254ef2cd71960f9e77af181e">   32</a></span><span class="preprocessor">#define SPSR_MODE_EL1H          (0x5)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a5c065c9fe9bbeefc64dcdda2f6c4b5bd">   33</a></span><span class="preprocessor">#define SPSR_MODE_EL2T          (0x8)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a3ad33c29d57e86dc7f416a6bf267d257">   34</a></span><span class="preprocessor">#define SPSR_MODE_EL2H          (0x9)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ad42eefed5f9728f8dd454d2fad321ae3">   35</a></span><span class="preprocessor">#define SPSR_MODE_MASK          (0xf)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#aa5f1069250ab50a42e788f8eb655e0a7">   38</a></span><span class="preprocessor">#define SCTLR_EL3_RES1          (BIT(29) | BIT(28) | BIT(23) | \</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">                                 BIT(22) | BIT(18) | BIT(16) | \</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">                                 BIT(11) | BIT(5)  | BIT(4))</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#acee5ccd8b0a2f885465442ef777c964a">   42</a></span><span class="preprocessor">#define SCTLR_EL2_RES1          (BIT(29) | BIT(28) | BIT(23) | \</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">                                 BIT(22) | BIT(18) | BIT(16) | \</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">                                 BIT(11) | BIT(5)  | BIT(4))</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ac53a7152c26719a8bb4d9cafdfca2045">   46</a></span><span class="preprocessor">#define SCTLR_EL1_RES1          (BIT(29) | BIT(28) | BIT(23) | \</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">                                 BIT(22) | BIT(20) | BIT(11))</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a223e38830566f400f6d592a6bb7dd361">   49</a></span><span class="preprocessor">#define SCTLR_M_BIT             BIT(0)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ad9dc6fc20549b11dc1b2cc5ed02d5ee7">   50</a></span><span class="preprocessor">#define SCTLR_A_BIT             BIT(1)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a752ac38bb53a96c6749fbfc09a1fb88d">   51</a></span><span class="preprocessor">#define SCTLR_C_BIT             BIT(2)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a7a33d6c6dc85bc5aef0aebafa1f2f223">   52</a></span><span class="preprocessor">#define SCTLR_SA_BIT            BIT(3)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ac9fd86e6613531ab567031f4c02a2900">   53</a></span><span class="preprocessor">#define SCTLR_I_BIT             BIT(12)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a93a25e810ffc65f91f94c8ed389b4138">   55</a></span><span class="preprocessor">#define CPACR_EL1_FPEN_NOTRAP   (0x3 &lt;&lt; 20)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a3356501dba79206460819c2b99617a8e">   57</a></span><span class="preprocessor">#define SCR_NS_BIT              BIT(0)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#aae3302d2a8466a2b9a771721548e5263">   58</a></span><span class="preprocessor">#define SCR_IRQ_BIT             BIT(1)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a819b23e7868c4662bd4b3d19fa6eed5d">   59</a></span><span class="preprocessor">#define SCR_FIQ_BIT             BIT(2)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ae86fa2091d1dbac36137aa064eee7d4e">   60</a></span><span class="preprocessor">#define SCR_EA_BIT              BIT(3)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a7c0a0c7d1d0865d4454b88f4ae14f45f">   61</a></span><span class="preprocessor">#define SCR_SMD_BIT             BIT(7)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a547675dd8352ffb1fcfb6dec5914225a">   62</a></span><span class="preprocessor">#define SCR_HCE_BIT             BIT(8)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a1ab9bded034ce4f46ead5d01b59674be">   63</a></span><span class="preprocessor">#define SCR_RW_BIT              BIT(10)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a9497ad7be55a9e2afcd3033d2c2e6d03">   64</a></span><span class="preprocessor">#define SCR_ST_BIT              BIT(11)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a4596599ea8aa7c7d7be74cb60319535d">   66</a></span><span class="preprocessor">#define SCR_RES1                (BIT(4) | BIT(5))</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/* MPIDR */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a9bce40a5c0fceea5298a899b174c3e1c">   69</a></span><span class="preprocessor">#define MPIDR_AFFLVL_MASK       (0xff)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a7a2087ca83455cf2759a5aee220105e2">   71</a></span><span class="preprocessor">#define MPIDR_AFF0_SHIFT        (0)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a3a7ffd9f7a014257a725513d531edab2">   72</a></span><span class="preprocessor">#define MPIDR_AFF1_SHIFT        (8)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a61d65102667e48cb00b7f9133dcd60f2">   73</a></span><span class="preprocessor">#define MPIDR_AFF2_SHIFT        (16)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#adcd8397ffe05b55aec4ae2505879eed5">   74</a></span><span class="preprocessor">#define MPIDR_AFF3_SHIFT        (32)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a35278aa57b0b98cd0cb541cfea58b177">   76</a></span><span class="preprocessor">#define MPIDR_AFFLVL(mpidr, aff_level) \</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">                (((mpidr) &gt;&gt; MPIDR_AFF##aff_level##_SHIFT) &amp; MPIDR_AFFLVL_MASK)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a958d9c5f047f5dc318ecf4b171a68949">   79</a></span><span class="preprocessor">#define GET_MPIDR()             read_sysreg(mpidr_el1)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a850e9ad6314a72da4ef5ff09d5e1e024">   80</a></span><span class="preprocessor">#define MPIDR_TO_CORE(mpidr)    MPIDR_AFFLVL(mpidr, 0)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a1548aa3df4774550047fe6433411f6ff">   81</a></span><span class="preprocessor">#define IS_PRIMARY_CORE()       (!MPIDR_TO_CORE(GET_MPIDR()))</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a22ce702a54ad18a7b76edb2fb665f8fd">   83</a></span><span class="preprocessor">#define MODE_EL_SHIFT           (0x2)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#af57f4ebf8044288140b76f1063de6d6d">   84</a></span><span class="preprocessor">#define MODE_EL_MASK            (0x3)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ad51a9827564f8457d36f167593de7b83">   86</a></span><span class="preprocessor">#define MODE_EL3                (0x3)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a8c3515664794ffdcd08191f5c48c3ed0">   87</a></span><span class="preprocessor">#define MODE_EL2                (0x2)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ad3372878ec0c895ae1c791b0ef2d24c0">   88</a></span><span class="preprocessor">#define MODE_EL1                (0x1)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#affee69f2502d7e1b743d1fc79dd78c1d">   89</a></span><span class="preprocessor">#define MODE_EL0                (0x0)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a16a04b233cad3fb65cb16dbeff32f8f2">   91</a></span><span class="preprocessor">#define GET_EL(_mode)           (((_mode) &gt;&gt; MODE_EL_SHIFT) &amp; MODE_EL_MASK)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a6b4d7e44bdb5912494cb830ba3e09641">   93</a></span><span class="preprocessor">#define ESR_EC_SHIFT            (26)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a423881002388f48bd9c18ee87d4186ef">   94</a></span><span class="preprocessor">#define ESR_EC_MASK             BIT_MASK(6)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a18f0cf88a43e06fd81ed66905c039add">   95</a></span><span class="preprocessor">#define ESR_ISS_SHIFT           (0)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a011b740985880817c10c3bee7bdb3af8">   96</a></span><span class="preprocessor">#define ESR_ISS_MASK            BIT_MASK(25)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a8b063b9a94bd5e3a0a52d60be5875637">   97</a></span><span class="preprocessor">#define ESR_IL_SHIFT            (25)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a705fbfa04a5eb82c44d0a6dc3db9c43c">   98</a></span><span class="preprocessor">#define ESR_IL_MASK             BIT_MASK(1)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a25719cf4bed7192f43a897085dae1dc1">  100</a></span><span class="preprocessor">#define GET_ESR_EC(esr)         (((esr) &gt;&gt; ESR_EC_SHIFT) &amp; ESR_EC_MASK)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a93440f95cef11bffbbcec8a8bea3eb21">  101</a></span><span class="preprocessor">#define GET_ESR_IL(esr)         (((esr) &gt;&gt; ESR_IL_SHIFT) &amp; ESR_IL_MASK)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a2dc6b6b21a499764da19b26839bbc2b5">  102</a></span><span class="preprocessor">#define GET_ESR_ISS(esr)        (((esr) &gt;&gt; ESR_ISS_SHIFT) &amp; ESR_ISS_MASK)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a0001886233fa8459922ad8338eba1dc8">  104</a></span><span class="preprocessor">#define CNTV_CTL_ENABLE_BIT     BIT(0)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a382fbb7831e299acfd89e9f03c08aebb">  105</a></span><span class="preprocessor">#define CNTV_CTL_IMASK_BIT      BIT(1)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#aacb0fe06a7e7a04c95ce845448c6d436">  107</a></span><span class="preprocessor">#define ID_AA64PFR0_EL0_SHIFT   (0)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a9add6e194aac9e74e71c2dc2dd025eb7">  108</a></span><span class="preprocessor">#define ID_AA64PFR0_EL1_SHIFT   (4)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a22dea24f7bdc4ae44c39f5aa4bcc5615">  109</a></span><span class="preprocessor">#define ID_AA64PFR0_EL2_SHIFT   (8)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a77322f61c0e4e872809b46b769e2ec51">  110</a></span><span class="preprocessor">#define ID_AA64PFR0_EL3_SHIFT   (12)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ad296dae475a3598559cb5f53d74a62b0">  111</a></span><span class="preprocessor">#define ID_AA64PFR0_ELX_MASK    (0xf)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a7ebf5636fdc14822cb8bbe10c7f2e1b4">  112</a></span><span class="preprocessor">#define ID_AA64PFR0_SEL2_SHIFT  (36)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a233d4971a3bcb773cfe17e4dbe0ee750">  113</a></span><span class="preprocessor">#define ID_AA64PFR0_SEL2_MASK   (0xf)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">/*</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * TODO: ACTLR is of class implementation defined. All core implementations</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> * in armv8a have the same implementation so far w.r.t few controls.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * When there will be differences we have to create core specific headers.</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ac50b16ec53bcc4bdf8e7aef09cb335bf">  120</a></span><span class="preprocessor">#define ACTLR_EL3_CPUACTLR_BIT  BIT(0)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a685f4f4eaee539caa215a539c7f14c74">  121</a></span><span class="preprocessor">#define ACTLR_EL3_CPUECTLR_BIT  BIT(1)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a7be92abd63f3a3915495f497460bc89b">  122</a></span><span class="preprocessor">#define ACTLR_EL3_L2CTLR_BIT    BIT(4)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a73da30b946e047bf4b736deb26270571">  123</a></span><span class="preprocessor">#define ACTLR_EL3_L2ECTLR_BIT   BIT(5)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ae1d807d116307b1321d75ed0917f912d">  124</a></span><span class="preprocessor">#define ACTLR_EL3_L2ACTLR_BIT   BIT(6)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#aff636f95d6e6c2eb2e2c447606c7504f">  126</a></span><span class="preprocessor">#define CPTR_EZ_BIT             BIT(8)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ab772d9f0f8054ae06af80cc85b956dc7">  127</a></span><span class="preprocessor">#define CPTR_TFP_BIT            BIT(10)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a5935d340bf480b94c8268209d8528530">  128</a></span><span class="preprocessor">#define CPTR_TTA_BIT            BIT(20)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#af3ee0801abd2c3c7aff03daad16222ea">  129</a></span><span class="preprocessor">#define CPTR_TCPAC_BIT          BIT(31)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a671504449ea674af44e47995678f0a5b">  131</a></span><span class="preprocessor">#define CPTR_EL2_RES1           BIT(13) | BIT(12) | BIT(9) | (0xff)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a223d70f2acad7d361ee6fb7b44bdb2e5">  133</a></span><span class="preprocessor">#define HCR_FMO_BIT             BIT(3)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a1792be817d3129a78d60d8bf0d1e5689">  134</a></span><span class="preprocessor">#define HCR_IMO_BIT             BIT(4)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ad67b4ccd0f2888823525fcc71ea76419">  135</a></span><span class="preprocessor">#define HCR_AMO_BIT             BIT(5)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a2ecb1fa994da111656e57828a2fb5015">  136</a></span><span class="preprocessor">#define HCR_RW_BIT              BIT(31)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/* System register interface to GICv3 */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#aeb7f0f2d77b8c2015a23e12982e35a01">  139</a></span><span class="preprocessor">#define ICC_IGRPEN1_EL1         S3_0_C12_C12_7</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ae36e32afe169a9173e3294a807af3234">  140</a></span><span class="preprocessor">#define ICC_SGI1R               S3_0_C12_C11_5</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a178411409386d40d5927250161b2c3d3">  141</a></span><span class="preprocessor">#define ICC_SRE_EL1             S3_0_C12_C12_5</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a57664b4d9a0768fd26e0f9e79271d775">  142</a></span><span class="preprocessor">#define ICC_SRE_EL2             S3_4_C12_C9_5</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a2aae8716b04b563cfabdeb549ec76b11">  143</a></span><span class="preprocessor">#define ICC_SRE_EL3             S3_6_C12_C12_5</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a24b75fc3f9337d1a0fa0570b5e9a5681">  144</a></span><span class="preprocessor">#define ICC_CTLR_EL1            S3_0_C12_C12_4</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ae4ef3359d57cb8862bd140ed52a169a2">  145</a></span><span class="preprocessor">#define ICC_CTLR_EL3            S3_6_C12_C12_4</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a569e3c45407957f8e9b6786441dd1954">  146</a></span><span class="preprocessor">#define ICC_PMR_EL1             S3_0_C4_C6_0</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ac6b780289029a1bfa5f1597272e92087">  147</a></span><span class="preprocessor">#define ICC_RPR_EL1             S3_0_C12_C11_3</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a75ffb5b6ea7d3a96e5d9efae9969773d">  148</a></span><span class="preprocessor">#define ICC_IGRPEN1_EL3         S3_6_C12_C12_7</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ae1e035983563d473d79be122004f6d4a">  149</a></span><span class="preprocessor">#define ICC_IGRPEN0_EL1         S3_0_C12_C12_6</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a1537602c3ecea4f1ce6488a94403ca17">  150</a></span><span class="preprocessor">#define ICC_HPPIR0_EL1          S3_0_C12_C8_2</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a5c52945c05fec71d2879ac109a6367db">  151</a></span><span class="preprocessor">#define ICC_HPPIR1_EL1          S3_0_C12_C12_2</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ab617bac1549d87e76f6aa4f7bccb484a">  152</a></span><span class="preprocessor">#define ICC_IAR0_EL1            S3_0_C12_C8_0</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a35f0be43473c740c83e32af88e2d0625">  153</a></span><span class="preprocessor">#define ICC_IAR1_EL1            S3_0_C12_C12_0</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#af3c07fa13d6f7c298954276bd7e162ba">  154</a></span><span class="preprocessor">#define ICC_EOIR0_EL1           S3_0_C12_C8_1</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a5dbe3c5dfb9ff381fac5c1a004116592">  155</a></span><span class="preprocessor">#define ICC_EOIR1_EL1           S3_0_C12_C12_1</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a6a15fbfb9c3de076e12f6dedc1c8736b">  156</a></span><span class="preprocessor">#define ICC_SGI0R_EL1           S3_0_C12_C11_7</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">/* register constants */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a581240d06f8f27d299a303941934d0a9">  159</a></span><span class="preprocessor">#define ICC_SRE_ELx_SRE_BIT     BIT(0)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a54ea5ad3d9d0c66c5787b4c10feaeffb">  160</a></span><span class="preprocessor">#define ICC_SRE_ELx_DFB_BIT     BIT(1)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a6464acd03121adf32b11764b8e16a59f">  161</a></span><span class="preprocessor">#define ICC_SRE_ELx_DIB_BIT     BIT(2)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a89642941ffefc853013b0f92cc80f131">  162</a></span><span class="preprocessor">#define ICC_SRE_EL3_EN_BIT      BIT(3)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/* ICC SGI macros */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#aef12617a687736364283ba5fc45eb29a">  165</a></span><span class="preprocessor">#define SGIR_TGT_MASK           (0xffff)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a54fd53204f64c9081d7c0c9fc3209c37">  166</a></span><span class="preprocessor">#define SGIR_AFF1_SHIFT         (16)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#afcb9746b2d5edfd88af4af2759c931d7">  167</a></span><span class="preprocessor">#define SGIR_AFF2_SHIFT         (32)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ac4364d68d92dd7b7e1bb7ffac6e81eef">  168</a></span><span class="preprocessor">#define SGIR_AFF3_SHIFT         (48)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#aaebf9f7f5e67965fac91a7eb0336f3e4">  169</a></span><span class="preprocessor">#define SGIR_AFF_MASK           (0xf)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a9bd0096ceb2f20d31173b61127dc5bd3">  170</a></span><span class="preprocessor">#define SGIR_INTID_SHIFT        (24)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a6e5a1e0b98322addaa87188e4d9a03f1">  171</a></span><span class="preprocessor">#define SGIR_INTID_MASK         (0xf)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a0a9ae05724f25a9f9e55e664823eeb6b">  172</a></span><span class="preprocessor">#define SGIR_IRM_SHIFT          (40)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a31c2a71ebf8c2e296f0c8417012ca7f4">  173</a></span><span class="preprocessor">#define SGIR_IRM_MASK           (0x1)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a410f4b9c7089a847d01bc6592335871f">  174</a></span><span class="preprocessor">#define SGIR_IRM_TO_AFF         (0)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a2df77921af208fb2202cb6d03a9ea004">  176</a></span><span class="preprocessor">#define GICV3_SGIR_VALUE(_aff3, _aff2, _aff1, _intid, _irm, _tgt)       \</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">        ((((uint64_t) (_aff3) &amp; SGIR_AFF_MASK) &lt;&lt; SGIR_AFF3_SHIFT) |    \</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">         (((uint64_t) (_irm) &amp; SGIR_IRM_MASK) &lt;&lt; SGIR_IRM_SHIFT) |      \</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">         (((uint64_t) (_aff2) &amp; SGIR_AFF_MASK) &lt;&lt; SGIR_AFF2_SHIFT) |    \</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">         (((_intid) &amp; SGIR_INTID_MASK) &lt;&lt; SGIR_INTID_SHIFT) |           \</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">         (((_aff1) &amp; SGIR_AFF_MASK) &lt;&lt; SGIR_AFF1_SHIFT) |               \</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">         ((_tgt) &amp; SGIR_TGT_MASK))</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/* Implementation defined register definations */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#if defined(CONFIG_CPU_CORTEX_A72)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define CORTEX_A72_L2CTLR_EL1                           S3_1_C11_C0_2</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define CORTEX_A72_L2CTLR_DATA_RAM_LATENCY_SHIFT        (0)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define CORTEX_A72_L2CTLR_DATA_RAM_SETUP_SHIFT          (5)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define CORTEX_A72_L2CTLR_TAG_RAM_LATENCY_SHIFT         (6)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define CORTEX_A72_L2CTLR_TAG_RAM_SETUP_SHIFT           (9)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define CORTEX_A72_L2_DATA_RAM_LATENCY_3_CYCLES         (2)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define CORTEX_A72_L2_DATA_RAM_LATENCY_MASK             (0x7)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define CORTEX_A72_L2_DATA_RAM_SETUP_1_CYCLE            (1)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define CORTEX_A72_L2_TAG_RAM_LATENCY_2_CYCLES          (1)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#define CORTEX_A72_L2_TAG_RAM_LATENCY_3_CYCLES          (2)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define CORTEX_A72_L2_TAG_RAM_LATENCY_MASK              (0x7)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define CORTEX_A72_L2_TAG_RAM_SETUP_1_CYCLE             (1)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define CORTEX_A72_L2ACTLR_EL1                          S3_1_C15_C0_0</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define CORTEX_A72_L2ACTLR_DISABLE_ACE_SH_OR_CHI_BIT    BIT(6)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_CPU_CORTEX_A72 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a29cd99f347d3f9cfccf2ea01d64b2117">  206</a></span><span class="preprocessor">#define L1_CACHE_SHIFT          (6)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#a9400cc2ba37e33279bdbc510a6311fb4">  207</a></span><span class="preprocessor">#define L1_CACHE_BYTES          BIT(L1_CACHE_SHIFT)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="include_2arch_2arm64_2cpu_8h.html#ab5541d63dd4db4182ab1da587f29189a">  208</a></span><span class="preprocessor">#define ARM64_CPU_INIT_SIZE     L1_CACHE_BYTES</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#endif </span><span class="comment">/* ZEPHYR_INCLUDE_ARCH_ARM64_CPU_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="autil_8h_html"><div class="ttname"><a href="util_8h.html">util.h</a></div><div class="ttdoc">Misc utilities.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_7c40e03ac1dfef8b430578d46da2b8fd.html">arch</a></li><li class="navelem"><a class="el" href="dir_898dd7f84f315be1194b604515599c1b.html">arm64</a></li><li class="navelem"><a class="el" href="include_2arch_2arm64_2cpu_8h.html">cpu.h</a></li>
    <li class="footer">Generated on Mon Feb 21 2022 04:59:39 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
