// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 20.3 (Release Build #72)
// 
// Legal Notice: Copyright 2020 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21006y17cles2_eulve223_210
// SystemVerilog created on Thu Oct 22 21:45:51 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21006y17cles2_eulve223_210 (
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [31:0] in_arg7,
    input wire [63:0] in_intel_reserved_ffwd_0_0,
    input wire [0:0] in_intel_reserved_ffwd_4_0,
    output wire [0:0] out_c0_exi98_0_tpl,
    output wire [0:0] out_c0_exi98_1_tpl,
    output wire [63:0] out_c0_exi98_2_tpl,
    output wire [0:0] out_c0_exi98_3_tpl,
    output wire [0:0] out_c0_exi98_4_tpl,
    output wire [31:0] out_c0_exi98_5_tpl,
    output wire [0:0] out_c0_exi98_6_tpl,
    output wire [0:0] out_c0_exi98_7_tpl,
    output wire [0:0] out_c0_exi98_8_tpl,
    output wire [0:0] out_c0_exi98_9_tpl,
    output wire [0:0] out_c0_exi98_10_tpl,
    output wire [0:0] out_c0_exi98_11_tpl,
    output wire [0:0] out_c0_exi98_12_tpl,
    output wire [0:0] out_c0_exi98_13_tpl,
    output wire [0:0] out_c0_exi98_14_tpl,
    output wire [0:0] out_c0_exi98_15_tpl,
    output wire [0:0] out_c0_exi98_16_tpl,
    output wire [0:0] out_c0_exi98_17_tpl,
    output wire [0:0] out_c0_exi98_18_tpl,
    output wire [0:0] out_c0_exi98_19_tpl,
    output wire [0:0] out_c0_exi98_20_tpl,
    output wire [0:0] out_c0_exi98_21_tpl,
    output wire [0:0] out_c0_exi98_22_tpl,
    output wire [31:0] out_c0_exi98_23_tpl,
    output wire [0:0] out_c0_exi98_24_tpl,
    output wire [0:0] out_c0_exi98_25_tpl,
    output wire [31:0] out_c0_exi98_26_tpl,
    output wire [0:0] out_c0_exi98_27_tpl,
    output wire [31:0] out_c0_exi98_28_tpl,
    output wire [0:0] out_c0_exi98_29_tpl,
    output wire [0:0] out_c0_exi98_30_tpl,
    output wire [0:0] out_c0_exi98_31_tpl,
    output wire [31:0] out_c0_exi98_32_tpl,
    output wire [31:0] out_c0_exi98_33_tpl,
    output wire [31:0] out_c0_exi98_34_tpl,
    output wire [31:0] out_c0_exi98_35_tpl,
    output wire [31:0] out_c0_exi98_36_tpl,
    output wire [31:0] out_c0_exi98_37_tpl,
    output wire [31:0] out_c0_exi98_38_tpl,
    output wire [31:0] out_c0_exi98_39_tpl,
    output wire [31:0] out_c0_exi98_40_tpl,
    output wire [31:0] out_c0_exi98_41_tpl,
    output wire [31:0] out_c0_exi98_42_tpl,
    output wire [31:0] out_c0_exi98_43_tpl,
    output wire [31:0] out_c0_exi98_44_tpl,
    output wire [31:0] out_c0_exi98_45_tpl,
    output wire [31:0] out_c0_exi98_46_tpl,
    output wire [31:0] out_c0_exi98_47_tpl,
    output wire [0:0] out_c0_exi98_48_tpl,
    output wire [0:0] out_c0_exi98_49_tpl,
    output wire [31:0] out_c0_exi98_50_tpl,
    output wire [0:0] out_c0_exi98_51_tpl,
    output wire [31:0] out_c0_exi98_52_tpl,
    output wire [31:0] out_c0_exi98_53_tpl,
    output wire [31:0] out_c0_exi98_54_tpl,
    output wire [31:0] out_c0_exi98_55_tpl,
    output wire [31:0] out_c0_exi98_56_tpl,
    output wire [31:0] out_c0_exi98_57_tpl,
    output wire [31:0] out_c0_exi98_58_tpl,
    output wire [31:0] out_c0_exi98_59_tpl,
    output wire [31:0] out_c0_exi98_60_tpl,
    output wire [31:0] out_c0_exi98_61_tpl,
    output wire [31:0] out_c0_exi98_62_tpl,
    output wire [31:0] out_c0_exi98_63_tpl,
    output wire [31:0] out_c0_exi98_64_tpl,
    output wire [31:0] out_c0_exi98_65_tpl,
    output wire [31:0] out_c0_exi98_66_tpl,
    output wire [31:0] out_c0_exi98_67_tpl,
    output wire [31:0] out_c0_exi98_68_tpl,
    output wire [31:0] out_c0_exi98_69_tpl,
    output wire [31:0] out_c0_exi98_70_tpl,
    output wire [0:0] out_c0_exi98_71_tpl,
    output wire [31:0] out_c0_exi98_72_tpl,
    output wire [0:0] out_c0_exi98_73_tpl,
    output wire [0:0] out_c0_exi98_74_tpl,
    output wire [31:0] out_c0_exi98_75_tpl,
    output wire [31:0] out_c0_exi98_76_tpl,
    output wire [0:0] out_c0_exi98_77_tpl,
    output wire [0:0] out_c0_exi98_78_tpl,
    output wire [31:0] out_c0_exi98_79_tpl,
    output wire [31:0] out_c0_exi98_80_tpl,
    output wire [31:0] out_c0_exi98_81_tpl,
    output wire [31:0] out_c0_exi98_82_tpl,
    output wire [31:0] out_c0_exi98_83_tpl,
    output wire [31:0] out_c0_exi98_84_tpl,
    output wire [31:0] out_c0_exi98_85_tpl,
    output wire [31:0] out_c0_exi98_86_tpl,
    output wire [31:0] out_c0_exi98_87_tpl,
    output wire [31:0] out_c0_exi98_88_tpl,
    output wire [31:0] out_c0_exi98_89_tpl,
    output wire [31:0] out_c0_exi98_90_tpl,
    output wire [31:0] out_c0_exi98_91_tpl,
    output wire [31:0] out_c0_exi98_92_tpl,
    output wire [31:0] out_c0_exi98_93_tpl,
    output wire [31:0] out_c0_exi98_94_tpl,
    output wire [31:0] out_c0_exi98_95_tpl,
    output wire [31:0] out_c0_exi98_96_tpl,
    output wire [31:0] out_c0_exi98_97_tpl,
    output wire [31:0] out_c0_exi98_98_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_2110,
    input wire [0:0] in_c0_eni82_0_tpl,
    input wire [0:0] in_c0_eni82_1_tpl,
    input wire [31:0] in_c0_eni82_2_tpl,
    input wire [0:0] in_c0_eni82_3_tpl,
    input wire [0:0] in_c0_eni82_4_tpl,
    input wire [0:0] in_c0_eni82_5_tpl,
    input wire [31:0] in_c0_eni82_6_tpl,
    input wire [31:0] in_c0_eni82_7_tpl,
    input wire [0:0] in_c0_eni82_8_tpl,
    input wire [31:0] in_c0_eni82_9_tpl,
    input wire [0:0] in_c0_eni82_10_tpl,
    input wire [31:0] in_c0_eni82_11_tpl,
    input wire [0:0] in_c0_eni82_12_tpl,
    input wire [31:0] in_c0_eni82_13_tpl,
    input wire [31:0] in_c0_eni82_14_tpl,
    input wire [0:0] in_c0_eni82_15_tpl,
    input wire [0:0] in_c0_eni82_16_tpl,
    input wire [31:0] in_c0_eni82_17_tpl,
    input wire [31:0] in_c0_eni82_18_tpl,
    input wire [31:0] in_c0_eni82_19_tpl,
    input wire [31:0] in_c0_eni82_20_tpl,
    input wire [31:0] in_c0_eni82_21_tpl,
    input wire [31:0] in_c0_eni82_22_tpl,
    input wire [31:0] in_c0_eni82_23_tpl,
    input wire [31:0] in_c0_eni82_24_tpl,
    input wire [31:0] in_c0_eni82_25_tpl,
    input wire [31:0] in_c0_eni82_26_tpl,
    input wire [31:0] in_c0_eni82_27_tpl,
    input wire [31:0] in_c0_eni82_28_tpl,
    input wire [31:0] in_c0_eni82_29_tpl,
    input wire [31:0] in_c0_eni82_30_tpl,
    input wire [31:0] in_c0_eni82_31_tpl,
    input wire [31:0] in_c0_eni82_32_tpl,
    input wire [0:0] in_c0_eni82_33_tpl,
    input wire [0:0] in_c0_eni82_34_tpl,
    input wire [31:0] in_c0_eni82_35_tpl,
    input wire [31:0] in_c0_eni82_36_tpl,
    input wire [31:0] in_c0_eni82_37_tpl,
    input wire [31:0] in_c0_eni82_38_tpl,
    input wire [31:0] in_c0_eni82_39_tpl,
    input wire [31:0] in_c0_eni82_40_tpl,
    input wire [31:0] in_c0_eni82_41_tpl,
    input wire [31:0] in_c0_eni82_42_tpl,
    input wire [31:0] in_c0_eni82_43_tpl,
    input wire [31:0] in_c0_eni82_44_tpl,
    input wire [31:0] in_c0_eni82_45_tpl,
    input wire [31:0] in_c0_eni82_46_tpl,
    input wire [31:0] in_c0_eni82_47_tpl,
    input wire [31:0] in_c0_eni82_48_tpl,
    input wire [31:0] in_c0_eni82_49_tpl,
    input wire [31:0] in_c0_eni82_50_tpl,
    input wire [31:0] in_c0_eni82_51_tpl,
    input wire [31:0] in_c0_eni82_52_tpl,
    input wire [31:0] in_c0_eni82_53_tpl,
    input wire [31:0] in_c0_eni82_54_tpl,
    input wire [0:0] in_c0_eni82_55_tpl,
    input wire [31:0] in_c0_eni82_56_tpl,
    input wire [0:0] in_c0_eni82_57_tpl,
    input wire [0:0] in_c0_eni82_58_tpl,
    input wire [31:0] in_c0_eni82_59_tpl,
    input wire [31:0] in_c0_eni82_60_tpl,
    input wire [0:0] in_c0_eni82_61_tpl,
    input wire [0:0] in_c0_eni82_62_tpl,
    input wire [31:0] in_c0_eni82_63_tpl,
    input wire [31:0] in_c0_eni82_64_tpl,
    input wire [31:0] in_c0_eni82_65_tpl,
    input wire [31:0] in_c0_eni82_66_tpl,
    input wire [31:0] in_c0_eni82_67_tpl,
    input wire [31:0] in_c0_eni82_68_tpl,
    input wire [31:0] in_c0_eni82_69_tpl,
    input wire [31:0] in_c0_eni82_70_tpl,
    input wire [31:0] in_c0_eni82_71_tpl,
    input wire [31:0] in_c0_eni82_72_tpl,
    input wire [31:0] in_c0_eni82_73_tpl,
    input wire [31:0] in_c0_eni82_74_tpl,
    input wire [31:0] in_c0_eni82_75_tpl,
    input wire [31:0] in_c0_eni82_76_tpl,
    input wire [31:0] in_c0_eni82_77_tpl,
    input wire [31:0] in_c0_eni82_78_tpl,
    input wire [31:0] in_c0_eni82_79_tpl,
    input wire [31:0] in_c0_eni82_80_tpl,
    input wire [31:0] in_c0_eni82_81_tpl,
    input wire [31:0] in_c0_eni82_82_tpl,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_float_0_000000e_00239_q;
    wire [10:0] c_i11_1023220_q;
    wire [31:0] c_i32_0224_q;
    wire [31:0] c_i32_1223_q;
    wire [10:0] i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_218_vt_join_q;
    wire [9:0] i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_218_vt_select_10_b;
    wire [0:0] i_first_cleanup_xor31_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_217_q;
    wire [0:0] i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_qi;
    reg [0:0] i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor818_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2174_out_dest_data_out_4_0;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024f32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2121_out_dest_data_out_0_0;
    wire [0:0] i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_initeration_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_pipeline_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2183_out_o_exit_outer_loop;
    wire [31:0] i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_feedback_stall_out_139;
    wire [31:0] i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_feedback_stall_out_140;
    wire [31:0] i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_feedback_stall_out_145;
    wire [31:0] i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_feedback_stall_out_167;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_feedback_stall_out_146;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_feedback_stall_out_147;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_feedback_stall_out_148;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_feedback_stall_out_149;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_feedback_stall_out_150;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_feedback_stall_out_151;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_feedback_stall_out_152;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_feedback_stall_out_153;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_feedback_stall_out_154;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_feedback_stall_out_155;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_feedback_stall_out_156;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_feedback_stall_out_157;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_feedback_stall_out_158;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_feedback_stall_out_159;
    wire [31:0] i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_feedback_stall_out_144;
    wire [10:0] i_llvm_fpga_pop_i11_cleanups28_pop133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_215_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i11_cleanups28_pop133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_215_out_feedback_stall_out_133;
    wire [10:0] i_llvm_fpga_pop_i11_initerations23_pop132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2112_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i11_initerations23_pop132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2112_out_feedback_stall_out_132;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_feedback_stall_out_138;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_feedback_stall_out_137;
    wire [0:0] i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_feedback_stall_out_160;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp37124_pop165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2181_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp37124_pop165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2181_out_feedback_stall_out_165;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_feedback_stall_out_142;
    wire [0:0] i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_feedback_stall_out_135;
    wire [0:0] i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_feedback_stall_out_141;
    wire [0:0] i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_feedback_stall_out_162;
    wire [0:0] i_llvm_fpga_pop_i1_pop163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2123_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2123_out_feedback_stall_out_163;
    wire [0:0] i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_feedback_stall_out_164;
    wire [31:0] i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_feedback_stall_out_136;
    wire [31:0] i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_feedback_stall_out_127;
    wire [31:0] i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_feedback_stall_out_129;
    wire [31:0] i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_feedback_stall_out_134;
    wire [31:0] i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_feedback_stall_out_143;
    wire [31:0] i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_feedback_stall_out_166;
    wire [31:0] i_llvm_fpga_push_f32_lm77_push139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2193_out_feedback_out_139;
    wire [0:0] i_llvm_fpga_push_f32_lm77_push139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2193_out_feedback_valid_out_139;
    wire [31:0] i_llvm_fpga_push_f32_push140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2195_out_feedback_out_140;
    wire [0:0] i_llvm_fpga_push_f32_push140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2195_out_feedback_valid_out_140;
    wire [31:0] i_llvm_fpga_push_f32_push145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21103_out_feedback_out_145;
    wire [0:0] i_llvm_fpga_push_f32_push145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21103_out_feedback_valid_out_145;
    wire [31:0] i_llvm_fpga_push_f32_select169126_push167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2176_out_feedback_out_167;
    wire [0:0] i_llvm_fpga_push_f32_select169126_push167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2176_out_feedback_valid_out_167;
    wire [31:0] i_llvm_fpga_push_f32_spec_select43088_push146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21105_out_feedback_out_146;
    wire [0:0] i_llvm_fpga_push_f32_spec_select43088_push146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21105_out_feedback_valid_out_146;
    wire [31:0] i_llvm_fpga_push_f32_spec_select43190_push147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21107_out_feedback_out_147;
    wire [0:0] i_llvm_fpga_push_f32_spec_select43190_push147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21107_out_feedback_valid_out_147;
    wire [31:0] i_llvm_fpga_push_f32_spec_select43292_push148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21109_out_feedback_out_148;
    wire [0:0] i_llvm_fpga_push_f32_spec_select43292_push148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21109_out_feedback_valid_out_148;
    wire [31:0] i_llvm_fpga_push_f32_spec_select43394_push149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21111_out_feedback_out_149;
    wire [0:0] i_llvm_fpga_push_f32_spec_select43394_push149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21111_out_feedback_valid_out_149;
    wire [31:0] i_llvm_fpga_push_f32_spec_select43496_push150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21113_out_feedback_out_150;
    wire [0:0] i_llvm_fpga_push_f32_spec_select43496_push150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21113_out_feedback_valid_out_150;
    wire [31:0] i_llvm_fpga_push_f32_spec_select43598_push151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21115_out_feedback_out_151;
    wire [0:0] i_llvm_fpga_push_f32_spec_select43598_push151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21115_out_feedback_valid_out_151;
    wire [31:0] i_llvm_fpga_push_f32_spec_select436100_push152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21117_out_feedback_out_152;
    wire [0:0] i_llvm_fpga_push_f32_spec_select436100_push152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21117_out_feedback_valid_out_152;
    wire [31:0] i_llvm_fpga_push_f32_spec_select437102_push153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21119_out_feedback_out_153;
    wire [0:0] i_llvm_fpga_push_f32_spec_select437102_push153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21119_out_feedback_valid_out_153;
    wire [31:0] i_llvm_fpga_push_f32_spec_select438104_push154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21121_out_feedback_out_154;
    wire [0:0] i_llvm_fpga_push_f32_spec_select438104_push154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21121_out_feedback_valid_out_154;
    wire [31:0] i_llvm_fpga_push_f32_spec_select439106_push155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21123_out_feedback_out_155;
    wire [0:0] i_llvm_fpga_push_f32_spec_select439106_push155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21123_out_feedback_valid_out_155;
    wire [31:0] i_llvm_fpga_push_f32_spec_select440108_push156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21125_out_feedback_out_156;
    wire [0:0] i_llvm_fpga_push_f32_spec_select440108_push156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21125_out_feedback_valid_out_156;
    wire [31:0] i_llvm_fpga_push_f32_spec_select441110_push157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21127_out_feedback_out_157;
    wire [0:0] i_llvm_fpga_push_f32_spec_select441110_push157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21127_out_feedback_valid_out_157;
    wire [31:0] i_llvm_fpga_push_f32_spec_select442112_push158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21129_out_feedback_out_158;
    wire [0:0] i_llvm_fpga_push_f32_spec_select442112_push158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21129_out_feedback_valid_out_158;
    wire [31:0] i_llvm_fpga_push_f32_spec_select443114_push159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21131_out_feedback_out_159;
    wire [0:0] i_llvm_fpga_push_f32_spec_select443114_push159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21131_out_feedback_valid_out_159;
    wire [31:0] i_llvm_fpga_push_f32_spec_select85_push144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21101_out_feedback_out_144;
    wire [0:0] i_llvm_fpga_push_f32_spec_select85_push144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21101_out_feedback_valid_out_144;
    wire [15:0] i_llvm_fpga_push_i11_cleanups28_push133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2173_out_feedback_out_133;
    wire [0:0] i_llvm_fpga_push_i11_cleanups28_push133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2173_out_feedback_valid_out_133;
    wire [15:0] i_llvm_fpga_push_i11_initerations23_push132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2114_out_feedback_out_132;
    wire [0:0] i_llvm_fpga_push_i11_initerations23_push132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2114_out_feedback_valid_out_132;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration27_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2116_out_feedback_out_3;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration27_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2116_out_feedback_valid_out_3;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi465_or74_push138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2127_out_feedback_out_138;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi465_or74_push138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2127_out_feedback_valid_out_138;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi465_pop1570_push137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2191_out_feedback_out_137;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi465_pop1570_push137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2191_out_feedback_valid_out_137;
    wire [0:0] i_llvm_fpga_push_i1_not_do_directly_preheader_loopexit123_push160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21133_out_feedback_out_160;
    wire [0:0] i_llvm_fpga_push_i1_not_do_directly_preheader_loopexit123_push160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21133_out_feedback_valid_out_160;
    wire [0:0] i_llvm_fpga_push_i1_notcmp37124_push165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2182_out_feedback_out_165;
    wire [0:0] i_llvm_fpga_push_i1_notcmp37124_push165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2182_out_feedback_valid_out_165;
    wire [0:0] i_llvm_fpga_push_i1_notcmp5780_push142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2199_out_feedback_out_142;
    wire [0:0] i_llvm_fpga_push_i1_notcmp5780_push142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2199_out_feedback_valid_out_142;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond35_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2170_out_feedback_out_4;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond35_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2170_out_feedback_valid_out_4;
    wire [0:0] i_llvm_fpga_push_i1_push135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2187_out_feedback_out_135;
    wire [0:0] i_llvm_fpga_push_i1_push135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2187_out_feedback_valid_out_135;
    wire [0:0] i_llvm_fpga_push_i1_push141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2197_out_feedback_out_141;
    wire [0:0] i_llvm_fpga_push_i1_push141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2197_out_feedback_valid_out_141;
    wire [0:0] i_llvm_fpga_push_i1_push162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2167_out_feedback_out_162;
    wire [0:0] i_llvm_fpga_push_i1_push162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2167_out_feedback_valid_out_162;
    wire [0:0] i_llvm_fpga_push_i1_push163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2124_out_feedback_out_163;
    wire [0:0] i_llvm_fpga_push_i1_push163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2124_out_feedback_valid_out_163;
    wire [0:0] i_llvm_fpga_push_i1_push164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21135_out_feedback_out_164;
    wire [0:0] i_llvm_fpga_push_i1_push164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21135_out_feedback_valid_out_164;
    wire [31:0] i_llvm_fpga_push_i32_acl_0126_i247_pop1366_push136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2189_out_feedback_out_136;
    wire [0:0] i_llvm_fpga_push_i32_acl_0126_i247_pop1366_push136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2189_out_feedback_valid_out_136;
    wire [31:0] i_llvm_fpga_push_i32_acl_0127_i220_push127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2162_out_feedback_out_127;
    wire [0:0] i_llvm_fpga_push_i32_acl_0127_i220_push127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2162_out_feedback_valid_out_127;
    wire [31:0] i_llvm_fpga_push_i32_acl_2_i218_push129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2119_out_feedback_out_129;
    wire [0:0] i_llvm_fpga_push_i32_acl_2_i218_push129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2119_out_feedback_valid_out_129;
    wire [31:0] i_llvm_fpga_push_i32_lim_ext63_push134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2185_out_feedback_out_134;
    wire [0:0] i_llvm_fpga_push_i32_lim_ext63_push134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2185_out_feedback_valid_out_134;
    wire [31:0] i_llvm_fpga_push_i32_reorder_limiter_enter83_push143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2180_out_feedback_out_143;
    wire [0:0] i_llvm_fpga_push_i32_reorder_limiter_enter83_push143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2180_out_feedback_valid_out_143;
    wire [31:0] i_llvm_fpga_push_i32_select175125_push166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21137_out_feedback_out_166;
    wire [0:0] i_llvm_fpga_push_i32_select175125_push166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21137_out_feedback_valid_out_166;
    wire [31:0] i_llvm_fpga_sync_buffer_f32_arg7_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2164_out_buffer_out;
    wire [0:0] i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q;
    wire [0:0] i_next_cleanups33_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2172_s;
    reg [10:0] i_next_cleanups33_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2172_q;
    wire [10:0] i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2113_vt_join_q;
    wire [9:0] i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2113_vt_select_9_b;
    wire [0:0] i_notcmp21_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2169_q;
    wire [0:0] i_or32_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2171_q;
    wire [0:0] i_select60_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2177_s;
    reg [31:0] i_select60_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2177_q;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_a;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_b;
    logic [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_o;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2129_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2131_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2133_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2135_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2137_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2139_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2141_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2143_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2145_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2147_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2149_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2151_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2153_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2155_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2157_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2159_q;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_a;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_b;
    logic [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_o;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_q;
    wire [31:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2163_out_primWireOut;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2168_q;
    wire [31:0] bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b;
    wire [31:0] bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b;
    wire [31:0] c_i32_10230_recast_x_q;
    wire [31:0] c_i32_11229_recast_x_q;
    wire [31:0] c_i32_12228_recast_x_q;
    wire [31:0] c_i32_13227_recast_x_q;
    wire [31:0] c_i32_14226_recast_x_q;
    wire [31:0] c_i32_15225_recast_x_q;
    wire [31:0] c_i32_2238_recast_x_q;
    wire [31:0] c_i32_3237_recast_x_q;
    wire [31:0] c_i32_4236_recast_x_q;
    wire [31:0] c_i32_5235_recast_x_q;
    wire [31:0] c_i32_6234_recast_x_q;
    wire [31:0] c_i32_7233_recast_x_q;
    wire [31:0] c_i32_8232_recast_x_q;
    wire [31:0] c_i32_9231_recast_x_q;
    wire [0:0] i_first_cleanup30_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_sel_x_b;
    wire [0:0] i_last_initeration26_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2115_sel_x_b;
    wire [63:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2120_sel_x_b;
    wire [64:0] dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_add_x_a;
    wire [64:0] dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_add_x_b;
    logic [64:0] dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_add_x_o;
    wire [64:0] dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_add_x_q;
    wire [1:0] dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_c_i2_01_x_q;
    wire [61:0] dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_narrow_x_b;
    wire [63:0] dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_join_x_q;
    wire [63:0] dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_dupName_0_trunc_sel_x_b;
    wire [7:0] cstAllOWE_uid278_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [22:0] cstZeroWF_uid279_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [7:0] cstAllZWE_uid280_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [7:0] exp_x_uid281_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b;
    wire [22:0] frac_x_uid282_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b;
    wire [0:0] expXIsZero_uid283_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] expXIsMax_uid284_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] fracXIsZero_uid285_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] fracXIsNotZero_uid286_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] excZ_x_uid287_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] excN_x_uid289_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [7:0] exp_y_uid298_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b;
    wire [22:0] frac_y_uid299_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b;
    wire [0:0] expXIsZero_uid300_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] expXIsMax_uid301_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] fracXIsZero_uid302_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] fracXIsNotZero_uid303_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] excZ_y_uid304_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] excN_y_uid306_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] oneIsNaN_uid312_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_qi;
    reg [0:0] oneIsNaN_uid312_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [30:0] expFracX_uid317_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [30:0] expFracY_uid319_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [32:0] efxGTefy_uid321_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_a;
    wire [32:0] efxGTefy_uid321_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b;
    logic [32:0] efxGTefy_uid321_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_o;
    wire [0:0] efxGTefy_uid321_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_c;
    wire [32:0] efxLTefy_uid322_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_a;
    wire [32:0] efxLTefy_uid322_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b;
    logic [32:0] efxLTefy_uid322_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_o;
    wire [0:0] efxLTefy_uid322_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_c;
    wire [0:0] signX_uid326_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b;
    wire [0:0] signY_uid327_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b;
    wire [1:0] two_uid328_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [1:0] concSXSY_uid329_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] sxLTsy_uid330_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] xorSigns_uid331_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] sxEQsy_uid332_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] expFracCompMux_uid333_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_s;
    reg [0:0] expFracCompMux_uid333_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] invExcYZ_uid334_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] invExcXZ_uid335_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] oneNonZero_uid336_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] rc2_uid337_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] sxEQsyExpFracCompMux_uid338_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] r_uid339_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_qi;
    reg [0:0] r_uid339_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    wire [0:0] rPostExc_uid340_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_s;
    reg [0:0] rPostExc_uid340_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg0_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg1_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg2_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg3_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg4_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg5_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg6_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg7_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg8_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg9_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg10_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg11_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg12_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg13_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg14_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg15_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg16_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg17_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg18_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg19_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg20_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg21_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg22_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg23_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg24_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg25_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg26_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg27_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg28_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg29_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg30_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg31_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg32_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg33_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg34_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg35_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg36_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg37_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg38_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg39_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg40_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg41_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg42_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg43_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg44_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg45_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg46_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg47_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg48_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg49_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg50_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg51_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg52_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg53_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg54_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg55_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg56_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg57_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg58_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg59_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg60_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg61_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg62_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg63_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg64_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg65_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg66_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg67_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg68_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg69_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg70_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg71_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg72_q;
    wire [9:0] leftShiftStage0Idx1Rng1_uid425_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_in;
    wire [9:0] leftShiftStage0Idx1Rng1_uid425_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_b;
    wire [10:0] leftShiftStage0Idx1_uid426_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q;
    wire [0:0] leftShiftStage0_uid428_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_s;
    reg [10:0] leftShiftStage0_uid428_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q;
    wire [9:0] rightShiftStage0Idx1Rng1_uid432_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_b;
    wire [10:0] rightShiftStage0Idx1_uid434_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q;
    wire [0:0] rightShiftStage0_uid436_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_s;
    reg [10:0] rightShiftStage0_uid436_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q;
    reg [0:0] redist0_signX_uid326_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q;
    reg [22:0] redist1_frac_x_uid282_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q;
    reg [7:0] redist2_exp_x_uid281_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q;
    reg [0:0] redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3_q;
    reg [0:0] redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3_delay_0;
    reg [0:0] redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3_delay_1;
    reg [0:0] redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_q;
    reg [0:0] redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_0;
    reg [0:0] redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_1;
    reg [0:0] redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_2;
    reg [0:0] redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_3;
    reg [0:0] redist5_sync_together322_aunroll_x_in_c0_eni82_1_tpl_9_q;
    reg [0:0] redist6_sync_together322_aunroll_x_in_c0_eni82_1_tpl_12_q;
    reg [0:0] redist6_sync_together322_aunroll_x_in_c0_eni82_1_tpl_12_delay_0;
    reg [0:0] redist6_sync_together322_aunroll_x_in_c0_eni82_1_tpl_12_delay_1;
    reg [31:0] redist7_sync_together322_aunroll_x_in_c0_eni82_2_tpl_1_q;
    reg [0:0] redist8_sync_together322_aunroll_x_in_c0_eni82_3_tpl_9_q;
    reg [0:0] redist9_sync_together322_aunroll_x_in_c0_eni82_4_tpl_1_q;
    reg [0:0] redist10_sync_together322_aunroll_x_in_c0_eni82_5_tpl_9_q;
    reg [31:0] redist12_sync_together322_aunroll_x_in_c0_eni82_7_tpl_1_q;
    reg [0:0] redist13_sync_together322_aunroll_x_in_c0_eni82_8_tpl_9_q;
    reg [31:0] redist14_sync_together322_aunroll_x_in_c0_eni82_9_tpl_1_q;
    reg [0:0] redist15_sync_together322_aunroll_x_in_c0_eni82_10_tpl_1_q;
    reg [31:0] redist16_sync_together322_aunroll_x_in_c0_eni82_11_tpl_1_q;
    reg [0:0] redist17_sync_together322_aunroll_x_in_c0_eni82_12_tpl_1_q;
    reg [31:0] redist18_sync_together322_aunroll_x_in_c0_eni82_13_tpl_1_q;
    reg [31:0] redist19_sync_together322_aunroll_x_in_c0_eni82_14_tpl_1_q;
    reg [0:0] redist20_sync_together322_aunroll_x_in_c0_eni82_15_tpl_1_q;
    reg [0:0] redist21_sync_together322_aunroll_x_in_c0_eni82_16_tpl_1_q;
    reg [31:0] redist22_sync_together322_aunroll_x_in_c0_eni82_17_tpl_1_q;
    reg [31:0] redist23_sync_together322_aunroll_x_in_c0_eni82_18_tpl_1_q;
    reg [31:0] redist24_sync_together322_aunroll_x_in_c0_eni82_19_tpl_1_q;
    reg [31:0] redist25_sync_together322_aunroll_x_in_c0_eni82_20_tpl_1_q;
    reg [31:0] redist26_sync_together322_aunroll_x_in_c0_eni82_21_tpl_1_q;
    reg [31:0] redist27_sync_together322_aunroll_x_in_c0_eni82_22_tpl_1_q;
    reg [0:0] redist38_sync_together322_aunroll_x_in_c0_eni82_33_tpl_9_q;
    reg [0:0] redist39_sync_together322_aunroll_x_in_c0_eni82_34_tpl_9_q;
    reg [0:0] redist60_sync_together322_aunroll_x_in_c0_eni82_55_tpl_12_q;
    reg [0:0] redist62_sync_together322_aunroll_x_in_c0_eni82_57_tpl_12_q;
    reg [0:0] redist63_sync_together322_aunroll_x_in_c0_eni82_58_tpl_12_q;
    reg [0:0] redist66_sync_together322_aunroll_x_in_c0_eni82_61_tpl_12_q;
    reg [0:0] redist67_sync_together322_aunroll_x_in_c0_eni82_62_tpl_12_q;
    reg [0:0] redist88_sync_together322_aunroll_x_in_i_valid_2_q;
    reg [0:0] redist88_sync_together322_aunroll_x_in_i_valid_2_delay_0;
    reg [0:0] redist89_sync_together322_aunroll_x_in_i_valid_3_q;
    reg [0:0] redist90_sync_together322_aunroll_x_in_i_valid_8_q;
    reg [0:0] redist90_sync_together322_aunroll_x_in_i_valid_8_delay_0;
    reg [0:0] redist90_sync_together322_aunroll_x_in_i_valid_8_delay_1;
    reg [0:0] redist90_sync_together322_aunroll_x_in_i_valid_8_delay_2;
    reg [0:0] redist90_sync_together322_aunroll_x_in_i_valid_8_delay_3;
    reg [0:0] redist91_sync_together322_aunroll_x_in_i_valid_9_q;
    reg [0:0] redist92_sync_together322_aunroll_x_in_i_valid_10_q;
    reg [0:0] redist93_sync_together322_aunroll_x_in_i_valid_11_q;
    reg [0:0] redist94_i_first_cleanup30_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_sel_x_b_1_q;
    reg [31:0] redist95_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_1_q;
    reg [31:0] redist96_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_3_q;
    reg [31:0] redist96_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_3_delay_0;
    reg [0:0] redist98_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2168_q_1_q;
    reg [0:0] redist99_i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q_3_q;
    reg [0:0] redist99_i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q_3_delay_0;
    reg [0:0] redist99_i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q_3_delay_1;
    reg [31:0] redist100_i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out_3_q;
    reg [31:0] redist100_i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out_3_delay_0;
    reg [31:0] redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3_q;
    reg [31:0] redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3_delay_0;
    reg [31:0] redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3_q;
    reg [31:0] redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3_delay_0;
    reg [31:0] redist105_i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out_3_q;
    reg [31:0] redist105_i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out_3_delay_0;
    reg [31:0] redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3_q;
    reg [31:0] redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3_delay_0;
    reg [0:0] redist109_i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out_3_q;
    reg [0:0] redist109_i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out_3_delay_0;
    reg [0:0] redist109_i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out_3_delay_1;
    reg [0:0] redist110_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_2_q;
    reg [0:0] redist110_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_2_delay_0;
    reg [0:0] redist111_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_3_q;
    reg [0:0] redist112_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_3_q;
    reg [0:0] redist112_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_3_delay_0;
    reg [0:0] redist112_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_3_delay_1;
    reg [0:0] redist113_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_11_q;
    reg [0:0] redist114_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_3_q;
    reg [0:0] redist114_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_3_delay_0;
    reg [0:0] redist114_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_3_delay_1;
    reg [0:0] redist115_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_11_q;
    reg [0:0] redist116_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_3_q;
    reg [0:0] redist116_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_3_delay_0;
    reg [0:0] redist116_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_3_delay_1;
    reg [0:0] redist117_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_11_q;
    reg [0:0] redist118_i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out_3_q;
    reg [0:0] redist118_i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out_3_delay_0;
    reg [0:0] redist118_i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out_3_delay_1;
    reg [0:0] redist119_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_3_q;
    reg [0:0] redist119_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_3_delay_0;
    reg [0:0] redist119_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_3_delay_1;
    reg [0:0] redist120_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_11_q;
    reg [0:0] redist121_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_3_q;
    reg [0:0] redist121_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_3_delay_0;
    reg [0:0] redist121_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_3_delay_1;
    reg [0:0] redist122_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_11_q;
    reg [31:0] redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3_q;
    reg [31:0] redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3_delay_0;
    reg [31:0] redist125_i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out_3_q;
    reg [31:0] redist125_i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out_3_delay_0;
    reg [31:0] redist126_i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out_3_q;
    reg [31:0] redist126_i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out_3_delay_0;
    reg [31:0] redist127_i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out_3_q;
    reg [31:0] redist127_i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out_3_delay_0;
    reg [31:0] redist128_i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out_3_q;
    reg [31:0] redist128_i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out_3_delay_0;
    reg [31:0] redist129_i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out_3_q;
    reg [31:0] redist129_i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out_3_delay_0;
    reg [31:0] redist130_i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out_3_q;
    reg [31:0] redist130_i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out_3_delay_0;
    reg [31:0] redist131_i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out_3_q;
    reg [31:0] redist131_i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out_3_delay_0;
    reg [31:0] redist132_i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out_3_q;
    reg [31:0] redist132_i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out_3_delay_0;
    reg [31:0] redist133_i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out_3_q;
    reg [31:0] redist133_i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out_3_delay_0;
    reg [31:0] redist134_i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out_3_q;
    reg [31:0] redist134_i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out_3_delay_0;
    reg [31:0] redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3_q;
    reg [31:0] redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3_delay_0;
    reg [31:0] redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3_q;
    reg [31:0] redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3_delay_0;
    reg [31:0] redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3_q;
    reg [31:0] redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3_delay_0;
    reg [31:0] redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3_q;
    reg [31:0] redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3_delay_0;
    reg [31:0] redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3_q;
    reg [31:0] redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3_delay_0;
    reg [31:0] redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3_q;
    reg [31:0] redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3_delay_0;
    reg [0:0] redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_q;
    reg [0:0] redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_0;
    reg [0:0] redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_1;
    reg [0:0] redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_2;
    reg [0:0] redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_3;
    reg [0:0] redist149_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_6_q;
    reg [0:0] redist150_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_8_q;
    reg [0:0] redist150_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_8_delay_0;
    reg [0:0] redist151_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_9_q;
    reg [0:0] redist152_i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_q_3_q;
    reg [0:0] redist152_i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_q_3_delay_0;
    reg [31:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_outputreg0_q;
    wire redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_reset0;
    wire [31:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_ia;
    wire [2:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_aa;
    wire [2:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_ab;
    wire [31:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_iq;
    wire [31:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_q;
    wire [2:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_i;
    (* preserve *) reg redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_eq;
    reg [2:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_wraddr_q;
    wire [3:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_last_q;
    wire [3:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_cmp_b;
    wire [0:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_cmpReg_q;
    wire [0:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_notEnable_q;
    wire [0:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_sticky_ena_q;
    wire [0:0] redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_enaAnd_q;
    reg [31:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_outputreg0_q;
    wire redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_reset0;
    wire [31:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_ia;
    wire [2:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_aa;
    wire [2:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_ab;
    wire [31:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_iq;
    wire [31:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_q;
    wire [2:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_i;
    (* preserve *) reg redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_eq;
    reg [2:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_wraddr_q;
    wire [3:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_last_q;
    wire [3:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_cmp_b;
    wire [0:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_cmpReg_q;
    wire [0:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_notEnable_q;
    wire [0:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_sticky_ena_q;
    wire [0:0] redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_enaAnd_q;
    reg [31:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_outputreg0_q;
    wire redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_reset0;
    wire [31:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_ia;
    wire [2:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_aa;
    wire [2:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_ab;
    wire [31:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_iq;
    wire [31:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_q;
    wire [2:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_i;
    (* preserve *) reg redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_eq;
    reg [2:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_wraddr_q;
    wire [3:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_last_q;
    wire [3:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_cmp_b;
    wire [0:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_cmpReg_q;
    wire [0:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_notEnable_q;
    wire [0:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_sticky_ena_q;
    wire [0:0] redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_enaAnd_q;
    reg [31:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_outputreg0_q;
    wire redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_reset0;
    wire [31:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_ia;
    wire [2:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_aa;
    wire [2:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_ab;
    wire [31:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_iq;
    wire [31:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_q;
    wire [2:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_i;
    (* preserve *) reg redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_eq;
    reg [2:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_wraddr_q;
    wire [3:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_last_q;
    wire [3:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_cmp_b;
    wire [0:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_cmpReg_q;
    wire [0:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_notEnable_q;
    wire [0:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_sticky_ena_q;
    wire [0:0] redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_enaAnd_q;
    reg [31:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_outputreg0_q;
    wire redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_reset0;
    wire [31:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_ia;
    wire [2:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_aa;
    wire [2:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_ab;
    wire [31:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_iq;
    wire [31:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_q;
    wire [2:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_i;
    (* preserve *) reg redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_eq;
    reg [2:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_wraddr_q;
    wire [3:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_last_q;
    wire [3:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_cmp_b;
    wire [0:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_cmpReg_q;
    wire [0:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_notEnable_q;
    wire [0:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_sticky_ena_q;
    wire [0:0] redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_enaAnd_q;
    reg [31:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_outputreg0_q;
    wire redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_reset0;
    wire [31:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_ia;
    wire [2:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_aa;
    wire [2:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_ab;
    wire [31:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_iq;
    wire [31:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_q;
    wire [2:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_i;
    (* preserve *) reg redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_eq;
    reg [2:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_wraddr_q;
    wire [3:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_last_q;
    wire [3:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_cmp_b;
    wire [0:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_cmpReg_q;
    wire [0:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_notEnable_q;
    wire [0:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_sticky_ena_q;
    wire [0:0] redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_enaAnd_q;
    reg [31:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_outputreg0_q;
    wire redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_reset0;
    wire [31:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_ia;
    wire [2:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_aa;
    wire [2:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_ab;
    wire [31:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_iq;
    wire [31:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_q;
    wire [2:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_i;
    (* preserve *) reg redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_eq;
    reg [2:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_wraddr_q;
    wire [3:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_last_q;
    wire [3:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_cmp_b;
    wire [0:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_cmpReg_q;
    wire [0:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_notEnable_q;
    wire [0:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_sticky_ena_q;
    wire [0:0] redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_enaAnd_q;
    reg [31:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_outputreg0_q;
    wire redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_reset0;
    wire [31:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_ia;
    wire [2:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_aa;
    wire [2:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_ab;
    wire [31:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_iq;
    wire [31:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_q;
    wire [2:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_i;
    (* preserve *) reg redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_eq;
    reg [2:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_wraddr_q;
    wire [3:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_last_q;
    wire [3:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_cmp_b;
    wire [0:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_cmpReg_q;
    wire [0:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_notEnable_q;
    wire [0:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_sticky_ena_q;
    wire [0:0] redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_enaAnd_q;
    reg [31:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_outputreg0_q;
    wire redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_reset0;
    wire [31:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_ia;
    wire [2:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_aa;
    wire [2:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_ab;
    wire [31:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_iq;
    wire [31:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_q;
    wire [2:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_i;
    (* preserve *) reg redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_eq;
    reg [2:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_wraddr_q;
    wire [3:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_last_q;
    wire [3:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_cmp_b;
    wire [0:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_cmpReg_q;
    wire [0:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_notEnable_q;
    wire [0:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_sticky_ena_q;
    wire [0:0] redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_enaAnd_q;
    reg [31:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_outputreg0_q;
    wire redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_reset0;
    wire [31:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_ia;
    wire [2:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_aa;
    wire [2:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_ab;
    wire [31:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_iq;
    wire [31:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_q;
    wire [2:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_i;
    (* preserve *) reg redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_eq;
    reg [2:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_wraddr_q;
    wire [3:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_last_q;
    wire [3:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_cmp_b;
    wire [0:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_cmpReg_q;
    wire [0:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_notEnable_q;
    wire [0:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_sticky_ena_q;
    wire [0:0] redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_enaAnd_q;
    reg [31:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_outputreg0_q;
    wire redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_reset0;
    wire [31:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_ia;
    wire [2:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_aa;
    wire [2:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_ab;
    wire [31:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_iq;
    wire [31:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_q;
    wire [2:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_i;
    (* preserve *) reg redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_eq;
    reg [2:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_wraddr_q;
    wire [3:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_last_q;
    wire [3:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_cmp_b;
    wire [0:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_cmpReg_q;
    wire [0:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_notEnable_q;
    wire [0:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_sticky_ena_q;
    wire [0:0] redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_enaAnd_q;
    reg [31:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_outputreg0_q;
    wire redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_reset0;
    wire [31:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_ia;
    wire [2:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_aa;
    wire [2:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_ab;
    wire [31:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_iq;
    wire [31:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_q;
    wire [2:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_i;
    (* preserve *) reg redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_eq;
    reg [2:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_wraddr_q;
    wire [3:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_last_q;
    wire [3:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_cmp_b;
    wire [0:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_cmpReg_q;
    wire [0:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_notEnable_q;
    wire [0:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_sticky_ena_q;
    wire [0:0] redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_enaAnd_q;
    wire redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_reset0;
    wire [31:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_ia;
    wire [3:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_aa;
    wire [3:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_ab;
    wire [31:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_iq;
    wire [31:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_q;
    wire [3:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_i;
    (* preserve *) reg redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_eq;
    reg [3:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_wraddr_q;
    wire [4:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_last_q;
    wire [4:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_cmp_b;
    wire [0:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_cmpReg_q;
    wire [0:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_notEnable_q;
    wire [0:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_sticky_ena_q;
    wire [0:0] redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_enaAnd_q;
    wire redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_reset0;
    wire [31:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_ia;
    wire [3:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_aa;
    wire [3:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_ab;
    wire [31:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_iq;
    wire [31:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_q;
    wire [3:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_i;
    (* preserve *) reg redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_eq;
    reg [3:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_wraddr_q;
    wire [4:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_last_q;
    wire [4:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_cmp_b;
    wire [0:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_cmpReg_q;
    wire [0:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_notEnable_q;
    wire [0:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_sticky_ena_q;
    wire [0:0] redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_enaAnd_q;
    wire redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_reset0;
    wire [31:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_ia;
    wire [3:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_aa;
    wire [3:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_ab;
    wire [31:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_iq;
    wire [31:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_q;
    wire [3:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_i;
    (* preserve *) reg redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_eq;
    reg [3:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_wraddr_q;
    wire [4:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_last_q;
    wire [4:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_cmp_b;
    wire [0:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_cmpReg_q;
    wire [0:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_notEnable_q;
    wire [0:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_sticky_ena_q;
    wire [0:0] redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_enaAnd_q;
    wire redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_reset0;
    wire [31:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_ia;
    wire [3:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_aa;
    wire [3:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_ab;
    wire [31:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_iq;
    wire [31:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_q;
    wire [3:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_i;
    (* preserve *) reg redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_eq;
    reg [3:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_wraddr_q;
    wire [4:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_last_q;
    wire [4:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_cmp_b;
    wire [0:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_cmpReg_q;
    wire [0:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_notEnable_q;
    wire [0:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_sticky_ena_q;
    wire [0:0] redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_enaAnd_q;
    wire redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_reset0;
    wire [31:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_ia;
    wire [3:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_aa;
    wire [3:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_ab;
    wire [31:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_iq;
    wire [31:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_q;
    wire [3:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_i;
    (* preserve *) reg redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_eq;
    reg [3:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_wraddr_q;
    wire [4:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_last_q;
    wire [4:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_cmp_b;
    wire [0:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_cmpReg_q;
    wire [0:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_notEnable_q;
    wire [0:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_sticky_ena_q;
    wire [0:0] redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_enaAnd_q;
    wire redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_reset0;
    wire [31:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_ia;
    wire [3:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_aa;
    wire [3:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_ab;
    wire [31:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_iq;
    wire [31:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_q;
    wire [3:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_i;
    (* preserve *) reg redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_eq;
    reg [3:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_wraddr_q;
    wire [4:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_last_q;
    wire [4:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_cmp_b;
    wire [0:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_cmpReg_q;
    wire [0:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_notEnable_q;
    wire [0:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_sticky_ena_q;
    wire [0:0] redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_enaAnd_q;
    wire redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_reset0;
    wire [31:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_ia;
    wire [3:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_aa;
    wire [3:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_ab;
    wire [31:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_iq;
    wire [31:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_q;
    wire [3:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_i;
    (* preserve *) reg redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_eq;
    reg [3:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_wraddr_q;
    wire [4:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_last_q;
    wire [4:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_cmp_b;
    wire [0:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_cmpReg_q;
    wire [0:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_notEnable_q;
    wire [0:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_sticky_ena_q;
    wire [0:0] redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_enaAnd_q;
    wire redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_reset0;
    wire [31:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_ia;
    wire [3:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_aa;
    wire [3:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_ab;
    wire [31:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_iq;
    wire [31:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_q;
    wire [3:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_i;
    (* preserve *) reg redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_eq;
    reg [3:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_wraddr_q;
    wire [4:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_last_q;
    wire [4:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_cmp_b;
    wire [0:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_cmpReg_q;
    wire [0:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_notEnable_q;
    wire [0:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_sticky_ena_q;
    wire [0:0] redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_enaAnd_q;
    wire redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_reset0;
    wire [31:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_ia;
    wire [3:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_aa;
    wire [3:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_ab;
    wire [31:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_iq;
    wire [31:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_q;
    wire [3:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_i;
    (* preserve *) reg redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_eq;
    reg [3:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_wraddr_q;
    wire [4:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_last_q;
    wire [4:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_cmp_b;
    wire [0:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_cmpReg_q;
    wire [0:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_notEnable_q;
    wire [0:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_sticky_ena_q;
    wire [0:0] redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_enaAnd_q;
    wire redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_reset0;
    wire [31:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_ia;
    wire [3:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_aa;
    wire [3:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_ab;
    wire [31:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_iq;
    wire [31:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_q;
    wire [3:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_i;
    (* preserve *) reg redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_eq;
    reg [3:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_wraddr_q;
    wire [4:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_last_q;
    wire [4:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_cmp_b;
    wire [0:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_cmpReg_q;
    wire [0:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_notEnable_q;
    wire [0:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_sticky_ena_q;
    wire [0:0] redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_enaAnd_q;
    wire redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_reset0;
    wire [31:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_ia;
    wire [3:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_aa;
    wire [3:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_ab;
    wire [31:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_iq;
    wire [31:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_q;
    wire [3:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_i;
    (* preserve *) reg redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_eq;
    reg [3:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_wraddr_q;
    wire [4:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_last_q;
    wire [4:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_cmp_b;
    wire [0:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_cmpReg_q;
    wire [0:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_notEnable_q;
    wire [0:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_sticky_ena_q;
    wire [0:0] redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_enaAnd_q;
    wire redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_reset0;
    wire [31:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_ia;
    wire [3:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_aa;
    wire [3:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_ab;
    wire [31:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_iq;
    wire [31:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_q;
    wire [3:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_i;
    (* preserve *) reg redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_eq;
    reg [3:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_wraddr_q;
    wire [4:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_last_q;
    wire [4:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_cmp_b;
    wire [0:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_cmpReg_q;
    wire [0:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_notEnable_q;
    wire [0:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_sticky_ena_q;
    wire [0:0] redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_enaAnd_q;
    wire redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_reset0;
    wire [31:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_ia;
    wire [3:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_aa;
    wire [3:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_ab;
    wire [31:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_iq;
    wire [31:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_q;
    wire [3:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_i;
    (* preserve *) reg redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_eq;
    reg [3:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_wraddr_q;
    wire [4:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_last_q;
    wire [4:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_cmp_b;
    wire [0:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_cmpReg_q;
    wire [0:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_notEnable_q;
    wire [0:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_sticky_ena_q;
    wire [0:0] redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_enaAnd_q;
    wire redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_reset0;
    wire [31:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_ia;
    wire [3:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_aa;
    wire [3:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_ab;
    wire [31:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_iq;
    wire [31:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_q;
    wire [3:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_i;
    (* preserve *) reg redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_eq;
    reg [3:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_wraddr_q;
    wire [4:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_last_q;
    wire [4:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_cmp_b;
    wire [0:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_cmpReg_q;
    wire [0:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_notEnable_q;
    wire [0:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_sticky_ena_q;
    wire [0:0] redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_enaAnd_q;
    wire redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_reset0;
    wire [31:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_ia;
    wire [3:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_aa;
    wire [3:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_ab;
    wire [31:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_iq;
    wire [31:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_q;
    wire [3:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_i;
    (* preserve *) reg redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_eq;
    reg [3:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_wraddr_q;
    wire [4:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_last_q;
    wire [4:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_cmp_b;
    wire [0:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_cmpReg_q;
    wire [0:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_notEnable_q;
    wire [0:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_sticky_ena_q;
    wire [0:0] redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_enaAnd_q;
    wire redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_reset0;
    wire [31:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_ia;
    wire [3:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_aa;
    wire [3:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_ab;
    wire [31:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_iq;
    wire [31:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_q;
    wire [3:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_i;
    (* preserve *) reg redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_eq;
    reg [3:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_wraddr_q;
    wire [4:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_last_q;
    wire [4:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_cmp_b;
    wire [0:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_cmpReg_q;
    wire [0:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_notEnable_q;
    wire [0:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_sticky_ena_q;
    wire [0:0] redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_enaAnd_q;
    wire redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_reset0;
    wire [31:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_ia;
    wire [3:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_aa;
    wire [3:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_ab;
    wire [31:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_iq;
    wire [31:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_q;
    wire [3:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_i;
    (* preserve *) reg redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_eq;
    reg [3:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_wraddr_q;
    wire [4:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_last_q;
    wire [4:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_cmp_b;
    wire [0:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_cmpReg_q;
    wire [0:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_notEnable_q;
    wire [0:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_sticky_ena_q;
    wire [0:0] redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_enaAnd_q;
    wire redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_reset0;
    wire [31:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_ia;
    wire [3:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_aa;
    wire [3:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_ab;
    wire [31:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_iq;
    wire [31:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_q;
    wire [3:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_i;
    (* preserve *) reg redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_eq;
    reg [3:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_wraddr_q;
    wire [4:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_last_q;
    wire [4:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_cmp_b;
    wire [0:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_cmpReg_q;
    wire [0:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_notEnable_q;
    wire [0:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_sticky_ena_q;
    wire [0:0] redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_enaAnd_q;
    wire redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_reset0;
    wire [31:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_ia;
    wire [3:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_aa;
    wire [3:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_ab;
    wire [31:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_iq;
    wire [31:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_q;
    wire [3:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_i;
    (* preserve *) reg redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_eq;
    reg [3:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_wraddr_q;
    wire [4:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_last_q;
    wire [4:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_cmp_b;
    wire [0:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_cmpReg_q;
    wire [0:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_notEnable_q;
    wire [0:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_sticky_ena_q;
    wire [0:0] redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_enaAnd_q;
    wire redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_reset0;
    wire [31:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_ia;
    wire [3:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_aa;
    wire [3:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_ab;
    wire [31:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_iq;
    wire [31:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_q;
    wire [3:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_i;
    (* preserve *) reg redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_eq;
    reg [3:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_wraddr_q;
    wire [4:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_last_q;
    wire [4:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_cmp_b;
    wire [0:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_cmpReg_q;
    wire [0:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_notEnable_q;
    wire [0:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_sticky_ena_q;
    wire [0:0] redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_enaAnd_q;
    wire redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_reset0;
    wire [31:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_ia;
    wire [3:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_aa;
    wire [3:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_ab;
    wire [31:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_iq;
    wire [31:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_q;
    wire [3:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_i;
    (* preserve *) reg redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_eq;
    reg [3:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_wraddr_q;
    wire [4:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_last_q;
    wire [4:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_cmp_b;
    wire [0:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_cmpReg_q;
    wire [0:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_notEnable_q;
    wire [0:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_sticky_ena_q;
    wire [0:0] redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_enaAnd_q;
    wire redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_reset0;
    wire [31:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_ia;
    wire [3:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_aa;
    wire [3:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_ab;
    wire [31:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_iq;
    wire [31:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_q;
    wire [3:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_i;
    (* preserve *) reg redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_eq;
    reg [3:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_wraddr_q;
    wire [4:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_last_q;
    wire [4:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_cmp_b;
    wire [0:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_cmpReg_q;
    wire [0:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_notEnable_q;
    wire [0:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_sticky_ena_q;
    wire [0:0] redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_enaAnd_q;
    wire redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_reset0;
    wire [31:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_ia;
    wire [3:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_aa;
    wire [3:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_ab;
    wire [31:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_iq;
    wire [31:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_q;
    wire [3:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_i;
    (* preserve *) reg redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_eq;
    reg [3:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_wraddr_q;
    wire [4:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_last_q;
    wire [4:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_cmp_b;
    wire [0:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_cmpReg_q;
    wire [0:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_notEnable_q;
    wire [0:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_sticky_ena_q;
    wire [0:0] redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_enaAnd_q;
    wire redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_reset0;
    wire [31:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_ia;
    wire [3:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_aa;
    wire [3:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_ab;
    wire [31:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_iq;
    wire [31:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_q;
    wire [3:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_i;
    (* preserve *) reg redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_eq;
    reg [3:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_wraddr_q;
    wire [4:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_last_q;
    wire [4:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_cmp_b;
    wire [0:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_cmpReg_q;
    wire [0:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_notEnable_q;
    wire [0:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_sticky_ena_q;
    wire [0:0] redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_enaAnd_q;
    wire redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_reset0;
    wire [31:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_ia;
    wire [3:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_aa;
    wire [3:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_ab;
    wire [31:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_iq;
    wire [31:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_q;
    wire [3:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_i;
    (* preserve *) reg redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_eq;
    reg [3:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_wraddr_q;
    wire [4:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_last_q;
    wire [4:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_cmp_b;
    wire [0:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_cmpReg_q;
    wire [0:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_notEnable_q;
    wire [0:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_sticky_ena_q;
    wire [0:0] redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_enaAnd_q;
    wire redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_reset0;
    wire [31:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_ia;
    wire [3:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_aa;
    wire [3:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_ab;
    wire [31:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_iq;
    wire [31:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_q;
    wire [3:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_i;
    (* preserve *) reg redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_eq;
    reg [3:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_wraddr_q;
    wire [4:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_last_q;
    wire [4:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_cmp_b;
    wire [0:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_cmpReg_q;
    wire [0:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_notEnable_q;
    wire [0:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_sticky_ena_q;
    wire [0:0] redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_enaAnd_q;
    wire redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_reset0;
    wire [31:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_ia;
    wire [3:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_aa;
    wire [3:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_ab;
    wire [31:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_iq;
    wire [31:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_q;
    wire [3:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_i;
    (* preserve *) reg redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_eq;
    reg [3:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_wraddr_q;
    wire [4:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_last_q;
    wire [4:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_cmp_b;
    wire [0:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_cmpReg_q;
    wire [0:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_notEnable_q;
    wire [0:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_sticky_ena_q;
    wire [0:0] redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_enaAnd_q;
    wire redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_reset0;
    wire [31:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_ia;
    wire [3:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_aa;
    wire [3:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_ab;
    wire [31:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_iq;
    wire [31:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_q;
    wire [3:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_i;
    (* preserve *) reg redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_eq;
    reg [3:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_wraddr_q;
    wire [4:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_last_q;
    wire [4:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_cmp_b;
    wire [0:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_cmpReg_q;
    wire [0:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_notEnable_q;
    wire [0:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_sticky_ena_q;
    wire [0:0] redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_enaAnd_q;
    wire redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_reset0;
    wire [31:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_ia;
    wire [3:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_aa;
    wire [3:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_ab;
    wire [31:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_iq;
    wire [31:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_q;
    wire [3:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_i;
    (* preserve *) reg redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_eq;
    reg [3:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_wraddr_q;
    wire [4:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_last_q;
    wire [4:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_cmp_b;
    wire [0:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_cmpReg_q;
    wire [0:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_notEnable_q;
    wire [0:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_sticky_ena_q;
    wire [0:0] redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_enaAnd_q;
    wire redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_reset0;
    wire [31:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_ia;
    wire [3:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_aa;
    wire [3:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_ab;
    wire [31:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_iq;
    wire [31:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_q;
    wire [3:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_i;
    (* preserve *) reg redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_eq;
    reg [3:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_wraddr_q;
    wire [4:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_last_q;
    wire [4:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_cmp_b;
    wire [0:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_cmpReg_q;
    wire [0:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_notEnable_q;
    wire [0:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_sticky_ena_q;
    wire [0:0] redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_enaAnd_q;
    wire redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_reset0;
    wire [31:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_ia;
    wire [3:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_aa;
    wire [3:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_ab;
    wire [31:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_iq;
    wire [31:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_q;
    wire [3:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_i;
    (* preserve *) reg redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_eq;
    reg [3:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_wraddr_q;
    wire [4:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_last_q;
    wire [4:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_cmp_b;
    wire [0:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_cmpReg_q;
    wire [0:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_notEnable_q;
    wire [0:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_sticky_ena_q;
    wire [0:0] redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_enaAnd_q;
    wire redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_reset0;
    wire [31:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_ia;
    wire [3:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_aa;
    wire [3:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_ab;
    wire [31:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_iq;
    wire [31:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_q;
    wire [3:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_i;
    (* preserve *) reg redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_eq;
    reg [3:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_wraddr_q;
    wire [4:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_last_q;
    wire [4:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_cmp_b;
    wire [0:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_cmpReg_q;
    wire [0:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_notEnable_q;
    wire [0:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_sticky_ena_q;
    wire [0:0] redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_enaAnd_q;
    wire redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_reset0;
    wire [31:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_ia;
    wire [3:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_aa;
    wire [3:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_ab;
    wire [31:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_iq;
    wire [31:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_q;
    wire [3:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_i;
    (* preserve *) reg redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_eq;
    reg [3:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_wraddr_q;
    wire [4:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_last_q;
    wire [4:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_cmp_b;
    wire [0:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_cmpReg_q;
    wire [0:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_notEnable_q;
    wire [0:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_sticky_ena_q;
    wire [0:0] redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_enaAnd_q;
    wire redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_reset0;
    wire [31:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_ia;
    wire [3:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_aa;
    wire [3:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_ab;
    wire [31:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_iq;
    wire [31:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_q;
    wire [3:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_i;
    (* preserve *) reg redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_eq;
    reg [3:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_wraddr_q;
    wire [4:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_last_q;
    wire [4:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_cmp_b;
    wire [0:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_cmpReg_q;
    wire [0:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_notEnable_q;
    wire [0:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_sticky_ena_q;
    wire [0:0] redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_enaAnd_q;
    wire redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_reset0;
    wire [31:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_ia;
    wire [3:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_aa;
    wire [3:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_ab;
    wire [31:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_iq;
    wire [31:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_q;
    wire [3:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_i;
    (* preserve *) reg redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_eq;
    reg [3:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_wraddr_q;
    wire [4:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_last_q;
    wire [4:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_cmp_b;
    wire [0:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_cmpReg_q;
    wire [0:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_notEnable_q;
    wire [0:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_sticky_ena_q;
    wire [0:0] redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_enaAnd_q;
    wire redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_reset0;
    wire [31:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_ia;
    wire [3:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_aa;
    wire [3:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_ab;
    wire [31:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_iq;
    wire [31:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_q;
    wire [3:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_i;
    (* preserve *) reg redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_eq;
    reg [3:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_wraddr_q;
    wire [4:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_last_q;
    wire [4:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_cmp_b;
    wire [0:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_cmpReg_q;
    wire [0:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_notEnable_q;
    wire [0:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_sticky_ena_q;
    wire [0:0] redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_enaAnd_q;
    wire redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_reset0;
    wire [31:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_ia;
    wire [3:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_aa;
    wire [3:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_ab;
    wire [31:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_iq;
    wire [31:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_q;
    wire [3:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_i;
    (* preserve *) reg redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_eq;
    reg [3:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_wraddr_q;
    wire [4:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_last_q;
    wire [4:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_cmp_b;
    wire [0:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_cmpReg_q;
    wire [0:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_notEnable_q;
    wire [0:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_sticky_ena_q;
    wire [0:0] redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_enaAnd_q;
    wire redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_reset0;
    wire [31:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_ia;
    wire [3:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_aa;
    wire [3:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_ab;
    wire [31:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_iq;
    wire [31:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_q;
    wire [3:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_i;
    (* preserve *) reg redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_eq;
    reg [3:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_wraddr_q;
    wire [4:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_last_q;
    wire [4:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_cmp_b;
    wire [0:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_cmpReg_q;
    wire [0:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_notEnable_q;
    wire [0:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_sticky_ena_q;
    wire [0:0] redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_enaAnd_q;
    wire redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_reset0;
    wire [31:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_ia;
    wire [3:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_aa;
    wire [3:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_ab;
    wire [31:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_iq;
    wire [31:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_q;
    wire [3:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_i;
    (* preserve *) reg redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_eq;
    reg [3:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_wraddr_q;
    wire [4:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_last_q;
    wire [4:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_cmp_b;
    wire [0:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_cmpReg_q;
    wire [0:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_notEnable_q;
    wire [0:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_sticky_ena_q;
    wire [0:0] redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_enaAnd_q;
    wire redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_reset0;
    wire [31:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_ia;
    wire [3:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_aa;
    wire [3:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_ab;
    wire [31:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_iq;
    wire [31:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_q;
    wire [3:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_i;
    (* preserve *) reg redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_eq;
    reg [3:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_wraddr_q;
    wire [4:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_last_q;
    wire [4:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_cmp_b;
    wire [0:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_cmpReg_q;
    wire [0:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_notEnable_q;
    wire [0:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_sticky_ena_q;
    wire [0:0] redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_enaAnd_q;
    wire redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_reset0;
    wire [31:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_ia;
    wire [3:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_aa;
    wire [3:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_ab;
    wire [31:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_iq;
    wire [31:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_q;
    wire [3:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_i;
    (* preserve *) reg redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_eq;
    reg [3:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_wraddr_q;
    wire [4:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_last_q;
    wire [4:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_cmp_b;
    wire [0:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_cmpReg_q;
    wire [0:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_notEnable_q;
    wire [0:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_sticky_ena_q;
    wire [0:0] redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_enaAnd_q;
    wire redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_reset0;
    wire [31:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_ia;
    wire [3:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_aa;
    wire [3:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_ab;
    wire [31:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_iq;
    wire [31:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_q;
    wire [3:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_i;
    (* preserve *) reg redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_eq;
    reg [3:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_wraddr_q;
    wire [4:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_last_q;
    wire [4:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_cmp_b;
    wire [0:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_cmpReg_q;
    wire [0:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_notEnable_q;
    wire [0:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_sticky_ena_q;
    wire [0:0] redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_enaAnd_q;
    reg [31:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_inputreg0_q;
    reg [31:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_outputreg0_q;
    wire redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_reset0;
    wire [31:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_ia;
    wire [2:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_aa;
    wire [2:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_ab;
    wire [31:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_iq;
    wire [31:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_q;
    wire [2:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_q;
    (* preserve *) reg [2:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_i;
    (* preserve *) reg redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_eq;
    reg [2:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_wraddr_q;
    wire [2:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_last_q;
    wire [0:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_cmp_q;
    (* dont_merge *) reg [0:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_cmpReg_q;
    wire [0:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_notEnable_q;
    wire [0:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_nor_q;
    (* dont_merge *) reg [0:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_sticky_ena_q;
    wire [0:0] redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_enaAnd_q;
    reg [31:0] redist100_i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out_3_inputreg0_q;
    reg [31:0] redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3_inputreg0_q;
    reg [31:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_inputreg0_q;
    wire redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_reset0;
    wire [31:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_ia;
    wire [1:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_aa;
    wire [1:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_ab;
    wire [31:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_iq;
    wire [31:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_q;
    wire [1:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_q;
    (* preserve *) reg [1:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_i;
    (* preserve *) reg redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_eq;
    reg [1:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_wraddr_q;
    wire [1:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_last_q;
    wire [0:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_cmp_q;
    (* dont_merge *) reg [0:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_cmpReg_q;
    wire [0:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_notEnable_q;
    wire [0:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_nor_q;
    (* dont_merge *) reg [0:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_sticky_ena_q;
    wire [0:0] redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_enaAnd_q;
    reg [31:0] redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3_inputreg0_q;
    reg [31:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_inputreg0_q;
    wire redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_reset0;
    wire [31:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_ia;
    wire [2:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_aa;
    wire [2:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_ab;
    wire [31:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_iq;
    wire [31:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_q;
    wire [2:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_q;
    (* preserve *) reg [2:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_i;
    (* preserve *) reg redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_eq;
    reg [2:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_wraddr_q;
    wire [3:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_last_q;
    wire [3:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_cmp_b;
    wire [0:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_cmp_q;
    (* dont_merge *) reg [0:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_cmpReg_q;
    wire [0:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_notEnable_q;
    wire [0:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_nor_q;
    (* dont_merge *) reg [0:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_sticky_ena_q;
    wire [0:0] redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_enaAnd_q;
    reg [31:0] redist105_i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out_3_outputreg0_q;
    reg [31:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q;
    wire redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_reset0;
    wire [31:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_ia;
    wire [3:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_aa;
    wire [3:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_ab;
    wire [31:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_iq;
    wire [31:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_q;
    wire [3:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_q;
    (* preserve *) reg [3:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_i;
    (* preserve *) reg redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_eq;
    reg [3:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_wraddr_q;
    wire [4:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_last_q;
    wire [4:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_cmp_b;
    wire [0:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_cmp_q;
    (* dont_merge *) reg [0:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_cmpReg_q;
    wire [0:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_notEnable_q;
    wire [0:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_nor_q;
    (* dont_merge *) reg [0:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_sticky_ena_q;
    wire [0:0] redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_enaAnd_q;
    reg [31:0] redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3_inputreg0_q;
    reg [31:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_inputreg0_q;
    wire redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_reset0;
    wire [31:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_ia;
    wire [2:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_aa;
    wire [2:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_ab;
    wire [31:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_iq;
    wire [31:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_q;
    wire [2:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_q;
    (* preserve *) reg [2:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_i;
    (* preserve *) reg redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_eq;
    reg [2:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_wraddr_q;
    wire [3:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_last_q;
    wire [3:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_cmp_b;
    wire [0:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_cmp_q;
    (* dont_merge *) reg [0:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_cmpReg_q;
    wire [0:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_notEnable_q;
    wire [0:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_nor_q;
    (* dont_merge *) reg [0:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_sticky_ena_q;
    wire [0:0] redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_enaAnd_q;
    reg [31:0] redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3_inputreg0_q;
    reg [31:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_inputreg0_q;
    wire redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_reset0;
    wire [31:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_ia;
    wire [2:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_aa;
    wire [2:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_ab;
    wire [31:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_iq;
    wire [31:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_q;
    wire [2:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_q;
    (* preserve *) reg [2:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_i;
    (* preserve *) reg redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_eq;
    reg [2:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_wraddr_q;
    wire [3:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_last_q;
    wire [3:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_cmp_b;
    wire [0:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_cmp_q;
    (* dont_merge *) reg [0:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_cmpReg_q;
    wire [0:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_notEnable_q;
    wire [0:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_nor_q;
    (* dont_merge *) reg [0:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_sticky_ena_q;
    wire [0:0] redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_enaAnd_q;
    reg [31:0] redist125_i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out_3_inputreg0_q;
    reg [31:0] redist126_i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out_3_inputreg0_q;
    reg [31:0] redist127_i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out_3_inputreg0_q;
    reg [31:0] redist128_i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out_3_inputreg0_q;
    reg [31:0] redist129_i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out_3_inputreg0_q;
    reg [31:0] redist130_i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out_3_inputreg0_q;
    reg [31:0] redist131_i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out_3_inputreg0_q;
    reg [31:0] redist132_i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out_3_inputreg0_q;
    reg [31:0] redist133_i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out_3_inputreg0_q;
    reg [31:0] redist134_i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out_3_inputreg0_q;
    reg [31:0] redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3_inputreg0_q;
    reg [31:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_inputreg0_q;
    wire redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_reset0;
    wire [31:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_ia;
    wire [2:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_aa;
    wire [2:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_ab;
    wire [31:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_iq;
    wire [31:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_q;
    wire [2:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_q;
    (* preserve *) reg [2:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_i;
    (* preserve *) reg redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_eq;
    reg [2:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_wraddr_q;
    wire [3:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_last_q;
    wire [3:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_cmp_b;
    wire [0:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_cmp_q;
    (* dont_merge *) reg [0:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_cmpReg_q;
    wire [0:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_notEnable_q;
    wire [0:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_nor_q;
    (* dont_merge *) reg [0:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_sticky_ena_q;
    wire [0:0] redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_enaAnd_q;
    reg [31:0] redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3_inputreg0_q;
    reg [31:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_inputreg0_q;
    wire redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_reset0;
    wire [31:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_ia;
    wire [2:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_aa;
    wire [2:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_ab;
    wire [31:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_iq;
    wire [31:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_q;
    wire [2:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_q;
    (* preserve *) reg [2:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_i;
    (* preserve *) reg redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_eq;
    reg [2:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_wraddr_q;
    wire [3:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_last_q;
    wire [3:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_cmp_b;
    wire [0:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_cmp_q;
    (* dont_merge *) reg [0:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_cmpReg_q;
    wire [0:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_notEnable_q;
    wire [0:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_nor_q;
    (* dont_merge *) reg [0:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_sticky_ena_q;
    wire [0:0] redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_enaAnd_q;
    reg [31:0] redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3_inputreg0_q;
    reg [31:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_inputreg0_q;
    wire redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_reset0;
    wire [31:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_ia;
    wire [2:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_aa;
    wire [2:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_ab;
    wire [31:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_iq;
    wire [31:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_q;
    wire [2:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_q;
    (* preserve *) reg [2:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_i;
    (* preserve *) reg redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_eq;
    reg [2:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_wraddr_q;
    wire [3:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_last_q;
    wire [3:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_cmp_b;
    wire [0:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_cmp_q;
    (* dont_merge *) reg [0:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_cmpReg_q;
    wire [0:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_notEnable_q;
    wire [0:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_nor_q;
    (* dont_merge *) reg [0:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_sticky_ena_q;
    wire [0:0] redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_enaAnd_q;
    reg [31:0] redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3_inputreg0_q;
    reg [31:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_inputreg0_q;
    wire redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_reset0;
    wire [31:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_ia;
    wire [2:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_aa;
    wire [2:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_ab;
    wire [31:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_iq;
    wire [31:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_q;
    wire [2:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_q;
    (* preserve *) reg [2:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_i;
    (* preserve *) reg redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_eq;
    reg [2:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_wraddr_q;
    wire [3:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_last_q;
    wire [3:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_cmp_b;
    wire [0:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_cmp_q;
    (* dont_merge *) reg [0:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_cmpReg_q;
    wire [0:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_notEnable_q;
    wire [0:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_nor_q;
    (* dont_merge *) reg [0:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_sticky_ena_q;
    wire [0:0] redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_enaAnd_q;
    reg [31:0] redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3_inputreg0_q;
    reg [31:0] redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3_inputreg0_q;
    reg [31:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_inputreg0_q;
    wire redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_reset0;
    wire [31:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_ia;
    wire [2:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_aa;
    wire [2:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_ab;
    wire [31:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_iq;
    wire [31:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_q;
    wire [2:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_q;
    (* preserve *) reg [2:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_i;
    (* preserve *) reg redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_eq;
    reg [2:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_wraddr_q;
    wire [3:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_last_q;
    wire [3:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_cmp_b;
    wire [0:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_cmp_q;
    (* dont_merge *) reg [0:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_cmpReg_q;
    wire [0:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_notEnable_q;
    wire [0:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_nor_q;
    (* dont_merge *) reg [0:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_sticky_ena_q;
    wire [0:0] redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_enaAnd_q;
    wire redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_reset0;
    wire [31:0] redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_ia;
    wire [0:0] redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_aa;
    wire [0:0] redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_ab;
    wire [31:0] redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_iq;
    wire [31:0] redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_q;
    wire [0:0] redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_rdcnt_q;
    (* preserve *) reg [0:0] redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_rdcnt_i;
    reg [0:0] redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_cmpReg_q;
    wire [0:0] redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_notEnable_q;
    wire [0:0] redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_nor_q;
    (* dont_merge *) reg [0:0] redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_sticky_ena_q;
    wire [0:0] redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_enaAnd_q;
    wire redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_reset0;
    wire [31:0] redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_ia;
    wire [0:0] redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_aa;
    wire [0:0] redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_ab;
    wire [31:0] redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_iq;
    wire [31:0] redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_q;
    wire [0:0] redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_rdcnt_q;
    (* preserve *) reg [0:0] redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_rdcnt_i;
    reg [0:0] redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_cmpReg_q;
    wire [0:0] redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_notEnable_q;
    wire [0:0] redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_nor_q;
    (* dont_merge *) reg [0:0] redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_sticky_ena_q;
    wire [0:0] redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_enaAnd_q;


    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // redist88_sync_together322_aunroll_x_in_i_valid_2(DELAY,525)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_sync_together322_aunroll_x_in_i_valid_2_delay_0 <= '0;
            redist88_sync_together322_aunroll_x_in_i_valid_2_q <= '0;
        end
        else
        begin
            redist88_sync_together322_aunroll_x_in_i_valid_2_delay_0 <= $unsigned(in_i_valid);
            redist88_sync_together322_aunroll_x_in_i_valid_2_q <= redist88_sync_together322_aunroll_x_in_i_valid_2_delay_0;
        end
    end

    // redist89_sync_together322_aunroll_x_in_i_valid_3(DELAY,526)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together322_aunroll_x_in_i_valid_3_q <= '0;
        end
        else
        begin
            redist89_sync_together322_aunroll_x_in_i_valid_3_q <= $unsigned(redist88_sync_together322_aunroll_x_in_i_valid_2_q);
        end
    end

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // redist90_sync_together322_aunroll_x_in_i_valid_8(DELAY,527)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together322_aunroll_x_in_i_valid_8_delay_0 <= '0;
            redist90_sync_together322_aunroll_x_in_i_valid_8_delay_1 <= '0;
            redist90_sync_together322_aunroll_x_in_i_valid_8_delay_2 <= '0;
            redist90_sync_together322_aunroll_x_in_i_valid_8_delay_3 <= '0;
            redist90_sync_together322_aunroll_x_in_i_valid_8_q <= '0;
        end
        else
        begin
            redist90_sync_together322_aunroll_x_in_i_valid_8_delay_0 <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
            redist90_sync_together322_aunroll_x_in_i_valid_8_delay_1 <= redist90_sync_together322_aunroll_x_in_i_valid_8_delay_0;
            redist90_sync_together322_aunroll_x_in_i_valid_8_delay_2 <= redist90_sync_together322_aunroll_x_in_i_valid_8_delay_1;
            redist90_sync_together322_aunroll_x_in_i_valid_8_delay_3 <= redist90_sync_together322_aunroll_x_in_i_valid_8_delay_2;
            redist90_sync_together322_aunroll_x_in_i_valid_8_q <= redist90_sync_together322_aunroll_x_in_i_valid_8_delay_3;
        end
    end

    // redist91_sync_together322_aunroll_x_in_i_valid_9(DELAY,528)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_sync_together322_aunroll_x_in_i_valid_9_q <= '0;
        end
        else
        begin
            redist91_sync_together322_aunroll_x_in_i_valid_9_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // redist92_sync_together322_aunroll_x_in_i_valid_10(DELAY,529)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together322_aunroll_x_in_i_valid_10_q <= '0;
        end
        else
        begin
            redist92_sync_together322_aunroll_x_in_i_valid_10_q <= $unsigned(redist91_sync_together322_aunroll_x_in_i_valid_9_q);
        end
    end

    // redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5(DELAY,585)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_0 <= '0;
            redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_1 <= '0;
            redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_2 <= '0;
            redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_3 <= '0;
            redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_q <= '0;
        end
        else
        begin
            redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_0 <= $unsigned(i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out);
            redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_1 <= redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_0;
            redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_2 <= redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_1;
            redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_3 <= redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_2;
            redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_q <= redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_delay_3;
        end
    end

    // redist149_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_6(DELAY,586)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_6_q <= '0;
        end
        else
        begin
            redist149_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_6_q <= $unsigned(redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_q);
        end
    end

    // leftShiftStage0Idx1Rng1_uid425_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x(BITSELECT,424)@10
    assign leftShiftStage0Idx1Rng1_uid425_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_in = i_llvm_fpga_pop_i11_cleanups28_pop133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_215_out_data_out[9:0];
    assign leftShiftStage0Idx1Rng1_uid425_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_b = leftShiftStage0Idx1Rng1_uid425_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_in[9:0];

    // leftShiftStage0Idx1_uid426_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x(BITJOIN,425)@10
    assign leftShiftStage0Idx1_uid426_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q = {leftShiftStage0Idx1Rng1_uid425_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_b, GND_q};

    // leftShiftStage0_uid428_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x(MUX,427)@10
    assign leftShiftStage0_uid428_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid428_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_s or i_llvm_fpga_pop_i11_cleanups28_pop133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_215_out_data_out or leftShiftStage0Idx1_uid426_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q)
    begin
        unique case (leftShiftStage0_uid428_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_s)
            1'b0 : leftShiftStage0_uid428_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q = i_llvm_fpga_pop_i11_cleanups28_pop133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_215_out_data_out;
            1'b1 : leftShiftStage0_uid428_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q = leftShiftStage0Idx1_uid426_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q;
            default : leftShiftStage0_uid428_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q = 11'b0;
        endcase
    end

    // i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_218_vt_select_10(BITSELECT,94)@10
    assign i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_218_vt_select_10_b = leftShiftStage0_uid428_i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q[10:1];

    // i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_218_vt_join(BITJOIN,93)@10
    assign i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_218_vt_join_q = {i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_218_vt_select_10_b, GND_q};

    // i_first_cleanup_xor31_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_217(LOGICAL,96)@10
    assign i_first_cleanup_xor31_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_217_q = i_first_cleanup30_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_sel_x_b ^ VCC_q;

    // i_llvm_fpga_sync_buffer_f32_arg7_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2164(BLACKBOX,184)@0
    // in in_i_dependence@9
    // in in_valid_in@9
    // out out_buffer_out@9
    // out out_valid_out@9
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21009717cles2_eulve223_210 thei_llvm_fpga_sync_buffer_f32_arg7_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2164 (
        .in_buffer_in(in_arg7),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist90_sync_together322_aunroll_x_in_i_valid_8_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_f32_arg7_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2164_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // frac_y_uid299_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(BITSELECT,298)@9
    assign frac_y_uid299_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b = i_llvm_fpga_sync_buffer_f32_arg7_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2164_out_buffer_out[22:0];

    // cstZeroWF_uid279_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(CONSTANT,278)
    assign cstZeroWF_uid279_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = $unsigned(23'b00000000000000000000000);

    // fracXIsZero_uid302_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,301)@9
    assign fracXIsZero_uid302_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = $unsigned(cstZeroWF_uid279_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q == frac_y_uid299_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b ? 1'b1 : 1'b0);

    // cstAllZWE_uid280_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(CONSTANT,279)
    assign cstAllZWE_uid280_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = $unsigned(8'b00000000);

    // exp_y_uid298_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(BITSELECT,297)@9
    assign exp_y_uid298_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b = i_llvm_fpga_sync_buffer_f32_arg7_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2164_out_buffer_out[30:23];

    // expXIsZero_uid300_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,299)@9
    assign expXIsZero_uid300_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = $unsigned(exp_y_uid298_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b == cstAllZWE_uid280_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q ? 1'b1 : 1'b0);

    // excZ_y_uid304_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,303)@9
    assign excZ_y_uid304_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = expXIsZero_uid300_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q & fracXIsZero_uid302_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;

    // invExcYZ_uid334_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,333)@9
    assign invExcYZ_uid334_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = ~ (excZ_y_uid304_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q);

    // c_i32_1223(CONSTANT,90)
    assign c_i32_1223_q = $unsigned(32'b00000000000000000000000000000001);

    // redist96_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_3(DELAY,533)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_3_delay_0 <= '0;
            redist96_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_3_q <= '0;
        end
        else
        begin
            redist96_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_3_delay_0 <= $unsigned(redist95_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_1_q);
            redist96_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_3_q <= redist96_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_3_delay_0;
        end
    end

    // i_llvm_fpga_push_i32_acl_0127_i220_push127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2162(BLACKBOX,179)@4
    // out out_feedback_out_127@20000000
    // out out_feedback_valid_out_127@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21009217cles2_eulve223_210 thei_llvm_fpga_push_i32_acl_0127_i220_push127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2162 (
        .in_data_in(redist96_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_3_q),
        .in_feedback_stall_in_127(i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_feedback_stall_out_127),
        .in_keep_going25(i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(redist89_sync_together322_aunroll_x_in_i_valid_3_q),
        .out_data_out(),
        .out_feedback_out_127(i_llvm_fpga_push_i32_acl_0127_i220_push127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2162_out_feedback_out_127),
        .out_feedback_valid_out_127(i_llvm_fpga_push_i32_acl_0127_i220_push127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2162_out_feedback_valid_out_127),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i32_0224(CONSTANT,89)
    assign c_i32_0224_q = $unsigned(32'b00000000000000000000000000000000);

    // i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128(BLACKBOX,140)@1
    // out out_feedback_stall_out_127@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007z17cles2_eulve223_210 thei_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128 (
        .in_data_in(c_i32_0224_q),
        .in_dir(in_c0_eni82_1_tpl),
        .in_feedback_in_127(i_llvm_fpga_push_i32_acl_0127_i220_push127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2162_out_feedback_out_127),
        .in_feedback_valid_in_127(i_llvm_fpga_push_i32_acl_0127_i220_push127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2162_out_feedback_valid_out_127),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(in_i_valid),
        .out_data_out(i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out),
        .out_feedback_stall_out_127(i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_feedback_stall_out_127),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161(ADD,212)@1
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_a = {1'b0, i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_b = {1'b0, c_i32_1223_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_o = $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_a) + $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_b);
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_q = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_o[32:0];

    // bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x(BITSELECT,240)@1
    assign bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_q[31:0];

    // redist95_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_1(DELAY,532)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist95_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b);
        end
    end

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2163(BLACKBOX,213)@2
    // out out_primWireOut@8
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE210004cqdq06oucqdq06oucqz3 thei_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2163 (
        .in_0(redist95_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2161_sel_x_b_1_q),
        .out_primWireOut(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2163_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // frac_x_uid282_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(BITSELECT,281)@8
    assign frac_x_uid282_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2163_out_primWireOut[22:0];

    // redist1_frac_x_uid282_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1(DELAY,438)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_frac_x_uid282_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q <= '0;
        end
        else
        begin
            redist1_frac_x_uid282_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q <= $unsigned(frac_x_uid282_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b);
        end
    end

    // fracXIsZero_uid285_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,284)@9
    assign fracXIsZero_uid285_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = $unsigned(cstZeroWF_uid279_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q == redist1_frac_x_uid282_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q ? 1'b1 : 1'b0);

    // exp_x_uid281_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(BITSELECT,280)@8
    assign exp_x_uid281_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2163_out_primWireOut[30:23];

    // redist2_exp_x_uid281_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1(DELAY,439)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_exp_x_uid281_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q <= '0;
        end
        else
        begin
            redist2_exp_x_uid281_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q <= $unsigned(exp_x_uid281_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b);
        end
    end

    // expXIsZero_uid283_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,282)@9
    assign expXIsZero_uid283_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = $unsigned(redist2_exp_x_uid281_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q == cstAllZWE_uid280_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q ? 1'b1 : 1'b0);

    // excZ_x_uid287_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,286)@9
    assign excZ_x_uid287_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = expXIsZero_uid283_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q & fracXIsZero_uid285_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;

    // invExcXZ_uid335_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,334)@9
    assign invExcXZ_uid335_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = ~ (excZ_x_uid287_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q);

    // oneNonZero_uid336_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,335)@9
    assign oneNonZero_uid336_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = invExcXZ_uid335_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q | invExcYZ_uid334_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;

    // two_uid328_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(CONSTANT,327)
    assign two_uid328_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = $unsigned(2'b10);

    // signX_uid326_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(BITSELECT,325)@8
    assign signX_uid326_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b = $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2163_out_primWireOut[31:31]);

    // redist0_signX_uid326_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1(DELAY,437)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_signX_uid326_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q <= '0;
        end
        else
        begin
            redist0_signX_uid326_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q <= $unsigned(signX_uid326_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b);
        end
    end

    // signY_uid327_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(BITSELECT,326)@9
    assign signY_uid327_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b = $unsigned(i_llvm_fpga_sync_buffer_f32_arg7_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2164_out_buffer_out[31:31]);

    // concSXSY_uid329_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(BITJOIN,328)@9
    assign concSXSY_uid329_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = {redist0_signX_uid326_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q, signY_uid327_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b};

    // sxLTsy_uid330_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,329)@9
    assign sxLTsy_uid330_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = $unsigned(concSXSY_uid329_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q == two_uid328_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q ? 1'b1 : 1'b0);

    // rc2_uid337_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,336)@9
    assign rc2_uid337_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = sxLTsy_uid330_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q & oneNonZero_uid336_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;

    // expFracX_uid317_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(BITJOIN,316)@9
    assign expFracX_uid317_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = {redist2_exp_x_uid281_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q, redist1_frac_x_uid282_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q};

    // expFracY_uid319_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(BITJOIN,318)@9
    assign expFracY_uid319_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = {exp_y_uid298_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b, frac_y_uid299_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b};

    // efxGTefy_uid321_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(COMPARE,320)@9
    assign efxGTefy_uid321_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_a = {2'b00, expFracY_uid319_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q};
    assign efxGTefy_uid321_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b = {2'b00, expFracX_uid317_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q};
    assign efxGTefy_uid321_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_o = $unsigned(efxGTefy_uid321_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_a) - $unsigned(efxGTefy_uid321_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b);
    assign efxGTefy_uid321_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_c[0] = efxGTefy_uid321_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_o[32];

    // efxLTefy_uid322_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(COMPARE,321)@9
    assign efxLTefy_uid322_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_a = {2'b00, expFracX_uid317_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q};
    assign efxLTefy_uid322_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b = {2'b00, expFracY_uid319_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q};
    assign efxLTefy_uid322_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_o = $unsigned(efxLTefy_uid322_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_a) - $unsigned(efxLTefy_uid322_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b);
    assign efxLTefy_uid322_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_c[0] = efxLTefy_uid322_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_o[32];

    // expFracCompMux_uid333_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(MUX,332)@9
    assign expFracCompMux_uid333_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_s = redist0_signX_uid326_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q;
    always @(expFracCompMux_uid333_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_s or efxLTefy_uid322_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_c or efxGTefy_uid321_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_c)
    begin
        unique case (expFracCompMux_uid333_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_s)
            1'b0 : expFracCompMux_uid333_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = efxLTefy_uid322_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_c;
            1'b1 : expFracCompMux_uid333_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = efxGTefy_uid321_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_c;
            default : expFracCompMux_uid333_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = 1'b0;
        endcase
    end

    // xorSigns_uid331_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,330)@9
    assign xorSigns_uid331_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = redist0_signX_uid326_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q ^ signY_uid327_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b;

    // sxEQsy_uid332_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,331)@9
    assign sxEQsy_uid332_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = ~ (xorSigns_uid331_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q);

    // sxEQsyExpFracCompMux_uid338_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,337)@9
    assign sxEQsyExpFracCompMux_uid338_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = sxEQsy_uid332_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q & expFracCompMux_uid333_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;

    // r_uid339_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,338)@9 + 1
    assign r_uid339_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_qi = sxEQsyExpFracCompMux_uid338_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q | rc2_uid337_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    r_uid339_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_delay ( .xin(r_uid339_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_qi), .xout(r_uid339_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // fracXIsNotZero_uid303_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,302)@9
    assign fracXIsNotZero_uid303_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = ~ (fracXIsZero_uid302_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q);

    // cstAllOWE_uid278_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(CONSTANT,277)
    assign cstAllOWE_uid278_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = $unsigned(8'b11111111);

    // expXIsMax_uid301_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,300)@9
    assign expXIsMax_uid301_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = $unsigned(exp_y_uid298_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b == cstAllOWE_uid278_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q ? 1'b1 : 1'b0);

    // excN_y_uid306_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,305)@9
    assign excN_y_uid306_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = expXIsMax_uid301_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q & fracXIsNotZero_uid303_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;

    // fracXIsNotZero_uid286_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,285)@9
    assign fracXIsNotZero_uid286_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = ~ (fracXIsZero_uid285_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q);

    // expXIsMax_uid284_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,283)@9
    assign expXIsMax_uid284_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = $unsigned(redist2_exp_x_uid281_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_b_1_q == cstAllOWE_uid278_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q ? 1'b1 : 1'b0);

    // excN_x_uid289_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,288)@9
    assign excN_x_uid289_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = expXIsMax_uid284_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q & fracXIsNotZero_uid286_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;

    // oneIsNaN_uid312_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(LOGICAL,311)@9 + 1
    assign oneIsNaN_uid312_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_qi = excN_x_uid289_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q | excN_y_uid306_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    oneIsNaN_uid312_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_delay ( .xin(oneIsNaN_uid312_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_qi), .xout(oneIsNaN_uid312_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // rPostExc_uid340_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165(MUX,339)@10
    assign rPostExc_uid340_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_s = oneIsNaN_uid312_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
    always @(rPostExc_uid340_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_s or r_uid339_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q or GND_q)
    begin
        unique case (rPostExc_uid340_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_s)
            1'b0 : rPostExc_uid340_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = r_uid339_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;
            1'b1 : rPostExc_uid340_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = GND_q;
            default : rPostExc_uid340_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q = 1'b0;
        endcase
    end

    // redist93_sync_together322_aunroll_x_in_i_valid_11(DELAY,530)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together322_aunroll_x_in_i_valid_11_q <= '0;
        end
        else
        begin
            redist93_sync_together322_aunroll_x_in_i_valid_11_q <= $unsigned(redist92_sync_together322_aunroll_x_in_i_valid_10_q);
        end
    end

    // redist150_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_8(DELAY,587)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist150_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_8_delay_0 <= '0;
            redist150_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_8_q <= '0;
        end
        else
        begin
            redist150_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_8_delay_0 <= $unsigned(redist149_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_6_q);
            redist150_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_8_q <= redist150_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_8_delay_0;
        end
    end

    // redist110_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_2(DELAY,547)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_2_delay_0 <= '0;
            redist110_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_2_q <= '0;
        end
        else
        begin
            redist110_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_2_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out);
            redist110_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_2_q <= redist110_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_2_delay_0;
        end
    end

    // i_llvm_fpga_push_i1_push162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2167(BLACKBOX,175)@12
    // out out_feedback_out_162@20000000
    // out out_feedback_valid_out_162@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008y17cles2_eulve223_210 thei_llvm_fpga_push_i1_push162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2167 (
        .in_data_in(redist110_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_2_q),
        .in_feedback_stall_in_162(i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_feedback_stall_out_162),
        .in_keep_going25(redist150_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_8_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist93_sync_together322_aunroll_x_in_i_valid_11_q),
        .out_data_out(),
        .out_feedback_out_162(i_llvm_fpga_push_i1_push162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2167_out_feedback_out_162),
        .out_feedback_valid_out_162(i_llvm_fpga_push_i1_push162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2167_out_feedback_valid_out_162),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist10_sync_together322_aunroll_x_in_c0_eni82_5_tpl_9(DELAY,447)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist10_sync_together322_aunroll_x_in_c0_eni82_5_tpl_9 ( .xin(in_c0_eni82_5_tpl), .xout(redist10_sync_together322_aunroll_x_in_c0_eni82_5_tpl_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166(BLACKBOX,136)@10
    // out out_feedback_stall_out_162@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007v17cles2_eulve223_210 thei_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166 (
        .in_data_in(redist10_sync_together322_aunroll_x_in_c0_eni82_5_tpl_9_q),
        .in_dir(redist5_sync_together322_aunroll_x_in_c0_eni82_1_tpl_9_q),
        .in_feedback_in_162(i_llvm_fpga_push_i1_push162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2167_out_feedback_out_162),
        .in_feedback_valid_in_162(i_llvm_fpga_push_i1_push162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2167_out_feedback_valid_out_162),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist91_sync_together322_aunroll_x_in_i_valid_9_q),
        .out_data_out(i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out),
        .out_feedback_stall_out_162(i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_feedback_stall_out_162),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2168(LOGICAL,215)@10
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2168_q = i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out & rPostExc_uid340_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2165_q;

    // i_notcmp21_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2169(LOGICAL,190)@10
    assign i_notcmp21_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2169_q = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2168_q ^ VCC_q;

    // i_or32_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2171(LOGICAL,191)@10
    assign i_or32_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2171_q = i_notcmp21_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2169_q | i_first_cleanup_xor31_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_217_q;

    // i_next_cleanups33_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2172(MUX,186)@10
    assign i_next_cleanups33_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2172_s = i_or32_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2171_q;
    always @(i_next_cleanups33_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2172_s or i_llvm_fpga_pop_i11_cleanups28_pop133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_215_out_data_out or i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_218_vt_join_q)
    begin
        unique case (i_next_cleanups33_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2172_s)
            1'b0 : i_next_cleanups33_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2172_q = i_llvm_fpga_pop_i11_cleanups28_pop133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_215_out_data_out;
            1'b1 : i_next_cleanups33_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2172_q = i_cleanups_shl29_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_218_vt_join_q;
            default : i_next_cleanups33_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2172_q = 11'b0;
        endcase
    end

    // i_llvm_fpga_push_i11_cleanups28_push133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2173(BLACKBOX,164)@10
    // out out_feedback_out_133@20000000
    // out out_feedback_valid_out_133@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008n17cles2_eulve223_210 thei_llvm_fpga_push_i11_cleanups28_push133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2173 (
        .in_data_in(i_next_cleanups33_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2172_q),
        .in_feedback_stall_in_133(i_llvm_fpga_pop_i11_cleanups28_pop133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_215_out_feedback_stall_out_133),
        .in_keep_going25(redist149_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_6_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist91_sync_together322_aunroll_x_in_i_valid_9_q),
        .out_data_out(),
        .out_feedback_out_133(i_llvm_fpga_push_i11_cleanups28_push133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2173_out_feedback_out_133),
        .out_feedback_valid_out_133(i_llvm_fpga_push_i11_cleanups28_push133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2173_out_feedback_valid_out_133),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8(DELAY,441)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_0 <= '0;
            redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_1 <= '0;
            redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_2 <= '0;
            redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_3 <= '0;
            redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_q <= '0;
        end
        else
        begin
            redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_0 <= $unsigned(redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3_q);
            redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_1 <= redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_0;
            redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_2 <= redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_1;
            redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_3 <= redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_2;
            redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_q <= redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_delay_3;
        end
    end

    // redist5_sync_together322_aunroll_x_in_c0_eni82_1_tpl_9(DELAY,442)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_sync_together322_aunroll_x_in_c0_eni82_1_tpl_9_q <= '0;
        end
        else
        begin
            redist5_sync_together322_aunroll_x_in_c0_eni82_1_tpl_9_q <= $unsigned(redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_q);
        end
    end

    // c_i11_1023220(CONSTANT,5)
    assign c_i11_1023220_q = $unsigned(11'b01111111111);

    // i_llvm_fpga_pop_i11_cleanups28_pop133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_215(BLACKBOX,127)@10
    // out out_feedback_stall_out_133@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007m17cles2_eulve223_210 thei_llvm_fpga_pop_i11_cleanups28_pop133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_215 (
        .in_data_in(c_i11_1023220_q),
        .in_dir(redist5_sync_together322_aunroll_x_in_c0_eni82_1_tpl_9_q),
        .in_feedback_in_133(i_llvm_fpga_push_i11_cleanups28_push133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2173_out_feedback_out_133),
        .in_feedback_valid_in_133(i_llvm_fpga_push_i11_cleanups28_push133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2173_out_feedback_valid_out_133),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist91_sync_together322_aunroll_x_in_i_valid_9_q),
        .out_data_out(i_llvm_fpga_pop_i11_cleanups28_pop133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_215_out_data_out),
        .out_feedback_stall_out_133(i_llvm_fpga_pop_i11_cleanups28_pop133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_215_out_feedback_stall_out_133),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_first_cleanup30_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_sel_x(BITSELECT,262)@10
    assign i_first_cleanup30_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_sel_x_b = i_llvm_fpga_pop_i11_cleanups28_pop133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_215_out_data_out[0:0];

    // redist94_i_first_cleanup30_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_sel_x_b_1(DELAY,531)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_i_first_cleanup30_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist94_i_first_cleanup30_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_sel_x_b_1_q <= $unsigned(i_first_cleanup30_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_sel_x_b);
        end
    end

    // redist98_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2168_q_1(DELAY,535)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2168_q_1_q <= '0;
        end
        else
        begin
            redist98_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2168_q_1_q <= $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2168_q);
        end
    end

    // i_llvm_fpga_push_i1_notexitcond35_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2170(BLACKBOX,172)@11
    // out out_feedback_out_4@20000000
    // out out_feedback_valid_out_4@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008v17cles2_eulve223_210 thei_llvm_fpga_push_i1_notexitcond35_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2170 (
        .in_data_in(redist98_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2168_q_1_q),
        .in_feedback_stall_in_4(i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_not_exitcond_stall_out),
        .in_first_cleanup30(redist94_i_first_cleanup30_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_sel_x_b_1_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist92_sync_together322_aunroll_x_in_i_valid_10_q),
        .out_data_out(),
        .out_feedback_out_4(i_llvm_fpga_push_i1_notexitcond35_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2170_out_feedback_out_4),
        .out_feedback_valid_out_4(i_llvm_fpga_push_i1_notexitcond35_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2170_out_feedback_valid_out_4),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg3(REG,344)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg3_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg3_q <= $unsigned(redist88_sync_together322_aunroll_x_in_i_valid_2_q);
        end
    end

    // rightShiftStage0Idx1Rng1_uid432_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x(BITSELECT,431)@4
    assign rightShiftStage0Idx1Rng1_uid432_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_b = i_llvm_fpga_pop_i11_initerations23_pop132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2112_out_data_out[10:1];

    // rightShiftStage0Idx1_uid434_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x(BITJOIN,433)@4
    assign rightShiftStage0Idx1_uid434_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid432_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_b};

    // valid_fanout_reg1(REG,342)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg1_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg1_q <= $unsigned(redist88_sync_together322_aunroll_x_in_i_valid_2_q);
        end
    end

    // valid_fanout_reg2(REG,343)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg2_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg2_q <= $unsigned(redist88_sync_together322_aunroll_x_in_i_valid_2_q);
        end
    end

    // i_llvm_fpga_push_i11_initerations23_push132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2114(BLACKBOX,165)@4
    // out out_feedback_out_132@20000000
    // out out_feedback_valid_out_132@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008o17cles2_eulve223_210 thei_llvm_fpga_push_i11_initerations23_push132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2114 (
        .in_data_in(i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2113_vt_join_q),
        .in_feedback_stall_in_132(i_llvm_fpga_pop_i11_initerations23_pop132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2112_out_feedback_stall_out_132),
        .in_keep_going25(i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg2_q),
        .out_data_out(),
        .out_feedback_out_132(i_llvm_fpga_push_i11_initerations23_push132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2114_out_feedback_out_132),
        .out_feedback_valid_out_132(i_llvm_fpga_push_i11_initerations23_push132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2114_out_feedback_valid_out_132),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i11_initerations23_pop132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2112(BLACKBOX,128)@4
    // out out_feedback_stall_out_132@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007n17cles2_eulve223_210 thei_llvm_fpga_pop_i11_initerations23_pop132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2112 (
        .in_data_in(c_i11_1023220_q),
        .in_dir(redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3_q),
        .in_feedback_in_132(i_llvm_fpga_push_i11_initerations23_push132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2114_out_feedback_out_132),
        .in_feedback_valid_in_132(i_llvm_fpga_push_i11_initerations23_push132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2114_out_feedback_valid_out_132),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg1_q),
        .out_data_out(i_llvm_fpga_pop_i11_initerations23_pop132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2112_out_data_out),
        .out_feedback_stall_out_132(i_llvm_fpga_pop_i11_initerations23_pop132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2112_out_feedback_stall_out_132),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // rightShiftStage0_uid436_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x(MUX,435)@4
    assign rightShiftStage0_uid436_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid436_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_s or i_llvm_fpga_pop_i11_initerations23_pop132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2112_out_data_out or rightShiftStage0Idx1_uid434_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q)
    begin
        unique case (rightShiftStage0_uid436_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_s)
            1'b0 : rightShiftStage0_uid436_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q = i_llvm_fpga_pop_i11_initerations23_pop132_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2112_out_data_out;
            1'b1 : rightShiftStage0_uid436_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q = rightShiftStage0Idx1_uid434_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q;
            default : rightShiftStage0_uid436_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q = 11'b0;
        endcase
    end

    // i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2113_vt_select_9(BITSELECT,189)@4
    assign i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2113_vt_select_9_b = rightShiftStage0_uid436_i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_x_q[9:0];

    // i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2113_vt_join(BITJOIN,188)@4
    assign i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2113_vt_join_q = {GND_q, i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2113_vt_select_9_b};

    // i_last_initeration26_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2115_sel_x(BITSELECT,263)@4
    assign i_last_initeration26_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2115_sel_x_b = i_next_initerations24_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2113_vt_join_q[0:0];

    // i_llvm_fpga_push_i1_lastiniteration27_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2116(BLACKBOX,166)@4
    // out out_feedback_out_3@20000000
    // out out_feedback_valid_out_3@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008p17cles2_eulve223_210 thei_llvm_fpga_push_i1_lastiniteration27_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2116 (
        .in_data_in(i_last_initeration26_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2115_sel_x_b),
        .in_feedback_stall_in_3(i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_initeration_stall_out),
        .in_keep_going25(i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg3_q),
        .out_data_out(),
        .out_feedback_out_3(i_llvm_fpga_push_i1_lastiniteration27_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2116_out_feedback_out_3),
        .out_feedback_valid_out_3(i_llvm_fpga_push_i1_lastiniteration27_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2116_out_feedback_valid_out_3),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3(DELAY,440)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3_delay_0 <= '0;
            redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3_delay_1 <= '0;
            redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3_q <= '0;
        end
        else
        begin
            redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3_delay_0 <= $unsigned(in_c0_eni82_1_tpl);
            redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3_delay_1 <= redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3_delay_0;
            redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3_q <= redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3_delay_1;
        end
    end

    // i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219(BLACKBOX,106)@4
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007117cles2_eulve223_210 thei_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219 (
        .in_data_in(redist3_sync_together322_aunroll_x_in_c0_eni82_1_tpl_3_q),
        .in_initeration_in(i_llvm_fpga_push_i1_lastiniteration27_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2116_out_feedback_out_3),
        .in_initeration_valid_in(i_llvm_fpga_push_i1_lastiniteration27_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2116_out_feedback_valid_out_3),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond35_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2170_out_feedback_out_4),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond35_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2170_out_feedback_valid_out_4),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(GND_q),
        .in_valid_in(redist89_sync_together322_aunroll_x_in_i_valid_3_q),
        .out_data_out(i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_exiting_valid_out),
        .out_initeration_stall_out(i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_initeration_stall_out),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_pipeline_valid_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,91)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_exiting_valid_out = i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_exiting_stall_out = i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,234)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_pipeline_valid_out;

    // valid_fanout_reg0(REG,341)@12 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg0_q <= $unsigned(redist93_sync_together322_aunroll_x_in_i_valid_11_q);
        end
    end

    // redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_notEnable(LOGICAL,1138)
    assign redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_nor(LOGICAL,1139)
    assign redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_nor_q = ~ (redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_notEnable_q | redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_sticky_ena_q);

    // redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_last(CONSTANT,1135)
    assign redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_cmp(LOGICAL,1136)
    assign redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_cmp_b = {1'b0, redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_q};
    assign redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_cmp_q = $unsigned(redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_last_q == redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_cmpReg(REG,1137)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_cmpReg_q <= $unsigned(redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_cmp_q);
        end
    end

    // redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_sticky_ena(REG,1140)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_nor_q == 1'b1)
        begin
            redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_sticky_ena_q <= $unsigned(redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_cmpReg_q);
        end
    end

    // redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_enaAnd(LOGICAL,1141)
    assign redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_enaAnd_q = redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_sticky_ena_q & VCC_q;

    // redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt(COUNTER,1133)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_i <= 4'd0;
            redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_i == 4'd9)
            begin
                redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_i <= $unsigned(redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_i <= $unsigned(redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_q = redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_i[3:0];

    // redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_wraddr(REG,1134)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_wraddr_q <= $unsigned(redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_q);
        end
    end

    // redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem(DUALMEM,1132)
    assign redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_ia = $unsigned(in_c0_eni82_82_tpl);
    assign redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_aa = redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_wraddr_q;
    assign redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_ab = redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_rdcnt_q;
    assign redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_dmem (
        .clocken1(redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_aa),
        .data_a(redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_ab),
        .q_b(redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_q = redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_iq[31:0];

    // redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_notEnable(LOGICAL,1128)
    assign redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_nor(LOGICAL,1129)
    assign redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_nor_q = ~ (redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_notEnable_q | redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_sticky_ena_q);

    // redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_last(CONSTANT,1125)
    assign redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_cmp(LOGICAL,1126)
    assign redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_cmp_b = {1'b0, redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_q};
    assign redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_cmp_q = $unsigned(redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_last_q == redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_cmpReg(REG,1127)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_cmpReg_q <= $unsigned(redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_cmp_q);
        end
    end

    // redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_sticky_ena(REG,1130)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_nor_q == 1'b1)
        begin
            redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_sticky_ena_q <= $unsigned(redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_cmpReg_q);
        end
    end

    // redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_enaAnd(LOGICAL,1131)
    assign redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_enaAnd_q = redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_sticky_ena_q & VCC_q;

    // redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt(COUNTER,1123)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_i <= 4'd0;
            redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_i == 4'd9)
            begin
                redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_i <= $unsigned(redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_i <= $unsigned(redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_q = redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_i[3:0];

    // redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_wraddr(REG,1124)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_wraddr_q <= $unsigned(redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_q);
        end
    end

    // redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem(DUALMEM,1122)
    assign redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_ia = $unsigned(in_c0_eni82_81_tpl);
    assign redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_aa = redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_wraddr_q;
    assign redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_ab = redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_rdcnt_q;
    assign redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_dmem (
        .clocken1(redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_aa),
        .data_a(redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_ab),
        .q_b(redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_q = redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_iq[31:0];

    // redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_notEnable(LOGICAL,1118)
    assign redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_nor(LOGICAL,1119)
    assign redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_nor_q = ~ (redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_notEnable_q | redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_sticky_ena_q);

    // redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_last(CONSTANT,1115)
    assign redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_cmp(LOGICAL,1116)
    assign redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_cmp_b = {1'b0, redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_q};
    assign redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_cmp_q = $unsigned(redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_last_q == redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_cmpReg(REG,1117)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_cmpReg_q <= $unsigned(redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_cmp_q);
        end
    end

    // redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_sticky_ena(REG,1120)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_nor_q == 1'b1)
        begin
            redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_sticky_ena_q <= $unsigned(redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_cmpReg_q);
        end
    end

    // redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_enaAnd(LOGICAL,1121)
    assign redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_enaAnd_q = redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_sticky_ena_q & VCC_q;

    // redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt(COUNTER,1113)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_i <= 4'd0;
            redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_i == 4'd9)
            begin
                redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_i <= $unsigned(redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_i <= $unsigned(redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_q = redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_i[3:0];

    // redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_wraddr(REG,1114)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_wraddr_q <= $unsigned(redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_q);
        end
    end

    // redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem(DUALMEM,1112)
    assign redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_ia = $unsigned(in_c0_eni82_80_tpl);
    assign redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_aa = redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_wraddr_q;
    assign redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_ab = redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_rdcnt_q;
    assign redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_dmem (
        .clocken1(redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_aa),
        .data_a(redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_ab),
        .q_b(redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_q = redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_iq[31:0];

    // redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_notEnable(LOGICAL,1108)
    assign redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_nor(LOGICAL,1109)
    assign redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_nor_q = ~ (redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_notEnable_q | redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_sticky_ena_q);

    // redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_last(CONSTANT,1105)
    assign redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_cmp(LOGICAL,1106)
    assign redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_cmp_b = {1'b0, redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_q};
    assign redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_cmp_q = $unsigned(redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_last_q == redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_cmpReg(REG,1107)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_cmpReg_q <= $unsigned(redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_cmp_q);
        end
    end

    // redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_sticky_ena(REG,1110)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_nor_q == 1'b1)
        begin
            redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_sticky_ena_q <= $unsigned(redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_cmpReg_q);
        end
    end

    // redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_enaAnd(LOGICAL,1111)
    assign redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_enaAnd_q = redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_sticky_ena_q & VCC_q;

    // redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt(COUNTER,1103)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_i <= 4'd0;
            redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_i == 4'd9)
            begin
                redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_i <= $unsigned(redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_i <= $unsigned(redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_q = redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_i[3:0];

    // redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_wraddr(REG,1104)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_wraddr_q <= $unsigned(redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_q);
        end
    end

    // redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem(DUALMEM,1102)
    assign redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_ia = $unsigned(in_c0_eni82_79_tpl);
    assign redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_aa = redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_wraddr_q;
    assign redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_ab = redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_rdcnt_q;
    assign redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_dmem (
        .clocken1(redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_aa),
        .data_a(redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_ab),
        .q_b(redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_q = redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_iq[31:0];

    // redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_notEnable(LOGICAL,1098)
    assign redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_nor(LOGICAL,1099)
    assign redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_nor_q = ~ (redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_notEnable_q | redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_sticky_ena_q);

    // redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_last(CONSTANT,1095)
    assign redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_cmp(LOGICAL,1096)
    assign redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_cmp_b = {1'b0, redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_q};
    assign redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_cmp_q = $unsigned(redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_last_q == redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_cmpReg(REG,1097)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_cmpReg_q <= $unsigned(redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_cmp_q);
        end
    end

    // redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_sticky_ena(REG,1100)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_nor_q == 1'b1)
        begin
            redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_sticky_ena_q <= $unsigned(redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_cmpReg_q);
        end
    end

    // redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_enaAnd(LOGICAL,1101)
    assign redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_enaAnd_q = redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_sticky_ena_q & VCC_q;

    // redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt(COUNTER,1093)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_i <= 4'd0;
            redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_i == 4'd9)
            begin
                redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_i <= $unsigned(redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_i <= $unsigned(redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_q = redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_i[3:0];

    // redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_wraddr(REG,1094)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_wraddr_q <= $unsigned(redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_q);
        end
    end

    // redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem(DUALMEM,1092)
    assign redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_ia = $unsigned(in_c0_eni82_78_tpl);
    assign redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_aa = redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_wraddr_q;
    assign redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_ab = redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_rdcnt_q;
    assign redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_dmem (
        .clocken1(redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_aa),
        .data_a(redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_ab),
        .q_b(redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_q = redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_iq[31:0];

    // redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_notEnable(LOGICAL,1088)
    assign redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_nor(LOGICAL,1089)
    assign redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_nor_q = ~ (redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_notEnable_q | redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_sticky_ena_q);

    // redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_last(CONSTANT,1085)
    assign redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_cmp(LOGICAL,1086)
    assign redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_cmp_b = {1'b0, redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_q};
    assign redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_cmp_q = $unsigned(redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_last_q == redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_cmpReg(REG,1087)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_cmpReg_q <= $unsigned(redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_cmp_q);
        end
    end

    // redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_sticky_ena(REG,1090)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_nor_q == 1'b1)
        begin
            redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_sticky_ena_q <= $unsigned(redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_cmpReg_q);
        end
    end

    // redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_enaAnd(LOGICAL,1091)
    assign redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_enaAnd_q = redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_sticky_ena_q & VCC_q;

    // redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt(COUNTER,1083)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_i <= 4'd0;
            redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_i == 4'd9)
            begin
                redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_i <= $unsigned(redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_i <= $unsigned(redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_q = redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_i[3:0];

    // redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_wraddr(REG,1084)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_wraddr_q <= $unsigned(redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_q);
        end
    end

    // redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem(DUALMEM,1082)
    assign redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_ia = $unsigned(in_c0_eni82_77_tpl);
    assign redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_aa = redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_wraddr_q;
    assign redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_ab = redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_rdcnt_q;
    assign redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_dmem (
        .clocken1(redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_aa),
        .data_a(redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_ab),
        .q_b(redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_q = redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_iq[31:0];

    // redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_notEnable(LOGICAL,1078)
    assign redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_nor(LOGICAL,1079)
    assign redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_nor_q = ~ (redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_notEnable_q | redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_sticky_ena_q);

    // redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_last(CONSTANT,1075)
    assign redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_cmp(LOGICAL,1076)
    assign redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_cmp_b = {1'b0, redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_q};
    assign redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_cmp_q = $unsigned(redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_last_q == redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_cmpReg(REG,1077)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_cmpReg_q <= $unsigned(redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_cmp_q);
        end
    end

    // redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_sticky_ena(REG,1080)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_nor_q == 1'b1)
        begin
            redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_sticky_ena_q <= $unsigned(redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_cmpReg_q);
        end
    end

    // redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_enaAnd(LOGICAL,1081)
    assign redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_enaAnd_q = redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_sticky_ena_q & VCC_q;

    // redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt(COUNTER,1073)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_i <= 4'd0;
            redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_i == 4'd9)
            begin
                redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_i <= $unsigned(redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_i <= $unsigned(redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_q = redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_i[3:0];

    // redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_wraddr(REG,1074)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_wraddr_q <= $unsigned(redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_q);
        end
    end

    // redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem(DUALMEM,1072)
    assign redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_ia = $unsigned(in_c0_eni82_76_tpl);
    assign redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_aa = redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_wraddr_q;
    assign redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_ab = redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_rdcnt_q;
    assign redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_dmem (
        .clocken1(redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_aa),
        .data_a(redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_ab),
        .q_b(redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_q = redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_iq[31:0];

    // redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_notEnable(LOGICAL,1068)
    assign redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_nor(LOGICAL,1069)
    assign redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_nor_q = ~ (redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_notEnable_q | redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_sticky_ena_q);

    // redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_last(CONSTANT,1065)
    assign redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_cmp(LOGICAL,1066)
    assign redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_cmp_b = {1'b0, redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_q};
    assign redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_cmp_q = $unsigned(redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_last_q == redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_cmpReg(REG,1067)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_cmpReg_q <= $unsigned(redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_cmp_q);
        end
    end

    // redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_sticky_ena(REG,1070)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_nor_q == 1'b1)
        begin
            redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_sticky_ena_q <= $unsigned(redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_cmpReg_q);
        end
    end

    // redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_enaAnd(LOGICAL,1071)
    assign redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_enaAnd_q = redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_sticky_ena_q & VCC_q;

    // redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt(COUNTER,1063)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_i <= 4'd0;
            redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_i == 4'd9)
            begin
                redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_i <= $unsigned(redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_i <= $unsigned(redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_q = redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_i[3:0];

    // redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_wraddr(REG,1064)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_wraddr_q <= $unsigned(redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_q);
        end
    end

    // redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem(DUALMEM,1062)
    assign redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_ia = $unsigned(in_c0_eni82_75_tpl);
    assign redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_aa = redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_wraddr_q;
    assign redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_ab = redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_rdcnt_q;
    assign redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_dmem (
        .clocken1(redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_aa),
        .data_a(redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_ab),
        .q_b(redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_q = redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_iq[31:0];

    // redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_notEnable(LOGICAL,1058)
    assign redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_nor(LOGICAL,1059)
    assign redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_nor_q = ~ (redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_notEnable_q | redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_sticky_ena_q);

    // redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_last(CONSTANT,1055)
    assign redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_cmp(LOGICAL,1056)
    assign redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_cmp_b = {1'b0, redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_q};
    assign redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_cmp_q = $unsigned(redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_last_q == redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_cmpReg(REG,1057)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_cmpReg_q <= $unsigned(redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_cmp_q);
        end
    end

    // redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_sticky_ena(REG,1060)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_nor_q == 1'b1)
        begin
            redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_sticky_ena_q <= $unsigned(redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_cmpReg_q);
        end
    end

    // redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_enaAnd(LOGICAL,1061)
    assign redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_enaAnd_q = redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_sticky_ena_q & VCC_q;

    // redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt(COUNTER,1053)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_i <= 4'd0;
            redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_i == 4'd9)
            begin
                redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_i <= $unsigned(redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_i <= $unsigned(redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_q = redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_i[3:0];

    // redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_wraddr(REG,1054)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_wraddr_q <= $unsigned(redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_q);
        end
    end

    // redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem(DUALMEM,1052)
    assign redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_ia = $unsigned(in_c0_eni82_74_tpl);
    assign redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_aa = redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_wraddr_q;
    assign redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_ab = redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_rdcnt_q;
    assign redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_dmem (
        .clocken1(redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_aa),
        .data_a(redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_ab),
        .q_b(redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_q = redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_iq[31:0];

    // redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_notEnable(LOGICAL,1048)
    assign redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_nor(LOGICAL,1049)
    assign redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_nor_q = ~ (redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_notEnable_q | redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_sticky_ena_q);

    // redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_last(CONSTANT,1045)
    assign redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_cmp(LOGICAL,1046)
    assign redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_cmp_b = {1'b0, redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_q};
    assign redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_cmp_q = $unsigned(redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_last_q == redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_cmpReg(REG,1047)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_cmpReg_q <= $unsigned(redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_cmp_q);
        end
    end

    // redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_sticky_ena(REG,1050)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_nor_q == 1'b1)
        begin
            redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_sticky_ena_q <= $unsigned(redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_cmpReg_q);
        end
    end

    // redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_enaAnd(LOGICAL,1051)
    assign redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_enaAnd_q = redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_sticky_ena_q & VCC_q;

    // redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt(COUNTER,1043)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_i <= 4'd0;
            redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_i == 4'd9)
            begin
                redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_i <= $unsigned(redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_i <= $unsigned(redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_q = redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_i[3:0];

    // redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_wraddr(REG,1044)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_wraddr_q <= $unsigned(redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_q);
        end
    end

    // redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem(DUALMEM,1042)
    assign redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_ia = $unsigned(in_c0_eni82_73_tpl);
    assign redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_aa = redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_wraddr_q;
    assign redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_ab = redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_rdcnt_q;
    assign redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_dmem (
        .clocken1(redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_aa),
        .data_a(redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_ab),
        .q_b(redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_q = redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_iq[31:0];

    // redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_notEnable(LOGICAL,1038)
    assign redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_nor(LOGICAL,1039)
    assign redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_nor_q = ~ (redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_notEnable_q | redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_sticky_ena_q);

    // redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_last(CONSTANT,1035)
    assign redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_cmp(LOGICAL,1036)
    assign redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_cmp_b = {1'b0, redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_q};
    assign redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_cmp_q = $unsigned(redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_last_q == redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_cmpReg(REG,1037)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_cmpReg_q <= $unsigned(redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_cmp_q);
        end
    end

    // redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_sticky_ena(REG,1040)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_nor_q == 1'b1)
        begin
            redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_sticky_ena_q <= $unsigned(redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_cmpReg_q);
        end
    end

    // redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_enaAnd(LOGICAL,1041)
    assign redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_enaAnd_q = redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_sticky_ena_q & VCC_q;

    // redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt(COUNTER,1033)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_i <= 4'd0;
            redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_i == 4'd9)
            begin
                redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_i <= $unsigned(redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_i <= $unsigned(redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_q = redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_i[3:0];

    // redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_wraddr(REG,1034)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_wraddr_q <= $unsigned(redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_q);
        end
    end

    // redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem(DUALMEM,1032)
    assign redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_ia = $unsigned(in_c0_eni82_72_tpl);
    assign redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_aa = redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_wraddr_q;
    assign redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_ab = redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_rdcnt_q;
    assign redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_dmem (
        .clocken1(redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_aa),
        .data_a(redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_ab),
        .q_b(redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_q = redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_iq[31:0];

    // redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_notEnable(LOGICAL,1028)
    assign redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_nor(LOGICAL,1029)
    assign redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_nor_q = ~ (redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_notEnable_q | redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_sticky_ena_q);

    // redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_last(CONSTANT,1025)
    assign redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_cmp(LOGICAL,1026)
    assign redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_cmp_b = {1'b0, redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_q};
    assign redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_cmp_q = $unsigned(redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_last_q == redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_cmpReg(REG,1027)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_cmpReg_q <= $unsigned(redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_cmp_q);
        end
    end

    // redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_sticky_ena(REG,1030)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_nor_q == 1'b1)
        begin
            redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_sticky_ena_q <= $unsigned(redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_cmpReg_q);
        end
    end

    // redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_enaAnd(LOGICAL,1031)
    assign redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_enaAnd_q = redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_sticky_ena_q & VCC_q;

    // redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt(COUNTER,1023)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_i <= 4'd0;
            redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_i == 4'd9)
            begin
                redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_i <= $unsigned(redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_i <= $unsigned(redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_q = redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_i[3:0];

    // redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_wraddr(REG,1024)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_wraddr_q <= $unsigned(redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_q);
        end
    end

    // redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem(DUALMEM,1022)
    assign redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_ia = $unsigned(in_c0_eni82_71_tpl);
    assign redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_aa = redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_wraddr_q;
    assign redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_ab = redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_rdcnt_q;
    assign redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_dmem (
        .clocken1(redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_aa),
        .data_a(redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_ab),
        .q_b(redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_q = redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_iq[31:0];

    // redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_notEnable(LOGICAL,1018)
    assign redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_nor(LOGICAL,1019)
    assign redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_nor_q = ~ (redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_notEnable_q | redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_sticky_ena_q);

    // redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_last(CONSTANT,1015)
    assign redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_cmp(LOGICAL,1016)
    assign redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_cmp_b = {1'b0, redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_q};
    assign redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_cmp_q = $unsigned(redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_last_q == redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_cmpReg(REG,1017)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_cmpReg_q <= $unsigned(redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_cmp_q);
        end
    end

    // redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_sticky_ena(REG,1020)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_nor_q == 1'b1)
        begin
            redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_sticky_ena_q <= $unsigned(redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_cmpReg_q);
        end
    end

    // redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_enaAnd(LOGICAL,1021)
    assign redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_enaAnd_q = redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_sticky_ena_q & VCC_q;

    // redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt(COUNTER,1013)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_i <= 4'd0;
            redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_i == 4'd9)
            begin
                redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_i <= $unsigned(redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_i <= $unsigned(redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_q = redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_i[3:0];

    // redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_wraddr(REG,1014)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_wraddr_q <= $unsigned(redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_q);
        end
    end

    // redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem(DUALMEM,1012)
    assign redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_ia = $unsigned(in_c0_eni82_70_tpl);
    assign redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_aa = redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_wraddr_q;
    assign redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_ab = redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_rdcnt_q;
    assign redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_dmem (
        .clocken1(redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_aa),
        .data_a(redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_ab),
        .q_b(redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_q = redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_iq[31:0];

    // redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_notEnable(LOGICAL,1008)
    assign redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_nor(LOGICAL,1009)
    assign redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_nor_q = ~ (redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_notEnable_q | redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_sticky_ena_q);

    // redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_last(CONSTANT,1005)
    assign redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_cmp(LOGICAL,1006)
    assign redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_cmp_b = {1'b0, redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_q};
    assign redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_cmp_q = $unsigned(redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_last_q == redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_cmpReg(REG,1007)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_cmpReg_q <= $unsigned(redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_cmp_q);
        end
    end

    // redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_sticky_ena(REG,1010)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_nor_q == 1'b1)
        begin
            redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_sticky_ena_q <= $unsigned(redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_cmpReg_q);
        end
    end

    // redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_enaAnd(LOGICAL,1011)
    assign redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_enaAnd_q = redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_sticky_ena_q & VCC_q;

    // redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt(COUNTER,1003)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_i <= 4'd0;
            redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_i == 4'd9)
            begin
                redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_i <= $unsigned(redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_i <= $unsigned(redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_q = redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_i[3:0];

    // redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_wraddr(REG,1004)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_wraddr_q <= $unsigned(redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_q);
        end
    end

    // redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem(DUALMEM,1002)
    assign redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_ia = $unsigned(in_c0_eni82_69_tpl);
    assign redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_aa = redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_wraddr_q;
    assign redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_ab = redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_rdcnt_q;
    assign redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_dmem (
        .clocken1(redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_aa),
        .data_a(redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_ab),
        .q_b(redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_q = redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_iq[31:0];

    // redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_notEnable(LOGICAL,998)
    assign redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_nor(LOGICAL,999)
    assign redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_nor_q = ~ (redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_notEnable_q | redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_sticky_ena_q);

    // redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_last(CONSTANT,995)
    assign redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_cmp(LOGICAL,996)
    assign redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_cmp_b = {1'b0, redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_q};
    assign redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_cmp_q = $unsigned(redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_last_q == redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_cmpReg(REG,997)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_cmpReg_q <= $unsigned(redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_cmp_q);
        end
    end

    // redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_sticky_ena(REG,1000)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_nor_q == 1'b1)
        begin
            redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_sticky_ena_q <= $unsigned(redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_cmpReg_q);
        end
    end

    // redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_enaAnd(LOGICAL,1001)
    assign redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_enaAnd_q = redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_sticky_ena_q & VCC_q;

    // redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt(COUNTER,993)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_i <= 4'd0;
            redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_i == 4'd9)
            begin
                redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_i <= $unsigned(redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_i <= $unsigned(redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_q = redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_i[3:0];

    // redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_wraddr(REG,994)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_wraddr_q <= $unsigned(redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_q);
        end
    end

    // redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem(DUALMEM,992)
    assign redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_ia = $unsigned(in_c0_eni82_68_tpl);
    assign redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_aa = redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_wraddr_q;
    assign redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_ab = redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_rdcnt_q;
    assign redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_dmem (
        .clocken1(redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_aa),
        .data_a(redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_ab),
        .q_b(redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_q = redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_iq[31:0];

    // redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_notEnable(LOGICAL,988)
    assign redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_nor(LOGICAL,989)
    assign redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_nor_q = ~ (redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_notEnable_q | redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_sticky_ena_q);

    // redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_last(CONSTANT,985)
    assign redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_cmp(LOGICAL,986)
    assign redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_cmp_b = {1'b0, redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_q};
    assign redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_cmp_q = $unsigned(redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_last_q == redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_cmpReg(REG,987)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_cmpReg_q <= $unsigned(redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_cmp_q);
        end
    end

    // redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_sticky_ena(REG,990)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_nor_q == 1'b1)
        begin
            redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_sticky_ena_q <= $unsigned(redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_cmpReg_q);
        end
    end

    // redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_enaAnd(LOGICAL,991)
    assign redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_enaAnd_q = redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_sticky_ena_q & VCC_q;

    // redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt(COUNTER,983)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_i <= 4'd0;
            redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_i == 4'd9)
            begin
                redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_i <= $unsigned(redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_i <= $unsigned(redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_q = redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_i[3:0];

    // redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_wraddr(REG,984)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_wraddr_q <= $unsigned(redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_q);
        end
    end

    // redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem(DUALMEM,982)
    assign redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_ia = $unsigned(in_c0_eni82_67_tpl);
    assign redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_aa = redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_wraddr_q;
    assign redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_ab = redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_rdcnt_q;
    assign redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_dmem (
        .clocken1(redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_aa),
        .data_a(redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_ab),
        .q_b(redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_q = redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_iq[31:0];

    // redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_notEnable(LOGICAL,978)
    assign redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_nor(LOGICAL,979)
    assign redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_nor_q = ~ (redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_notEnable_q | redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_sticky_ena_q);

    // redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_last(CONSTANT,975)
    assign redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_cmp(LOGICAL,976)
    assign redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_cmp_b = {1'b0, redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_q};
    assign redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_cmp_q = $unsigned(redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_last_q == redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_cmpReg(REG,977)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_cmpReg_q <= $unsigned(redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_cmp_q);
        end
    end

    // redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_sticky_ena(REG,980)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_nor_q == 1'b1)
        begin
            redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_sticky_ena_q <= $unsigned(redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_cmpReg_q);
        end
    end

    // redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_enaAnd(LOGICAL,981)
    assign redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_enaAnd_q = redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_sticky_ena_q & VCC_q;

    // redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt(COUNTER,973)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_i <= 4'd0;
            redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_i == 4'd9)
            begin
                redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_i <= $unsigned(redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_i <= $unsigned(redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_q = redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_i[3:0];

    // redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_wraddr(REG,974)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_wraddr_q <= $unsigned(redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_q);
        end
    end

    // redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem(DUALMEM,972)
    assign redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_ia = $unsigned(in_c0_eni82_66_tpl);
    assign redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_aa = redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_wraddr_q;
    assign redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_ab = redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_rdcnt_q;
    assign redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_dmem (
        .clocken1(redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_aa),
        .data_a(redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_ab),
        .q_b(redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_q = redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_iq[31:0];

    // redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_notEnable(LOGICAL,968)
    assign redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_nor(LOGICAL,969)
    assign redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_nor_q = ~ (redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_notEnable_q | redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_sticky_ena_q);

    // redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_last(CONSTANT,965)
    assign redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_cmp(LOGICAL,966)
    assign redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_cmp_b = {1'b0, redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_q};
    assign redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_cmp_q = $unsigned(redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_last_q == redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_cmpReg(REG,967)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_cmpReg_q <= $unsigned(redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_cmp_q);
        end
    end

    // redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_sticky_ena(REG,970)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_nor_q == 1'b1)
        begin
            redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_sticky_ena_q <= $unsigned(redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_cmpReg_q);
        end
    end

    // redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_enaAnd(LOGICAL,971)
    assign redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_enaAnd_q = redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_sticky_ena_q & VCC_q;

    // redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt(COUNTER,963)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_i <= 4'd0;
            redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_i == 4'd9)
            begin
                redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_i <= $unsigned(redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_i <= $unsigned(redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_q = redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_i[3:0];

    // redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_wraddr(REG,964)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_wraddr_q <= $unsigned(redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_q);
        end
    end

    // redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem(DUALMEM,962)
    assign redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_ia = $unsigned(in_c0_eni82_65_tpl);
    assign redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_aa = redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_wraddr_q;
    assign redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_ab = redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_rdcnt_q;
    assign redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_dmem (
        .clocken1(redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_aa),
        .data_a(redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_ab),
        .q_b(redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_q = redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_iq[31:0];

    // redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_notEnable(LOGICAL,958)
    assign redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_nor(LOGICAL,959)
    assign redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_nor_q = ~ (redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_notEnable_q | redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_sticky_ena_q);

    // redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_last(CONSTANT,955)
    assign redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_cmp(LOGICAL,956)
    assign redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_cmp_b = {1'b0, redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_q};
    assign redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_cmp_q = $unsigned(redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_last_q == redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_cmpReg(REG,957)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_cmpReg_q <= $unsigned(redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_cmp_q);
        end
    end

    // redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_sticky_ena(REG,960)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_nor_q == 1'b1)
        begin
            redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_sticky_ena_q <= $unsigned(redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_cmpReg_q);
        end
    end

    // redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_enaAnd(LOGICAL,961)
    assign redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_enaAnd_q = redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_sticky_ena_q & VCC_q;

    // redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt(COUNTER,953)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_i <= 4'd0;
            redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_i == 4'd9)
            begin
                redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_i <= $unsigned(redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_i <= $unsigned(redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_q = redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_i[3:0];

    // redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_wraddr(REG,954)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_wraddr_q <= $unsigned(redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_q);
        end
    end

    // redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem(DUALMEM,952)
    assign redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_ia = $unsigned(in_c0_eni82_64_tpl);
    assign redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_aa = redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_wraddr_q;
    assign redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_ab = redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_rdcnt_q;
    assign redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_dmem (
        .clocken1(redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_aa),
        .data_a(redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_ab),
        .q_b(redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_q = redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_iq[31:0];

    // redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_notEnable(LOGICAL,948)
    assign redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_nor(LOGICAL,949)
    assign redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_nor_q = ~ (redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_notEnable_q | redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_sticky_ena_q);

    // redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_last(CONSTANT,945)
    assign redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_cmp(LOGICAL,946)
    assign redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_cmp_b = {1'b0, redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_q};
    assign redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_cmp_q = $unsigned(redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_last_q == redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_cmpReg(REG,947)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_cmpReg_q <= $unsigned(redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_cmp_q);
        end
    end

    // redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_sticky_ena(REG,950)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_nor_q == 1'b1)
        begin
            redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_sticky_ena_q <= $unsigned(redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_cmpReg_q);
        end
    end

    // redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_enaAnd(LOGICAL,951)
    assign redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_enaAnd_q = redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_sticky_ena_q & VCC_q;

    // redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt(COUNTER,943)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_i <= 4'd0;
            redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_i == 4'd9)
            begin
                redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_i <= $unsigned(redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_i <= $unsigned(redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_q = redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_i[3:0];

    // redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_wraddr(REG,944)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_wraddr_q <= $unsigned(redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_q);
        end
    end

    // redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem(DUALMEM,942)
    assign redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_ia = $unsigned(in_c0_eni82_63_tpl);
    assign redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_aa = redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_wraddr_q;
    assign redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_ab = redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_rdcnt_q;
    assign redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_dmem (
        .clocken1(redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_aa),
        .data_a(redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_ab),
        .q_b(redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_q = redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_iq[31:0];

    // redist67_sync_together322_aunroll_x_in_c0_eni82_62_tpl_12(DELAY,504)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist67_sync_together322_aunroll_x_in_c0_eni82_62_tpl_12 ( .xin(in_c0_eni82_62_tpl), .xout(redist67_sync_together322_aunroll_x_in_c0_eni82_62_tpl_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist66_sync_together322_aunroll_x_in_c0_eni82_61_tpl_12(DELAY,503)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist66_sync_together322_aunroll_x_in_c0_eni82_61_tpl_12 ( .xin(in_c0_eni82_61_tpl), .xout(redist66_sync_together322_aunroll_x_in_c0_eni82_61_tpl_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_notEnable(LOGICAL,938)
    assign redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_nor(LOGICAL,939)
    assign redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_nor_q = ~ (redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_notEnable_q | redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_sticky_ena_q);

    // redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_last(CONSTANT,935)
    assign redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_cmp(LOGICAL,936)
    assign redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_cmp_b = {1'b0, redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_q};
    assign redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_cmp_q = $unsigned(redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_last_q == redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_cmpReg(REG,937)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_cmpReg_q <= $unsigned(redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_cmp_q);
        end
    end

    // redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_sticky_ena(REG,940)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_nor_q == 1'b1)
        begin
            redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_sticky_ena_q <= $unsigned(redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_cmpReg_q);
        end
    end

    // redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_enaAnd(LOGICAL,941)
    assign redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_enaAnd_q = redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_sticky_ena_q & VCC_q;

    // redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt(COUNTER,933)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_i <= 4'd0;
            redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_i == 4'd9)
            begin
                redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_i <= $unsigned(redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_i <= $unsigned(redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_q = redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_i[3:0];

    // redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_wraddr(REG,934)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_wraddr_q <= $unsigned(redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_q);
        end
    end

    // redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem(DUALMEM,932)
    assign redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_ia = $unsigned(in_c0_eni82_60_tpl);
    assign redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_aa = redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_wraddr_q;
    assign redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_ab = redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_rdcnt_q;
    assign redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_dmem (
        .clocken1(redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_aa),
        .data_a(redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_ab),
        .q_b(redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_q = redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_iq[31:0];

    // redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_notEnable(LOGICAL,928)
    assign redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_nor(LOGICAL,929)
    assign redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_nor_q = ~ (redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_notEnable_q | redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_sticky_ena_q);

    // redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_last(CONSTANT,925)
    assign redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_cmp(LOGICAL,926)
    assign redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_cmp_b = {1'b0, redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_q};
    assign redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_cmp_q = $unsigned(redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_last_q == redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_cmpReg(REG,927)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_cmpReg_q <= $unsigned(redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_cmp_q);
        end
    end

    // redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_sticky_ena(REG,930)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_nor_q == 1'b1)
        begin
            redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_sticky_ena_q <= $unsigned(redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_cmpReg_q);
        end
    end

    // redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_enaAnd(LOGICAL,931)
    assign redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_enaAnd_q = redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_sticky_ena_q & VCC_q;

    // redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt(COUNTER,923)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_i <= 4'd0;
            redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_i == 4'd9)
            begin
                redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_i <= $unsigned(redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_i <= $unsigned(redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_q = redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_i[3:0];

    // redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_wraddr(REG,924)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_wraddr_q <= $unsigned(redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_q);
        end
    end

    // redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem(DUALMEM,922)
    assign redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_ia = $unsigned(in_c0_eni82_59_tpl);
    assign redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_aa = redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_wraddr_q;
    assign redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_ab = redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_rdcnt_q;
    assign redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_dmem (
        .clocken1(redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_aa),
        .data_a(redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_ab),
        .q_b(redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_q = redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_iq[31:0];

    // redist63_sync_together322_aunroll_x_in_c0_eni82_58_tpl_12(DELAY,500)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist63_sync_together322_aunroll_x_in_c0_eni82_58_tpl_12 ( .xin(in_c0_eni82_58_tpl), .xout(redist63_sync_together322_aunroll_x_in_c0_eni82_58_tpl_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist62_sync_together322_aunroll_x_in_c0_eni82_57_tpl_12(DELAY,499)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist62_sync_together322_aunroll_x_in_c0_eni82_57_tpl_12 ( .xin(in_c0_eni82_57_tpl), .xout(redist62_sync_together322_aunroll_x_in_c0_eni82_57_tpl_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_notEnable(LOGICAL,918)
    assign redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_nor(LOGICAL,919)
    assign redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_nor_q = ~ (redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_notEnable_q | redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_sticky_ena_q);

    // redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_last(CONSTANT,915)
    assign redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_cmp(LOGICAL,916)
    assign redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_cmp_b = {1'b0, redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_q};
    assign redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_cmp_q = $unsigned(redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_last_q == redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_cmpReg(REG,917)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_cmpReg_q <= $unsigned(redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_cmp_q);
        end
    end

    // redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_sticky_ena(REG,920)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_nor_q == 1'b1)
        begin
            redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_sticky_ena_q <= $unsigned(redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_cmpReg_q);
        end
    end

    // redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_enaAnd(LOGICAL,921)
    assign redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_enaAnd_q = redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_sticky_ena_q & VCC_q;

    // redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt(COUNTER,913)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_i <= 4'd0;
            redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_i == 4'd9)
            begin
                redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_i <= $unsigned(redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_i <= $unsigned(redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_q = redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_i[3:0];

    // redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_wraddr(REG,914)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_wraddr_q <= $unsigned(redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_q);
        end
    end

    // redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem(DUALMEM,912)
    assign redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_ia = $unsigned(in_c0_eni82_56_tpl);
    assign redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_aa = redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_wraddr_q;
    assign redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_ab = redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_rdcnt_q;
    assign redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_dmem (
        .clocken1(redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_aa),
        .data_a(redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_ab),
        .q_b(redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_q = redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_iq[31:0];

    // redist60_sync_together322_aunroll_x_in_c0_eni82_55_tpl_12(DELAY,497)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist60_sync_together322_aunroll_x_in_c0_eni82_55_tpl_12 ( .xin(in_c0_eni82_55_tpl), .xout(redist60_sync_together322_aunroll_x_in_c0_eni82_55_tpl_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_notEnable(LOGICAL,908)
    assign redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_nor(LOGICAL,909)
    assign redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_nor_q = ~ (redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_notEnable_q | redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_sticky_ena_q);

    // redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_last(CONSTANT,905)
    assign redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_cmp(LOGICAL,906)
    assign redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_cmp_b = {1'b0, redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_q};
    assign redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_cmp_q = $unsigned(redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_last_q == redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_cmpReg(REG,907)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_cmpReg_q <= $unsigned(redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_cmp_q);
        end
    end

    // redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_sticky_ena(REG,910)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_nor_q == 1'b1)
        begin
            redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_sticky_ena_q <= $unsigned(redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_cmpReg_q);
        end
    end

    // redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_enaAnd(LOGICAL,911)
    assign redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_enaAnd_q = redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_sticky_ena_q & VCC_q;

    // redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt(COUNTER,903)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_i <= 4'd0;
            redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_i == 4'd9)
            begin
                redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_i <= $unsigned(redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_i <= $unsigned(redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_q = redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_i[3:0];

    // redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_wraddr(REG,904)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_wraddr_q <= $unsigned(redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_q);
        end
    end

    // redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem(DUALMEM,902)
    assign redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_ia = $unsigned(in_c0_eni82_54_tpl);
    assign redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_aa = redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_wraddr_q;
    assign redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_ab = redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_rdcnt_q;
    assign redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_dmem (
        .clocken1(redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_aa),
        .data_a(redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_ab),
        .q_b(redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_q = redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_iq[31:0];

    // redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_notEnable(LOGICAL,898)
    assign redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_nor(LOGICAL,899)
    assign redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_nor_q = ~ (redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_notEnable_q | redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_sticky_ena_q);

    // redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_last(CONSTANT,895)
    assign redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_cmp(LOGICAL,896)
    assign redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_cmp_b = {1'b0, redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_q};
    assign redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_cmp_q = $unsigned(redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_last_q == redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_cmpReg(REG,897)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_cmpReg_q <= $unsigned(redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_cmp_q);
        end
    end

    // redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_sticky_ena(REG,900)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_nor_q == 1'b1)
        begin
            redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_sticky_ena_q <= $unsigned(redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_cmpReg_q);
        end
    end

    // redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_enaAnd(LOGICAL,901)
    assign redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_enaAnd_q = redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_sticky_ena_q & VCC_q;

    // redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt(COUNTER,893)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_i <= 4'd0;
            redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_i == 4'd9)
            begin
                redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_i <= $unsigned(redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_i <= $unsigned(redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_q = redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_i[3:0];

    // redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_wraddr(REG,894)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_wraddr_q <= $unsigned(redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_q);
        end
    end

    // redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem(DUALMEM,892)
    assign redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_ia = $unsigned(in_c0_eni82_53_tpl);
    assign redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_aa = redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_wraddr_q;
    assign redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_ab = redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_rdcnt_q;
    assign redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_dmem (
        .clocken1(redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_aa),
        .data_a(redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_ab),
        .q_b(redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_q = redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_iq[31:0];

    // redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_notEnable(LOGICAL,888)
    assign redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_nor(LOGICAL,889)
    assign redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_nor_q = ~ (redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_notEnable_q | redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_sticky_ena_q);

    // redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_last(CONSTANT,885)
    assign redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_cmp(LOGICAL,886)
    assign redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_cmp_b = {1'b0, redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_q};
    assign redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_cmp_q = $unsigned(redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_last_q == redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_cmpReg(REG,887)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_cmpReg_q <= $unsigned(redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_cmp_q);
        end
    end

    // redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_sticky_ena(REG,890)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_nor_q == 1'b1)
        begin
            redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_sticky_ena_q <= $unsigned(redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_cmpReg_q);
        end
    end

    // redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_enaAnd(LOGICAL,891)
    assign redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_enaAnd_q = redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_sticky_ena_q & VCC_q;

    // redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt(COUNTER,883)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_i <= 4'd0;
            redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_i == 4'd9)
            begin
                redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_i <= $unsigned(redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_i <= $unsigned(redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_q = redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_i[3:0];

    // redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_wraddr(REG,884)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_wraddr_q <= $unsigned(redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_q);
        end
    end

    // redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem(DUALMEM,882)
    assign redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_ia = $unsigned(in_c0_eni82_52_tpl);
    assign redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_aa = redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_wraddr_q;
    assign redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_ab = redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_rdcnt_q;
    assign redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_dmem (
        .clocken1(redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_aa),
        .data_a(redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_ab),
        .q_b(redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_q = redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_iq[31:0];

    // redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_notEnable(LOGICAL,878)
    assign redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_nor(LOGICAL,879)
    assign redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_nor_q = ~ (redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_notEnable_q | redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_sticky_ena_q);

    // redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_last(CONSTANT,875)
    assign redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_cmp(LOGICAL,876)
    assign redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_cmp_b = {1'b0, redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_q};
    assign redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_cmp_q = $unsigned(redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_last_q == redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_cmpReg(REG,877)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_cmpReg_q <= $unsigned(redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_cmp_q);
        end
    end

    // redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_sticky_ena(REG,880)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_nor_q == 1'b1)
        begin
            redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_sticky_ena_q <= $unsigned(redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_cmpReg_q);
        end
    end

    // redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_enaAnd(LOGICAL,881)
    assign redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_enaAnd_q = redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_sticky_ena_q & VCC_q;

    // redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt(COUNTER,873)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_i <= 4'd0;
            redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_i == 4'd9)
            begin
                redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_i <= $unsigned(redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_i <= $unsigned(redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_q = redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_i[3:0];

    // redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_wraddr(REG,874)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_wraddr_q <= $unsigned(redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_q);
        end
    end

    // redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem(DUALMEM,872)
    assign redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_ia = $unsigned(in_c0_eni82_51_tpl);
    assign redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_aa = redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_wraddr_q;
    assign redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_ab = redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_rdcnt_q;
    assign redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_dmem (
        .clocken1(redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_aa),
        .data_a(redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_ab),
        .q_b(redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_q = redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_iq[31:0];

    // redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_notEnable(LOGICAL,868)
    assign redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_nor(LOGICAL,869)
    assign redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_nor_q = ~ (redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_notEnable_q | redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_sticky_ena_q);

    // redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_last(CONSTANT,865)
    assign redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_cmp(LOGICAL,866)
    assign redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_cmp_b = {1'b0, redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_q};
    assign redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_cmp_q = $unsigned(redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_last_q == redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_cmpReg(REG,867)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_cmpReg_q <= $unsigned(redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_cmp_q);
        end
    end

    // redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_sticky_ena(REG,870)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_nor_q == 1'b1)
        begin
            redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_sticky_ena_q <= $unsigned(redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_cmpReg_q);
        end
    end

    // redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_enaAnd(LOGICAL,871)
    assign redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_enaAnd_q = redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_sticky_ena_q & VCC_q;

    // redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt(COUNTER,863)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_i <= 4'd0;
            redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_i == 4'd9)
            begin
                redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_i <= $unsigned(redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_i <= $unsigned(redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_q = redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_i[3:0];

    // redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_wraddr(REG,864)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_wraddr_q <= $unsigned(redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_q);
        end
    end

    // redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem(DUALMEM,862)
    assign redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_ia = $unsigned(in_c0_eni82_50_tpl);
    assign redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_aa = redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_wraddr_q;
    assign redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_ab = redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_rdcnt_q;
    assign redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_dmem (
        .clocken1(redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_aa),
        .data_a(redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_ab),
        .q_b(redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_q = redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_iq[31:0];

    // redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_notEnable(LOGICAL,858)
    assign redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_nor(LOGICAL,859)
    assign redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_nor_q = ~ (redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_notEnable_q | redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_sticky_ena_q);

    // redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_last(CONSTANT,855)
    assign redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_cmp(LOGICAL,856)
    assign redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_cmp_b = {1'b0, redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_q};
    assign redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_cmp_q = $unsigned(redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_last_q == redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_cmpReg(REG,857)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_cmpReg_q <= $unsigned(redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_cmp_q);
        end
    end

    // redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_sticky_ena(REG,860)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_nor_q == 1'b1)
        begin
            redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_sticky_ena_q <= $unsigned(redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_cmpReg_q);
        end
    end

    // redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_enaAnd(LOGICAL,861)
    assign redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_enaAnd_q = redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_sticky_ena_q & VCC_q;

    // redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt(COUNTER,853)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_i <= 4'd0;
            redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_i == 4'd9)
            begin
                redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_i <= $unsigned(redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_i <= $unsigned(redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_q = redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_i[3:0];

    // redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_wraddr(REG,854)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_wraddr_q <= $unsigned(redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_q);
        end
    end

    // redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem(DUALMEM,852)
    assign redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_ia = $unsigned(in_c0_eni82_49_tpl);
    assign redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_aa = redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_wraddr_q;
    assign redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_ab = redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_rdcnt_q;
    assign redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_dmem (
        .clocken1(redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_aa),
        .data_a(redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_ab),
        .q_b(redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_q = redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_iq[31:0];

    // redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_notEnable(LOGICAL,848)
    assign redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_nor(LOGICAL,849)
    assign redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_nor_q = ~ (redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_notEnable_q | redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_sticky_ena_q);

    // redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_last(CONSTANT,845)
    assign redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_cmp(LOGICAL,846)
    assign redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_cmp_b = {1'b0, redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_q};
    assign redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_cmp_q = $unsigned(redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_last_q == redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_cmpReg(REG,847)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_cmpReg_q <= $unsigned(redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_cmp_q);
        end
    end

    // redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_sticky_ena(REG,850)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_nor_q == 1'b1)
        begin
            redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_sticky_ena_q <= $unsigned(redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_cmpReg_q);
        end
    end

    // redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_enaAnd(LOGICAL,851)
    assign redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_enaAnd_q = redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_sticky_ena_q & VCC_q;

    // redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt(COUNTER,843)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_i <= 4'd0;
            redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_i == 4'd9)
            begin
                redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_i <= $unsigned(redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_i <= $unsigned(redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_q = redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_i[3:0];

    // redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_wraddr(REG,844)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_wraddr_q <= $unsigned(redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_q);
        end
    end

    // redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem(DUALMEM,842)
    assign redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_ia = $unsigned(in_c0_eni82_48_tpl);
    assign redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_aa = redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_wraddr_q;
    assign redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_ab = redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_rdcnt_q;
    assign redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_dmem (
        .clocken1(redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_aa),
        .data_a(redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_ab),
        .q_b(redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_q = redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_iq[31:0];

    // redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_notEnable(LOGICAL,838)
    assign redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_nor(LOGICAL,839)
    assign redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_nor_q = ~ (redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_notEnable_q | redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_sticky_ena_q);

    // redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_last(CONSTANT,835)
    assign redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_cmp(LOGICAL,836)
    assign redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_cmp_b = {1'b0, redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_q};
    assign redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_cmp_q = $unsigned(redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_last_q == redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_cmpReg(REG,837)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_cmpReg_q <= $unsigned(redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_cmp_q);
        end
    end

    // redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_sticky_ena(REG,840)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_nor_q == 1'b1)
        begin
            redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_sticky_ena_q <= $unsigned(redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_cmpReg_q);
        end
    end

    // redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_enaAnd(LOGICAL,841)
    assign redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_enaAnd_q = redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_sticky_ena_q & VCC_q;

    // redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt(COUNTER,833)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_i <= 4'd0;
            redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_i == 4'd9)
            begin
                redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_i <= $unsigned(redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_i <= $unsigned(redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_q = redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_i[3:0];

    // redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_wraddr(REG,834)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_wraddr_q <= $unsigned(redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_q);
        end
    end

    // redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem(DUALMEM,832)
    assign redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_ia = $unsigned(in_c0_eni82_47_tpl);
    assign redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_aa = redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_wraddr_q;
    assign redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_ab = redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_rdcnt_q;
    assign redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_dmem (
        .clocken1(redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_aa),
        .data_a(redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_ab),
        .q_b(redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_q = redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_iq[31:0];

    // redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_notEnable(LOGICAL,828)
    assign redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_nor(LOGICAL,829)
    assign redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_nor_q = ~ (redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_notEnable_q | redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_sticky_ena_q);

    // redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_last(CONSTANT,825)
    assign redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_cmp(LOGICAL,826)
    assign redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_cmp_b = {1'b0, redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_q};
    assign redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_cmp_q = $unsigned(redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_last_q == redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_cmpReg(REG,827)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_cmpReg_q <= $unsigned(redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_cmp_q);
        end
    end

    // redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_sticky_ena(REG,830)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_nor_q == 1'b1)
        begin
            redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_sticky_ena_q <= $unsigned(redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_cmpReg_q);
        end
    end

    // redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_enaAnd(LOGICAL,831)
    assign redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_enaAnd_q = redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_sticky_ena_q & VCC_q;

    // redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt(COUNTER,823)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_i <= 4'd0;
            redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_i == 4'd9)
            begin
                redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_i <= $unsigned(redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_i <= $unsigned(redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_q = redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_i[3:0];

    // redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_wraddr(REG,824)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_wraddr_q <= $unsigned(redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_q);
        end
    end

    // redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem(DUALMEM,822)
    assign redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_ia = $unsigned(in_c0_eni82_46_tpl);
    assign redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_aa = redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_wraddr_q;
    assign redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_ab = redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_rdcnt_q;
    assign redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_dmem (
        .clocken1(redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_aa),
        .data_a(redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_ab),
        .q_b(redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_q = redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_iq[31:0];

    // redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_notEnable(LOGICAL,818)
    assign redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_nor(LOGICAL,819)
    assign redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_nor_q = ~ (redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_notEnable_q | redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_sticky_ena_q);

    // redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_last(CONSTANT,815)
    assign redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_cmp(LOGICAL,816)
    assign redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_cmp_b = {1'b0, redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_q};
    assign redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_cmp_q = $unsigned(redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_last_q == redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_cmpReg(REG,817)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_cmpReg_q <= $unsigned(redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_cmp_q);
        end
    end

    // redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_sticky_ena(REG,820)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_nor_q == 1'b1)
        begin
            redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_sticky_ena_q <= $unsigned(redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_cmpReg_q);
        end
    end

    // redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_enaAnd(LOGICAL,821)
    assign redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_enaAnd_q = redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_sticky_ena_q & VCC_q;

    // redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt(COUNTER,813)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_i <= 4'd0;
            redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_i == 4'd9)
            begin
                redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_i <= $unsigned(redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_i <= $unsigned(redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_q = redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_i[3:0];

    // redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_wraddr(REG,814)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_wraddr_q <= $unsigned(redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_q);
        end
    end

    // redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem(DUALMEM,812)
    assign redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_ia = $unsigned(in_c0_eni82_45_tpl);
    assign redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_aa = redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_wraddr_q;
    assign redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_ab = redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_rdcnt_q;
    assign redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_dmem (
        .clocken1(redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_aa),
        .data_a(redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_ab),
        .q_b(redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_q = redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_iq[31:0];

    // redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_notEnable(LOGICAL,808)
    assign redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_nor(LOGICAL,809)
    assign redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_nor_q = ~ (redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_notEnable_q | redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_sticky_ena_q);

    // redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_last(CONSTANT,805)
    assign redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_cmp(LOGICAL,806)
    assign redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_cmp_b = {1'b0, redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_q};
    assign redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_cmp_q = $unsigned(redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_last_q == redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_cmpReg(REG,807)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_cmpReg_q <= $unsigned(redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_cmp_q);
        end
    end

    // redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_sticky_ena(REG,810)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_nor_q == 1'b1)
        begin
            redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_sticky_ena_q <= $unsigned(redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_cmpReg_q);
        end
    end

    // redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_enaAnd(LOGICAL,811)
    assign redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_enaAnd_q = redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_sticky_ena_q & VCC_q;

    // redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt(COUNTER,803)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_i <= 4'd0;
            redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_i == 4'd9)
            begin
                redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_i <= $unsigned(redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_i <= $unsigned(redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_q = redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_i[3:0];

    // redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_wraddr(REG,804)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_wraddr_q <= $unsigned(redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_q);
        end
    end

    // redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem(DUALMEM,802)
    assign redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_ia = $unsigned(in_c0_eni82_44_tpl);
    assign redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_aa = redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_wraddr_q;
    assign redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_ab = redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_rdcnt_q;
    assign redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_dmem (
        .clocken1(redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_aa),
        .data_a(redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_ab),
        .q_b(redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_q = redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_iq[31:0];

    // redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_notEnable(LOGICAL,798)
    assign redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_nor(LOGICAL,799)
    assign redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_nor_q = ~ (redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_notEnable_q | redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_sticky_ena_q);

    // redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_last(CONSTANT,795)
    assign redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_cmp(LOGICAL,796)
    assign redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_cmp_b = {1'b0, redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_q};
    assign redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_cmp_q = $unsigned(redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_last_q == redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_cmpReg(REG,797)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_cmpReg_q <= $unsigned(redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_cmp_q);
        end
    end

    // redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_sticky_ena(REG,800)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_nor_q == 1'b1)
        begin
            redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_sticky_ena_q <= $unsigned(redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_cmpReg_q);
        end
    end

    // redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_enaAnd(LOGICAL,801)
    assign redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_enaAnd_q = redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_sticky_ena_q & VCC_q;

    // redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt(COUNTER,793)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_i <= 4'd0;
            redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_i == 4'd9)
            begin
                redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_i <= $unsigned(redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_i <= $unsigned(redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_q = redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_i[3:0];

    // redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_wraddr(REG,794)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_wraddr_q <= $unsigned(redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_q);
        end
    end

    // redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem(DUALMEM,792)
    assign redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_ia = $unsigned(in_c0_eni82_43_tpl);
    assign redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_aa = redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_wraddr_q;
    assign redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_ab = redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_rdcnt_q;
    assign redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_dmem (
        .clocken1(redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_aa),
        .data_a(redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_ab),
        .q_b(redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_q = redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_iq[31:0];

    // redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_notEnable(LOGICAL,788)
    assign redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_nor(LOGICAL,789)
    assign redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_nor_q = ~ (redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_notEnable_q | redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_sticky_ena_q);

    // redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_last(CONSTANT,785)
    assign redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_cmp(LOGICAL,786)
    assign redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_cmp_b = {1'b0, redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_q};
    assign redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_cmp_q = $unsigned(redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_last_q == redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_cmpReg(REG,787)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_cmpReg_q <= $unsigned(redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_cmp_q);
        end
    end

    // redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_sticky_ena(REG,790)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_nor_q == 1'b1)
        begin
            redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_sticky_ena_q <= $unsigned(redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_cmpReg_q);
        end
    end

    // redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_enaAnd(LOGICAL,791)
    assign redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_enaAnd_q = redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_sticky_ena_q & VCC_q;

    // redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt(COUNTER,783)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_i <= 4'd0;
            redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_i == 4'd9)
            begin
                redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_i <= $unsigned(redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_i <= $unsigned(redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_q = redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_i[3:0];

    // redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_wraddr(REG,784)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_wraddr_q <= $unsigned(redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_q);
        end
    end

    // redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem(DUALMEM,782)
    assign redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_ia = $unsigned(in_c0_eni82_42_tpl);
    assign redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_aa = redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_wraddr_q;
    assign redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_ab = redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_rdcnt_q;
    assign redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_dmem (
        .clocken1(redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_aa),
        .data_a(redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_ab),
        .q_b(redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_q = redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_iq[31:0];

    // redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_notEnable(LOGICAL,778)
    assign redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_nor(LOGICAL,779)
    assign redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_nor_q = ~ (redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_notEnable_q | redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_sticky_ena_q);

    // redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_last(CONSTANT,775)
    assign redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_cmp(LOGICAL,776)
    assign redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_cmp_b = {1'b0, redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_q};
    assign redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_cmp_q = $unsigned(redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_last_q == redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_cmpReg(REG,777)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_cmpReg_q <= $unsigned(redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_cmp_q);
        end
    end

    // redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_sticky_ena(REG,780)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_nor_q == 1'b1)
        begin
            redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_sticky_ena_q <= $unsigned(redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_cmpReg_q);
        end
    end

    // redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_enaAnd(LOGICAL,781)
    assign redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_enaAnd_q = redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_sticky_ena_q & VCC_q;

    // redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt(COUNTER,773)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_i <= 4'd0;
            redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_i == 4'd9)
            begin
                redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_i <= $unsigned(redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_i <= $unsigned(redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_q = redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_i[3:0];

    // redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_wraddr(REG,774)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_wraddr_q <= $unsigned(redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_q);
        end
    end

    // redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem(DUALMEM,772)
    assign redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_ia = $unsigned(in_c0_eni82_41_tpl);
    assign redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_aa = redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_wraddr_q;
    assign redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_ab = redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_rdcnt_q;
    assign redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_dmem (
        .clocken1(redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_aa),
        .data_a(redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_ab),
        .q_b(redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_q = redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_iq[31:0];

    // redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_notEnable(LOGICAL,768)
    assign redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_nor(LOGICAL,769)
    assign redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_nor_q = ~ (redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_notEnable_q | redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_sticky_ena_q);

    // redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_last(CONSTANT,765)
    assign redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_cmp(LOGICAL,766)
    assign redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_cmp_b = {1'b0, redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_q};
    assign redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_cmp_q = $unsigned(redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_last_q == redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_cmpReg(REG,767)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_cmpReg_q <= $unsigned(redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_cmp_q);
        end
    end

    // redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_sticky_ena(REG,770)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_nor_q == 1'b1)
        begin
            redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_sticky_ena_q <= $unsigned(redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_cmpReg_q);
        end
    end

    // redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_enaAnd(LOGICAL,771)
    assign redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_enaAnd_q = redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_sticky_ena_q & VCC_q;

    // redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt(COUNTER,763)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_i <= 4'd0;
            redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_i == 4'd9)
            begin
                redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_i <= $unsigned(redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_i <= $unsigned(redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_q = redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_i[3:0];

    // redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_wraddr(REG,764)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_wraddr_q <= $unsigned(redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_q);
        end
    end

    // redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem(DUALMEM,762)
    assign redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_ia = $unsigned(in_c0_eni82_40_tpl);
    assign redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_aa = redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_wraddr_q;
    assign redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_ab = redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_rdcnt_q;
    assign redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_dmem (
        .clocken1(redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_aa),
        .data_a(redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_ab),
        .q_b(redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_q = redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_iq[31:0];

    // redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_notEnable(LOGICAL,758)
    assign redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_nor(LOGICAL,759)
    assign redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_nor_q = ~ (redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_notEnable_q | redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_sticky_ena_q);

    // redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_last(CONSTANT,755)
    assign redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_cmp(LOGICAL,756)
    assign redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_cmp_b = {1'b0, redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_q};
    assign redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_cmp_q = $unsigned(redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_last_q == redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_cmpReg(REG,757)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_cmpReg_q <= $unsigned(redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_cmp_q);
        end
    end

    // redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_sticky_ena(REG,760)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_nor_q == 1'b1)
        begin
            redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_sticky_ena_q <= $unsigned(redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_cmpReg_q);
        end
    end

    // redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_enaAnd(LOGICAL,761)
    assign redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_enaAnd_q = redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_sticky_ena_q & VCC_q;

    // redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt(COUNTER,753)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_i <= 4'd0;
            redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_i == 4'd9)
            begin
                redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_i <= $unsigned(redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_i <= $unsigned(redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_q = redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_i[3:0];

    // redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_wraddr(REG,754)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_wraddr_q <= $unsigned(redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_q);
        end
    end

    // redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem(DUALMEM,752)
    assign redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_ia = $unsigned(in_c0_eni82_39_tpl);
    assign redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_aa = redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_wraddr_q;
    assign redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_ab = redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_rdcnt_q;
    assign redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_dmem (
        .clocken1(redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_aa),
        .data_a(redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_ab),
        .q_b(redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_q = redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_iq[31:0];

    // redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_notEnable(LOGICAL,748)
    assign redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_nor(LOGICAL,749)
    assign redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_nor_q = ~ (redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_notEnable_q | redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_sticky_ena_q);

    // redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_last(CONSTANT,745)
    assign redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_cmp(LOGICAL,746)
    assign redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_cmp_b = {1'b0, redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_q};
    assign redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_cmp_q = $unsigned(redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_last_q == redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_cmpReg(REG,747)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_cmpReg_q <= $unsigned(redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_cmp_q);
        end
    end

    // redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_sticky_ena(REG,750)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_nor_q == 1'b1)
        begin
            redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_sticky_ena_q <= $unsigned(redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_cmpReg_q);
        end
    end

    // redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_enaAnd(LOGICAL,751)
    assign redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_enaAnd_q = redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_sticky_ena_q & VCC_q;

    // redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt(COUNTER,743)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_i <= 4'd0;
            redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_i == 4'd9)
            begin
                redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_i <= $unsigned(redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_i <= $unsigned(redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_q = redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_i[3:0];

    // redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_wraddr(REG,744)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_wraddr_q <= $unsigned(redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_q);
        end
    end

    // redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem(DUALMEM,742)
    assign redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_ia = $unsigned(in_c0_eni82_38_tpl);
    assign redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_aa = redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_wraddr_q;
    assign redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_ab = redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_rdcnt_q;
    assign redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_dmem (
        .clocken1(redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_aa),
        .data_a(redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_ab),
        .q_b(redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_q = redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_iq[31:0];

    // redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_notEnable(LOGICAL,738)
    assign redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_nor(LOGICAL,739)
    assign redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_nor_q = ~ (redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_notEnable_q | redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_sticky_ena_q);

    // redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_last(CONSTANT,735)
    assign redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_cmp(LOGICAL,736)
    assign redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_cmp_b = {1'b0, redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_q};
    assign redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_cmp_q = $unsigned(redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_last_q == redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_cmpReg(REG,737)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_cmpReg_q <= $unsigned(redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_cmp_q);
        end
    end

    // redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_sticky_ena(REG,740)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_nor_q == 1'b1)
        begin
            redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_sticky_ena_q <= $unsigned(redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_cmpReg_q);
        end
    end

    // redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_enaAnd(LOGICAL,741)
    assign redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_enaAnd_q = redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_sticky_ena_q & VCC_q;

    // redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt(COUNTER,733)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_i <= 4'd0;
            redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_i == 4'd9)
            begin
                redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_i <= $unsigned(redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_i <= $unsigned(redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_q = redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_i[3:0];

    // redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_wraddr(REG,734)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_wraddr_q <= $unsigned(redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_q);
        end
    end

    // redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem(DUALMEM,732)
    assign redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_ia = $unsigned(in_c0_eni82_37_tpl);
    assign redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_aa = redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_wraddr_q;
    assign redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_ab = redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_rdcnt_q;
    assign redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_dmem (
        .clocken1(redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_aa),
        .data_a(redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_ab),
        .q_b(redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_q = redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_iq[31:0];

    // redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_notEnable(LOGICAL,728)
    assign redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_nor(LOGICAL,729)
    assign redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_nor_q = ~ (redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_notEnable_q | redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_sticky_ena_q);

    // redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_last(CONSTANT,725)
    assign redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_cmp(LOGICAL,726)
    assign redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_cmp_b = {1'b0, redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_q};
    assign redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_cmp_q = $unsigned(redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_last_q == redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_cmpReg(REG,727)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_cmpReg_q <= $unsigned(redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_cmp_q);
        end
    end

    // redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_sticky_ena(REG,730)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_nor_q == 1'b1)
        begin
            redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_sticky_ena_q <= $unsigned(redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_cmpReg_q);
        end
    end

    // redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_enaAnd(LOGICAL,731)
    assign redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_enaAnd_q = redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_sticky_ena_q & VCC_q;

    // redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt(COUNTER,723)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_i <= 4'd0;
            redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_i == 4'd9)
            begin
                redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_i <= $unsigned(redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_i <= $unsigned(redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_q = redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_i[3:0];

    // redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_wraddr(REG,724)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_wraddr_q <= $unsigned(redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_q);
        end
    end

    // redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem(DUALMEM,722)
    assign redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_ia = $unsigned(in_c0_eni82_36_tpl);
    assign redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_aa = redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_wraddr_q;
    assign redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_ab = redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_rdcnt_q;
    assign redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_dmem (
        .clocken1(redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_aa),
        .data_a(redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_ab),
        .q_b(redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_q = redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_iq[31:0];

    // redist6_sync_together322_aunroll_x_in_c0_eni82_1_tpl_12(DELAY,443)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_sync_together322_aunroll_x_in_c0_eni82_1_tpl_12_delay_0 <= '0;
            redist6_sync_together322_aunroll_x_in_c0_eni82_1_tpl_12_delay_1 <= '0;
            redist6_sync_together322_aunroll_x_in_c0_eni82_1_tpl_12_q <= '0;
        end
        else
        begin
            redist6_sync_together322_aunroll_x_in_c0_eni82_1_tpl_12_delay_0 <= $unsigned(redist5_sync_together322_aunroll_x_in_c0_eni82_1_tpl_9_q);
            redist6_sync_together322_aunroll_x_in_c0_eni82_1_tpl_12_delay_1 <= redist6_sync_together322_aunroll_x_in_c0_eni82_1_tpl_12_delay_0;
            redist6_sync_together322_aunroll_x_in_c0_eni82_1_tpl_12_q <= redist6_sync_together322_aunroll_x_in_c0_eni82_1_tpl_12_delay_1;
        end
    end

    // valid_fanout_reg71(REG,412)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg71_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg71_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg72(REG,413)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg72_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg72_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111(REG,103)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q <= redist148_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_5_q;
        end
    end

    // i_llvm_fpga_push_i32_select175125_push166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21137(BLACKBOX,183)@10
    // out out_feedback_out_166@20000000
    // out out_feedback_valid_out_166@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21009617cles2_eulve223_210 thei_llvm_fpga_push_i32_select175125_push166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21137 (
        .in_data_in(i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out),
        .in_feedback_stall_in_166(i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_feedback_stall_out_166),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg72_q),
        .out_data_out(),
        .out_feedback_out_166(i_llvm_fpga_push_i32_select175125_push166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21137_out_feedback_out_166),
        .out_feedback_valid_out_166(i_llvm_fpga_push_i32_select175125_push166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21137_out_feedback_valid_out_166),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213(REG,99)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q <= redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_q;
        end
    end

    // redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_notEnable(LOGICAL,718)
    assign redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_nor(LOGICAL,719)
    assign redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_nor_q = ~ (redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_notEnable_q | redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_sticky_ena_q);

    // redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_last(CONSTANT,715)
    assign redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_cmp(LOGICAL,716)
    assign redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_cmp_b = {1'b0, redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_q};
    assign redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_cmp_q = $unsigned(redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_last_q == redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_cmpReg(REG,717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_cmpReg_q <= $unsigned(redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_cmp_q);
        end
    end

    // redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_sticky_ena(REG,720)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_nor_q == 1'b1)
        begin
            redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_sticky_ena_q <= $unsigned(redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_cmpReg_q);
        end
    end

    // redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_enaAnd(LOGICAL,721)
    assign redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_enaAnd_q = redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_sticky_ena_q & VCC_q;

    // redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt(COUNTER,713)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_i <= 3'd0;
            redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_i == 3'd5)
            begin
                redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_i <= $unsigned(redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_i <= $unsigned(redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_q = redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_i[2:0];

    // redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_wraddr(REG,714)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_wraddr_q <= $unsigned(redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_q);
        end
    end

    // redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem(DUALMEM,712)
    assign redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_ia = $unsigned(in_c0_eni82_35_tpl);
    assign redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_aa = redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_wraddr_q;
    assign redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_ab = redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_rdcnt_q;
    assign redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_dmem (
        .clocken1(redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_aa),
        .data_a(redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_ab),
        .q_b(redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_q = redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_iq[31:0];

    // redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_outputreg0(DELAY,711)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_outputreg0_q <= $unsigned(redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_mem_q);
        end
    end

    // i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136(BLACKBOX,144)@10
    // out out_feedback_stall_out_166@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008317cles2_eulve223_210 thei_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136 (
        .in_data_in(redist40_sync_together322_aunroll_x_in_c0_eni82_35_tpl_9_outputreg0_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_166(i_llvm_fpga_push_i32_select175125_push166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21137_out_feedback_out_166),
        .in_feedback_valid_in_166(i_llvm_fpga_push_i32_select175125_push166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21137_out_feedback_valid_out_166),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg71_q),
        .out_data_out(i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out),
        .out_feedback_stall_out_166(i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_feedback_stall_out_166),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist100_i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out_3_inputreg0(DELAY,1154)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist100_i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist100_i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out);
        end
    end

    // redist100_i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out_3(DELAY,537)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist100_i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out_3_delay_0 <= '0;
            redist100_i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out_3_q <= '0;
        end
        else
        begin
            redist100_i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out_3_delay_0 <= $unsigned(redist100_i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out_3_inputreg0_q);
            redist100_i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out_3_q <= redist100_i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out_3_delay_0;
        end
    end

    // valid_fanout_reg69(REG,410)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg69_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg69_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg70(REG,411)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg70_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg70_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_i1_push164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21135(BLACKBOX,177)@10
    // out out_feedback_out_164@20000000
    // out out_feedback_valid_out_164@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21009017cles2_eulve223_210 thei_llvm_fpga_push_i1_push164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21135 (
        .in_data_in(i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out),
        .in_feedback_stall_in_164(i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_feedback_stall_out_164),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg70_q),
        .out_data_out(),
        .out_feedback_out_164(i_llvm_fpga_push_i1_push164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21135_out_feedback_out_164),
        .out_feedback_valid_out_164(i_llvm_fpga_push_i1_push164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21135_out_feedback_valid_out_164),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist39_sync_together322_aunroll_x_in_c0_eni82_34_tpl_9(DELAY,476)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist39_sync_together322_aunroll_x_in_c0_eni82_34_tpl_9 ( .xin(in_c0_eni82_34_tpl), .xout(redist39_sync_together322_aunroll_x_in_c0_eni82_34_tpl_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134(BLACKBOX,138)@10
    // out out_feedback_stall_out_164@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007x17cles2_eulve223_210 thei_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134 (
        .in_data_in(redist39_sync_together322_aunroll_x_in_c0_eni82_34_tpl_9_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_164(i_llvm_fpga_push_i1_push164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21135_out_feedback_out_164),
        .in_feedback_valid_in_164(i_llvm_fpga_push_i1_push164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21135_out_feedback_valid_out_164),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg69_q),
        .out_data_out(i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out),
        .out_feedback_stall_out_164(i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_feedback_stall_out_164),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist109_i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out_3(DELAY,546)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out_3_delay_0 <= '0;
            redist109_i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out_3_delay_1 <= '0;
            redist109_i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out_3_q <= '0;
        end
        else
        begin
            redist109_i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out_3_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out);
            redist109_i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out_3_delay_1 <= redist109_i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out_3_delay_0;
            redist109_i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out_3_q <= redist109_i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out_3_delay_1;
        end
    end

    // valid_fanout_reg67(REG,408)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg67_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg67_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg68(REG,409)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg68_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg68_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_i1_not_do_directly_preheader_loopexit123_push160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21133(BLACKBOX,169)@10
    // out out_feedback_out_160@20000000
    // out out_feedback_valid_out_160@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008s17cles2_eulve223_210 thei_llvm_fpga_push_i1_not_do_directly_preheader_loopexit123_push160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21133 (
        .in_data_in(i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out),
        .in_feedback_stall_in_160(i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_feedback_stall_out_160),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg68_q),
        .out_data_out(),
        .out_feedback_out_160(i_llvm_fpga_push_i1_not_do_directly_preheader_loopexit123_push160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21133_out_feedback_out_160),
        .out_feedback_valid_out_160(i_llvm_fpga_push_i1_not_do_directly_preheader_loopexit123_push160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21133_out_feedback_valid_out_160),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist38_sync_together322_aunroll_x_in_c0_eni82_33_tpl_9(DELAY,475)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist38_sync_together322_aunroll_x_in_c0_eni82_33_tpl_9 ( .xin(in_c0_eni82_33_tpl), .xout(redist38_sync_together322_aunroll_x_in_c0_eni82_33_tpl_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132(BLACKBOX,131)@10
    // out out_feedback_stall_out_160@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007q17cles2_eulve223_210 thei_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132 (
        .in_data_in(redist38_sync_together322_aunroll_x_in_c0_eni82_33_tpl_9_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_160(i_llvm_fpga_push_i1_not_do_directly_preheader_loopexit123_push160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21133_out_feedback_out_160),
        .in_feedback_valid_in_160(i_llvm_fpga_push_i1_not_do_directly_preheader_loopexit123_push160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21133_out_feedback_valid_out_160),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg67_q),
        .out_data_out(i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out),
        .out_feedback_stall_out_160(i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_feedback_stall_out_160),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist118_i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out_3(DELAY,555)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist118_i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out_3_delay_0 <= '0;
            redist118_i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out_3_delay_1 <= '0;
            redist118_i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out_3_q <= '0;
        end
        else
        begin
            redist118_i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out_3_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out);
            redist118_i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out_3_delay_1 <= redist118_i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out_3_delay_0;
            redist118_i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out_3_q <= redist118_i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out_3_delay_1;
        end
    end

    // valid_fanout_reg65(REG,406)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg65_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg65_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg66(REG,407)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg66_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg66_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_f32_spec_select443114_push159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21131(BLACKBOX,162)@10
    // out out_feedback_out_159@20000000
    // out out_feedback_valid_out_159@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008l17cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select443114_push159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21131 (
        .in_data_in(i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out),
        .in_feedback_stall_in_159(i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_feedback_stall_out_159),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg66_q),
        .out_data_out(),
        .out_feedback_out_159(i_llvm_fpga_push_f32_spec_select443114_push159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21131_out_feedback_out_159),
        .out_feedback_valid_out_159(i_llvm_fpga_push_f32_spec_select443114_push159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21131_out_feedback_valid_out_159),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_notEnable(LOGICAL,707)
    assign redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_nor(LOGICAL,708)
    assign redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_nor_q = ~ (redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_notEnable_q | redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_sticky_ena_q);

    // redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_last(CONSTANT,704)
    assign redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_cmp(LOGICAL,705)
    assign redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_cmp_b = {1'b0, redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_q};
    assign redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_cmp_q = $unsigned(redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_last_q == redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_cmpReg(REG,706)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_cmpReg_q <= $unsigned(redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_cmp_q);
        end
    end

    // redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_sticky_ena(REG,709)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_nor_q == 1'b1)
        begin
            redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_sticky_ena_q <= $unsigned(redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_cmpReg_q);
        end
    end

    // redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_enaAnd(LOGICAL,710)
    assign redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_enaAnd_q = redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_sticky_ena_q & VCC_q;

    // redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt(COUNTER,702)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_i <= 3'd0;
            redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_i == 3'd5)
            begin
                redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_i <= $unsigned(redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_i <= $unsigned(redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_q = redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_i[2:0];

    // redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_wraddr(REG,703)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_wraddr_q <= $unsigned(redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_q);
        end
    end

    // redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem(DUALMEM,701)
    assign redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_ia = $unsigned(in_c0_eni82_32_tpl);
    assign redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_aa = redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_wraddr_q;
    assign redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_ab = redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_rdcnt_q;
    assign redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_dmem (
        .clocken1(redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_aa),
        .data_a(redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_ab),
        .q_b(redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_q = redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_iq[31:0];

    // redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_outputreg0(DELAY,700)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_outputreg0_q <= $unsigned(redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_mem_q);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130(BLACKBOX,125)@10
    // out out_feedback_stall_out_159@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007k17cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130 (
        .in_data_in(redist37_sync_together322_aunroll_x_in_c0_eni82_32_tpl_9_outputreg0_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_159(i_llvm_fpga_push_f32_spec_select443114_push159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21131_out_feedback_out_159),
        .in_feedback_valid_in_159(i_llvm_fpga_push_f32_spec_select443114_push159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21131_out_feedback_valid_out_159),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg65_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out),
        .out_feedback_stall_out_159(i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_feedback_stall_out_159),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist125_i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out_3_inputreg0(DELAY,1215)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist125_i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out);
        end
    end

    // redist125_i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out_3(DELAY,562)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out_3_delay_0 <= '0;
            redist125_i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out_3_q <= '0;
        end
        else
        begin
            redist125_i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out_3_delay_0 <= $unsigned(redist125_i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out_3_inputreg0_q);
            redist125_i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out_3_q <= redist125_i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out_3_delay_0;
        end
    end

    // valid_fanout_reg63(REG,404)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg63_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg63_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg64(REG,405)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg64_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg64_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_f32_spec_select442112_push158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21129(BLACKBOX,161)@10
    // out out_feedback_out_158@20000000
    // out out_feedback_valid_out_158@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008k17cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select442112_push158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21129 (
        .in_data_in(i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out),
        .in_feedback_stall_in_158(i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_feedback_stall_out_158),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg64_q),
        .out_data_out(),
        .out_feedback_out_158(i_llvm_fpga_push_f32_spec_select442112_push158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21129_out_feedback_out_158),
        .out_feedback_valid_out_158(i_llvm_fpga_push_f32_spec_select442112_push158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21129_out_feedback_valid_out_158),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_notEnable(LOGICAL,696)
    assign redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_nor(LOGICAL,697)
    assign redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_nor_q = ~ (redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_notEnable_q | redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_sticky_ena_q);

    // redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_last(CONSTANT,693)
    assign redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_cmp(LOGICAL,694)
    assign redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_cmp_b = {1'b0, redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_q};
    assign redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_cmp_q = $unsigned(redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_last_q == redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_cmpReg(REG,695)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_cmpReg_q <= $unsigned(redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_cmp_q);
        end
    end

    // redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_sticky_ena(REG,698)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_nor_q == 1'b1)
        begin
            redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_sticky_ena_q <= $unsigned(redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_cmpReg_q);
        end
    end

    // redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_enaAnd(LOGICAL,699)
    assign redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_enaAnd_q = redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_sticky_ena_q & VCC_q;

    // redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt(COUNTER,691)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_i <= 3'd0;
            redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_i == 3'd5)
            begin
                redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_i <= $unsigned(redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_i <= $unsigned(redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_q = redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_i[2:0];

    // redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_wraddr(REG,692)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_wraddr_q <= $unsigned(redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_q);
        end
    end

    // redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem(DUALMEM,690)
    assign redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_ia = $unsigned(in_c0_eni82_31_tpl);
    assign redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_aa = redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_wraddr_q;
    assign redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_ab = redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_rdcnt_q;
    assign redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_dmem (
        .clocken1(redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_aa),
        .data_a(redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_ab),
        .q_b(redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_q = redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_iq[31:0];

    // redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_outputreg0(DELAY,689)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_outputreg0_q <= $unsigned(redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_mem_q);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128(BLACKBOX,124)@10
    // out out_feedback_stall_out_158@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007j17cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128 (
        .in_data_in(redist36_sync_together322_aunroll_x_in_c0_eni82_31_tpl_9_outputreg0_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_158(i_llvm_fpga_push_f32_spec_select442112_push158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21129_out_feedback_out_158),
        .in_feedback_valid_in_158(i_llvm_fpga_push_f32_spec_select442112_push158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21129_out_feedback_valid_out_158),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg63_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out),
        .out_feedback_stall_out_158(i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_feedback_stall_out_158),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist126_i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out_3_inputreg0(DELAY,1216)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist126_i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out);
        end
    end

    // redist126_i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out_3(DELAY,563)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out_3_delay_0 <= '0;
            redist126_i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out_3_q <= '0;
        end
        else
        begin
            redist126_i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out_3_delay_0 <= $unsigned(redist126_i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out_3_inputreg0_q);
            redist126_i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out_3_q <= redist126_i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out_3_delay_0;
        end
    end

    // valid_fanout_reg61(REG,402)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg61_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg61_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg62(REG,403)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg62_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg62_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_f32_spec_select441110_push157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21127(BLACKBOX,160)@10
    // out out_feedback_out_157@20000000
    // out out_feedback_valid_out_157@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008j17cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select441110_push157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21127 (
        .in_data_in(i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out),
        .in_feedback_stall_in_157(i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_feedback_stall_out_157),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg62_q),
        .out_data_out(),
        .out_feedback_out_157(i_llvm_fpga_push_f32_spec_select441110_push157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21127_out_feedback_out_157),
        .out_feedback_valid_out_157(i_llvm_fpga_push_f32_spec_select441110_push157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21127_out_feedback_valid_out_157),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_notEnable(LOGICAL,685)
    assign redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_nor(LOGICAL,686)
    assign redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_nor_q = ~ (redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_notEnable_q | redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_sticky_ena_q);

    // redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_last(CONSTANT,682)
    assign redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_cmp(LOGICAL,683)
    assign redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_cmp_b = {1'b0, redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_q};
    assign redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_cmp_q = $unsigned(redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_last_q == redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_cmpReg(REG,684)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_cmpReg_q <= $unsigned(redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_cmp_q);
        end
    end

    // redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_sticky_ena(REG,687)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_nor_q == 1'b1)
        begin
            redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_sticky_ena_q <= $unsigned(redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_cmpReg_q);
        end
    end

    // redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_enaAnd(LOGICAL,688)
    assign redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_enaAnd_q = redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_sticky_ena_q & VCC_q;

    // redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt(COUNTER,680)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_i <= 3'd0;
            redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_i == 3'd5)
            begin
                redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_i <= $unsigned(redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_i <= $unsigned(redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_q = redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_i[2:0];

    // redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_wraddr(REG,681)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_wraddr_q <= $unsigned(redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_q);
        end
    end

    // redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem(DUALMEM,679)
    assign redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_ia = $unsigned(in_c0_eni82_30_tpl);
    assign redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_aa = redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_wraddr_q;
    assign redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_ab = redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_rdcnt_q;
    assign redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_dmem (
        .clocken1(redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_aa),
        .data_a(redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_ab),
        .q_b(redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_q = redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_iq[31:0];

    // redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_outputreg0(DELAY,678)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_outputreg0_q <= $unsigned(redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_mem_q);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126(BLACKBOX,123)@10
    // out out_feedback_stall_out_157@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007i17cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126 (
        .in_data_in(redist35_sync_together322_aunroll_x_in_c0_eni82_30_tpl_9_outputreg0_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_157(i_llvm_fpga_push_f32_spec_select441110_push157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21127_out_feedback_out_157),
        .in_feedback_valid_in_157(i_llvm_fpga_push_f32_spec_select441110_push157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21127_out_feedback_valid_out_157),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg61_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out),
        .out_feedback_stall_out_157(i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_feedback_stall_out_157),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist127_i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out_3_inputreg0(DELAY,1217)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist127_i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out);
        end
    end

    // redist127_i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out_3(DELAY,564)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out_3_delay_0 <= '0;
            redist127_i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out_3_q <= '0;
        end
        else
        begin
            redist127_i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out_3_delay_0 <= $unsigned(redist127_i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out_3_inputreg0_q);
            redist127_i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out_3_q <= redist127_i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out_3_delay_0;
        end
    end

    // valid_fanout_reg59(REG,400)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg59_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg59_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg60(REG,401)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg60_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg60_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_f32_spec_select440108_push156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21125(BLACKBOX,159)@10
    // out out_feedback_out_156@20000000
    // out out_feedback_valid_out_156@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008i17cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select440108_push156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21125 (
        .in_data_in(i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out),
        .in_feedback_stall_in_156(i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_feedback_stall_out_156),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg60_q),
        .out_data_out(),
        .out_feedback_out_156(i_llvm_fpga_push_f32_spec_select440108_push156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21125_out_feedback_out_156),
        .out_feedback_valid_out_156(i_llvm_fpga_push_f32_spec_select440108_push156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21125_out_feedback_valid_out_156),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_notEnable(LOGICAL,674)
    assign redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_nor(LOGICAL,675)
    assign redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_nor_q = ~ (redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_notEnable_q | redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_sticky_ena_q);

    // redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_last(CONSTANT,671)
    assign redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_cmp(LOGICAL,672)
    assign redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_cmp_b = {1'b0, redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_q};
    assign redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_cmp_q = $unsigned(redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_last_q == redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_cmpReg(REG,673)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_cmpReg_q <= $unsigned(redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_cmp_q);
        end
    end

    // redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_sticky_ena(REG,676)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_nor_q == 1'b1)
        begin
            redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_sticky_ena_q <= $unsigned(redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_cmpReg_q);
        end
    end

    // redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_enaAnd(LOGICAL,677)
    assign redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_enaAnd_q = redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_sticky_ena_q & VCC_q;

    // redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt(COUNTER,669)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_i <= 3'd0;
            redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_i == 3'd5)
            begin
                redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_i <= $unsigned(redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_i <= $unsigned(redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_q = redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_i[2:0];

    // redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_wraddr(REG,670)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_wraddr_q <= $unsigned(redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_q);
        end
    end

    // redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem(DUALMEM,668)
    assign redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_ia = $unsigned(in_c0_eni82_29_tpl);
    assign redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_aa = redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_wraddr_q;
    assign redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_ab = redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_rdcnt_q;
    assign redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_dmem (
        .clocken1(redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_aa),
        .data_a(redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_ab),
        .q_b(redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_q = redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_iq[31:0];

    // redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_outputreg0(DELAY,667)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_outputreg0_q <= $unsigned(redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_mem_q);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124(BLACKBOX,122)@10
    // out out_feedback_stall_out_156@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007h17cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124 (
        .in_data_in(redist34_sync_together322_aunroll_x_in_c0_eni82_29_tpl_9_outputreg0_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_156(i_llvm_fpga_push_f32_spec_select440108_push156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21125_out_feedback_out_156),
        .in_feedback_valid_in_156(i_llvm_fpga_push_f32_spec_select440108_push156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21125_out_feedback_valid_out_156),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg59_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out),
        .out_feedback_stall_out_156(i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_feedback_stall_out_156),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist128_i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out_3_inputreg0(DELAY,1218)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist128_i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist128_i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out);
        end
    end

    // redist128_i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out_3(DELAY,565)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist128_i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out_3_delay_0 <= '0;
            redist128_i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out_3_q <= '0;
        end
        else
        begin
            redist128_i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out_3_delay_0 <= $unsigned(redist128_i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out_3_inputreg0_q);
            redist128_i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out_3_q <= redist128_i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out_3_delay_0;
        end
    end

    // valid_fanout_reg57(REG,398)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg57_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg57_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg58(REG,399)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg58_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg58_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_f32_spec_select439106_push155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21123(BLACKBOX,158)@10
    // out out_feedback_out_155@20000000
    // out out_feedback_valid_out_155@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008h17cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select439106_push155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21123 (
        .in_data_in(i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out),
        .in_feedback_stall_in_155(i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_feedback_stall_out_155),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg58_q),
        .out_data_out(),
        .out_feedback_out_155(i_llvm_fpga_push_f32_spec_select439106_push155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21123_out_feedback_out_155),
        .out_feedback_valid_out_155(i_llvm_fpga_push_f32_spec_select439106_push155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21123_out_feedback_valid_out_155),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_notEnable(LOGICAL,663)
    assign redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_nor(LOGICAL,664)
    assign redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_nor_q = ~ (redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_notEnable_q | redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_sticky_ena_q);

    // redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_last(CONSTANT,660)
    assign redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_cmp(LOGICAL,661)
    assign redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_cmp_b = {1'b0, redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_q};
    assign redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_cmp_q = $unsigned(redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_last_q == redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_cmpReg(REG,662)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_cmpReg_q <= $unsigned(redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_cmp_q);
        end
    end

    // redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_sticky_ena(REG,665)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_nor_q == 1'b1)
        begin
            redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_sticky_ena_q <= $unsigned(redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_cmpReg_q);
        end
    end

    // redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_enaAnd(LOGICAL,666)
    assign redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_enaAnd_q = redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_sticky_ena_q & VCC_q;

    // redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt(COUNTER,658)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_i <= 3'd0;
            redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_i == 3'd5)
            begin
                redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_i <= $unsigned(redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_i <= $unsigned(redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_q = redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_i[2:0];

    // redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_wraddr(REG,659)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_wraddr_q <= $unsigned(redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_q);
        end
    end

    // redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem(DUALMEM,657)
    assign redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_ia = $unsigned(in_c0_eni82_28_tpl);
    assign redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_aa = redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_wraddr_q;
    assign redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_ab = redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_rdcnt_q;
    assign redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_dmem (
        .clocken1(redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_aa),
        .data_a(redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_ab),
        .q_b(redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_q = redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_iq[31:0];

    // redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_outputreg0(DELAY,656)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_outputreg0_q <= $unsigned(redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_mem_q);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122(BLACKBOX,121)@10
    // out out_feedback_stall_out_155@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007g17cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122 (
        .in_data_in(redist33_sync_together322_aunroll_x_in_c0_eni82_28_tpl_9_outputreg0_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_155(i_llvm_fpga_push_f32_spec_select439106_push155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21123_out_feedback_out_155),
        .in_feedback_valid_in_155(i_llvm_fpga_push_f32_spec_select439106_push155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21123_out_feedback_valid_out_155),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg57_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out),
        .out_feedback_stall_out_155(i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_feedback_stall_out_155),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist129_i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out_3_inputreg0(DELAY,1219)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist129_i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist129_i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out);
        end
    end

    // redist129_i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out_3(DELAY,566)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist129_i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out_3_delay_0 <= '0;
            redist129_i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out_3_q <= '0;
        end
        else
        begin
            redist129_i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out_3_delay_0 <= $unsigned(redist129_i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out_3_inputreg0_q);
            redist129_i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out_3_q <= redist129_i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out_3_delay_0;
        end
    end

    // valid_fanout_reg55(REG,396)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg55_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg55_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg56(REG,397)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg56_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg56_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_f32_spec_select438104_push154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21121(BLACKBOX,157)@10
    // out out_feedback_out_154@20000000
    // out out_feedback_valid_out_154@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008g17cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select438104_push154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21121 (
        .in_data_in(i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out),
        .in_feedback_stall_in_154(i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_feedback_stall_out_154),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg56_q),
        .out_data_out(),
        .out_feedback_out_154(i_llvm_fpga_push_f32_spec_select438104_push154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21121_out_feedback_out_154),
        .out_feedback_valid_out_154(i_llvm_fpga_push_f32_spec_select438104_push154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21121_out_feedback_valid_out_154),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_notEnable(LOGICAL,652)
    assign redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_nor(LOGICAL,653)
    assign redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_nor_q = ~ (redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_notEnable_q | redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_sticky_ena_q);

    // redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_last(CONSTANT,649)
    assign redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_cmp(LOGICAL,650)
    assign redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_cmp_b = {1'b0, redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_q};
    assign redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_cmp_q = $unsigned(redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_last_q == redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_cmpReg(REG,651)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_cmpReg_q <= $unsigned(redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_cmp_q);
        end
    end

    // redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_sticky_ena(REG,654)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_nor_q == 1'b1)
        begin
            redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_sticky_ena_q <= $unsigned(redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_cmpReg_q);
        end
    end

    // redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_enaAnd(LOGICAL,655)
    assign redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_enaAnd_q = redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_sticky_ena_q & VCC_q;

    // redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt(COUNTER,647)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_i <= 3'd0;
            redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_i == 3'd5)
            begin
                redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_i <= $unsigned(redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_i <= $unsigned(redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_q = redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_i[2:0];

    // redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_wraddr(REG,648)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_wraddr_q <= $unsigned(redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_q);
        end
    end

    // redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem(DUALMEM,646)
    assign redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_ia = $unsigned(in_c0_eni82_27_tpl);
    assign redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_aa = redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_wraddr_q;
    assign redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_ab = redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_rdcnt_q;
    assign redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_dmem (
        .clocken1(redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_aa),
        .data_a(redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_ab),
        .q_b(redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_q = redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_iq[31:0];

    // redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_outputreg0(DELAY,645)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_outputreg0_q <= $unsigned(redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_mem_q);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120(BLACKBOX,120)@10
    // out out_feedback_stall_out_154@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007f17cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120 (
        .in_data_in(redist32_sync_together322_aunroll_x_in_c0_eni82_27_tpl_9_outputreg0_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_154(i_llvm_fpga_push_f32_spec_select438104_push154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21121_out_feedback_out_154),
        .in_feedback_valid_in_154(i_llvm_fpga_push_f32_spec_select438104_push154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21121_out_feedback_valid_out_154),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg55_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out),
        .out_feedback_stall_out_154(i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_feedback_stall_out_154),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist130_i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out_3_inputreg0(DELAY,1220)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist130_i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist130_i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out);
        end
    end

    // redist130_i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out_3(DELAY,567)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist130_i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out_3_delay_0 <= '0;
            redist130_i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out_3_q <= '0;
        end
        else
        begin
            redist130_i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out_3_delay_0 <= $unsigned(redist130_i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out_3_inputreg0_q);
            redist130_i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out_3_q <= redist130_i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out_3_delay_0;
        end
    end

    // valid_fanout_reg53(REG,394)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg53_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg53_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg54(REG,395)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg54_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg54_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_f32_spec_select437102_push153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21119(BLACKBOX,156)@10
    // out out_feedback_out_153@20000000
    // out out_feedback_valid_out_153@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008f17cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select437102_push153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21119 (
        .in_data_in(i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out),
        .in_feedback_stall_in_153(i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_feedback_stall_out_153),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg54_q),
        .out_data_out(),
        .out_feedback_out_153(i_llvm_fpga_push_f32_spec_select437102_push153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21119_out_feedback_out_153),
        .out_feedback_valid_out_153(i_llvm_fpga_push_f32_spec_select437102_push153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21119_out_feedback_valid_out_153),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_notEnable(LOGICAL,641)
    assign redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_nor(LOGICAL,642)
    assign redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_nor_q = ~ (redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_notEnable_q | redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_sticky_ena_q);

    // redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_last(CONSTANT,638)
    assign redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_cmp(LOGICAL,639)
    assign redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_cmp_b = {1'b0, redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_q};
    assign redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_cmp_q = $unsigned(redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_last_q == redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_cmpReg(REG,640)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_cmpReg_q <= $unsigned(redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_cmp_q);
        end
    end

    // redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_sticky_ena(REG,643)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_nor_q == 1'b1)
        begin
            redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_sticky_ena_q <= $unsigned(redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_cmpReg_q);
        end
    end

    // redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_enaAnd(LOGICAL,644)
    assign redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_enaAnd_q = redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_sticky_ena_q & VCC_q;

    // redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt(COUNTER,636)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_i <= 3'd0;
            redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_i == 3'd5)
            begin
                redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_i <= $unsigned(redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_i <= $unsigned(redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_q = redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_i[2:0];

    // redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_wraddr(REG,637)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_wraddr_q <= $unsigned(redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_q);
        end
    end

    // redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem(DUALMEM,635)
    assign redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_ia = $unsigned(in_c0_eni82_26_tpl);
    assign redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_aa = redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_wraddr_q;
    assign redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_ab = redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_rdcnt_q;
    assign redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_dmem (
        .clocken1(redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_aa),
        .data_a(redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_ab),
        .q_b(redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_q = redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_iq[31:0];

    // redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_outputreg0(DELAY,634)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_outputreg0_q <= $unsigned(redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_mem_q);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118(BLACKBOX,119)@10
    // out out_feedback_stall_out_153@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007e17cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118 (
        .in_data_in(redist31_sync_together322_aunroll_x_in_c0_eni82_26_tpl_9_outputreg0_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_153(i_llvm_fpga_push_f32_spec_select437102_push153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21119_out_feedback_out_153),
        .in_feedback_valid_in_153(i_llvm_fpga_push_f32_spec_select437102_push153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21119_out_feedback_valid_out_153),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg53_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out),
        .out_feedback_stall_out_153(i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_feedback_stall_out_153),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist131_i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out_3_inputreg0(DELAY,1221)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist131_i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist131_i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out);
        end
    end

    // redist131_i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out_3(DELAY,568)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist131_i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out_3_delay_0 <= '0;
            redist131_i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out_3_q <= '0;
        end
        else
        begin
            redist131_i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out_3_delay_0 <= $unsigned(redist131_i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out_3_inputreg0_q);
            redist131_i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out_3_q <= redist131_i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out_3_delay_0;
        end
    end

    // valid_fanout_reg51(REG,392)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg51_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg51_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg52(REG,393)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg52_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg52_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_f32_spec_select436100_push152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21117(BLACKBOX,155)@10
    // out out_feedback_out_152@20000000
    // out out_feedback_valid_out_152@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008e17cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select436100_push152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21117 (
        .in_data_in(i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out),
        .in_feedback_stall_in_152(i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_feedback_stall_out_152),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg52_q),
        .out_data_out(),
        .out_feedback_out_152(i_llvm_fpga_push_f32_spec_select436100_push152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21117_out_feedback_out_152),
        .out_feedback_valid_out_152(i_llvm_fpga_push_f32_spec_select436100_push152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21117_out_feedback_valid_out_152),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_notEnable(LOGICAL,630)
    assign redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_nor(LOGICAL,631)
    assign redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_nor_q = ~ (redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_notEnable_q | redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_sticky_ena_q);

    // redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_last(CONSTANT,627)
    assign redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_cmp(LOGICAL,628)
    assign redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_cmp_b = {1'b0, redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_q};
    assign redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_cmp_q = $unsigned(redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_last_q == redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_cmpReg(REG,629)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_cmpReg_q <= $unsigned(redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_cmp_q);
        end
    end

    // redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_sticky_ena(REG,632)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_nor_q == 1'b1)
        begin
            redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_sticky_ena_q <= $unsigned(redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_cmpReg_q);
        end
    end

    // redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_enaAnd(LOGICAL,633)
    assign redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_enaAnd_q = redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_sticky_ena_q & VCC_q;

    // redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt(COUNTER,625)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_i <= 3'd0;
            redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_i == 3'd5)
            begin
                redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_i <= $unsigned(redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_i <= $unsigned(redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_q = redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_i[2:0];

    // redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_wraddr(REG,626)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_wraddr_q <= $unsigned(redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_q);
        end
    end

    // redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem(DUALMEM,624)
    assign redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_ia = $unsigned(in_c0_eni82_25_tpl);
    assign redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_aa = redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_wraddr_q;
    assign redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_ab = redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_rdcnt_q;
    assign redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_dmem (
        .clocken1(redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_aa),
        .data_a(redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_ab),
        .q_b(redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_q = redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_iq[31:0];

    // redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_outputreg0(DELAY,623)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_outputreg0_q <= $unsigned(redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_mem_q);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116(BLACKBOX,118)@10
    // out out_feedback_stall_out_152@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007d17cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116 (
        .in_data_in(redist30_sync_together322_aunroll_x_in_c0_eni82_25_tpl_9_outputreg0_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_152(i_llvm_fpga_push_f32_spec_select436100_push152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21117_out_feedback_out_152),
        .in_feedback_valid_in_152(i_llvm_fpga_push_f32_spec_select436100_push152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21117_out_feedback_valid_out_152),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg51_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out),
        .out_feedback_stall_out_152(i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_feedback_stall_out_152),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist132_i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out_3_inputreg0(DELAY,1222)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist132_i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist132_i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out);
        end
    end

    // redist132_i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out_3(DELAY,569)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist132_i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out_3_delay_0 <= '0;
            redist132_i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out_3_q <= '0;
        end
        else
        begin
            redist132_i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out_3_delay_0 <= $unsigned(redist132_i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out_3_inputreg0_q);
            redist132_i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out_3_q <= redist132_i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out_3_delay_0;
        end
    end

    // valid_fanout_reg49(REG,390)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg49_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg49_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg50(REG,391)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg50_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg50_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_f32_spec_select43598_push151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21115(BLACKBOX,154)@10
    // out out_feedback_out_151@20000000
    // out out_feedback_valid_out_151@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008d17cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select43598_push151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21115 (
        .in_data_in(i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out),
        .in_feedback_stall_in_151(i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_feedback_stall_out_151),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg50_q),
        .out_data_out(),
        .out_feedback_out_151(i_llvm_fpga_push_f32_spec_select43598_push151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21115_out_feedback_out_151),
        .out_feedback_valid_out_151(i_llvm_fpga_push_f32_spec_select43598_push151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21115_out_feedback_valid_out_151),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_notEnable(LOGICAL,619)
    assign redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_nor(LOGICAL,620)
    assign redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_nor_q = ~ (redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_notEnable_q | redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_sticky_ena_q);

    // redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_last(CONSTANT,616)
    assign redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_cmp(LOGICAL,617)
    assign redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_cmp_b = {1'b0, redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_q};
    assign redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_cmp_q = $unsigned(redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_last_q == redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_cmpReg(REG,618)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_cmpReg_q <= $unsigned(redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_cmp_q);
        end
    end

    // redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_sticky_ena(REG,621)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_nor_q == 1'b1)
        begin
            redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_sticky_ena_q <= $unsigned(redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_cmpReg_q);
        end
    end

    // redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_enaAnd(LOGICAL,622)
    assign redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_enaAnd_q = redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_sticky_ena_q & VCC_q;

    // redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt(COUNTER,614)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_i <= 3'd0;
            redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_i == 3'd5)
            begin
                redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_i <= $unsigned(redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_i <= $unsigned(redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_q = redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_i[2:0];

    // redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_wraddr(REG,615)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_wraddr_q <= $unsigned(redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_q);
        end
    end

    // redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem(DUALMEM,613)
    assign redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_ia = $unsigned(in_c0_eni82_24_tpl);
    assign redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_aa = redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_wraddr_q;
    assign redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_ab = redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_rdcnt_q;
    assign redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_dmem (
        .clocken1(redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_aa),
        .data_a(redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_ab),
        .q_b(redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_q = redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_iq[31:0];

    // redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_outputreg0(DELAY,612)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_outputreg0_q <= $unsigned(redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_mem_q);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114(BLACKBOX,117)@10
    // out out_feedback_stall_out_151@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007c17cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114 (
        .in_data_in(redist29_sync_together322_aunroll_x_in_c0_eni82_24_tpl_9_outputreg0_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_151(i_llvm_fpga_push_f32_spec_select43598_push151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21115_out_feedback_out_151),
        .in_feedback_valid_in_151(i_llvm_fpga_push_f32_spec_select43598_push151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21115_out_feedback_valid_out_151),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg49_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out),
        .out_feedback_stall_out_151(i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_feedback_stall_out_151),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist133_i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out_3_inputreg0(DELAY,1223)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist133_i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist133_i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out);
        end
    end

    // redist133_i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out_3(DELAY,570)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist133_i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out_3_delay_0 <= '0;
            redist133_i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out_3_q <= '0;
        end
        else
        begin
            redist133_i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out_3_delay_0 <= $unsigned(redist133_i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out_3_inputreg0_q);
            redist133_i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out_3_q <= redist133_i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out_3_delay_0;
        end
    end

    // valid_fanout_reg47(REG,388)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg47_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg47_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg48(REG,389)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg48_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg48_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_f32_spec_select43496_push150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21113(BLACKBOX,153)@10
    // out out_feedback_out_150@20000000
    // out out_feedback_valid_out_150@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008c17cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select43496_push150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21113 (
        .in_data_in(i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out),
        .in_feedback_stall_in_150(i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_feedback_stall_out_150),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg48_q),
        .out_data_out(),
        .out_feedback_out_150(i_llvm_fpga_push_f32_spec_select43496_push150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21113_out_feedback_out_150),
        .out_feedback_valid_out_150(i_llvm_fpga_push_f32_spec_select43496_push150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21113_out_feedback_valid_out_150),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_notEnable(LOGICAL,608)
    assign redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_nor(LOGICAL,609)
    assign redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_nor_q = ~ (redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_notEnable_q | redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_sticky_ena_q);

    // redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_last(CONSTANT,605)
    assign redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_cmp(LOGICAL,606)
    assign redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_cmp_b = {1'b0, redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_q};
    assign redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_cmp_q = $unsigned(redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_last_q == redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_cmpReg(REG,607)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_cmpReg_q <= $unsigned(redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_cmp_q);
        end
    end

    // redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_sticky_ena(REG,610)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_nor_q == 1'b1)
        begin
            redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_sticky_ena_q <= $unsigned(redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_cmpReg_q);
        end
    end

    // redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_enaAnd(LOGICAL,611)
    assign redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_enaAnd_q = redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_sticky_ena_q & VCC_q;

    // redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt(COUNTER,603)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_i <= 3'd0;
            redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_i == 3'd5)
            begin
                redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_i <= $unsigned(redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_i <= $unsigned(redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_q = redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_i[2:0];

    // redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_wraddr(REG,604)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_wraddr_q <= $unsigned(redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_q);
        end
    end

    // redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem(DUALMEM,602)
    assign redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_ia = $unsigned(in_c0_eni82_23_tpl);
    assign redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_aa = redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_wraddr_q;
    assign redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_ab = redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_rdcnt_q;
    assign redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_dmem (
        .clocken1(redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_aa),
        .data_a(redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_ab),
        .q_b(redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_q = redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_iq[31:0];

    // redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_outputreg0(DELAY,601)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_outputreg0_q <= $unsigned(redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_mem_q);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112(BLACKBOX,116)@10
    // out out_feedback_stall_out_150@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007b17cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112 (
        .in_data_in(redist28_sync_together322_aunroll_x_in_c0_eni82_23_tpl_9_outputreg0_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_150(i_llvm_fpga_push_f32_spec_select43496_push150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21113_out_feedback_out_150),
        .in_feedback_valid_in_150(i_llvm_fpga_push_f32_spec_select43496_push150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21113_out_feedback_valid_out_150),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg47_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out),
        .out_feedback_stall_out_150(i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_feedback_stall_out_150),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist134_i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out_3_inputreg0(DELAY,1224)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist134_i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out);
        end
    end

    // redist134_i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out_3(DELAY,571)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out_3_delay_0 <= '0;
            redist134_i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out_3_q <= '0;
        end
        else
        begin
            redist134_i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out_3_delay_0 <= $unsigned(redist134_i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out_3_inputreg0_q);
            redist134_i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out_3_q <= redist134_i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out_3_delay_0;
        end
    end

    // redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_notEnable(LOGICAL,1233)
    assign redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_nor(LOGICAL,1234)
    assign redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_nor_q = ~ (redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_notEnable_q | redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_sticky_ena_q);

    // redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_last(CONSTANT,1230)
    assign redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_last_q = $unsigned(4'b0100);

    // redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_cmp(LOGICAL,1231)
    assign redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_cmp_b = {1'b0, redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_q};
    assign redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_cmp_q = $unsigned(redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_last_q == redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_cmp_b ? 1'b1 : 1'b0);

    // redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_cmpReg(REG,1232)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_cmpReg_q <= $unsigned(redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_cmp_q);
        end
    end

    // redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_sticky_ena(REG,1235)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_nor_q == 1'b1)
        begin
            redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_sticky_ena_q <= $unsigned(redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_cmpReg_q);
        end
    end

    // redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_enaAnd(LOGICAL,1236)
    assign redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_enaAnd_q = redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_sticky_ena_q & VCC_q;

    // redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt(COUNTER,1228)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_i <= 3'd0;
            redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_i == 3'd4)
            begin
                redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_eq <= 1'b0;
            end
            if (redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_eq == 1'b1)
            begin
                redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_i <= $unsigned(redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_i <= $unsigned(redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_q = redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_i[2:0];

    // valid_fanout_reg45(REG,386)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg45_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg45_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg46(REG,387)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg46_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg46_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110(REG,102)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q <= i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out;
        end
    end

    // i_llvm_fpga_push_f32_spec_select43394_push149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21111(BLACKBOX,152)@5
    // out out_feedback_out_149@20000000
    // out out_feedback_valid_out_149@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008b17cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select43394_push149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21111 (
        .in_data_in(redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3_q),
        .in_feedback_stall_in_149(i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_feedback_stall_out_149),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg46_q),
        .out_data_out(),
        .out_feedback_out_149(i_llvm_fpga_push_f32_spec_select43394_push149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21111_out_feedback_out_149),
        .out_feedback_valid_out_149(i_llvm_fpga_push_f32_spec_select43394_push149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21111_out_feedback_valid_out_149),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214(REG,101)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q <= in_c0_eni82_1_tpl;
        end
    end

    // redist27_sync_together322_aunroll_x_in_c0_eni82_22_tpl_1(DELAY,464)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_sync_together322_aunroll_x_in_c0_eni82_22_tpl_1_q <= '0;
        end
        else
        begin
            redist27_sync_together322_aunroll_x_in_c0_eni82_22_tpl_1_q <= $unsigned(in_c0_eni82_22_tpl);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110(BLACKBOX,115)@2
    // out out_feedback_stall_out_149@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007a17cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110 (
        .in_data_in(redist27_sync_together322_aunroll_x_in_c0_eni82_22_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_149(i_llvm_fpga_push_f32_spec_select43394_push149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21111_out_feedback_out_149),
        .in_feedback_valid_in_149(i_llvm_fpga_push_f32_spec_select43394_push149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21111_out_feedback_valid_out_149),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg45_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out),
        .out_feedback_stall_out_149(i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_feedback_stall_out_149),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3_inputreg0(DELAY,1225)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out);
        end
    end

    // redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3(DELAY,572)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3_delay_0 <= '0;
            redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3_q <= '0;
        end
        else
        begin
            redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3_delay_0 <= $unsigned(redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3_inputreg0_q);
            redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3_q <= redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3_delay_0;
        end
    end

    // redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_inputreg0(DELAY,1226)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_inputreg0_q <= '0;
        end
        else
        begin
            redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_inputreg0_q <= $unsigned(redist135_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_3_q);
        end
    end

    // redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_wraddr(REG,1229)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_wraddr_q <= $unsigned(redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_q);
        end
    end

    // redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem(DUALMEM,1227)
    assign redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_ia = $unsigned(redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_inputreg0_q);
    assign redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_aa = redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_wraddr_q;
    assign redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_ab = redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_rdcnt_q;
    assign redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_dmem (
        .clocken1(redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_reset0),
        .clock1(clock),
        .address_a(redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_aa),
        .data_a(redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_ab),
        .q_b(redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_q = redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_iq[31:0];

    // redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_notEnable(LOGICAL,1245)
    assign redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_nor(LOGICAL,1246)
    assign redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_nor_q = ~ (redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_notEnable_q | redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_sticky_ena_q);

    // redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_last(CONSTANT,1242)
    assign redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_last_q = $unsigned(4'b0100);

    // redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_cmp(LOGICAL,1243)
    assign redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_cmp_b = {1'b0, redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_q};
    assign redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_cmp_q = $unsigned(redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_last_q == redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_cmp_b ? 1'b1 : 1'b0);

    // redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_cmpReg(REG,1244)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_cmpReg_q <= $unsigned(redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_cmp_q);
        end
    end

    // redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_sticky_ena(REG,1247)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_nor_q == 1'b1)
        begin
            redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_sticky_ena_q <= $unsigned(redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_cmpReg_q);
        end
    end

    // redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_enaAnd(LOGICAL,1248)
    assign redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_enaAnd_q = redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_sticky_ena_q & VCC_q;

    // redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt(COUNTER,1240)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_i <= 3'd0;
            redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_i == 3'd4)
            begin
                redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_eq <= 1'b0;
            end
            if (redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_eq == 1'b1)
            begin
                redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_i <= $unsigned(redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_i <= $unsigned(redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_q = redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_i[2:0];

    // valid_fanout_reg43(REG,384)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg43_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg43_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg44(REG,385)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg44_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg44_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_push_f32_spec_select43292_push148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21109(BLACKBOX,151)@5
    // out out_feedback_out_148@20000000
    // out out_feedback_valid_out_148@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008a17cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select43292_push148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21109 (
        .in_data_in(redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3_q),
        .in_feedback_stall_in_148(i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_feedback_stall_out_148),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg44_q),
        .out_data_out(),
        .out_feedback_out_148(i_llvm_fpga_push_f32_spec_select43292_push148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21109_out_feedback_out_148),
        .out_feedback_valid_out_148(i_llvm_fpga_push_f32_spec_select43292_push148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21109_out_feedback_valid_out_148),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist26_sync_together322_aunroll_x_in_c0_eni82_21_tpl_1(DELAY,463)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_sync_together322_aunroll_x_in_c0_eni82_21_tpl_1_q <= '0;
        end
        else
        begin
            redist26_sync_together322_aunroll_x_in_c0_eni82_21_tpl_1_q <= $unsigned(in_c0_eni82_21_tpl);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108(BLACKBOX,114)@2
    // out out_feedback_stall_out_148@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007917cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108 (
        .in_data_in(redist26_sync_together322_aunroll_x_in_c0_eni82_21_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_148(i_llvm_fpga_push_f32_spec_select43292_push148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21109_out_feedback_out_148),
        .in_feedback_valid_in_148(i_llvm_fpga_push_f32_spec_select43292_push148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21109_out_feedback_valid_out_148),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg43_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out),
        .out_feedback_stall_out_148(i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_feedback_stall_out_148),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3_inputreg0(DELAY,1237)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out);
        end
    end

    // redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3(DELAY,574)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3_delay_0 <= '0;
            redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3_q <= '0;
        end
        else
        begin
            redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3_delay_0 <= $unsigned(redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3_inputreg0_q);
            redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3_q <= redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3_delay_0;
        end
    end

    // redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_inputreg0(DELAY,1238)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_inputreg0_q <= '0;
        end
        else
        begin
            redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_inputreg0_q <= $unsigned(redist137_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_3_q);
        end
    end

    // redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_wraddr(REG,1241)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_wraddr_q <= $unsigned(redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_q);
        end
    end

    // redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem(DUALMEM,1239)
    assign redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_ia = $unsigned(redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_inputreg0_q);
    assign redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_aa = redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_wraddr_q;
    assign redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_ab = redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_rdcnt_q;
    assign redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_dmem (
        .clocken1(redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_reset0),
        .clock1(clock),
        .address_a(redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_aa),
        .data_a(redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_ab),
        .q_b(redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_q = redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_iq[31:0];

    // redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_notEnable(LOGICAL,1257)
    assign redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_nor(LOGICAL,1258)
    assign redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_nor_q = ~ (redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_notEnable_q | redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_sticky_ena_q);

    // redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_last(CONSTANT,1254)
    assign redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_last_q = $unsigned(4'b0100);

    // redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_cmp(LOGICAL,1255)
    assign redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_cmp_b = {1'b0, redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_q};
    assign redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_cmp_q = $unsigned(redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_last_q == redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_cmp_b ? 1'b1 : 1'b0);

    // redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_cmpReg(REG,1256)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_cmpReg_q <= $unsigned(redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_cmp_q);
        end
    end

    // redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_sticky_ena(REG,1259)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_nor_q == 1'b1)
        begin
            redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_sticky_ena_q <= $unsigned(redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_cmpReg_q);
        end
    end

    // redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_enaAnd(LOGICAL,1260)
    assign redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_enaAnd_q = redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_sticky_ena_q & VCC_q;

    // redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt(COUNTER,1252)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_i <= 3'd0;
            redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_i == 3'd4)
            begin
                redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_eq <= 1'b0;
            end
            if (redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_eq == 1'b1)
            begin
                redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_i <= $unsigned(redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_i <= $unsigned(redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_q = redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_i[2:0];

    // valid_fanout_reg41(REG,382)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg41_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg41_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg42(REG,383)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg42_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg42_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_push_f32_spec_select43190_push147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21107(BLACKBOX,150)@5
    // out out_feedback_out_147@20000000
    // out out_feedback_valid_out_147@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008917cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select43190_push147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21107 (
        .in_data_in(redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3_q),
        .in_feedback_stall_in_147(i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_feedback_stall_out_147),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg42_q),
        .out_data_out(),
        .out_feedback_out_147(i_llvm_fpga_push_f32_spec_select43190_push147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21107_out_feedback_out_147),
        .out_feedback_valid_out_147(i_llvm_fpga_push_f32_spec_select43190_push147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21107_out_feedback_valid_out_147),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist25_sync_together322_aunroll_x_in_c0_eni82_20_tpl_1(DELAY,462)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_sync_together322_aunroll_x_in_c0_eni82_20_tpl_1_q <= '0;
        end
        else
        begin
            redist25_sync_together322_aunroll_x_in_c0_eni82_20_tpl_1_q <= $unsigned(in_c0_eni82_20_tpl);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106(BLACKBOX,113)@2
    // out out_feedback_stall_out_147@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007817cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106 (
        .in_data_in(redist25_sync_together322_aunroll_x_in_c0_eni82_20_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_147(i_llvm_fpga_push_f32_spec_select43190_push147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21107_out_feedback_out_147),
        .in_feedback_valid_in_147(i_llvm_fpga_push_f32_spec_select43190_push147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21107_out_feedback_valid_out_147),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg41_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out),
        .out_feedback_stall_out_147(i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_feedback_stall_out_147),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3_inputreg0(DELAY,1249)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out);
        end
    end

    // redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3(DELAY,576)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3_delay_0 <= '0;
            redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3_q <= '0;
        end
        else
        begin
            redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3_delay_0 <= $unsigned(redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3_inputreg0_q);
            redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3_q <= redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3_delay_0;
        end
    end

    // redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_inputreg0(DELAY,1250)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_inputreg0_q <= '0;
        end
        else
        begin
            redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_inputreg0_q <= $unsigned(redist139_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_3_q);
        end
    end

    // redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_wraddr(REG,1253)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_wraddr_q <= $unsigned(redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_q);
        end
    end

    // redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem(DUALMEM,1251)
    assign redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_ia = $unsigned(redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_inputreg0_q);
    assign redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_aa = redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_wraddr_q;
    assign redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_ab = redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_rdcnt_q;
    assign redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_dmem (
        .clocken1(redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_reset0),
        .clock1(clock),
        .address_a(redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_aa),
        .data_a(redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_ab),
        .q_b(redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_q = redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_iq[31:0];

    // redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_notEnable(LOGICAL,1269)
    assign redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_nor(LOGICAL,1270)
    assign redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_nor_q = ~ (redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_notEnable_q | redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_sticky_ena_q);

    // redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_last(CONSTANT,1266)
    assign redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_last_q = $unsigned(4'b0100);

    // redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_cmp(LOGICAL,1267)
    assign redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_cmp_b = {1'b0, redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_q};
    assign redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_cmp_q = $unsigned(redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_last_q == redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_cmp_b ? 1'b1 : 1'b0);

    // redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_cmpReg(REG,1268)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_cmpReg_q <= $unsigned(redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_cmp_q);
        end
    end

    // redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_sticky_ena(REG,1271)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_nor_q == 1'b1)
        begin
            redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_sticky_ena_q <= $unsigned(redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_cmpReg_q);
        end
    end

    // redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_enaAnd(LOGICAL,1272)
    assign redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_enaAnd_q = redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_sticky_ena_q & VCC_q;

    // redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt(COUNTER,1264)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_i <= 3'd0;
            redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_i == 3'd4)
            begin
                redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_eq <= 1'b0;
            end
            if (redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_eq == 1'b1)
            begin
                redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_i <= $unsigned(redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_i <= $unsigned(redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_q = redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_i[2:0];

    // valid_fanout_reg39(REG,380)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg39_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg39_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg40(REG,381)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg40_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg40_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_push_f32_spec_select43088_push146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21105(BLACKBOX,149)@5
    // out out_feedback_out_146@20000000
    // out out_feedback_valid_out_146@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008817cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select43088_push146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21105 (
        .in_data_in(redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3_q),
        .in_feedback_stall_in_146(i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_feedback_stall_out_146),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg40_q),
        .out_data_out(),
        .out_feedback_out_146(i_llvm_fpga_push_f32_spec_select43088_push146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21105_out_feedback_out_146),
        .out_feedback_valid_out_146(i_llvm_fpga_push_f32_spec_select43088_push146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21105_out_feedback_valid_out_146),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist24_sync_together322_aunroll_x_in_c0_eni82_19_tpl_1(DELAY,461)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_sync_together322_aunroll_x_in_c0_eni82_19_tpl_1_q <= '0;
        end
        else
        begin
            redist24_sync_together322_aunroll_x_in_c0_eni82_19_tpl_1_q <= $unsigned(in_c0_eni82_19_tpl);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104(BLACKBOX,112)@2
    // out out_feedback_stall_out_146@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007717cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104 (
        .in_data_in(redist24_sync_together322_aunroll_x_in_c0_eni82_19_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_146(i_llvm_fpga_push_f32_spec_select43088_push146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21105_out_feedback_out_146),
        .in_feedback_valid_in_146(i_llvm_fpga_push_f32_spec_select43088_push146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21105_out_feedback_valid_out_146),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg39_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out),
        .out_feedback_stall_out_146(i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_feedback_stall_out_146),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3_inputreg0(DELAY,1261)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out);
        end
    end

    // redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3(DELAY,578)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3_delay_0 <= '0;
            redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3_q <= '0;
        end
        else
        begin
            redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3_delay_0 <= $unsigned(redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3_inputreg0_q);
            redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3_q <= redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3_delay_0;
        end
    end

    // redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_inputreg0(DELAY,1262)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_inputreg0_q <= '0;
        end
        else
        begin
            redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_inputreg0_q <= $unsigned(redist141_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_3_q);
        end
    end

    // redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_wraddr(REG,1265)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_wraddr_q <= $unsigned(redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_q);
        end
    end

    // redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem(DUALMEM,1263)
    assign redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_ia = $unsigned(redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_inputreg0_q);
    assign redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_aa = redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_wraddr_q;
    assign redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_ab = redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_rdcnt_q;
    assign redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_dmem (
        .clocken1(redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_reset0),
        .clock1(clock),
        .address_a(redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_aa),
        .data_a(redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_ab),
        .q_b(redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_q = redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_iq[31:0];

    // redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_notEnable(LOGICAL,1282)
    assign redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_nor(LOGICAL,1283)
    assign redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_nor_q = ~ (redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_notEnable_q | redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_sticky_ena_q);

    // redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_last(CONSTANT,1279)
    assign redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_last_q = $unsigned(4'b0100);

    // redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_cmp(LOGICAL,1280)
    assign redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_cmp_b = {1'b0, redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_q};
    assign redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_cmp_q = $unsigned(redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_last_q == redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_cmp_b ? 1'b1 : 1'b0);

    // redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_cmpReg(REG,1281)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_cmpReg_q <= $unsigned(redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_cmp_q);
        end
    end

    // redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_sticky_ena(REG,1284)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_nor_q == 1'b1)
        begin
            redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_sticky_ena_q <= $unsigned(redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_cmpReg_q);
        end
    end

    // redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_enaAnd(LOGICAL,1285)
    assign redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_enaAnd_q = redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_sticky_ena_q & VCC_q;

    // redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt(COUNTER,1277)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_i <= 3'd0;
            redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_i == 3'd4)
            begin
                redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_eq <= 1'b0;
            end
            if (redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_eq == 1'b1)
            begin
                redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_i <= $unsigned(redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_i <= $unsigned(redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_q = redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_i[2:0];

    // valid_fanout_reg37(REG,378)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg37_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg37_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg38(REG,379)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg38_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg38_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_push_f32_push145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21103(BLACKBOX,147)@5
    // out out_feedback_out_145@20000000
    // out out_feedback_valid_out_145@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008617cles2_eulve223_210 thei_llvm_fpga_push_f32_push145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21103 (
        .in_data_in(redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3_q),
        .in_feedback_stall_in_145(i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_feedback_stall_out_145),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg38_q),
        .out_data_out(),
        .out_feedback_out_145(i_llvm_fpga_push_f32_push145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21103_out_feedback_out_145),
        .out_feedback_valid_out_145(i_llvm_fpga_push_f32_push145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21103_out_feedback_valid_out_145),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist23_sync_together322_aunroll_x_in_c0_eni82_18_tpl_1(DELAY,460)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_sync_together322_aunroll_x_in_c0_eni82_18_tpl_1_q <= '0;
        end
        else
        begin
            redist23_sync_together322_aunroll_x_in_c0_eni82_18_tpl_1_q <= $unsigned(in_c0_eni82_18_tpl);
        end
    end

    // i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102(BLACKBOX,110)@2
    // out out_feedback_stall_out_145@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007517cles2_eulve223_210 thei_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102 (
        .in_data_in(redist23_sync_together322_aunroll_x_in_c0_eni82_18_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_145(i_llvm_fpga_push_f32_push145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21103_out_feedback_out_145),
        .in_feedback_valid_in_145(i_llvm_fpga_push_f32_push145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21103_out_feedback_valid_out_145),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg37_q),
        .out_data_out(i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out),
        .out_feedback_stall_out_145(i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_feedback_stall_out_145),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3_inputreg0(DELAY,1274)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out);
        end
    end

    // redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3(DELAY,581)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3_delay_0 <= '0;
            redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3_q <= '0;
        end
        else
        begin
            redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3_delay_0 <= $unsigned(redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3_inputreg0_q);
            redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3_q <= redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3_delay_0;
        end
    end

    // redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_inputreg0(DELAY,1275)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_inputreg0_q <= '0;
        end
        else
        begin
            redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_inputreg0_q <= $unsigned(redist144_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_3_q);
        end
    end

    // redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_wraddr(REG,1278)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_wraddr_q <= $unsigned(redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_q);
        end
    end

    // redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem(DUALMEM,1276)
    assign redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_ia = $unsigned(redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_inputreg0_q);
    assign redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_aa = redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_wraddr_q;
    assign redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_ab = redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_rdcnt_q;
    assign redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_dmem (
        .clocken1(redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_reset0),
        .clock1(clock),
        .address_a(redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_aa),
        .data_a(redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_ab),
        .q_b(redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_q = redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_iq[31:0];

    // redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_notEnable(LOGICAL,1211)
    assign redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_nor(LOGICAL,1212)
    assign redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_nor_q = ~ (redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_notEnable_q | redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_sticky_ena_q);

    // redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_last(CONSTANT,1208)
    assign redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_last_q = $unsigned(4'b0100);

    // redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_cmp(LOGICAL,1209)
    assign redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_cmp_b = {1'b0, redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_q};
    assign redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_cmp_q = $unsigned(redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_last_q == redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_cmp_b ? 1'b1 : 1'b0);

    // redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_cmpReg(REG,1210)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_cmpReg_q <= $unsigned(redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_cmp_q);
        end
    end

    // redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_sticky_ena(REG,1213)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_nor_q == 1'b1)
        begin
            redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_sticky_ena_q <= $unsigned(redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_cmpReg_q);
        end
    end

    // redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_enaAnd(LOGICAL,1214)
    assign redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_enaAnd_q = redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_sticky_ena_q & VCC_q;

    // redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt(COUNTER,1206)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_i <= 3'd0;
            redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_i == 3'd4)
            begin
                redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_eq <= 1'b0;
            end
            if (redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_eq == 1'b1)
            begin
                redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_i <= $unsigned(redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_i <= $unsigned(redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_q = redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_i[2:0];

    // valid_fanout_reg35(REG,376)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg35_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg35_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg36(REG,377)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg36_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg36_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_push_f32_spec_select85_push144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21101(BLACKBOX,163)@5
    // out out_feedback_out_144@20000000
    // out out_feedback_valid_out_144@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008m17cles2_eulve223_210 thei_llvm_fpga_push_f32_spec_select85_push144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21101 (
        .in_data_in(redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3_q),
        .in_feedback_stall_in_144(i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_feedback_stall_out_144),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg36_q),
        .out_data_out(),
        .out_feedback_out_144(i_llvm_fpga_push_f32_spec_select85_push144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21101_out_feedback_out_144),
        .out_feedback_valid_out_144(i_llvm_fpga_push_f32_spec_select85_push144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21101_out_feedback_valid_out_144),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist22_sync_together322_aunroll_x_in_c0_eni82_17_tpl_1(DELAY,459)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_sync_together322_aunroll_x_in_c0_eni82_17_tpl_1_q <= '0;
        end
        else
        begin
            redist22_sync_together322_aunroll_x_in_c0_eni82_17_tpl_1_q <= $unsigned(in_c0_eni82_17_tpl);
        end
    end

    // i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100(BLACKBOX,126)@2
    // out out_feedback_stall_out_144@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007l17cles2_eulve223_210 thei_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100 (
        .in_data_in(redist22_sync_together322_aunroll_x_in_c0_eni82_17_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_144(i_llvm_fpga_push_f32_spec_select85_push144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21101_out_feedback_out_144),
        .in_feedback_valid_in_144(i_llvm_fpga_push_f32_spec_select85_push144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21101_out_feedback_valid_out_144),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg35_q),
        .out_data_out(i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out),
        .out_feedback_stall_out_144(i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_feedback_stall_out_144),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3_inputreg0(DELAY,1203)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out);
        end
    end

    // redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3(DELAY,560)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3_delay_0 <= '0;
            redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3_q <= '0;
        end
        else
        begin
            redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3_delay_0 <= $unsigned(redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3_inputreg0_q);
            redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3_q <= redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3_delay_0;
        end
    end

    // redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_inputreg0(DELAY,1204)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_inputreg0_q <= '0;
        end
        else
        begin
            redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_inputreg0_q <= $unsigned(redist123_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_3_q);
        end
    end

    // redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_wraddr(REG,1207)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_wraddr_q <= $unsigned(redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_q);
        end
    end

    // redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem(DUALMEM,1205)
    assign redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_ia = $unsigned(redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_inputreg0_q);
    assign redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_aa = redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_wraddr_q;
    assign redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_ab = redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_rdcnt_q;
    assign redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_dmem (
        .clocken1(redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_reset0),
        .clock1(clock),
        .address_a(redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_aa),
        .data_a(redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_ab),
        .q_b(redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_q = redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_iq[31:0];

    // valid_fanout_reg33(REG,374)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg33_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg33_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg34(REG,375)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg34_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg34_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_push_i1_notcmp5780_push142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2199(BLACKBOX,171)@5
    // out out_feedback_out_142@20000000
    // out out_feedback_valid_out_142@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008u17cles2_eulve223_210 thei_llvm_fpga_push_i1_notcmp5780_push142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2199 (
        .in_data_in(redist116_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_3_q),
        .in_feedback_stall_in_142(i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_feedback_stall_out_142),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg34_q),
        .out_data_out(),
        .out_feedback_out_142(i_llvm_fpga_push_i1_notcmp5780_push142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2199_out_feedback_out_142),
        .out_feedback_valid_out_142(i_llvm_fpga_push_i1_notcmp5780_push142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2199_out_feedback_valid_out_142),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist21_sync_together322_aunroll_x_in_c0_eni82_16_tpl_1(DELAY,458)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_sync_together322_aunroll_x_in_c0_eni82_16_tpl_1_q <= '0;
        end
        else
        begin
            redist21_sync_together322_aunroll_x_in_c0_eni82_16_tpl_1_q <= $unsigned(in_c0_eni82_16_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198(BLACKBOX,133)@2
    // out out_feedback_stall_out_142@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007s17cles2_eulve223_210 thei_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198 (
        .in_data_in(redist21_sync_together322_aunroll_x_in_c0_eni82_16_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_142(i_llvm_fpga_push_i1_notcmp5780_push142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2199_out_feedback_out_142),
        .in_feedback_valid_in_142(i_llvm_fpga_push_i1_notcmp5780_push142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2199_out_feedback_valid_out_142),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg33_q),
        .out_data_out(i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out),
        .out_feedback_stall_out_142(i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_feedback_stall_out_142),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist116_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_3(DELAY,553)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist116_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_3_delay_0 <= '0;
            redist116_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_3_delay_1 <= '0;
            redist116_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_3_q <= '0;
        end
        else
        begin
            redist116_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_3_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out);
            redist116_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_3_delay_1 <= redist116_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_3_delay_0;
            redist116_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_3_q <= redist116_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_3_delay_1;
        end
    end

    // redist117_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_11(DELAY,554)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist117_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_11 ( .xin(redist116_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_3_q), .xout(redist117_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg31(REG,372)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg31_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg31_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg32(REG,373)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg32_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg32_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_push_i1_push141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2197(BLACKBOX,174)@5
    // out out_feedback_out_141@20000000
    // out out_feedback_valid_out_141@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008x17cles2_eulve223_210 thei_llvm_fpga_push_i1_push141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2197 (
        .in_data_in(redist112_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_3_q),
        .in_feedback_stall_in_141(i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_feedback_stall_out_141),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg32_q),
        .out_data_out(),
        .out_feedback_out_141(i_llvm_fpga_push_i1_push141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2197_out_feedback_out_141),
        .out_feedback_valid_out_141(i_llvm_fpga_push_i1_push141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2197_out_feedback_valid_out_141),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist20_sync_together322_aunroll_x_in_c0_eni82_15_tpl_1(DELAY,457)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist20_sync_together322_aunroll_x_in_c0_eni82_15_tpl_1_q <= '0;
        end
        else
        begin
            redist20_sync_together322_aunroll_x_in_c0_eni82_15_tpl_1_q <= $unsigned(in_c0_eni82_15_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196(BLACKBOX,135)@2
    // out out_feedback_stall_out_141@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007u17cles2_eulve223_210 thei_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196 (
        .in_data_in(redist20_sync_together322_aunroll_x_in_c0_eni82_15_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_141(i_llvm_fpga_push_i1_push141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2197_out_feedback_out_141),
        .in_feedback_valid_in_141(i_llvm_fpga_push_i1_push141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2197_out_feedback_valid_out_141),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg31_q),
        .out_data_out(i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out),
        .out_feedback_stall_out_141(i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_feedback_stall_out_141),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist112_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_3(DELAY,549)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist112_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_3_delay_0 <= '0;
            redist112_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_3_delay_1 <= '0;
            redist112_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_3_q <= '0;
        end
        else
        begin
            redist112_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_3_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out);
            redist112_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_3_delay_1 <= redist112_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_3_delay_0;
            redist112_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_3_q <= redist112_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_3_delay_1;
        end
    end

    // redist113_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_11(DELAY,550)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist113_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_11 ( .xin(redist112_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_3_q), .xout(redist113_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg25(REG,366)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg25_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg25_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg26(REG,367)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg26_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg26_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi465_pop1570_push137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2191(BLACKBOX,168)@5
    // out out_feedback_out_137@20000000
    // out out_feedback_valid_out_137@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008r17cles2_eulve223_210 thei_llvm_fpga_push_i1_memdep_phi465_pop1570_push137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2191 (
        .in_data_in(redist119_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_3_q),
        .in_feedback_stall_in_137(i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_feedback_stall_out_137),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg26_q),
        .out_data_out(),
        .out_feedback_out_137(i_llvm_fpga_push_i1_memdep_phi465_pop1570_push137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2191_out_feedback_out_137),
        .out_feedback_valid_out_137(i_llvm_fpga_push_i1_memdep_phi465_pop1570_push137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2191_out_feedback_valid_out_137),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist17_sync_together322_aunroll_x_in_c0_eni82_12_tpl_1(DELAY,454)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together322_aunroll_x_in_c0_eni82_12_tpl_1_q <= '0;
        end
        else
        begin
            redist17_sync_together322_aunroll_x_in_c0_eni82_12_tpl_1_q <= $unsigned(in_c0_eni82_12_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190(BLACKBOX,130)@2
    // out out_feedback_stall_out_137@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007p17cles2_eulve223_210 thei_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190 (
        .in_data_in(redist17_sync_together322_aunroll_x_in_c0_eni82_12_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_137(i_llvm_fpga_push_i1_memdep_phi465_pop1570_push137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2191_out_feedback_out_137),
        .in_feedback_valid_in_137(i_llvm_fpga_push_i1_memdep_phi465_pop1570_push137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2191_out_feedback_valid_out_137),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg25_q),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out),
        .out_feedback_stall_out_137(i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_feedback_stall_out_137),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist119_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_3(DELAY,556)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist119_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_3_delay_0 <= '0;
            redist119_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_3_delay_1 <= '0;
            redist119_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_3_q <= '0;
        end
        else
        begin
            redist119_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_3_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out);
            redist119_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_3_delay_1 <= redist119_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_3_delay_0;
            redist119_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_3_q <= redist119_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_3_delay_1;
        end
    end

    // redist120_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_11(DELAY,557)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist120_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_11 ( .xin(redist119_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_3_q), .xout(redist120_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_notEnable(LOGICAL,1199)
    assign redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_nor(LOGICAL,1200)
    assign redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_nor_q = ~ (redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_notEnable_q | redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_sticky_ena_q);

    // redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_last(CONSTANT,1196)
    assign redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_last_q = $unsigned(4'b0100);

    // redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_cmp(LOGICAL,1197)
    assign redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_cmp_b = {1'b0, redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_q};
    assign redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_cmp_q = $unsigned(redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_last_q == redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_cmp_b ? 1'b1 : 1'b0);

    // redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_cmpReg(REG,1198)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_cmpReg_q <= $unsigned(redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_cmp_q);
        end
    end

    // redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_sticky_ena(REG,1201)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_nor_q == 1'b1)
        begin
            redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_sticky_ena_q <= $unsigned(redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_cmpReg_q);
        end
    end

    // redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_enaAnd(LOGICAL,1202)
    assign redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_enaAnd_q = redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_sticky_ena_q & VCC_q;

    // redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt(COUNTER,1194)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_i <= 3'd0;
            redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_i == 3'd4)
            begin
                redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_eq <= 1'b0;
            end
            if (redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_eq == 1'b1)
            begin
                redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_i <= $unsigned(redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_i <= $unsigned(redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_q = redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_i[2:0];

    // valid_fanout_reg23(REG,364)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg23_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg23_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg24(REG,365)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg24_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg24_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_push_i32_acl_0126_i247_pop1366_push136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2189(BLACKBOX,178)@5
    // out out_feedback_out_136@20000000
    // out out_feedback_valid_out_136@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21009117cles2_eulve223_210 thei_llvm_fpga_push_i32_acl_0126_i247_pop1366_push136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2189 (
        .in_data_in(redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3_q),
        .in_feedback_stall_in_136(i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_feedback_stall_out_136),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg24_q),
        .out_data_out(),
        .out_feedback_out_136(i_llvm_fpga_push_i32_acl_0126_i247_pop1366_push136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2189_out_feedback_out_136),
        .out_feedback_valid_out_136(i_llvm_fpga_push_i32_acl_0126_i247_pop1366_push136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2189_out_feedback_valid_out_136),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist16_sync_together322_aunroll_x_in_c0_eni82_11_tpl_1(DELAY,453)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_sync_together322_aunroll_x_in_c0_eni82_11_tpl_1_q <= '0;
        end
        else
        begin
            redist16_sync_together322_aunroll_x_in_c0_eni82_11_tpl_1_q <= $unsigned(in_c0_eni82_11_tpl);
        end
    end

    // i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188(BLACKBOX,139)@2
    // out out_feedback_stall_out_136@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007y17cles2_eulve223_210 thei_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188 (
        .in_data_in(redist16_sync_together322_aunroll_x_in_c0_eni82_11_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_136(i_llvm_fpga_push_i32_acl_0126_i247_pop1366_push136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2189_out_feedback_out_136),
        .in_feedback_valid_in_136(i_llvm_fpga_push_i32_acl_0126_i247_pop1366_push136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2189_out_feedback_valid_out_136),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg23_q),
        .out_data_out(i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out),
        .out_feedback_stall_out_136(i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_feedback_stall_out_136),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3_inputreg0(DELAY,1191)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out);
        end
    end

    // redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3(DELAY,544)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3_delay_0 <= '0;
            redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3_q <= '0;
        end
        else
        begin
            redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3_delay_0 <= $unsigned(redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3_inputreg0_q);
            redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3_q <= redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3_delay_0;
        end
    end

    // redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_inputreg0(DELAY,1192)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_inputreg0_q <= '0;
        end
        else
        begin
            redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_inputreg0_q <= $unsigned(redist107_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_3_q);
        end
    end

    // redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_wraddr(REG,1195)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_wraddr_q <= $unsigned(redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_q);
        end
    end

    // redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem(DUALMEM,1193)
    assign redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_ia = $unsigned(redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_inputreg0_q);
    assign redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_aa = redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_wraddr_q;
    assign redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_ab = redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_rdcnt_q;
    assign redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_dmem (
        .clocken1(redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_reset0),
        .clock1(clock),
        .address_a(redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_aa),
        .data_a(redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_ab),
        .q_b(redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_q = redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_iq[31:0];

    // valid_fanout_reg21(REG,362)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg21_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg21_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg22(REG,363)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg22_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg22_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_push_i1_push135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2187(BLACKBOX,173)@5
    // out out_feedback_out_135@20000000
    // out out_feedback_valid_out_135@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008w17cles2_eulve223_210 thei_llvm_fpga_push_i1_push135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2187 (
        .in_data_in(redist114_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_3_q),
        .in_feedback_stall_in_135(i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_feedback_stall_out_135),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg22_q),
        .out_data_out(),
        .out_feedback_out_135(i_llvm_fpga_push_i1_push135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2187_out_feedback_out_135),
        .out_feedback_valid_out_135(i_llvm_fpga_push_i1_push135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2187_out_feedback_valid_out_135),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist15_sync_together322_aunroll_x_in_c0_eni82_10_tpl_1(DELAY,452)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together322_aunroll_x_in_c0_eni82_10_tpl_1_q <= '0;
        end
        else
        begin
            redist15_sync_together322_aunroll_x_in_c0_eni82_10_tpl_1_q <= $unsigned(in_c0_eni82_10_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186(BLACKBOX,134)@2
    // out out_feedback_stall_out_135@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007t17cles2_eulve223_210 thei_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186 (
        .in_data_in(redist15_sync_together322_aunroll_x_in_c0_eni82_10_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_135(i_llvm_fpga_push_i1_push135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2187_out_feedback_out_135),
        .in_feedback_valid_in_135(i_llvm_fpga_push_i1_push135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2187_out_feedback_valid_out_135),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg21_q),
        .out_data_out(i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out),
        .out_feedback_stall_out_135(i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_feedback_stall_out_135),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist114_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_3(DELAY,551)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist114_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_3_delay_0 <= '0;
            redist114_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_3_delay_1 <= '0;
            redist114_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_3_q <= '0;
        end
        else
        begin
            redist114_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_3_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out);
            redist114_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_3_delay_1 <= redist114_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_3_delay_0;
            redist114_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_3_q <= redist114_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_3_delay_1;
        end
    end

    // redist115_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_11(DELAY,552)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist115_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_11 ( .xin(redist114_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_3_q), .xout(redist115_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_notEnable(LOGICAL,1175)
    assign redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_nor(LOGICAL,1176)
    assign redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_nor_q = ~ (redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_notEnable_q | redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_sticky_ena_q);

    // redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_last(CONSTANT,1172)
    assign redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_last_q = $unsigned(4'b0100);

    // redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_cmp(LOGICAL,1173)
    assign redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_cmp_b = {1'b0, redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_q};
    assign redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_cmp_q = $unsigned(redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_last_q == redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_cmp_b ? 1'b1 : 1'b0);

    // redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_cmpReg(REG,1174)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_cmpReg_q <= $unsigned(redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_cmp_q);
        end
    end

    // redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_sticky_ena(REG,1177)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_nor_q == 1'b1)
        begin
            redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_sticky_ena_q <= $unsigned(redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_cmpReg_q);
        end
    end

    // redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_enaAnd(LOGICAL,1178)
    assign redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_enaAnd_q = redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_sticky_ena_q & VCC_q;

    // redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt(COUNTER,1170)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_i <= 3'd0;
            redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_i == 3'd4)
            begin
                redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_eq <= 1'b0;
            end
            if (redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_eq == 1'b1)
            begin
                redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_i <= $unsigned(redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_i <= $unsigned(redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_q = redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_i[2:0];

    // valid_fanout_reg19(REG,360)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg19_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg19_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg20(REG,361)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg20_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg20_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_push_i32_lim_ext63_push134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2185(BLACKBOX,181)@5
    // out out_feedback_out_134@20000000
    // out out_feedback_valid_out_134@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21009417cles2_eulve223_210 thei_llvm_fpga_push_i32_lim_ext63_push134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2185 (
        .in_data_in(redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3_q),
        .in_feedback_stall_in_134(i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_feedback_stall_out_134),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg20_q),
        .out_data_out(),
        .out_feedback_out_134(i_llvm_fpga_push_i32_lim_ext63_push134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2185_out_feedback_out_134),
        .out_feedback_valid_out_134(i_llvm_fpga_push_i32_lim_ext63_push134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2185_out_feedback_valid_out_134),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist14_sync_together322_aunroll_x_in_c0_eni82_9_tpl_1(DELAY,451)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together322_aunroll_x_in_c0_eni82_9_tpl_1_q <= '0;
        end
        else
        begin
            redist14_sync_together322_aunroll_x_in_c0_eni82_9_tpl_1_q <= $unsigned(in_c0_eni82_9_tpl);
        end
    end

    // i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184(BLACKBOX,142)@2
    // out out_feedback_stall_out_134@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008117cles2_eulve223_210 thei_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184 (
        .in_data_in(redist14_sync_together322_aunroll_x_in_c0_eni82_9_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_134(i_llvm_fpga_push_i32_lim_ext63_push134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2185_out_feedback_out_134),
        .in_feedback_valid_in_134(i_llvm_fpga_push_i32_lim_ext63_push134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2185_out_feedback_valid_out_134),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg19_q),
        .out_data_out(i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out),
        .out_feedback_stall_out_134(i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_feedback_stall_out_134),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3_inputreg0(DELAY,1167)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out);
        end
    end

    // redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3(DELAY,540)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3_delay_0 <= '0;
            redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3_q <= '0;
        end
        else
        begin
            redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3_delay_0 <= $unsigned(redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3_inputreg0_q);
            redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3_q <= redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3_delay_0;
        end
    end

    // redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_inputreg0(DELAY,1168)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_inputreg0_q <= '0;
        end
        else
        begin
            redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_inputreg0_q <= $unsigned(redist103_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_3_q);
        end
    end

    // redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_wraddr(REG,1171)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_wraddr_q <= $unsigned(redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_q);
        end
    end

    // redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem(DUALMEM,1169)
    assign redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_ia = $unsigned(redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_inputreg0_q);
    assign redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_aa = redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_wraddr_q;
    assign redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_ab = redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_rdcnt_q;
    assign redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_dmem (
        .clocken1(redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_reset0),
        .clock1(clock),
        .address_a(redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_aa),
        .data_a(redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_ab),
        .q_b(redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_q = redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_iq[31:0];

    // valid_fanout_reg18(REG,359)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg18_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg18_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor818_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212(REG,100)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor818_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor818_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_q <= redist4_sync_together322_aunroll_x_in_c0_eni82_1_tpl_8_q;
        end
    end

    // redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_notEnable(LOGICAL,1163)
    assign redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_nor(LOGICAL,1164)
    assign redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_nor_q = ~ (redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_notEnable_q | redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_sticky_ena_q);

    // redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_last(CONSTANT,1160)
    assign redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_last_q = $unsigned(2'b01);

    // redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_cmp(LOGICAL,1161)
    assign redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_cmp_q = $unsigned(redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_last_q == redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_q ? 1'b1 : 1'b0);

    // redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_cmpReg(REG,1162)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_cmpReg_q <= $unsigned(redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_cmp_q);
        end
    end

    // redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_sticky_ena(REG,1165)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_nor_q == 1'b1)
        begin
            redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_sticky_ena_q <= $unsigned(redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_cmpReg_q);
        end
    end

    // redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_enaAnd(LOGICAL,1166)
    assign redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_enaAnd_q = redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_sticky_ena_q & VCC_q;

    // redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt(COUNTER,1158)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_i <= 2'd0;
            redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_i == 2'd1)
            begin
                redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_eq <= 1'b0;
            end
            if (redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_eq == 1'b1)
            begin
                redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_i <= $unsigned(redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_i <= $unsigned(redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_q = redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_i[1:0];

    // valid_fanout_reg14(REG,355)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg14_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg14_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg15(REG,356)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg15_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg15_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_push_i32_reorder_limiter_enter83_push143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2180(BLACKBOX,182)@5
    // out out_feedback_out_143@20000000
    // out out_feedback_valid_out_143@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21009517cles2_eulve223_210 thei_llvm_fpga_push_i32_reorder_limiter_enter83_push143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2180 (
        .in_data_in(redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3_q),
        .in_feedback_stall_in_143(i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_feedback_stall_out_143),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg15_q),
        .out_data_out(),
        .out_feedback_out_143(i_llvm_fpga_push_i32_reorder_limiter_enter83_push143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2180_out_feedback_out_143),
        .out_feedback_valid_out_143(i_llvm_fpga_push_i32_reorder_limiter_enter83_push143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2180_out_feedback_valid_out_143),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist12_sync_together322_aunroll_x_in_c0_eni82_7_tpl_1(DELAY,449)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_sync_together322_aunroll_x_in_c0_eni82_7_tpl_1_q <= '0;
        end
        else
        begin
            redist12_sync_together322_aunroll_x_in_c0_eni82_7_tpl_1_q <= $unsigned(in_c0_eni82_7_tpl);
        end
    end

    // i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179(BLACKBOX,143)@2
    // out out_feedback_stall_out_143@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008217cles2_eulve223_210 thei_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179 (
        .in_data_in(redist12_sync_together322_aunroll_x_in_c0_eni82_7_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_143(i_llvm_fpga_push_i32_reorder_limiter_enter83_push143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2180_out_feedback_out_143),
        .in_feedback_valid_in_143(i_llvm_fpga_push_i32_reorder_limiter_enter83_push143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2180_out_feedback_valid_out_143),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg14_q),
        .out_data_out(i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out),
        .out_feedback_stall_out_143(i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_feedback_stall_out_143),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3_inputreg0(DELAY,1155)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out);
        end
    end

    // redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3(DELAY,538)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3_delay_0 <= '0;
            redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3_q <= '0;
        end
        else
        begin
            redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3_delay_0 <= $unsigned(redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3_inputreg0_q);
            redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3_q <= redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3_delay_0;
        end
    end

    // redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_inputreg0(DELAY,1156)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_inputreg0_q <= '0;
        end
        else
        begin
            redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_inputreg0_q <= $unsigned(redist101_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_3_q);
        end
    end

    // redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_wraddr(REG,1159)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_wraddr_q <= $unsigned(redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_q);
        end
    end

    // redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem(DUALMEM,1157)
    assign redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_ia = $unsigned(redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_inputreg0_q);
    assign redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_aa = redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_wraddr_q;
    assign redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_ab = redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_rdcnt_q;
    assign redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_dmem (
        .clocken1(redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_reset0),
        .clock1(clock),
        .address_a(redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_aa),
        .data_a(redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_ab),
        .q_b(redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_q = redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_iq[31:0];

    // valid_fanout_reg16(REG,357)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg16_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg16_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg17(REG,358)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg17_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg17_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_i1_notcmp37124_push165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2182(BLACKBOX,170)@10
    // out out_feedback_out_165@20000000
    // out out_feedback_valid_out_165@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008t17cles2_eulve223_210 thei_llvm_fpga_push_i1_notcmp37124_push165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2182 (
        .in_data_in(i_llvm_fpga_pop_i1_notcmp37124_pop165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2181_out_data_out),
        .in_feedback_stall_in_165(i_llvm_fpga_pop_i1_notcmp37124_pop165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2181_out_feedback_stall_out_165),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg17_q),
        .out_data_out(),
        .out_feedback_out_165(i_llvm_fpga_push_i1_notcmp37124_push165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2182_out_feedback_out_165),
        .out_feedback_valid_out_165(i_llvm_fpga_push_i1_notcmp37124_push165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2182_out_feedback_valid_out_165),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist13_sync_together322_aunroll_x_in_c0_eni82_8_tpl_9(DELAY,450)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist13_sync_together322_aunroll_x_in_c0_eni82_8_tpl_9 ( .xin(in_c0_eni82_8_tpl), .xout(redist13_sync_together322_aunroll_x_in_c0_eni82_8_tpl_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_pop_i1_notcmp37124_pop165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2181(BLACKBOX,132)@10
    // out out_feedback_stall_out_165@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007r17cles2_eulve223_210 thei_llvm_fpga_pop_i1_notcmp37124_pop165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2181 (
        .in_data_in(redist13_sync_together322_aunroll_x_in_c0_eni82_8_tpl_9_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_165(i_llvm_fpga_push_i1_notcmp37124_push165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2182_out_feedback_out_165),
        .in_feedback_valid_in_165(i_llvm_fpga_push_i1_notcmp37124_push165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2182_out_feedback_valid_out_165),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg16_q),
        .out_data_out(i_llvm_fpga_pop_i1_notcmp37124_pop165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2181_out_data_out),
        .out_feedback_stall_out_165(i_llvm_fpga_pop_i1_notcmp37124_pop165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2181_out_feedback_stall_out_165),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178(LOGICAL,185)@10
    assign i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q = i_notcmp21_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2169_q & i_first_cleanup30_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_sel_x_b;

    // i_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2183(BLACKBOX,107)@10
    // out out_o_exit_outer_loop@13
    // out out_o_stall@13
    // out out_o_valid@13
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007217cles2_eulve223_210 thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2183 (
        .in_i_exit_inner_loop(i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q),
        .in_i_exit_outer_loop(i_llvm_fpga_pop_i1_notcmp37124_pop165_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2181_out_data_out),
        .in_i_outer_loop_token(redist102_i_llvm_fpga_pop_i32_reorder_limiter_enter83_pop143_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2179_out_data_out_8_mem_q),
        .in_i_stall(GND_q),
        .in_i_start_inner_loop(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor818_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_q),
        .in_i_valid(valid_fanout_reg18_q),
        .out_o_exit_outer_loop(i_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2183_out_o_exit_outer_loop),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist99_i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q_3(DELAY,536)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q_3_delay_0 <= '0;
            redist99_i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q_3_delay_1 <= '0;
            redist99_i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q_3_q <= '0;
        end
        else
        begin
            redist99_i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q_3_delay_0 <= $unsigned(i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q);
            redist99_i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q_3_delay_1 <= redist99_i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q_3_delay_0;
            redist99_i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q_3_q <= redist99_i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q_3_delay_1;
        end
    end

    // valid_fanout_reg12(REG,353)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg12_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg12_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg13(REG,354)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg13_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg13_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_f32_select169126_push167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2176(BLACKBOX,148)@10
    // out out_feedback_out_167@20000000
    // out out_feedback_valid_out_167@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008717cles2_eulve223_210 thei_llvm_fpga_push_f32_select169126_push167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2176 (
        .in_data_in(i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out),
        .in_feedback_stall_in_167(i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_feedback_stall_out_167),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg13_q),
        .out_data_out(),
        .out_feedback_out_167(i_llvm_fpga_push_f32_select169126_push167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2176_out_feedback_out_167),
        .out_feedback_valid_out_167(i_llvm_fpga_push_f32_select169126_push167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2176_out_feedback_valid_out_167),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_notEnable(LOGICAL,597)
    assign redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_nor(LOGICAL,598)
    assign redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_nor_q = ~ (redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_notEnable_q | redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_sticky_ena_q);

    // redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_last(CONSTANT,594)
    assign redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_last_q = $unsigned(4'b0101);

    // redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_cmp(LOGICAL,595)
    assign redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_cmp_b = {1'b0, redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_q};
    assign redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_cmp_q = $unsigned(redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_last_q == redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_cmpReg(REG,596)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_cmpReg_q <= $unsigned(redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_cmp_q);
        end
    end

    // redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_sticky_ena(REG,599)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_nor_q == 1'b1)
        begin
            redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_sticky_ena_q <= $unsigned(redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_cmpReg_q);
        end
    end

    // redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_enaAnd(LOGICAL,600)
    assign redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_enaAnd_q = redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_sticky_ena_q & VCC_q;

    // redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt(COUNTER,592)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_i <= 3'd0;
            redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_i == 3'd5)
            begin
                redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_eq <= 1'b0;
            end
            if (redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_eq == 1'b1)
            begin
                redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_i <= $unsigned(redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_i <= $unsigned(redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_q = redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_i[2:0];

    // redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_wraddr(REG,593)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_wraddr_q <= $unsigned(redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_q);
        end
    end

    // redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem(DUALMEM,591)
    assign redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_ia = $unsigned(in_c0_eni82_6_tpl);
    assign redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_aa = redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_wraddr_q;
    assign redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_ab = redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_rdcnt_q;
    assign redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_dmem (
        .clocken1(redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_aa),
        .data_a(redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_ab),
        .q_b(redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_q = redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_iq[31:0];

    // redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_outputreg0(DELAY,590)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_outputreg0_q <= '0;
        end
        else
        begin
            redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_outputreg0_q <= $unsigned(redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_mem_q);
        end
    end

    // i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175(BLACKBOX,111)@10
    // out out_feedback_stall_out_167@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007617cles2_eulve223_210 thei_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175 (
        .in_data_in(redist11_sync_together322_aunroll_x_in_c0_eni82_6_tpl_9_outputreg0_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_167(i_llvm_fpga_push_f32_select169126_push167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2176_out_feedback_out_167),
        .in_feedback_valid_in_167(i_llvm_fpga_push_f32_select169126_push167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2176_out_feedback_valid_out_167),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg12_q),
        .out_data_out(i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out),
        .out_feedback_stall_out_167(i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_feedback_stall_out_167),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3_inputreg0(DELAY,1273)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3_inputreg0_q <= '0;
        end
        else
        begin
            redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3_inputreg0_q <= $unsigned(i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out);
        end
    end

    // redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3(DELAY,580)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3_delay_0 <= '0;
            redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3_q <= '0;
        end
        else
        begin
            redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3_delay_0 <= $unsigned(redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3_inputreg0_q);
            redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3_q <= redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3_delay_0;
        end
    end

    // c_float_0_000000e_00239(FLOATCONSTANT,4)
    assign c_float_0_000000e_00239_q = $unsigned(32'b00000000000000000000000000000000);

    // valid_fanout_reg11(REG,352)@12 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg11_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg11_q <= $unsigned(redist93_sync_together322_aunroll_x_in_i_valid_11_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2174(BLACKBOX,104)@13
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21006z17cles2_eulve223_210 thei_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2174 (
        .in_intel_reserved_ffwd_4_0(in_intel_reserved_ffwd_4_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg11_q),
        .out_dest_data_out_4_0(i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2174_out_dest_data_out_4_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_select60_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2177(MUX,192)@13
    assign i_select60_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2177_s = i_llvm_fpga_ffwd_dest_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2174_out_dest_data_out_4_0;
    always @(i_select60_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2177_s or c_float_0_000000e_00239_q or redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3_q)
    begin
        unique case (i_select60_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2177_s)
            1'b0 : i_select60_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2177_q = c_float_0_000000e_00239_q;
            1'b1 : i_select60_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2177_q = redist143_i_llvm_fpga_pop_f32_select169126_pop167_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2175_out_data_out_3_q;
            default : i_select60_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2177_q = 32'b0;
        endcase
    end

    // redist111_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_3(DELAY,548)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist111_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_3_q <= '0;
        end
        else
        begin
            redist111_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_3_q <= $unsigned(redist110_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_2_q);
        end
    end

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2159(LOGICAL,211)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2159_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_0224_q ? 1'b1 : 1'b0);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2157(LOGICAL,210)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2157_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_1223_q ? 1'b1 : 1'b0);

    // c_i32_2238_recast_x(CONSTANT,249)
    assign c_i32_2238_recast_x_q = $unsigned(32'b00000000000000000000000000000010);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2155(LOGICAL,209)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2155_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_2238_recast_x_q ? 1'b1 : 1'b0);

    // c_i32_3237_recast_x(CONSTANT,250)
    assign c_i32_3237_recast_x_q = $unsigned(32'b00000000000000000000000000000011);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2153(LOGICAL,208)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2153_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_3237_recast_x_q ? 1'b1 : 1'b0);

    // c_i32_4236_recast_x(CONSTANT,251)
    assign c_i32_4236_recast_x_q = $unsigned(32'b00000000000000000000000000000100);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2151(LOGICAL,207)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2151_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_4236_recast_x_q ? 1'b1 : 1'b0);

    // c_i32_5235_recast_x(CONSTANT,252)
    assign c_i32_5235_recast_x_q = $unsigned(32'b00000000000000000000000000000101);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2149(LOGICAL,206)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2149_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_5235_recast_x_q ? 1'b1 : 1'b0);

    // c_i32_6234_recast_x(CONSTANT,253)
    assign c_i32_6234_recast_x_q = $unsigned(32'b00000000000000000000000000000110);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2147(LOGICAL,205)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2147_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_6234_recast_x_q ? 1'b1 : 1'b0);

    // c_i32_7233_recast_x(CONSTANT,254)
    assign c_i32_7233_recast_x_q = $unsigned(32'b00000000000000000000000000000111);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2145(LOGICAL,204)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2145_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_7233_recast_x_q ? 1'b1 : 1'b0);

    // c_i32_8232_recast_x(CONSTANT,255)
    assign c_i32_8232_recast_x_q = $unsigned(32'b00000000000000000000000000001000);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2143(LOGICAL,203)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2143_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_8232_recast_x_q ? 1'b1 : 1'b0);

    // c_i32_9231_recast_x(CONSTANT,256)
    assign c_i32_9231_recast_x_q = $unsigned(32'b00000000000000000000000000001001);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2141(LOGICAL,202)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2141_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_9231_recast_x_q ? 1'b1 : 1'b0);

    // c_i32_10230_recast_x(CONSTANT,242)
    assign c_i32_10230_recast_x_q = $unsigned(32'b00000000000000000000000000001010);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2139(LOGICAL,201)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2139_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_10230_recast_x_q ? 1'b1 : 1'b0);

    // c_i32_11229_recast_x(CONSTANT,243)
    assign c_i32_11229_recast_x_q = $unsigned(32'b00000000000000000000000000001011);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2137(LOGICAL,200)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2137_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_11229_recast_x_q ? 1'b1 : 1'b0);

    // c_i32_12228_recast_x(CONSTANT,244)
    assign c_i32_12228_recast_x_q = $unsigned(32'b00000000000000000000000000001100);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2135(LOGICAL,199)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2135_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_12228_recast_x_q ? 1'b1 : 1'b0);

    // c_i32_13227_recast_x(CONSTANT,246)
    assign c_i32_13227_recast_x_q = $unsigned(32'b00000000000000000000000000001101);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2133(LOGICAL,198)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2133_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_13227_recast_x_q ? 1'b1 : 1'b0);

    // c_i32_14226_recast_x(CONSTANT,247)
    assign c_i32_14226_recast_x_q = $unsigned(32'b00000000000000000000000000001110);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2131(LOGICAL,197)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2131_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_14226_recast_x_q ? 1'b1 : 1'b0);

    // c_i32_15225_recast_x(CONSTANT,248)
    assign c_i32_15225_recast_x_q = $unsigned(32'b00000000000000000000000000001111);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2129(LOGICAL,196)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2129_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q == c_i32_15225_recast_x_q ? 1'b1 : 1'b0);

    // redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_notEnable(LOGICAL,1187)
    assign redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_nor(LOGICAL,1188)
    assign redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_nor_q = ~ (redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_notEnable_q | redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_sticky_ena_q);

    // redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_last(CONSTANT,1184)
    assign redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_last_q = $unsigned(5'b01000);

    // redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_cmp(LOGICAL,1185)
    assign redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_cmp_b = {1'b0, redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_q};
    assign redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_cmp_q = $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_last_q == redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_cmp_b ? 1'b1 : 1'b0);

    // redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_cmpReg(REG,1186)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_cmpReg_q <= $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_cmp_q);
        end
    end

    // redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_sticky_ena(REG,1189)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_nor_q == 1'b1)
        begin
            redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_sticky_ena_q <= $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_cmpReg_q);
        end
    end

    // redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_enaAnd(LOGICAL,1190)
    assign redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_enaAnd_q = redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_sticky_ena_q & VCC_q;

    // redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt(COUNTER,1182)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_i <= 4'd0;
            redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_i == 4'd8)
            begin
                redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_eq <= 1'b0;
            end
            if (redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_eq == 1'b1)
            begin
                redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_i <= $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_i <= $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_q = redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_i[3:0];

    // redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_wraddr(REG,1183)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_wraddr_q <= $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_q);
        end
    end

    // redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem(DUALMEM,1181)
    assign redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_ia = $unsigned(i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out);
    assign redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_aa = redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_wraddr_q;
    assign redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_ab = redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_rdcnt_q;
    assign redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_dmem (
        .clocken1(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_reset0),
        .clock1(clock),
        .address_a(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_aa),
        .data_a(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_ab),
        .q_b(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_q = redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_iq[31:0];

    // redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0(DELAY,1180)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q <= '0;
        end
        else
        begin
            redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q <= $unsigned(redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_mem_q);
        end
    end

    // valid_fanout_reg9(REG,350)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg9_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg9_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg10(REG,351)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg10_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg10_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi465_or74_push138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2127(BLACKBOX,167)@5
    // out out_feedback_out_138@20000000
    // out out_feedback_valid_out_138@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008q17cles2_eulve223_210 thei_llvm_fpga_push_i1_memdep_phi465_or74_push138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2127 (
        .in_data_in(redist121_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_3_q),
        .in_feedback_stall_in_138(i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_feedback_stall_out_138),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg10_q),
        .out_data_out(),
        .out_feedback_out_138(i_llvm_fpga_push_i1_memdep_phi465_or74_push138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2127_out_feedback_out_138),
        .out_feedback_valid_out_138(i_llvm_fpga_push_i1_memdep_phi465_or74_push138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2127_out_feedback_valid_out_138),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist9_sync_together322_aunroll_x_in_c0_eni82_4_tpl_1(DELAY,446)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_sync_together322_aunroll_x_in_c0_eni82_4_tpl_1_q <= '0;
        end
        else
        begin
            redist9_sync_together322_aunroll_x_in_c0_eni82_4_tpl_1_q <= $unsigned(in_c0_eni82_4_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126(BLACKBOX,129)@2
    // out out_feedback_stall_out_138@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007o17cles2_eulve223_210 thei_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126 (
        .in_data_in(redist9_sync_together322_aunroll_x_in_c0_eni82_4_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_138(i_llvm_fpga_push_i1_memdep_phi465_or74_push138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2127_out_feedback_out_138),
        .in_feedback_valid_in_138(i_llvm_fpga_push_i1_memdep_phi465_or74_push138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2127_out_feedback_valid_out_138),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg9_q),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out),
        .out_feedback_stall_out_138(i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_feedback_stall_out_138),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist121_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_3(DELAY,558)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_3_delay_0 <= '0;
            redist121_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_3_delay_1 <= '0;
            redist121_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_3_q <= '0;
        end
        else
        begin
            redist121_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_3_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out);
            redist121_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_3_delay_1 <= redist121_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_3_delay_0;
            redist121_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_3_q <= redist121_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_3_delay_1;
        end
    end

    // redist122_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_11(DELAY,559)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist122_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_11 ( .xin(redist121_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_3_q), .xout(redist122_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg7(REG,348)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg7_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg7_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg8(REG,349)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg8_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg8_q <= $unsigned(redist90_sync_together322_aunroll_x_in_i_valid_8_q);
        end
    end

    // i_llvm_fpga_push_i1_push163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2124(BLACKBOX,176)@10
    // out out_feedback_out_163@20000000
    // out out_feedback_valid_out_163@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008z17cles2_eulve223_210 thei_llvm_fpga_push_i1_push163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2124 (
        .in_data_in(i_llvm_fpga_pop_i1_pop163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2123_out_data_out),
        .in_feedback_stall_in_163(i_llvm_fpga_pop_i1_pop163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2123_out_feedback_stall_out_163),
        .in_keep_going25_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2111_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg8_q),
        .out_data_out(),
        .out_feedback_out_163(i_llvm_fpga_push_i1_push163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2124_out_feedback_out_163),
        .out_feedback_valid_out_163(i_llvm_fpga_push_i1_push163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2124_out_feedback_valid_out_163),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist8_sync_together322_aunroll_x_in_c0_eni82_3_tpl_9(DELAY,445)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist8_sync_together322_aunroll_x_in_c0_eni82_3_tpl_9 ( .xin(in_c0_eni82_3_tpl), .xout(redist8_sync_together322_aunroll_x_in_c0_eni82_3_tpl_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_pop_i1_pop163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2123(BLACKBOX,137)@10
    // out out_feedback_stall_out_163@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007w17cles2_eulve223_210 thei_llvm_fpga_pop_i1_pop163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2123 (
        .in_data_in(redist8_sync_together322_aunroll_x_in_c0_eni82_3_tpl_9_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor817_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q),
        .in_feedback_in_163(i_llvm_fpga_push_i1_push163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2124_out_feedback_out_163),
        .in_feedback_valid_in_163(i_llvm_fpga_push_i1_push163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2124_out_feedback_valid_out_163),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg7_q),
        .out_data_out(i_llvm_fpga_pop_i1_pop163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2123_out_data_out),
        .out_feedback_stall_out_163(i_llvm_fpga_pop_i1_pop163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2123_out_feedback_stall_out_163),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125(LOGICAL,97)@10 + 1
    assign i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_qi = i_llvm_fpga_pop_i1_pop163_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2123_out_data_out | i_first_cleanup_xor31_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_217_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_delay ( .xin(i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_qi), .xout(i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist152_i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_q_3(DELAY,589)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist152_i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_q_3_delay_0 <= '0;
            redist152_i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_q_3_q <= '0;
        end
        else
        begin
            redist152_i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_q_3_delay_0 <= $unsigned(i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_q);
            redist152_i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_q_3_q <= redist152_i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_q_3_delay_0;
        end
    end

    // redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_notEnable(LOGICAL,1150)
    assign redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_nor(LOGICAL,1151)
    assign redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_nor_q = ~ (redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_notEnable_q | redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_sticky_ena_q);

    // redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_last(CONSTANT,1147)
    assign redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_last_q = $unsigned(3'b011);

    // redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_cmp(LOGICAL,1148)
    assign redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_cmp_q = $unsigned(redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_last_q == redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_q ? 1'b1 : 1'b0);

    // redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_cmpReg(REG,1149)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_cmpReg_q <= $unsigned(redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_cmp_q);
        end
    end

    // redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_sticky_ena(REG,1152)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_nor_q == 1'b1)
        begin
            redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_sticky_ena_q <= $unsigned(redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_cmpReg_q);
        end
    end

    // redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_enaAnd(LOGICAL,1153)
    assign redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_enaAnd_q = redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_sticky_ena_q & VCC_q;

    // redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt(COUNTER,1145)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_i <= 3'd0;
            redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_i == 3'd3)
            begin
                redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_eq <= 1'b0;
            end
            if (redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_eq == 1'b1)
            begin
                redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_i <= $unsigned(redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_i <= $unsigned(redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_q = redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_i[2:0];

    // valid_fanout_reg4(REG,345)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg4_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg4_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg5(REG,346)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg5_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg5_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // i_llvm_fpga_push_i32_acl_2_i218_push129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2119(BLACKBOX,180)@5
    // out out_feedback_out_129@20000000
    // out out_feedback_valid_out_129@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21009317cles2_eulve223_210 thei_llvm_fpga_push_i32_acl_2_i218_push129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2119 (
        .in_data_in(bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b),
        .in_feedback_stall_in_129(i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_feedback_stall_out_129),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg5_q),
        .out_data_out(),
        .out_feedback_out_129(i_llvm_fpga_push_i32_acl_2_i218_push129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2119_out_feedback_out_129),
        .out_feedback_valid_out_129(i_llvm_fpga_push_i32_acl_2_i218_push129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2119_out_feedback_valid_out_129),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist7_sync_together322_aunroll_x_in_c0_eni82_2_tpl_1(DELAY,444)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_sync_together322_aunroll_x_in_c0_eni82_2_tpl_1_q <= '0;
        end
        else
        begin
            redist7_sync_together322_aunroll_x_in_c0_eni82_2_tpl_1_q <= $unsigned(in_c0_eni82_2_tpl);
        end
    end

    // i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117(BLACKBOX,141)@2
    // out out_feedback_stall_out_129@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008017cles2_eulve223_210 thei_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117 (
        .in_data_in(redist7_sync_together322_aunroll_x_in_c0_eni82_2_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_129(i_llvm_fpga_push_i32_acl_2_i218_push129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2119_out_feedback_out_129),
        .in_feedback_valid_in_129(i_llvm_fpga_push_i32_acl_2_i218_push129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2119_out_feedback_valid_out_129),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg4_q),
        .out_data_out(i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out),
        .out_feedback_stall_out_129(i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_feedback_stall_out_129),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist105_i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out_3(DELAY,542)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out_3_delay_0 <= '0;
            redist105_i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out_3_q <= '0;
        end
        else
        begin
            redist105_i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out_3_delay_0 <= $unsigned(i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out);
            redist105_i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out_3_q <= redist105_i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out_3_delay_0;
        end
    end

    // redist105_i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out_3_outputreg0(DELAY,1179)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out_3_outputreg0_q <= '0;
        end
        else
        begin
            redist105_i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out_3_outputreg0_q <= $unsigned(redist105_i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out_3_q);
        end
    end

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118(ADD,193)@5
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_a = {1'b0, redist105_i_llvm_fpga_pop_i32_acl_2_i218_pop129_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2117_out_data_out_3_outputreg0_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_b = {1'b0, c_i32_1223_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_o = $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_a) + $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_b);
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_q = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_o[32:0];

    // bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x(BITSELECT,239)@5
    assign bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_q[31:0];

    // redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_inputreg0(DELAY,1142)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_inputreg0_q <= '0;
        end
        else
        begin
            redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_inputreg0_q <= $unsigned(bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b);
        end
    end

    // redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_wraddr(REG,1146)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_wraddr_q <= $unsigned(redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_q);
        end
    end

    // redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem(DUALMEM,1144)
    assign redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_ia = $unsigned(redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_inputreg0_q);
    assign redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_aa = redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_wraddr_q;
    assign redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_ab = redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_rdcnt_q;
    assign redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_dmem (
        .clocken1(redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_reset0),
        .clock1(clock),
        .address_a(redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_aa),
        .data_a(redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_ab),
        .q_b(redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_q = redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_iq[31:0];

    // redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_outputreg0(DELAY,1143)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_outputreg0_q <= '0;
        end
        else
        begin
            redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_outputreg0_q <= $unsigned(redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_mem_q);
        end
    end

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2120_sel_x(BITSELECT,268)@13
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2120_sel_x_b = $unsigned({{32{redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_outputreg0_q[31]}}, redist97_bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2118_sel_x_b_8_outputreg0_q[31:0]});

    // dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_narrow_x(BITSELECT,273)@13
    assign dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_narrow_x_b = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2120_sel_x_b[61:0];

    // dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_c_i2_01_x(CONSTANT,272)
    assign dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_c_i2_01_x_q = $unsigned(2'b00);

    // dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_join_x(BITJOIN,274)@13
    assign dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_join_x_q = {dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_narrow_x_b, dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_c_i2_01_x_q};

    // valid_fanout_reg6(REG,347)@12 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg6_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg6_q <= $unsigned(redist93_sync_together322_aunroll_x_in_i_valid_11_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_p1024f32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2121(BLACKBOX,105)@13
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007017cles2_eulve223_210 thei_llvm_fpga_ffwd_dest_p1024f32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2121 (
        .in_intel_reserved_ffwd_0_0(in_intel_reserved_ffwd_0_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg6_q),
        .out_dest_data_out_0_0(i_llvm_fpga_ffwd_dest_p1024f32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2121_out_dest_data_out_0_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_add_x(ADD,271)@13
    assign dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_add_x_a = {1'b0, i_llvm_fpga_ffwd_dest_p1024f32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2121_out_dest_data_out_0_0};
    assign dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_add_x_b = {1'b0, dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_shift_join_x_q};
    assign dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_add_x_o = $unsigned(dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_add_x_a) + $unsigned(dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_add_x_b);
    assign dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_add_x_q = dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_add_x_o[64:0];

    // dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_dupName_0_trunc_sel_x(BITSELECT,276)@13
    assign dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_dupName_0_trunc_sel_x_b = dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_add_x_q[63:0];

    // redist151_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_9(DELAY,588)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_9_q <= '0;
        end
        else
        begin
            redist151_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_9_q <= $unsigned(redist150_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_8_q);
        end
    end

    // sync_out_aunroll_x(GPOUT,269)@13
    assign out_c0_exi98_0_tpl = GND_q;
    assign out_c0_exi98_1_tpl = redist151_i_llvm_fpga_pipeline_keep_going25_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_data_out_9_q;
    assign out_c0_exi98_2_tpl = dupName_5_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_210_dupName_0_trunc_sel_x_b;
    assign out_c0_exi98_3_tpl = redist152_i_first_cleanup_xor31_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2125_q_3_q;
    assign out_c0_exi98_4_tpl = redist122_i_llvm_fpga_pop_i1_memdep_phi465_or74_pop138_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2126_out_data_out_11_q;
    assign out_c0_exi98_5_tpl = redist106_i_llvm_fpga_pop_i32_acl_0127_i220_pop127_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2128_out_data_out_12_outputreg0_q;
    assign out_c0_exi98_6_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2129_q;
    assign out_c0_exi98_7_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2131_q;
    assign out_c0_exi98_8_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2133_q;
    assign out_c0_exi98_9_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2135_q;
    assign out_c0_exi98_10_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2137_q;
    assign out_c0_exi98_11_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2139_q;
    assign out_c0_exi98_12_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2141_q;
    assign out_c0_exi98_13_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2143_q;
    assign out_c0_exi98_14_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2145_q;
    assign out_c0_exi98_15_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2147_q;
    assign out_c0_exi98_16_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2149_q;
    assign out_c0_exi98_17_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2151_q;
    assign out_c0_exi98_18_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2153_q;
    assign out_c0_exi98_19_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2155_q;
    assign out_c0_exi98_20_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2157_q;
    assign out_c0_exi98_21_tpl = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2159_q;
    assign out_c0_exi98_22_tpl = redist111_i_llvm_fpga_pop_i1_pop162_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2166_out_data_out_3_q;
    assign out_c0_exi98_23_tpl = i_select60_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2177_q;
    assign out_c0_exi98_24_tpl = redist99_i_masked34_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2178_q_3_q;
    assign out_c0_exi98_25_tpl = i_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2183_out_o_exit_outer_loop;
    assign out_c0_exi98_26_tpl = redist104_i_llvm_fpga_pop_i32_lim_ext63_pop134_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2184_out_data_out_11_mem_q;
    assign out_c0_exi98_27_tpl = redist115_i_llvm_fpga_pop_i1_pop135_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2186_out_data_out_11_q;
    assign out_c0_exi98_28_tpl = redist108_i_llvm_fpga_pop_i32_acl_0126_i247_pop1366_pop136_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2188_out_data_out_11_mem_q;
    assign out_c0_exi98_29_tpl = redist120_i_llvm_fpga_pop_i1_memdep_phi465_pop1570_pop137_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2190_out_data_out_11_q;
    assign out_c0_exi98_30_tpl = redist113_i_llvm_fpga_pop_i1_pop141_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2196_out_data_out_11_q;
    assign out_c0_exi98_31_tpl = redist117_i_llvm_fpga_pop_i1_notcmp5780_pop142_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2198_out_data_out_11_q;
    assign out_c0_exi98_32_tpl = redist124_i_llvm_fpga_pop_f32_spec_select85_pop144_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21100_out_data_out_11_mem_q;
    assign out_c0_exi98_33_tpl = redist145_i_llvm_fpga_pop_f32_pop145_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21102_out_data_out_11_mem_q;
    assign out_c0_exi98_34_tpl = redist142_i_llvm_fpga_pop_f32_spec_select43088_pop146_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21104_out_data_out_11_mem_q;
    assign out_c0_exi98_35_tpl = redist140_i_llvm_fpga_pop_f32_spec_select43190_pop147_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21106_out_data_out_11_mem_q;
    assign out_c0_exi98_36_tpl = redist138_i_llvm_fpga_pop_f32_spec_select43292_pop148_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21108_out_data_out_11_mem_q;
    assign out_c0_exi98_37_tpl = redist136_i_llvm_fpga_pop_f32_spec_select43394_pop149_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21110_out_data_out_11_mem_q;
    assign out_c0_exi98_38_tpl = redist134_i_llvm_fpga_pop_f32_spec_select43496_pop150_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21112_out_data_out_3_q;
    assign out_c0_exi98_39_tpl = redist133_i_llvm_fpga_pop_f32_spec_select43598_pop151_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21114_out_data_out_3_q;
    assign out_c0_exi98_40_tpl = redist132_i_llvm_fpga_pop_f32_spec_select436100_pop152_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21116_out_data_out_3_q;
    assign out_c0_exi98_41_tpl = redist131_i_llvm_fpga_pop_f32_spec_select437102_pop153_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21118_out_data_out_3_q;
    assign out_c0_exi98_42_tpl = redist130_i_llvm_fpga_pop_f32_spec_select438104_pop154_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21120_out_data_out_3_q;
    assign out_c0_exi98_43_tpl = redist129_i_llvm_fpga_pop_f32_spec_select439106_pop155_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21122_out_data_out_3_q;
    assign out_c0_exi98_44_tpl = redist128_i_llvm_fpga_pop_f32_spec_select440108_pop156_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21124_out_data_out_3_q;
    assign out_c0_exi98_45_tpl = redist127_i_llvm_fpga_pop_f32_spec_select441110_pop157_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21126_out_data_out_3_q;
    assign out_c0_exi98_46_tpl = redist126_i_llvm_fpga_pop_f32_spec_select442112_pop158_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21128_out_data_out_3_q;
    assign out_c0_exi98_47_tpl = redist125_i_llvm_fpga_pop_f32_spec_select443114_pop159_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21130_out_data_out_3_q;
    assign out_c0_exi98_48_tpl = redist118_i_llvm_fpga_pop_i1_not_do_directly_preheader_loopexit123_pop160_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21132_out_data_out_3_q;
    assign out_c0_exi98_49_tpl = redist109_i_llvm_fpga_pop_i1_pop164_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21134_out_data_out_3_q;
    assign out_c0_exi98_50_tpl = redist100_i_llvm_fpga_pop_i32_select175125_pop166_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21136_out_data_out_3_q;
    assign out_c0_exi98_51_tpl = redist6_sync_together322_aunroll_x_in_c0_eni82_1_tpl_12_q;
    assign out_c0_exi98_52_tpl = redist41_sync_together322_aunroll_x_in_c0_eni82_36_tpl_12_mem_q;
    assign out_c0_exi98_53_tpl = redist42_sync_together322_aunroll_x_in_c0_eni82_37_tpl_12_mem_q;
    assign out_c0_exi98_54_tpl = redist43_sync_together322_aunroll_x_in_c0_eni82_38_tpl_12_mem_q;
    assign out_c0_exi98_55_tpl = redist44_sync_together322_aunroll_x_in_c0_eni82_39_tpl_12_mem_q;
    assign out_c0_exi98_56_tpl = redist45_sync_together322_aunroll_x_in_c0_eni82_40_tpl_12_mem_q;
    assign out_c0_exi98_57_tpl = redist46_sync_together322_aunroll_x_in_c0_eni82_41_tpl_12_mem_q;
    assign out_c0_exi98_58_tpl = redist47_sync_together322_aunroll_x_in_c0_eni82_42_tpl_12_mem_q;
    assign out_c0_exi98_59_tpl = redist48_sync_together322_aunroll_x_in_c0_eni82_43_tpl_12_mem_q;
    assign out_c0_exi98_60_tpl = redist49_sync_together322_aunroll_x_in_c0_eni82_44_tpl_12_mem_q;
    assign out_c0_exi98_61_tpl = redist50_sync_together322_aunroll_x_in_c0_eni82_45_tpl_12_mem_q;
    assign out_c0_exi98_62_tpl = redist51_sync_together322_aunroll_x_in_c0_eni82_46_tpl_12_mem_q;
    assign out_c0_exi98_63_tpl = redist52_sync_together322_aunroll_x_in_c0_eni82_47_tpl_12_mem_q;
    assign out_c0_exi98_64_tpl = redist53_sync_together322_aunroll_x_in_c0_eni82_48_tpl_12_mem_q;
    assign out_c0_exi98_65_tpl = redist54_sync_together322_aunroll_x_in_c0_eni82_49_tpl_12_mem_q;
    assign out_c0_exi98_66_tpl = redist55_sync_together322_aunroll_x_in_c0_eni82_50_tpl_12_mem_q;
    assign out_c0_exi98_67_tpl = redist56_sync_together322_aunroll_x_in_c0_eni82_51_tpl_12_mem_q;
    assign out_c0_exi98_68_tpl = redist57_sync_together322_aunroll_x_in_c0_eni82_52_tpl_12_mem_q;
    assign out_c0_exi98_69_tpl = redist58_sync_together322_aunroll_x_in_c0_eni82_53_tpl_12_mem_q;
    assign out_c0_exi98_70_tpl = redist59_sync_together322_aunroll_x_in_c0_eni82_54_tpl_12_mem_q;
    assign out_c0_exi98_71_tpl = redist60_sync_together322_aunroll_x_in_c0_eni82_55_tpl_12_q;
    assign out_c0_exi98_72_tpl = redist61_sync_together322_aunroll_x_in_c0_eni82_56_tpl_12_mem_q;
    assign out_c0_exi98_73_tpl = redist62_sync_together322_aunroll_x_in_c0_eni82_57_tpl_12_q;
    assign out_c0_exi98_74_tpl = redist63_sync_together322_aunroll_x_in_c0_eni82_58_tpl_12_q;
    assign out_c0_exi98_75_tpl = redist64_sync_together322_aunroll_x_in_c0_eni82_59_tpl_12_mem_q;
    assign out_c0_exi98_76_tpl = redist65_sync_together322_aunroll_x_in_c0_eni82_60_tpl_12_mem_q;
    assign out_c0_exi98_77_tpl = redist66_sync_together322_aunroll_x_in_c0_eni82_61_tpl_12_q;
    assign out_c0_exi98_78_tpl = redist67_sync_together322_aunroll_x_in_c0_eni82_62_tpl_12_q;
    assign out_c0_exi98_79_tpl = redist68_sync_together322_aunroll_x_in_c0_eni82_63_tpl_12_mem_q;
    assign out_c0_exi98_80_tpl = redist69_sync_together322_aunroll_x_in_c0_eni82_64_tpl_12_mem_q;
    assign out_c0_exi98_81_tpl = redist70_sync_together322_aunroll_x_in_c0_eni82_65_tpl_12_mem_q;
    assign out_c0_exi98_82_tpl = redist71_sync_together322_aunroll_x_in_c0_eni82_66_tpl_12_mem_q;
    assign out_c0_exi98_83_tpl = redist72_sync_together322_aunroll_x_in_c0_eni82_67_tpl_12_mem_q;
    assign out_c0_exi98_84_tpl = redist73_sync_together322_aunroll_x_in_c0_eni82_68_tpl_12_mem_q;
    assign out_c0_exi98_85_tpl = redist74_sync_together322_aunroll_x_in_c0_eni82_69_tpl_12_mem_q;
    assign out_c0_exi98_86_tpl = redist75_sync_together322_aunroll_x_in_c0_eni82_70_tpl_12_mem_q;
    assign out_c0_exi98_87_tpl = redist76_sync_together322_aunroll_x_in_c0_eni82_71_tpl_12_mem_q;
    assign out_c0_exi98_88_tpl = redist77_sync_together322_aunroll_x_in_c0_eni82_72_tpl_12_mem_q;
    assign out_c0_exi98_89_tpl = redist78_sync_together322_aunroll_x_in_c0_eni82_73_tpl_12_mem_q;
    assign out_c0_exi98_90_tpl = redist79_sync_together322_aunroll_x_in_c0_eni82_74_tpl_12_mem_q;
    assign out_c0_exi98_91_tpl = redist80_sync_together322_aunroll_x_in_c0_eni82_75_tpl_12_mem_q;
    assign out_c0_exi98_92_tpl = redist81_sync_together322_aunroll_x_in_c0_eni82_76_tpl_12_mem_q;
    assign out_c0_exi98_93_tpl = redist82_sync_together322_aunroll_x_in_c0_eni82_77_tpl_12_mem_q;
    assign out_c0_exi98_94_tpl = redist83_sync_together322_aunroll_x_in_c0_eni82_78_tpl_12_mem_q;
    assign out_c0_exi98_95_tpl = redist84_sync_together322_aunroll_x_in_c0_eni82_79_tpl_12_mem_q;
    assign out_c0_exi98_96_tpl = redist85_sync_together322_aunroll_x_in_c0_eni82_80_tpl_12_mem_q;
    assign out_c0_exi98_97_tpl = redist86_sync_together322_aunroll_x_in_c0_eni82_81_tpl_12_mem_q;
    assign out_c0_exi98_98_tpl = redist87_sync_together322_aunroll_x_in_c0_eni82_82_tpl_12_mem_q;
    assign out_o_valid = valid_fanout_reg0_q;
    assign out_unnamed_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_2110 = GND_q;

    // i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192(BLACKBOX,108)@2
    // out out_feedback_stall_out_139@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007317cles2_eulve223_210 thei_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192 (
        .in_data_in(redist18_sync_together322_aunroll_x_in_c0_eni82_13_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_139(i_llvm_fpga_push_f32_lm77_push139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2193_out_feedback_out_139),
        .in_feedback_valid_in_139(i_llvm_fpga_push_f32_lm77_push139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2193_out_feedback_valid_out_139),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg27_q),
        .out_data_out(i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out),
        .out_feedback_stall_out_139(i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_feedback_stall_out_139),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194(BLACKBOX,109)@2
    // out out_feedback_stall_out_140@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21007417cles2_eulve223_210 thei_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194 (
        .in_data_in(redist19_sync_together322_aunroll_x_in_c0_eni82_14_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1553_fanout_adaptor_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q),
        .in_feedback_in_140(i_llvm_fpga_push_f32_push140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2195_out_feedback_out_140),
        .in_feedback_valid_in_140(i_llvm_fpga_push_f32_push140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2195_out_feedback_valid_out_140),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg29_q),
        .out_data_out(i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out),
        .out_feedback_stall_out_140(i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_feedback_stall_out_140),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_push_f32_lm77_push139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2193(BLACKBOX,145)@5
    // out out_feedback_out_139@20000000
    // out out_feedback_valid_out_139@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008417cles2_eulve223_210 thei_llvm_fpga_push_f32_lm77_push139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2193 (
        .in_data_in(redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_q),
        .in_feedback_stall_in_139(i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_feedback_stall_out_139),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg28_q),
        .out_data_out(),
        .out_feedback_out_139(i_llvm_fpga_push_f32_lm77_push139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2193_out_feedback_out_139),
        .out_feedback_valid_out_139(i_llvm_fpga_push_f32_lm77_push139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2193_out_feedback_valid_out_139),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_push_f32_push140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2195(BLACKBOX,146)@5
    // out out_feedback_out_140@20000000
    // out out_feedback_valid_out_140@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21008517cles2_eulve223_210 thei_llvm_fpga_push_f32_push140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2195 (
        .in_data_in(redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_q),
        .in_feedback_stall_in_140(i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_feedback_stall_out_140),
        .in_keep_going25_fanout_adaptor819(i_llvm_fpga_fanout_i1_keep_going25_fanout_adaptor819_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2110_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg30_q),
        .out_data_out(),
        .out_feedback_out_140(i_llvm_fpga_push_f32_push140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2195_out_feedback_out_140),
        .out_feedback_valid_out_140(i_llvm_fpga_push_f32_push140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2195_out_feedback_valid_out_140),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg27(REG,368)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg27_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg27_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg28(REG,369)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg28_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg28_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // valid_fanout_reg29(REG,370)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg29_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg29_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg30(REG,371)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg30_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg30_q <= $unsigned(redist89_sync_together322_aunroll_x_in_i_valid_3_q);
        end
    end

    // redist18_sync_together322_aunroll_x_in_c0_eni82_13_tpl_1(DELAY,455)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_sync_together322_aunroll_x_in_c0_eni82_13_tpl_1_q <= '0;
        end
        else
        begin
            redist18_sync_together322_aunroll_x_in_c0_eni82_13_tpl_1_q <= $unsigned(in_c0_eni82_13_tpl);
        end
    end

    // redist19_sync_together322_aunroll_x_in_c0_eni82_14_tpl_1(DELAY,456)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together322_aunroll_x_in_c0_eni82_14_tpl_1_q <= '0;
        end
        else
        begin
            redist19_sync_together322_aunroll_x_in_c0_eni82_14_tpl_1_q <= $unsigned(in_c0_eni82_14_tpl);
        end
    end

    // redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem(DUALMEM,1286)
    assign redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_ia = $unsigned(i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out);
    assign redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_aa = redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_wraddr_q;
    assign redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_ab = redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_rdcnt_q;
    assign redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_dmem (
        .clocken1(redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_reset0),
        .clock1(clock),
        .address_a(redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_aa),
        .data_a(redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_ab),
        .q_b(redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_q = redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_mem_iq[31:0];

    // redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_rdcnt(COUNTER,1287)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_rdcnt_i <= $unsigned(redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_rdcnt_q = redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_rdcnt_i[0:0];

    // redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_wraddr(REG,1288)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_wraddr_q <= $unsigned(redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_rdcnt_q);
        end
    end

    // redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_cmpReg(REG,1289)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_notEnable(LOGICAL,1290)
    assign redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_nor(LOGICAL,1291)
    assign redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_nor_q = ~ (redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_notEnable_q | redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_sticky_ena_q);

    // redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_sticky_ena(REG,1292)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_nor_q == 1'b1)
        begin
            redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_sticky_ena_q <= $unsigned(redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_cmpReg_q);
        end
    end

    // redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_enaAnd(LOGICAL,1293)
    assign redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_enaAnd_q = redist146_i_llvm_fpga_pop_f32_pop140_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2194_out_data_out_3_sticky_ena_q & VCC_q;

    // redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem(DUALMEM,1294)
    assign redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_ia = $unsigned(i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out);
    assign redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_aa = redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_wraddr_q;
    assign redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_ab = redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_rdcnt_q;
    assign redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_dmem (
        .clocken1(redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_reset0),
        .clock1(clock),
        .address_a(redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_aa),
        .data_a(redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_ab),
        .q_b(redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_q = redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_mem_iq[31:0];

    // redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_rdcnt(COUNTER,1295)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_rdcnt_i <= $unsigned(redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_rdcnt_q = redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_rdcnt_i[0:0];

    // redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_wraddr(REG,1296)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_wraddr_q <= $unsigned(redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_rdcnt_q);
        end
    end

    // redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_cmpReg(REG,1297)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_notEnable(LOGICAL,1298)
    assign redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_nor(LOGICAL,1299)
    assign redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_nor_q = ~ (redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_notEnable_q | redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_sticky_ena_q);

    // redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_sticky_ena(REG,1300)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_nor_q == 1'b1)
        begin
            redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_sticky_ena_q <= $unsigned(redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_cmpReg_q);
        end
    end

    // redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_enaAnd(LOGICAL,1301)
    assign redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_enaAnd_q = redist147_i_llvm_fpga_pop_f32_lm77_pop139_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_2192_out_data_out_3_sticky_ena_q & VCC_q;

endmodule
