[2025-09-17 06:50:21] START suite=qualcomm_srv trace=srv505_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv505_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2575505 heartbeat IPC: 3.883 cumulative IPC: 3.883 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4993752 heartbeat IPC: 4.135 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4993752 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4993752 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13381191 heartbeat IPC: 1.192 cumulative IPC: 1.192 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21733735 heartbeat IPC: 1.197 cumulative IPC: 1.195 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30084085 heartbeat IPC: 1.198 cumulative IPC: 1.196 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38408569 heartbeat IPC: 1.201 cumulative IPC: 1.197 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 46728186 heartbeat IPC: 1.202 cumulative IPC: 1.198 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 55035079 heartbeat IPC: 1.204 cumulative IPC: 1.199 (Simulation time: 00 hr 08 min 05 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv505_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 63408899 heartbeat IPC: 1.194 cumulative IPC: 1.198 (Simulation time: 00 hr 09 min 14 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 71833882 heartbeat IPC: 1.187 cumulative IPC: 1.197 (Simulation time: 00 hr 10 min 22 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 80259288 heartbeat IPC: 1.187 cumulative IPC: 1.196 (Simulation time: 00 hr 11 min 27 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 83690239 cumulative IPC: 1.195 (Simulation time: 00 hr 12 min 34 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 83690239 cumulative IPC: 1.195 (Simulation time: 00 hr 12 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv505_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.195 instructions: 100000001 cycles: 83690239
CPU 0 Branch Prediction Accuracy: 92.59% MPKI: 13.16 Average ROB Occupancy at Mispredict: 29.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08496
BRANCH_INDIRECT: 0.3684
BRANCH_CONDITIONAL: 11.33
BRANCH_DIRECT_CALL: 0.4207
BRANCH_INDIRECT_CALL: 0.5445
BRANCH_RETURN: 0.4059


====Backend Stall Breakdown====
ROB_STALL: 10032
LQ_STALL: 0
SQ_STALL: 52277


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 2.9222255

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 10032

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 3433

cpu0->cpu0_STLB TOTAL        ACCESS:    2118263 HIT:    2117577 MISS:        686 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2118263 HIT:    2117577 MISS:        686 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 128.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9470951 HIT:    8706855 MISS:     764096 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7740262 HIT:    7035408 MISS:     704854 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580793 HIT:     533163 MISS:      47630 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1148659 HIT:    1137858 MISS:      10801 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1237 HIT:        426 MISS:        811 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.06 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15846562 HIT:    7708476 MISS:    8138086 MSHR_MERGE:    2025728
cpu0->cpu0_L1I LOAD         ACCESS:   15846562 HIT:    7708476 MISS:    8138086 MSHR_MERGE:    2025728
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.73 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30579487 HIT:   26692207 MISS:    3887280 MSHR_MERGE:    1677340
cpu0->cpu0_L1D LOAD         ACCESS:   16705708 HIT:   14583542 MISS:    2122166 MSHR_MERGE:     494259
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13872394 HIT:   12108536 MISS:    1763858 MSHR_MERGE:    1183062
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1385 HIT:        129 MISS:       1256 MSHR_MERGE:         19
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.01 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12997789 HIT:   10697686 MISS:    2300103 MSHR_MERGE:    1168308
cpu0->cpu0_ITLB LOAD         ACCESS:   12997789 HIT:   10697686 MISS:    2300103 MSHR_MERGE:    1168308
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.02 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29086351 HIT:   27763896 MISS:    1322455 MSHR_MERGE:     335987
cpu0->cpu0_DTLB LOAD         ACCESS:   29086351 HIT:   27763896 MISS:    1322455 MSHR_MERGE:     335987
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.082 cycles
cpu0->LLC TOTAL        ACCESS:     859979 HIT:     850214 MISS:       9765 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     704853 HIT:     695338 MISS:       9515 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      47630 HIT:      47628 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     106685 HIT:     106684 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        811 HIT:        564 MISS:        247 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         17
  ROW_BUFFER_MISS:       9747
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       6974

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       549582       514871        78874          647
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           73           33           21
  STLB miss resolved @ L2C                0           63          276          174           29
  STLB miss resolved @ LLC                0           26          224          329           40
  STLB miss resolved @ MEM                0            1           60          134          111

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             201669        46151      1551712       125669           28
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            3            6
  STLB miss resolved @ L2C                0            1            0            2            0
  STLB miss resolved @ LLC                0            5           13           20            2
  STLB miss resolved @ MEM                0            0            9           19           31
[2025-09-17 07:02:56] END   suite=qualcomm_srv trace=srv505_ap (rc=0)
