--
-- VHDL Test Bench CAD_lib.Increment_tester.Increment_tester
--
-- Created:
--          by - W.UNKNOWN (DESKTOP-86TQKQ1)
--          at - 01:48:43 02/13/2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2018.2 (Build 19)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;


ENTITY Increment_tester IS
   GENERIC (
      width : NATURAL RANGE 1 TO 64 := 8
   );
   PORT (
      D   : OUT    std_ulogic_vector(width - 1 DOWNTO 0);
      Q   : IN     std_ulogic_vector(width - 1 DOWNTO 0);
      Inc : OUT    std_ulogic_vector(1 DOWNTO 0)
   );
END Increment_tester;


LIBRARY CAD_lib;

ARCHITECTURE rtl OF Increment_tester IS
   -- Architecture declarations
BEGIN
  always : PROCESS
  D<="00001000";
  Inc<="00";
  wait for 10 ns;
end PROCESS always;
  
  
END rtl;
