Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/x86-linux-kernel-4.19.83
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:31
gem5 executing on mnemosyne28.ecn.purdue.edu, pid 6696
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/dedup/kite_medium_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/dedup --router_map_file configs/topologies/paper_solutions/kite_medium_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_medium_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/x86-linux-kernel-4.19.83 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b11a63630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b11a6b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b11a736a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b11a7e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b11a866a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b11a0f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b11a186a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b11a216a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b11a2b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b11a336a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b11a3d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b11a456a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119cf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119d76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119e16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119e96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119f36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119fc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b11a046a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b1198e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119966a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119a06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119a96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119b36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119bb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119c56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b1194e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119566a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119616a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119696a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119736a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b1197b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119856a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b1190d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119166a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b1191f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119296a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119326a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b1193a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119456a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118ce6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118d86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118e06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118e96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118f26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118fb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b119046a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b1188d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118966a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b1189e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118a86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118b16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118bb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118c46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b1184d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118566a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b1185f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118686a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118716a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118796a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b1188b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b118146a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9b1181d6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11828390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11828dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11831860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b118392e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11839d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b118417b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b1184b240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b1184bc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117d4710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117dd198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117ddbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117e5668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117ee0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117eeb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117f75c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11801048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11801a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11809518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11809f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117939e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b1179b470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b1179beb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117a4940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117ad3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117ade10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117b6898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117c0320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117c0d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117c97f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11751278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11751cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b1175b748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117641d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11764c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b1176d6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11777128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11777b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b1177f5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11788080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11788ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11711550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11711f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b1171ba20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117244a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11724ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b1172c978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11735400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11735e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b1173f8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11746358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11746da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b116d0828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b116d82b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b116d8cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b116e2780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b116eb208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b116ebc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b116f46d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b127aa080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b127aab38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b117035c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b1168c048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b1168ca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9b11696518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b11696e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b1169d0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b1169d2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b1169d518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b1169d748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b1169d978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b1169dba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b1169ddd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b116aa048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b116aa278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b116aa4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b116aa6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b116aa908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b116aab38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b116aad68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9b116aaf98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f9b1165ceb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f9b11665518>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_medium_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_medium_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 39594830050000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 40110577711000 because a thread reached the max instruction count
