{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 450 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 6 -x 1700 -y 440 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 6 -x 1700 -y 420 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 6 -x 1700 -y 380 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 6 -x 1700 -y 400 -defaultsOSRD -right
preplace port port-id_init_clk -pg 1 -lvl 6 -x 1700 -y 460 -defaultsOSRD -right
preplace portBus led_green_l -pg 1 -lvl 6 -x 1700 -y 520 -defaultsOSRD
preplace portBus led_orange_l -pg 1 -lvl 6 -x 1700 -y 540 -defaultsOSRD
preplace portBus qsfp_rst_l -pg 1 -lvl 6 -x 1700 -y 760 -defaultsOSRD
preplace portBus qsfp_lp -pg 1 -lvl 6 -x 1700 -y 780 -defaultsOSRD
preplace inst pcie -pg 1 -lvl 1 -x 160 -y 430 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 61 57 58 59 60 56 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 20R -pinDir pcie_mgt left -pinY pcie_mgt 20L -pinDir pcie_refclk left -pinY pcie_refclk 0L -pinDir S_AXI_B right -pinY S_AXI_B 240R -pinDir led_pcie_link_up right -pinY led_pcie_link_up 260R -pinDir axi_aclk right -pinY axi_aclk 280R -pinBusDir axi_aresetn right -pinBusY axi_aresetn 300R
preplace inst bright_cycle_emulator -pg 1 -lvl 3 -x 870 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 62 57 58 59 60 61 56 63 64 65 66 67 69 68 71 70} -defaultsOSRD -pinDir S_AXI_MC_CONFIG left -pinY S_AXI_MC_CONFIG 0L -pinDir S_AXI_SF_CTL left -pinY S_AXI_SF_CTL 20L -pinDir S_AXI_SHIM_CTL left -pinY S_AXI_SHIM_CTL 40L -pinDir AXIS_TX0 right -pinY AXIS_TX0 20R -pinDir AXIS_TX1 right -pinY AXIS_TX1 0R -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 60L -pinDir eth0_tx_clk right -pinY eth0_tx_clk 80R -pinDir eth1_tx_clk right -pinY eth1_tx_clk 60R
preplace inst ethernet -pg 1 -lvl 4 -x 1230 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 81 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 46 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 122 118 119 121 120 117} -defaultsOSRD -pinDir qsfp1_gt right -pinY qsfp1_gt 0R -pinDir qsfp1_clk right -pinY qsfp1_clk 20R -pinDir axis_tx1 left -pinY axis_tx1 0L -pinDir qsfp0_gt right -pinY qsfp0_gt 40R -pinDir qsfp0_clk right -pinY qsfp0_clk 60R -pinDir axis_tx0 left -pinY axis_tx0 20L -pinDir S_AXI_ETH_STATUS left -pinY S_AXI_ETH_STATUS 130L -pinDir M_AXI_RDMX0 left -pinY M_AXI_RDMX0 250L -pinDir M_AXI_RDMX1 left -pinY M_AXI_RDMX1 230L -pinDir eth1_tx_clk left -pinY eth1_tx_clk 270L -pinDir qsfp1_up right -pinY qsfp1_up 180R -pinDir eth0_tx_clk left -pinY eth0_tx_clk 290L -pinDir qsfp0_up right -pinY qsfp0_up 160R -pinDir axi_clk left -pinY axi_clk 330L -pinDir axi_resetn left -pinY axi_resetn 310L -pinDir init_clk right -pinY init_clk 80R
preplace inst abm_manager -pg 1 -lvl 3 -x 870 -y 610 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 106 105 107} -defaultsOSRD -pinDir S_AXI_RAM1 right -pinY S_AXI_RAM1 0R -pinDir S_AXI_RAM0 right -pinY S_AXI_RAM0 20R -pinDir S_AXI_ABM left -pinY S_AXI_ABM 60L -pinDir clk left -pinY clk 100L -pinDir resetn left -pinY resetn 80L -pinDir abm_ready left -pinY abm_ready 120L
preplace inst data_mover_ctl -pg 1 -lvl 3 -x 870 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 22} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L -pinBusDir abm_host_addr left -pinBusY abm_host_addr 60L
preplace inst data_mover -pg 1 -lvl 2 -x 500 -y 670 -defaultsOSRD -pinDir DST_AXI left -pinY DST_AXI 0L -pinDir SRC_AXI right -pinY SRC_AXI 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir dest_address right -pinBusY dest_address 20R -pinDir start right -pinY start 60R
preplace inst smartconnect -pg 1 -lvl 2 -x 500 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 104 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 144 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 38 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 84 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 184 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 204 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 124 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 370L -pinDir S01_AXI left -pinY S01_AXI 410L -pinDir M00_AXI right -pinY M00_AXI 320R -pinDir M01_AXI left -pinY M01_AXI 390L -pinDir M02_AXI right -pinY M02_AXI 0R -pinDir M03_AXI right -pinY M03_AXI 360R -pinDir M04_AXI right -pinY M04_AXI 340R -pinDir M05_AXI right -pinY M05_AXI 450R -pinDir M06_AXI right -pinY M06_AXI 140R -pinDir aclk left -pinY aclk 430L -pinDir aresetn left -pinY aresetn 450L
preplace inst status_leds -pg 1 -lvl 5 -x 1530 -y 520 -swap {1 2 0 3 4} -defaultsOSRD -pinDir qsfp0_up left -pinY qsfp0_up 20L -pinDir qsfp1_up left -pinY qsfp1_up 40L -pinDir pcie_up left -pinY pcie_up 0L -pinBusDir led_green_l right -pinBusY led_green_l 0R -pinBusDir led_orange_l right -pinBusY led_orange_l 20R
preplace inst qsfp_pins -pg 1 -lvl 5 -x 1530 -y 760 -defaultsOSRD -pinBusDir qsfp_rst_l right -pinBusY qsfp_rst_l 0R -pinBusDir qsfp_lp right -pinBusY qsfp_lp 20R
preplace inst axi_revision -pg 1 -lvl 3 -x 870 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXI_ACLK left -pinY AXI_ACLK 40L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 20L
preplace netloc abm_manager_abm_ready 1 2 1 NJ 730
preplace netloc abm_manager_ctl_0_abm_host_addr 1 2 1 660 260n
preplace netloc eth_0_stream_clk 1 3 1 1060 460n
preplace netloc eth_1_stream_clk 1 3 1 1080 440n
preplace netloc ethernet_qsfp0_up 1 4 1 N 540
preplace netloc ethernet_qsfp1_up 1 4 1 N 560
preplace netloc init_clk_0_1 1 4 2 NJ 460 NJ
preplace netloc pcie_axi_aclk 1 1 3 320 610 700 550 1020J
preplace netloc pcie_led_pcie_link_up 1 1 4 300 570 720J 320 NJ 320 1380J
preplace netloc qsfp_pins_qsfp_lp 1 5 1 N 780
preplace netloc qsfp_pins_qsfp_rst_l 1 5 1 N 760
preplace netloc source_200Mhz_resetn 1 1 3 340 590 680 530 1040J
preplace netloc status_leds_led_green_l 1 5 1 N 520
preplace netloc status_leds_led_orange_l 1 5 1 N 540
preplace netloc S_AXI_ABM_1 1 2 1 NJ 670
preplace netloc bright_cycle_emulator_AXIS_TX0 1 3 1 N 400
preplace netloc bright_cycle_emulator_AXIS_TX1 1 3 1 N 380
preplace netloc cmac_usplus_0_gt_serial_port 1 4 2 NJ 420 NJ
preplace netloc data_mover_DST_AXI 1 1 1 N 670
preplace netloc eth_1_qsfp_gt 1 4 2 NJ 380 NJ
preplace netloc ethernet_M_AXI_RDMX0 1 3 1 N 630
preplace netloc ethernet_M_AXI_RDMX1 1 3 1 N 610
preplace netloc gt_ref_clk_0_1 1 4 2 NJ 440 NJ
preplace netloc pcie_refclk_1 1 0 1 NJ 430
preplace netloc qsfp_clk_0_1 1 4 2 NJ 400 NJ
preplace netloc smartconnect_0_M01_AXI 1 1 1 N 450
preplace netloc smartconnect_M00_AXI 1 2 1 N 380
preplace netloc smartconnect_M02_AXI 1 2 1 N 60
preplace netloc smartconnect_M03_AXI 1 2 1 N 420
preplace netloc smartconnect_M04_AXI 1 2 1 N 400
preplace netloc smartconnect_M05_AXI 1 2 2 NJ 510 NJ
preplace netloc smartconnect_M06_AXI 1 2 1 N 200
preplace netloc xdma_0_M_AXI_B 1 1 1 N 430
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 450
levelinfo -pg 1 0 160 500 870 1230 1530 1700
pagesize -pg 1 -db -bbox -sgen -130 -20 1880 840
",
   "No Loops_ScaleFactor":"0.675",
   "No Loops_TopLeft":"-126,-77",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port clk_200mhz -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace portBus clk -pg 1 -lvl 3 -x 670 -y 60 -defaultsOSRD
preplace portBus resetn -pg 1 -lvl 3 -x 670 -y 220 -defaultsOSRD
preplace inst proc_sys_reset -pg 1 -lvl 2 -x 470 -y 180 -defaultsOSRD
preplace inst clock_buffer_100MHz -pg 1 -lvl 1 -x 150 -y 60 -defaultsOSRD
preplace inst one -pg 1 -lvl 1 -x 150 -y 160 -defaultsOSRD
preplace netloc clock_buffer_100MHz_IBUF_OUT 1 1 2 280 60 NJ
preplace netloc one_dout 1 1 1 NJ 160
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 1 NJ 220
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 60
levelinfo -pg 1 0 150 470 670
pagesize -pg 1 -db -bbox -sgen -140 0 800 280
"
}
{
   "da_axi4_cnt":"7"
}
