{"VVP Message":"#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp\n:ivl_version \"11.0 (stable)\" \"(d3b0992)\";\n:ivl_delay_selection \"TYPICAL\";\n:vpi_time_precision + 0;\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\system.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\vhdl_sys.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\vhdl_textio.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\v2005_math.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\va_math.vpi\";\nS_00000282d048dc10 .scope module, \"radix2_div\" \"radix2_div\" 2 1;\n .timescale 0 0;\n    .port_info 0 /INPUT 1 \"clk\";\n    .port_info 1 /INPUT 1 \"rstn\";\n    .port_info 2 /INPUT 1 \"en\";\n    .port_info 3 /INPUT 8 \"dividend\";\n    .port_info 4 /INPUT 8 \"divisor\";\n    .port_info 5 /OUTPUT 1 \"ready\";\n    .port_info 6 /OUTPUT 8 \"quotient\";\n    .port_info 7 /OUTPUT 8 \"remainder\";\n    .port_info 8 /OUTPUT 1 \"vld_out\";\nP_00000282d048dda0 .param/l \"DATAWIDTH\" 0 2 2, +C4<00000000000000000000000000001000>;\nP_00000282d048ddd8 .param/l \"DONE\" 0 2 19, C4<11>;\nP_00000282d048de10 .param/l \"IDLE\" 0 2 16, C4<00>;\nP_00000282d048de48 .param/l \"SHIFT\" 0 2 18, C4<10>;\nP_00000282d048de80 .param/l \"SUB\" 0 2 17, C4<01>;\no00000282d05b5fd8 .functor BUFZ 1, C4<z>; HiZ drive\nv00000282d048df60_0 .net \"clk\", 0 0, o00000282d05b5fd8;  0 drivers\nv00000282d0483080_0 .var \"count\", 3 0;\nv00000282d0483120_0 .var \"current_state\", 1 0;\no00000282d05b6068 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive\nv00000282d04831c0_0 .net \"dividend\", 7 0, o00000282d05b6068;  0 drivers\nv00000282d0483260_0 .var \"dividend_e\", 15 0;\no00000282d05b60c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive\nv00000282d0483300_0 .net \"divisor\", 7 0, o00000282d05b60c8;  0 drivers\nv00000282d04833a0_0 .var \"divisor_e\", 15 0;\no00000282d05b6128 .functor BUFZ 1, C4<z>; HiZ drive\nv00000282d05a32c0_0 .net \"en\", 0 0, o00000282d05b6128;  0 drivers\nv00000282d05a3680_0 .var \"next_state\", 1 0;\nv00000282d05a3540_0 .var \"quotient\", 7 0;\nv00000282d05a3360_0 .var \"quotient_e\", 15 0;\nv00000282d05a3ae0_0 .var \"ready\", 0 0;\nv00000282d05a3b80_0 .var \"remainder\", 7 0;\nv00000282d05a30e0_0 .var \"remainder_e\", 15 0;\no00000282d05b6278 .functor BUFZ 1, C4<z>; HiZ drive\nv00000282d05a3900_0 .net \"rstn\", 0 0, o00000282d05b6278;  0 drivers\nv00000282d05a3180_0 .var \"vld_out\", 0 0;\nE_00000282d048c770 .event posedge, v00000282d048df60_0;\nE_00000282d048c970/0 .event edge, v00000282d0483120_0, v00000282d05a32c0_0, v00000282d04831c0_0, v00000282d0483300_0;\nE_00000282d048c970/1 .event edge, v00000282d0483260_0, v00000282d04833a0_0, v00000282d05a3360_0, v00000282d0483080_0;\nE_00000282d048c970/2 .event edge, v00000282d05a30e0_0;\nE_00000282d048c970 .event/or E_00000282d048c970/0, E_00000282d048c970/1, E_00000282d048c970/2;\nE_00000282d048c9f0 .event negedge, v00000282d05a3900_0;\n    .scope S_00000282d048dc10;\nT_0 ;\n    %wait E_00000282d048c9f0;\n    %load/vec4 v00000282d05a3900_0;\n    %inv;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_0.0, 8;\n    %pushi/vec4 0, 0, 2;\n    %assign/vec4 v00000282d0483120_0, 0;\n    %pushi/vec4 0, 0, 2;\n    %assign/vec4 v00000282d05a3680_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v00000282d05a3ae0_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v00000282d05a3180_0, 0;\n    %pushi/vec4 0, 0, 16;\n    %assign/vec4 v00000282d0483260_0, 0;\n    %pushi/vec4 0, 0, 16;\n    %assign/vec4 v00000282d04833a0_0, 0;\n    %pushi/vec4 0, 0, 16;\n    %assign/vec4 v00000282d05a3360_0, 0;\n    %pushi/vec4 0, 0, 16;\n    %assign/vec4 v00000282d05a30e0_0, 0;\n    %pushi/vec4 0, 0, 4;\n    %assign/vec4 v00000282d0483080_0, 0;\n    %pushi/vec4 0, 0, 8;\n    %assign/vec4 v00000282d05a3540_0, 0;\n    %pushi/vec4 0, 0, 8;\n    %assign/vec4 v00000282d05a3b80_0, 0;\nT_0.0 ;\n    %jmp T_0;\n    .thread T_0;\n    .scope S_00000282d048dc10;\nT_1 ;\n    %wait E_00000282d048c970;\n    %load/vec4 v00000282d0483120_0;\n    %dup/vec4;\n    %pushi/vec4 0, 0, 2;\n    %cmp/u;\n    %jmp/1 T_1.0, 6;\n    %dup/vec4;\n    %pushi/vec4 1, 0, 2;\n    %cmp/u;\n    %jmp/1 T_1.1, 6;\n    %dup/vec4;\n    %pushi/vec4 2, 0, 2;\n    %cmp/u;\n    %jmp/1 T_1.2, 6;\n    %dup/vec4;\n    %pushi/vec4 3, 0, 2;\n    %cmp/u;\n    %jmp/1 T_1.3, 6;\n    %jmp T_1.4;\nT_1.0 ;\n    %pushi/vec4 1, 0, 1;\n    %assign/vec4 v00000282d05a3ae0_0, 0;\n    %load/vec4 v00000282d05a32c0_0;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_1.5, 8;\n    %pushi/vec4 1, 0, 2;\n    %assign/vec4 v00000282d05a3680_0, 0;\n    %load/vec4 v00000282d04831c0_0;\n    %replicate 8;\n    %pad/u 16;\n    %assign/vec4 v00000282d0483260_0, 0;\n    %load/vec4 v00000282d0483300_0;\n    %replicate 8;\n    %pad/u 16;\n    %assign/vec4 v00000282d04833a0_0, 0;\n    %jmp T_1.6;\nT_1.5 ;\n    %pushi/vec4 0, 0, 2;\n    %assign/vec4 v00000282d05a3680_0, 0;\n    %pushi/vec4 0, 0, 16;\n    %assign/vec4 v00000282d0483260_0, 0;\n    %pushi/vec4 0, 0, 16;\n    %assign/vec4 v00000282d04833a0_0, 0;\nT_1.6 ;\n    %jmp T_1.4;\nT_1.1 ;\n    %load/vec4 v00000282d04833a0_0;\n    %load/vec4 v00000282d0483260_0;\n    %cmp/u;\n    %flag_or 5, 4;\n    %jmp/0xz  T_1.7, 5;\n    %load/vec4 v00000282d0483260_0;\n    %load/vec4 v00000282d04833a0_0;\n    %sub;\n    %assign/vec4 v00000282d0483260_0, 0;\n    %load/vec4 v00000282d05a3360_0;\n    %parti/s 7, 1, 2;\n    %concati/vec4 1, 0, 1;\n    %pad/u 16;\n    %assign/vec4 v00000282d05a3360_0, 0;\n    %jmp T_1.8;\nT_1.7 ;\n    %load/vec4 v00000282d05a3360_0;\n    %parti/s 7, 1, 2;\n    %concati/vec4 0, 0, 1;\n    %pad/u 16;\n    %assign/vec4 v00000282d05a3360_0, 0;\nT_1.8 ;\n    %load/vec4 v00000282d0483080_0;\n    %addi 1, 0, 4;\n    %assign/vec4 v00000282d0483080_0, 0;\n    %load/vec4 v00000282d0483080_0;\n    %pad/u 32;\n    %cmpi/u 8, 0, 32;\n    %flag_inv 5; GE is !LT\n    %jmp/0xz  T_1.9, 5;\n    %pushi/vec4 2, 0, 2;\n    %assign/vec4 v00000282d05a3680_0, 0;\n    %jmp T_1.10;\nT_1.9 ;\n    %pushi/vec4 1, 0, 2;\n    %assign/vec4 v00000282d05a3680_0, 0;\nT_1.10 ;\n    %jmp T_1.4;\nT_1.2 ;\n    %load/vec4 v00000282d0483080_0;\n    %addi 1, 0, 4;\n    %assign/vec4 v00000282d0483080_0, 0;\n    %load/vec4 v00000282d0483080_0;\n    %pad/u 32;\n    %cmpi/u 8, 0, 32;\n    %flag_inv 5; GE is !LT\n    %jmp/0xz  T_1.11, 5;\n    %pushi/vec4 3, 0, 2;\n    %assign/vec4 v00000282d05a3680_0, 0;\n    %load/vec4 v00000282d0483260_0;\n    %assign/vec4 v00000282d05a30e0_0, 0;\n    %jmp T_1.12;\nT_1.11 ;\n    %load/vec4 v00000282d0483260_0;\n    %parti/s 7, 1, 2;\n    %concati/vec4 0, 0, 1;\n    %pad/u 16;\n    %assign/vec4 v00000282d0483260_0, 0;\n    %pushi/vec4 2, 0, 2;\n    %assign/vec4 v00000282d05a3680_0, 0;\nT_1.12 ;\n    %jmp T_1.4;\nT_1.3 ;\n    %pushi/vec4 1, 0, 1;\n    %assign/vec4 v00000282d05a3180_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v00000282d05a3ae0_0, 0;\n    %pushi/vec4 0, 0, 2;\n    %assign/vec4 v00000282d05a3680_0, 0;\n    %load/vec4 v00000282d05a3360_0;\n    %parti/s 8, 0, 2;\n    %assign/vec4 v00000282d05a3540_0, 0;\n    %load/vec4 v00000282d05a30e0_0;\n    %parti/s 8, 0, 2;\n    %assign/vec4 v00000282d05a3b80_0, 0;\n    %jmp T_1.4;\nT_1.4 ;\n    %pop/vec4 1;\n    %jmp T_1;\n    .thread T_1, $push;\n    .scope S_00000282d048dc10;\nT_2 ;\n    %wait E_00000282d048c770;\n    %load/vec4 v00000282d05a3900_0;\n    %cmpi/e 0, 0, 1;\n    %jmp/0xz  T_2.0, 4;\n    %pushi/vec4 0, 0, 2;\n    %assign/vec4 v00000282d0483120_0, 0;\n    %jmp T_2.1;\nT_2.0 ;\n    %load/vec4 v00000282d05a3680_0;\n    %assign/vec4 v00000282d0483120_0, 0;\nT_2.1 ;\n    %jmp T_2;\n    .thread T_2;\n# The file index is used to find the file name in the following table.\n:file_names 3;\n    \"N/A\";\n    \"<interactive>\";\n    \"verilog_files/verilog_21h48m16s20240331_212.v\";\n"}
